[
    {
        "year": "2021",
        "name": "ISLPED 2021",
        "info": "Boston, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2021",
                "sub_name": "IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2021, Boston, MA, USA, July 26-28, 2021.",
                "count": 38,
                "papers": [
                    "Co-Designing Hardware and Models for Efficient On-Device ML Inference.",
                    "Power-Aware Heart Rate Monitoring using Particle Filters.",
                    "When Climate Meets Machine Learning: Edge to Cloud ML Energy Efficiency.",
                    "UNO: Virtualizing and Unifying Nonlinear Operations for Emerging Neural Networks.",
                    "FPRA: A Fine-grained Parallel RRAM Architecture.",
                    "Power, Performance, Area and Cost Analysis of Memory-on-Logic Face-to-Face Bonded 3D Processor Designs.",
                    "SpartanSSD: a Reliable SSD under Capacitance Constraints.",
                    "HTNN: Deep Learning in Heterogeneous Transform Domains with Sparse-Orthogonal Weights.",
                    "DIAN: Differentiable Accelerator-Network Co-Search Towards Maximal DNN Efficiency.",
                    "BEACON: BEst Approximations for Complete BehaviOral HeterogeNeous SoCs.",
                    "Low-Power Multi-Camera Object Re-Identification using Hierarchical Neural Networks.",
                    "Power Delivery and Thermal-Aware Arm-Based Multi-Tier 3D Architecture.",
                    "Space-efficient Graph Data Placement to Save Energy of ReRAM Crossbar.",
                    "CoPIM: A Concurrency-aware PIM Workload Offloading Architecture for Graph Applications.",
                    "Statistical Optimization of Compute In-Memory Performance Under Device Variation.",
                    "An Instruction-Level Power and Energy Model for the Rocket Chip Generator.",
                    "Efficacy of Pruning in Ultra-Low Precision DNNs.",
                    "Pho$: A Case for Shared Optical Cache Hierarchies.",
                    "A Flash-Based Multi-Bit Content-Addressable Memory with Euclidean Squared Distance.",
                    "Application-driven Design Exploration for Dense Ferroelectric Embedded Non-volatile Memories.",
                    "A High-Performance Low-Power Barrett Modular Multiplier for Cryptosystems.",
                    "Wearable Devices and Low-Power Design for Smart Health Applications: Challenges and Opportunities.",
                    "Enabling Robust SOT-MTJ Crossbars for Machine Learning using Sparsity-Aware Device-Circuit Co-design.",
                    "SRAM Gauge: SRAM Health Monitoring via Cells Race.",
                    "TCN Mapping Optimization for Ultra-Low Power Time-Series Edge Inference.",
                    "ACME: An Energy-Efficient Approximate Bus Encoding for I2C.",
                    "RVO: Unleashing SSD's Parallelism by Harnessing the Unused Power.",
                    "55nm CMOS Analog Circuit Implementation of LIF and STDP Functions for Low-Power SNNs.",
                    "MIMHD: Accurate and Efficient Hyperdimensional Inference Using Multi-Bit In-Memory Computing.",
                    "PUFFIN: An Efficient DNN Training Accelerator for Direct Feedback Alignment in FeFET.",
                    "Active Cell Balancing for Life Cycle Extension of Lithium-Ion Batteries under Thermal Gradient.",
                    "DOSAGE: Generating Domain-Specific Accelerators for Resource-Constrained Computing.",
                    "Wireless Power Transfer And Data Communication For Low-Power Micro Electronic Devices Deeply Implanted Within The Human Body.",
                    "EExNAS: Early-Exit Neural Architecture Search Solutions for Low-Power Wearable Devices.",
                    "Online Solar Energy Prediction for Energy-Harvesting Internet of Things Devices.",
                    "MC2-RAM: An In-8T-SRAM Computing Macro Featuring Multi-Bit Charge-Domain Computing and ADC-Reduction Weight Encoding.",
                    "Gesture-SNN: Co-optimizing accuracy, latency and energy of SNNs for neuromorphic vision sensors.",
                    "How Much Energy Can We Harvest Daily for Wearable Applications?"
                ]
            }
        ]
    },
    {
        "year": "2020",
        "name": "ISLPED 2020",
        "info": "Boston, MA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2020",
                "sub_name": "ISLPED '20: ACM/IEEE International Symposium on Low Power Electronics and Design, Boston, Massachusetts, August 10-12, 2020.",
                "count": 42,
                "papers": [
                    "How to cultivate a green decision tree without loss of accuracy?",
                    "Approximate inference systems (AxIS): end-to-end approximations for energy-efficient inference at the edge.",
                    "Time-step interleaved weight reuse for LSTM neural network computing.",
                    "Sound event detection with binary neural networks on tightly power-constrained IoT devices.",
                    "Analysis of crosstalk in NISQ devices and security implications in multi-programming regime.",
                    "An 88.6nW ozone pollutant sensing interface IC with a 159 dB dynamic range.",
                    "A 1.2-V, 1.8-GHz low-power PLL using a class-F VCO for driving 900-MHz SRD band SC-circuits.",
                    "A 640pW 32kHz switched-capacitor ILO analog-to-time converter for wake-up sensor applications.",
                    "Dynamic idle core management and leakage current reuse in MPSoC platforms.",
                    "Towards wearable piezoelectric energy harvesting: modeling and experimental validation.",
                    "RAMANN: in-SRAM differentiable memory computations for memory-augmented neural networks.",
                    "Swan: a two-step power management for distributed search engines.",
                    "Deep-PowerX: a deep learning-based framework for low-power approximate logic synthesis.",
                    "Steady state driven power gating for lightening always-on state retention storage.",
                    "Pin-in-the-middle: an efficient block pin assignment methodology for block-level monolithic 3D ICs.",
                    "GRLC: grid-based run-length compression for energy-efficient CNN accelerator.",
                    "NS-KWS: joint optimization of near-sensor processing architecture and low-precision GRU for always-on keyword spotting.",
                    "Multi-channel precision-sparsity-adapted inter-frame differential data codec for video neural network processor.",
                    "Slumber: static-power management for GPGPU register files.",
                    "STINT: selective transmission for low-energy physiological monitoring.",
                    "Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization.",
                    "FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface.",
                    "Enabling efficient ReRAM-based neural network computing via crossbar structure adaptive optimization.",
                    "Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices.",
                    "A comprehensive methodology to determine optimal coherence interfaces for many-accelerator SoCs.",
                    "DidaSel: dirty data based selection of VC for effective utilization of NVM buffers in on-chip interconnects.",
                    "WELCOMF: wear leveling assisted compression using frequent words in non-volatile main memories.",
                    "Low-power object counting with hierarchical neural networks.",
                    "Integrating event-based dynamic vision sensors with sparse hyperdimensional computing: a low-power accelerator with online learning capability.",
                    "FTRANS: energy-efficient acceleration of transformers using FPGA.",
                    "BrainWave: an energy-efficient EEG monitoring system - evaluation and trade-offs.",
                    "QUANOS: adversarial noise sensitivity driven hybrid quantization of neural networks.",
                    "Pre-layout clock tree estimation and optimization using artificial neural network.",
                    "GC-eDRAM design using hybrid FinFET/NC-FinFET.",
                    "SAOU: safe adaptive overclocking and undervolting for energy-efficient GPU computing.",
                    "SparTANN: sparse training accelerator for neural networks with threshold-based sparsification.",
                    "BLINK: bit-sparse LSTM inference kernel enabling efficient calcium trace extraction for neurofeedback devices.",
                    "BiasP: a DVFS based exploit to undermine resource allocation fairness in linux platforms.",
                    "Resiliency analysis and improvement of variational quantum factoring in superconducting qubit.",
                    "HIPE-MAGIC: a technology-aware synthesis and mapping flow for highly parallel execution of memristor-aided LoGIC.",
                    "SHEARer: highly-efficient hyperdimensional computing by software-hardware enabled multifold approximation.",
                    "Implementing binary neural networks in memory with approximate accumulation."
                ]
            }
        ]
    },
    {
        "year": "2019",
        "name": "ISLPED 2019",
        "info": "Lausanne, Switzerland",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2019",
                "sub_name": "2019 IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2019, Lausanne, Switzerland, July 29-31, 2019.",
                "count": 57,
                "papers": [
                    "Comparative evaluation of Body Biasing and Voltage Scaling for Low-Power Design on 28nm UTBB FD-SOI Technology.",
                    "Automatic GDSII Generator for On-Chip Voltage Regulator for Easy Integration in Digital SoCs.",
                    "MessageFusion: On-path Message Coalescing for Energy Efficient and Scalable Graph Analytics.",
                    "Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs.",
                    "NCFET-Aware Voltage Scaling.",
                    "FPGA-based Acceleration of Binary Neural Network Training with Minimized Off-Chip Memory Access.",
                    "Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers.",
                    "Local Learning in RRAM Neural Networks with Sparse Direct Feedback Alignment.",
                    "K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM.",
                    "Temperature-aware Adaptive VM Allocation in Heterogeneous Data Centers.",
                    "A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks.",
                    "Energy-Autonomous MCU Operating in sub-VT Regime with Tightly-Integrated Energy-Harvester : A SoC for IoT smart nodes containing a MCU with minimum-energy point of 2.9pJ/cycle and a harvester with output power range from sub-\u00b5W to 4.32mW.",
                    "RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment.",
                    "Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators.",
                    "MemGANs: Memory Management for Energy-Efficient Acceleration of Complex Computations in Hardware Architectures for Generative Adversarial Networks.",
                    "Concurrent Multipoint-to-Multipoint Communication on Interposer Channels.",
                    "Battery-Aware Electric Truck Delivery Route Planner.",
                    "A Pulse-Width Modulated Cochlear Implant Interface Electronics with 513 \u00b5W Power Consumption.",
                    "A2M: Approximate Algebraic Memory Using Polynomials Rings.",
                    "Compressing Sparse Ternary Weight Convolutional Neural Networks for Efficient Hardware Acceleration.",
                    "Similarity-Based LSTM Architecture for Energy-Efficient Edge-Level Speech Recognition.",
                    "A Low-Energy Inductive Transceiver using Spike-Latency Encoding for Wireless 3D Integration.",
                    "3DTUBE: A Design Framework for High-Variation Carbon Nanotube-based Transistor Technology.",
                    "FLASH: Content-based Power-saving Design for Scrolling Operations in Browser Applications on Mobile OLED Devices.",
                    "A Low-Power and Low-Noise 20: 1 Serializer with Two Calibration Loops in 55-nm CMOS.",
                    "A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays.",
                    "Dynamic Spike Bundling for Energy-Efficient Spiking Neural Networks.",
                    "Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy.",
                    "VCAM: Variation Compensation through Activation Matching for Analog Binarized Neural Networks.",
                    "Addressing Temporal Variations in Qubit Quality Metrics for Parameterized Quantum Circuits.",
                    "CompHD: Efficient Hyperdimensional Computing Using Model Compression.",
                    "Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs.",
                    "Autonomous I/O for Intermittent IoT Systems.",
                    "TIP: A Temperature Effect Inversion-Aware Ultra-Low Power System-on-Chip Platform.",
                    "HR3AM: A Heat Resilient Design for RRAM-based Neuromorphic Computing.",
                    "TEA-DNN: the Quest for Time-Energy-Accuracy Co-optimized Deep Neural Networks.",
                    "On Trade-off Between Static and Dynamic Power Consumption in NoC Power Gating.",
                    "A Compact Self-Capacitance Sensing Analog Front-End for a Touch Detection in Low-Power Mode.",
                    "An Energy-efficient On-chip Learning Architecture for STDP based Sparse Coding.",
                    "A Sound Activity Detector Embedded Low-Power MEMS Microphone Readout Interface for Speech Recognition.",
                    "An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM.",
                    "Exploring the Relation between Monolithic 3D L1 GPU Cache Capacity and Warp Scheduling Efficiency.",
                    "Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation.",
                    "Improving Energy Efficiency by Memoizing Data Access Information.",
                    "SHRIMP: Efficient Instruction Delivery with Domain Wall Memory.",
                    "BottleNet: A Deep Learning Architecture for Intelligent Mobile Cloud Computing Services.",
                    "Robust Low Power Clock Synchronization for Multi-Die Systems.",
                    "SECO: A Scalable Accuracy Approximate Exponential Function Via Cross-Layer Optimization.",
                    "Modeling and Optimization of Chip Cooling with Two-Phase Vapor Chambers.",
                    "A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy.",
                    "An Automated Approximation Methodology for Arithmetic Circuits.",
                    "WMixNet: An Energy-Scalable and Computationally Lightweight Deep Learning Accelerator.",
                    "SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing.",
                    "CNN-Based Camera-less User Attention Detection for Smartphone Power Management.",
                    "Enhanced 3D Implementation of an Arm\u00ae Cortex\u00ae-A Microprocessor.",
                    "A Probabilistic Approach to Energy-Constrained Mixed-Criticality Systems.",
                    "Power Delivery Resonant Virus: Concept and Applications."
                ]
            }
        ]
    },
    {
        "year": "2018",
        "name": "ISLPED 2018",
        "info": "Seattle, WA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2018",
                "sub_name": "Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2018, Seattle, WA, USA, July 23-25, 2018.",
                "count": 54,
                "papers": [
                    "Value-driven Synthesis for Neural Network ASICs.",
                    "CLINK: Compact LSTM Inference Kernel for Energy Efficient Neurofeedback Devices.",
                    "Compact Convolution Mapping on Neuromorphic Hardware using Axonal Delay.",
                    "NNest: Early-Stage Design Space Exploration Tool for Neural Network Inference Accelerators.",
                    "Blacklist Core: Machine-Learning Based Dynamic Operating-Performance-Point Blacklisting for Mitigating Power-Management Security Attacks.",
                    "Threshold Defined Camouflaged Gates in 65nm Technology for Reverse Engineering Protection.",
                    "Reliability and Uniformity Enhancement in 8T-SRAM based PUFs operating at NTC.",
                    "Efficient and Secure Group Key Management in IoT using Multistage Interconnected PUF.",
                    "An Energy-Efficient High-Swing PAM-4 Voltage-Mode Transmitter.",
                    "Energy-Efficient Dynamic Comparator with Active Inductor for Receiver of Memory Interfaces.",
                    "4-Channel Push-Pull VCSEL Drivers for HDMI Active Optical Cable in 0.18-\u03bcm CMOS.",
                    "RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing.",
                    "Designing Efficient Imprecise Adders using Multi-bit Approximate Building Blocks.",
                    "An Energy-Efficient, Yet Highly-Accurate, Approximate Non-Iterative Divider.",
                    "Aggressive Slack Recycling via Transparent Pipelines.",
                    "Pareto-Optimal Power- and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache.",
                    "SPONGE: A Scalable Pivot-based On/Off Gating Engine for Reducing Static Power in NoC Routers.",
                    "Taming the beast: Programming Peta-FLOP class Deep Learning Systems.",
                    "TrainWare: A Memory Optimized Weight Update Architecture for On-Device Convolutional Neural Network Training.",
                    "AxTrain: Hardware-Oriented Neural Network Training for Approximate Inference.",
                    "Spin Orbit Torque Device based Stochastic Multi-bit Synapses for On-chip STDP Learning.",
                    "Enabling Intra-Plane Parallel Block Erase in NAND Flash to Alleviate the Impact of Garbage Collection.",
                    "Enhancing the Energy Efficiency of Journaling File System via Exploiting Multi-Write Modes on MLC NVRAM.",
                    "Computing in memory with FeFETs.",
                    "Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures.",
                    "Load-Triggered Warp Approximation on GPU.",
                    "GAS: A Heterogeneous Memory Architecture for Graph Processing.",
                    "ACE-GPU: Tackling Choke Point Induced Performance Bottlenecks in a Near-Threshold Computing GPU.",
                    "HomeRun: HW/SW Co-Design for Program Atomicity on Self-Powered Intermittent Systems.",
                    "EcoMicro: A Miniature Self-Powered Inertial Sensor Node Based on Bluetooth Low Energy.",
                    "Dual Mode Ferroelectric Transistor based Non-Volatile Flip-Flops for Intermittently-Powered Systems.",
                    "Multiple Combined Write-Read Peripheral Assists in 6T FinFET SRAMs for Low-VMIN IoT and Cognitive Applications.",
                    "Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs.",
                    "A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support.",
                    "Across the Stack Opportunities for Deep Learning Acceleration.",
                    "App-Oriented Thermal Management of Mobile Devices.",
                    "DiReCt: Resource-Aware Dynamic Model Reconfiguration for Convolutional Neural Network in Mobile Systems.",
                    "A Low-power 4096x2160@30fps H.265/HEVC Video Encoder for Smart Video Surveillance.",
                    "Breaking POps/J Barrier with Analog Multiplier Circuits Based on Nonvolatile Memories.",
                    "Efficient Image Sensor Subsampling for DNN-Based Image Classification.",
                    "Input-Splitting of Large Neural Networks for Power-Efficient Accelerator with Resistive Crossbar Memory Array.",
                    "Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays.",
                    "Multi-Pattern Active Cell Balancing Architecture and Equalization Strategy for Battery Packs.",
                    "Intrinsic and Database-free Watermarking in ICs by Exploiting Process and Design Dependent Variability in Metal-Oxide-Metal Capacitances.",
                    "Scheduling of Hybrid Battery-Supercapacitor Control Instructions for Longevity in Systems with Power Gating.",
                    "Better-Than-Worst-Case Design Methodology for a Compact Integrated Switched-Capacitor DC-DC Converter.",
                    "Dynamic Bit-width Reconfiguration for Energy-Efficient Deep Learning Hardware.",
                    "Deploying Customized Data Representation and Approximate Computing in Machine Learning Applications.",
                    "Battery-Aware Energy Model of Drone Delivery Tasks.",
                    "A Fully Onchip Binarized Convolutional Neural Network FPGA Impelmentation with Accurate Inference.",
                    "In-situ Stochastic Training of MTJ Crossbar based Neural Networks.",
                    "Variation-Aware Pipelined Cores through Path Shaping and Dynamic Cycle Adjustment: Case Study on a Floating-Point Unit.",
                    "A 2.6 mW Single-Ended Positive Feedback LNA for 5G Applications.",
                    "Insights from Biology: Low Power Circuits in the Fruit Fly."
                ]
            }
        ]
    },
    {
        "year": "2017",
        "name": "ISLPED 2017",
        "info": "Taipei, Taiwan",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2017",
                "sub_name": "2017 IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2017, Taipei, Taiwan, July 24-26, 2017.",
                "count": 63,
                "papers": [
                    "Message from the general co-chairs.",
                    "Message from the program co-chairs.",
                    "Keynote: A new Silicon Age 4.0: Generating semiconductor-intelligence paradigm with a Virtual Moore's Law Economics and Heterogeneous technologies.",
                    "Keynote: Peering into the post Moore's Law world.",
                    "Keynote: Architecture and software for emerging low-power systems.",
                    "Tutorial: Tiny light-harvesting photovoltaic charger-supplies.",
                    "Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches.",
                    "Charge recycled low power SRAM with integrated write and read assist, for wearable electronics, designed in 7nm FinFET.",
                    "Spin-torque sensors with differential signaling for fast and energy efficient global interconnects.",
                    "A carbon nanotube transistor based RISC-V processor using pass transistor logic.",
                    "Architecting large-scale SRAM arrays with monolithic 3D integration.",
                    "Temporal codes in on-chip interconnects.",
                    "A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication.",
                    "A 32nm, 0.65-10GHz, 0.9/0.3 ps/\u03c3 TX/RX jitter single inductor digital fractional-n clock generator for reconfigurable serial I/O.",
                    "A tunable Ultra Low Power inductorless Low Noise Amplifier exploiting body biasing of 28 nm FDSOI technology.",
                    "CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks.",
                    "XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs.",
                    "Bit-width reduction and customized register for low cost convolutional neural network accelerator.",
                    "Battery assignment and scheduling for drone delivery businesses.",
                    "Reconfigurable thermoelectric generators for vehicle radiators energy harvesting.",
                    "Power optimizations in MTJ-based Neural Networks through Stochastic Computing.",
                    "A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders.",
                    "Comparative study and optimization of synchronous and asynchronous comparators at near-threshold voltages.",
                    "Full chip power benefits with negative capacitance FETs.",
                    "Design high bandwidth-density, low latency and energy efficient on-chip interconnect.",
                    "AXSERBUS: A quality-configurable approximate serial bus for energy-efficient sensing.",
                    "Approximate memory compression for energy-efficiency.",
                    "SENIN: An energy-efficient sparse neuromorphic system with on-chip learning.",
                    "Monolithic 3D IC designs for low-power deep neural networks targeting speech recognition.",
                    "A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks.",
                    "An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar.",
                    "Placement mitigation techniques for power grid electromigration.",
                    "Spatial and temporal scheduling of clock arrival times for IR hot-spot mitigation, reformulation of peak current reduction.",
                    "Frequency and time domain analysis of power delivery network for monolithic 3D ICs.",
                    "ShiftMask: Dynamic OLED power shifting based on visual acuity for interactive mobile applications.",
                    "Signal strength-aware adaptive offloading for energy efficient mobile devices.",
                    "Frequency governors for cloud database OLTP workloads.",
                    "Tiguan: Energy-aware collision-free control for large-scale connected vehicles.",
                    "Invited paper: Ultra-low energy security circuit primitives for IoT platforms.",
                    "Invited paper: Low power requirements and side-channel protection of encryption engines: Challenges and opportunities.",
                    "Invited paper: Resilient and energy-secure power management.",
                    "Invited paper: Secure swarm intelligence: A new approach to many-core power management.",
                    "Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity.",
                    "Secure Human-Internet using dynamic Human Body Communication.",
                    "Hotspot monitoring and Temperature Estimation with miniature on-chip temperature sensors.",
                    "A data remanence based approach to generate 100% stable keys from an SRAM physical unclonable function.",
                    "An improved clocking methodology for energy efficient low area AES architectures using register renaming.",
                    "A low-power APUF-based environmental abnormality detection framework.",
                    "Online tuning of Dynamic Power Management for efficient execution of interactive workloads.",
                    "Workload-driven frequency-aware battery sizing.",
                    "Exploring sparsity of firing activities and clock gating for energy-efficient recurrent spiking neural processors.",
                    "QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs.",
                    "Efficient thermoelectric cooling for mobile devices.",
                    "Low power in-memory computing based on dual-mode SOT-MRAM.",
                    "Enabling efficient fine-grained DRAM activations with interleaved I/O.",
                    "Gabor filter assisted energy efficient fast learning Convolutional Neural Networks.",
                    "Low design overhead timing error correction scheme for elastic clock methodology.",
                    "Efficient query processing in crossbar memory.",
                    "A low power duobinary voltage mode transmitter.",
                    "A simple yet efficient accuracy configurable adder design.",
                    "E-Spector: Online energy inspection for Android applications.",
                    "A case for efficient accelerator design space exploration via Bayesian optimization.",
                    "SceneMan: Bridging mobile apps with system energy manager via scenario notification."
                ]
            }
        ]
    },
    {
        "year": "2016",
        "name": "ISLPED 2016",
        "info": "San Francisco Airport, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2016",
                "sub_name": "Proceedings of the 2016 International Symposium on Low Power Electronics and Design, ISLPED 2016, San Francisco Airport, CA, USA, August 08 - 10, 2016.",
                "count": 68,
                "papers": [
                    "Innovation for Future Connected Compute.",
                    "Coordinating Communication, Technology and Design in the IOT Era.",
                    "Terahertz Technology and its Applications: Is it All Hype?",
                    "Design and Implementation of a 4Kb STT-MRAM with Innovative 200nm Nano-ring Shaped MTJ.",
                    "Ferroelectric Transistor based Non-Volatile Flip-Flop.",
                    "Low Area, Low Power, Robust, Highly Sensitive Error Detecting Latch for Resilient Architectures.",
                    "Comprehensive Analysis, Modeling and Design for Hold-Timing Resiliency in Voltage Scalable Design.",
                    "TeleProbe: Zero-power Contactless Probing for Implantable Medical Devices.",
                    "SocialHBC: Social Networking and Secure Authentication using Interference-Robust Human Body Communication.",
                    "A Li-Ion Battery Charge Protocol with Optimal Aging-Quality of Service Trade-off.",
                    "An Energy-Efficient Computational Model for Uncertainty Management in Dynamically Changing Networked Wearables.",
                    "Energy-Efficient Adaptive Classifier Design for Mobile Systems.",
                    "Speeding up Convolutional Neural Network Training with Dynamic Precision Scaling and Flexible Multiplier-Accumulator.",
                    "A Robust and Energy-Efficient Classifier Using Brain-Inspired Hyperdimensional Computing.",
                    "Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit Study.",
                    "Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs.",
                    "Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs.",
                    "Modeling and implementation of a fully-digital integrated per-core voltage regulation system in a 28nm high performance 64-bit processor.",
                    "Regenerative Breaking: Recovering Stored Energy from Inactive Voltage Domains for Energy-efficient Systems-on-Chip.",
                    "Analysis and Design of Energy Efficient Time Domain Signal Processing.",
                    "SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs.",
                    "DeLight: Adding Energy Dimension To Deep Neural Networks.",
                    "A Light-powered, \"Always-On\", Smart Camera with Compressed Domain Gesture Detection.",
                    "Soft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs.",
                    "Exploiting Fully Integrated Inductive Voltage Regulators to Improve Side Channel Resistance of Encryption Engines.",
                    "Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques.",
                    "An Energy-Efficient PUF Design: Computing While Racing.",
                    "Extending the Moore's law by exploring new data center architecture: Invited Paper.",
                    "Heterogeneous Computing and Infrastructure for Energy Efficiency in Microsoft Data Centers: Extended Abstract.",
                    "Dissecting Xeon + FPGA: Why the integration of CPUs and FPGAs makes a power difference for the datacenter: Invited Paper.",
                    "Software Infrastructure for Enabling FPGA-Based Accelerations in Data Centers: Invited Paper.",
                    "On Effective and Efficient Quality Management for Approximate Computing.",
                    "ACAM: Approximate Computing Based on Adaptive Associative Memory with Online Learning.",
                    "Dynamic Approximation with Feedback Control for Energy-Efficient Recurrent Neural Network Hardware.",
                    "Unified Power Frequency Model Framework.",
                    "Scalable Auto-Tuning of Synthesis Parameters for Optimizing High-Performance Processors.",
                    "Overview of IEEE1801-2015: Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems: Invited Paper.",
                    "Data-Driven Low-Cost On-Chip Memory with Adaptive Power-Quality Trade-off for Mobile Video Streaming.",
                    "An Energy-Aware Approach to Noise-Robust Moving Object Detection for Low-Power Wireless Image Sensor Platforms.",
                    "Bit Serializing a Microprocessor for Ultra-low-power.",
                    "A Programmable Analog-to-Information Converter for Agile Biosensing.",
                    "DynSleep: Fine-grained Power Management for a Latency-Critical Data Center Application.",
                    "HiCAP: Hierarchical FSM-based Dynamic Integrated CPU-GPU Frequency Capping Governor for Energy-Efficient Mobile Gaming.",
                    "Prediction-Guided Performance-Energy Trade-off with Continuous Run-Time Adaptation.",
                    "Therma: Thermal-aware Run-time Thread Migration for Nanophotonic Interconnects.",
                    "Normally-OFF STT-MRAM Cache with Zero-Byte Compression for Energy Efficient Last-Level Caches.",
                    "Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells.",
                    "T-DVS: Temperature-aware DVS based on Temperature Inversion Phenomenon.",
                    "Enhancing DRAM Self-Refresh for Idle Power Reduction.",
                    "FVCAG: A framework for formal verification driven power modeling and verification.",
                    "STOCK: Stochastic Checkers for Low-overhead Approximate Error Detection.",
                    "Maximizing Energy Efficiency in NTC by Variation-Aware Microprocessor Pipeline Optimization.",
                    "A 386-\u03bcW, 15.2-bit Programmable-Gain Embedded Delta-Sigma ADC for Sensor Applications.",
                    "Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency.",
                    "A Thermal-Aware Physical Space Allocation Strategy for 3D Flash Memory Storage Systems.",
                    "OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems.",
                    "Dynamic Voltage Scaling Using Scene Change Detection for Video Playback on Mobile AMOLED Displays.",
                    "Can We Guarantee Performance Requirements under Workload and Process Variations?",
                    "A Low Power Current-Mode Flash ADC with Spin Hall Effect based Multi-Threshold Comparator.",
                    "How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions.",
                    "Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster.",
                    "Domain Wall Memory based Convolutional Neural Networks for Bit-width Extendability and Energy-Efficiency.",
                    "Design and implementation of nonvolatile power-gating SRAM using SOTB technology.",
                    "An Efficient Parallel Scheduling Scheme on Multi-partition PCM Architecture.",
                    "In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches.",
                    "Reducing Power Consumption of GPGPUs Through Instruction Reordering.",
                    "A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques.",
                    "Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems."
                ]
            }
        ]
    },
    {
        "year": "2015",
        "name": "ISLPED 2015",
        "info": "Rome, Italy",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2015",
                "sub_name": "IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2015, Rome, Italy, July 22-24, 2015.",
                "count": 67,
                "papers": [
                    "Message from the general chairs.",
                    "Message from the program chairs.",
                    "Let's get physical: Adding physical dimensions to cyber systems.",
                    "Opportunities in system power management for high performance mixed signal platforms.",
                    "Statistical information processing: Computing for the nanoscale era.",
                    "COAST: Correlated material assisted STT MRAMs for optimized read operation.",
                    "A novel slope detection technique for robust STTRAM sensing.",
                    "Optimizing Boolean embedding matrix for compressive sensing in RRAM crossbar.",
                    "Fine-grained write scheduling for PCM performance improvement under write power budget.",
                    "A simulation framework for rapid prototyping and evaluation of thermal mitigation techniques in many-core architectures.",
                    "Making sense of thermoelectrics for processor thermal management and energy harvesting.",
                    "Adaptive sprinting: How to get the most out of Phase Change based passive cooling.",
                    "Experimental characterization of in-package microfluidic cooling on a System-on-Chip.",
                    "Reducing dynamic energy of set-associative L1 instruction cache by early tag lookup.",
                    "Bank stealing for conflict mitigation in GPGPU Register File.",
                    "Leveraging emerging nonvolatile memory in high-level synthesis with loop transformations.",
                    "Enabling energy efficient Hybrid Memory Cube systems with erasure codes.",
                    "Design of fine-grained sequential approximate circuits using probability-aware fault emulation.",
                    "Hybrid approximate multiplier architectures for improved power-accuracy trade-offs.",
                    "A power-aware digital feedforward neural network platform with backpropagation driven approximate synapses.",
                    "A neuromorphic neural spike clustering processor for deep-brain sensing and stimulation systems.",
                    "High-efficiency crossbar switches using capacitively coupled signaling.",
                    "Tackling voltage emergencies in NoC through timing error resilience.",
                    "An energy efficient and low cross-talk CMOS sub-THz I/O with surface-wave modulator and interconnect.",
                    "A compact low-power eDRAM-based NoC buffer.",
                    "Collaborative gate implementation selection and adaptivity assignment for robust combinational circuits.",
                    "Analysis of adaptive clocking technique for resonant supply voltage noise mitigation.",
                    "Exploring power attack protection of resource constrained encryption engines using integrated low-drop-out regulators.",
                    "Fully-integrated switched-capacitor voltage regulator with on-chip current-sensing and workload optimization in 32nm SOI CMOS.",
                    "Modeling and characterization of the system-level Power Delivery Network for a dual-core ARM Cortex-A57 cluster in 28nm CMOS.",
                    "Transient voltage noise in charge-recycled power delivery networks for many-layer 3D-IC.",
                    "Design and optimization of a reconfigurable power delivery network for large-area, DVS-enabled OLED displays.",
                    "Hardware-software interaction for run-time power optimization: A case study of embedded Linux on multicore smartphones.",
                    "CGSharing: Efficient content sharing in GPU-based cloud gaming.",
                    "Energy efficient scheduling for web search on heterogeneous microservers.",
                    "Low-power detection of sternocleidomastoid muscle contraction for asthma assessment and control.",
                    "PowerTrain: A learning-based calibration of McPAT power models.",
                    "FreqLeak: A frequency step based method for efficient leakage power characterization in a system.",
                    "Power benefit study of monolithic 3D IC at the 7nm technology node.",
                    "An optimal power supply and body bias voltage for a ultra low power micro-controller with silicon on thin box MOSFET.",
                    "Hierarchical power budgeting for Dark Silicon chips.",
                    "Dynamic power management for many-core platforms in the dark silicon era: A multi-objective control approach.",
                    "DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations.",
                    "Power-efficient embedded processing with resilience and real-time constraints.",
                    "DVAS: Dynamic Voltage Accuracy Scaling for increased energy-efficiency in approximate computing.",
                    "Power management for mobile games on asymmetric multi-cores.",
                    "An efficient DVS scheme for on-chip networks using reconfigurable Virtual Channel allocators.",
                    "Having your cake and eating it too: Energy savings without performance loss through resource sharing driven power management.",
                    "Energy stealing - an exploration into unperceived activities on mobile systems.",
                    "A win-win camera: Quality-enhanced power-saving images on mobile OLED displays.",
                    "Reconfigurable three dimensional photovoltaic panel architecture for solar-powered time extension.",
                    "A micropower energy harvesting circuit with piezoelectric transformer-based ultra-low voltage start-up.",
                    "Reducing display power consumption for real-time video calls on mobile devices.",
                    "A heuristic machine learning-based algorithm for power and thermal management of heterogeneous MPSoCs.",
                    "ReDEEM: A heterogeneous distributed microarchitecture for energy-efficient reliability.",
                    "Post placement leakage reduction with stress-enhanced filler cells.",
                    "Design and analysis of 6-T 2-MTJ ternary Content Addressable Memory.",
                    "Modeling and power optimization of cyber-physical systems with energy-workload tradeoff.",
                    "Fixing sensor-related energy bugs through automated sensing policy instrumentation.",
                    "Analysis and optimization of CMOS switched-capacitor converters.",
                    "The digital bidirectional function as a hardware security primitive: Architecture and applications.",
                    "ThermTap: An online power analyzer and thermal simulator for Android devices.",
                    "Lucid infrared thermography of thermally-constrained processors.",
                    "Battery-aware energy-optimal Electric Vehicle driving management.",
                    "Interconnect synthesis of heterogeneous accelerators in a shared memory architecture.",
                    "Reference-circuit analysis for high-bandwidth spin transfer torque random access memory.",
                    "Power management in the Intel Xeon E5 v3."
                ]
            }
        ]
    },
    {
        "year": "2014",
        "name": "ISLPED 2014",
        "info": "La Jolla, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2014",
                "sub_name": "International Symposium on Low Power Electronics and Design, ISLPED'14, La Jolla, CA, USA - August 11 - 13, 2014.",
                "count": 74,
                "papers": [
                    "Low power design techniques in mobile processes.",
                    "EcoLaser: an adaptive laser control for energy-efficient on-chip photonic interconnects.",
                    "A model for array-based approximate arithmetic computing with application to multiplier and squarer design.",
                    "SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing.",
                    "Adaptive front-end throttling for superscalar processors.",
                    "AxNN: energy-efficient neuromorphic systems using approximate computing.",
                    "TONE: adaptive temperature optimization for the next generation video encoders.",
                    "StoRM: a stochastic recognition and mining processor.",
                    "Approximate compressed sensing: ultra-low power biosignal processing via aggressive voltage scaling on a hybrid memory multi-core processor.",
                    "An on-chip autonomous thermoelectric energy management system for energy-efficient active cooling.",
                    "Tunnel FET-based ultra-low power, low-noise amplifier design for bio-signal acquisition.",
                    "Performance modeling for emerging interconnect technologies in CMOS and beyond-CMOS circuits.",
                    "Making B+-tree efficient in PCM-based main memory.",
                    "Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory.",
                    "DR. Swap: energy-efficient paging for smartphones.",
                    "Quasi-resonant clocking: a run-time control approach for true voltage-frequency-scalability.",
                    "An energy-efficient 2.5D through-silicon interposer I/O with self-adaptive adjustment of output-voltage swing.",
                    "Reconfigurable regenerator-based interconnect design for ultra-dynamic-voltage-scaling systems.",
                    "Dynamic thermal management for FinFET-based circuits exploiting the temperature effect inversion phenomenon.",
                    "Buffered clock tree synthesis considering self-heating effects.",
                    "Therminator: a thermal simulator for smartphones producing accurate chip and skin temperature maps.",
                    "Challenges in low-power analog circuit design for sub-28nm CMOS technologies.",
                    "Process and design solutions for exploiting FD-SOI technology towards energy efficient SOCs.",
                    "Unified embedded non-volatile memory for emerging mobile markets.",
                    "Failing to fail: achieving success in advanced low power design using UPF.",
                    "Accelerator-rich architectures: from single-chip to datacenters.",
                    "GPUVolt: modeling and characterizing voltage noise in GPU architectures.",
                    "Empirically derived abstractions in uncore power modeling for a server-class processor chip.",
                    "Content-driven memory pressure balancing and video memory power management for parallel high efficiency video coding.",
                    "Software canaries: software-based path delay fault testing for variation-aware energy-efficient design.",
                    "Algorithms for power-efficient QoS in application specific NoCs.",
                    "Design and CAD methodologies for low power gate-level monolithic 3D ICs.",
                    "Efficient NBTI modeling technique considering recovery effects.",
                    "Bridging high performance and low power in processor design.",
                    "CASA: correlation-aware speculative adders.",
                    "Synergistic circuit and system design for energy-efficient and robust domain wall caches.",
                    "Timing errors in LDPC decoding computations with overscaled supply voltage.",
                    "A case for leveraging 802.11p for direct phone-to-phone communications.",
                    "Leakage mitigation techniques in smartphone SoCs.",
                    "2.3 ppm/\u00b0c 40 nW MOSFET-only voltage reference.",
                    "A bipolar \u00b140 MV self-starting boost converter with transformer reuse for thermoelectric energy harvesting.",
                    "Impact of process variation in inductive integrated voltage regulator on delay and power of digital circuits.",
                    "Aging mitigation of power supply-connected batteries.",
                    "Variation tolerant design of a vector processor for recognition, mining and synthesis.",
                    "Thermal-aware layout planning for heterogeneous datacenters.",
                    "QPR.js: a runtime framework for QoS-aware power optimization for parallel JavaScript programs.",
                    "Ultra-low voltage mixed TFET-MOSFET 8T SRAM cell.",
                    "a-SAD: power efficient SAD calculator for real time H.264 video encoder using MSB-approximation technique.",
                    "Design exploration of racetrack lower-level caches.",
                    "A compact macromodel for the charge phase of a battery with typical charging protocol.",
                    "Energy efficient task scheduling on a multi-core platform using real-time energy measurements.",
                    "Energy-efficient mapping of biomedical applications on domain-specific accelerator under process variation.",
                    "A memory rename table to reduce energy and improve performance.",
                    "A deterministic-dither-based, all-digital system for on-chippower supply noise measurement.",
                    "An open-source framework for formal specification and simulation of electrical energy systems.",
                    "Analysis and optimization of in-situ error detection techniques in ultra-low-voltage pipeline.",
                    "Quantifying the impact of variability on the energy efficiency for a next-generation ultra-green supercomputer.",
                    "MIN: a power efficient mechanism to mitigate the impact of process variations on nanophotonic networks.",
                    "EECache: exploiting design choices in energy-efficient last-level caches for chip multiprocessors.",
                    "A digital dynamic write margin sensor for low power read/write operations in 28nm SRAM.",
                    "Smart butterfly: reducing static power dissipation of network-on-chip with core-state-awareness.",
                    "Energy-efficient dot product computation using a switched analog circuit architecture.",
                    "Gated low-power clock tree synthesis for 3D-ICs.",
                    "Unlocking the true potential of 3D CPUs with micro-fluidic cooling.",
                    "Prolonging PCM lifetime through energy-efficient, segment-aware, and wear-resistant page allocation.",
                    "The new (system) balance of power and opportunities for optimizations.",
                    "eDRAM-based tiered-reliability memory with applications to low-power frame buffers.",
                    "Enabling high-performance LPDDRx-compatible MRAM.",
                    "SBAC: a statistics based cache bypassing method for asymmetric-access caches.",
                    "Tag check elision.",
                    "Fast photovoltaic array reconfiguration for partial solar powered vehicles.",
                    "Energy harvesting from anti-corrosion power sources.",
                    "Intelligent frame refresh for energy-aware display subsystems in mobile devices.",
                    "Powering the internet of things."
                ]
            }
        ]
    },
    {
        "year": "2013",
        "name": "ISLPED 2013",
        "info": "Beijing, China",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2013",
                "sub_name": "International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 4-6, 2013.",
                "count": 79,
                "papers": [
                    "Energy efficient computing: From milliwatt to megawatt.",
                    "Holistic approach to low-power system design.",
                    "Compiler assisted dynamic register file in GPGPU.",
                    "An energy efficient GPGPU memory hierarchy with tiny incoherent caches.",
                    "Design and analysis of 3D IC-based low power stereo matching processors.",
                    "Design and analysis of ultra low power processors using sub/near-threshold 3D stacked ICs.",
                    "Automated checkpointing for enabling intensive applications on energy harvesting devices.",
                    "SIMES: A simulator for hybrid electrical energy storage systems.",
                    "Power mapping and modeling of multi-core processors.",
                    "Early detection of current hot spots in power gated designs.",
                    "A 40 nm 0.32 V 3.5 MHz 11T single-ended bit-interleaving subthreshold SRAM with data-aware write-assist.",
                    "SRAM cell optimization for low AVT transistors.",
                    "Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches.",
                    "A framework of concurrent task scheduling and dynamic voltage and frequency scaling in real-time embedded systems with energy harvesting.",
                    "Energy minimization for fault tolerant real-time applications on multiprocessor platforms using checkpointing.",
                    "Characterizing and evaluating voltage noise in multi-core near-threshold processors.",
                    "Maximum power transfer tracking in a solar USB charger for smartphones.",
                    "A statistical model of cell-to-cell variation in Li-ion batteries for system-level design.",
                    "Chameleon: Adapting throughput server to time-varying green power budget using online learning.",
                    "Content-driven adaptive computation offloading for energy-aware hybrid distributed video coding.",
                    "Update rate tradeoffs for improving online power modeling in smartphones.",
                    "Power estimation for mobile applications with profile-driven battery traces.",
                    "Breaking the boundary for whole-system performance optimization of big data.",
                    "Low-power Networks-on-Chip: Progress and remaining challenges.",
                    "Beyond charge based computation: Design space exploration of spin transfer torque based MRAMs for embedded applications.",
                    "Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices.",
                    "Semiconductor spintronics: Switching spins at low voltage.",
                    "Carbon nanotube imperfection-immune digital VLSI.",
                    "Steep switching tunnel FET: A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications.",
                    "Graphene nano-ribbon field-effect transistors as future low-power devices.",
                    "Tunnel FET-based ultra-low power, high-sensitivity UHF RFID rectifier.",
                    "An energy-efficient 5-MHz to 20-MHz, 12-bit reconfigurable continuous-time \u03a3\u0394 modulator for 4G-LTE application.",
                    "Switched-capacitor boost converter design and modeling for indoor optical energy harvesting with integrated photodiodes.",
                    "A practical low-power memristor-based analog neural branch predictor.",
                    "Minimum supply voltage for sequential logic circuits in a 22nm technology.",
                    "REEL: Reducing effective execution latency of floating point operations.",
                    "Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor.",
                    "A pipeline architecture with 1-cycle timing error correction for low voltage operations.",
                    "Coordinated refresh: Energy efficient techniques for DRAM refresh scheduling.",
                    "An energy-efficient branch prediction technique via global-history noise reduction.",
                    "WoM-SET: Low power proactive-SET-based PCM write using WoM code.",
                    "Write intensity prediction for energy-efficient non-volatile caches.",
                    "Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring.",
                    "Associative processing with coupled oscillators.",
                    "TFET-based cellular neural network architectures.",
                    "Memristor-based approximated computation.",
                    "Challenges on designing electrostatic discharge protection solutions for low power electronics.",
                    "Heterogeneous integration of nano enabling devices for 3D ICs.",
                    "Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology.",
                    "Low-voltage low-overhead asynchronous logic.",
                    "Robust and energy-efficient asynchronous dynamic pipelines for ultra-low-voltage operation using adaptive keeper control.",
                    "SimICT: A fast and flexible framework for performance and power evaluation of large-scale architecture.",
                    "Energy-efficient computing using adaptive table lookup based on nonvolatile memories.",
                    "Active SSD design for energy-efficiency improvement of web-scale data analysis.",
                    "Digital bimodal function: An ultra-low energy security primitive.",
                    "Page policy control with memory partitioning for DRAM performance and power efficiency.",
                    "Exploring synergistic DVFS control of cores and DRAMs for thermal efficiency in CMPs with 3D-stacked DRAMs.",
                    "Composable accelerator-rich microprocessor enhanced for adaptivity and longevity.",
                    "Platform-dependent, leakage-aware control of the driving current of embedded thermoelectric coolers.",
                    "Understanding the critical path in power state transition latencies.",
                    "Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-Vt methodology.",
                    "An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices.",
                    "Energy-efficient pass-transistor-logic using decision feedback equalization.",
                    "PreTrans: Reducing TLB CAM-search via page number prediction and speculative pre-translation.",
                    "A hybrid display frame buffer architecture for energy efficient display subsystems.",
                    "An analytical solution for multi-core energy calculation with consideration of leakage and temperature dependency.",
                    "A biomass-based marine sediment energy harvesting system.",
                    "An automated framework for generating variable-accuracy battery models from datasheet information.",
                    "A novel envelope edge detector for ultra-low power sensor wake-up circuit.",
                    "ESPN: A case for energy-star photonic on-chip network.",
                    "Rethinking DC-DC converter design constraints for adaptable systems that target the minimum-energy point.",
                    "Energy characterization and instruction-level energy model of Intel's Xeon Phi processor.",
                    "Quantifying acceleration: Power/performance trade-offs of application kernels in hardware.",
                    "Understanding query complexity and its implications for energy-efficient web search.",
                    "Litho-aware and low power design of a secure current-based physically unclonable function.",
                    "A low power ECG acquisition system implemented with a fully integrated analog front-end.",
                    "Hardware acceleration for similarity measurement in natural language processing.",
                    "vCap: Adaptive power capping for virtualized servers.",
                    "Power reduction by aggressive synthesis design space exploration."
                ]
            }
        ]
    },
    {
        "year": "2012",
        "name": "ISLPED 2012",
        "info": "Redondo Beach, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2012",
                "sub_name": "International Symposium on Low Power Electronics and Design, ISLPED'12, Redondo Beach, CA, USA - July 30 - August 01, 2012.",
                "count": 75,
                "papers": [
                    "Energy-secure computing.",
                    "Write-optimized reliable design of STT MRAM.",
                    "High-performance low-energy STT MRAM based on balanced write scheme.",
                    "Design benchmarking to 7nm with FinFET predictive technology models.",
                    "TSV array utilization in low-power 3D clock network design.",
                    "Practically scalable floorplanning with voltage island generation.",
                    "Thermal-aware sampling in architectural simulation.",
                    "ER: elastic RESET for low power and long endurance MLC based phase change memory.",
                    "A dual-mode architecture for fast-switching STT-RAM.",
                    "ASCIB: adaptive selection of cache indexing bits for removing conflict misses.",
                    "Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems.",
                    "Industry focus session on low-power design.",
                    "Advances in ultrabook\u2122 platform power management.",
                    "Commercial low-power EDA tools: a review.",
                    "An ARM perspective on addressing low-power energy-efficient SoC designs.",
                    "A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist.",
                    "A 40-nm 256-Kb Sub-10 pJ/Access 8t SRAM with read bitline amplitude limiting (RBAL) scheme.",
                    "An adaptive write word-line pulse width and voltage modulation architecture for bit-interleaved 8T SRAMs.",
                    "Power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors.",
                    "Power conversion efficiency characterization and optimization for smartphones.",
                    "Dynamic reconfiguration of photovoltaic energy harvesting system in hybrid electric vehicles.",
                    "Battery management for grid-connected PV systems with a battery.",
                    "Panel: going green across communications and storage systems: control of power in non-mobile devices.",
                    "Modeling, design and cross-layer optimization of polysilicon solar cell based micro-scale energy harvesting systems.",
                    "Static low power verification at transistor level for SoC design.",
                    "CCP: common case promotion for improved timing error resilience with energy efficiency.",
                    "Energy-optimal caches with guaranteed lifetime.",
                    "Spin as state variable for computation: prospects and perspectives.",
                    "Register file write data gating techniques and break-even analysis model.",
                    "A low-leakage dynamic register file with unclocked wordline and sub-segmentation for improved bitline scalability.",
                    "A fine-grained many VT design methodology for ultra low voltage operations.",
                    "A programmable resistive power grid for post-fabrication flexibility and energy tradeoffs.",
                    "Improving energy efficiency of write-asymmetric memories by log style write.",
                    "Process variation aware data management for STT-RAM cache design.",
                    "TapeCache: a high density, energy efficient cache based on domain wall memory.",
                    "A software approach for combating asymmetries of non-volatile memories.",
                    "Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention.",
                    "TAP: token-based adaptive power gating.",
                    "Design trade-offs for high density cross-point resistive memory.",
                    "Performance and energy-efficiency improvement through modified CPL in organic transistor integrated circuits.",
                    "Optimal power switch design for dynamic voltage scaling from high performance to subthreshold operation.",
                    "BiN: a buffer-in-NUCA scheme for accelerator-rich CMPs.",
                    "Adopting TLB index-based tagging to data caches for tag energy reduction.",
                    "Static and dynamic co-optimizations for blocks mapping in hybrid caches.",
                    "Design space exploration of workload-specific last-level caches.",
                    "Low-power adaptive RF system design using real-time fuzzy noise-distortion control.",
                    "Designing for dark silicon: a methodological perspective on energy efficient systems.",
                    "HANDS: heterogeneous architectures and networks-on-chip design and simulation.",
                    "XIOSim: power-performance modeling of mobile x86 cores.",
                    "LogStore: toward energy-proportional storage servers.",
                    "A game theoretic resource allocation for overall energy minimization in mobile cloud computing system.",
                    "A low-power \"near-threshold\" epileptic seizure detection processor with multiple algorithm programmability.",
                    "Understanding the impact of laptop power saving options on user satisfaction using physiological sensors.",
                    "MultiScale: memory system DVFS with multiple memory controllers.",
                    "Semantics-driven sensor configuration for energy reduction in medical sensor networks.",
                    "Voltage droop reduction for multiple-power domain SoCs with on-die LDO using output voltage boost and adaptive response scaling.",
                    "A 33\u03bcW 42 GOPS/W 64x64 pixel vision sensor with dynamic background subtraction for scene interpretation.",
                    "Process and temperature invariant bandwidth and gain, low-area, low-power and high swing Gm-C filter for multichannel neuro-potential signal conditioning.",
                    "A charge pump based receiver circuit for voltage scaled interconnect.",
                    "0.35V, 4.1\u03bcW, 39MHz crystal oscillator in 40nm CMOS.",
                    "A study of the effectiveness of CPU consolidation in a virtualized multi-core server system.",
                    "Energy-efficient scheduling on heterogeneous multi-core architectures.",
                    "MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems.",
                    "Energy-efficient signal processing in wearable embedded systems: an optimal feature selection approach.",
                    "Advanced power and thermal management for low-power, high-performance smartphones.",
                    "Ultra-low power challenges for the next generation ASIC.",
                    "The core-C6 (CC6) sleep state of the AMD bobcat x86 microprocessor.",
                    "Evaluation of voltage stacking for near-threshold multicore computing.",
                    "CHARM: a composable heterogeneous accelerator-rich microprocessor.",
                    "Something old and something new: P-states can borrow microarchitecture techniques too.",
                    "Reducing L1 caches power by exploiting software semantics.",
                    "DRAM power-aware rank scheduling.",
                    "Energy-efficient GPU design with reconfigurable in-package graphics memory.",
                    "Fan-speed-aware scheduling of data intensive jobs.",
                    "Procedure hopping: a low overhead solution to mitigate variability in shared-L1 processor clusters."
                ]
            }
        ]
    },
    {
        "year": "2011",
        "name": "ISLPED 2011",
        "info": "Fukuoka, Japan",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2011",
                "sub_name": "Proceedings of the 2011 International Symposium on Low Power Electronics and Design, 2011, Fukuoka, Japan, August 1-3, 2011.",
                "count": 77,
                "papers": [
                    "Low-power and high-performance technologies for mobile SoC in LTE era.",
                    "Energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous FPGA.",
                    "Variation-aware clock network design methodology for ultra-low voltage (ULV) circuits.",
                    "Near-/sub-threshold DLL-based clock generator with PVT-aware locking range compensation.",
                    "Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOS.",
                    "FPGA glitch power analysis and reduction.",
                    "SAT-based capture-power reduction for at-speed broadcast-scan-based test compression architectures.",
                    "Pulsed-latch-based clock tree migration for dynamic power reduction.",
                    "Matched public PUF: ultra low energy security platform.",
                    "Pinned to the walls: impact of packaging and application properties on the memory and power walls.",
                    "Designing ultra-low voltage logic.",
                    "Ultra-low-voltage operation: device perspective.",
                    "3D super chip technology to achieve low-power and high-performance system-on-a chip.",
                    "Software power optimization: analysis and optimization for energy-efficient software.",
                    "Holistic low power solutions for the new world.",
                    "An energy-efficient adaptive hybrid cache.",
                    "Processor caches with multi-level spin-transfer torque ram cells.",
                    "High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement.",
                    "TLB index-based tagging for cache energy reduction.",
                    "Versatile high-fidelity photovoltaic module emulation system.",
                    "System energy minimization via joint optimization of the DC-DC converter and the core.",
                    "Charge migration efficiency optimization in hybrid electrical energy storage (HEES) systems.",
                    "Does low-power design imply energy efficiency for data centers?",
                    "Analysis of power-performance for ultra-thin-body GeOI logic circuits.",
                    "Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM).",
                    "Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling.",
                    "TG-based technique for NBTI degradation and leakage optimization.",
                    "Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits.",
                    "Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs.",
                    "Fast thermal simulation of 2D/3D integrated circuits exploiting neural networks and GPUs.",
                    "Design and analysis of metastable-hardened flip-flops in sub-threshold region.",
                    "12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2v to 310mv enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics.",
                    "8T single-ended sub-threshold SRAM with cross-point data-aware write operation.",
                    "Reduction of minimum operating voltage (VDDmin) of CMOS logic circuits with post-fabrication automatically selective charge injection.",
                    "Eliminating energy of same-content-cell-columns of on-chip SRAM arrays.",
                    "A 1.2v 55mW 12bits self-calibrated dual-residue analog to digital converter in 90 nm CMOs.",
                    "A low-power direct digital frequency synthesizer using an analogue-sine-conversion technique.",
                    "A comparator-based cyclic analog-to-digital converter with boosted preset voltage.",
                    "Thermal-aware bus-driven floorplanning.",
                    "An approach to energy-error tradeoffs in approximate ripple carry adders.",
                    "Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs.",
                    "New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM.",
                    "Learning to manage combined energy supply systems.",
                    "Energy harvesting by sweeping voltage-escalated charging of a reconfigurable supercapacitor array.",
                    "On-chip detection methodology for break-even time of power gated function units.",
                    "Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores.",
                    "Automated di/dt stressmark generation for microprocessor power delivery networks.",
                    "A scheduling algorithm for consistent monitoring results with solar powered high-performance wireless embedded systems.",
                    "A design space exploration of transmission-line links for on-chip interconnect.",
                    "An integrated optimization framework for reducing the energy consumption of embedded real-time applications.",
                    "Memory energy management for an enterprise decision support system.",
                    "The whys and hows of thermal management.",
                    "A dynamic body-biased SRAM with asymmetric halo implant MOSFETs.",
                    "A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS.",
                    "An analytical model for performance yield of nanoscale SRAM accounting for the sense amplifier strobe signal.",
                    "Column-selection-enabled 8T SRAM array with ~1R/1W multi-port operation for DVFS-enabled processors.",
                    "Dynamic backlight scaling optimization for mobile streaming applications.",
                    "Object-based local dimming for LCD systems with LED BLUs.",
                    "OS-level power minimization under tight performance constraints in general purpose systems.",
                    "Energy efficient scheduling for multithreaded programs on general-purpose processors.",
                    "Software energy estimation based on statistical characterization of intermediate compilation code.",
                    "Energy efficient E-textile based portable keyboard.",
                    "Next-generation wireless technologies trends for ultra low energy.",
                    "A low-power referenceless clock and data recovery circuit with clock-edge modulation for biomedical sensor applications.",
                    "A 92.4dB SNDR 24kHz \u0394\u0395 modulator consuming 352\u03bcW.",
                    "A CMOs readout integrated circuit with wide dynamic range for a CNT bio-sensor array system.",
                    "Experimental investigation of inductorless, single-stage boost rectification for sub-mW electromagnetic energy harvesters.",
                    "Making TSUBAME2.0, the world's greenest production supercomputer, even greener: challenges to the architects.",
                    "Green high performance storage class memory & NAND flash memory hybrid SSD system.",
                    "The K computer: Japanese next-generation supercomputer development project.",
                    "A 98 GMACs/W 32-core vector processor in 65nm CMOS.",
                    "Thread shuffling: combining DVFS and thread migration toreduce energy consumptions for multi-core systems.",
                    "Fast and energy-efficient constant-coefficient FIR filters using residue number system.",
                    "A fast, accurate and simple critical path monitor for improving energy-delay product in DVS systems.",
                    "Analysis and mitigation of lateral thermal blockage effect of through-silicon-via in 3D IC designs.",
                    "NoC frequency scaling with flexible-pipeline routers.",
                    "IMPACT: imprecise adders for low-power approximate computing."
                ]
            }
        ]
    },
    {
        "year": "2010",
        "name": "ISLPED 2010",
        "info": "Austin, Texas, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2010",
                "sub_name": "Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010, Austin, Texas, USA, August 18-20, 2010.",
                "count": 79,
                "papers": [
                    "Combined magnetic- and circuit-level enhancements for the nondestructive self-reference scheme of STT-RAM.",
                    "A new paradigm in the design of energy-efficient digital circuits using laterally-actuated double-gate NEMs.",
                    "Analysis of thermal behaviors of spin-torque-transfer RAM: a simulation study.",
                    "Variation aware performance analysis of gain cell embedded DRAMs.",
                    "Low-power dual-element memristor based memory design.",
                    "Power-efficient variation-aware photonic on-chip network management.",
                    "VAIL: variation-aware issue logic and performance binning for processor yield and profit improvement.",
                    "Low-power sub-threshold design of secure physical unclonable functions.",
                    "Exploiting power budgeting in thermal-aware dynamic placement for reconfigurable systems.",
                    "3D-nonFAR: three-dimensional non-volatile FPGA architecture using phase change memory.",
                    "Low-power current-mode transceiver for on-chip bidirectional buses.",
                    "Low power branch prediction for embedded application processors.",
                    "Reducing variability in chip-multiprocessors with adaptive body biasing.",
                    "Diet SODA: a power-efficient processor for digital cameras.",
                    "Temperature- and energy-constrained scheduling in multitasking systems: a model checking approach.",
                    "A 6\u00b5w, 100kbps, 3-5ghz, UWB impulse radio transmitter.",
                    "A 65nm CMOS low-power, low-voltage bandgapreference with using self-biased composite cascode opamp.",
                    "A 5V output voltage boost switching converter with hybrid digital and analog PWM control.",
                    "A low-power digitally-programmable variable gain amplifier in 65 nm CMOS.",
                    "PEEC based parasitic modeling for power analysis on custom rotary rings.",
                    "HERQULES: system level cross-layer design exploration for efficient energy-quality trade-offs.",
                    "Analog circuit shielding routing algorithm based on net classification.",
                    "MODEST: a model for energy estimation under spatio-temporal variability.",
                    "Replication-aware leakage management in chip multiprocessors with private L2 cache.",
                    "Exploring custom instruction synthesis for application-specific instruction set processors with multiple design objectives.",
                    "Energy efficient implementation of parallel CMOS multipliers with improved compressors.",
                    "Real-energy: a new framework and a case study to evaluate power-aware real-time scheduling algorithms.",
                    "A low-power clock gating cell optimized for low-voltage operation in a 45-nm technology.",
                    "Dynamic thermal management for single and multicore processors under soft thermal constraints.",
                    "A three-step power-gating turn-on technique for controlling ground bounce noise.",
                    "Customizing pattern set for test power reduction via improved X-identification and reordering.",
                    "Analysis and design of ultra low power thermoelectric energy harvesting systems.",
                    "RAPL: memory power estimation and capping.",
                    "Energy efficient proactive thermal management in memory subsystem.",
                    "Power-performance management on an IBM POWER7 server.",
                    "Energy and thermal-aware video coding via encoder/decoder workload balancing.",
                    "Tradeoff between energy savings and privacy protection in computation offloading.",
                    "0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM.",
                    "Workload-adaptive process tuning strategy for power-efficient multi-core processors.",
                    "Small-area and low-energy K-best MIMO detector using relaxed tree expansion and early forwarding.",
                    "Ultra low power electronics in the next decade.",
                    "Technology variability and uncertainty implications for power- efficient VLSI systems.",
                    "Workload-aware neuromorphic design of low-power supply voltage controller.",
                    "Distributed DVFS using rationally-related frequencies and discrete voltage levels.",
                    "NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime.",
                    "In-situ power monitoring scheme and its application in dynamic voltage and threshold scaling for digital CMOS integrated circuits.",
                    "Leakage minimization using self sensing and thermal management.",
                    "Clock network design for ultra-low power applications.",
                    "Large-scale battery system modeling and analysis for emerging electric-drive vehicles.",
                    "Power-efficient directional wireless communication on small form-factor mobile devices.",
                    "Dynamic thermal management for networked embedded systems under harsh ambient temperature variation.",
                    "PS-BC: power-saving considerations in design of buffer caches serving heterogeneous storage devices.",
                    "Low-power DWT-based quasi-averaging algorithm and architecture for epileptic seizure detection.",
                    "Maximum power transfer tracking for a photovoltaic-supercapacitor energy system.",
                    "DuraCap: a supercapacitor-based, power-bootstrapping, maximum power point tracking energy-harvesting system.",
                    "Peak power modeling for data center servers with switched-mode power supplies.",
                    "Load-matching adaptive task scheduling for energy efficiency in energy harvesting real-time embedded systems.",
                    "Post-silicon power characterization using thermal infrared emissions.",
                    "Statistical leakage modeling for accurate yield analysis: the CDF matching method and its alternatives.",
                    "Dynamic indexing: concurrent leakage and aging optimization for caches.",
                    "Low power logic for statistical inference.",
                    "Resilient microprocessor design for high performance & energy efficiency.",
                    "Computing with stochastic processors: revisiting the correctness contract between software and hardware.",
                    "Models for energy-efficient approximate computing.",
                    "Battery management technology for an electric vehicle.",
                    "Hybrid electrical energy storage systems.",
                    "Hybrid energy storage system integration for vehicles.",
                    "Microprocessor power delivery challenges in the Nano-Era.",
                    "TurboTag: lookup filtering to reduce coherence directory power.",
                    "Rank-aware cache replacement and write buffering to improve DRAM energy efficiency.",
                    "An energy efficient cache design using spin torque transfer (STT) RAM.",
                    "PASAP: power aware structured ASIC placement.",
                    "Automatic synthesis of near-threshold circuits with fine-grained performance tunability.",
                    "A pareto-algebraic framework for signal power optimization in global routing.",
                    "Wakeup synthesis and its buffered tree construction for power gating circuit designs.",
                    "Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors.",
                    "Custom feedback control: enabling truly scalable on-chip power management for MPSoCs.",
                    "STM versus lock-based systems: an energy consumption perspective.",
                    "Dynamic workload characterization for power efficient scheduling on CMP systems."
                ]
            }
        ]
    },
    {
        "year": "2008",
        "name": "ISLPED 2008",
        "info": "Bangalore, India",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2008",
                "sub_name": "Proceedings of the 2008 International Symposium on Low Power Electronics and Design, 2008, Bangalore, India, August 11-13, 2008.",
                "count": 79,
                "papers": [
                    "Towards a green electronic world: a collaborative approach.",
                    "Correlation verification between transistor variability model with body biasing and ring oscillation frequency in 90nm subthreshold circuits.",
                    "Optimal technology selection for minimizing energy and variability in low voltage applications.",
                    "Post-silicon programmed body-biasing platform suppressing device variability in 45 nm CMOS technology.",
                    "Enhancing beneficial jitter using phase-shifted clock distribution.",
                    "Dynamic virtual ground voltage estimation for power gating.",
                    "A mathematical solution to power optimal pipeline design by utilizing soft edge flip-flops.",
                    "Power-gating-aware high-level synthesis.",
                    "A parallel and randomized algorithm for large-scale discrete dual-Vt assignment and continuous gate sizing.",
                    "Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction.",
                    "A multi-story power delivery technique for 3D integrated circuits.",
                    "Energy harvesting photodiodes with integrated 2D diffractive storage capacitance.",
                    "Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion.",
                    "Low-power high-accuracy timing systems for efficient duty cycling.",
                    "An expected-utility based approach to variation aware VLSI optimization under scarce information.",
                    "SRAM methodology for yield and power efficiency: per-element selectable supplies and memory reconfiguration schemes.",
                    "Row/column redundancy to reduce SRAM leakage in presence of random within-die delay variation.",
                    "Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power.",
                    "Variation-aware gate sizing and clustering for post-silicon optimized circuits.",
                    "Error-resilient low-power Viterbi decoders.",
                    "Increasing minimum operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators.",
                    "Thermal analysis of 8-T SRAM for nano-scaled technologies.",
                    "Analyzing static and dynamic write margin for nanometer SRAMs.",
                    "Power management solutions for computer systems and datacenters.",
                    "Low power design under parameter variations.",
                    "Power management from cores to datacenters: where are we going to get the next ten-fold improvements?",
                    "Caching for bursts (C-Burst): let hard disks sleep well and work energetically.",
                    "3-tier dynamically adaptive power-aware motion estimator for h.264/AVC video encoding.",
                    "Energy conservation by adaptive feature loading for mobile content-based image retrieval.",
                    "Extending the lifetime of media recorders constrained by battery and flash memory size.",
                    "Proactive temperature management in MPSoCs.",
                    "Entry control in network-on-chip for memory power reduction.",
                    "PowerAntz: distributed power sharing strategy for network on chip.",
                    "System implications of integrated photonics.",
                    "Design of dual threshold voltages asynchronous circuits.",
                    "O2C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors.",
                    "Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation.",
                    "Single stage static level shifter design for subthreshold to I/O voltage conversion.",
                    "Power reduction in on-chip interconnection network by serialization.",
                    "A probabilistic technique for full-chip leakage estimation.",
                    "Bus encoding for simultaneous delay and energy optimization.",
                    "Frequency planning for multi-core processors under thermal constraints.",
                    "Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits.",
                    "Variability of flip-flop timing at sub-threshold voltages.",
                    "Low power current mode receiver with inductive input impedance.",
                    "Analytical results for design space exploration of multi-core processors employing thread migration.",
                    "A physical level study and optimization of CAM-based checkpointed register alias table.",
                    "A tutorial on test power.",
                    "Power delivery for high performance microprocessors.",
                    "Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension.",
                    "Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors.",
                    "A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes.",
                    "A secure and low-energy logic style using charge recovery approach.",
                    "Word-interleaved cache: an energy efficient data cache architecture.",
                    "Optimal power and noise allocation for analog and digital sections of a low power radio receiver.",
                    "Design of low-power short-distance opto-electronic transceiver front-ends with scalable supply voltages and frequencies.",
                    "On the power efficiency of cascode compensation over Miller compensation in two-stage operational amplifiers.",
                    "A 1-V piecewise curvature-corrected CMOS bandgap reference.",
                    "A 1.8/2.4-ghz dualband cmos low noise amplifier using miller capacitance tuning.",
                    "Innovations to extend CMOS nano-transistors to the limit.",
                    "Penalty for power reduction -: performance or schedule or yield?",
                    "SOC designs in the energy conscious era.",
                    "Clock gating for power optimization in ASIC design cycle theory & practice.",
                    "Simultaneous optimization of battery-aware voltage regulator scheduling with dynamic voltage and frequency scaling.",
                    "Expected system energy consumption minimization in leakage-aware DVS systems.",
                    "Hybrid dynamic thermal management based on statistical characteristics of multimedia applications.",
                    "Advances in low power verification.",
                    "A framework for energy consumption based design space exploration for wireless sensor nodes.",
                    "Full-system chip multiprocessor power evaluations using FPGA-based emulation.",
                    "Noninvasive leakage power tomography of integrated circuits by compressive sensing.",
                    "Low power chips: a fabless asic perspective.",
                    "On leakage currents: sources and reduction for transistors, gates, memories and digital systems.",
                    "Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures.",
                    "Instruction-driven clock scheduling with glitch mitigation.",
                    "Thread fusion.",
                    "Power-efficient clustering via incomplete bypassing.",
                    "Lazy instruction scheduling: keeping performance, reducing power.",
                    "On the rules of low-power design (and how to break them).",
                    "Next-generation power-aware design."
                ]
            }
        ]
    },
    {
        "year": "2007",
        "name": "ISLPED 2007",
        "info": "Portland, OR, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2007",
                "sub_name": "Proceedings of the 2007 International Symposium on Low Power Electronics and Design, 2007, Portland, OR, USA, August 27-29, 2007.",
                "count": 78,
                "papers": [
                    "Nanotechnology for low-power and high-speed nanoelectronics applications.",
                    "Compact modeling of carbon nanotube transistor for early stage process-design exploration.",
                    "A floating-body dynamic supply boosting technique for low-voltage sram in nanoscale PD/SOI CMOS technologies.",
                    "Low power FPGA design using hybrid CMOS-NEMS approach.",
                    "Design and analysis of Thin-BOX FD/SOI devices for low-power and stable SRAM in sub-50nm technologies.",
                    "Clocking structures and power analysis for nanomagnet-based logic devices.",
                    "Energy efficient near-threshold chip multi-processing.",
                    "Analysis of dynamic voltage/frequency scaling in chip-multiprocessors.",
                    "Evaluating design tradeoffs in on-chip power management for CMPs.",
                    "Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors.",
                    "A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches.",
                    "Dual signal frequencies and voltage levels for low power and temperature-gradient tolerant clock distribution.",
                    "A robust edge encoding technique for energy-efficient multi-cycle interconnect.",
                    "Low-power process-variation tolerant arithmetic units using input-based elastic clocking.",
                    "Sleep transistor sizing and control for resonant supply noise damping.",
                    "Thermal-aware methodology for repeater insertion in low-power VLSI circuits.",
                    "Post-placement leakage optimization for partially dynamically reconfigurable FPGAs.",
                    "Power optimal MTCMOS repeater insertion for global buses.",
                    "Timing-driven row-based power gating.",
                    "Detailed placement for leakage reduction using systematic through-pitch variation.",
                    "Early power grid verification under circuit current uncertainties.",
                    "Future of on-chip interconnection architectures.",
                    "Towards a software approach to mitigate voltage emergencies.",
                    "Improving disk reuse for reducing power consumption.",
                    "PVS: passive voltage scaling for wireless sensor networks.",
                    "A programming environment with runtime energy characterization for energy-aware applications.",
                    "A process variation aware low power synthesis methodology for fixed-point FIR filters.",
                    "Voltage- and ABB-island optimization in high level synthesis.",
                    "Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies.",
                    "Power signal processing: a new perspective for power analysis and optimization.",
                    "A 160 mV, fully differential, robust schmitt trigger based sub-threshold SRAM.",
                    "A low-power SRAM using bit-line charge-recycling technique.",
                    "Minimizing power dissipation during write operation to register files.",
                    "An on-chip NBTI sensor for measuring PMOS threshold voltage degradation.",
                    "Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI.",
                    "Throughput of multi-core processors under thermal constraints.",
                    "Dynamic voltage frequency scaling for multi-tasking systems using online learning.",
                    "Thermal-aware task scheduling at the system software level.",
                    "Thermal response to DVFS: analysis with an Intel Pentium M.",
                    "Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules.",
                    "The parallel computing landscape: a Berkeley view.",
                    "Low power soft-output signal detector design for wireless MIMO communication systems.",
                    "A low power multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG for mobile devices.",
                    "An architecture for energy efficient sphere decoding.",
                    "On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing.",
                    "Low-power H.264/AVC baseline decoder for portable applications.",
                    "A 0.4-V UWB baseband processor.",
                    "Resource area dilation to reduce power density in throughput servers.",
                    "Locality-driven architectural cache sub-banking for leakage energy reduction.",
                    "A multi-model power estimation engine for accuracy optimization.",
                    "A fast-transient over-sampled delta-sigma adaptive DC-DC converter for power-efficient noise-sensitive devices.",
                    "High-efficiency synchronous dual-output switched-capacitor dc-dc converter with digital state machine control.",
                    "A micro power management system and maximum output power control for solar energy harvesting applications.",
                    "Advanced thermal sensing circuit and test techniques used in a high performance 65nm processor.",
                    "Single inductor, multiple input, multiple output (SIMIMO) power mixer-charger-supply system.",
                    "Vibration energy scavenging and management for ultra low power applications.",
                    "Energy management of DVS-DPM enabled embedded systems powered by fuel cell-battery hybrid source.",
                    "Design of an efficient power delivery network in an soc to enable dynamic power management.",
                    "Energy-efficient and performance-enhanced disks using flash-memory cache.",
                    "SAPP: scalable and adaptable peak power management in nocs.",
                    "All watts considered.",
                    "A 65-nm pulsed latch with a single clocked transistor.",
                    "A methodology for analysis and verification of power gated circuits with correlated results.",
                    "Vt balancing and device sizing towards high yield of sub-threshold static logic gates.",
                    "Power-efficient LDPC code decoder architecture.",
                    "A low-power CSCD asynchronous viterbi decoder for wireless applications.",
                    "Reducing cache energy consumption by tag encoding in embedded processors.",
                    "On reducing energy-consumption by late-inserting instructions into the issue queue.",
                    "Power-aware operand delivery.",
                    "On the latency, energy and area of checkpointed, superscalar register alias tables.",
                    "Adaptive analog biasing: a robustness-enhanced low-power technique for analog baseband design.",
                    "Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates.",
                    "Electromigration and voltage drop aware power grid optimization for power gated ICs.",
                    "Reducing display power in DVS-enabled handheld systems.",
                    "Multicasting based topology generation and core mapping for a power efficient networks-on-chip.",
                    "Phase-aware adaptive hardware selection for power-efficient scientific computations.",
                    "Signoff power methodology for contactless smartcards.",
                    "An ilp based approach to reducing energy consumption in nocbased CMPS."
                ]
            }
        ]
    },
    {
        "year": "2006",
        "name": "ISLPED 2006",
        "info": "Tegernsee, Bavaria, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2006",
                "sub_name": "Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, Tegernsee, Bavaria, Germany, October 4-6, 2006.",
                "count": 82,
                "papers": [
                    "Design challenges for mobile communication devices.",
                    "Analysis of super cut-off transistors for ultralow power digital logic circuits.",
                    "Variation-driven device sizing for minimum energy sub-threshold circuits.",
                    "Robust level converter design for sub-threshold logic.",
                    "Integrated solar energy harvesting and storage.",
                    "Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm).",
                    "Stall cycle redistribution in a transparent fetch pipeline.",
                    "Selective writeback: exploiting transient values for energy-efficiency and performance.",
                    "Energy-efficient dynamic instruction scheduling logic through instruction grouping.",
                    "Independent front-end and back-end dynamic voltage scaling for a GALS microarchitecture.",
                    "Synergistic temperature and energy management in GALS processor architectures.",
                    "A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering.",
                    "A high-speed variation-tolerant interconnect technique for sub threshold circuits using capacitive boosting.",
                    "A dual-VDD boosted pulsed bus technique for low power and low leakage operation.",
                    "Time-borrowing multi-cycle on-chip interconnects for delay variation tolerance.",
                    "A pulsed low-voltage swing latch for reduced power dissipation in high-frequency microprocessors.",
                    "Temporal vision-guided energy minimization for portable displays.",
                    "Dynamic current modeling at the instruction level.",
                    "Reducing idle mode power in software defined radio terminals.",
                    "Power reduction in an H.264 encoder through algorithmic and logic transformations.",
                    "Energy-efficient motion estimation using error-tolerance.",
                    "Variability-aware device optimization under ION and leakage current constraints.",
                    "A 0.5-V FD-SOI twin-cell DRAM with offset-free dynamic-VT sense amplifiers.",
                    "Utilizing reverse short channel effect for optimal subthreshold circuit design.",
                    "Logic circuits operating in subthreshold voltages.",
                    "A new mismatch-dependent low power technique with shadow match-line voltage-detecting scheme for CAMs.",
                    "Thread-associative memory for multicore and multithreaded computing.",
                    "Hierarchical value cache encoding for off-chip data bus.",
                    "Reducing cache traffic and energy with macro data load.",
                    "Modelling macromodules for high-level dynamic power estimation of FPGA-based digital designs.",
                    "Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power.",
                    "Dynamic thermal clock skew compensation using tunable delay buffers.",
                    "An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction.",
                    "A novel approach for variation aware power minimization during gate sizing.",
                    "Adaptive duty cycling for energy harvesting systems.",
                    "Power reduction of multiple disks using dynamic cache resizing and speed control.",
                    "Lifetime aware resource management for sensor network using distributed genetic algorithm.",
                    "Everlast: long-life, supercapacitor-operated wireless sensor node.",
                    "Model to hardware matching: for nano-meter scale technologies.",
                    "Low power light-weight embedded systems.",
                    "Low power design from technology challenge to great products.",
                    "A novel dynamic power cutoff technique (DPCT) for active leakage reduction in deep submicron CMOS circuits.",
                    "Analysis and modeling of subthreshold leakage of RT-components under PTV and state variation.",
                    "Power optimization in a repeater-inserted interconnect via geometric programming.",
                    "Input-specific dynamic power optimization for VLSI circuits.",
                    "Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits.",
                    "Register file caching for energy efficiency.",
                    "L-CBF: a low-power, fast counting bloom filter architecture.",
                    "A low power SRAM architecture based on segmented virtual grounding.",
                    "Process variation aware cache leakage management.",
                    "Substituting associative load queue with simple hash tables in out-of-order microprocessors.",
                    "A novel power optimization technique for ultra-low power RFICs.",
                    "A CMOS analog frontend for a passive UHF RFID tag.",
                    "High-speed low-power frequency divider with intrinsic phase rotator.",
                    "An optimal analytical solution for processor speed control with thermal constraints.",
                    "Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis.",
                    "Power efficiency for variation-tolerant multicore processors.",
                    "Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture.",
                    "Dynamic thermal management for MPEG-2 decoding.",
                    "A low-power active substrate-noise decoupling circuit with feedforward compensation for mixed-signal SoCs.",
                    "Power-efficient pulse width modulation DC/DC converters with zero voltage switching control.",
                    "Behavioral modeling of Opamp gain and dynamic effectsfor power optimization of Delta-Sigma modulators and pipelined ADCs.",
                    "Low-power fanout optimization using MTCMOS and multi-Vt techniques.",
                    "A new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits.",
                    "Considering process variations during system-level power analysis.",
                    "Synchronization-driven dynamic speed scaling for MPSoCs.",
                    "Power phase variation in a commercial server workload.",
                    "Reducing power through compiler-directed barrier synchronization elimination.",
                    "Minimizing energy consumption of banked memories using data recomputation.",
                    "Energy optimality and variability in subthreshold design.",
                    "Sub-threshold design: the challenges of minimizing circuit energy.",
                    "Design and power management of energy harvesting embedded systems.",
                    "Flexibility and low power: a contradiction in terms?",
                    "Efficient scan-based BIST scheme for low power testing of VLSI chips.",
                    "Modeling and analysis of leakage induced damping effect in low voltage LSIs.",
                    "Dithering skip modulator with a novel load sensor for ultra-wide-load high-efficiency DC-DC converters.",
                    "Adaptive on-chip power supply with robust one-cycle control technique.",
                    "Robust multiple-phase switched-capacitor DC-DC converter with digital interleaving regulation scheme.",
                    "A low power Viterbi decoder implementation using scarce state transition and path pruning scheme for high throughput wireless applications.",
                    "SmartSaver: turning flash drive into a disk energy saver for mobile computers.",
                    "An energy-efficient virtual memory system with flash memory as the secondary storage.",
                    "Maximizing the lifetime of embedded systems powered by fuel cell-battery hybrids."
                ]
            }
        ]
    },
    {
        "year": "2005",
        "name": "ISLPED 2005",
        "info": "San Diego, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2005",
                "sub_name": "Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005, San Diego, California, USA, August 8-10, 2005.",
                "count": 75,
                "papers": [
                    "Technology and design challenges for mobile communication and computing products.",
                    "FinFET-based SRAM design.",
                    "Modeling and analysis of total leakage currents in nanoscale double gate devices and circuits.",
                    "Effectiveness of low power dual-Vt designs in nano-scale technologies under process parameter variations.",
                    "Analysis and mitigation of variability in subthreshold design.",
                    "Measurements and modeling of intrinsic fluctuations in MOSFET threshold voltage.",
                    "Instruction packing: reducing power and delay of the dynamic scheduling logic.",
                    "Energy-efficient and high-performance instruction fetch using a block-aware ISA.",
                    "Energy-aware fetch mechanism: trace cache and BTB customization.",
                    "Understanding the energy efficiency of SMT and CMP with multiclustering.",
                    "A simple mechanism to adapt leakage-control policies to temperature.",
                    "A 120nm low power asynchronous ADC.",
                    "A 9.5mW 4GHz WCDMA frequency synthesizer in 0.13\u00b5m CMOS.",
                    "A low power current steering digital to analog converter in 0.18 Micron CMOS.",
                    "Systematic power reduction and performance analysis of mismatch limited ADC designs.",
                    "A novel predictive inductor multiplier for integrated circuit DC-DC converters in portable applications.",
                    "Challenges and opportunities for low power FPGAs in nanometer technologies.",
                    "A GHz-class charge recovery logic.",
                    "Low-power fanout optimization using multiple threshold voltage inverters.",
                    "A low-power bus design using joint repeater insertion and coding.",
                    "An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS.",
                    "A low-power, multichannel gated oscillator-based CDR for short-haul applications.",
                    "An algebraic decision diagram (ADD) based technique to find leakage histograms of combinational designs.",
                    "Cascaded carry-select adder (C2SA): a new structure for low-power CSA design.",
                    "Region-level approximate computation reuse for power reduction in multimedia applications.",
                    "Joint exploration of architectural and physical design spaces with thermal consideration.",
                    "Coordinated, distributed, formal energy management of chip multiprocessors.",
                    "A probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations.",
                    "Power-optimal repeater insertion considering Vdd and Vth as design freedoms.",
                    "Probabilistic dual-Vth leakage optimization under variability.",
                    "Linear programming for sizing, Vth and Vdd assignment.",
                    "An efficient spurious power suppression technique (SPST) and its applications on MPEG-4 AVC/H.264 transform coding design.",
                    "Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications.",
                    "Two efficient methods to reduce power and testing time.",
                    "Power and thermal effects of SRAM vs. Latch-Mux design styles and clock gating choices.",
                    "Complexity reduction in an nRERL microprocessor.",
                    "Driver pre-emphasis techniques for on-chip global buses.",
                    "Multi-story power delivery for supply noise reduction and low voltage operation.",
                    "Low power SRAM techniques for handheld products.",
                    "High resolution body bias techniques for reducing the impacts of leakage current and parasitic bipolar.",
                    "An evaluation of code and data optimizations in the context of disk power reduction.",
                    "Optimizing sensor movement planning for energy efficiency.",
                    "Power prediction for intel XScale processors using performance monitoring unit events.",
                    "Power reduction by varying sampling rate.",
                    "Energy efficient strategies for deployment of a two-level wireless sensor network.",
                    "Power grid voltage integrity verification.",
                    "The need for a full-chip and package thermal model for thermally optimized IC designs.",
                    "Peak temperature control and leakage reduction during binding in high level synthesis.",
                    "LAP: a logic activity packing methodology for leakage power-tolerant FPGAs.",
                    "Defocus-aware leakage estimation and control.",
                    "Hierarchical power management with application to scheduling.",
                    "Runtime identification of microprocessor energy saving opportunities.",
                    "Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy.",
                    "Bounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximation.",
                    "Power-aware code scheduling for clusters of active disks.",
                    "Wearable computing: a catalyst for business and entertainment.",
                    "Design and optimization on dynamic power system for self-powered integrated wireless sensing nodes.",
                    "Accurate battery lifetime estimation using high-frequency power profile emulation.",
                    "On-chip digital power supply control for system-on-chip applications.",
                    "Self-timed circuits for energy harvesting AC power supplies.",
                    "A tunable bus encoder for off-chip data buses.",
                    "Fast configurable-cache tuning with a unified second-level cache.",
                    "Dataflow analysis for energy-efficient scratch-pad memory management.",
                    "Energy reduction in multiprocessor systems using transactional memory.",
                    "Inter-program optimizations for conserving disk energy.",
                    "PARE: a power-aware hardware data prefetching engine.",
                    "Snug set-associative caches: reducing leakage power while improving performance.",
                    "An energy efficient TLB design methodology.",
                    "Synonymous address compaction for energy reduction in data TLB.",
                    "A non-uniform cache architecture for low power system design.",
                    "Replacing global wires with an on-chip network: a power analysis.",
                    "A low-power crossroad switch architecture and its core placement for network-on-chip.",
                    "System level power and performance modeling of GALS point-to-point communication interfaces.",
                    "A technique for low energy mapping and routing in network-on-chip architectures.",
                    "Improving energy efficiency by making DRAM less randomly accessed."
                ]
            }
        ]
    },
    {
        "year": "2004",
        "name": "ISLPED 2004",
        "info": "Newport Beach, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2004",
                "sub_name": "Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004, Newport Beach, California, USA, August 9-11, 2004.",
                "count": 74,
                "papers": [
                    "Why hot chips are no longer \"cool\".",
                    "Leakage power reduction by dual-vth designs under probabilistic analysis of vth variation.",
                    "Larger-than-vdd forward body bias in sub-0.5V nanoscale CMOS.",
                    "Technology exploration for adaptive power and frequency scaling in 90nm CMOS.",
                    "Experimental measurement of a novel power gating structure with intermediate power saving mode.",
                    "Improved clock-gating through transparent pipelining.",
                    "Microarchitectural techniques for power gating of execution units.",
                    "SEPAS: a highly accurate energy-efficient branch predictor.",
                    "Understanding the energy efficiency of simultaneous multithreading.",
                    "Impact of technology scaling on energy aware execution cache-based microarchitectures.",
                    "Design and implementation of correlating caches.",
                    "Dynamic power management for streaming data.",
                    "Delayed line bus scheme: a low-power bus scheme for coupled on-chip buses.",
                    "Delay optimal low-power circuit clustering for FPGAs with dual supply voltages.",
                    "Creating a power-aware structured ASIC.",
                    "Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems.",
                    "ESACW: an adaptive algorithm for transmission power reduction in wireless networks.",
                    "Any-time probabilistic switching model using bayesian networks.",
                    "Characterizing and modeling minimum energy operation for subthreshold circuits.",
                    "Device optimization for ultra-low power digital sub-threshold operation.",
                    "Nanoscale CMOS circuit leakage power reduction by double-gate device.",
                    "4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors.",
                    "HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction.",
                    "Location cache: a low-power L2 cache system.",
                    "A way-halting cache for low-energy high-performance systems.",
                    "Soft error and energy consumption interactions: a data cache perspective.",
                    "Post-layout leakage power minimization based on distributed sleep transistor insertion.",
                    "Active mode leakage reduction using fine-grained forward body biasing strategy.",
                    "A probabilistic framework to estimate full-chips subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations.",
                    "Maximizing efficiency of solar-powered systems by load matching.",
                    "Power utility maximization for multiple-supply systems by a load-matching switch.",
                    "Dynamic voltage and frequency scaling based on workload decomposition.",
                    "Architecting voltage islands in core-based system-on-a-chip designs.",
                    "Balanced energy optimization.",
                    "Battery life challenges on future mobile notebook platforms.",
                    "Approaches to run-time and standby mode leakage reduction in global buses.",
                    "Spatial encoding circuit techniques for peak power reduction of on-chip high-performance buses.",
                    "A new algorithm for improved VDD assignment in low power dual VDD systems.",
                    "Limited intra-word transition codes: an energy-efficient bus encoding for LCD display interfaces.",
                    "Microarchitectural power modeling techniques for deep sub-micron microprocessors.",
                    "Power-optimal pipelining in deep submicron technology.",
                    "Application-level prediction of battery dissipation.",
                    "Minimizing power consumption and complexity in a programmable transmit filter bank for OFDM.",
                    "On optimality of adiabatic switching in MOS energy-recovery circuit.",
                    "Constant-load energy recovery memory for efficient high-speed operation.",
                    "A comparative study of MOS VCOs for low voltage high performance operation.",
                    "A CPL-based dual supply 32-bit ALU for sub 180nm CMOS technologies.",
                    "A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach.",
                    "Integrated adaptive DC/DC conversion with adaptive pulse-train technique for low-ripple fast-response regulation.",
                    "Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation.",
                    "2.45 GHz power and data transmission for a low-power autonomous sensors platform.",
                    "Managing standby and active mode leakage power in deep sub-micron design.",
                    "Architectures for low power ultra-wideband radio receivers in the 3.1-5GHz band for data rates < 10Mbps.",
                    "Low-power asynchronous viterbi decoder for wireless applications.",
                    "A CMOS even harmonic mixer with current reuse for low power applications.",
                    "A novel continuous-time common-mode feedback for low-voltage switched-OPAMP.",
                    "The design of a low power asynchronous multiplier.",
                    "Low-power fixed-width array multipliers.",
                    "Low-power carry-select adder using adaptive supply voltage based on input vector patterns.",
                    "Reducing pipeline energy demands with local DVS and dynamic retiming.",
                    "Understanding nanoscale conductors.",
                    "Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization.",
                    "On optimality of adiabatic switching in MOS energy-recovery circuit.",
                    "Energy-aware demand paging on NAND flash-based embedded storages.",
                    "Application adaptive energy efficient clustered architectures.",
                    "The impact of variability on power.",
                    "Reducing radio energy consumption of key management protocols for wireless sensor networks.",
                    "Evaluating and optimizing power consumption of anti-collision protocols for applications in RFID systems.",
                    "Experience with a low power wireless mobile computing platform.",
                    "FSM--based power modeling of wireless protocols: the case of bluetooth.",
                    "Efficient adaptive voltage scaling system through on-chip critical path emulation.",
                    "An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes.",
                    "Memory-aware energy-optimal frequency assignment for dynamic supply voltage scaling.",
                    "Preemption-aware dynamic voltage scaling in hard real-time systems."
                ]
            }
        ]
    },
    {
        "year": "2003",
        "name": "ISLPED 2003",
        "info": "Seoul, Korea",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2003",
                "sub_name": "Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25-27, 2003.",
                "count": 95,
                "papers": [
                    "Low power requirements for future digital life style.",
                    "Evolution of low power electronics and its future applications.",
                    "A forward body-biased low-leakage SRAM cache: device and architecture considerations.",
                    "Reducing translation lookaside buffer active power.",
                    "A power-aware SWDR cell for reducing cache write power.",
                    "A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime.",
                    "Understanding and minimizing ground bounce during mode transition of power gating structures.",
                    "Energy-efficient data scrambling on memory-processor interfaces.",
                    "Analyzing the energy consumption of security protocols.",
                    "LPBP: low-power basis profile of the Java 2 Micro Edition.",
                    "Estimating influence of data layout optimizations on SDRAM energy consumption.",
                    "Analysis of discharge techniques for multiple battery systems.",
                    "A 225 MHz resonant clocked ASIC chip.",
                    "Energy recovery clocking scheme and flip-flops for ultra low-energy applications.",
                    "A semi-custom voltage-island technique and its application to high-speed serial links.",
                    "UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI.",
                    "Full chip leakage estimation considering power supply and temperature variations.",
                    "Statistical estimation of leakage current considering inter- and intra-die process variation.",
                    "Leakage power modeling and optimization in interconnection networks.",
                    "Leakage and leakage sensitivity computation for combinational circuits.",
                    "Efficient techniques for gate leakage estimation.",
                    "Design methodology for fine-grained leakage control in MTCMOS.",
                    "An MTCMOS design methodology and its application to mobile computing.",
                    "Optimal body bias selection for leakage improvement and process compensation over different technology generations.",
                    "Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies.",
                    "An ASIC design methodology with predictably low leakage, using leakage-immune standard cells.",
                    "Low-power high-level synthesis for FPGA architectures.",
                    "ILP-based optimization of sequential circuits for low power.",
                    "Simultaneous Vt selection and assignment for leakage optimization.",
                    "Effective graph theoretic techniques for the generalized low power binding problem.",
                    "Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization.",
                    "Level conversion for dual-supply systems.",
                    "New optimal design strategies and analysis of ultra-low leakage circuits for nano-scale SOI technology.",
                    "Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation.",
                    "A clock delayed sleep mode domino logic for wide dynamic OR gate.",
                    "Strained-si devices and circuits for low-power applications.",
                    "Low power startup circuits for voltage and current reference with zero steady state current.",
                    "Reverse-order source/drain formation with double offset spacer (RODOS) for CMOS low-power, high-speed and low-noise amplifiers.",
                    "Electric-energy generation using variable-capacitive resonator for power-free LSI: efficiency analysis and fundamental experiment.",
                    "Temperature and process invariant MOS-based reference current generation circuits for sub-1V operation.",
                    "Elements of low power design for integrated systems.",
                    "Microarchitecture level power and thermal simulation considering temperature dependent leakage model.",
                    "Reducing power density through activity migration.",
                    "Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise.",
                    "Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors.",
                    "Reducing reorder buffer complexity through selective operand caching.",
                    "Routine based OS-aware microprocessor resource adaptation for run-time operating system power saving.",
                    "Ambient intelligence: industrial research on a visionary concept.",
                    "Reducing data cache energy consumption via cached load/store queue.",
                    "On load latency in low-power caches.",
                    "Reducing energy and delay using efficient victim caches.",
                    "Low cost instruction cache designs for tag comparison elimination.",
                    "Lightweight set buffer: low power data cache for multimedia application.",
                    "Non redundant data cache.",
                    "A critical analysis of application-adaptive multiple clock processors.",
                    "Microprocessor pipeline energy analysis.",
                    "B#: a battery emulator and power profiling instrument.",
                    "ESTIMA: an architectural-level power estimator for multi-ported pipelined register files.",
                    "Multivoltage scheduling with voltage-partitioned variable storage.",
                    "Voltage scheduling under unpredictabilities: a risk management paradigm.",
                    "Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning.",
                    "A selective filter-bank TLB system.",
                    "Checkpointing alternatives for high performance, power-aware processors.",
                    "Reducing instruction fetch energy with backwards branch control information and buffering.",
                    "Pipeline stage unification: a low-energy consumption technique for future mobile processors.",
                    "Energy-efficient instruction set synthesis for application-specific processors.",
                    "A low-power design methodology for high-resolution pipelined analog-to-digital converters.",
                    "A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using \"Slew Boost\" technique.",
                    "Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applications.",
                    "Low-voltage low-power high dB-linear CMOS exponential function generator using highly-linear V-I converter.",
                    "A new architecture for rail-to-rail input constant-gm CMOS operational transconductance amplifiers.",
                    "A systems approach to molecular electronics.",
                    "Energy-aware architectures for a real-valued FFT implementation.",
                    "A low-power VLSI architecture for turbo decoding.",
                    "A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores.",
                    "Power efficient comparators for long arguments in superscalar processors.",
                    "The microarchitecture of a low power register file.",
                    "Branch prediction on demand: an energy-efficient solution.",
                    "Dynamic voltage scaling algorithm for fixed-priority real-time systems using work-demand analysis.",
                    "Exploiting program hotspots and code sequentiality for instruction cache leakage management.",
                    "Power-aware scheduling of conditional task graphs in real-time multiprocessor systems.",
                    "Exploiting compiler-generated schedules for energy savings in high-performance processors.",
                    "Energy-aware memory allocation in heterogeneous non-volatile memory systems.",
                    "Energy characterization of a tiled architecture processor with on-chip networks.",
                    "Low power RF IC design for wireless communication.",
                    "A power-optimized widely-tunable 5-GHz monolithic VCO in a digital SOI CMOS technology on high resistivity substrate.",
                    "A 0.123 mW 7.25 GHz static frequency divider by 8 in a 120-nm SOI technology.",
                    "A 0.75-mW analog processor IC for wireless biosignal monitor.",
                    "Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology.",
                    "A novel high frequency, high-efficiency, differential class-E power amplifier in 0.18mum CMOS.",
                    "Energy optimization techniques in cluster interconnects.",
                    "Uncertainty-based scheduling: energy-efficient ordering for tasks with variable execution time.",
                    "Energy efficiency and fairness tradeoffs in multi-resource, multi-tasking embedded systems.",
                    "Low power coordination in wireless ad-hoc networks.",
                    "An environmental energy harvesting framework for sensor networks."
                ]
            }
        ]
    },
    {
        "year": "2002",
        "name": "ISLPED 2002",
        "info": "Monterey, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2002",
                "sub_name": "Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002, Monterey, California, USA, August 12-14, 2002.",
                "count": 66,
                "papers": [
                    "Low-voltage memories for power-aware systems.",
                    "Standby power management for a 0.18\u00b5m microprocessor.",
                    "Physical insight into fractional power dependence of saturation current on gate voltage in advanced short channel MOSFETS (alpha-power law model).",
                    "Full-chip sub-threshold leakage power prediction model for sub-0.18 \u00b5m CMOS.",
                    "Power-conscious interconnect buffer optimization with improved modeling of driver MOSFET and Its implications to bulk and SOI CMOS technology.",
                    "E2WFQ: an energy efficient fair scheduling policy for wireless systems.",
                    "A framework for energy-scalable communication in high-density wireless networks.",
                    "Contents provider-assisted dynamic voltage scaling for low energy multimedia applications.",
                    "Low-leakage asymmetric-cell SRAM.",
                    "Managing leakage for transient data: decay and quasi-static 4T memory cells.",
                    "Conditional pre-charge techniques for power-efficient dual-edge clocking.",
                    "Circuit-level techniques to control gate leakage for sub-100nm CMOS.",
                    "Modeling and analysis of leakage power considering within-die process variations.",
                    "Low-power approach for decoding convolutional codes with adaptive viterbi algorithm approximations.",
                    "Power-aware source routing protocol for mobile ad hoc networks.",
                    "Analyzing energy friendly steady state phases of dynamic application execution in terms of sparse data structures.",
                    "Odd/even bus invert with two-phase transfer for buses with coupling.",
                    "An intra-task dynamic voltage scaling method for SoC design with hierarchical FSM and synchronous dataflow model.",
                    "Reducing access energy of on-chip data memory considering active data bitwidth.",
                    "Energy recovering static memory.",
                    "Low power integrated scan-retention mechanism.",
                    "Closed-loop adaptive voltage scaling controller for standard-cell ASICs.",
                    "Design of a branch-based 64-bit carry-select adder in 0.18 \u00b5m partially depleted SOI CMOS.",
                    "Low-power color TFT LCD display for hand-held embedded systems.",
                    "Discharge current steering for battery lifetime optimization.",
                    "Towards energy-aware software-based fault tolerance in real-time systems.",
                    "Fine-grain CAM-tag cache resizing using miss tags.",
                    "An adaptive serial-parallel CAM architecture for low-power cache blocks.",
                    "Reducing energy consumption of video memory by bit-width compression.",
                    "A history-based I-cache for low-energy multimedia applications.",
                    "Battery lifetime prediction for energy-aware computing.",
                    "Early evaluation techniques for low power binding.",
                    "Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels.",
                    "Is nanoelectronics the future of microelectronics?",
                    "Saving energy with just in time instruction delivery.",
                    "Tradeoffs in power-efficient issue queue design.",
                    "Reducing transitions on memory buses using sector-based encoding technique.",
                    "Energy-efficient hybrid wakeup logic.",
                    "Automated selective multi-threshold design for ultra-low standby applications.",
                    "HA2TSD: hierarchical time slack distribution for ultra-low power CMOS VLSI.",
                    "Runtime mechanisms for leakage current reduction in CMOS VLSI circuits1, 2.",
                    "Future directions in clocking multi-ghz systems.",
                    "Compilers for power and energy management.",
                    "Oversampled gain-boosting.",
                    "\u00b10.5V \u00b11.5V VHF CMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme.",
                    "A power and resolution adaptive flash analog-to-digital converter.",
                    "Design techniques for low power high bandwidth upconversion in CMOS.",
                    "TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors.",
                    "A preactivating mechanism for a VT-CMOS cache using address prediction.",
                    "Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors.",
                    "Asymmetric-frequency clustering: a power-aware back-end for high-performance processors.",
                    "Power analysis techniques for SoC with improved wiring models.",
                    "A microarchitectural-level step-power analysis tool.",
                    "Power estimation of sequential circuits using hierarchical colored hardware petri net modeling.",
                    "High-level area estimation.",
                    "Retiming-based logic synthesis for low-power.",
                    "Activity-sensitive clock tree construction for low power.",
                    "Designing SoC's.",
                    "Low-power VLSI decoder architectures for LDPC codes.",
                    "A low power normalized-LMS decision feedback equalizer for a wireless packet modem.",
                    "High performance and low power FIR filter design based on sharing multiplication.",
                    "A low-power digital matched filter for spread-spectrum systems.",
                    "Parametric timing and power macromodels for high level simulation of low-swing interconnects.",
                    "Compact models for estimating microprocessor frequency and power.",
                    "Efficient estimation of signal transition activity in MAC architectures.",
                    "Novel modeling techniques for RTL power estimation."
                ]
            }
        ]
    },
    {
        "year": "2001",
        "name": "ISLPED 2001",
        "info": "Huntington Beach, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2001",
                "sub_name": "Proceedings of the 2001 International Symposium on Low Power Electronics and Design, 2001, Huntington Beach, California, USA, 2001.",
                "count": 75,
                "papers": [
                    "Wireless beyond the third generation wireless beyond the third generation: facing the energy challenge.",
                    "Micro-operation cache: a power aware frontend for the variable instruction length ISA.",
                    "L1 data cache decomposition for energy efficiency.",
                    "Instruction flow-based front-end throttling for power-aware high-performance processors.",
                    "Energy reduction in queues and stacks by adaptive bitwidth compression.",
                    "Energy priority scheduling for variable voltage processors.",
                    "Dynamic voltage scheduling technique for low-power multimedia applications using buffers.",
                    "Power-aware modulo scheduling for high-performance VLIW processors.",
                    "Hard real-time scheduling for low-energy using stochastic data and DVS processors.",
                    "Analysis and design of low-energy flip-flops.",
                    "Analysis of clocked timing elements for dynamic voltage scaling effects over process parameter variation.",
                    "Power-aware partitioned cache architectures.",
                    "A low-leakage dynamic multi-ported register file in 0.13mm CMOS.",
                    "Energy-efficient load and store reuse.",
                    "Compiler support for block buffering.",
                    "Automatic source code specialization for energy reduction.",
                    "FV encoding for low-power data I/O.",
                    "Time-to-failure estimation for batteries in portable electronic systems.",
                    "Architecture strategies for energy-efficient packet forwarding in wireless sensor networks.",
                    "Modulation scaling for Energy Aware Communication Systems.",
                    "Cooling and power consideration for semiconductors into the next century.",
                    "Energy efficient Modulation and MAC for Asymmetric RF Microsensor Systems.",
                    "1 V, 1.9 GHz mixer using a lateral bipolar transistor in CMOS.",
                    "A 60dB, 246MHz CMOS variable gain amplifier for subsampling GSM receivers.",
                    "VTCMOS characteristics and its optimum conditions predicted by a compact analytical model.",
                    "Memory controller policies for DRAM power management.",
                    "Run-time power estimation in high performance microprocessors.",
                    "Fast, flexible, cycle-accurate energy estimation.",
                    "Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors.",
                    "Theory and practical implementation of harmonic resonant rail driver.",
                    "A resonant clock generator for single-phase adiabatic systems.",
                    "Enchanced multi-threshold (MTCMOS) circuits using variable well bias.",
                    "Encodings for high-performance for energy-efficient signaling.",
                    "Low-energy for deep-submicron address buses.",
                    "Irredundant address bus encoding for low power.",
                    "Low power address encoding using self-organizing lists.",
                    "Wireless sensor networks: application driver for low power distributed systems.",
                    "Scaling of stack effect and its application for leakage reduction.",
                    "Variable threshold CMOS (VTCMOS) in series connected circuits.",
                    "Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs.",
                    "Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design.",
                    "A self-optimizing embedded microprocessor using a loop table for low power.",
                    "Low power pipelining of linear systems: a common operand centric approach.",
                    "A system-level energy minimization approach using datapath width optimization.",
                    "Energy: efficient instruction dispatch buffer design for superscalar processors.",
                    "High density capacitance structures in submicron CMOS for low power RF application.",
                    "A CMOS VCO architecture suitable for sub-1 volt high-frequency (8.7-10 GHz) RF applications.",
                    "Low-power direct-sequence spread-spectrum modem architecture for distributed wireless sensor networks.",
                    "Effects of elevated temperature on tunable near-zero threshold CMOS.",
                    "A sub-1V dual-threshold domino circuit using product-of-sum logic.",
                    "Mixed multi-threshold differential cascode voltage switch (MT-DCVS) circuit styles and strategies for low power VLSI design.",
                    "Selectively clocked skewed logic (SCSL): low-power logic style for high-performance applications.",
                    "A profile-based energy-efficient intra-task voltage scheduling algorithm for real-time applications.",
                    "Compiler-directed dynamic voltage/frequency scheduling for energy reduction in mircoprocessors.",
                    "Variable voltage task scheduling algorithms for minimizing energy.",
                    "Design methodology and optimization strategy for dual-VTH scheme using commercially available tools.",
                    "Synthesis of low-leakage PD-SOI circuits with body-biasing.",
                    "Low-power technology mapping for mixed-swing logic.",
                    "Frequency-domain supply current macro-model.",
                    "A low-power, 5-70MHz, 7th-order filter with programmable boost, group delay, and gain using instantaneous companding.",
                    "Optimizing bias-circuit design of cascode operational amplifier for wide dynamic range operations.",
                    "Leakage current cancellation technique for low power switched-capacitor circuits.",
                    "A 3-pin 1.5 V 550 mW 176 x 144 self-clocked CMOS active pixel image sensor.",
                    "Cached-code compression for energy minimization in embedded processors.",
                    "Energy efficient turbo decoding for 3G mobile.",
                    "Low-power AEC-based MIMO signal processing for gigabit ethernet 1000Base-T transceivers.",
                    "Power reduction through work reuse.",
                    "Clocking strategies and scannable latches for low power appliacations.",
                    "Ultra-low power DLMS adaptive filter for hearing aid applications.",
                    "A dynamic-SDRAM-mode-control scheme for low-power systems with a 32-bit RISC CPU.",
                    "Analysis and implementation of charge recycling for deep sub-micron buses.",
                    "Estimation of power distribution in VLSI interconnects.",
                    "Maximum voltage variation in the power distribution network of VLSI circuits with RLC models.",
                    "Battery capacity measurement and analysis using lithium coin cell battery.",
                    "On the interaction of power distribution network with substrate."
                ]
            }
        ]
    },
    {
        "year": "2000",
        "name": "ISLPED 2000",
        "info": "Rapallo, Italy",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/2000",
                "sub_name": "Proceedings of the 2000 International Symposium on Low Power Electronics and Design, 2000, Rapallo, Italy, July 25-27, 2000.",
                "count": 59,
                "papers": [
                    "Low-power micromachined microsystems (invited talk).",
                    "Design issues for dynamic voltage scaling.",
                    "An adaptive on-chip voltage regulation technique for low-power applications.",
                    "Robust ultra-low power sub-threshold DTMOS logic.",
                    "Algorithmic transforms for efficient energy scalable computation.",
                    "Operating-system directed power reduction.",
                    "Energy minimization with guaranteed quality of service.",
                    "Energy efficient design of portable wireless systems.",
                    "Power consumption reduction in high-speed Sigma-Delta bandpass modulators.",
                    "Low power mixed analog-digital signal processing.",
                    "A low-power clock and data recovery circuit for 2.5 Gb/s SDH receivers.",
                    "A micro-power mixed signal IC for battery-operated burglar alarm systems.",
                    "A recursive algorithm for low-power memory partitioning.",
                    "Optimization of high-performance superscalar architectures for energy efficiency.",
                    "Voltage scheduling in the IpARM microprocessor system.",
                    "MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments.",
                    "Noise-aware power optimization for on-chip interconnect.",
                    "New clock-gating techniques for low-power flip-flops.",
                    "An improved pass transistor synthesis method for low power, high speed CMOS circuits.",
                    "Achieving utility arbitrarily close to the optimal with limited energy.",
                    "Power minimization of functional units partially guarded computation.",
                    "Systematic cycle budget versus system power trade-off: a new perspective on system exploration of real-time data-dominated applications.",
                    "Low power sequential circuit design by using priority encoding and clock gating.",
                    "Do our low-power tools have enough horse power? (panel session) (title only).",
                    "Low-power considerations in the design of bluetooth (invited talk).",
                    "High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies.",
                    "A three-port nRERL register file for ultra-low-energy applications.",
                    "Minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion.",
                    "Practical considerations of clock-powered logic.",
                    "Model and analysis for combined package and on-chip power grid simulation.",
                    "Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI.",
                    "Speeding up power estimation of embedded software.",
                    "High-level power estimation with interconnect effects.",
                    "\"Cool low power\" 1GHz multi-port register file and dynamic latch in 1.8 V, 0.25 mum SOI and bulk technology (poster session).",
                    "Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling (poster session).",
                    "Low power self-timed Radix-2 division (poster session).",
                    "A rate selection algorithm for quantized undithered dynamic supply voltage scaling (poster session).",
                    "Low-power sensing and digitization of cardiac signals based on sigma-delta conversion (poster session).",
                    "A 1.5V low-power third order continuous-time lowpass Sigma-Delta A/D converter (poster session).",
                    "Design of a low-power CMOS baseband circuit for wideband CDMA testbed (poster session).",
                    "A low-voltage CMOS multiplier for RF applications (poster session).",
                    "Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage (poster session).",
                    "Reducing energy requirements for instruction issue and dispatch in superscalar microprocessors (poster session).",
                    "Low power synthesis of sum-of-products computation (poster session).",
                    "A spatially-adaptive bus interface for low-switching communication (poster session).",
                    "A low power unified cache architecture providing power and performance flexibility (poster session).",
                    "Memory system energy (poster session): influence of hardware-software optimizations.",
                    "Energy-efficient code generation for DSP56000 family (poster session).",
                    "Power-optimal encoding for DRAM address bus (poster session).",
                    "Profile-driven code execution for low power dissipation (poster session).",
                    "An asynchronous matrix-vector multiplier for discrete cosine transform.",
                    "Low power techniques and design tradeoffs in adaptive FIR filtering for PRML read channels.",
                    "Energy-efficient 32 \u00d7 32-bit multiplier in tunable near-zero threshold CMOS.",
                    "Tradeoffs and design of an ultra low power UHF transceiver integrated in a standard digital CMOS process.",
                    "An 8mA, 3.8dB NF, 40dB gain CMOS front-end for GPS applications.",
                    "Bias boosting technique for a 1.9GHz class AB RF amplifier.",
                    "Analysis and design of low-phase-noise ring oscillators.",
                    "Reliable low-power design in the presence of deep submicron noise (embedded tutorial session).",
                    "Low power DSP's for wireless communications (embedded tutorial session)."
                ]
            }
        ]
    },
    {
        "year": "1999",
        "name": "ISLPED 1999",
        "info": "San Diego, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/1999",
                "sub_name": "Proceedings of the 1999 International Symposium on Low Power Electronics and Design, 1999, San Diego, California, USA, August 16-17, 1999.",
                "count": 56,
                "papers": [
                    "Low power RF integrated circuits: principles and practice.",
                    "Algorithm and architecture of a 1V low power hearing instrument DSP.",
                    "A shared-bitline SRAM cell architecture for 1-V ultra low-power word-bit configurable macrocells.",
                    "Retractile clock-powered logic.",
                    "Energy-efficient dynamic circuit design in the presence of crosstalk noise.",
                    "Energy-efficient signal processing via algorithmic noise-tolerance.",
                    "Reducing power consumption of turbo code decoder using adaptive iteration with variable supply voltage.",
                    "A low energy architecture for fast PN acquisition.",
                    "Vibration-to-electric energy conversion.",
                    "Variable supply-voltage scheme with 95%-efficiency DC-DC converter for MPEG-4 codec.",
                    "Circuit methods for the integration of low voltage (1.1-1.8V) analog functions on system-on-a-chip IC's in a single-poly CMOS processes.",
                    "Using dynamic cache management techniques to reduce energy in a high-performance processor.",
                    "Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation.",
                    "Energy efficient data transfer and storage organization for a MAP turbo decoder module.",
                    "Mixed-swing quadrail for low power dual-rail domino logic.",
                    "Databus charge recovery: practical considerations.",
                    "Conforming inverted data store for low power memory.",
                    "Ultra-low power digital subthreshold logic circuits.",
                    "Single-phase source-coupled adiabatic logic.",
                    "Global register allocation for minimizing energy consumption.",
                    "Power macro-models for DSP blocks with application to high-level synthesis.",
                    "A completey on-chip voltage regulation technique for low power digital circuits.",
                    "Comparison of class A amplifiers for low-power and low-voltage switched capacitor applications.",
                    "Lower and upper bounds on the switching activity in scheduled data flow graphs.",
                    "Energy-per-cycle estimation at RTL.",
                    "Efficient switching activity computation during high-level synthesis of control-dominated designs.",
                    "Non-stationary effects in trace-driven power analysis.",
                    "Low power synthesis of dual threshold voltage CMOS VLSI circuits.",
                    "Clock distribution using multiple voltages.",
                    "VIP - an input pattern generator for indentifying critical voltage drop for deep sub-micron designs.",
                    "Technology and design challenges for low power and high performance.",
                    "Power scalable processing using distributed arithmetic.",
                    "Challenges in clockgating for a low power ASIC methodology.",
                    "Modeling and automating selection of guarding techniques for datapath elements.",
                    "The design of a low energy FPGA.",
                    "Stochastic modeling of a power-managed system: construction and optimization.",
                    "The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study.",
                    "Selective instruction compression for memory energy reduction in embedded systems.",
                    "Energy-efficient design of battery-powered embedded systems.",
                    "Hysteresis effect in floating-body partially-depleted SOI CMOS domino circuits.",
                    "A 1.2V, 430MHz, 4dBm power amplifier and a 250muW front-end, using a standard digital CMOS process.",
                    "CMOS front-end LNA-mixer of micropower RF wireless systems.",
                    "Differential PLL for wireless applications using differential CMOS LC-VCO and differential charge pump.",
                    "Passive precharge and rippled power logic (PPRPL).",
                    "Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's.",
                    "An architectural solution for the inductive noise problem due to clock-gating.",
                    "An optimization technique for dual-output domino logic.",
                    "Statistically optimized asynchronous barrel shifters for variable length codecs.",
                    "Inverse polarity techniques for high-speed/low-power multipliers.",
                    "Instruction fetch energy reduction using loop caches for embedded applications with small tight loops.",
                    "A methodology for power efficient partitioning of data-dominated algorithm specifications within performance constraints.",
                    "Way-predicting set-associative cache for high performance and low energy consumption.",
                    "Designing power efficient hypermedia processors.",
                    "Dynamic power estimation using the probabilistic contribution measure (PCM).",
                    "Circuit styles and strategies for CMOS VLSI design on SOI.",
                    "System-level power optimization: techniques and tools."
                ]
            }
        ]
    },
    {
        "year": "1998",
        "name": "ISLPED 1998",
        "info": "Monterey, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/1998",
                "sub_name": "Proceedings of the 1998 International Symposium on Low Power Electronics and Design, 1998, Monterey, California, USA, August 10-12, 1998.",
                "count": 64,
                "papers": [
                    "High performance DSPs - what's hot and what's not?",
                    "Low power and low voltage CMOS digital circuit techniques.",
                    "CMOS front end components for micropower RF wireless systems.",
                    "A 1.4-GHz 3-mW CMOS LC low phase noise VCO using tapped bond wire inductances.",
                    "A 3.8-mW 2.5-GHz dual-modulus prescaler in a 0.8 \u00b5m silicon bipolar production technology.",
                    "Towards the capability of providing power-area-delay trade-off at the register transfer level.",
                    "Stream synthesis for efficient power simulation based on spectral transforms.",
                    "Theoretical bounds for switching activity analysis in finite-state machines.",
                    "Low power salient integration mode image sensor with a low voltage mixed-signal readout architecture.",
                    "A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSIs.",
                    "3D CMOS SOL for high performance computing.",
                    "A high speed and low power SOL inverter using active body-bias.",
                    "Power and performance tradeoffs using various caching strategies.",
                    "Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors.",
                    "The simulation and evaluation of dynamic voltage scaling algorithms.",
                    "Optimizing the DRAM refresh count for merged DRAM/logic LSIs.",
                    "Integrated DC/DC converter with digital controller.",
                    "CMOS VCOs for frequency synthesis in wireless biotelemetry.",
                    "The impact of data characteristics and hardware topology on hardware selection for low power DSP.",
                    "Low threshold CMOS circuits with low standby current.",
                    "Minimum supply voltage for bulk Si CMOS GSI.",
                    "0.5V CMOS logic delivering 200 million 8*8 bit multiplications/s at less than 100 fj based on a 50nm T-gate SOI technology.",
                    "Decreasing low-voltage manufacturing-induced delay variations with adaptive mixed-voltage-swing circuits.",
                    "Power-delay tradeoffs for radix-4 and radix-8 dividers.",
                    "Automatic characterization and modeling of power consumption in static RAMs.",
                    "Improving sampling efficiency for system level power estimation.",
                    "Power invariant vector compaction based on bit clustering and temporal partitioning.",
                    "An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors.",
                    "Power calculation and modeling in deep submicron.",
                    "Partial bus-invert coding for power optimization of system level bus.",
                    "The petrol approach to high-level power estimation.",
                    "Power consumption of parallel spread spectrum correlator architectures.",
                    "A low power video processor.",
                    "Power dissipated by CMOS gates driving lossless transmission lines.",
                    "Emerging power management tools for processor design.",
                    "Recent developments in high integration multi-standard CMOS transceivers for personal communication systems.",
                    "Low-energy embedded FPGA structures.",
                    "Low-swing interconnect interface circuits.",
                    "True single-phase energy-recovering logic for low-power, high-speed VLSI.",
                    "System-level power estimation and optimization.",
                    "Memory modeling for system synthesis.",
                    "Monitoring system activity for OS-directed dynamic power management.",
                    "A reconfigurable dual output low power digital PWM power converter.",
                    "Voltage scheduling problem for dynamically variable voltage processors.",
                    "On the optimum design of regulated cascode operational transconductance amplifiers.",
                    "Low power logic synthesis under a general delay model.",
                    "Local transformation techniques for multi-level logiccircuits utilizing circuit symmetries for power reduction.",
                    "A power optimization method considering glitch reduction by gate sizing.",
                    "A unified approach in the analysis of latches and flip-flops for low-power systems.",
                    "Estimation of maximum power supply noise for deep sub-micron designs.",
                    "Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks.",
                    "Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits.",
                    "Decorrelating (DECOR) transformations for low-power adaptive filters.",
                    "The logarithmic number system for strength reduction in adaptive filtering.",
                    "Low power architecture of the soft-output Viterbi algorithm.",
                    "Low power methodology and design techniques for processor design.",
                    "Power distribution in high-performance design.",
                    "Low-power miniaturized information display systems.",
                    "Low-power embedded SRAM macros with current-mode read/write operations.",
                    "A three-port adiabatic register file suitable for embedded applications.",
                    "A low power SRAM using auto-backgate-controlled MT-CMOS.",
                    "Fast high-level power estimation for control-flow intensive design.",
                    "The energy complexity of register files.",
                    "Power exploration for dynamic data types through virtual memory management refinement."
                ]
            }
        ]
    },
    {
        "year": "1997",
        "name": "ISLPED 1997",
        "info": "Monterey, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/1997",
                "sub_name": "Proceedings of the 1997 International Symposium on Low Power Electronics and Design, 1997, Monterey, California, USA, August 18-20, 1997.",
                "count": 65,
                "papers": [
                    "Survey of low power techniques for ROMs.",
                    "High-performance, low-power design techniques for dynamic to static logic interface.",
                    "LVDCSL: low voltage differential current switch logic, a robust low power DCSL family.",
                    "System-level power optimization of special purpose applications: the beach solution.",
                    "Formalized methodology for data reuse exploration in hierarchical memory mappings.",
                    "A low-power design method using multiple supply voltages.",
                    "Minimizing power dissipation of cellular phones.",
                    "A 1V, 5mW, 1.8GHz balanced voltage-controlled oscillator with an integrated resonator.",
                    "Delta Sigma frequency-to-time conversion by triangularly weighted ZC counter.",
                    "A symbolic algorithm for low-power sequential synthesis.",
                    "Low power high level synthesis by increasing data correlation.",
                    "A programmable power-efficient decimation filter for software radios.",
                    "Techniques for low energy software.",
                    "Low power multiplication for FIR filters.",
                    "Low-power H.263 video CoDec dedicated to mobile computing.",
                    "Scheduling for power reduction in a real-time system.",
                    "Engineering change for power optimization using global sensitivity and synthesis flexibility.",
                    "Synthesis of low-power asynchronous circuits in a specified environment.",
                    "Quasi-static energy recovery logic and supply-clock generation circuits.",
                    "A new 4-2 adder and booth selector for low power MAC unit.",
                    "Enhanced prediction of energy losses during adiabatic charging.",
                    "Charge-pump assisted low-power/low-voltage CMOS opamp design.",
                    "A low voltage CMOS current source.",
                    "New stability criteria for the design of low-pass sigma-delta modulators.",
                    "A capacitor-based D/A converter with continuous time output for low-power applications.",
                    "Cycle-accurate macro-models for RT-level power analysis.",
                    "A method of redundant clocking detection and power reduction at RT level design.",
                    "Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP.",
                    "Analytical energy dissipation models for low-power caches.",
                    "A history of low power electronics: how it began and where it's headed.",
                    "Issues and directions in low power design tools: an industrial perspective.",
                    "System-level power estimation and optimization - challenges and perspectives.",
                    "Dynamic algorithm transformation (DAT) for low-power adaptive signal processing.",
                    "Low power motion estimation design using adaptive pixel truncation.",
                    "Low power signal processing architectures for network microsensors.",
                    "K2: an estimator for peak sustainable power of VLSI circuits.",
                    "Switching activity estimation using limited depth reconvergent path analysis.",
                    "Composite sequence compaction for finite-state machines using block entropy and high-order Markov models.",
                    "Reducing TLB power requirements.",
                    "Exploiting the locality of memory references to reduce the address bus energy.",
                    "An extended addressing mode for low power.",
                    "Minimizing energy dissipation in high-speed multipliers.",
                    "A one division per clock pipelined division architecture based on LAPR (lookahead of partial-remainder) for low-power ECC applications.",
                    "Power reduction techniques for a spread spectrum based correlator.",
                    "A sequential procedure for average power analysis of sequential circuits.",
                    "Energy delay measures of barrel switch architectures for pre-alignment of floating point operands for addition.",
                    "Analysis of power consumption in memory hierarchies.",
                    "The impact of SOI MOSFETs on low power digital circuits.",
                    "On the power dissipation in dynamic threshold silicon-on-insulator CMOS inverter.",
                    "Analogue LSI RF switch and beamforming matrixes for communications satellites.",
                    "Low power architecture for high speed infrared wireless communication system.",
                    "Low power data processing by elimination of redundant computations.",
                    "An object code compression approach to embedded processors.",
                    "Low power multiplexer decomposition.",
                    "Node normalization and decomposition in low power technology mapping.",
                    "A gate resizing technique for high reduction in power consumption.",
                    "Re-mapping for low power under tight timing constraints.",
                    "Low power design without compromise (panel).",
                    "SOI CMOS as a mainstream low power technology: a critical assessment.",
                    "Fully depleted CMOS/SOI device design guidelines for low power applications.",
                    "Hybrid dual-threshold design techniques for high-performance processors with low-power features.",
                    "Device and technology optimizations for low power design in deep sub-micron regime.",
                    "Supply and threshold voltage optimization for low power design.",
                    "Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results.",
                    "AC-1: a clock-powered microprocessor."
                ]
            }
        ]
    },
    {
        "year": "1996",
        "name": "ISLPED 1996",
        "info": "Monterey, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/1996",
                "sub_name": "Proceedings of the 1996 International Symposium on Low Power Electronics and Design, 1996, Monterey, California, USA, August 12-14, 1996.",
                "count": 73,
                "papers": [
                    "The design of a high performance low power microprocessor.",
                    "Low power systems for wireless microsensors.",
                    "A low power architecture for wireless multimedia systems: lessons learned from building a power hog.",
                    "High-level power estimation.",
                    "A power metric for mobile systems.",
                    "Lower bounds on power dissipation for DSP algorithms.",
                    "A 0.5V/100 MHz over-VCC grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes.",
                    "Energy recovery for the design of high-speed, low-power static RAMs.",
                    "A 1-V 1-Mb SRAM for portable equipment.",
                    "A novel methodology for transistor-level power estimation.",
                    "Statistical estimation of average power dissipation in CMOS VLSI circuits using nonparametric techniques.",
                    "Switching activity analysis for sequential circuits using Boolean approximation method.",
                    "Transition reduction in carry-save adder trees.",
                    "250-600 Mhz 12b digital filters in 0.8-0.25um Bulk and SOI CMOS technologies.",
                    "A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element.",
                    "Design techniques for high performance, energy efficient control logic.",
                    "Energy-recovery CMOS for highly pipelined DSP designs.",
                    "Gate-level current waveform simulation of CMOS integrated circuits.",
                    "Effects of correlations on accuracy of power analysis - an experimental study.",
                    "Basic experimentation on accuracy of power estimation for CMOS VLSI circuits.",
                    "Simulation based architectural power estimation for PLA-based controllers.",
                    "Short circuit power consumption of glitches.",
                    "A graded-channel MOS (GCMOS) VLSI technology for low power DSP applications.",
                    "Fabrication and performance of mesa interconnect.",
                    "Floating body effects in partially-depleted SOI CMOS circuits.",
                    "An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits.",
                    "Concurrency-oriented optimization for low-power asynchronous systems.",
                    "Energy minimization using multiple supply voltages.",
                    "Symbolic computation of logic implications for technology-dependent low-power synthesis.",
                    "Integrated resynthesis for low power.",
                    "Which has greater potential power impact: high-level design and algorithms or innovative low power technology? (panel).",
                    "How to design low-power digital cellular phones.",
                    "What is the state of the art in commercial EDA tools for low power?",
                    "Accurate evaluation of CMOS short-circuit power dissipation for short-channel devices.",
                    "Circuit techniques for low-power CMOS GSI.",
                    "Device design for low power electronics with accurate deep submicrometer LDD-MOSFET models.",
                    "Energy delay analysis of partial product reduction methods for parallel multiplier implementation.",
                    "Low-power radix-4 divider.",
                    "Power comparisons for barrel shifters.",
                    "Interlaced accumulation programming for low power DSP.",
                    "Low-power adaptive filter architectures via strength reduction.",
                    "Leap frog multiplier.",
                    "Manufacturability of low power CMOS technology solutions.",
                    "Effects of random MOSFET parameter fluctuations on total power consumption.",
                    "The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits.",
                    "12-b 125 MSPS CMOS D/A designed for spectral performance.",
                    "Implementation of a micro power 15-bit \"floating-point\" A/D converter.",
                    "Micro power \"relative precision\" 13 bits cyclic RSD A/D converter.",
                    "Fixed-phase retiming for low power design.",
                    "Clock skew optimization for peak current reduction.",
                    "Simultaneous buffer and wire sizing for performance and power optimization.",
                    "A low power high performance switched-current multiplier.",
                    "Low-power frequency multiplier with one cycle lock-in time and 100ppm frequency resolution, for system power-management.",
                    "A 1.5V class AB output buffer.",
                    "Low-power mapping of behavioral arrays to multiple memories.",
                    "Logic synthesis using power-sensitive don't care sets.",
                    "Gate-level synthesis for low-power using new transformations.",
                    "Controller re-specification to minimize switching activity in controller/data path circuits.",
                    "A 200 \u00b5A, 78 MHz CMOS crystal-oscillator digitally trimmable to 0.3 ppm.",
                    "Substrate noise influence on circuit performance in variable threshold-voltage scheme.",
                    "A low power switching power supply for self-clocked systems.",
                    "Design of a programmable temperature monitoring device for tagging small fish.",
                    "Entropic bounds on FSM switching.",
                    "High-level power estimation and the area complexity of Boolean functions.",
                    "Two dimensional codes for low power.",
                    "Low power, testable dual edge triggered flip-flops.",
                    "Data driven signal processing: an approach for energy efficient computing.",
                    "Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer.",
                    "Power exploration for data dominated video applications.",
                    "Practical performance/power alternatives within an existing CMOS technology generation.",
                    "A dynamic energy recycling logic family for ultra-low-power gigascale integration (GSI).",
                    "Comparison of high speed voltage-scaled conventional and adiabatic circuits.",
                    "Static power driven voltage scaling and delay driven buffer sizing in mixed swing QuadRail for sub-1V I/O swings."
                ]
            }
        ]
    },
    {
        "year": "1995",
        "name": "ISLPD 1995",
        "info": "Dana Point, California, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/islped/1995",
                "sub_name": "Proceedings of the 1995 International Symposium on Low Power Design 1995, Dana Point, California, USA, April 23-26, 1995.",
                "count": 40,
                "papers": [
                    "The CAD challenges of designing low power, high performance VLSI system.",
                    "Clustered voltage scaling technique for low-power design.",
                    "Variable voltage scheduling.",
                    "Unifying carry-sum and signed-digital number representations for low power.",
                    "Transformation and synthesis of FSMs for low-power gated-clock implementation.",
                    "A multiple clocking scheme for low power RTL design.",
                    "Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programs.",
                    "Estimation of energy consumption in speed-independent control circuits.",
                    "Energy optimization of multi-level processor cache architectures.",
                    "Transforming set data types to power optimal data structures.",
                    "Reducing the frequency of tag compares for low power I-cache design.",
                    "Cache design trade-offs for power and performance optimization: a case study.",
                    "Simultaneous scheduling and binding for power minimization during microarchitecture synthesis.",
                    "Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers.",
                    "Information theoretic measures of energy consumption at register transfer level.",
                    "Towards a high-level power estimation capability.",
                    "Activity-sensitive architectural power analysis for the control path.",
                    "High-level synthesis techniques for reducing the activity of functional units.",
                    "The design and implementation of PowerMill.",
                    "CMOS dynamic power estimation based on collapsible current source transistor modeling.",
                    "Logic design for low-voltage/low-power CMOS circuits.",
                    "Analysis of glitch power dissipation in CMOS ICs.",
                    "Explicit evaluation of short circuit power dissipation for CMOS logic structures.",
                    "Techniques for fast circuit simulation applied to power estimation of CMOS circuits.",
                    "High-throughput and low-power DSP using clocked-CMOS circuitry.",
                    "Low delay-power product CMOS design using one-hot residue coding.",
                    "Low power and EMI, high frequency, crystal oscillator.",
                    "Power and area optimization by reorganizing CMOS complex gate circuits.",
                    "Transistor reordering for low power CMOS gates using an SP-BDD representation.",
                    "Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint.",
                    "Re-encoding for low power state assignment of FSMs.",
                    "Optimization of power dissipation and skew sensitivity in clock buffer synthesis.",
                    "Charge recovery on a databus.",
                    "2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits.",
                    "Electroid-oriented adiabatic switching circuits.",
                    "Ultra-low-power analog associative memory core using flash-EEPROM-based programmable capacitors.",
                    "Low voltage analog circuits using standard CMOS technology.",
                    "Determining accuracy bounds for simulation-based switching activity estimation.",
                    "Guarded evaluation: pushing power management to logic synthesis/design.",
                    "An estimation technique to guide low power resynthesis algorithms."
                ]
            }
        ]
    }
]