
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1

# Written on Tue Aug 11 18:54:12 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                225.5 MHz     4.435         system       system_clkgroup           0    
                                                                                                                        
0 -       gw_gao|control0_inferred_clock[0]     169.5 MHz     5.898         inferred     Autoconstr_clkgroup_1     257  
                                                                                                                        
0 -       gw_gao|I_phy1_rxc_c                   216.1 MHz     4.627         inferred     Autoconstr_clkgroup_0     62   
========================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                       Clock Pin                                          Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                          Seq Example                                        Seq Example       Comb Example                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                0         -                            -                                                  -                 -                             
                                                                                                                                                                                
gw_gao|control0_inferred_clock[0]     257       u_gw_jtag.tck_o(GW_JTAG)     u_la0_top.data_register[36:0].C                    -                 u_icon_top.un1_tck_i.I[0](inv)
                                                                                                                                                                                
gw_gao|I_phy1_rxc_c                   62        I_phy1_rxc_c(port)           u_la0_top.internal_reg_force_triger_syn[1:0].C     -                 u_la0_top.clk_ao.I[0](keepbuf)
================================================================================================================================================================================
