GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv'
Compiling module 'decodificador'("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":122)
Compiling module 'blinky'("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":4)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":14)
Compiling module 'contador'("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":19)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":23)
Compiling module 'decoder'("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":28)
Compiling module 'nega'("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":116)
NOTE  (EX0101) : Current top module is "decodificador"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "decoder" instantiated to "dec" is swept in optimizing("C:\git programing projects\SysVerilog\essentials_gates\src\decoder.sv":130)
[95%] Generate netlist file "C:\git programing projects\SysVerilog\essentials_gates\impl\gwsynthesis\essentials_gates.vg" completed
[100%] Generate report file "C:\git programing projects\SysVerilog\essentials_gates\impl\gwsynthesis\essentials_gates_syn.rpt.html" completed
GowinSynthesis finish
