// Seed: 3479547954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_6;
  assign id_3 = id_3;
  wire id_7;
  always begin : LABEL_0
    begin : LABEL_0
      if ((id_2 - -1))
        if (1'd0) id_1 = id_2;
        else;
    end
  end
  assign id_1 = id_6;
  assign id_6 = {1{!id_5}};
  wire id_8;
endmodule
module module_1 ();
  wire id_1, id_2, id_3;
  tri0 id_4, id_5 = 1;
  wand id_6 = id_2 | id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
