// Seed: 440413322
module module_0;
  wire id_1;
  id_3(
      .id_0(id_1), .id_1(id_2)
  );
  logic [7:0] id_4;
  assign id_4[1 : 1] = "";
  integer id_5 (.id_0(id_4[1 : ""]));
endmodule
macromodule module_1 (
    input wand id_0,
    output wire id_1,
    output wand id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    output tri id_9
);
  wire id_11;
  wire id_12;
  module_0();
endmodule
