Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jan 18 15:57:41 2026
| Host         : LAPTOP-QE4DJ8SO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Loopback_Top_timing_summary_routed.rpt -pb UART_Loopback_Top_timing_summary_routed.pb -rpx UART_Loopback_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Loopback_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.864        0.000                      0                  388        0.106        0.000                      0                  388        4.500        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.864        0.000                      0                  388        0.106        0.000                      0                  388        4.500        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.507ns (26.174%)  route 4.251ns (73.826%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.941     8.872    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.332     9.204 f  inst_ds18s20/FSM_sequential_state[3]_i_12/O
                         net (fo=9, routed)           0.900    10.104    inst_ds18s20/FSM_sequential_state[3]_i_12_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.150    10.254 r  inst_ds18s20/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.154    10.408    inst_ds18s20/FSM_sequential_state[3]_i_7_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I5_O)        0.326    10.734 r  inst_ds18s20/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.352    11.086    inst_ds18s20/FSM_sequential_state[3]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.589    15.011    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    14.951    inst_ds18s20/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.507ns (26.174%)  route 4.251ns (73.826%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.941     8.872    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.332     9.204 f  inst_ds18s20/FSM_sequential_state[3]_i_12/O
                         net (fo=9, routed)           0.900    10.104    inst_ds18s20/FSM_sequential_state[3]_i_12_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.150    10.254 r  inst_ds18s20/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.154    10.408    inst_ds18s20/FSM_sequential_state[3]_i_7_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I5_O)        0.326    10.734 r  inst_ds18s20/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.352    11.086    inst_ds18s20/FSM_sequential_state[3]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.589    15.011    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    14.951    inst_ds18s20/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.507ns (26.174%)  route 4.251ns (73.826%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.941     8.872    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.332     9.204 f  inst_ds18s20/FSM_sequential_state[3]_i_12/O
                         net (fo=9, routed)           0.900    10.104    inst_ds18s20/FSM_sequential_state[3]_i_12_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.150    10.254 r  inst_ds18s20/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.154    10.408    inst_ds18s20/FSM_sequential_state[3]_i_7_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I5_O)        0.326    10.734 r  inst_ds18s20/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.352    11.086    inst_ds18s20/FSM_sequential_state[3]_i_2_n_0
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.589    15.011    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y106         FDRE (Setup_fdre_C_CE)      -0.205    14.951    inst_ds18s20/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.507ns (26.174%)  route 4.251ns (73.826%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.941     8.872    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.332     9.204 f  inst_ds18s20/FSM_sequential_state[3]_i_12/O
                         net (fo=9, routed)           0.900    10.104    inst_ds18s20/FSM_sequential_state[3]_i_12_n_0
    SLICE_X7Y106         LUT5 (Prop_lut5_I0_O)        0.150    10.254 r  inst_ds18s20/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.154    10.408    inst_ds18s20/FSM_sequential_state[3]_i_7_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I5_O)        0.326    10.734 r  inst_ds18s20/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.352    11.086    inst_ds18s20/FSM_sequential_state[3]_i_2_n_0
    SLICE_X2Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.589    15.011    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y106         FDRE (Setup_fdre_C_CE)      -0.169    14.987    inst_ds18s20/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_msb_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.275ns (23.664%)  route 4.113ns (76.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.588     8.519    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.332     8.851 r  inst_ds18s20/FSM_sequential_state[3]_i_8/O
                         net (fo=4, routed)           0.642     9.493    inst_ds18s20/FSM_sequential_state[3]_i_8_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.617 f  inst_ds18s20/temp_lsb[7]_i_2/O
                         net (fo=2, routed)           0.404    10.021    inst_ds18s20/temp_lsb[7]_i_2_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.120    10.141 r  inst_ds18s20/temp_msb[7]_i_1/O
                         net (fo=8, routed)           0.575    10.717    inst_ds18s20/temp_msb[7]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507    14.929    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[5]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.372    14.702    inst_ds18s20/temp_msb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_msb_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.275ns (23.664%)  route 4.113ns (76.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.588     8.519    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.332     8.851 r  inst_ds18s20/FSM_sequential_state[3]_i_8/O
                         net (fo=4, routed)           0.642     9.493    inst_ds18s20/FSM_sequential_state[3]_i_8_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.617 f  inst_ds18s20/temp_lsb[7]_i_2/O
                         net (fo=2, routed)           0.404    10.021    inst_ds18s20/temp_lsb[7]_i_2_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.120    10.141 r  inst_ds18s20/temp_msb[7]_i_1/O
                         net (fo=8, routed)           0.575    10.717    inst_ds18s20/temp_msb[7]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507    14.929    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[6]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.372    14.702    inst_ds18s20/temp_msb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_msb_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.275ns (23.664%)  route 4.113ns (76.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.588     8.519    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.332     8.851 r  inst_ds18s20/FSM_sequential_state[3]_i_8/O
                         net (fo=4, routed)           0.642     9.493    inst_ds18s20/FSM_sequential_state[3]_i_8_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.617 f  inst_ds18s20/temp_lsb[7]_i_2/O
                         net (fo=2, routed)           0.404    10.021    inst_ds18s20/temp_lsb[7]_i_2_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.120    10.141 r  inst_ds18s20/temp_msb[7]_i_1/O
                         net (fo=8, routed)           0.575    10.717    inst_ds18s20/temp_msb[7]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507    14.929    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[7]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.372    14.702    inst_ds18s20/temp_msb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_lsb_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.279ns (23.061%)  route 4.267ns (76.939%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.588     8.519    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.332     8.851 r  inst_ds18s20/FSM_sequential_state[3]_i_8/O
                         net (fo=4, routed)           0.642     9.493    inst_ds18s20/FSM_sequential_state[3]_i_8_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.617 f  inst_ds18s20/temp_lsb[7]_i_2/O
                         net (fo=2, routed)           0.404    10.021    inst_ds18s20/temp_lsb[7]_i_2_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.124    10.145 r  inst_ds18s20/temp_lsb[7]_i_1/O
                         net (fo=8, routed)           0.729    10.875    inst_ds18s20/temp_lsb[7]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  inst_ds18s20/temp_lsb_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.507    14.929    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  inst_ds18s20/temp_lsb_reg[5]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X9Y108         FDRE (Setup_fdre_C_CE)      -0.205    14.869    inst_ds18s20/temp_lsb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_lsb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.279ns (23.065%)  route 4.266ns (76.935%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.588     8.519    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.332     8.851 r  inst_ds18s20/FSM_sequential_state[3]_i_8/O
                         net (fo=4, routed)           0.642     9.493    inst_ds18s20/FSM_sequential_state[3]_i_8_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.617 f  inst_ds18s20/temp_lsb[7]_i_2/O
                         net (fo=2, routed)           0.404    10.021    inst_ds18s20/temp_lsb[7]_i_2_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.124    10.145 r  inst_ds18s20/temp_lsb[7]_i_1/O
                         net (fo=8, routed)           0.729    10.874    inst_ds18s20/temp_lsb[7]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  inst_ds18s20/temp_lsb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.508    14.930    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  inst_ds18s20/temp_lsb_reg[1]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X9Y106         FDRE (Setup_fdre_C_CE)      -0.205    14.870    inst_ds18s20/temp_lsb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 inst_ds18s20/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_lsb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.279ns (23.065%)  route 4.266ns (76.935%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.726     5.329    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  inst_ds18s20/cnt_reg[0]/Q
                         net (fo=6, routed)           1.334     7.119    inst_ds18s20/cnt_reg_n_0_[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.243 r  inst_ds18s20/FSM_sequential_state[3]_i_36/O
                         net (fo=1, routed)           0.570     7.812    inst_ds18s20/FSM_sequential_state[3]_i_36_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I4_O)        0.119     7.931 f  inst_ds18s20/FSM_sequential_state[3]_i_18/O
                         net (fo=2, routed)           0.588     8.519    inst_ds18s20/FSM_sequential_state[3]_i_18_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.332     8.851 r  inst_ds18s20/FSM_sequential_state[3]_i_8/O
                         net (fo=4, routed)           0.642     9.493    inst_ds18s20/FSM_sequential_state[3]_i_8_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.617 f  inst_ds18s20/temp_lsb[7]_i_2/O
                         net (fo=2, routed)           0.404    10.021    inst_ds18s20/temp_lsb[7]_i_2_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.124    10.145 r  inst_ds18s20/temp_lsb[7]_i_1/O
                         net (fo=8, routed)           0.729    10.874    inst_ds18s20/temp_lsb[7]_i_1_n_0
    SLICE_X9Y106         FDRE                                         r  inst_ds18s20/temp_lsb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.508    14.930    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  inst_ds18s20/temp_lsb_reg[3]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X9Y106         FDRE (Setup_fdre_C_CE)      -0.205    14.870    inst_ds18s20/temp_lsb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst_temp_to_ascii/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temp_to_ascii/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  inst_temp_to_ascii/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  inst_temp_to_ascii/next_state_reg[2]/Q
                         net (fo=1, routed)           0.054     1.684    inst_temp_to_ascii/next_state_reg_n_0_[2]
    SLICE_X10Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.729 r  inst_temp_to_ascii/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.729    inst_temp_to_ascii/current_state[2]
    SLICE_X10Y103        FDCE                                         r  inst_temp_to_ascii/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X10Y103        FDCE                                         r  inst_temp_to_ascii/current_state_reg[2]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.121     1.622    inst_temp_to_ascii/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_temp_to_ascii/digit_tens_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temp_to_ascii/r_uart_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  inst_temp_to_ascii/digit_tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  inst_temp_to_ascii/digit_tens_reg[3]/Q
                         net (fo=1, routed)           0.050     1.703    inst_temp_to_ascii/data2[3]
    SLICE_X11Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  inst_temp_to_ascii/r_uart_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    inst_temp_to_ascii/r_uart_data[3]
    SLICE_X11Y104        FDCE                                         r  inst_temp_to_ascii/r_uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X11Y104        FDCE                                         r  inst_temp_to_ascii/r_uart_data_reg[3]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X11Y104        FDCE (Hold_fdce_C_D)         0.092     1.593    inst_temp_to_ascii/r_uart_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_temp_to_ascii/is_negative_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temp_to_ascii/r_uart_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  inst_temp_to_ascii/is_negative_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  inst_temp_to_ascii/is_negative_reg/Q
                         net (fo=2, routed)           0.060     1.713    inst_temp_to_ascii/is_negative
    SLICE_X11Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  inst_temp_to_ascii/r_uart_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    inst_temp_to_ascii/r_uart_data[2]
    SLICE_X11Y105        FDCE                                         r  inst_temp_to_ascii/r_uart_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X11Y105        FDCE                                         r  inst_temp_to_ascii/r_uart_data_reg[2]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X11Y105        FDCE (Hold_fdce_C_D)         0.092     1.593    inst_temp_to_ascii/r_uart_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_ds18s20/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.206%)  route 0.136ns (41.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.517    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  inst_ds18s20/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.136     1.794    inst_ds18s20/state__0[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.048     1.842 r  inst_ds18s20/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    inst_ds18s20/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.871     2.036    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  inst_ds18s20/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.133     1.663    inst_ds18s20/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_ds18s20/temp_lsb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_raw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  inst_ds18s20/temp_lsb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  inst_ds18s20/temp_lsb_reg[7]/Q
                         net (fo=1, routed)           0.112     1.741    inst_ds18s20/temp_lsb__0[7]
    SLICE_X8Y106         FDRE                                         r  inst_ds18s20/temp_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  inst_ds18s20/temp_raw_reg[7]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.060     1.561    inst_ds18s20/temp_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_ds18s20/temp_raw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temp_to_ascii/int_part_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  inst_ds18s20/temp_raw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  inst_ds18s20/temp_raw_reg[3]/Q
                         net (fo=2, routed)           0.115     1.768    inst_ds18s20/w_temp_raw[3]
    SLICE_X8Y105         LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  inst_ds18s20/int_part[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    inst_temp_to_ascii/D[2]
    SLICE_X8Y105         FDRE                                         r  inst_temp_to_ascii/int_part_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inst_temp_to_ascii/int_part_reg[2]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.121     1.625    inst_temp_to_ascii/int_part_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 inst_ds18s20/temp_raw_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temp_to_ascii/int_part_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  inst_ds18s20/temp_raw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  inst_ds18s20/temp_raw_reg[4]/Q
                         net (fo=2, routed)           0.119     1.772    inst_ds18s20/w_temp_raw[4]
    SLICE_X8Y105         LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  inst_ds18s20/int_part[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    inst_temp_to_ascii/D[3]
    SLICE_X8Y105         FDRE                                         r  inst_temp_to_ascii/int_part_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inst_temp_to_ascii/int_part_reg[3]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.120     1.624    inst_temp_to_ascii/int_part_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 inst_temp_to_ascii/int_part_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temp_to_ascii/digit_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.083%)  route 0.122ns (36.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.488    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  inst_temp_to_ascii/int_part_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  inst_temp_to_ascii/int_part_reg[1]/Q
                         net (fo=4, routed)           0.122     1.775    inst_temp_to_ascii/int_part[1]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  inst_temp_to_ascii/digit_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    inst_temp_to_ascii/digit_ones[2]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  inst_temp_to_ascii/digit_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.005    inst_temp_to_ascii/i_clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  inst_temp_to_ascii/digit_ones_reg[2]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.120     1.624    inst_temp_to_ascii/digit_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_uart_rx_BLE/r_rx_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_uart_rx_BLE/r_rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.305%)  route 0.150ns (44.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.594     1.513    inst_uart_rx_BLE/i_clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  inst_uart_rx_BLE/r_rx_bit_reg/Q
                         net (fo=12, routed)          0.150     1.805    inst_uart_rx_BLE/r_rx_bit
    SLICE_X6Y112         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  inst_uart_rx_BLE/r_rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    inst_uart_rx_BLE/r_rx_data[3]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.029    inst_uart_rx_BLE/i_clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_data_reg[3]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     1.649    inst_uart_rx_BLE/r_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_ds18s20/temp_msb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ds18s20/temp_raw_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.487    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  inst_ds18s20/temp_msb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  inst_ds18s20/temp_msb_reg[5]/Q
                         net (fo=1, routed)           0.112     1.763    inst_ds18s20/temp_msb__0[5]
    SLICE_X8Y108         FDRE                                         r  inst_ds18s20/temp_raw_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.004    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  inst_ds18s20/temp_raw_reg[13]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.059     1.562    inst_ds18s20/temp_raw_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y106    inst_ds18s20/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    inst_ds18s20/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    inst_ds18s20/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    inst_ds18s20/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    inst_ds18s20/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    inst_ds18s20/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    FSM_sequential_current_cmd_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    inst_ds18s20/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y106    inst_ds18s20/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    inst_ds18s20/FSM_sequential_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_uart_tx_PC/o_tx_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_pc_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.011ns (47.432%)  route 4.446ns (52.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.703     5.305    inst_uart_tx_PC/i_clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  inst_uart_tx_PC/o_tx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDPE (Prop_fdpe_C_Q)         0.456     5.761 r  inst_uart_tx_PC/o_tx_bit_reg/Q
                         net (fo=1, routed)           4.446    10.207    o_pc_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.762 r  o_pc_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.762    o_pc_tx
    D4                                                                r  o_pc_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_uart_tx_BLE/o_tx_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_bt_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 4.066ns (65.532%)  route 2.139ns (34.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.629     5.231    inst_uart_tx_BLE/i_clk_IBUF_BUFG
    SLICE_X12Y107        FDPE                                         r  inst_uart_tx_BLE/o_tx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDPE (Prop_fdpe_C_Q)         0.518     5.749 r  inst_uart_tx_BLE/o_tx_bit_reg/Q
                         net (fo=1, routed)           2.139     7.888    o_bt_tx_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548    11.436 r  o_bt_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.436    o_bt_tx
    E18                                                               r  o_bt_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ds18s20/dq_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_DQ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.773ns  (logic 4.098ns (70.987%)  route 1.675ns (29.013%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.708     5.310    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  inst_ds18s20/dq_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518     5.828 f  inst_ds18s20/dq_oe_reg/Q
                         net (fo=2, routed)           1.675     7.503    TMP_DQ_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.580    11.084 r  TMP_DQ_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.084    TMP_DQ
    C17                                                               r  TMP_DQ (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ds18s20/dq_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_DQ
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.988ns (61.983%)  route 0.606ns (38.017%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.597     1.516    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  inst_ds18s20/dq_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  inst_ds18s20/dq_oe_reg/Q
                         net (fo=2, routed)           0.606     2.286    TMP_DQ_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.110 r  TMP_DQ_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.110    TMP_DQ
    C17                                                               r  TMP_DQ (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_uart_tx_BLE/o_tx_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_bt_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.413ns (71.266%)  route 0.570ns (28.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.487    inst_uart_tx_BLE/i_clk_IBUF_BUFG
    SLICE_X12Y107        FDPE                                         r  inst_uart_tx_BLE/o_tx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  inst_uart_tx_BLE/o_tx_bit_reg/Q
                         net (fo=1, routed)           0.570     2.221    o_bt_tx_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.470 r  o_bt_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.470    o_bt_tx
    E18                                                               r  o_bt_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_uart_tx_PC/o_tx_bit_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_pc_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.397ns (45.157%)  route 1.697ns (54.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.512    inst_uart_tx_PC/i_clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  inst_uart_tx_PC/o_tx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  inst_uart_tx_PC/o_tx_bit_reg/Q
                         net (fo=1, routed)           1.697     3.350    o_pc_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.606 r  o_pc_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.606    o_pc_tx
    D4                                                                r  o_pc_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.659ns (20.529%)  route 6.422ns (79.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.567     8.081    inst_ds18s20/AR[0]
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.590     5.012    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[10]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.659ns (20.529%)  route 6.422ns (79.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.567     8.081    inst_ds18s20/AR[0]
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.590     5.012    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[11]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.659ns (20.529%)  route 6.422ns (79.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.567     8.081    inst_ds18s20/AR[0]
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.590     5.012    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[12]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.659ns (20.529%)  route 6.422ns (79.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.567     8.081    inst_ds18s20/AR[0]
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.590     5.012    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[13]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.659ns (20.529%)  route 6.422ns (79.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.567     8.081    inst_ds18s20/AR[0]
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.590     5.012    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[6]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.659ns (20.529%)  route 6.422ns (79.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.567     8.081    inst_ds18s20/AR[0]
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.590     5.012    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  inst_ds18s20/cnt_reg[9]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.659ns (21.732%)  route 5.975ns (78.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.120     7.634    inst_ds18s20/AR[0]
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.606     5.029    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[0]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.659ns (21.732%)  route 5.975ns (78.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.120     7.634    inst_ds18s20/AR[0]
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.606     5.029    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[1]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.659ns (21.732%)  route 5.975ns (78.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.120     7.634    inst_ds18s20/AR[0]
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.606     5.029    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[2]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_ds18s20/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 1.659ns (21.732%)  route 5.975ns (78.268%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.855     5.362    inst_ds18s20/i_rst_n_IBUF
    SLICE_X10Y105        LUT1 (Prop_lut1_I0_O)        0.152     5.514 r  inst_ds18s20/FSM_sequential_state[3]_i_1/O
                         net (fo=92, routed)          2.120     7.634    inst_ds18s20/AR[0]
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.606     5.029    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  inst_ds18s20/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_bt_rx
                            (input port)
  Destination:            inst_uart_rx_BLE/r_rx_bit_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.234ns (39.832%)  route 0.354ns (60.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  i_bt_rx (IN)
                         net (fo=0)                   0.000     0.000    i_bt_rx
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  i_bt_rx_IBUF_inst/O
                         net (fo=1, routed)           0.354     0.588    inst_uart_rx_BLE/i_rx_bit
    SLICE_X0Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_bit_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.032    inst_uart_rx_BLE/i_clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_bit_meta_reg/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.439ns (42.073%)  route 0.604ns (57.927%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.390     0.668    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X5Y107         LUT4 (Prop_lut4_I2_O)        0.049     0.717 r  inst_ds18s20/shiftreg[5]_i_2/O
                         net (fo=3, routed)           0.214     0.931    inst_ds18s20/shiftreg[5]_i_2_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.112     1.043 r  inst_ds18s20/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.043    inst_ds18s20/shiftreg[5]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  inst_ds18s20/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.032    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  inst_ds18s20/shiftreg_reg[5]/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.368ns (33.864%)  route 0.718ns (66.136%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.390     0.668    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X5Y107         LUT4 (Prop_lut4_I0_O)        0.045     0.713 r  inst_ds18s20/shiftreg[0]_i_2/O
                         net (fo=1, routed)           0.328     1.041    inst_ds18s20/shiftreg[0]_i_2_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.086 r  inst_ds18s20/shiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.086    inst_ds18s20/shiftreg[0]_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  inst_ds18s20/shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.032    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X6Y107         FDRE                                         r  inst_ds18s20/shiftreg_reg[0]/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.439ns (39.038%)  route 0.685ns (60.962%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.390     0.668    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X5Y107         LUT4 (Prop_lut4_I2_O)        0.049     0.717 r  inst_ds18s20/shiftreg[5]_i_2/O
                         net (fo=3, routed)           0.295     1.012    inst_ds18s20/shiftreg[5]_i_2_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.112     1.124 r  inst_ds18s20/shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.124    inst_ds18s20/shiftreg[1]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  inst_ds18s20/shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.033    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  inst_ds18s20/shiftreg_reg[1]/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.368ns (32.025%)  route 0.781ns (67.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.646     0.923    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X5Y105         LUT4 (Prop_lut4_I1_O)        0.045     0.968 r  inst_ds18s20/shiftreg[2]_i_2/O
                         net (fo=1, routed)           0.135     1.103    inst_ds18s20/shiftreg[2]_i_2_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.148 r  inst_ds18s20/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.148    inst_ds18s20/shiftreg[2]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  inst_ds18s20/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.033    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  inst_ds18s20/shiftreg_reg[2]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_uart_rx_BLE/r_rx_bit_meta_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.275ns (23.865%)  route 0.876ns (76.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          0.876     1.151    inst_uart_rx_BLE/i_rst_n_IBUF
    SLICE_X0Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_bit_meta_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.032    inst_uart_rx_BLE/i_clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  inst_uart_rx_BLE/r_rx_bit_meta_reg/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            inst_uart_tx_PC/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.320ns (27.152%)  route 0.857ns (72.848%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_rst_n_IBUF_inst/O
                         net (fo=30, routed)          0.857     1.132    inst_uart_tx_PC/i_rst_n_IBUF
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.045     1.177 r  inst_uart_tx_PC/clk_count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.177    inst_uart_tx_PC/clk_count[0]_i_1__1_n_0
    SLICE_X3Y113         FDRE                                         r  inst_uart_tx_PC/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.866     2.031    inst_uart_tx_PC/i_clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  inst_uart_tx_PC/clk_count_reg[0]/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.439ns (37.086%)  route 0.744ns (62.914%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.390     0.668    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X5Y107         LUT4 (Prop_lut4_I2_O)        0.049     0.717 r  inst_ds18s20/shiftreg[5]_i_2/O
                         net (fo=3, routed)           0.354     1.071    inst_ds18s20/shiftreg[5]_i_2_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I0_O)        0.112     1.183 r  inst_ds18s20/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.183    inst_ds18s20/shiftreg[4]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  inst_ds18s20/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.033    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  inst_ds18s20/shiftreg_reg[4]/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.433ns (33.936%)  route 0.842ns (66.064%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.646     0.923    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.043     0.966 r  inst_ds18s20/shiftreg[7]_i_2/O
                         net (fo=2, routed)           0.197     1.163    inst_ds18s20/shiftreg[7]_i_2_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.112     1.275 r  inst_ds18s20/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.275    inst_ds18s20/shiftreg[7]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  inst_ds18s20/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.033    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  inst_ds18s20/shiftreg_reg[7]/C

Slack:                    inf
  Source:                 TMP_DQ
                            (input port)
  Destination:            inst_ds18s20/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.435ns (32.439%)  route 0.905ns (67.561%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  TMP_DQ (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMP_DQ_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  TMP_DQ_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.567     0.844    inst_ds18s20/TMP_DQ_IBUF
    SLICE_X3Y106         LUT4 (Prop_lut4_I1_O)        0.045     0.889 r  inst_ds18s20/shiftreg[6]_i_2/O
                         net (fo=1, routed)           0.339     1.228    inst_ds18s20/shiftreg[6]_i_2_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.112     1.340 r  inst_ds18s20/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.340    inst_ds18s20/shiftreg[6]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  inst_ds18s20/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.033    inst_ds18s20/i_clk_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  inst_ds18s20/shiftreg_reg[6]/C





