Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/VHDL/lab2/var12_test_isim_beh.exe -prj C:/VHDL/lab2/var12_test_beh.prj work.var12_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/VHDL/lab2/or_2.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/my_not.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/and_3.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/and_2.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/var12_struct.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/var12_beh.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/var12.vhd" into library work
Parsing VHDL file "C:/VHDL/lab2/var12_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity var12_beh [var12_beh_default]
Compiling architecture behavioral of entity my_not [my_not_default]
Compiling architecture behavioral of entity and_2 [and_2_default]
Compiling architecture behavioral of entity and_3 [and_3_default]
Compiling architecture behavioral of entity or_2 [or_2_default]
Compiling architecture behavioral of entity var12_struct [var12_struct_default]
Compiling architecture behavioral of entity var12 [var12_default]
Compiling architecture behavior of entity var12_test
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/VHDL/lab2/var12_test_isim_beh.exe
Fuse Memory Usage: 30424 KB
Fuse CPU Usage: 515 ms
