Release 14.7 Drc P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Sep 02 17:20:26 2014

drc -z SdramSPInst.ncd SdramSPInst.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp Clkgen_u1/u0, consult the
   device Data Sheet.
DRC detected 0 errors and 0 warnings.
