--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
item_select<0>|    0.343(R)|      FAST  |    1.847(R)|      SLOW  |clk_BUFGP         |   0.000|
item_select<1>|    0.241(R)|      FAST  |    1.810(R)|      SLOW  |clk_BUFGP         |   0.000|
one_tl        |    0.235(R)|      FAST  |    2.185(R)|      SLOW  |clk_BUFGP         |   0.000|
request       |    0.357(R)|      FAST  |    1.858(R)|      SLOW  |clk_BUFGP         |   0.000|
reset         |   -0.115(R)|      FAST  |    2.449(R)|      SLOW  |clk_BUFGP         |   0.000|
take_item     |    0.120(R)|      FAST  |    2.237(R)|      SLOW  |clk_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ready       |         9.492(R)|      SLOW  |         3.508(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<1>  |        10.633(R)|      SLOW  |         3.933(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<2>  |        10.573(R)|      SLOW  |         3.850(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<3>  |        10.158(R)|      SLOW  |         3.569(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<4>  |        10.292(R)|      SLOW  |         3.690(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<5>  |        10.070(R)|      SLOW  |         3.619(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<6>  |        10.506(R)|      SLOW  |         3.771(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<7>  |         9.971(R)|      SLOW  |         3.507(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<0>  |        10.692(R)|      SLOW  |         3.926(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<1>  |        10.534(R)|      SLOW  |         3.865(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<2>  |        10.598(R)|      SLOW  |         4.098(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<3>  |        10.177(R)|      SLOW  |         3.870(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.512|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
item_select<0> |seg_out<1>     |    8.311|
item_select<0> |seg_out<3>     |    7.503|
item_select<0> |seg_out<4>     |    8.522|
item_select<0> |seg_out<5>     |    7.675|
item_select<0> |seg_out<6>     |    8.084|
item_select<1> |seg_out<1>     |    8.045|
item_select<1> |seg_out<3>     |    7.550|
item_select<1> |seg_out<4>     |    8.256|
item_select<1> |seg_out<6>     |    8.123|
item_select<1> |seg_out<7>     |    6.932|
---------------+---------------+---------+


Analysis completed Tue Dec 19 13:17:08 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



