# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:29 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:40:29 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:29 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:40:29 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:29 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:40:29 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:29 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:40:29 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:29 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:40:29 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:40:30 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(539)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 539
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:46:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:46:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:46:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:46:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:46:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:10 on May 07,2025, Elapsed time: 0:05:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:46:11 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(540)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 540
add wave -position end  sim:/header_parser_testbench/dut/fifo_wr_en
add wave -position end  sim:/header_parser_testbench/dut/fifo_rd_en
add wave -position end  sim:/header_parser_testbench/dut/fifo_full
add wave -position end  sim:/header_parser_testbench/dut/fifo_empty
add wave -position end  sim:/header_parser_testbench/dut/bypass_fifo
add wave -position end  sim:/header_parser_testbench/dut/fifo_valid
add wave -position end  sim:/header_parser_testbench/dut/fifo_data
add wave -position 54  sim:/header_parser_testbench/dut/stream_data
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:51 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:47:51 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:51 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:47:51 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:51 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:47:51 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:51 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:47:51 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:51 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:47:51 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:52 on May 07,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:47:52 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(540)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 540
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:50:38 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:50:38 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:50:38 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:50:38 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:38 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:50:38 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:50:53 on May 07,2025, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:50:53 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(542)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 542
add wave -position end  sim:/header_parser_testbench/dut/fifo_keep
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/keep_mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:55:04 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:55:04 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:55:04 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:55:04 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:55:04 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:55:05 on May 07,2025, Elapsed time: 0:04:12
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:55:05 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(542)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 542
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/rd_data
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/rd_keep
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/rd_last
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:57:06 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:57:06 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:57:06 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:57:06 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:06 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:57:06 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:57:07 on May 07,2025, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:57:07 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(542)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 542
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/keep_mem
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/last_mem
add wave -position end  sim:/header_parser_testbench/dut/payload_fifo/rd_ptr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:31 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:58:31 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:31 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:58:31 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:31 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:58:31 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:31 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:58:32 on May 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:32 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:58:32 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:58:33 on May 07,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:58:33 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(542)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 542
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:53 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:58:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:53 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:58:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:53 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:58:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:53 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:58:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:53 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:58:53 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:58:54 on May 07,2025, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:58:54 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(542)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 542
add wave -position end  sim:/header_parser_testbench/dut/fifo_last
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:01:27 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:01:27 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:01:27 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:01:27 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:27 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:01:27 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:28 on May 07,2025, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:01:28 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(543)
#    Time: 145 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 543
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:44 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:06:44 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:44 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:06:44 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:44 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:06:44 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:44 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:06:44 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:44 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:06:45 on May 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:07:15 on May 07,2025, Elapsed time: 0:05:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:07:15 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(544)
#    Time: 205 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 544
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:24 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:18:24 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:24 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:18:24 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:24 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:18:24 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:24 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:18:24 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:24 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:18:24 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:18:25 on May 07,2025, Elapsed time: 0:11:10
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:18:25 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(544)
#    Time: 205 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 544
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:19:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:19:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:19:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:19:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:07 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:19:07 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:09 on May 07,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:19:09 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(544)
#    Time: 205 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 544
write image -format png -window .main_pane.wave.interior -file output.png
# ** Error: wrong # args: should be one of...
#   write cell_report ?arg arg ...?
#   write format option ?arg arg ...?
#   write list ?arg arg ...?
#   write newreport ?arg arg ...?
#   write preferences fn
#   write report ?arg arg ...?
#   write source ?arg arg ...?
#   write timing ?arg arg ...?
#   write transcript ?fn?
#   write tssi ?arg arg ...?
#   write wave ?arg arg ...?
write -format png -window .main_pane.wave.interior -file output.png
# ** Error: wrong # args: should be one of...
#   write cell_report ?arg arg ...?
#   write format option ?arg arg ...?
#   write list ?arg arg ...?
#   write newreport ?arg arg ...?
#   write preferences fn
#   write report ?arg arg ...?
#   write source ?arg arg ...?
#   write timing ?arg arg ...?
#   write transcript ?fn?
#   write tssi ?arg arg ...?
#   write wave ?arg arg ...?
write wave -window .wave -format png -file waveform.png
# could not find wave window
names
# ambiguous command name "names": namespace namespaceOf
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:58 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:37:58 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:58 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:37:58 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:58 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:37:58 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:58 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:37:58 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:58 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:37:58 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:38:02 on May 07,2025, Elapsed time: 0:18:53
# Errors: 4, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:38:02 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(536)
#    Time: 285 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 536
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:44:23 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:44:23 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:44:23 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:44:23 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:44:23 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:44:26 on May 07,2025, Elapsed time: 0:06:24
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:44:26 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(537)
#    Time: 255 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 537
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:50:28 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:50:28 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:50:28 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:50:28 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:28 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:50:28 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:33 on May 07,2025, Elapsed time: 0:06:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:50:33 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(537)
#    Time: 255 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 537
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do\
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:11 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:53:11 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:11 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:53:11 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:11 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:53:11 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:11 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:53:12 on May 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:12 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:53:12 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:16 on May 07,2025, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:53:16 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 255 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:15 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:54:15 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:15 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:54:16 on May 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:16 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:54:16 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:16 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:54:16 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:16 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:54:16 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:54:19 on May 07,2025, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:54:19 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 255 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/dest_mac
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/cfg_local_mac
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/ethertype
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/cfg_ethertype
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/ip_protocol
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/cfg_ip_protocol
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/ip_dest
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/cfg_ip_base
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/cfg_ip_mask
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/dest_port
add wave -position end  sim:/header_parser_testbench/dut/my_filter_core/cfg_dest_port
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:10 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:59:10 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:10 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:59:10 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:10 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:59:10 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:11 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:59:11 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:11 on May 07,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:59:11 on May 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:59:12 on May 07,2025, Elapsed time: 0:04:53
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:59:12 on May 07,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(538)
#    Time: 255 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 538
# End time: 15:10:31 on May 07,2025, Elapsed time: 0:11:19
# Errors: 0, Warnings: 0
