-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_1_ap_vld : IN STD_LOGIC;
    input_1 : IN STD_LOGIC_VECTOR (1023 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_FFE8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101000";
    constant ap_const_lv16_2E : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101110";
    constant ap_const_lv16_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001001";
    constant ap_const_lv16_13 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010011";
    constant ap_const_lv16_FFE3 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100011";
    constant ap_const_lv16_FFE4 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100100";
    constant ap_const_lv16_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010110";
    constant ap_const_lv16_FFE7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100111";
    constant ap_const_lv16_FFE9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101001";
    constant ap_const_lv16_FFFA : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111010";
    constant ap_const_lv16_2F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101111";
    constant ap_const_lv16_2C : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101100";
    constant ap_const_lv16_2D : STD_LOGIC_VECTOR (15 downto 0) := "0000000000101101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_20F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001111";
    constant ap_const_lv32_210 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010000";
    constant ap_const_lv32_21F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011111";
    constant ap_const_lv32_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100000";
    constant ap_const_lv32_22F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000101111";
    constant ap_const_lv32_230 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000110000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_24F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001111";
    constant ap_const_lv32_250 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010000";
    constant ap_const_lv32_25F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011111";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_26F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001101111";
    constant ap_const_lv32_270 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110000";
    constant ap_const_lv32_27F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111111";
    constant ap_const_lv32_280 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000000";
    constant ap_const_lv32_28F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001111";
    constant ap_const_lv32_290 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010010000";
    constant ap_const_lv32_29F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011111";
    constant ap_const_lv32_2A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100000";
    constant ap_const_lv32_2AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010101111";
    constant ap_const_lv32_2B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010110000";
    constant ap_const_lv32_2BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111111";
    constant ap_const_lv32_2C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011000000";
    constant ap_const_lv32_2CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011001111";
    constant ap_const_lv32_2D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011010000";
    constant ap_const_lv32_2DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011011111";
    constant ap_const_lv32_2E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011100000";
    constant ap_const_lv32_2EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011101111";
    constant ap_const_lv32_2F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011110000";
    constant ap_const_lv32_2FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011111111";
    constant ap_const_lv32_300 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000000";
    constant ap_const_lv32_30F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100001111";
    constant ap_const_lv32_310 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100010000";
    constant ap_const_lv32_31F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100011111";
    constant ap_const_lv32_320 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    constant ap_const_lv32_32F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100101111";
    constant ap_const_lv32_330 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100110000";
    constant ap_const_lv32_33F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100111111";
    constant ap_const_lv32_340 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101000000";
    constant ap_const_lv32_34F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101001111";
    constant ap_const_lv32_350 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101010000";
    constant ap_const_lv32_35F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101011111";
    constant ap_const_lv32_360 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101100000";
    constant ap_const_lv32_36F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101101111";
    constant ap_const_lv32_370 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101110000";
    constant ap_const_lv32_37F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101111111";
    constant ap_const_lv32_380 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110000000";
    constant ap_const_lv32_38F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110001111";
    constant ap_const_lv32_390 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110010000";
    constant ap_const_lv32_39F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110011111";
    constant ap_const_lv32_3A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110100000";
    constant ap_const_lv32_3AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110101111";
    constant ap_const_lv32_3B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110000";
    constant ap_const_lv32_3BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110111111";
    constant ap_const_lv32_3C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111000000";
    constant ap_const_lv32_3CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111001111";
    constant ap_const_lv32_3D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111010000";
    constant ap_const_lv32_3DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111011111";
    constant ap_const_lv32_3E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111100000";
    constant ap_const_lv32_3EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111101111";
    constant ap_const_lv32_3F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111110000";
    constant ap_const_lv32_3F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_phi_mux_do_init_phi_fu_360_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln43_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal w2_85_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal w2_85_ce0 : STD_LOGIC;
    signal w2_85_q0 : STD_LOGIC_VECTOR (1016 downto 0);
    signal input_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal do_init_reg_357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w_index3_reg_385 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_1_load_phi_reg_398 : STD_LOGIC_VECTOR (1023 downto 0);
    signal res_0_034_reg_411 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_032_reg_425 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_030_reg_439 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_028_reg_453 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_4_026_reg_467 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_5_024_reg_481 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_6_022_reg_495 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_7_020_reg_509 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_8_018_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_9_016_reg_537 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_10_014_reg_551 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_11_012_reg_565 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_12_010_reg_579 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_13_08_reg_593 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1445_06_reg_607 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_15_04_reg_621 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_658_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_reg_3093 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_1_fu_682_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_1_reg_3103 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_2_fu_706_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_2_reg_3108 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_3_fu_724_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_3_reg_3113 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_index_fu_728_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_index_reg_3119 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln43_reg_3124 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_3124_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_3128 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_s_reg_3133 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_63_reg_3138 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_64_reg_3143 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_65_reg_3148 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_66_reg_3153 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_67_reg_3158 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_68_reg_3163 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_69_reg_3168 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_70_reg_3173 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_71_reg_3178 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_72_reg_3183 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_73_reg_3188 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_74_reg_3193 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_75_reg_3198 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_76_reg_3203 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_77_reg_3208 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_78_reg_3213 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_79_reg_3218 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_80_reg_3223 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_81_reg_3228 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_82_reg_3233 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_83_reg_3238 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_84_reg_3243 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_85_reg_3248 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_86_reg_3253 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_87_reg_3258 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_88_reg_3263 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_89_reg_3268 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_90_reg_3273 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_91_reg_3278 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_92_reg_3283 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_93_reg_3288 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_94_reg_3293 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_95_reg_3298 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_96_reg_3303 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_97_reg_3308 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_98_reg_3313 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_99_reg_3318 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_100_reg_3323 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_101_reg_3328 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_102_reg_3333 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_103_reg_3338 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_104_reg_3343 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_105_reg_3348 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_106_reg_3353 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_107_reg_3358 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_108_reg_3363 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_109_reg_3368 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_110_reg_3373 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_111_reg_3378 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_112_reg_3383 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_113_reg_3388 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_114_reg_3393 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_115_reg_3398 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_116_reg_3403 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_117_reg_3408 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_118_reg_3413 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_119_reg_3418 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_120_reg_3423 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_121_reg_3428 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_122_reg_3433 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_123_reg_3438 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln55_124_reg_3443 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln55_66_fu_2683_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_70_fu_2703_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_74_fu_2723_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_78_fu_2743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_82_fu_2763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_86_fu_2783_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_90_fu_2803_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_94_fu_2823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_98_fu_2843_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_102_fu_2863_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_106_fu_2883_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_110_fu_2903_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_114_fu_2923_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_118_fu_2943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_122_fu_2963_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_126_fu_2987_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_w_index3_phi_fu_388_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_input_1_load_phi_phi_fu_402_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_phi_reg_pp0_iter0_input_1_load_phi_reg_398 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_phi_mux_res_0_034_phi_fu_415_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_phi_mux_res_1_032_phi_fu_429_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_2_030_phi_fu_443_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_3_028_phi_fu_457_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_4_026_phi_fu_471_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_5_024_phi_fu_485_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_6_022_phi_fu_499_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_7_020_phi_fu_513_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_8_018_phi_fu_527_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_9_016_phi_fu_541_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_10_014_phi_fu_555_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_11_012_phi_fu_569_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_12_010_phi_fu_583_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_13_08_phi_fu_597_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_1445_06_phi_fu_611_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_res_15_04_phi_fu_625_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln43_fu_635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_648_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal empty_17_fu_652_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal add_ln56_cast_cast_fu_662_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_18_fu_672_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal empty_19_fu_676_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal add_ln56_1_cast_cast_fu_686_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_20_fu_696_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal empty_21_fu_700_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal add_ln56_2_cast_cast_cast_cast_cast_fu_710_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_22_fu_714_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal empty_23_fu_718_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal w_fu_740_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_fu_751_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_63_fu_748_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln55_fu_751_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_63_fu_767_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_64_fu_784_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_65_fu_781_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln55_64_fu_784_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_64_fu_800_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_65_fu_817_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_67_fu_814_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln55_65_fu_817_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_65_fu_833_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_66_fu_853_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_69_fu_847_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln55_66_fu_853_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_66_fu_869_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_67_fu_883_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_67_fu_883_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_67_fu_899_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_68_fu_913_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_68_fu_913_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_68_fu_929_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_69_fu_943_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_69_fu_943_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_69_fu_959_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_70_fu_973_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_70_fu_973_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_70_fu_989_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_71_fu_1003_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_71_fu_1003_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_71_fu_1019_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_72_fu_1033_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_72_fu_1033_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_72_fu_1049_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_73_fu_1063_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_73_fu_1063_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_73_fu_1079_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_74_fu_1093_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_74_fu_1093_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_74_fu_1109_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_75_fu_1123_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_75_fu_1123_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_75_fu_1139_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_76_fu_1153_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_76_fu_1153_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_76_fu_1169_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_77_fu_1183_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_77_fu_1183_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_77_fu_1199_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_78_fu_1213_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_78_fu_1213_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_78_fu_1229_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_79_fu_1243_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_79_fu_1243_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_79_fu_1259_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_80_fu_1273_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_80_fu_1273_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_80_fu_1289_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_81_fu_1303_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_81_fu_1303_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_81_fu_1319_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_82_fu_1333_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_82_fu_1333_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_82_fu_1349_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_83_fu_1363_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_83_fu_1363_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_83_fu_1379_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_84_fu_1393_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_84_fu_1393_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_84_fu_1409_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_85_fu_1423_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_85_fu_1423_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_85_fu_1439_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_86_fu_1453_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_86_fu_1453_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_86_fu_1469_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_87_fu_1483_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_87_fu_1483_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_87_fu_1499_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_88_fu_1513_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_88_fu_1513_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_88_fu_1529_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_89_fu_1543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_89_fu_1543_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_89_fu_1559_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_90_fu_1573_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_90_fu_1573_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_90_fu_1589_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_91_fu_1603_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_91_fu_1603_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_91_fu_1619_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_92_fu_1633_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_92_fu_1633_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_92_fu_1649_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_93_fu_1663_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_93_fu_1663_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_93_fu_1679_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_94_fu_1693_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_94_fu_1693_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_94_fu_1709_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_95_fu_1723_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_95_fu_1723_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_95_fu_1739_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_96_fu_1753_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_96_fu_1753_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_96_fu_1769_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_97_fu_1783_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_97_fu_1783_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_97_fu_1799_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_98_fu_1813_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_98_fu_1813_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_98_fu_1829_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_99_fu_1843_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_99_fu_1843_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_99_fu_1859_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_100_fu_1873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_100_fu_1873_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_100_fu_1889_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_101_fu_1903_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_101_fu_1903_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_101_fu_1919_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_102_fu_1933_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_102_fu_1933_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_102_fu_1949_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_103_fu_1963_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_103_fu_1963_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_103_fu_1979_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_104_fu_1993_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_104_fu_1993_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_104_fu_2009_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_105_fu_2023_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_105_fu_2023_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_105_fu_2039_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_106_fu_2053_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_106_fu_2053_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_106_fu_2069_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_107_fu_2083_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_107_fu_2083_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_107_fu_2099_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_108_fu_2113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_108_fu_2113_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_108_fu_2129_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_109_fu_2143_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_109_fu_2143_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_109_fu_2159_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_110_fu_2173_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_110_fu_2173_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_110_fu_2189_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_111_fu_2203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_111_fu_2203_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_111_fu_2219_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_112_fu_2233_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_112_fu_2233_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_112_fu_2249_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_113_fu_2263_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_113_fu_2263_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_113_fu_2279_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_114_fu_2293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_114_fu_2293_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_114_fu_2309_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_115_fu_2323_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_115_fu_2323_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_115_fu_2339_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_116_fu_2353_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_116_fu_2353_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_116_fu_2369_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_117_fu_2383_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_117_fu_2383_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_117_fu_2399_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_118_fu_2413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_118_fu_2413_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_118_fu_2429_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_119_fu_2443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_119_fu_2443_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_119_fu_2459_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_120_fu_2473_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_120_fu_2473_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_120_fu_2489_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_121_fu_2503_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_121_fu_2503_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_121_fu_2519_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_122_fu_2533_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_122_fu_2533_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_122_fu_2549_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_123_fu_2563_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_123_fu_2563_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_123_fu_2579_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_124_fu_2593_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_124_fu_2593_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal w_124_fu_2609_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_125_fu_2623_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln55_125_fu_2623_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_2639_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln55_126_fu_2653_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln55_64_fu_2673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_fu_2669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_65_fu_2677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_68_fu_2693_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_67_fu_2689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_69_fu_2697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_72_fu_2713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_71_fu_2709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_73_fu_2717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_76_fu_2733_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_75_fu_2729_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_77_fu_2737_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_80_fu_2753_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_79_fu_2749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_81_fu_2757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_84_fu_2773_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_83_fu_2769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_85_fu_2777_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_88_fu_2793_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_87_fu_2789_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_89_fu_2797_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_92_fu_2813_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_91_fu_2809_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_93_fu_2817_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_96_fu_2833_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_95_fu_2829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_97_fu_2837_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_100_fu_2853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_99_fu_2849_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_101_fu_2857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_104_fu_2873_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_103_fu_2869_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_105_fu_2877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_108_fu_2893_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_107_fu_2889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_109_fu_2897_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_112_fu_2913_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_111_fu_2909_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_113_fu_2917_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_116_fu_2933_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_115_fu_2929_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_117_fu_2937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_120_fu_2953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_119_fu_2949_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_121_fu_2957_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln55_3_fu_2969_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_124_fu_2976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_123_fu_2972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln55_125_fu_2981_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_11_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_12_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_13_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_14_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_15_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_151 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mul_16s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_16s_9s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1016 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    w2_85_U : component myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_85_ROM_AUbkb
    generic map (
        DataWidth => 1017,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w2_85_address0,
        ce0 => w2_85_ce0,
        q0 => w2_85_q0);

    mul_16s_16s_26_1_1_U1 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_fu_740_p1,
        din1 => mul_ln55_fu_751_p1,
        dout => mul_ln55_fu_751_p2);

    mul_16s_16s_26_1_1_U2 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_63_fu_767_p4,
        din1 => mul_ln55_64_fu_784_p1,
        dout => mul_ln55_64_fu_784_p2);

    mul_16s_16s_26_1_1_U3 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_64_fu_800_p4,
        din1 => mul_ln55_65_fu_817_p1,
        dout => mul_ln55_65_fu_817_p2);

    mul_16s_16s_26_1_1_U4 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_65_fu_833_p4,
        din1 => mul_ln55_66_fu_853_p1,
        dout => mul_ln55_66_fu_853_p2);

    mul_16s_16s_26_1_1_U5 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_66_fu_869_p4,
        din1 => mul_ln55_67_fu_883_p1,
        dout => mul_ln55_67_fu_883_p2);

    mul_16s_16s_26_1_1_U6 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_67_fu_899_p4,
        din1 => mul_ln55_68_fu_913_p1,
        dout => mul_ln55_68_fu_913_p2);

    mul_16s_16s_26_1_1_U7 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_68_fu_929_p4,
        din1 => mul_ln55_69_fu_943_p1,
        dout => mul_ln55_69_fu_943_p2);

    mul_16s_16s_26_1_1_U8 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_69_fu_959_p4,
        din1 => mul_ln55_70_fu_973_p1,
        dout => mul_ln55_70_fu_973_p2);

    mul_16s_16s_26_1_1_U9 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_70_fu_989_p4,
        din1 => mul_ln55_71_fu_1003_p1,
        dout => mul_ln55_71_fu_1003_p2);

    mul_16s_16s_26_1_1_U10 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_71_fu_1019_p4,
        din1 => mul_ln55_72_fu_1033_p1,
        dout => mul_ln55_72_fu_1033_p2);

    mul_16s_16s_26_1_1_U11 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_72_fu_1049_p4,
        din1 => mul_ln55_73_fu_1063_p1,
        dout => mul_ln55_73_fu_1063_p2);

    mul_16s_16s_26_1_1_U12 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_73_fu_1079_p4,
        din1 => mul_ln55_74_fu_1093_p1,
        dout => mul_ln55_74_fu_1093_p2);

    mul_16s_16s_26_1_1_U13 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_74_fu_1109_p4,
        din1 => mul_ln55_75_fu_1123_p1,
        dout => mul_ln55_75_fu_1123_p2);

    mul_16s_16s_26_1_1_U14 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_75_fu_1139_p4,
        din1 => mul_ln55_76_fu_1153_p1,
        dout => mul_ln55_76_fu_1153_p2);

    mul_16s_16s_26_1_1_U15 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_76_fu_1169_p4,
        din1 => mul_ln55_77_fu_1183_p1,
        dout => mul_ln55_77_fu_1183_p2);

    mul_16s_16s_26_1_1_U16 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_77_fu_1199_p4,
        din1 => mul_ln55_78_fu_1213_p1,
        dout => mul_ln55_78_fu_1213_p2);

    mul_16s_16s_26_1_1_U17 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_78_fu_1229_p4,
        din1 => mul_ln55_79_fu_1243_p1,
        dout => mul_ln55_79_fu_1243_p2);

    mul_16s_16s_26_1_1_U18 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_79_fu_1259_p4,
        din1 => mul_ln55_80_fu_1273_p1,
        dout => mul_ln55_80_fu_1273_p2);

    mul_16s_16s_26_1_1_U19 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_80_fu_1289_p4,
        din1 => mul_ln55_81_fu_1303_p1,
        dout => mul_ln55_81_fu_1303_p2);

    mul_16s_16s_26_1_1_U20 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_81_fu_1319_p4,
        din1 => mul_ln55_82_fu_1333_p1,
        dout => mul_ln55_82_fu_1333_p2);

    mul_16s_16s_26_1_1_U21 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_82_fu_1349_p4,
        din1 => mul_ln55_83_fu_1363_p1,
        dout => mul_ln55_83_fu_1363_p2);

    mul_16s_16s_26_1_1_U22 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_83_fu_1379_p4,
        din1 => mul_ln55_84_fu_1393_p1,
        dout => mul_ln55_84_fu_1393_p2);

    mul_16s_16s_26_1_1_U23 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_84_fu_1409_p4,
        din1 => mul_ln55_85_fu_1423_p1,
        dout => mul_ln55_85_fu_1423_p2);

    mul_16s_16s_26_1_1_U24 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_85_fu_1439_p4,
        din1 => mul_ln55_86_fu_1453_p1,
        dout => mul_ln55_86_fu_1453_p2);

    mul_16s_16s_26_1_1_U25 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_86_fu_1469_p4,
        din1 => mul_ln55_87_fu_1483_p1,
        dout => mul_ln55_87_fu_1483_p2);

    mul_16s_16s_26_1_1_U26 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_87_fu_1499_p4,
        din1 => mul_ln55_88_fu_1513_p1,
        dout => mul_ln55_88_fu_1513_p2);

    mul_16s_16s_26_1_1_U27 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_88_fu_1529_p4,
        din1 => mul_ln55_89_fu_1543_p1,
        dout => mul_ln55_89_fu_1543_p2);

    mul_16s_16s_26_1_1_U28 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_89_fu_1559_p4,
        din1 => mul_ln55_90_fu_1573_p1,
        dout => mul_ln55_90_fu_1573_p2);

    mul_16s_16s_26_1_1_U29 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_90_fu_1589_p4,
        din1 => mul_ln55_91_fu_1603_p1,
        dout => mul_ln55_91_fu_1603_p2);

    mul_16s_16s_26_1_1_U30 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_91_fu_1619_p4,
        din1 => mul_ln55_92_fu_1633_p1,
        dout => mul_ln55_92_fu_1633_p2);

    mul_16s_16s_26_1_1_U31 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_92_fu_1649_p4,
        din1 => mul_ln55_93_fu_1663_p1,
        dout => mul_ln55_93_fu_1663_p2);

    mul_16s_16s_26_1_1_U32 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_93_fu_1679_p4,
        din1 => mul_ln55_94_fu_1693_p1,
        dout => mul_ln55_94_fu_1693_p2);

    mul_16s_16s_26_1_1_U33 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_94_fu_1709_p4,
        din1 => mul_ln55_95_fu_1723_p1,
        dout => mul_ln55_95_fu_1723_p2);

    mul_16s_16s_26_1_1_U34 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_95_fu_1739_p4,
        din1 => mul_ln55_96_fu_1753_p1,
        dout => mul_ln55_96_fu_1753_p2);

    mul_16s_16s_26_1_1_U35 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_96_fu_1769_p4,
        din1 => mul_ln55_97_fu_1783_p1,
        dout => mul_ln55_97_fu_1783_p2);

    mul_16s_16s_26_1_1_U36 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_97_fu_1799_p4,
        din1 => mul_ln55_98_fu_1813_p1,
        dout => mul_ln55_98_fu_1813_p2);

    mul_16s_16s_26_1_1_U37 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_98_fu_1829_p4,
        din1 => mul_ln55_99_fu_1843_p1,
        dout => mul_ln55_99_fu_1843_p2);

    mul_16s_16s_26_1_1_U38 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_99_fu_1859_p4,
        din1 => mul_ln55_100_fu_1873_p1,
        dout => mul_ln55_100_fu_1873_p2);

    mul_16s_16s_26_1_1_U39 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_100_fu_1889_p4,
        din1 => mul_ln55_101_fu_1903_p1,
        dout => mul_ln55_101_fu_1903_p2);

    mul_16s_16s_26_1_1_U40 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_101_fu_1919_p4,
        din1 => mul_ln55_102_fu_1933_p1,
        dout => mul_ln55_102_fu_1933_p2);

    mul_16s_16s_26_1_1_U41 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_102_fu_1949_p4,
        din1 => mul_ln55_103_fu_1963_p1,
        dout => mul_ln55_103_fu_1963_p2);

    mul_16s_16s_26_1_1_U42 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_103_fu_1979_p4,
        din1 => mul_ln55_104_fu_1993_p1,
        dout => mul_ln55_104_fu_1993_p2);

    mul_16s_16s_26_1_1_U43 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_104_fu_2009_p4,
        din1 => mul_ln55_105_fu_2023_p1,
        dout => mul_ln55_105_fu_2023_p2);

    mul_16s_16s_26_1_1_U44 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_105_fu_2039_p4,
        din1 => mul_ln55_106_fu_2053_p1,
        dout => mul_ln55_106_fu_2053_p2);

    mul_16s_16s_26_1_1_U45 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_106_fu_2069_p4,
        din1 => mul_ln55_107_fu_2083_p1,
        dout => mul_ln55_107_fu_2083_p2);

    mul_16s_16s_26_1_1_U46 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_107_fu_2099_p4,
        din1 => mul_ln55_108_fu_2113_p1,
        dout => mul_ln55_108_fu_2113_p2);

    mul_16s_16s_26_1_1_U47 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_108_fu_2129_p4,
        din1 => mul_ln55_109_fu_2143_p1,
        dout => mul_ln55_109_fu_2143_p2);

    mul_16s_16s_26_1_1_U48 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_109_fu_2159_p4,
        din1 => mul_ln55_110_fu_2173_p1,
        dout => mul_ln55_110_fu_2173_p2);

    mul_16s_16s_26_1_1_U49 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_110_fu_2189_p4,
        din1 => mul_ln55_111_fu_2203_p1,
        dout => mul_ln55_111_fu_2203_p2);

    mul_16s_16s_26_1_1_U50 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_111_fu_2219_p4,
        din1 => mul_ln55_112_fu_2233_p1,
        dout => mul_ln55_112_fu_2233_p2);

    mul_16s_16s_26_1_1_U51 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_112_fu_2249_p4,
        din1 => mul_ln55_113_fu_2263_p1,
        dout => mul_ln55_113_fu_2263_p2);

    mul_16s_16s_26_1_1_U52 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_113_fu_2279_p4,
        din1 => mul_ln55_114_fu_2293_p1,
        dout => mul_ln55_114_fu_2293_p2);

    mul_16s_16s_26_1_1_U53 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_114_fu_2309_p4,
        din1 => mul_ln55_115_fu_2323_p1,
        dout => mul_ln55_115_fu_2323_p2);

    mul_16s_16s_26_1_1_U54 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_115_fu_2339_p4,
        din1 => mul_ln55_116_fu_2353_p1,
        dout => mul_ln55_116_fu_2353_p2);

    mul_16s_16s_26_1_1_U55 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_116_fu_2369_p4,
        din1 => mul_ln55_117_fu_2383_p1,
        dout => mul_ln55_117_fu_2383_p2);

    mul_16s_16s_26_1_1_U56 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_117_fu_2399_p4,
        din1 => mul_ln55_118_fu_2413_p1,
        dout => mul_ln55_118_fu_2413_p2);

    mul_16s_16s_26_1_1_U57 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_118_fu_2429_p4,
        din1 => mul_ln55_119_fu_2443_p1,
        dout => mul_ln55_119_fu_2443_p2);

    mul_16s_16s_26_1_1_U58 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_119_fu_2459_p4,
        din1 => mul_ln55_120_fu_2473_p1,
        dout => mul_ln55_120_fu_2473_p2);

    mul_16s_16s_26_1_1_U59 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_120_fu_2489_p4,
        din1 => mul_ln55_121_fu_2503_p1,
        dout => mul_ln55_121_fu_2503_p2);

    mul_16s_16s_26_1_1_U60 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_121_fu_2519_p4,
        din1 => mul_ln55_122_fu_2533_p1,
        dout => mul_ln55_122_fu_2533_p2);

    mul_16s_16s_26_1_1_U61 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_122_fu_2549_p4,
        din1 => mul_ln55_123_fu_2563_p1,
        dout => mul_ln55_123_fu_2563_p2);

    mul_16s_16s_26_1_1_U62 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_123_fu_2579_p4,
        din1 => mul_ln55_124_fu_2593_p1,
        dout => mul_ln55_124_fu_2593_p2);

    mul_16s_16s_26_1_1_U63 : component myproject_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => w_124_fu_2609_p4,
        din1 => mul_ln55_125_fu_2623_p1,
        dout => mul_ln55_125_fu_2623_p2);

    mul_16s_9s_25_1_1_U64 : component myproject_mul_16s_9s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => a_3_reg_3113,
        din1 => tmp_fu_2639_p4,
        dout => mul_ln55_126_fu_2653_p2);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_0_preg <= add_ln55_66_fu_2683_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_10_preg <= add_ln55_106_fu_2883_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_11_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_11_preg <= add_ln55_110_fu_2903_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_12_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_12_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_12_preg <= add_ln55_114_fu_2923_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_13_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_13_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_13_preg <= add_ln55_118_fu_2943_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_14_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_14_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_14_preg <= add_ln55_122_fu_2963_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_15_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_15_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_15_preg <= add_ln55_126_fu_2987_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_1_preg <= add_ln55_70_fu_2703_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_2_preg <= add_ln55_74_fu_2723_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_3_preg <= add_ln55_78_fu_2743_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_4_preg <= add_ln55_82_fu_2763_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_5_preg <= add_ln55_86_fu_2783_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_6_preg <= add_ln55_90_fu_2803_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_7_preg <= add_ln55_94_fu_2823_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_8_preg <= add_ln55_98_fu_2843_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_9_preg <= add_ln55_102_fu_2863_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    do_init_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_0))) then 
                do_init_reg_357 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                do_init_reg_357 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    input_1_load_phi_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_151)) then
                if ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_0)) then 
                    input_1_load_phi_reg_398 <= input_1_load_phi_reg_398;
                elsif ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_1)) then 
                    input_1_load_phi_reg_398 <= input_1;
                elsif (not((icmp_ln43_fu_734_p2 = ap_const_lv1_1))) then 
                    input_1_load_phi_reg_398 <= ap_phi_reg_pp0_iter0_input_1_load_phi_reg_398;
                end if;
            end if; 
        end if;
    end process;

    res_0_034_reg_411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_0_034_reg_411 <= ap_const_lv16_FFE8;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_0_034_reg_411 <= add_ln55_66_fu_2683_p2;
                end if;
            end if; 
        end if;
    end process;

    res_10_014_reg_551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_10_014_reg_551 <= ap_const_lv16_FFE3;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_10_014_reg_551 <= add_ln55_106_fu_2883_p2;
                end if;
            end if; 
        end if;
    end process;

    res_11_012_reg_565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_11_012_reg_565 <= ap_const_lv16_FFE9;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_11_012_reg_565 <= add_ln55_110_fu_2903_p2;
                end if;
            end if; 
        end if;
    end process;

    res_12_010_reg_579_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_12_010_reg_579 <= ap_const_lv16_FFFA;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_12_010_reg_579 <= add_ln55_114_fu_2923_p2;
                end if;
            end if; 
        end if;
    end process;

    res_13_08_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_13_08_reg_593 <= ap_const_lv16_2F;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_13_08_reg_593 <= add_ln55_118_fu_2943_p2;
                end if;
            end if; 
        end if;
    end process;

    res_1445_06_reg_607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_1445_06_reg_607 <= ap_const_lv16_2C;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_1445_06_reg_607 <= add_ln55_122_fu_2963_p2;
                end if;
            end if; 
        end if;
    end process;

    res_15_04_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_15_04_reg_621 <= ap_const_lv16_2D;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_15_04_reg_621 <= add_ln55_126_fu_2987_p2;
                end if;
            end if; 
        end if;
    end process;

    res_1_032_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_1_032_reg_425 <= ap_const_lv16_2E;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_1_032_reg_425 <= add_ln55_70_fu_2703_p2;
                end if;
            end if; 
        end if;
    end process;

    res_2_030_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_2_030_reg_439 <= ap_const_lv16_2E;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_2_030_reg_439 <= add_ln55_74_fu_2723_p2;
                end if;
            end if; 
        end if;
    end process;

    res_3_028_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_3_028_reg_453 <= ap_const_lv16_9;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_3_028_reg_453 <= add_ln55_78_fu_2743_p2;
                end if;
            end if; 
        end if;
    end process;

    res_4_026_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_4_026_reg_467 <= ap_const_lv16_13;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_4_026_reg_467 <= add_ln55_82_fu_2763_p2;
                end if;
            end if; 
        end if;
    end process;

    res_5_024_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_5_024_reg_481 <= ap_const_lv16_FFE3;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_5_024_reg_481 <= add_ln55_86_fu_2783_p2;
                end if;
            end if; 
        end if;
    end process;

    res_6_022_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_6_022_reg_495 <= ap_const_lv16_2E;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_6_022_reg_495 <= add_ln55_90_fu_2803_p2;
                end if;
            end if; 
        end if;
    end process;

    res_7_020_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_7_020_reg_509 <= ap_const_lv16_FFE4;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_7_020_reg_509 <= add_ln55_94_fu_2823_p2;
                end if;
            end if; 
        end if;
    end process;

    res_8_018_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_8_018_reg_523 <= ap_const_lv16_16;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_8_018_reg_523 <= add_ln55_98_fu_2843_p2;
                end if;
            end if; 
        end if;
    end process;

    res_9_016_reg_537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1)) then 
                    res_9_016_reg_537 <= ap_const_lv16_FFE7;
                elsif ((icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_0)) then 
                    res_9_016_reg_537 <= add_ln55_102_fu_2863_p2;
                end if;
            end if; 
        end if;
    end process;

    w_index3_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_0))) then 
                w_index3_reg_385 <= w_index_reg_3119;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                w_index3_reg_385 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_1_reg_3103 <= a_1_fu_682_p1;
                a_2_reg_3108 <= a_2_fu_706_p1;
                a_3_reg_3113 <= a_3_fu_724_p1;
                a_reg_3093 <= a_fu_658_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                icmp_ln43_reg_3124 <= icmp_ln43_fu_734_p2;
                icmp_ln43_reg_3124_pp0_iter1_reg <= icmp_ln43_reg_3124;
                trunc_ln55_100_reg_3323 <= mul_ln55_102_fu_1933_p2(25 downto 10);
                trunc_ln55_101_reg_3328 <= mul_ln55_103_fu_1963_p2(25 downto 10);
                trunc_ln55_102_reg_3333 <= mul_ln55_104_fu_1993_p2(25 downto 10);
                trunc_ln55_103_reg_3338 <= mul_ln55_105_fu_2023_p2(25 downto 10);
                trunc_ln55_104_reg_3343 <= mul_ln55_106_fu_2053_p2(25 downto 10);
                trunc_ln55_105_reg_3348 <= mul_ln55_107_fu_2083_p2(25 downto 10);
                trunc_ln55_106_reg_3353 <= mul_ln55_108_fu_2113_p2(25 downto 10);
                trunc_ln55_107_reg_3358 <= mul_ln55_109_fu_2143_p2(25 downto 10);
                trunc_ln55_108_reg_3363 <= mul_ln55_110_fu_2173_p2(25 downto 10);
                trunc_ln55_109_reg_3368 <= mul_ln55_111_fu_2203_p2(25 downto 10);
                trunc_ln55_110_reg_3373 <= mul_ln55_112_fu_2233_p2(25 downto 10);
                trunc_ln55_111_reg_3378 <= mul_ln55_113_fu_2263_p2(25 downto 10);
                trunc_ln55_112_reg_3383 <= mul_ln55_114_fu_2293_p2(25 downto 10);
                trunc_ln55_113_reg_3388 <= mul_ln55_115_fu_2323_p2(25 downto 10);
                trunc_ln55_114_reg_3393 <= mul_ln55_116_fu_2353_p2(25 downto 10);
                trunc_ln55_115_reg_3398 <= mul_ln55_117_fu_2383_p2(25 downto 10);
                trunc_ln55_116_reg_3403 <= mul_ln55_118_fu_2413_p2(25 downto 10);
                trunc_ln55_117_reg_3408 <= mul_ln55_119_fu_2443_p2(25 downto 10);
                trunc_ln55_118_reg_3413 <= mul_ln55_120_fu_2473_p2(25 downto 10);
                trunc_ln55_119_reg_3418 <= mul_ln55_121_fu_2503_p2(25 downto 10);
                trunc_ln55_120_reg_3423 <= mul_ln55_122_fu_2533_p2(25 downto 10);
                trunc_ln55_121_reg_3428 <= mul_ln55_123_fu_2563_p2(25 downto 10);
                trunc_ln55_122_reg_3433 <= mul_ln55_124_fu_2593_p2(25 downto 10);
                trunc_ln55_123_reg_3438 <= mul_ln55_125_fu_2623_p2(25 downto 10);
                trunc_ln55_124_reg_3443 <= mul_ln55_126_fu_2653_p2(24 downto 10);
                trunc_ln55_63_reg_3138 <= mul_ln55_65_fu_817_p2(25 downto 10);
                trunc_ln55_64_reg_3143 <= mul_ln55_66_fu_853_p2(25 downto 10);
                trunc_ln55_65_reg_3148 <= mul_ln55_67_fu_883_p2(25 downto 10);
                trunc_ln55_66_reg_3153 <= mul_ln55_68_fu_913_p2(25 downto 10);
                trunc_ln55_67_reg_3158 <= mul_ln55_69_fu_943_p2(25 downto 10);
                trunc_ln55_68_reg_3163 <= mul_ln55_70_fu_973_p2(25 downto 10);
                trunc_ln55_69_reg_3168 <= mul_ln55_71_fu_1003_p2(25 downto 10);
                trunc_ln55_70_reg_3173 <= mul_ln55_72_fu_1033_p2(25 downto 10);
                trunc_ln55_71_reg_3178 <= mul_ln55_73_fu_1063_p2(25 downto 10);
                trunc_ln55_72_reg_3183 <= mul_ln55_74_fu_1093_p2(25 downto 10);
                trunc_ln55_73_reg_3188 <= mul_ln55_75_fu_1123_p2(25 downto 10);
                trunc_ln55_74_reg_3193 <= mul_ln55_76_fu_1153_p2(25 downto 10);
                trunc_ln55_75_reg_3198 <= mul_ln55_77_fu_1183_p2(25 downto 10);
                trunc_ln55_76_reg_3203 <= mul_ln55_78_fu_1213_p2(25 downto 10);
                trunc_ln55_77_reg_3208 <= mul_ln55_79_fu_1243_p2(25 downto 10);
                trunc_ln55_78_reg_3213 <= mul_ln55_80_fu_1273_p2(25 downto 10);
                trunc_ln55_79_reg_3218 <= mul_ln55_81_fu_1303_p2(25 downto 10);
                trunc_ln55_80_reg_3223 <= mul_ln55_82_fu_1333_p2(25 downto 10);
                trunc_ln55_81_reg_3228 <= mul_ln55_83_fu_1363_p2(25 downto 10);
                trunc_ln55_82_reg_3233 <= mul_ln55_84_fu_1393_p2(25 downto 10);
                trunc_ln55_83_reg_3238 <= mul_ln55_85_fu_1423_p2(25 downto 10);
                trunc_ln55_84_reg_3243 <= mul_ln55_86_fu_1453_p2(25 downto 10);
                trunc_ln55_85_reg_3248 <= mul_ln55_87_fu_1483_p2(25 downto 10);
                trunc_ln55_86_reg_3253 <= mul_ln55_88_fu_1513_p2(25 downto 10);
                trunc_ln55_87_reg_3258 <= mul_ln55_89_fu_1543_p2(25 downto 10);
                trunc_ln55_88_reg_3263 <= mul_ln55_90_fu_1573_p2(25 downto 10);
                trunc_ln55_89_reg_3268 <= mul_ln55_91_fu_1603_p2(25 downto 10);
                trunc_ln55_90_reg_3273 <= mul_ln55_92_fu_1633_p2(25 downto 10);
                trunc_ln55_91_reg_3278 <= mul_ln55_93_fu_1663_p2(25 downto 10);
                trunc_ln55_92_reg_3283 <= mul_ln55_94_fu_1693_p2(25 downto 10);
                trunc_ln55_93_reg_3288 <= mul_ln55_95_fu_1723_p2(25 downto 10);
                trunc_ln55_94_reg_3293 <= mul_ln55_96_fu_1753_p2(25 downto 10);
                trunc_ln55_95_reg_3298 <= mul_ln55_97_fu_1783_p2(25 downto 10);
                trunc_ln55_96_reg_3303 <= mul_ln55_98_fu_1813_p2(25 downto 10);
                trunc_ln55_97_reg_3308 <= mul_ln55_99_fu_1843_p2(25 downto 10);
                trunc_ln55_98_reg_3313 <= mul_ln55_100_fu_1873_p2(25 downto 10);
                trunc_ln55_99_reg_3318 <= mul_ln55_101_fu_1903_p2(25 downto 10);
                trunc_ln55_s_reg_3133 <= mul_ln55_64_fu_784_p2(25 downto 10);
                trunc_ln_reg_3128 <= mul_ln55_fu_751_p2(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_3119 <= w_index_fu_728_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    a_1_fu_682_p1 <= empty_19_fu_676_p2(16 - 1 downto 0);
    a_2_fu_706_p1 <= empty_21_fu_700_p2(16 - 1 downto 0);
    a_3_fu_724_p1 <= empty_23_fu_718_p2(16 - 1 downto 0);
    a_fu_658_p1 <= empty_17_fu_652_p2(16 - 1 downto 0);
    add_ln55_100_fu_2853_p2 <= std_logic_vector(unsigned(trunc_ln55_99_reg_3318) + unsigned(trunc_ln55_100_reg_3323));
    add_ln55_101_fu_2857_p2 <= std_logic_vector(unsigned(add_ln55_100_fu_2853_p2) + unsigned(add_ln55_99_fu_2849_p2));
    add_ln55_102_fu_2863_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_9_016_phi_fu_541_p6) + unsigned(add_ln55_101_fu_2857_p2));
    add_ln55_103_fu_2869_p2 <= std_logic_vector(unsigned(trunc_ln55_101_reg_3328) + unsigned(trunc_ln55_102_reg_3333));
    add_ln55_104_fu_2873_p2 <= std_logic_vector(unsigned(trunc_ln55_103_reg_3338) + unsigned(trunc_ln55_104_reg_3343));
    add_ln55_105_fu_2877_p2 <= std_logic_vector(unsigned(add_ln55_104_fu_2873_p2) + unsigned(add_ln55_103_fu_2869_p2));
    add_ln55_106_fu_2883_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_10_014_phi_fu_555_p6) + unsigned(add_ln55_105_fu_2877_p2));
    add_ln55_107_fu_2889_p2 <= std_logic_vector(unsigned(trunc_ln55_105_reg_3348) + unsigned(trunc_ln55_106_reg_3353));
    add_ln55_108_fu_2893_p2 <= std_logic_vector(unsigned(trunc_ln55_107_reg_3358) + unsigned(trunc_ln55_108_reg_3363));
    add_ln55_109_fu_2897_p2 <= std_logic_vector(unsigned(add_ln55_108_fu_2893_p2) + unsigned(add_ln55_107_fu_2889_p2));
    add_ln55_110_fu_2903_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_11_012_phi_fu_569_p6) + unsigned(add_ln55_109_fu_2897_p2));
    add_ln55_111_fu_2909_p2 <= std_logic_vector(unsigned(trunc_ln55_109_reg_3368) + unsigned(trunc_ln55_110_reg_3373));
    add_ln55_112_fu_2913_p2 <= std_logic_vector(unsigned(trunc_ln55_111_reg_3378) + unsigned(trunc_ln55_112_reg_3383));
    add_ln55_113_fu_2917_p2 <= std_logic_vector(unsigned(add_ln55_112_fu_2913_p2) + unsigned(add_ln55_111_fu_2909_p2));
    add_ln55_114_fu_2923_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_12_010_phi_fu_583_p6) + unsigned(add_ln55_113_fu_2917_p2));
    add_ln55_115_fu_2929_p2 <= std_logic_vector(unsigned(trunc_ln55_113_reg_3388) + unsigned(trunc_ln55_114_reg_3393));
    add_ln55_116_fu_2933_p2 <= std_logic_vector(unsigned(trunc_ln55_115_reg_3398) + unsigned(trunc_ln55_116_reg_3403));
    add_ln55_117_fu_2937_p2 <= std_logic_vector(unsigned(add_ln55_116_fu_2933_p2) + unsigned(add_ln55_115_fu_2929_p2));
    add_ln55_118_fu_2943_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_13_08_phi_fu_597_p6) + unsigned(add_ln55_117_fu_2937_p2));
    add_ln55_119_fu_2949_p2 <= std_logic_vector(unsigned(trunc_ln55_117_reg_3408) + unsigned(trunc_ln55_118_reg_3413));
    add_ln55_120_fu_2953_p2 <= std_logic_vector(unsigned(trunc_ln55_119_reg_3418) + unsigned(trunc_ln55_120_reg_3423));
    add_ln55_121_fu_2957_p2 <= std_logic_vector(unsigned(add_ln55_120_fu_2953_p2) + unsigned(add_ln55_119_fu_2949_p2));
    add_ln55_122_fu_2963_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_1445_06_phi_fu_611_p6) + unsigned(add_ln55_121_fu_2957_p2));
    add_ln55_123_fu_2972_p2 <= std_logic_vector(unsigned(trunc_ln55_121_reg_3428) + unsigned(trunc_ln55_122_reg_3433));
    add_ln55_124_fu_2976_p2 <= std_logic_vector(unsigned(trunc_ln55_123_reg_3438) + unsigned(sext_ln55_3_fu_2969_p1));
    add_ln55_125_fu_2981_p2 <= std_logic_vector(unsigned(add_ln55_124_fu_2976_p2) + unsigned(add_ln55_123_fu_2972_p2));
    add_ln55_126_fu_2987_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_15_04_phi_fu_625_p6) + unsigned(add_ln55_125_fu_2981_p2));
    add_ln55_64_fu_2673_p2 <= std_logic_vector(unsigned(trunc_ln55_63_reg_3138) + unsigned(trunc_ln55_64_reg_3143));
    add_ln55_65_fu_2677_p2 <= std_logic_vector(unsigned(add_ln55_64_fu_2673_p2) + unsigned(add_ln55_fu_2669_p2));
    add_ln55_66_fu_2683_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_0_034_phi_fu_415_p6) + unsigned(add_ln55_65_fu_2677_p2));
    add_ln55_67_fu_2689_p2 <= std_logic_vector(unsigned(trunc_ln55_65_reg_3148) + unsigned(trunc_ln55_66_reg_3153));
    add_ln55_68_fu_2693_p2 <= std_logic_vector(unsigned(trunc_ln55_67_reg_3158) + unsigned(trunc_ln55_68_reg_3163));
    add_ln55_69_fu_2697_p2 <= std_logic_vector(unsigned(add_ln55_68_fu_2693_p2) + unsigned(add_ln55_67_fu_2689_p2));
    add_ln55_70_fu_2703_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_1_032_phi_fu_429_p6) + unsigned(add_ln55_69_fu_2697_p2));
    add_ln55_71_fu_2709_p2 <= std_logic_vector(unsigned(trunc_ln55_69_reg_3168) + unsigned(trunc_ln55_70_reg_3173));
    add_ln55_72_fu_2713_p2 <= std_logic_vector(unsigned(trunc_ln55_71_reg_3178) + unsigned(trunc_ln55_72_reg_3183));
    add_ln55_73_fu_2717_p2 <= std_logic_vector(unsigned(add_ln55_72_fu_2713_p2) + unsigned(add_ln55_71_fu_2709_p2));
    add_ln55_74_fu_2723_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_2_030_phi_fu_443_p6) + unsigned(add_ln55_73_fu_2717_p2));
    add_ln55_75_fu_2729_p2 <= std_logic_vector(unsigned(trunc_ln55_73_reg_3188) + unsigned(trunc_ln55_74_reg_3193));
    add_ln55_76_fu_2733_p2 <= std_logic_vector(unsigned(trunc_ln55_75_reg_3198) + unsigned(trunc_ln55_76_reg_3203));
    add_ln55_77_fu_2737_p2 <= std_logic_vector(unsigned(add_ln55_76_fu_2733_p2) + unsigned(add_ln55_75_fu_2729_p2));
    add_ln55_78_fu_2743_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_3_028_phi_fu_457_p6) + unsigned(add_ln55_77_fu_2737_p2));
    add_ln55_79_fu_2749_p2 <= std_logic_vector(unsigned(trunc_ln55_77_reg_3208) + unsigned(trunc_ln55_78_reg_3213));
    add_ln55_80_fu_2753_p2 <= std_logic_vector(unsigned(trunc_ln55_79_reg_3218) + unsigned(trunc_ln55_80_reg_3223));
    add_ln55_81_fu_2757_p2 <= std_logic_vector(unsigned(add_ln55_80_fu_2753_p2) + unsigned(add_ln55_79_fu_2749_p2));
    add_ln55_82_fu_2763_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_4_026_phi_fu_471_p6) + unsigned(add_ln55_81_fu_2757_p2));
    add_ln55_83_fu_2769_p2 <= std_logic_vector(unsigned(trunc_ln55_81_reg_3228) + unsigned(trunc_ln55_82_reg_3233));
    add_ln55_84_fu_2773_p2 <= std_logic_vector(unsigned(trunc_ln55_83_reg_3238) + unsigned(trunc_ln55_84_reg_3243));
    add_ln55_85_fu_2777_p2 <= std_logic_vector(unsigned(add_ln55_84_fu_2773_p2) + unsigned(add_ln55_83_fu_2769_p2));
    add_ln55_86_fu_2783_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_5_024_phi_fu_485_p6) + unsigned(add_ln55_85_fu_2777_p2));
    add_ln55_87_fu_2789_p2 <= std_logic_vector(unsigned(trunc_ln55_85_reg_3248) + unsigned(trunc_ln55_86_reg_3253));
    add_ln55_88_fu_2793_p2 <= std_logic_vector(unsigned(trunc_ln55_87_reg_3258) + unsigned(trunc_ln55_88_reg_3263));
    add_ln55_89_fu_2797_p2 <= std_logic_vector(unsigned(add_ln55_88_fu_2793_p2) + unsigned(add_ln55_87_fu_2789_p2));
    add_ln55_90_fu_2803_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_6_022_phi_fu_499_p6) + unsigned(add_ln55_89_fu_2797_p2));
    add_ln55_91_fu_2809_p2 <= std_logic_vector(unsigned(trunc_ln55_89_reg_3268) + unsigned(trunc_ln55_90_reg_3273));
    add_ln55_92_fu_2813_p2 <= std_logic_vector(unsigned(trunc_ln55_91_reg_3278) + unsigned(trunc_ln55_92_reg_3283));
    add_ln55_93_fu_2817_p2 <= std_logic_vector(unsigned(add_ln55_92_fu_2813_p2) + unsigned(add_ln55_91_fu_2809_p2));
    add_ln55_94_fu_2823_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_7_020_phi_fu_513_p6) + unsigned(add_ln55_93_fu_2817_p2));
    add_ln55_95_fu_2829_p2 <= std_logic_vector(unsigned(trunc_ln55_93_reg_3288) + unsigned(trunc_ln55_94_reg_3293));
    add_ln55_96_fu_2833_p2 <= std_logic_vector(unsigned(trunc_ln55_95_reg_3298) + unsigned(trunc_ln55_96_reg_3303));
    add_ln55_97_fu_2837_p2 <= std_logic_vector(unsigned(add_ln55_96_fu_2833_p2) + unsigned(add_ln55_95_fu_2829_p2));
    add_ln55_98_fu_2843_p2 <= std_logic_vector(unsigned(ap_phi_mux_res_8_018_phi_fu_527_p6) + unsigned(add_ln55_97_fu_2837_p2));
    add_ln55_99_fu_2849_p2 <= std_logic_vector(unsigned(trunc_ln55_97_reg_3308) + unsigned(trunc_ln55_98_reg_3313));
    add_ln55_fu_2669_p2 <= std_logic_vector(unsigned(trunc_ln_reg_3128) + unsigned(trunc_ln55_s_reg_3133));
    add_ln56_1_cast_cast_fu_686_p4 <= ((ap_const_lv2_2 & ap_phi_mux_w_index3_phi_fu_388_p6) & ap_const_lv4_0);
        add_ln56_2_cast_cast_cast_cast_cast_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln56_cast_cast_fu_662_p4),10));

    add_ln56_cast_cast_fu_662_p4 <= ((ap_const_lv1_1 & ap_phi_mux_w_index3_phi_fu_388_p6) & ap_const_lv4_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(input_1_ap_vld, ap_phi_mux_do_init_phi_fu_360_p6, ap_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_1) and (input_1_ap_vld = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(input_1_ap_vld, ap_phi_mux_do_init_phi_fu_360_p6, ap_done_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_1) and (input_1_ap_vld = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(input_1_ap_vld, ap_phi_mux_do_init_phi_fu_360_p6, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_1) and (input_1_ap_vld = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_151_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_151 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln43_fu_734_p2, ap_start_int)
    begin
        if (((icmp_ln43_fu_734_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_do_init_phi_fu_360_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, do_init_reg_357, icmp_ln43_reg_3124, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_0))) then 
            ap_phi_mux_do_init_phi_fu_360_p6 <= ap_const_lv1_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_1)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_360_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_do_init_phi_fu_360_p6 <= do_init_reg_357;
        end if; 
    end process;


    ap_phi_mux_input_1_load_phi_phi_fu_402_p4_assign_proc : process(ap_phi_mux_do_init_phi_fu_360_p6, input_1, input_1_load_phi_reg_398, ap_phi_reg_pp0_iter0_input_1_load_phi_reg_398)
    begin
        if ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_input_1_load_phi_phi_fu_402_p4 <= input_1_load_phi_reg_398;
        elsif ((ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_input_1_load_phi_phi_fu_402_p4 <= input_1;
        else 
            ap_phi_mux_input_1_load_phi_phi_fu_402_p4 <= ap_phi_reg_pp0_iter0_input_1_load_phi_reg_398;
        end if; 
    end process;


    ap_phi_mux_res_0_034_phi_fu_415_p6_assign_proc : process(res_0_034_reg_411, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_0_034_phi_fu_415_p6 <= ap_const_lv16_FFE8;
        else 
            ap_phi_mux_res_0_034_phi_fu_415_p6 <= res_0_034_reg_411;
        end if; 
    end process;


    ap_phi_mux_res_10_014_phi_fu_555_p6_assign_proc : process(res_10_014_reg_551, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_10_014_phi_fu_555_p6 <= ap_const_lv16_FFE3;
        else 
            ap_phi_mux_res_10_014_phi_fu_555_p6 <= res_10_014_reg_551;
        end if; 
    end process;


    ap_phi_mux_res_11_012_phi_fu_569_p6_assign_proc : process(res_11_012_reg_565, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_11_012_phi_fu_569_p6 <= ap_const_lv16_FFE9;
        else 
            ap_phi_mux_res_11_012_phi_fu_569_p6 <= res_11_012_reg_565;
        end if; 
    end process;


    ap_phi_mux_res_12_010_phi_fu_583_p6_assign_proc : process(res_12_010_reg_579, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_12_010_phi_fu_583_p6 <= ap_const_lv16_FFFA;
        else 
            ap_phi_mux_res_12_010_phi_fu_583_p6 <= res_12_010_reg_579;
        end if; 
    end process;


    ap_phi_mux_res_13_08_phi_fu_597_p6_assign_proc : process(res_13_08_reg_593, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_13_08_phi_fu_597_p6 <= ap_const_lv16_2F;
        else 
            ap_phi_mux_res_13_08_phi_fu_597_p6 <= res_13_08_reg_593;
        end if; 
    end process;


    ap_phi_mux_res_1445_06_phi_fu_611_p6_assign_proc : process(res_1445_06_reg_607, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_1445_06_phi_fu_611_p6 <= ap_const_lv16_2C;
        else 
            ap_phi_mux_res_1445_06_phi_fu_611_p6 <= res_1445_06_reg_607;
        end if; 
    end process;


    ap_phi_mux_res_15_04_phi_fu_625_p6_assign_proc : process(res_15_04_reg_621, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_15_04_phi_fu_625_p6 <= ap_const_lv16_2D;
        else 
            ap_phi_mux_res_15_04_phi_fu_625_p6 <= res_15_04_reg_621;
        end if; 
    end process;


    ap_phi_mux_res_1_032_phi_fu_429_p6_assign_proc : process(res_1_032_reg_425, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_1_032_phi_fu_429_p6 <= ap_const_lv16_2E;
        else 
            ap_phi_mux_res_1_032_phi_fu_429_p6 <= res_1_032_reg_425;
        end if; 
    end process;


    ap_phi_mux_res_2_030_phi_fu_443_p6_assign_proc : process(res_2_030_reg_439, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_2_030_phi_fu_443_p6 <= ap_const_lv16_2E;
        else 
            ap_phi_mux_res_2_030_phi_fu_443_p6 <= res_2_030_reg_439;
        end if; 
    end process;


    ap_phi_mux_res_3_028_phi_fu_457_p6_assign_proc : process(res_3_028_reg_453, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_3_028_phi_fu_457_p6 <= ap_const_lv16_9;
        else 
            ap_phi_mux_res_3_028_phi_fu_457_p6 <= res_3_028_reg_453;
        end if; 
    end process;


    ap_phi_mux_res_4_026_phi_fu_471_p6_assign_proc : process(res_4_026_reg_467, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_4_026_phi_fu_471_p6 <= ap_const_lv16_13;
        else 
            ap_phi_mux_res_4_026_phi_fu_471_p6 <= res_4_026_reg_467;
        end if; 
    end process;


    ap_phi_mux_res_5_024_phi_fu_485_p6_assign_proc : process(res_5_024_reg_481, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_5_024_phi_fu_485_p6 <= ap_const_lv16_FFE3;
        else 
            ap_phi_mux_res_5_024_phi_fu_485_p6 <= res_5_024_reg_481;
        end if; 
    end process;


    ap_phi_mux_res_6_022_phi_fu_499_p6_assign_proc : process(res_6_022_reg_495, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_6_022_phi_fu_499_p6 <= ap_const_lv16_2E;
        else 
            ap_phi_mux_res_6_022_phi_fu_499_p6 <= res_6_022_reg_495;
        end if; 
    end process;


    ap_phi_mux_res_7_020_phi_fu_513_p6_assign_proc : process(res_7_020_reg_509, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_7_020_phi_fu_513_p6 <= ap_const_lv16_FFE4;
        else 
            ap_phi_mux_res_7_020_phi_fu_513_p6 <= res_7_020_reg_509;
        end if; 
    end process;


    ap_phi_mux_res_8_018_phi_fu_527_p6_assign_proc : process(res_8_018_reg_523, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_8_018_phi_fu_527_p6 <= ap_const_lv16_16;
        else 
            ap_phi_mux_res_8_018_phi_fu_527_p6 <= res_8_018_reg_523;
        end if; 
    end process;


    ap_phi_mux_res_9_016_phi_fu_541_p6_assign_proc : process(res_9_016_reg_537, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_res_9_016_phi_fu_541_p6 <= ap_const_lv16_FFE7;
        else 
            ap_phi_mux_res_9_016_phi_fu_541_p6 <= res_9_016_reg_537;
        end if; 
    end process;


    ap_phi_mux_w_index3_phi_fu_388_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, w_index3_reg_385, w_index_reg_3119, icmp_ln43_reg_3124, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_0))) then 
            ap_phi_mux_w_index3_phi_fu_388_p6 <= w_index_reg_3119;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln43_reg_3124 = ap_const_lv1_1)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_w_index3_phi_fu_388_p6 <= ap_const_lv4_0;
        else 
            ap_phi_mux_w_index3_phi_fu_388_p6 <= w_index3_reg_385;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_input_1_load_phi_reg_398 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_idle_pp0_0to1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_66_fu_2683_p2, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_0 <= add_ln55_66_fu_2683_p2;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_70_fu_2703_p2, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_1 <= add_ln55_70_fu_2703_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_10_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_106_fu_2883_p2, ap_return_10_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_10 <= add_ln55_106_fu_2883_p2;
        else 
            ap_return_10 <= ap_return_10_preg;
        end if; 
    end process;


    ap_return_11_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_110_fu_2903_p2, ap_return_11_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_11 <= add_ln55_110_fu_2903_p2;
        else 
            ap_return_11 <= ap_return_11_preg;
        end if; 
    end process;


    ap_return_12_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_114_fu_2923_p2, ap_return_12_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_12 <= add_ln55_114_fu_2923_p2;
        else 
            ap_return_12 <= ap_return_12_preg;
        end if; 
    end process;


    ap_return_13_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_118_fu_2943_p2, ap_return_13_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_13 <= add_ln55_118_fu_2943_p2;
        else 
            ap_return_13 <= ap_return_13_preg;
        end if; 
    end process;


    ap_return_14_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_122_fu_2963_p2, ap_return_14_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_14 <= add_ln55_122_fu_2963_p2;
        else 
            ap_return_14 <= ap_return_14_preg;
        end if; 
    end process;


    ap_return_15_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_126_fu_2987_p2, ap_return_15_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_15 <= add_ln55_126_fu_2987_p2;
        else 
            ap_return_15 <= ap_return_15_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_74_fu_2723_p2, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_2 <= add_ln55_74_fu_2723_p2;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_78_fu_2743_p2, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_3 <= add_ln55_78_fu_2743_p2;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_82_fu_2763_p2, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_4 <= add_ln55_82_fu_2763_p2;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_86_fu_2783_p2, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_5 <= add_ln55_86_fu_2783_p2;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_90_fu_2803_p2, ap_return_6_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_6 <= add_ln55_90_fu_2803_p2;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_94_fu_2823_p2, ap_return_7_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_7 <= add_ln55_94_fu_2823_p2;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_98_fu_2843_p2, ap_return_8_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_8 <= add_ln55_98_fu_2843_p2;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_3124_pp0_iter1_reg, add_ln55_102_fu_2863_p2, ap_return_9_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_3124_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_9 <= add_ln55_102_fu_2863_p2;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;

    empty_17_fu_652_p2 <= std_logic_vector(shift_right(unsigned(ap_phi_mux_input_1_load_phi_phi_fu_402_p4),to_integer(unsigned('0' & empty_fu_648_p1(31-1 downto 0)))));
    empty_18_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_cast_cast_fu_662_p4),1024));
    empty_19_fu_676_p2 <= std_logic_vector(shift_right(unsigned(ap_phi_mux_input_1_load_phi_phi_fu_402_p4),to_integer(unsigned('0' & empty_18_fu_672_p1(31-1 downto 0)))));
    empty_20_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_1_cast_cast_fu_686_p4),1024));
    empty_21_fu_700_p2 <= std_logic_vector(shift_right(unsigned(ap_phi_mux_input_1_load_phi_phi_fu_402_p4),to_integer(unsigned('0' & empty_20_fu_696_p1(31-1 downto 0)))));
    empty_22_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln56_2_cast_cast_cast_cast_cast_fu_710_p1),1024));
    empty_23_fu_718_p2 <= std_logic_vector(shift_right(unsigned(ap_phi_mux_input_1_load_phi_phi_fu_402_p4),to_integer(unsigned('0' & empty_22_fu_714_p1(31-1 downto 0)))));
    empty_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_640_p3),1024));
    icmp_ln43_fu_734_p2 <= "1" when (ap_phi_mux_w_index3_phi_fu_388_p6 = ap_const_lv4_F) else "0";

    input_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, input_1_ap_vld, ap_phi_mux_do_init_phi_fu_360_p6, ap_done_reg, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (ap_phi_mux_do_init_phi_fu_360_p6 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_1_blk_n <= input_1_ap_vld;
        else 
            input_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mul_ln55_100_fu_1873_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_101_fu_1903_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_102_fu_1933_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_103_fu_1963_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_104_fu_1993_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_105_fu_2023_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_106_fu_2053_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_107_fu_2083_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_108_fu_2113_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_109_fu_2143_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_110_fu_2173_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_111_fu_2203_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_112_fu_2233_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_113_fu_2263_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_114_fu_2293_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_115_fu_2323_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_116_fu_2353_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_117_fu_2383_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_118_fu_2413_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_119_fu_2443_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_120_fu_2473_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_121_fu_2503_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_122_fu_2533_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_123_fu_2563_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_124_fu_2593_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_125_fu_2623_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_64_fu_784_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_65_fu_817_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_66_fu_853_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_67_fu_883_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_68_fu_913_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_69_fu_943_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_70_fu_973_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_71_fu_1003_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_72_fu_1033_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_73_fu_1063_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_74_fu_1093_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_75_fu_1123_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_76_fu_1153_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_77_fu_1183_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_78_fu_1213_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_79_fu_1243_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_80_fu_1273_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_81_fu_1303_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_82_fu_1333_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_83_fu_1363_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_84_fu_1393_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_85_fu_1423_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_86_fu_1453_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_87_fu_1483_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_88_fu_1513_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_89_fu_1543_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_90_fu_1573_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_91_fu_1603_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_92_fu_1633_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_93_fu_1663_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_94_fu_1693_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_95_fu_1723_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_96_fu_1753_p1 <= sext_ln73_65_fu_781_p1(16 - 1 downto 0);
    mul_ln55_97_fu_1783_p1 <= sext_ln73_67_fu_814_p1(16 - 1 downto 0);
    mul_ln55_98_fu_1813_p1 <= sext_ln73_69_fu_847_p1(16 - 1 downto 0);
    mul_ln55_99_fu_1843_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
    mul_ln55_fu_751_p1 <= sext_ln73_63_fu_748_p1(16 - 1 downto 0);
        sext_ln55_3_fu_2969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln55_124_reg_3443),16));

        sext_ln73_63_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_reg_3093),26));

        sext_ln73_65_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_1_reg_3103),26));

        sext_ln73_67_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_2_reg_3108),26));

        sext_ln73_69_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(a_3_reg_3113),26));

    shl_ln_fu_640_p3 <= (ap_phi_mux_w_index3_phi_fu_388_p6 & ap_const_lv4_0);
    tmp_fu_2639_p4 <= w2_85_q0(1016 downto 1008);
    w2_85_address0 <= zext_ln43_fu_635_p1(4 - 1 downto 0);

    w2_85_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_85_ce0 <= ap_const_logic_1;
        else 
            w2_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_100_fu_1889_p4 <= w2_85_q0(623 downto 608);
    w_101_fu_1919_p4 <= w2_85_q0(639 downto 624);
    w_102_fu_1949_p4 <= w2_85_q0(655 downto 640);
    w_103_fu_1979_p4 <= w2_85_q0(671 downto 656);
    w_104_fu_2009_p4 <= w2_85_q0(687 downto 672);
    w_105_fu_2039_p4 <= w2_85_q0(703 downto 688);
    w_106_fu_2069_p4 <= w2_85_q0(719 downto 704);
    w_107_fu_2099_p4 <= w2_85_q0(735 downto 720);
    w_108_fu_2129_p4 <= w2_85_q0(751 downto 736);
    w_109_fu_2159_p4 <= w2_85_q0(767 downto 752);
    w_110_fu_2189_p4 <= w2_85_q0(783 downto 768);
    w_111_fu_2219_p4 <= w2_85_q0(799 downto 784);
    w_112_fu_2249_p4 <= w2_85_q0(815 downto 800);
    w_113_fu_2279_p4 <= w2_85_q0(831 downto 816);
    w_114_fu_2309_p4 <= w2_85_q0(847 downto 832);
    w_115_fu_2339_p4 <= w2_85_q0(863 downto 848);
    w_116_fu_2369_p4 <= w2_85_q0(879 downto 864);
    w_117_fu_2399_p4 <= w2_85_q0(895 downto 880);
    w_118_fu_2429_p4 <= w2_85_q0(911 downto 896);
    w_119_fu_2459_p4 <= w2_85_q0(927 downto 912);
    w_120_fu_2489_p4 <= w2_85_q0(943 downto 928);
    w_121_fu_2519_p4 <= w2_85_q0(959 downto 944);
    w_122_fu_2549_p4 <= w2_85_q0(975 downto 960);
    w_123_fu_2579_p4 <= w2_85_q0(991 downto 976);
    w_124_fu_2609_p4 <= w2_85_q0(1007 downto 992);
    w_63_fu_767_p4 <= w2_85_q0(31 downto 16);
    w_64_fu_800_p4 <= w2_85_q0(47 downto 32);
    w_65_fu_833_p4 <= w2_85_q0(63 downto 48);
    w_66_fu_869_p4 <= w2_85_q0(79 downto 64);
    w_67_fu_899_p4 <= w2_85_q0(95 downto 80);
    w_68_fu_929_p4 <= w2_85_q0(111 downto 96);
    w_69_fu_959_p4 <= w2_85_q0(127 downto 112);
    w_70_fu_989_p4 <= w2_85_q0(143 downto 128);
    w_71_fu_1019_p4 <= w2_85_q0(159 downto 144);
    w_72_fu_1049_p4 <= w2_85_q0(175 downto 160);
    w_73_fu_1079_p4 <= w2_85_q0(191 downto 176);
    w_74_fu_1109_p4 <= w2_85_q0(207 downto 192);
    w_75_fu_1139_p4 <= w2_85_q0(223 downto 208);
    w_76_fu_1169_p4 <= w2_85_q0(239 downto 224);
    w_77_fu_1199_p4 <= w2_85_q0(255 downto 240);
    w_78_fu_1229_p4 <= w2_85_q0(271 downto 256);
    w_79_fu_1259_p4 <= w2_85_q0(287 downto 272);
    w_80_fu_1289_p4 <= w2_85_q0(303 downto 288);
    w_81_fu_1319_p4 <= w2_85_q0(319 downto 304);
    w_82_fu_1349_p4 <= w2_85_q0(335 downto 320);
    w_83_fu_1379_p4 <= w2_85_q0(351 downto 336);
    w_84_fu_1409_p4 <= w2_85_q0(367 downto 352);
    w_85_fu_1439_p4 <= w2_85_q0(383 downto 368);
    w_86_fu_1469_p4 <= w2_85_q0(399 downto 384);
    w_87_fu_1499_p4 <= w2_85_q0(415 downto 400);
    w_88_fu_1529_p4 <= w2_85_q0(431 downto 416);
    w_89_fu_1559_p4 <= w2_85_q0(447 downto 432);
    w_90_fu_1589_p4 <= w2_85_q0(463 downto 448);
    w_91_fu_1619_p4 <= w2_85_q0(479 downto 464);
    w_92_fu_1649_p4 <= w2_85_q0(495 downto 480);
    w_93_fu_1679_p4 <= w2_85_q0(511 downto 496);
    w_94_fu_1709_p4 <= w2_85_q0(527 downto 512);
    w_95_fu_1739_p4 <= w2_85_q0(543 downto 528);
    w_96_fu_1769_p4 <= w2_85_q0(559 downto 544);
    w_97_fu_1799_p4 <= w2_85_q0(575 downto 560);
    w_98_fu_1829_p4 <= w2_85_q0(591 downto 576);
    w_99_fu_1859_p4 <= w2_85_q0(607 downto 592);
    w_fu_740_p1 <= w2_85_q0(16 - 1 downto 0);
    w_index_fu_728_p2 <= std_logic_vector(unsigned(ap_phi_mux_w_index3_phi_fu_388_p6) + unsigned(ap_const_lv4_1));
    zext_ln43_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index3_phi_fu_388_p6),64));
end behav;
