Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Assigned Driver tmrctr 1.00.b for instance opb_timer_0

opb_timer_0 has been added to the project

Warning - opb_intc_0 port Intr width [2] does not match Push_Buttons_4bit_IP2INTC_Irpt&opb_timer_0_Interrupt [3]

Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cntlr_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tcl ...


Sourcing tcl file C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.tcl ...



Overriding IP level properties ...

bram_block (plb_bram_if_cntlr_1_bram) - C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p

opb_timer (opb_timer_0) - C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mpd line 36 - tool overriding c_family value nofamily to virtex2p

opb_intc (opb_intc_0) - C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd line 38 - tool overriding c_family value virtex2 to virtex2p

jtagppc_cntlr (jtagppc_0) - C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 

bram_block (isocm_bram) - C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p

bram_block (dsocm_bram) - C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p

dcm_module (dcm_0) - C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

opb_gpio (push_buttons_4bit) - C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd line 42 - tool overriding c_family value virtex2 to virtex2p

opb_gpio (leds_4bit) - C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd line 42 - tool overriding c_family value virtex2 to virtex2p

Address Map for Processor ppc405_1

Address Map for Processor ppc405_0

  (0x00000000-0x0001ffff) plb_bram_if_cntlr_1	plb

  (0x21800000-0x2180ffff) docm_cntlr	docm

  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb

  (0x40020000-0x4002ffff) Push_Buttons_4bit	plb->plb2opb->opb

  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb

  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb

  (0xfffe0000-0xffffffff) iocm_cntlr	iocm

WARNING:MDT - plb2opb_bridge (plb2opb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 129 - ADDRESS specified by PARAMETER C_RNG0_BASEADDR is ignored

Address Map for Processor ppc405_1

Address Map for Processor ppc405_0

  (0x00000000-0x0001ffff) plb_bram_if_cntlr_1	plb

  (0x21800000-0x2180ffff) docm_cntlr	docm

  (0xfffe0000-0xffffffff) iocm_cntlr	iocm

WARNING:MDT - plb2opb_bridge (plb2opb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 129 - ADDRESS specified by PARAMETER C_RNG0_BASEADDR is ignored

Address Map for Processor ppc405_1

Address Map for Processor ppc405_0

  (0x00000000-0x0000ffff) docm_cntlr	docm

  (0x00000000-0x0001ffff) plb_bram_if_cntlr_1	plb

  (0x00000000-0x0001ffff) iocm_cntlr	iocm

INFO:MDT - Trying to assign some memory to PowerPC reset address.

INFO:MDT - PowerPC reset address is set to plb_bram_if_cntlr_1.

INFO:MDT - Trying to assign some big memory to address 0x0.

INFO:MDT - Address 0x0 is set to iocm_cntlr.

INFO:MDT - Standard address map is applied.

Address Map for Processor ppc405_1

Address Map for Processor ppc405_0

  (0x00000000-0x0001ffff) iocm_cntlr	iocm

  (0x21800000-0x2180ffff) docm_cntlr	docm

  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb

  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb

  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb

  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb

  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb

  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb

INFO:MDT - Address map generated successfully.

Address generator neglects the following cores because they are not connecting to an addressable bus:ppc405_1


Copied C:/EDK/data/xflow/bitgen.ut to etc directory

At Local date and time: Wed Jan 24 09:15:21 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

At Local date and time: Wed Jan 24 09:15:22 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

At Local date and time: Wed Jan 24 09:15:24 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...



























****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp70ff1517-6 -lang vhdl -lp C:/localhome/chunter/user_repo/  system.mhs























Release Xilinx EDK 8.2.01 - platgen EDK_Im_Sp1.3
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.










Command Line: platgen -p xc2vp70ff1517-6 -lang vhdl -lp
C:/localhome/chunter/user_repo/ system.mhs 

Parse system.mhs ...

Read MPD definitions ...








Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...




Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...




Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...




Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp70
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to virtex2p
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_ISARCVALUE value 0x30 to 0x00
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 2
dsocm_v10 (docm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dsocm_v10_v2_00_a\data\dsocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_DSARCVALUE value 0x31 to 0x21
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x10000
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000011



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...

Check platform configuration ...
isocm_v10 (iocm) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 78 -
1 master(s) : 1 slave(s)
dsocm_v10 (docm) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 103
- 1 master(s) : 1 slave(s)
plb_v34 (plb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 126 - 2
master(s) : 2 slave(s)
opb_v20 (opb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 135 - 1
master(s) : 5 slave(s)

Check port drivers...


Performing Clock DRCs...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (isocm_bram) - C:\localhome\chunter\EDK\interruptTester\system.mhs
line 96 - elaborating IP


bram_block (dsocm_bram) - C:\localhome\chunter\EDK\interruptTester\system.mhs
line 120 - elaborating IP


bram_block (plb_bram_if_cntlr_1_bram) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 207 - elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 1.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...














Done!

At Local date and time: Wed Jan 24 09:20:45 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp70ff1517-6 -lang vhdl -lp C:/localhome/chunter/user_repo/  system.mhs



Release Xilinx EDK 8.2.01 - platgen EDK_Im_Sp1.3
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp70ff1517-6 -lang vhdl -lp
C:/localhome/chunter/user_repo/ system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp70
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to virtex2p
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_ISARCVALUE value 0x30 to 0x00
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 2
dsocm_v10 (docm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dsocm_v10_v2_00_a\data\dsocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_DSARCVALUE value 0x31 to 0x21
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x10000
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000


opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000011

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...

Check platform configuration ...
isocm_v10 (iocm) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 78 -
1 master(s) : 1 slave(s)
dsocm_v10 (docm) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 103
- 1 master(s) : 1 slave(s)
plb_v34 (plb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 126 - 2
master(s) : 2 slave(s)
opb_v20 (opb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 135 - 1
master(s) : 5 slave(s)

Check port drivers...


Performing Clock DRCs...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (isocm_bram) - C:\localhome\chunter\EDK\interruptTester\system.mhs
line 96 - elaborating IP


bram_block (dsocm_bram) - C:\localhome\chunter\EDK\interruptTester\system.mhs
line 120 - elaborating IP


bram_block (plb_bram_if_cntlr_1_bram) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 207 - elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 1.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
ppc405_0_wrapper (ppc405_0) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 28 - Running XST
synthesis


ppc405_1_wrapper (ppc405_1) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 49 - Running XST
synthesis


jtagppc_0_wrapper (jtagppc_0) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 55 - Running XST
synthesis


reset_block_wrapper (reset_block) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 62 - Running XST
synthesis


iocm_wrapper (iocm) - C:\localhome\chunter\EDK\interruptTester\system.mhs line
78 - Running XST synthesis


iocm_cntlr_wrapper (iocm_cntlr) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 86 - Running XST
synthesis


isocm_bram_wrapper (isocm_bram) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 96 - Running XST
synthesis


docm_wrapper (docm) - C:\localhome\chunter\EDK\interruptTester\system.mhs line
103 - Running XST synthesis


docm_cntlr_wrapper (docm_cntlr) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 111 - Running XST
synthesis


dsocm_bram_wrapper (dsocm_bram) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 120 - Running XST
synthesis


plb_wrapper (plb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 126
- Running XST synthesis


opb_wrapper (opb) - C:\localhome\chunter\EDK\interruptTester\system.mhs line 135
- Running XST synthesis


plb2opb_wrapper (plb2opb) - C:\localhome\chunter\EDK\interruptTester\system.mhs
line 143 - Running XST synthesis


leds_4bit_wrapper (leds_4bit) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 154 - Running XST
synthesis


push_buttons_4bit_wrapper (push_buttons_4bit) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 167 - Running XST
synthesis


rs232_wrapper (rs232) - C:\localhome\chunter\EDK\interruptTester\system.mhs line
182 - Running XST synthesis


plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 197 - Running XST
synthesis


plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 207 - Running XST
synthesis


opb_intc_0_wrapper (opb_intc_0) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 213 - Running XST
synthesis


dcm_0_wrapper (dcm_0) - C:\localhome\chunter\EDK\interruptTester\system.mhs line
223 - Running XST synthesis


opb_timer_0_wrapper (opb_timer_0) -
C:\localhome\chunter\EDK\interruptTester\system.mhs line 243 - Running XST
synthesis



Running NGCBUILD ...

Rebuilding cache ...
Total run time: 339.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 8.2.01i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp70ff1517-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/localhome/chunter/EDK/interruptTester/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).



Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/localhome/chunter/EDK/interruptTester/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Loading device for application Rf_Device from file '2vp70.nph' in environment c:\Xilinx.


Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/iocm_wrapper.ngc>.


Reading core <../implementation/iocm_cntlr_wrapper.ngc>.


Reading core <../implementation/isocm_bram_wrapper.ngc>.


Reading core <../implementation/docm_wrapper.ngc>.


Reading core <../implementation/docm_cntlr_wrapper.ngc>.


Reading core <../implementation/dsocm_bram_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/push_buttons_4bit_wrapper.ngc>.


Reading core <../implementation/rs232_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <iocm_wrapper> for timing and area information for instance <iocm>.
Loading core <iocm_cntlr_wrapper> for timing and area information for instance <iocm_cntlr>.
Loading core <isocm_bram_wrapper> for timing and area information for instance <isocm_bram>.
Loading core <docm_wrapper> for timing and area information for instance <docm>.


Loading core <docm_cntlr_wrapper> for timing and area information for instance <docm_cntlr>.
Loading core <dsocm_bram_wrapper> for timing and area information for instance <dsocm_bram>.
Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <push_buttons_4bit_wrapper> for timing and area information for instance <push_buttons_4bit>.
Loading core <rs232_wrapper> for timing and area information for instance <rs232>.
Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...

Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 


INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 


INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 


INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 


PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2228
#      GND                         : 17
#      INV                         : 47
#      LUT1                        : 32
#      LUT2                        : 260
#      LUT2_D                      : 8
#      LUT2_L                      : 3
#      LUT3                        : 218
#      LUT3_D                      : 9
#      LUT3_L                      : 10
#      LUT4                        : 996
#      LUT4_D                      : 29
#      LUT4_L                      : 28
#      MUXCY                       : 261
#      MUXCY_L                     : 79
#      MUXF5                       : 71
#      MUXF6                       : 1
#      VCC                         : 16
#      XORCY                       : 143
# FlipFlops/Latches                : 1574
#      FD                          : 105
#      FD_1                        : 5
#      FDC                         : 16
#      FDCE                        : 9
#      FDCPE                       : 4
#      FDE                         : 12
#      FDP                         : 5
#      FDPE                        : 7
#      FDR                         : 620
#      FDRE                        : 658
#      FDRS                        : 18
#      FDRSE                       : 87
#      FDS                         : 17
#      FDSE                        : 11
# RAMS                             : 270
#      RAM16X1D                    : 110
#      RAMB16_S1_S1                : 160
# Shift Registers                  : 67
#      SRL16                       : 48
#      SRL16E                      : 19
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 12
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------

Selected Device : 2vp70ff1517-6 

 Number of Slices:                    1632  out of  33088     4%  
 Number of Slice Flip Flops:          1574  out of  66176     2%  
 Number of 4 input LUTs:              1927  out of  66176     2%  
    Number used as logic:             1640
    Number used as Shift registers:     67
    Number used as RAMs:               220
 Number of IOs:                         12
 Number of bonded IOBs:                 12  out of    964     1%  
 Number of BRAMs:                      160  out of    328    48%  
 Number of GCLKs:                        3  out of     16    18%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         1  out of      8    12%  




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
sys_clk_pin                        | dcm_0/Using_Virtex.DCM_INST:CLK2X| 1     |
net_gnd0                           | NONE(ppc405_1/ppc405_1/PPC405_i) | 97    |
sys_clk_pin                        | dcm_0/Using_Virtex.DCM_INST:CLKDV| 1911  |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
Control Signal                                                                                                    | Buffer(FF name)                                                                 | Load  |
------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                   | NONE(rs232/rs232/OPB_UARTLITE_Core_I/enable_interrupts)                         | 34    |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)| NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                 | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                        | NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                 | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                  | NONE(plb2opb/plb2opb/I_A_side_Reg)                                              | 1     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                      | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                         | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                    | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                           | 1     |
rs232/rs232/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232/rs232/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                    | NONE(rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)| 1     |
reset_block/Bus_Struct_Reset<0>(reset_block/reset_block/Bus_Struct_Reset_0:Q)                                     | NONE(docm_cntlr/docm_cntlr/S_DSOCMRWCOMPLETE)                                   | 1     |
rs232/rs232/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232/rs232/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                    | NONE(rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)| 1     |
------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.610ns (Maximum Frequency: 216.920MHz)
   Minimum input arrival time before clock: 2.054ns
   Maximum output required time after clock: 3.615ns


   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 4.610ns (frequency: 216.920MHz)
  Total number of paths / destination ports: 53966 / 5949
-------------------------------------------------------------------------
Delay:               2.305ns (Levels of Logic = 1)
  Source:            ppc405_0/ppc405_0/PPC405_i (CPU)
  Destination:       reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2 (FF)
  Source Clock:      sys_clk_pin rising 2.0X
  Destination Clock: sys_clk_pin rising 0.5X

  Data Path: ppc405_0/ppc405_0/PPC405_i to reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405:CPMC405CLOCK->C405RSTCHIPRESETREQ    1   1.508   0.390  ppc405_0/PPC405_i (C405RSTCHIPRESETREQ)
     end scope: 'ppc405_0'
     begin scope: 'reset_block'
     SRL16:D                   0.407          reset_block/SEQ/Mshreg_chip_Reset_Req_d2
    ----------------------------------------
    Total                      2.305ns (1.915ns logic, 0.390ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.054ns (Levels of Logic = 3)
  Source:            fpga_0_Push_Buttons_4bit_GPIO_in_pin<0> (PAD)
  Destination:       push_buttons_4bit/push_buttons_4bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I (FF)
  Destination Clock: sys_clk_pin rising 0.5X

  Data Path: fpga_0_Push_Buttons_4bit_GPIO_in_pin<0> to push_buttons_4bit/push_buttons_4bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_0_Push_Buttons_4bit_GPIO_in_pin_0_IBUF (fpga_0_Push_Buttons_4bit_GPIO_in_pin_0_IBUF)
     begin scope: 'push_buttons_4bit'
     LUT2:I0->O            1   0.313   0.000  push_buttons_4bit/gpio_core_1/Mxor_gpio_data_in_xor<0>_Result1 (push_buttons_4bit/gpio_core_1/gpio_data_in_xor<0>)
     FDR:D                     0.234          push_buttons_4bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I
    ----------------------------------------
    Total                      2.054ns (1.466ns logic, 0.588ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX (FF)
  Destination:       fpga_0_RS232_TX_pin (PAD)
  Source Clock:      sys_clk_pin rising 0.5X

  Data Path: rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX to fpga_0_RS232_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX (TX)
     end scope: 'rs232'
     OBUF:I->O                 2.851          fpga_0_RS232_TX_pin_OBUF (fpga_0_RS232_TX_pin)
    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)


                                       (89.2% logic, 10.8% route)

=========================================================================


CPU : 83.56 / 83.66 s | Elapsed : 84.00 / 84.00 s
 
--> 

Total memory usage is 255236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   15 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp70ff1517-6 -implement xflow.opt system.ngc


Release 8.2.01i - Xflow I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp70ff1517-6 -implement xflow.opt system.ngc 


.... Copying flowfile c:/Xilinx/xilinx/data/fpga.flw into working directory
C:/localhome/chunter/EDK/interruptTester/implementation 

Using Flow File:
C:/localhome/chunter/EDK/interruptTester/implementation/fpga.flw 
Using Option File(s): 
 C:/localhome/chunter/EDK/interruptTester/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp70ff1517-6 -nt timestamp -bm system.bmm
"C:/localhome/chunter/EDK/interruptTester/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#


Release 8.2.01i - ngdbuild I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp70ff1517-6 -nt timestamp -bm system.bmm
C:/localhome/chunter/EDK/interruptTester/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
'C:/localhome/chunter/EDK/interruptTester/implementation/system.ngc' ...


Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/ppc405_0_wrapper.ngc"..
.


Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/ppc405_1_wrapper.ngc"..
.
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/jtagppc_0_wrapper.ngc".
..
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/reset_block_wrapper.ngc
"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/iocm_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/iocm_cntlr_wrapper.ngc"
...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/isocm_bram_wrapper.ngc"
...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/docm_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/docm_cntlr_wrapper.ngc"
...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/dsocm_bram_wrapper.ngc"
...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/plb_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/opb_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/plb2opb_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/leds_4bit_wrapper.ngc".
..
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/push_buttons_4bit_wrapp
er.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/rs232_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/plb_bram_if_cntlr_1_wra
pper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/plb_bram_if_cntlr_1_bra
m_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/opb_intc_0_wrapper.ngc"
...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/dcm_0_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interruptTester/implementation/opb_timer_0_wrapper.ngc
"...



Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK2X: TS_dcm_0_dcm_0_CLK2X_BUF=PERIOD dcm_0_dcm_0_CLK2X_BUF TS_sys_clk_pin/2
HIGH 50%
   CLKDV: TS_dcm_0_dcm_0_CLKDV_BUF=PERIOD dcm_0_dcm_0_CLKDV_BUF TS_sys_clk_pin*2
HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG

_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconne

cted output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unco

nnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 125

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 8.2.01i - Map I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Using target part "2vp70ff1517-6".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Number of Slice Flip Flops:       1,313 out of  66,176    1%
  Number of 4 input LUTs:           1,229 out of  66,176    1%
Logic Distribution:
  Number of occupied Slices:        1,324 out of  33,088    4%
  Number of Slices containing only related logic:   1,324 out of   1,324  100%
  Number of Slices containing unrelated logic:          0 out of   1,324    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,547 out of  66,176    2%
  Number used as logic:             1,229
  Number used as a route-thru:         41
  Number used for Dual Port RAMs:     210
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      67

  Number of bonded IOBs:               12 out of     964    1%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:               160 out of     328   48%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  10,543,197
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  288 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol std system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.01i - par I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp70.nph' in environment c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp70, package ff1517, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-08-18".


Device Utilization Summary:

   Number of BUFGMUXs                  3 out of 16     18%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 964     1%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                 160 out of 328    48%
   Number of SLICEs                 1324 out of 33088   4%


Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 


Starting Placer

Phase 1.1


Phase 1.1 (Checksum:98ea3f) REAL time: 14 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 14 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 14 secs 

Phase 4.2


.


Phase 4.2 (Checksum:26259fc) REAL time: 27 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 27 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 28 secs 

Phase 8.8
...................


......
....

..............

..


......


......


...
Phase 8.8 (Checksum:1231827) REAL time: 41 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 41 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 55 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 55 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 56 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 56 secs 



Writing design to file system.ncd


Total REAL time to Placer completion: 1 mins 
Total CPU time to Placer completion: 58 secs 

Starting Router



Phase 1: 16950 unrouted;       REAL time: 1 mins 39 secs 



Phase 2: 14247 unrouted;       REAL time: 1 mins 41 secs 



Phase 3: 2197 unrouted;       REAL time: 1 mins 57 secs 

Phase 4: 2197 unrouted; (0)      REAL time: 1 mins 57 secs 



Phase 5: 2197 unrouted; (0)      REAL time: 1 mins 57 secs 

Phase 6: 2197 unrouted; (0)      REAL time: 1 mins 58 secs 



Phase 7: 0 unrouted; (0)      REAL time: 2 mins 5 secs 



Phase 8: 0 unrouted; (0)      REAL time: 2 mins 9 secs 




Total REAL time to Router completion: 2 mins 10 secs 
Total CPU time to Router completion: 2 mins 7 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dsocm_porta_BRAM_Clk |              |      |      |            |             |
|                     |     BUFGMUX2P| No   | 1201 |  0.819     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s |     BUFGMUX0P| No   |    1 |  0.000     |  1.845      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  4.137     |  7.939      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of
                                            |            |            | Levels | Slack      |errors   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK2X_BUF = PERIOD TIMEGRP | 5.000ns    | 3.541ns    | 1      | 1.459ns    | 0       
   "dcm_0_dcm_0_CLK2X_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin / 2 HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKDV_BUF = PERIOD TIMEGRP | 20.000ns   | 15.624ns   | 0      | 4.376ns    | 0       
   "dcm_0_dcm_0_CLKDV_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin * 2 HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A    | N/A        | N/A     
  pin" 10 ns HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | N/A        | 4.342ns    | 1      | N/A        | N/A     
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 2 mins 14 secs 
Total CPU time to PAR completion: 2 mins 11 secs 

Peak Memory Usage:  370 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.01i - Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp70.nph' in environment
c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp70, package ff1517, speed -6


--------------------------------------------------------------------------------
Release 8.2.01i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp70,-6 (PRODUCTION 1.92 2006-08-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 45548 paths, 0 nets, and 13394 connections

Design statistics:
   Minimum period:  15.624ns (Maximum frequency:  64.004MHz)


Analysis completed Wed Jan 24 09:31:02 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 11 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 8.2.01i - Bitgen I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp70.nph' in environment
c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp70, package ff1517, speed -6


Opened constraints file system.pcf.

Wed Jan 24 09:31:09 2007



Running DRC.


WARNING:PhysDesignRules:367 - The signal <isocm_bram/isocm_bram/BRAM_Clk_B> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <isocm_bram/isocm_bram/BRAM_Rst_B> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp70ff1517-6 -lp C:/localhome/chunter/user_repo/ system.mss


libgen
Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp70ff1517-6 -lp
C:/localhome/chunter/user_repo/ system.mss 



Output Directory (-od)		: C:\localhome\chunter\EDK\interruptTester\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp70
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to virtex2p
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_ISARCVALUE value 0x30 to 0x00
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 2
dsocm_v10 (docm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dsocm_v10_v2_00_a\data\dsocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_DSARCVALUE value 0x31 to 0x21
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x10000
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000011



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb
  - opb
  - LEDs_4Bit
  - Push_Buttons_4bit
  - RS232
  - opb_intc_0
  - opb_timer_0
  - plb_bram_if_cntlr_1
  - docm_cntlr
  - iocm_cntlr
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\standalone_v1_00_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\plbarb_v1_01_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\gpio_v2_01_a\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\uartlite_v1_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\intc_v1_00_c\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling opbarb


Compiling gpio


Compiling uartlite


Compiling intc


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in C:\localhome\chunter\EDK\interruptTester\ppc405_0\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_1\libsrc\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_1\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in C:\localhome\chunter\EDK\interruptTester\ppc405_1\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
    -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size TestApp_Memory/executable.elf 


   text	   data	    bss	    dec	    hex	filename
   4662	    824	   8240	  13726	   359e	TestApp_Memory/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 TestApp_Memory/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc405_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Wed Jan 24 10:07:06 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `pb_int_handler':
src/interruptTester.h:14: error: `Xuint32' undeclared (first use in this function)
src/interruptTester.h:14: error: (Each undeclared identifier is reported only once
src/interruptTester.h:14: error: for each function it appears in.)
src/interruptTester.h:14: error: parse error before "dsr"
src/interruptTester.h:15: error: `XStatus' undeclared (first use in this function)
src/interruptTester.h:18: error: `dsr' undeclared (first use in this function)
src/interruptTester.h:18: error: `XPAR_PUSH_BUTTONS_4BIT_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:42: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h: In function `main':
src/interruptTester.h:51: error: `XTmrCtr' undeclared (first use in this function)
src/interruptTester.h:51: error: parse error before "myTimer"
src/interruptTester.h:54: error: `XPAR_LEDS_4BIT_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:57: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:57: error: `XPAR_PUSH_BUTTONS_4BIT_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:59: error: `XPAR_PUSH_BUTTONS_4BIT_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:62: error: `XGPIO_IR_CH1_MASK' undeclared (first use in this function)
src/interruptTester.h:67: error: `XPAR_OPB_INTC_0_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:67: error: `XIN_SVC_ALL_ISRS_OPTION' undeclared (first use in this function)
src/interruptTester.h:70: error: `XPAR_OPB_INTC_0_OPB_TIMER_0_INTERRUPT_INTR' undeclared (first use in this function)
src/interruptTester.h:70: error: `XInterruptHandler' undeclared (first use in this function)
src/interruptTester.h:70: error: parse error before "timer_a_int_handler"
src/interruptTester.h:76: error: `myTimer' undeclared (first use in this function)
src/interruptTester.h:76: error: `XPAR_OPB_TIMER_1_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:79: error: `Xuint8' undeclared (first use in this function)
src/interruptTester.h:79: error: parse error before numeric constant
src/interruptTester.h:83: error: `XTmrCtr_Handler' undeclared (first use in this function)
src/interruptTester.h:83: error: parse error before "timer_a_int_handler"
src/interruptTester.h:86: error: `XPAR_OPB_INTC_0_PUSH_BUTTONS_4BIT_IP2INTC_IRPT_INTR' undeclared (first use in this function)
src/interruptTester.h:86: error: parse error before "pb_int_handler"
src/interruptTester.h:89: error: `XPAR_OPB_TIMER_0_INTERRUPT_MASK' undeclared (first use in this function)
src/interruptTester.h:92: error: `XPAR_PUSH_BUTTONS_4BIT_IP2INTC_IRPT_MASK' undeclared (first use in this function)
src/interruptTester.h:95: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.h:100: error: parse error before numeric constant
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:07:40 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `pb_int_handler':
src/interruptTester.h:17: error: `Xuint32' undeclared (first use in this function)
src/interruptTester.h:17: error: (Each undeclared identifier is reported only once
src/interruptTester.h:17: error: for each function it appears in.)
src/interruptTester.h:17: error: parse error before "dsr"
src/interruptTester.h:18: error: `XStatus' undeclared (first use in this function)
src/interruptTester.h:21: error: `dsr' undeclared (first use in this function)
src/interruptTester.h:45: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h: In function `main':
src/interruptTester.h:54: error: `XTmrCtr' undeclared (first use in this function)
src/interruptTester.h:54: error: parse error before "myTimer"
src/interruptTester.h:60: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:65: error: `XGPIO_IR_CH1_MASK' undeclared (first use in this function)
src/interruptTester.h:70: error: `XIN_SVC_ALL_ISRS_OPTION' undeclared (first use in this function)
src/interruptTester.h:73: error: `XInterruptHandler' undeclared (first use in this function)
src/interruptTester.h:73: error: parse error before "timer_a_int_handler"
src/interruptTester.h:79: error: `myTimer' undeclared (first use in this function)
src/interruptTester.h:79: error: `XPAR_OPB_TIMER_1_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:82: error: `Xuint8' undeclared (first use in this function)
src/interruptTester.h:82: error: parse error before numeric constant
src/interruptTester.h:86: error: `XTmrCtr_Handler' undeclared (first use in this function)
src/interruptTester.h:86: error: parse error before "timer_a_int_handler"
src/interruptTester.h:89: error: parse error before "pb_int_handler"
src/interruptTester.h:98: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.h:103: error: parse error before numeric constant
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:08:46 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h:15:22: sys/intr.h: No such file or directory
In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `pb_int_handler':
src/interruptTester.h:52: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:52: error: (Each undeclared identifier is reported only once
src/interruptTester.h:52: error: for each function it appears in.)
src/interruptTester.h: In function `main':
src/interruptTester.h:67: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:80: error: `XPAR_OPB_TIMER_1_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:86: error: `XPAR_OPB_TIMER_1_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:105: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.h:110: error: `clocks' undeclared (first use in this function)


make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:09:20 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h:15:18: intr.h: No such file or directory
In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `pb_int_handler':
src/interruptTester.h:52: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:52: error: (Each undeclared identifier is reported only once
src/interruptTester.h:52: error: for each function it appears in.)
src/interruptTester.h: In function `main':
src/interruptTester.h:67: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:80: error: `XPAR_OPB_TIMER_1_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:86: error: `XPAR_OPB_TIMER_1_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:105: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.h:110: error: `clocks' undeclared (first use in this function)
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:09:38 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

At Local date and time: Wed Jan 24 10:09:39 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...







Done!

At Local date and time: Wed Jan 24 10:09:51 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `pb_int_handler':
src/interruptTester.h:51: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:51: error: (Each undeclared identifier is reported only once
src/interruptTester.h:51: error: for each function it appears in.)
src/interruptTester.h: In function `main':
src/interruptTester.h:66: error: `Gpio' undeclared (first use in this function)
src/interruptTester.h:79: error: `XPAR_OPB_TIMER_1_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:85: error: `XPAR_OPB_TIMER_1_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:104: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.h:109: error: `clocks' undeclared (first use in this function)
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:10:53 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `main':
src/interruptTester.h:81: error: `XPAR_OPB_TIMER_1_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:81: error: (Each undeclared identifier is reported only once
src/interruptTester.h:81: error: for each function it appears in.)
src/interruptTester.h:87: error: `XPAR_OPB_TIMER_1_DEVICE_ID' undeclared (first use in this function)
src/interruptTester.h:106: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.h:111: error: `clocks' undeclared (first use in this function)
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:12:17 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


In file included from src/interruptTester.c:10:
src/interruptTester.h: In function `main':
src/interruptTester.h:97: error: `XPAR_OPB_TIMER_1_BASEADDR' undeclared (first use in this function)
src/interruptTester.h:97: error: (Each undeclared identifier is reported only once
src/interruptTester.h:97: error: for each function it appears in.)
src/interruptTester.h:111: error: `clocks' undeclared (first use in this function)
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:14:41 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:111: error: `clocks' undeclared (first use in this function)
src/interruptTester.c:111: error: (Each undeclared identifier is reported only once
src/interruptTester.c:111: error: for each function it appears in.)


src/interruptTester.c: In function `main':
src/interruptTester.c:111: error: `clocks' undeclared (first use in this function)
src/interruptTester.c:111: error: (Each undeclared identifier is reported only once
src/interruptTester.c:111: error: for each function it appears in.)
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:15:55 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccNajUXD.o(.text+0x0): In function `pb_int_handler':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:24: multiple definition of `pb_int_handler'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccTvvQqm.o(.text+0x0):/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:24: first defined here
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccNajUXD.o(.text+0xbc): In function `timer_a_int_handler':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:58: multiple definition of `timer_a_int_handler'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccTvvQqm.o(.text+0xbc):/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:58: first defined here
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccNajUXD.o(.text+0xe4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:62: multiple definition of `main'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccTvvQqm.o(.text+0xe4):/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:62: first defined here
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccTvvQqm.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:111: undefined reference to `TmrCtr_SetResetValue'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccNajUXD.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:111: undefined reference to `TmrCtr_SetResetValue'
collect2: ld returned 1 exit status


make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:17:20 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make swclean; exit;" started...

rm -rf ppc405_0/lib/
rm -rf ppc405_1/lib/
rm -f interruptTester/executable.elf 





Done!

At Local date and time: Wed Jan 24 10:17:29 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp70ff1517-6 -lp C:/localhome/chunter/user_repo/ system.mss


libgen
Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp70ff1517-6 -lp
C:/localhome/chunter/user_repo/ system.mss 



Output Directory (-od)		: C:\localhome\chunter\EDK\interruptTester\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp70
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to virtex2p
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_ISARCVALUE value 0x30 to 0x00
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 2
dsocm_v10 (docm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dsocm_v10_v2_00_a\data\dsocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_DSARCVALUE value 0x31 to 0x21
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x10000
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000011



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...


INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb
  - opb
  - LEDs_4Bit
  - Push_Buttons_4bit
  - RS232
  - opb_intc_0
  - opb_timer_0
  - plb_bram_if_cntlr_1
  - docm_cntlr
  - iocm_cntlr
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\standalone_v1_00_a\ ...



Copying files for driver plbarb_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\plbarb_v1_01_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\plbarb_v1_01_a\ ...



Copying files for driver opbarb_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\opbarb_v1_02_a\ ...



Copying files for driver gpio_v2_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_01_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\gpio_v2_01_a\ ...



Copying files for driver uartlite_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_01_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\uartlite_v1_01_a\ ...



Copying files for driver intc_v1_00_c from
C:\EDK\sw\XilinxProcessorIPLib\drivers\intc_v1_00_c\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\intc_v1_00_c\ ...



Copying files for driver tmrctr_v1_00_b from
C:\EDK\sw\XilinxProcessorIPLib\drivers\tmrctr_v1_00_b\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\tmrctr_v1_00_b\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_0\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling ipif


Compiling bsp


Compiling plb_arbiter


Compiling opbarb


Compiling gpio


Compiling uartlite


Compiling intc


Compiling tmrctr


Compiling cpu_ppc405



Libraries generated in C:\localhome\chunter\EDK\interruptTester\ppc405_0\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1


FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_1\libsrc\standalone_v1_00_a\ ...



Copying files for driver cpu_ppc405_v1_00_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_00_a\src\ to
C:\localhome\chunter\EDK\interruptTester\ppc405_1\libsrc\cpu_ppc405_v1_00_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 



Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


powerpc-eabi-ar: creating ../../../lib/libxil.a


Compiling bsp


Compiling cpu_ppc405



Libraries generated in C:\localhome\chunter\EDK\interruptTester\ppc405_1\lib\
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


powerpc-eabi-gcc -O2 src/interruptTester.c src/interruptTester.c  -o interruptTester/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/cc6eocgm.o(.text+0x0): In function `pb_int_handler':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:24: multiple definition of `pb_int_handler'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccawoypM.o(.text+0x0):/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:24: first defined here
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/cc6eocgm.o(.text+0xbc): In function `timer_a_int_handler':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:58: multiple definition of `timer_a_int_handler'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccawoypM.o(.text+0xbc):/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:58: first defined here
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/cc6eocgm.o(.text+0xe4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:62: multiple definition of `main'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccawoypM.o(.text+0xe4):/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:62: first defined here
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccawoypM.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:111: undefined reference to `TmrCtr_SetResetValue'
/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/cc6eocgm.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:111: undefined reference to `TmrCtr_SetResetValue'
collect2: ld returned 1 exit status
make: *** [interruptTester/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:21:50 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/cckXp2u9.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:111: undefined reference to `TmrCtr_SetResetValue'
collect2: ld returned 1 exit status
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:24:08 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccalkpfV.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:110: undefined reference to `TmrCtr_SetResetValue'
collect2: ld returned 1 exit status
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:24:24 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make program; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
     -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c:21: error: parse error before "myTimer"
src/interruptTester.c:21: warning: data definition has no type or storage class
src/interruptTester.c: In function `main':
src/interruptTester.c:89: error: `XTC_DOWN_COUNT_OPTION' undeclared (first use in this function)
src/interruptTester.c:89: error: (Each undeclared identifier is reported only once
src/interruptTester.c:89: error: for each function it appears in.)
src/interruptTester.c:89: error: `XTC_INT_MODE_OPTION' undeclared (first use in this function)
src/interruptTester.c:93: error: `XTmrCtr_Handler' undeclared (first use in this function)
src/interruptTester.c:93: error: parse error before "timer_a_int_handler"
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 10:24:39 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
No ELF file specified for initialization.
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.





Done!

Linker Script generated successfully.

At Local date and time: Wed Jan 24 10:25:34 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.



Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
No ELF file specified for initialization.
Copying implementation/system.bit to implementation/download.bit...


Memory Initialization completed successfully.





Done!

At Local date and time: Wed Jan 24 15:48:09 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


/cygdrive/c/DOCUME~1/chunter/LOCALS~1/Temp/5/ccysKRAN.o(.text+0x1f4): In function `main':
/cygdrive/c/localhome/chunter/EDK/interruptTester/src/interruptTester.c:110: undefined reference to `TmrCtr_SetResetValue'
collect2: ld returned 1 exit status
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 15:48:57 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10278	    948	   2124	  13350	   3426	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 


opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Wed Jan 24 15:49:51 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:105: error: `XEXC_NON_CRITICAL' undeclared (first use in this function)
src/interruptTester.c:105: error: (Each undeclared identifier is reported only once
src/interruptTester.c:105: error: for each function it appears in.)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Wed Jan 24 15:52:48 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10290	    948	   2124	  13362	   3432	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Wed Jan 24 15:53:41 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld  -g    -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10306	    948	   2124	  13378	   3442	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************


bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 09:13:33 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  10266	    948	   2124	  13338	   341a	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 09:19:24 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10322	    948	   2124	  13394	   3452	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 09:20:00 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  10306	    948	   2132	  13386	   344a	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Jan 25 13:14:44 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c:17:19: xtime.h: No such file or directory
src/interruptTester.c: In function `main':
src/interruptTester.c:119: error: `pit_timer_int_handler' undeclared (first use in this function)
src/interruptTester.c:119: error: (Each undeclared identifier is reported only once
src/interruptTester.c:119: error: for each function it appears in.)
src/interruptTester.c:165: error: `XPAR_OPB_TIMER_1_INTERRUPT_MASK' undeclared (first use in this function)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:16:15 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c:17:19: xtime.h: No such file or directory
src/interruptTester.c: In function `main':
src/interruptTester.c:119: error: `pit_timer_int_handler' undeclared (first use in this function)
src/interruptTester.c:119: error: (Each undeclared identifier is reported only once
src/interruptTester.c:119: error: for each function it appears in.)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:18:17 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:119: error: `pit_timer_int_handler' undeclared (first use in this function)
src/interruptTester.c:119: error: (Each undeclared identifier is reported only once
src/interruptTester.c:119: error: for each function it appears in.)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:18:45 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  18890	    948	   2404	  22242	   56e2	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 13:30:41 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c:130:57: macro "XTmrCtr_mSetLoadReg" requires 3 arguments, but only 2 given
src/interruptTester.c: In function `main':
src/interruptTester.c:130: error: `XTmrCtr_mSetLoadReg' undeclared (first use in this function)
src/interruptTester.c:130: error: (Each undeclared identifier is reported only once
src/interruptTester.c:130: error: for each function it appears in.)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:44:05 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c:126:57: macro "XTmrCtr_mSetLoadReg" requires 3 arguments, but only 2 given
src/interruptTester.c: In function `main':
src/interruptTester.c:126: error: `XTmrCtr_mSetLoadReg' undeclared (first use in this function)
src/interruptTester.c:126: error: (Each undeclared identifier is reported only once
src/interruptTester.c:126: error: for each function it appears in.)


make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:44:54 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  18938	    948	   2420	  22306	   5722	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 13:47:06 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c:59: error: `baseaddr_p' undeclared here (not in a function)
src/interruptTester.c:61: error: conflicting types for 'csr'
src/interruptTester.c:58: error: previous declaration of 'csr' was here
src/interruptTester.c:61: error: initializer element is not constant
src/interruptTester.c:61: warning: data definition has no type or storage class
src/interruptTester.c:62: error: parse error before "if"
src/interruptTester.c:66: error: parse error before numeric constant
src/interruptTester.c:66: warning: data definition has no type or storage class
src/interruptTester.c:67: error: parse error before string constant
src/interruptTester.c:67: warning: data definition has no type or storage class
src/interruptTester.c:72: error: parse error before '(' token
src/interruptTester.c: In function `main':
src/interruptTester.c:133: error: `timer_a_int_handler' undeclared (first use in this function)
src/interruptTester.c:133: error: (Each undeclared identifier is reported only once
src/interruptTester.c:133: error: for each function it appears in.)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:47:32 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `timer_a_int_handler':
src/interruptTester.c:73: error: `XPAR_OPB_TIMER_1_BASEADDR' undeclared (first use in this function)
src/interruptTester.c:73: error: (Each undeclared identifier is reported only once
src/interruptTester.c:73: error: for each function it appears in.)
src/interruptTester.c:197: error: parse error at end of input
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:47:49 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `timer_a_int_handler':
src/interruptTester.c:198: error: parse error at end of input
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 13:48:01 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  19558	    948	   2420	  22926	   598e	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 13:48:58 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  19534	    948	   2412	  22894	   596e	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:10:37 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `pb_int_handler':
src/interruptTester.c:54: error: `Gpio' undeclared (first use in this function)
src/interruptTester.c:54: error: (Each undeclared identifier is reported only once
src/interruptTester.c:54: error: for each function it appears in.)
src/interruptTester.c: In function `main':
src/interruptTester.c:94: error: `InterruptController' undeclared (first use in this function)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 14:11:18 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  21666	    948	   2420	  25034	   61ca	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:14:10 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  21798	    948	   2420	  25166	   624e	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:15:45 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:126: error: `XIntcInstancePtr' undeclared (first use in this function)
src/interruptTester.c:126: error: (Each undeclared identifier is reported only once
src/interruptTester.c:126: error: for each function it appears in.)
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 14:16:20 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  21990	    948	   2428	  25366	   6316	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:17:14 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22038	    948	   2428	  25414	   6346	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:21:30 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22046	    948	   2420	  25414	   6346	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:22:51 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:83: error: parse error before ')' token
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 14:23:02 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:83: error: parse error before ')' token
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 14:23:32 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  20790	    900	   2428	  24118	   5e36	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 14:25:06 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  20794	    900	   2428	  24122	   5e3a	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 16:22:29 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  20790	    900	   2428	  24118	   5e36	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...


jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Jan 25 16:26:10 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `main':
src/interruptTester.c:85: error: `Set' undeclared (first use in this function)
src/interruptTester.c:85: error: (Each undeclared identifier is reported only once
src/interruptTester.c:85: error: for each function it appears in.)
src/interruptTester.c:85: error: parse error before "timer"
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Thu Jan 25 16:26:22 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22058	    948	   2420	  25426	   6352	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 07:51:08 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  20790	    900	   2428	  24118	   5e36	interruptTestrBeta/executable.elf





*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:15:43 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  21346	    900	   2428	  24674	   6062	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:18:16 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22006	    948	   2428	  25382	   6326	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:20:40 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22030	    948	   2420	  25398	   6336	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:26:35 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  22526	    948	   2428	  25902	   652e	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1



Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:30:41 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

make: Nothing to be done for `init_bram'.




Done!

At Local date and time: Fri Jan 26 08:30:48 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22522	    948	   2428	  25898	   652a	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:32:20 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22526	    948	   2428	  25902	   652e	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:32:57 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22526	    948	   2428	  25902	   652e	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1



Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:37:19 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22398	    948	   2420	  25766	   64a6	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:38:49 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22398	    948	   2420	  25766	   64a6	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:42:25 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22514	    948	   2428	  25890	   6522	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:42:36 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

make: Nothing to be done for `init_bram'.




Done!

At Local date and time: Fri Jan 26 08:46:58 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22614	    948	   2428	  25990	   6586	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:51:03 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


src/interruptTester.c: In function `pb_int_handler':
src/interruptTester.c:34: error: invalid type argument of `->'
make: *** [interruptTestrBeta/executable.elf] Error 1




Done!

At Local date and time: Fri Jan 26 08:51:39 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22602	    948	   2420	  25970	   6572	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 08:53:07 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22614	    948	   2428	  25990	   6586	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 09:07:55 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  23010	    948	   2428	  26386	   6712	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 09:20:54 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  23010	    948	   2428	  26386	   6712	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 09:22:01 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  23010	    948	   2428	  26386	   6712	interruptTestrBeta/executable.elf

*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 09:31:48 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22614	    948	   2428	  25990	   6586	interruptTestrBeta/executable.elf



*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...



Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

At Local date and time: Fri Jan 26 09:37:36 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interruptTester/; /usr/bin/make -f system.make init_bram; exit;" started...

powerpc-eabi-gcc -O2 src/interruptTester.c  -o interruptTestrBeta/executable.elf \
    -Wl,-T -Wl,interruptTestrBeta_linker_script.ld     -I./ppc405_0/include/  -L./ppc405_0/lib/  \
  


powerpc-eabi-size interruptTestrBeta/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  22574	    948	   2428	  25950	   655e	interruptTestrBeta/executable.elf

*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3

Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Jan 26 09:55:07 2007
 xbash -q -c "cd /cygdrive/c/localhome/chunter/EDK/interrupt_reference_design/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp70ff1517-6 -lang vhdl -lp C:/localhome/chunter/user_repo/  system.mhs



Release Xilinx EDK 8.2.01 - platgen EDK_Im_Sp1.3
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp70ff1517-6 -lang vhdl -lp
C:/localhome/chunter/user_repo/ system.mhs 

Parse system.mhs ...



Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp70
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to virtex2p
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to virtex2p
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
isocm_v10 (iocm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\isocm_v10_v2_00_a\data\isocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_ISARCVALUE value 0x30 to 0x00
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 2
dsocm_v10 (docm) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dsocm_v10_v2_00_a\data\dsocm_v10_v2_1_0.mp
d line 38 - tcl overriding C_DSARCVALUE value 0x31 to 0x21
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x10000
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 2
plb_v34 (plb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
opb_v20 (opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
line 41 - tool overriding c_num_slaves value 4 to 5
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\data\plb_bram_if
_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000000
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 49 - tool overriding c_kind_of_lvl value 0b11111111111111111111111111111111
to 0b00000000000000000000000000000011



Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.tc
l ...

Performing System level DRCs on properties...

Check platform configuration ...
isocm_v10 (iocm) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 78 - 1
master(s) : 1 slave(s)
dsocm_v10 (docm) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 103 - 1
master(s) : 1 slave(s)
plb_v34 (plb) - C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs
line 126 - 2 master(s) : 2 slave(s)
opb_v20 (opb) - C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs
line 135 - 1 master(s) : 5 slave(s)

Check port drivers...


Performing Clock DRCs...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (isocm_bram) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 96 -
elaborating IP


bram_block (dsocm_bram) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 120 -
elaborating IP


bram_block (plb_bram_if_cntlr_1_bram) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 207 -
elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 1.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
ppc405_0_wrapper (ppc405_0) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 28 - Running
XST synthesis


ppc405_1_wrapper (ppc405_1) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 49 - Running
XST synthesis


jtagppc_0_wrapper (jtagppc_0) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 55 - Running
XST synthesis


reset_block_wrapper (reset_block) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 62 - Running
XST synthesis


iocm_wrapper (iocm) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 78 - Running
XST synthesis


iocm_cntlr_wrapper (iocm_cntlr) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 86 - Running
XST synthesis


isocm_bram_wrapper (isocm_bram) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 96 - Running
XST synthesis


docm_wrapper (docm) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 103 -
Running XST synthesis


docm_cntlr_wrapper (docm_cntlr) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 111 -
Running XST synthesis


dsocm_bram_wrapper (dsocm_bram) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 120 -
Running XST synthesis


plb_wrapper (plb) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 126 -
Running XST synthesis


opb_wrapper (opb) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 135 -
Running XST synthesis


plb2opb_wrapper (plb2opb) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 143 -
Running XST synthesis


leds_4bit_wrapper (leds_4bit) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 154 -
Running XST synthesis


push_buttons_4bit_wrapper (push_buttons_4bit) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 167 -
Running XST synthesis


rs232_wrapper (rs232) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 182 -
Running XST synthesis


plb_bram_if_cntlr_1_wrapper (plb_bram_if_cntlr_1) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 197 -
Running XST synthesis


plb_bram_if_cntlr_1_bram_wrapper (plb_bram_if_cntlr_1_bram) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 207 -
Running XST synthesis


opb_intc_0_wrapper (opb_intc_0) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 213 -
Running XST synthesis


dcm_0_wrapper (dcm_0) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 223 -
Running XST synthesis


opb_timer_0_wrapper (opb_timer_0) -
C:\localhome\chunter\EDK\interrupt_reference_design\system.mhs line 243 -
Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...


Total run time: 342.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 8.2.01i - xst I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc2vp70ff1517-6
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/localhome/chunter/EDK/interrupt_reference_design/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).



Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/localhome/chunter/EDK/interrupt_reference_design/hdl/system.vhd".
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Loading device for application Rf_Device from file '2vp70.nph' in environment c:\Xilinx.


Reading core <../implementation/ppc405_0_wrapper.ngc>.


Reading core <../implementation/ppc405_1_wrapper.ngc>.


Reading core <../implementation/jtagppc_0_wrapper.ngc>.


Reading core <../implementation/reset_block_wrapper.ngc>.


Reading core <../implementation/iocm_wrapper.ngc>.


Reading core <../implementation/iocm_cntlr_wrapper.ngc>.


Reading core <../implementation/isocm_bram_wrapper.ngc>.


Reading core <../implementation/docm_wrapper.ngc>.


Reading core <../implementation/docm_cntlr_wrapper.ngc>.


Reading core <../implementation/dsocm_bram_wrapper.ngc>.


Reading core <../implementation/plb_wrapper.ngc>.


Reading core <../implementation/opb_wrapper.ngc>.


Reading core <../implementation/plb2opb_wrapper.ngc>.


Reading core <../implementation/leds_4bit_wrapper.ngc>.


Reading core <../implementation/push_buttons_4bit_wrapper.ngc>.


Reading core <../implementation/rs232_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_wrapper.ngc>.


Reading core <../implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc>.


Reading core <../implementation/opb_intc_0_wrapper.ngc>.


Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/opb_timer_0_wrapper.ngc>.


Loading core <ppc405_0_wrapper> for timing and area information for instance <ppc405_0>.
Loading core <ppc405_1_wrapper> for timing and area information for instance <ppc405_1>.
Loading core <jtagppc_0_wrapper> for timing and area information for instance <jtagppc_0>.
Loading core <reset_block_wrapper> for timing and area information for instance <reset_block>.
Loading core <iocm_wrapper> for timing and area information for instance <iocm>.
Loading core <iocm_cntlr_wrapper> for timing and area information for instance <iocm_cntlr>.
Loading core <isocm_bram_wrapper> for timing and area information for instance <isocm_bram>.
Loading core <docm_wrapper> for timing and area information for instance <docm>.
Loading core <docm_cntlr_wrapper> for timing and area information for instance <docm_cntlr>.
Loading core <dsocm_bram_wrapper> for timing and area information for instance <dsocm_bram>.


Loading core <plb_wrapper> for timing and area information for instance <plb>.
Loading core <opb_wrapper> for timing and area information for instance <opb>.
Loading core <plb2opb_wrapper> for timing and area information for instance <plb2opb>.
Loading core <leds_4bit_wrapper> for timing and area information for instance <leds_4bit>.
Loading core <push_buttons_4bit_wrapper> for timing and area information for instance <push_buttons_4bit>.
Loading core <rs232_wrapper> for timing and area information for instance <rs232>.
Loading core <plb_bram_if_cntlr_1_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1>.
Loading core <plb_bram_if_cntlr_1_bram_wrapper> for timing and area information for instance <plb_bram_if_cntlr_1_bram>.
Loading core <opb_intc_0_wrapper> for timing and area information for instance <opb_intc_0>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <opb_timer_0_wrapper> for timing and area information for instance <opb_timer_0>.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...

Mapping all equations...


Building and optimizing final netlist ...


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 


INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 


INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 


INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1> in Unit <plb> is equivalent to the following FF/Latch : <plb/I_PLB_ARBITER_LOGIC/I_PRIORITY_ENCODER/I_ARBADDRSEL/arbAddrSelReg_i_1_1> 


INFO:Xst:2260 - The FF/Latch <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy> in Unit <plb_bram_if_cntlr_1> is equivalent to the following FF/Latch : <plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy_1> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[0].INTC_DBUS_BIT_I> in Unit <opb_intc_0> is equivalent to the following 29 FFs/Latches : <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[1].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[2].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[3].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[4].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[5].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[6].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[7].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[8].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[9].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[10].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[11].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[12].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[13].INTC_DBUS_BIT_I>
   <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[14].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[15].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[16].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[17].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[18].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[19].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[20].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[21].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[22].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[23].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[24].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[25].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[26].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[27].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[28].INTC_DBUS_BIT_I> <opb_intc_0/OPB_INTFC_I/INTC_DBUS_REG_GEN[29].INTC_DBUS_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[1].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[1].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_intc_0/INTC_CORE_I/IRQ_GEN_I/MASKED_INTS_REG_GEN[0].MASKED_INTS_REG_BIT_I> in Unit <opb_intc_0> is equivalent to the following FF/Latch : <opb_intc_0/INTC_CORE_I/REGS_I/OPT_REGS_I/IPR_GEN.IPR_REG_GEN[0].IPR_REG_BIT_I> 
INFO:Xst:2260 - The FF/Latch <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <opb_timer_0> is equivalent to the following FF/Latch : <opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 


PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 2228
#      GND                         : 17
#      INV                         : 47
#      LUT1                        : 32
#      LUT2                        : 260
#      LUT2_D                      : 8
#      LUT2_L                      : 3
#      LUT3                        : 218
#      LUT3_D                      : 9
#      LUT3_L                      : 10
#      LUT4                        : 996
#      LUT4_D                      : 29
#      LUT4_L                      : 28
#      MUXCY                       : 261
#      MUXCY_L                     : 79
#      MUXF5                       : 71
#      MUXF6                       : 1
#      VCC                         : 16
#      XORCY                       : 143
# FlipFlops/Latches                : 1574
#      FD                          : 105
#      FD_1                        : 5
#      FDC                         : 16
#      FDCE                        : 9
#      FDCPE                       : 4
#      FDE                         : 12
#      FDP                         : 5
#      FDPE                        : 7
#      FDR                         : 620
#      FDRE                        : 658
#      FDRS                        : 18
#      FDRSE                       : 87
#      FDS                         : 17
#      FDSE                        : 11
# RAMS                             : 270
#      RAM16X1D                    : 110
#      RAMB16_S1_S1                : 160
# Shift Registers                  : 67
#      SRL16                       : 48
#      SRL16E                      : 19
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 12
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 3
#      JTAGPPC                     : 1
#      PPC405                      : 2
=========================================================================


PACKER Warning: Lut plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SLOW_MODE_BURSTXFER.I_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.



Device utilization summary:
---------------------------

Selected Device : 2vp70ff1517-6 

 Number of Slices:                    1632  out of  33088     4%  
 Number of Slice Flip Flops:          1574  out of  66176     2%  
 Number of 4 input LUTs:              1927  out of  66176     2%  
    Number used as logic:             1640
    Number used as Shift registers:     67
    Number used as RAMs:               220
 Number of IOs:                         12
 Number of bonded IOBs:                 12  out of    964     1%  
 Number of BRAMs:                      160  out of    328    48%  
 Number of GCLKs:                        3  out of     16    18%  
 Number of PPC405s:                      2  out of      2   100%  
 Number of DCMs:                         1  out of      8    12%  




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
sys_clk_pin                        | dcm_0/Using_Virtex.DCM_INST:CLK2X| 1     |
net_gnd0                           | NONE(ppc405_1/ppc405_1/PPC405_i) | 97    |
sys_clk_pin                        | dcm_0/Using_Virtex.DCM_INST:CLKDV| 1911  |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
Control Signal                                                                                                    | Buffer(FF name)                                                                 | Load  |
------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
opb/OPB_Rst(opb/opb/POR_FF_I:Q)                                                                                   | NONE(leds_4bit/leds_4bit/gpio_core_1/gpio_OE_2)                                 | 34    |
plb2opb/plb2opb/PLBside_reset_OPB_retry_onRd(plb2opb/plb2opb/I_B_side_Reg_CLR:O)                                  | NONE(plb2opb/plb2opb/I_A_side_Reg)                                              | 1     |
plb2opb/BGO_dcrDBus<31>(plb2opb/XST_GND:G)                                                                        | NONE(plb2opb/plb2opb/I_A_side_Reg)                                              | 4     |
plb2opb/plb2opb/PLBside_reset_OPB_timeout_onRd(plb2opb/plb2opb/I_OPB_timeout_side_Reg_CLR:O)                      | NONE(plb2opb/plb2opb/I_OPB_timeout_Reg)                                         | 1     |
plb2opb/plb2opb/PLB_abort_regd_clear(plb2opb/plb2opb/I_PLB_abort_regd_clear:O)                                    | NONE(plb2opb/plb2opb/I_PLB_abort_Reg)                                           | 1     |
rs232/rs232/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232/rs232/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                    | NONE(rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)| 1     |
reset_block/Bus_Struct_Reset<0>(reset_block/reset_block/Bus_Struct_Reset_0:Q)                                     | NONE(docm_cntlr/docm_cntlr/S_DSOCMRWCOMPLETE)                                   | 1     |
rs232/rs232/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232/rs232/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                    | NONE(rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)| 1     |
plb2opb/plb2opb/OPBside_reset_Read_inprog_negedge_regd(plb2opb/plb2opb/I_OPBside_reset_Read_inprog_negedge_regd:O)| NONE(plb2opb/plb2opb/I_Read_inprog_negedge_Reg)                                 | 1     |
------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6



   Minimum period: 4.610ns (Maximum Frequency: 216.920MHz)
   Minimum input arrival time before clock: 2.054ns
   Maximum output required time after clock: 3.615ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 4.610ns (frequency: 216.920MHz)
  Total number of paths / destination ports: 53966 / 5949
-------------------------------------------------------------------------
Delay:               2.305ns (Levels of Logic = 1)
  Source:            ppc405_0/ppc405_0/PPC405_i (CPU)
  Destination:       reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2 (FF)
  Source Clock:      sys_clk_pin rising 2.0X
  Destination Clock: sys_clk_pin rising 0.5X

  Data Path: ppc405_0/ppc405_0/PPC405_i to reset_block/reset_block/SEQ/Mshreg_chip_Reset_Req_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     PPC405:CPMC405CLOCK->C405RSTCHIPRESETREQ    1   1.508   0.390  ppc405_0/PPC405_i (C405RSTCHIPRESETREQ)
     end scope: 'ppc405_0'
     begin scope: 'reset_block'
     SRL16:D                   0.407          reset_block/SEQ/Mshreg_chip_Reset_Req_d2
    ----------------------------------------
    Total                      2.305ns (1.915ns logic, 0.390ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.054ns (Levels of Logic = 3)
  Source:            fpga_0_Push_Buttons_4bit_GPIO_in_pin<0> (PAD)
  Destination:       push_buttons_4bit/push_buttons_4bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I (FF)
  Destination Clock: sys_clk_pin rising 0.5X

  Data Path: fpga_0_Push_Buttons_4bit_GPIO_in_pin<0> to push_buttons_4bit/push_buttons_4bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.919   0.588  fpga_0_Push_Buttons_4bit_GPIO_in_pin_0_IBUF (fpga_0_Push_Buttons_4bit_GPIO_in_pin_0_IBUF)
     begin scope: 'push_buttons_4bit'
     LUT2:I0->O            1   0.313   0.000  push_buttons_4bit/gpio_core_1/Mxor_gpio_data_in_xor<0>_Result1 (push_buttons_4bit/gpio_core_1/gpio_data_in_xor<0>)
     FDR:D                     0.234          push_buttons_4bit/gpio_core_1/Not_Dual.gen_interrupt.REGISTER_XORs[0].REG_XOR_I
    ----------------------------------------
    Total                      2.054ns (1.466ns logic, 0.588ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.615ns (Levels of Logic = 2)
  Source:            rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX (FF)
  Destination:       fpga_0_RS232_TX_pin (PAD)
  Source Clock:      sys_clk_pin rising 0.5X

  Data Path: rs232/rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX to fpga_0_RS232_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.374   0.390  rs232/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX (TX)
     end scope: 'rs232'
     OBUF:I->O                 2.851          fpga_0_RS232_TX_pin_OBUF (fpga_0_RS232_TX_pin)


    ----------------------------------------
    Total                      3.615ns (3.225ns logic, 0.390ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================


CPU : 82.91 / 83.00 s | Elapsed : 83.00 / 83.00 s
 
--> 

Total memory usage is 255236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   15 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp70ff1517-6 -implement xflow.opt system.ngc


Release 8.2.01i - Xflow I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


xflow.exe -wd implementation -p xc2vp70ff1517-6 -implement xflow.opt system.ngc 
.... Copying flowfile c:/Xilinx/xilinx/data/fpga.flw into working directory
C:/localhome/chunter/EDK/interrupt_reference_design/implementation 



Using Flow File:
C:/localhome/chunter/EDK/interrupt_reference_design/implementation/fpga.flw 
Using Option File(s): 
 C:/localhome/chunter/EDK/interrupt_reference_design/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp70ff1517-6 -nt timestamp -bm system.bmm
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#


Release 8.2.01i - ngdbuild I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp70ff1517-6 -nt timestamp -bm system.bmm
C:/localhome/chunter/EDK/interrupt_reference_design/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
'C:/localhome/chunter/EDK/interrupt_reference_design/implementation/system.ngc'
...


Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/ppc405_0_wra
pper.ngc"...


Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/ppc405_1_wra
pper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/jtagppc_0_wr
apper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/reset_block_
wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/iocm_wrapper
.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/iocm_cntlr_w
rapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/isocm_bram_w
rapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/docm_wrapper
.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/docm_cntlr_w
rapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/dsocm_bram_w
rapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/plb_wrapper.
ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/opb_wrapper.
ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/plb2opb_wrap
per.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/leds_4bit_wr
apper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/push_buttons
_4bit_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/rs232_wrappe
r.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/plb_bram_if_
cntlr_1_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/plb_bram_if_
cntlr_1_bram_wrapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/opb_intc_0_w
rapper.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/dcm_0_wrappe
r.ngc"...
Loading design module
"C:/localhome/chunter/EDK/interrupt_reference_design/implementation/opb_timer_0_
wrapper.ngc"...



Applying constraints in "system.ucf" to the design...

Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK2X: TS_dcm_0_dcm_0_CLK2X_BUF=PERIOD dcm_0_dcm_0_CLK2X_BUF TS_sys_clk_pin/2
HIGH 50%
   CLKDV: TS_dcm_0_dcm_0_CLKDV_BUF=PERIOD dcm_0_dcm_0_CLKDV_BUF TS_sys_clk_pin*2
HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG

_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[29].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[16].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[17].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[18].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[19].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[20].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[21].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[22].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[23].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[24].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[25].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[30].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/ABUS_FF_GENERATE[31].ABUS_FF_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive 'opb_timer_0/opb_timer_0/SEQADDR_FF_I' has
   unconne

cted output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unco

nnected output pin


WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_timer_0/opb_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 125

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 8.2.01i - Map I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Using target part "2vp70ff1517-6".


Mapping design into LUTs...


Writing file system_map.ngm...
Running directed packing...


Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Number of Slice Flip Flops:       1,313 out of  66,176    1%
  Number of 4 input LUTs:           1,229 out of  66,176    1%
Logic Distribution:
  Number of occupied Slices:        1,324 out of  33,088    4%
  Number of Slices containing only related logic:   1,324 out of   1,324  100%
  Number of Slices containing unrelated logic:          0 out of   1,324    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,547 out of  66,176    2%
  Number used as logic:             1,229
  Number used as a route-thru:         41
  Number used for Dual Port RAMs:     210
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      67

  Number of bonded IOBs:               12 out of     964    1%
    IOB Flip Flops:                    10
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:               160 out of     328   48%
  Number of GCLKs:                      3 out of      16   18%
  Number of DCMs:                       1 out of       8   12%
  Number of GTs:                        0 out of      20    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  10,543,197
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  288 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol std system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.01i - par I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp70.nph' in environment c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp70, package ff1517, speed -6



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.92 2006-08-18".


Device Utilization Summary:

   Number of BUFGMUXs                  3 out of 16     18%
   Number of DCMs                      1 out of 8      12%
   Number of External IOBs            12 out of 964     1%
      Number of LOCed IOBs            12 out of 12    100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                 160 out of 328    48%
   Number of SLICEs                 1324 out of 33088   4%


Overall effort level (-ol):   Standard 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 


Starting Placer

Phase 1.1


Phase 1.1 (Checksum:98ea3f) REAL time: 14 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 14 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 14 secs 

Phase 4.2


.


Phase 4.2 (Checksum:26259fc) REAL time: 27 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 27 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.5


Phase 7.5 (Checksum:42c1d79) REAL time: 27 secs 

Phase 8.8
...................


......
....

................


......


......


...
Phase 8.8 (Checksum:1231827) REAL time: 41 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 41 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 54 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 54 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 55 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 55 secs 



Writing design to file system.ncd




Total REAL time to Placer completion: 59 secs 
Total CPU time to Placer completion: 58 secs 

Starting Router



Phase 1: 16950 unrouted;       REAL time: 1 mins 38 secs 



Phase 2: 14247 unrouted;       REAL time: 1 mins 40 secs 



Phase 3: 2197 unrouted;       REAL time: 1 mins 55 secs 



Phase 4: 2197 unrouted; (0)      REAL time: 1 mins 56 secs 

Phase 5: 2197 unrouted; (0)      REAL time: 1 mins 56 secs 

Phase 6: 2197 unrouted; (0)      REAL time: 1 mins 56 secs 



Phase 7: 0 unrouted; (0)      REAL time: 2 mins 3 secs 



Phase 8: 0 unrouted; (0)      REAL time: 2 mins 7 secs 




Total REAL time to Router completion: 2 mins 8 secs 
Total CPU time to Router completion: 2 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dsocm_porta_BRAM_Clk |              |      |      |            |             |
|                     |     BUFGMUX2P| No   | 1201 |  0.819     |  2.171      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s |     BUFGMUX0P| No   |    1 |  0.000     |  1.845      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  4.137     |  7.939      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of
                                            |            |            | Levels | Slack      |errors   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK2X_BUF = PERIOD TIMEGRP | 5.000ns    | 3.541ns    | 1      | 1.459ns    | 0       
   "dcm_0_dcm_0_CLK2X_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin / 2 HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKDV_BUF = PERIOD TIMEGRP | 20.000ns   | 15.624ns   | 0      | 4.376ns    | 0       
   "dcm_0_dcm_0_CLKDV_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin * 2 HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A    | N/A        | N/A     
  pin" 10 ns HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | N/A        | 4.342ns    | 1      | N/A        | N/A     
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 2 mins 12 secs 
Total CPU time to PAR completion: 2 mins 10 secs 

Peak Memory Usage:  370 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 8.2.01i - Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp70.nph' in environment
c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp70, package ff1517, speed -6


--------------------------------------------------------------------------------
Release 8.2.01i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp70,-6 (PRODUCTION 1.92 2006-08-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 45548 paths, 0 nets, and 13394 connections

Design statistics:
   Minimum period:  15.624ns (Maximum frequency:  64.004MHz)


Analysis completed Fri Jan 26 10:05:24 2007
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 11 secs 






xflow done!
*********************************************
Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 8.2.01i - Bitgen I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp70.nph' in environment
c:\Xilinx.


   "system" is an NCD, version 3.1, device xc2vp70, package ff1517, speed -6


Opened constraints file system.pcf.

Fri Jan 26 10:05:31 2007



Running DRC.


WARNING:PhysDesignRules:367 - The signal <isocm_bram/isocm_bram/BRAM_Clk_B> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <isocm_bram/isocm_bram/BRAM_Rst_B> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin CPMC405CLOCK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin PLBCLK for the comp
   ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM driven
   clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMISOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
WARNING:PhysDesignRules:1009 - Blockcheck: The clock pin BRAMDSOCMCLK for the
   comp ppc405_1/ppc405_1/PPC405_i is not connected to the output of a DCM
   driven clock buffer.
DRC detected 0 errors and 6 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp C:/localhome/chunter/user_repo/ -pe ppc405_0 interruptTestrBeta/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 8.2.01 Build EDK_Im_Sp1.3
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isocm_v10_v2_00_a/data/isocm_v10_v2_1_0.tc
l ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/isbram_if_cntlr_v3_00_a/data/isbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsocm_v10_v2_00_a/data/dsocm_v10_v2_1_0.tc
l ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dsbram_if_cntlr_v3_00_a/data/dsbram_if_cnt
lr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_bridge
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_0.
tcl ...



Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_00_a\data\jtagppc_cntlr_v
2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 
bram_block (isocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
bram_block (dsocm_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
plb2opb_bridge (plb2opb) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data\plb2opb_bridge
_v2_1_0.mpd line 39 - tool overriding c_family value virtex2p to 
opb_gpio (leds_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
opb_gpio (push_buttons_4bit) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_gpio_v3_01_b\data\opb_gpio_v2_1_0.mpd
line 42 - tool overriding c_family value virtex2 to 
bram_block (plb_bram_if_cntlr_1_bram) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.
mpd line 43 - tool overriding c_family value virtex2 to 
opb_intc (opb_intc_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_intc_v1_00_c\data\opb_intc_v2_1_0.mpd
line 38 - tool overriding c_family value virtex2 to 
dcm_module (dcm_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_a\data\dcm_module_v2_1_0.
mpd line 61 - tool overriding c_family value virtex2 to 
opb_timer (opb_timer_0) -
C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_timer_v1_00_b\data\opb_timer_v2_1_0.mp
d line 36 - tool overriding c_family value nofamily to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr_v
2_1_0.tcl ...


Address Map for Processor ppc405_0
  (0x00000000-0x0001ffff) iocm_cntlr	iocm
  (0x21800000-0x2180ffff) docm_cntlr	docm
  (0x40000000-0x4000ffff) Push_Buttons_4bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41c00000-0x41c0ffff) opb_timer_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Initializing Memory...
INFO:MDT - BRAM isocm_bram will be initialized with ELF of processor ppc405_0
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
interruptTestrBeta/executable.elf tag ppc405_0  -o b implementation/download.bit


Memory Initialization completed successfully.





Done!

