{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525707176101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525707176112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 17:32:55 2018 " "Processing started: Mon May 07 17:32:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525707176112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707176112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Function_Generator -c Function_Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Function_Generator -c Function_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707176112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525707177994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525707177994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_duty_wave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file square_duty_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Square_Duty_wave-ARCH " "Found design unit 1: Square_Duty_wave-ARCH" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Square_Duty_wave " "Found entity 1: Square_Duty_wave" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707197911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file function_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Function_Generator-rtl " "Found design unit 1: Function_Generator-rtl" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Function_Generator " "Found entity 1: Function_Generator" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707197916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-ARCH " "Found design unit 1: Debounce-ARCH" {  } { { "Debounce.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Debounce.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197922 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707197922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapll-rtl " "Found design unit 1: mapll-rtl" {  } { { "mapll.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197927 ""} { "Info" "ISGN_ENTITY_NAME" "1 mapll " "Found entity 1: mapll" {  } { { "mapll.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707197927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapll/mapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file mapll/mapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapll_0002 " "Found entity 1: mapll_0002" {  } { { "mapll/mapll_0002.v" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707197935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file square_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Square_wave-ARCH " "Found design unit 1: Square_wave-ARCH" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Square_wave " "Found entity 1: Square_wave" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707197942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707197942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Function_Generator " "Elaborating entity \"Function_Generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525707198125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deb_RST_N Function_Generator.vhd(72) " "Verilog HDL or VHDL warning at Function_Generator.vhd(72): object \"deb_RST_N\" assigned a value but never read" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525707198127 "|Function_Generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputsquare Function_Generator.vhd(72) " "Verilog HDL or VHDL warning at Function_Generator.vhd(72): object \"outputsquare\" assigned a value but never read" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525707198127 "|Function_Generator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DUM Function_Generator.vhd(73) " "Verilog HDL or VHDL warning at Function_Generator.vhd(73): object \"DUM\" assigned a value but never read" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525707198127 "|Function_Generator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "square Function_Generator.vhd(78) " "VHDL Signal Declaration warning at Function_Generator.vhd(78): used implicit default value for signal \"square\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525707198128 "|Function_Generator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buttons Function_Generator.vhd(86) " "VHDL Process Statement warning at Function_Generator.vhd(86): signal \"buttons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198128 "|Function_Generator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputsquareduty Function_Generator.vhd(87) " "VHDL Process Statement warning at Function_Generator.vhd(87): signal \"outputsquareduty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198128 "|Function_Generator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Function_Generator.vhd(154) " "VHDL Process Statement warning at Function_Generator.vhd(154): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198131 "|Function_Generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter Function_Generator.vhd(84) " "VHDL Process Statement warning at Function_Generator.vhd(84): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525707198131 "|Function_Generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "duty Function_Generator.vhd(84) " "VHDL Process Statement warning at Function_Generator.vhd(84): inferring latch(es) for signal or variable \"duty\", which holds its previous value in one or more paths through the process" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525707198131 "|Function_Generator"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "outputsig\[1\] Function_Generator.vhd(19) " "Using initial value X (don't care) for net \"outputsig\[1\]\" at Function_Generator.vhd(19)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198135 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[0\] Function_Generator.vhd(84) " "Inferred latch for \"duty\[0\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198140 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[0\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198145 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[1\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198145 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[2\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198145 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[3\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198145 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[4\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198145 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[5\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198146 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[6\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198146 "|Function_Generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] Function_Generator.vhd(84) " "Inferred latch for \"counter\[7\]\" at Function_Generator.vhd(84)" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707198146 "|Function_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapll mapll:inst0 " "Elaborating entity \"mapll\" for hierarchy \"mapll:inst0\"" {  } { { "Function_Generator.vhd" "inst0" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapll_0002 mapll:inst0\|mapll_0002:mapll_inst " "Elaborating entity \"mapll_0002\" for hierarchy \"mapll:inst0\|mapll_0002:mapll_inst\"" {  } { { "mapll.vhd" "mapll_inst" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mapll:inst0\|mapll_0002:mapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mapll:inst0\|mapll_0002:mapll_inst\|altera_pll:altera_pll_i\"" {  } { { "mapll/mapll_0002.v" "altera_pll_i" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198267 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1525707198274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapll:inst0\|mapll_0002:mapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mapll:inst0\|mapll_0002:mapll_inst\|altera_pll:altera_pll_i\"" {  } { { "mapll/mapll_0002.v" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapll:inst0\|mapll_0002:mapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"mapll:inst0\|mapll_0002:mapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707198274 ""}  } { { "mapll/mapll_0002.v" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525707198274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:inst1 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:inst1\"" {  } { { "Function_Generator.vhd" "inst1" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_wave Square_wave:inst7 " "Elaborating entity \"Square_wave\" for hierarchy \"Square_wave:inst7\"" {  } { { "Function_Generator.vhd" "inst7" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198295 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frequency Square_wave.vhd(33) " "VHDL Process Statement warning at Square_wave.vhd(33): signal \"frequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198298 "|Function_Generator|Square_wave:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square_on Square_wave.vhd(34) " "VHDL Process Statement warning at Square_wave.vhd(34): signal \"square_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198299 "|Function_Generator|Square_wave:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq Square_wave.vhd(36) " "VHDL Process Statement warning at Square_wave.vhd(36): signal \"freq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198299 "|Function_Generator|Square_wave:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputsig Square_wave.vhd(38) " "VHDL Process Statement warning at Square_wave.vhd(38): signal \"outputsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198299 "|Function_Generator|Square_wave:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Duty_wave Square_Duty_wave:inst8 " "Elaborating entity \"Square_Duty_wave\" for hierarchy \"Square_Duty_wave:inst8\"" {  } { { "Function_Generator.vhd" "inst8" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707198301 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frequency Square_Duty_wave.vhd(35) " "VHDL Process Statement warning at Square_Duty_wave.vhd(35): signal \"frequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198306 "|Function_Generator|Square_Duty_wave:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty Square_Duty_wave.vhd(36) " "VHDL Process Statement warning at Square_Duty_wave.vhd(36): signal \"duty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198306 "|Function_Generator|Square_Duty_wave:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square_duty_on Square_Duty_wave.vhd(37) " "VHDL Process Statement warning at Square_Duty_wave.vhd(37): signal \"square_duty_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198306 "|Function_Generator|Square_Duty_wave:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freq Square_Duty_wave.vhd(41) " "VHDL Process Statement warning at Square_Duty_wave.vhd(41): signal \"freq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198307 "|Function_Generator|Square_Duty_wave:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputsig Square_Duty_wave.vhd(43) " "VHDL Process Statement warning at Square_Duty_wave.vhd(43): signal \"outputsig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525707198307 "|Function_Generator|Square_Duty_wave:inst8"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Square_Duty_wave:inst8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Square_Duty_wave:inst8\|Div1\"" {  } { { "Square_Duty_wave.vhd" "Div1" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525707199643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Square_Duty_wave:inst8\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Square_Duty_wave:inst8\|Div2\"" {  } { { "Square_Duty_wave.vhd" "Div2" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525707199643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Square_wave:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Square_wave:inst7\|Div0\"" {  } { { "Square_wave.vhd" "Div0" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525707199643 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525707199643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Square_Duty_wave:inst8\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Square_Duty_wave:inst8\|lpm_divide:Div1\"" {  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707199790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Square_Duty_wave:inst8\|lpm_divide:Div1 " "Instantiated megafunction \"Square_Duty_wave:inst8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707199790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707199790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707199790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707199790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707199790 ""}  } { { "Square_Duty_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525707199790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707199889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707199889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707199925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707199925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707200018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707200018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707200071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707200071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707200110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707200110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Square_wave:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Square_wave:inst7\|lpm_divide:Div0\"" {  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707200170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Square_wave:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"Square_wave:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707200170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707200170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707200170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707200170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525707200170 ""}  } { { "Square_wave.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525707200170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707200261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707200261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707200308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707200308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525707200455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707200455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputsig\[1\] GND " "Pin \"outputsig\[1\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|outputsig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525707203690 "|Function_Generator|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525707203690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525707203975 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency\[31\] Low " "Register frequency\[31\] will power up to Low" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "duty\[1\] High " "Register duty\[1\] will power up to High" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "duty\[4\] High " "Register duty\[4\] will power up to High" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "duty\[5\] High " "Register duty\[5\] will power up to High" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "duty\[31\] Low " "Register duty\[31\] will power up to Low" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "multiply_range\[31\] Low " "Register multiply_range\[31\] will power up to Low" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency\[6\] High " "Register frequency\[6\] will power up to High" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency\[5\] High " "Register frequency\[5\] will power up to High" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency\[2\] High " "Register frequency\[2\] will power up to High" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "frequency\[0\] Low " "Register frequency\[0\] will power up to Low" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 90 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1525707204344 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1525707204344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525707206768 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "First_Project 24 " "Ignored 24 assignments for entity \"First_Project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity First_Project -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity First_Project -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity First_Project -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1525707206877 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1525707206877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525707207419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525707207419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input " "No output dependent on input pin \"input\"" {  } { { "Function_Generator.vhd" "" { Text "D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525707208098 "|Function_Generator|input"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525707208098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3160 " "Implemented 3160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525707208112 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525707208112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3137 " "Implemented 3137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525707208112 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1525707208112 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525707208112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525707208112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525707208177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 17:33:28 2018 " "Processing ended: Mon May 07 17:33:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525707208177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525707208177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525707208177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525707208177 ""}
