/**
 ******************************************************************************
 * @file           : CortexM3_Core_NVIC_Reg.h
 * @author         : Ziad Mohammed Fathi
 * @brief          : CortexM3_Core_NVIC_Reg Header body
 ******************************************************************************
 */

#ifndef CORTEXM3_CORE_NVIC_REG_H_
#define CORTEXM3_CORE_NVIC_REG_H_

/* ------------------------------ Include Start ---------------------------- */
#include "STM32F103xx_VEC.h"
/* ------------------------------ Include END ------------------------------ */
#define NVIC_ISERx_Base	(0xE000E100)
#define NVIC_ICERx_Base	(0XE000E180)
#define NVIC_ISPRx_Base	(0XE000E200)
#define NVIC_ICPRx_Base	(0XE000E280)
#define NVIC_IABRx_Base	(0xE000E300)
#define NVIC_IPRx_Base	(0xE000E400)
#define NVIC_STIRx_Base	(0xE000EF00)

/* ------------------------------ Macro Start ---------------------------- */

/* ~~~~~ ISER NVIC REGISTERS (Interrupt Set-enable Registers) ~~~~~ */
typedef struct
{
	NVIC_ISER[8U];
}ISER_t;

/* ~~~~~ ISPR NVIC REGISTERS (Interrupt Set-pending Registers) ~~~~~ */
typedef struct
{
	NVIC_ISPR[8U];
}ISPR_t;

/* ~~~~~ ICPR NVIC REGISTERS (Interrupt Clear-pending Registers) ~~~~~ */
typedef struct
{
	NVIC_ICPR[8U];
}ICPR_t;

/* ~~~~~ IABR NVIC REGISTERS (Interrupt Active Bit Registers) ~~~~~ */
typedef struct
{
	NVIC_IABR[8U];
}IABR_t;

/* ~~~~~ IPR NVIC REGISTERS (Interrupt Priority Registers) ~~~~~ */
typedef struct
{
	NVIC_IPR[240U];
}IPR_t;

#define NVIC_IPR0	*((volatile uint32_t *) 0xE000E400)
#define NVIC_IPR1	*((volatile uint32_t *) 0xE000E404)
#define NVIC_IPR2	*((volatile uint32_t *) 0xE000E408)
#define NVIC_IPR3	*((volatile uint32_t *) 0xE000E40C)
#define NVIC_IPR4	*((volatile uint32_t *) 0xE000E410)
#define NVIC_IPR5	*((volatile uint32_t *) 0xE000E414)
#define NVIC_IPR6	*((volatile uint32_t *) 0xE000E418)
#define NVIC_IPR7	*((volatile uint32_t *) 0xE000E41C)

#define NVIC_IPR8	*((volatile uint32_t *) 0xE000E420)
#define NVIC_IPR9	*((volatile uint32_t *) 0xE000E424)
#define NVIC_IPR10	*((volatile uint32_t *) 0xE000E428)
#define NVIC_IPR11	*((volatile uint32_t *) 0xE000E42C)
#define NVIC_IPR12	*((volatile uint32_t *) 0xE000E430)
#define NVIC_IPR13	*((volatile uint32_t *) 0xE000E434)
#define NVIC_IPR14	*((volatile uint32_t *) 0xE000E438)
#define NVIC_IPR15	*((volatile uint32_t *) 0xE000E44C)

#define NVIC_IPR16	*((volatile uint32_t *) 0xE000E440)
#define NVIC_IPR17	*((volatile uint32_t *) 0xE000E444)
#define NVIC_IPR18	*((volatile uint32_t *) 0xE000E448)
#define NVIC_IPR19	*((volatile uint32_t *) 0xE000E44C)
#define NVIC_IPR20	*((volatile uint32_t *) 0xE000E450)
#define NVIC_IPR21	*((volatile uint32_t *) 0xE000E454)
#define NVIC_IPR22	*((volatile uint32_t *) 0xE000E458)
#define NVIC_IPR23	*((volatile uint32_t *) 0xE000E45C)

#define NVIC_IPR24	*((volatile uint32_t *) 0xE000E460)
#define NVIC_IPR25	*((volatile uint32_t *) 0xE000E464)
#define NVIC_IPR26	*((volatile uint32_t *) 0xE000E468)
#define NVIC_IPR27	*((volatile uint32_t *) 0xE000E46C)
#define NVIC_IPR28	*((volatile uint32_t *) 0xE000E470)
#define NVIC_IPR29	*((volatile uint32_t *) 0xE000E474)
#define NVIC_IPR30	*((volatile uint32_t *) 0xE000E478)
#define NVIC_IPR31	*((volatile uint32_t *) 0xE000E47C)

#define NVIC_IPR32	*((volatile uint32_t *) 0xE000E480)
#define NVIC_IPR33	*((volatile uint32_t *) 0xE000E484)
#define NVIC_IPR34	*((volatile uint32_t *) 0xE000E488)
#define NVIC_IPR35	*((volatile uint32_t *) 0xE000E48C)
#define NVIC_IPR36	*((volatile uint32_t *) 0xE000E490)
#define NVIC_IPR37	*((volatile uint32_t *) 0xE000E494)
#define NVIC_IPR38	*((volatile uint32_t *) 0xE000E498)
#define NVIC_IPR39	*((volatile uint32_t *) 0xE000E49C)

#define NVIC_IPR40	*((volatile uint32_t *) 0xE000E4A0)
#define NVIC_IPR41	*((volatile uint32_t *) 0xE000E4A4)
#define NVIC_IPR42	*((volatile uint32_t *) 0xE000E4A8)
#define NVIC_IPR43	*((volatile uint32_t *) 0xE000E4AC)
#define NVIC_IPR44	*((volatile uint32_t *) 0xE000E4B0)
#define NVIC_IPR45	*((volatile uint32_t *) 0xE000E4B8)
#define NVIC_IPR46	*((volatile uint32_t *) 0xE000E4BC)
#define NVIC_IPR47	*((volatile uint32_t *) 0xE000E4C0)

#define NVIC_IPR48	*((volatile uint32_t *) 0xE000E4C4)
#define NVIC_IPR49	*((volatile uint32_t *) 0xE000E4C8)
#define NVIC_IPR50	*((volatile uint32_t *) 0xE000E4CC)
#define NVIC_IPR51	*((volatile uint32_t *) 0xE000E4D0)
#define NVIC_IPR52	*((volatile uint32_t *) 0xE000E4D4)
#define NVIC_IPR53	*((volatile uint32_t *) 0xE000E4D8)
#define NVIC_IPR54	*((volatile uint32_t *) 0xE000E4DC)
#define NVIC_IPR55	*((volatile uint32_t *) 0xE000E4E0)

#define NVIC_IPR56	*((volatile uint32_t *) 0xE000E4E4)
#define NVIC_IPR57	*((volatile uint32_t *) 0xE000E4E8)
#define NVIC_IPR58	*((volatile uint32_t *) 0xE000E4EC)
#define NVIC_IPR59	*((volatile uint32_t *) 0xE000E4EF)
/* ------------------------------ Macro END ------------------------------ */

/* ------------------- Macro Functions Declarations Start ----------------- */
/* ------------------- Macro Functions Declarations END ------------------- */

/* ---------------------- Data Types Declarations Start -------------------- */

/* ---------------------- Data Types Declarations END ---------------------- */

/* ------------------- Software interface Declarations Start ----------------- */
/* ------------------- Software interface Declarations END ------------------- */

#endif /* CORTEXM3_CORE_NVIC_REG_H_ */
