[01/30 19:43:27      0s] 
[01/30 19:43:27      0s] Cadence Innovus(TM) Implementation System.
[01/30 19:43:27      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/30 19:43:27      0s] 
[01/30 19:43:27      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[01/30 19:43:27      0s] Options:	
[01/30 19:43:27      0s] Date:		Thu Jan 30 19:43:27 2025
[01/30 19:43:27      0s] Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[01/30 19:43:27      0s] OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
[01/30 19:43:27      0s] 
[01/30 19:43:27      0s] License:
[01/30 19:43:27      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/30 19:43:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/30 19:43:37      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[01/30 19:43:39     10s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[01/30 19:43:39     10s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[01/30 19:43:39     10s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[01/30 19:43:39     10s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[01/30 19:43:39     10s] @(#)CDS: CPE v21.10-p004
[01/30 19:43:39     10s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/30 19:43:39     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[01/30 19:43:39     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/30 19:43:39     10s] @(#)CDS: RCDB 11.15.0
[01/30 19:43:39     10s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[01/30 19:43:39     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_16001_vlsicadclient05_vlsiuser_i1gFtR.

[01/30 19:43:39     10s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[01/30 19:43:41     12s] 
[01/30 19:43:41     12s] **INFO:  MMMC transition support version v31-84 
[01/30 19:43:41     12s] 
[01/30 19:43:41     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/30 19:43:41     12s] <CMD> suppressMessage ENCEXT-2799
[01/30 19:43:41     12s] <CMD> getVersion
[01/30 19:43:41     12s] [INFO] Loading PVS 21.12 fill procedures
[01/30 19:43:41     12s] <CMD> win
[01/30 19:43:57     17s] <CMD> encMessage warning 0
[01/30 19:43:57     17s] Suppress "**WARN ..." messages.
[01/30 19:43:57     17s] <CMD> encMessage debug 0
[01/30 19:43:57     17s] <CMD> is_common_ui_mode
[01/30 19:43:57     17s] <CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
[01/30 19:43:57     17s] #% Begin load design ... (date=01/30 19:43:57, mem=704.9M)
[01/30 19:43:57     17s] Set Default Input Pin Transition as 0.1 ps.
[01/30 19:43:58     17s] Loading design 't1c_riscv_cpu' saved by 'Innovus' '21.10-p004_1' on 'Thu Jan 30 19:41:56 2025'.
[01/30 19:43:58     17s] % Begin Load MMMC data ... (date=01/30 19:43:58, mem=708.3M)
[01/30 19:43:58     17s] % End Load MMMC data ... (date=01/30 19:43:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=708.6M, current mem=708.6M)
[01/30 19:43:58     17s] 
[01/30 19:43:58     17s] Loading LEF file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/lef/gsclib045_tech.lef ...
[01/30 19:43:58     17s] 
[01/30 19:43:58     17s] Loading LEF file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/lef/gsclib045_macro.lef ...
[01/30 19:43:58     17s] Set DBUPerIGU to M2 pitch 400.
[01/30 19:43:58     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/30 19:43:58     18s] Type 'man IMPLF-200' for more detail.
[01/30 19:43:58     18s] 
[01/30 19:43:58     18s] viaInitial starts at Thu Jan 30 19:43:58 2025
viaInitial ends at Thu Jan 30 19:43:58 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/30 19:43:58     18s] Loading view definition file from /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/viewDefinition.tcl
[01/30 19:43:58     18s] Reading max_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[01/30 19:43:58     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[01/30 19:43:58     18s] Read 480 cells in library 'slow_vdd1v0' 
[01/30 19:43:58     18s] Reading min_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[01/30 19:43:59     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[01/30 19:43:59     18s] Read 480 cells in library 'fast_vdd1v0' 
[01/30 19:43:59     18s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=781.4M, current mem=726.2M)
[01/30 19:43:59     18s] *** End library_loading (cpu=0.01min, real=0.02min, mem=16.9M, fe_cpu=0.31min, fe_real=0.53min, fe_mem=833.2M) ***
[01/30 19:43:59     18s] % Begin Load netlist data ... (date=01/30 19:43:59, mem=726.2M)
[01/30 19:43:59     18s] *** Begin netlist parsing (mem=833.2M) ***
[01/30 19:43:59     18s] Created 480 new cells from 2 timing libraries.
[01/30 19:43:59     18s] Reading netlist ...
[01/30 19:43:59     18s] Backslashed names will retain backslash and a trailing blank character.
[01/30 19:43:59     18s] Reading verilogBinary netlist '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.v.bin'
[01/30 19:43:59     18s] 
[01/30 19:43:59     18s] *** Memory Usage v#1 (Current mem = 839.199M, initial mem = 308.848M) ***
[01/30 19:43:59     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=839.2M) ***
[01/30 19:43:59     18s] % End Load netlist data ... (date=01/30 19:43:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=736.2M, current mem=736.2M)
[01/30 19:43:59     18s] Top level cell is t1c_riscv_cpu.
[01/30 19:43:59     19s] Hooked 960 DB cells to tlib cells.
[01/30 19:43:59     19s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=752.2M, current mem=752.2M)
[01/30 19:43:59     19s] Starting recursive module instantiation check.
[01/30 19:43:59     19s] No recursion found.
[01/30 19:43:59     19s] Building hierarchical netlist for Cell t1c_riscv_cpu ...
[01/30 19:43:59     19s] *** Netlist is unique.
[01/30 19:43:59     19s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/30 19:43:59     19s] ** info: there are 1055 modules.
[01/30 19:43:59     19s] ** info: there are 4357 stdCell insts.
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] *** Memory Usage v#1 (Current mem = 887.625M, initial mem = 308.848M) ***
[01/30 19:43:59     19s] *info: set bottom ioPad orient R0
[01/30 19:43:59     19s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:43:59     19s] Type 'man IMPFP-3961' for more detail.
[01/30 19:43:59     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:43:59     19s] Type 'man IMPFP-3961' for more detail.
[01/30 19:43:59     19s] Set Default Net Delay as 1000 ps.
[01/30 19:43:59     19s] Set Default Net Load as 0.5 pF. 
[01/30 19:43:59     19s] Set Default Input Pin Transition as 0.1 ps.
[01/30 19:43:59     19s] Set Shrink Factor to 0.90000
[01/30 19:43:59     19s] Loading preference file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/gui.pref.tcl ...
[01/30 19:43:59     19s] addRing command will ignore shorts while creating rings.
[01/30 19:43:59     19s] addRing command will disallow rings to go over rows.
[01/30 19:43:59     19s] addRing command will consider rows while creating rings.
[01/30 19:43:59     19s] The ring targets are set to core/block ring wires.
[01/30 19:43:59     19s] addStripe will allow jog to connect padcore ring and block ring.
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] Stripes will not extend to closest target.
[01/30 19:43:59     19s] When breaking rings, the power planner will consider the existence of blocks.
[01/30 19:43:59     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/30 19:43:59     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/30 19:43:59     19s] Stripes will not be created over regions without power planning wires.
[01/30 19:43:59     19s] Offset for stripe breaking is set to 0.
[01/30 19:43:59     19s] Stripes will stop at the boundary of the specified area.
[01/30 19:43:59     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/30 19:43:59     19s] Change floorplan default-technical-site to 'CoreSite'.
[01/30 19:43:59     19s] Extraction setup Delayed 
[01/30 19:43:59     19s] *Info: initialize multi-corner CTS.
[01/30 19:43:59     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.4M, current mem=771.9M)
[01/30 19:43:59     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/30 19:43:59     19s] Summary for sequential cells identification: 
[01/30 19:43:59     19s]   Identified SBFF number: 104
[01/30 19:43:59     19s]   Identified MBFF number: 0
[01/30 19:43:59     19s]   Identified SB Latch number: 0
[01/30 19:43:59     19s]   Identified MB Latch number: 0
[01/30 19:43:59     19s]   Not identified SBFF number: 16
[01/30 19:43:59     19s]   Not identified MBFF number: 0
[01/30 19:43:59     19s]   Not identified SB Latch number: 0
[01/30 19:43:59     19s]   Not identified MB Latch number: 0
[01/30 19:43:59     19s]   Number of sequential cells which are not FFs: 32
[01/30 19:43:59     19s] Total number of combinational cells: 318
[01/30 19:43:59     19s] Total number of sequential cells: 152
[01/30 19:43:59     19s] Total number of tristate cells: 10
[01/30 19:43:59     19s] Total number of level shifter cells: 0
[01/30 19:43:59     19s] Total number of power gating cells: 0
[01/30 19:43:59     19s] Total number of isolation cells: 0
[01/30 19:43:59     19s] Total number of power switch cells: 0
[01/30 19:43:59     19s] Total number of pulse generator cells: 0
[01/30 19:43:59     19s] Total number of always on buffers: 0
[01/30 19:43:59     19s] Total number of retention cells: 0
[01/30 19:43:59     19s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/30 19:43:59     19s] Total number of usable buffers: 16
[01/30 19:43:59     19s] List of unusable buffers:
[01/30 19:43:59     19s] Total number of unusable buffers: 0
[01/30 19:43:59     19s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/30 19:43:59     19s] Total number of usable inverters: 19
[01/30 19:43:59     19s] List of unusable inverters:
[01/30 19:43:59     19s] Total number of unusable inverters: 0
[01/30 19:43:59     19s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/30 19:43:59     19s] Total number of identified usable delay cells: 8
[01/30 19:43:59     19s] List of identified unusable delay cells:
[01/30 19:43:59     19s] Total number of identified unusable delay cells: 0
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] TimeStamp Deleting Cell Server Begin ...
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] TimeStamp Deleting Cell Server End ...
[01/30 19:43:59     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.9M, current mem=1012.9M)
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[01/30 19:43:59     19s] Summary for sequential cells identification: 
[01/30 19:43:59     19s]   Identified SBFF number: 104
[01/30 19:43:59     19s]   Identified MBFF number: 0
[01/30 19:43:59     19s]   Identified SB Latch number: 0
[01/30 19:43:59     19s]   Identified MB Latch number: 0
[01/30 19:43:59     19s]   Not identified SBFF number: 16
[01/30 19:43:59     19s]   Not identified MBFF number: 0
[01/30 19:43:59     19s]   Not identified SB Latch number: 0
[01/30 19:43:59     19s]   Not identified MB Latch number: 0
[01/30 19:43:59     19s]   Number of sequential cells which are not FFs: 32
[01/30 19:43:59     19s]  Visiting view : wc
[01/30 19:43:59     19s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[01/30 19:43:59     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/30 19:43:59     19s]  Visiting view : bc
[01/30 19:43:59     19s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/30 19:43:59     19s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/30 19:43:59     19s] 
[01/30 19:43:59     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[01/30 19:43:59     19s] Reading floorplan file - /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.fp.gz (mem = 1128.7M).
[01/30 19:43:59     19s] % Begin Load floorplan data ... (date=01/30 19:43:59, mem=1013.9M)
[01/30 19:43:59     19s] *info: reset 4509 existing net BottomPreferredLayer and AvoidDetour
[01/30 19:43:59     19s] Deleting old partition specification.
[01/30 19:43:59     19s] Set FPlanBox to (0 0 379600 368600)
[01/30 19:43:59     19s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:43:59     19s] Type 'man IMPFP-3961' for more detail.
[01/30 19:43:59     19s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/30 19:43:59     19s] Type 'man IMPFP-3961' for more detail.
[01/30 19:43:59     19s]  ... processed partition successfully.
[01/30 19:43:59     19s] Reading binary special route file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.fp.spr.gz (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:41:56 2025, version: 1)
[01/30 19:43:59     19s] Convert 0 swires and 0 svias from compressed groups
[01/30 19:43:59     19s] 115 swires and 54 svias were compressed
[01/30 19:43:59     19s] 115 swires and 54 svias were decompressed from small or sparse groups
[01/30 19:43:59     19s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.7M, current mem=1014.7M)
[01/30 19:43:59     19s] Extracting standard cell pins and blockage ...... 
[01/30 19:43:59     19s] Pin and blockage extraction finished
[01/30 19:43:59     19s] % End Load floorplan data ... (date=01/30 19:43:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.6M, current mem=1015.6M)
[01/30 19:43:59     19s] Reading congestion map file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
[01/30 19:43:59     19s] % Begin Load SymbolTable ... (date=01/30 19:43:59, mem=1015.8M)
[01/30 19:43:59     19s] % End Load SymbolTable ... (date=01/30 19:43:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.4M, current mem=1016.4M)
[01/30 19:43:59     19s] Loading place ...
[01/30 19:43:59     19s] % Begin Load placement data ... (date=01/30 19:43:59, mem=1016.4M)
[01/30 19:43:59     19s] Reading placement file - /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.place.gz.
[01/30 19:43:59     19s] ** Reading stdCellPlacement_binary (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:41:56 2025, version# 2) ...
[01/30 19:43:59     19s] Read Views for adaptive view pruning ...
[01/30 19:43:59     19s] Read 0 views from Binary DB for adaptive view pruning
[01/30 19:43:59     19s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1130.7M) ***
[01/30 19:43:59     19s] Total net length = 4.425e+00 (2.212e+00 2.212e+00) (ext = 1.800e-01)
[01/30 19:43:59     19s] % End Load placement data ... (date=01/30 19:43:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1016.5M, current mem=1016.4M)
[01/30 19:44:00     19s] Reading PG file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on       Thu Jan 30 19:41:56 2025)
[01/30 19:44:00     19s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1127.7M) ***
[01/30 19:44:00     19s] % Begin Load routing data ... (date=01/30 19:44:00, mem=1016.6M)
[01/30 19:44:00     19s] Reading routing file - /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.route.gz.
[01/30 19:44:00     19s] Reading Innovus routing data (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:41:56 2025 Format: 20.1) ...
[01/30 19:44:00     19s] *** Total 4429 nets are successfully restored.
[01/30 19:44:00     19s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1127.7M) ***
[01/30 19:44:00     19s] % End Load routing data ... (date=01/30 19:44:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1017.7M, current mem=1016.7M)
[01/30 19:44:00     19s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[01/30 19:44:00     19s] Reading property file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.prop
[01/30 19:44:00     19s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1130.7M) ***
[01/30 19:44:00     19s] Set Default Input Pin Transition as 0.1 ps.
[01/30 19:44:00     19s] eee: readRCCornerMetaData, file read unsuccessful: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/extraction/extractionMetaData.gz
[01/30 19:44:00     19s] Extraction setup Started 
[01/30 19:44:00     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/30 19:44:00     19s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[01/30 19:44:00     19s] Type 'man IMPEXT-6202' for more detail.
[01/30 19:44:00     19s] Reading Capacitance Table File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[01/30 19:44:00     19s] Cap table was created using Encounter 10.10-b056_1.
[01/30 19:44:00     19s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[01/30 19:44:00     19s] Set Shrink Factor to 0.90000
[01/30 19:44:00     19s] Importing multi-corner RC tables ... 
[01/30 19:44:00     19s] Summary of Active RC-Corners : 
[01/30 19:44:00     19s]  
[01/30 19:44:00     19s]  Analysis View: wc
[01/30 19:44:00     19s]     RC-Corner Name        : rccorners
[01/30 19:44:00     19s]     RC-Corner Index       : 0
[01/30 19:44:00     19s]     RC-Corner Temperature : 25 Celsius
[01/30 19:44:00     19s]     RC-Corner Cap Table   : '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/30 19:44:00     19s]     RC-Corner PreRoute Res Factor         : 1
[01/30 19:44:00     19s]     RC-Corner PreRoute Cap Factor         : 1
[01/30 19:44:00     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/30 19:44:00     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/30 19:44:00     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/30 19:44:00     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner Technology file: '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/rccorners/gpdk045.tch'
[01/30 19:44:00     19s]  
[01/30 19:44:00     19s]  Analysis View: bc
[01/30 19:44:00     19s]     RC-Corner Name        : rccorners
[01/30 19:44:00     19s]     RC-Corner Index       : 0
[01/30 19:44:00     19s]     RC-Corner Temperature : 25 Celsius
[01/30 19:44:00     19s]     RC-Corner Cap Table   : '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/30 19:44:00     19s]     RC-Corner PreRoute Res Factor         : 1
[01/30 19:44:00     19s]     RC-Corner PreRoute Cap Factor         : 1
[01/30 19:44:00     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/30 19:44:00     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/30 19:44:00     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/30 19:44:00     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/30 19:44:00     19s]     RC-Corner Technology file: '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/rccorners/gpdk045.tch'
[01/30 19:44:00     19s] LayerId::1 widthSet size::4
[01/30 19:44:00     19s] LayerId::2 widthSet size::4
[01/30 19:44:00     19s] LayerId::3 widthSet size::4
[01/30 19:44:00     19s] LayerId::4 widthSet size::4
[01/30 19:44:00     19s] LayerId::5 widthSet size::4
[01/30 19:44:00     19s] LayerId::6 widthSet size::4
[01/30 19:44:00     19s] LayerId::7 widthSet size::5
[01/30 19:44:00     19s] LayerId::8 widthSet size::5
[01/30 19:44:00     19s] LayerId::9 widthSet size::5
[01/30 19:44:00     19s] LayerId::10 widthSet size::4
[01/30 19:44:00     19s] LayerId::11 widthSet size::3
[01/30 19:44:00     19s] Updating RC grid for preRoute extraction ...
[01/30 19:44:00     19s] eee: pegSigSF::1.070000
[01/30 19:44:00     19s] Initializing multi-corner capacitance tables ... 
[01/30 19:44:00     19s] Initializing multi-corner resistance tables ...
[01/30 19:44:00     19s] Creating RPSQ from WeeR and WRes ...
[01/30 19:44:00     19s] eee: l::1 avDens::0.088411 usedTrk::1050.317339 availTrk::11880.000000 sigTrk::1050.317339
[01/30 19:44:00     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:44:00     19s] eee: l::10 avDens::0.121031 usedTrk::136.596051 availTrk::1128.600000 sigTrk::136.596051
[01/30 19:44:00     19s] eee: l::11 avDens::0.035178 usedTrk::53.189679 availTrk::1512.000000 sigTrk::53.189679
[01/30 19:44:00     19s] **Info: Trial Route has Max Route Layer 15/11.
[01/30 19:44:00     19s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/30 19:44:00     19s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294118 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/30 19:44:00     19s] Start generating vias ..
[01/30 19:44:00     19s] #create default rule from bind_ndr_rule rule=0x7f94608261c0 0x7f9449680558
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:44:00     19s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/30 19:44:00     19s] #Skip building auto via since it is not turned on.
[01/30 19:44:00     19s] Extracting standard cell pins and blockage ...... 
[01/30 19:44:00     19s] Pin and blockage extraction finished
[01/30 19:44:00     19s] Via generation completed.
[01/30 19:44:00     19s] % Begin Load power constraints ... (date=01/30 19:44:00, mem=1027.5M)
[01/30 19:44:00     19s] % End Load power constraints ... (date=01/30 19:44:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.6M, current mem=1027.6M)
[01/30 19:44:00     19s] % Begin load AAE data ... (date=01/30 19:44:00, mem=1040.4M)
[01/30 19:44:00     19s] % End load AAE data ... (date=01/30 19:44:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1040.4M, current mem=1040.4M)
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] TimeStamp Deleting Cell Server Begin ...
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] TimeStamp Deleting Cell Server End ...
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/30 19:44:00     19s] Summary for sequential cells identification: 
[01/30 19:44:00     19s]   Identified SBFF number: 104
[01/30 19:44:00     19s]   Identified MBFF number: 0
[01/30 19:44:00     19s]   Identified SB Latch number: 0
[01/30 19:44:00     19s]   Identified MB Latch number: 0
[01/30 19:44:00     19s]   Not identified SBFF number: 16
[01/30 19:44:00     19s]   Not identified MBFF number: 0
[01/30 19:44:00     19s]   Not identified SB Latch number: 0
[01/30 19:44:00     19s]   Not identified MB Latch number: 0
[01/30 19:44:00     19s]   Number of sequential cells which are not FFs: 32
[01/30 19:44:00     19s] Total number of combinational cells: 318
[01/30 19:44:00     19s] Total number of sequential cells: 152
[01/30 19:44:00     19s] Total number of tristate cells: 10
[01/30 19:44:00     19s] Total number of level shifter cells: 0
[01/30 19:44:00     19s] Total number of power gating cells: 0
[01/30 19:44:00     19s] Total number of isolation cells: 0
[01/30 19:44:00     19s] Total number of power switch cells: 0
[01/30 19:44:00     19s] Total number of pulse generator cells: 0
[01/30 19:44:00     19s] Total number of always on buffers: 0
[01/30 19:44:00     19s] Total number of retention cells: 0
[01/30 19:44:00     19s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/30 19:44:00     19s] Total number of usable buffers: 16
[01/30 19:44:00     19s] List of unusable buffers:
[01/30 19:44:00     19s] Total number of unusable buffers: 0
[01/30 19:44:00     19s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/30 19:44:00     19s] Total number of usable inverters: 19
[01/30 19:44:00     19s] List of unusable inverters:
[01/30 19:44:00     19s] Total number of unusable inverters: 0
[01/30 19:44:00     19s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/30 19:44:00     19s] Total number of identified usable delay cells: 8
[01/30 19:44:00     19s] List of identified unusable delay cells:
[01/30 19:44:00     19s] Total number of identified unusable delay cells: 0
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] TimeStamp Deleting Cell Server Begin ...
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] TimeStamp Deleting Cell Server End ...
[01/30 19:44:00     19s] #% End load design ... (date=01/30 19:44:00, total cpu=0:00:02.2, real=0:00:03.0, peak res=1070.9M, current mem=1040.6M)
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:44:00     19s] Severity  ID               Count  Summary                                  
[01/30 19:44:00     19s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/30 19:44:00     19s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/30 19:44:00     19s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/30 19:44:00     19s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/30 19:44:00     19s] *** Message Summary: 8 warning(s), 0 error(s)
[01/30 19:44:00     19s] 
[01/30 19:44:00     19s] <CMD> setDrawView fplan
[01/30 19:44:00     19s] <CMD> encMessage warning 1
[01/30 19:44:00     19s] Un-suppress "**WARN ..." messages.
[01/30 19:44:00     19s] <CMD> encMessage debug 0
[01/30 19:44:00     19s] <CMD> encMessage warning 0
[01/30 19:44:00     19s] Suppress "**WARN ..." messages.
[01/30 19:44:00     19s] <CMD> encMessage debug 0
[01/30 19:44:00     19s] <CMD> is_common_ui_mode
[01/30 19:44:00     19s] <CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
[01/30 19:44:00     20s] #% Begin load design ... (date=01/30 19:44:00, mem=1118.8M)
[01/30 19:44:00     20s] 
[01/30 19:44:00     20s] 
[01/30 19:44:00     20s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:44:00     20s] 
[01/30 19:44:00     20s] 
[01/30 19:44:00     20s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:44:00     20s] 
[01/30 19:44:00     20s]     while executing
[01/30 19:44:00     20s] "error $catchMsg"
[01/30 19:44:00     20s]     (procedure "restoreDesign" line 33)
[01/30 19:44:00     20s] 
[01/30 19:44:00     20s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:44:00     20s] 
[01/30 19:44:02     20s] <CMD> encMessage warning 1
[01/30 19:44:02     20s] Un-suppress "**WARN ..." messages.
[01/30 19:44:02     20s] <CMD> encMessage debug 0
[01/30 19:45:46     52s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/30 19:45:46     52s] <CMD> setEndCapMode -reset
[01/30 19:45:46     52s] <CMD> setEndCapMode -boundary_tap false
[01/30 19:45:46     52s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/30 19:45:46     52s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/30 19:45:46     52s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/30 19:45:46     52s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[01/30 19:45:46     52s] <CMD> setPlaceMode -reset
[01/30 19:45:46     52s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/30 19:45:46     52s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[01/30 19:45:49     53s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/30 19:45:49     53s] <CMD> setEndCapMode -reset
[01/30 19:45:49     53s] <CMD> setEndCapMode -boundary_tap false
[01/30 19:45:49     53s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[01/30 19:45:51     53s] <CMD> setPlaceMode -fp false
[01/30 19:45:51     53s] <CMD> place_design
[01/30 19:45:51     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[01/30 19:45:51     53s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[01/30 19:45:51     53s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/30 19:45:51     53s] [check_scan_connected]: number of scan connected with missing definition = 8, number of scan = 2048, number of sequential = 2078, percentage of missing scan cell = 0.38% (8 / 2078)
[01/30 19:45:51     53s] #Start colorize_geometry on Thu Jan 30 19:45:51 2025
[01/30 19:45:51     53s] #
[01/30 19:45:51     53s] ### Time Record (colorize_geometry) is installed.
[01/30 19:45:51     53s] ### Time Record (Pre Callback) is installed.
[01/30 19:45:51     53s] ### Time Record (Pre Callback) is uninstalled.
[01/30 19:45:51     53s] ### Time Record (DB Import) is installed.
[01/30 19:45:51     53s] #create default rule from bind_ndr_rule rule=0x7f94608261c0 0x7f9449322558
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:51     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/30 19:45:52     54s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1512748638 placement=984943660 pin_access=1 inst_pattern=1
[01/30 19:45:52     54s] ### Time Record (DB Import) is uninstalled.
[01/30 19:45:52     54s] ### Time Record (DB Export) is installed.
[01/30 19:45:52     54s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1512748638 placement=984943660 pin_access=1 inst_pattern=1
[01/30 19:45:52     54s] ### Time Record (DB Export) is uninstalled.
[01/30 19:45:52     54s] ### Time Record (Post Callback) is installed.
[01/30 19:45:52     54s] ### Time Record (Post Callback) is uninstalled.
[01/30 19:45:52     54s] #
[01/30 19:45:52     54s] #colorize_geometry statistics:
[01/30 19:45:52     54s] #Cpu time = 00:00:00
[01/30 19:45:52     54s] #Elapsed time = 00:00:00
[01/30 19:45:52     54s] #Increased memory = 35.24 (MB)
[01/30 19:45:52     54s] #Total memory = 1164.90 (MB)
[01/30 19:45:52     54s] #Peak memory = 1165.81 (MB)
[01/30 19:45:52     54s] #Number of warnings = 16
[01/30 19:45:52     54s] #Total number of warnings = 32
[01/30 19:45:52     54s] #Number of fails = 0
[01/30 19:45:52     54s] #Total number of fails = 0
[01/30 19:45:52     54s] #Complete colorize_geometry on Thu Jan 30 19:45:52 2025
[01/30 19:45:52     54s] #
[01/30 19:45:52     54s] ### Time Record (colorize_geometry) is uninstalled.
[01/30 19:45:52     54s] ### 
[01/30 19:45:52     54s] ###   Scalability Statistics
[01/30 19:45:52     54s] ### 
[01/30 19:45:52     54s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:45:52     54s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/30 19:45:52     54s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:45:52     54s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/30 19:45:52     54s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/30 19:45:52     54s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/30 19:45:52     54s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/30 19:45:52     54s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/30 19:45:52     54s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:45:52     54s] ### 
[01/30 19:45:52     54s] *** Starting placeDesign default flow ***
[01/30 19:45:52     54s] **Info: Trial Route has Max Route Layer 15/11.
[01/30 19:45:52     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.1 mem=1347.7M
[01/30 19:45:52     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.1 mem=1347.7M
[01/30 19:45:52     54s] *** Start deleteBufferTree ***
[01/30 19:45:52     54s] Info: Detect buffers to remove automatically.
[01/30 19:45:52     54s] Analyzing netlist ...
[01/30 19:45:52     54s] Updating netlist
[01/30 19:45:52     54s] 
[01/30 19:45:52     54s] *summary: 15 instances (buffers/inverters) removed
[01/30 19:45:52     54s] *** Finish deleteBufferTree (0:00:00.2) ***
[01/30 19:45:52     54s] **INFO: Enable pre-place timing setting for timing analysis
[01/30 19:45:52     54s] Set Using Default Delay Limit as 101.
[01/30 19:45:52     54s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/30 19:45:52     54s] Set Default Net Delay as 0 ps.
[01/30 19:45:52     54s] Set Default Net Load as 0 pF. 
[01/30 19:45:52     54s] **INFO: Analyzing IO path groups for slack adjustment
[01/30 19:45:52     54s] Effort level <high> specified for reg2reg_tmp.16001 path_group
[01/30 19:45:52     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/30 19:45:52     54s] AAE DB initialization (MEM=1360.54 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/30 19:45:52     54s] #################################################################################
[01/30 19:45:52     54s] # Design Stage: PreRoute
[01/30 19:45:52     54s] # Design Name: t1c_riscv_cpu
[01/30 19:45:52     54s] # Design Mode: 90nm
[01/30 19:45:52     54s] # Analysis Mode: MMMC Non-OCV 
[01/30 19:45:52     54s] # Parasitics Mode: No SPEF/RCDB 
[01/30 19:45:52     54s] # Signoff Settings: SI Off 
[01/30 19:45:52     54s] #################################################################################
[01/30 19:45:52     55s] Calculate delays in BcWc mode...
[01/30 19:45:52     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1360.5M, InitMEM = 1360.5M)
[01/30 19:45:52     55s] Start delay calculation (fullDC) (1 T). (MEM=1360.54)
[01/30 19:45:52     55s] Start AAE Lib Loading. (MEM=1372.06)
[01/30 19:45:52     55s] End AAE Lib Loading. (MEM=1381.6 CPU=0:00:00.0 Real=0:00:00.0)
[01/30 19:45:52     55s] End AAE Lib Interpolated Model. (MEM=1381.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:45:53     55s] Total number of fetched objects 4410
[01/30 19:45:53     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:45:53     55s] End delay calculation. (MEM=1457.91 CPU=0:00:00.3 REAL=0:00:00.0)
[01/30 19:45:53     55s] End delay calculation (fullDC). (MEM=1440.37 CPU=0:00:00.4 REAL=0:00:01.0)
[01/30 19:45:53     55s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1440.4M) ***
[01/30 19:45:53     55s] **INFO: Disable pre-place timing setting for timing analysis
[01/30 19:45:53     55s] Set Using Default Delay Limit as 1000.
[01/30 19:45:53     55s] Set Default Net Delay as 1000 ps.
[01/30 19:45:53     55s] Set Default Net Load as 0.5 pF. 
[01/30 19:45:53     55s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/30 19:45:53     55s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1430.9M, EPOCH TIME: 1738246553.542788
[01/30 19:45:53     55s] Deleted 0 physical inst  (cell - / prefix -).
[01/30 19:45:53     55s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1430.9M, EPOCH TIME: 1738246553.542991
[01/30 19:45:53     55s] INFO: #ExclusiveGroups=0
[01/30 19:45:53     55s] INFO: There are no Exclusive Groups.
[01/30 19:45:53     55s] *** Starting "NanoPlace(TM) placement v#2 (mem=1430.9M)" ...
[01/30 19:45:53     55s] Wait...
[01/30 19:45:54     56s] *** Build Buffered Sizing Timing Model
[01/30 19:45:54     56s] (cpu=0:00:00.9 mem=1438.9M) ***
[01/30 19:45:54     56s] *** Build Virtual Sizing Timing Model
[01/30 19:45:54     56s] (cpu=0:00:01.0 mem=1438.9M) ***
[01/30 19:45:54     56s] No user-set net weight.
[01/30 19:45:54     56s] Net fanout histogram:
[01/30 19:45:54     56s] 2		: 1520 (34.5%) nets
[01/30 19:45:54     56s] 3		: 2072 (47.0%) nets
[01/30 19:45:54     56s] 4     -	14	: 789 (17.9%) nets
[01/30 19:45:54     56s] 15    -	39	: 15 (0.3%) nets
[01/30 19:45:54     56s] 40    -	79	: 5 (0.1%) nets
[01/30 19:45:54     56s] 80    -	159	: 0 (0.0%) nets
[01/30 19:45:54     56s] 160   -	319	: 8 (0.2%) nets
[01/30 19:45:54     56s] 320   -	639	: 0 (0.0%) nets
[01/30 19:45:54     56s] 640   -	1279	: 0 (0.0%) nets
[01/30 19:45:54     56s] 1280  -	2559	: 1 (0.0%) nets
[01/30 19:45:54     56s] 2560  -	5119	: 0 (0.0%) nets
[01/30 19:45:54     56s] 5120+		: 0 (0.0%) nets
[01/30 19:45:54     56s] no activity file in design. spp won't run.
[01/30 19:45:54     56s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/30 19:45:54     56s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/30 19:45:54     56s] Define the scan chains before using this option.
[01/30 19:45:54     56s] Type 'man IMPSP-9042' for more detail.
[01/30 19:45:54     56s] z: 2, totalTracks: 1
[01/30 19:45:54     56s] z: 4, totalTracks: 1
[01/30 19:45:54     56s] z: 6, totalTracks: 1
[01/30 19:45:54     56s] z: 8, totalTracks: 1
[01/30 19:45:54     56s] All LLGs are deleted
[01/30 19:45:54     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1438.9M, EPOCH TIME: 1738246554.589281
[01/30 19:45:54     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1438.9M, EPOCH TIME: 1738246554.589564
[01/30 19:45:54     56s] # Building t1c_riscv_cpu llgBox search-tree.
[01/30 19:45:54     56s] #std cell=4342 (0 fixed + 4342 movable) #buf cell=0 #inv cell=116 #block=0 (0 floating + 0 preplaced)
[01/30 19:45:54     56s] #ioInst=0 #net=4410 #term=20013 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
[01/30 19:45:54     56s] stdCell: 4342 single + 0 double + 0 multi
[01/30 19:45:54     56s] Total standard cell length = 11.3678 (mm), area = 0.0194 (mm^2)
[01/30 19:45:54     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1438.9M, EPOCH TIME: 1738246554.590846
[01/30 19:45:54     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1438.9M, EPOCH TIME: 1738246554.591722
[01/30 19:45:54     56s] Core basic site is CoreSite
[01/30 19:45:54     56s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1438.9M, EPOCH TIME: 1738246554.605646
[01/30 19:45:54     56s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:1470.9M, EPOCH TIME: 1738246554.610561
[01/30 19:45:54     56s] Use non-trimmed site array because memory saving is not enough.
[01/30 19:45:54     56s] SiteArray: non-trimmed site array dimensions = 96 x 849
[01/30 19:45:54     56s] SiteArray: use 393,216 bytes
[01/30 19:45:54     56s] SiteArray: current memory after site array memory allocation 1471.2M
[01/30 19:45:54     56s] SiteArray: FP blocked sites are writable
[01/30 19:45:54     56s] Estimated cell power/ground rail width = 0.160 um
[01/30 19:45:54     56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:45:54     56s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1471.2M, EPOCH TIME: 1738246554.612546
[01/30 19:45:54     56s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1471.2M, EPOCH TIME: 1738246554.614351
[01/30 19:45:54     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1471.2M, EPOCH TIME: 1738246554.615362
[01/30 19:45:54     56s] 
[01/30 19:45:54     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:45:54     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1471.2M, EPOCH TIME: 1738246554.616150
[01/30 19:45:54     56s] 
[01/30 19:45:54     56s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:45:54     56s] OPERPROF: Starting pre-place ADS at level 1, MEM:1471.2M, EPOCH TIME: 1738246554.616258
[01/30 19:45:54     56s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1471.2M, EPOCH TIME: 1738246554.617913
[01/30 19:45:54     56s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1471.2M, EPOCH TIME: 1738246554.617969
[01/30 19:45:54     56s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1471.2M, EPOCH TIME: 1738246554.618032
[01/30 19:45:54     56s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1471.2M, EPOCH TIME: 1738246554.618082
[01/30 19:45:54     56s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1471.2M, EPOCH TIME: 1738246554.618133
[01/30 19:45:54     56s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1471.2M, EPOCH TIME: 1738246554.618386
[01/30 19:45:54     56s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1471.2M, EPOCH TIME: 1738246554.618438
[01/30 19:45:54     56s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1471.2M, EPOCH TIME: 1738246554.618535
[01/30 19:45:54     56s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1471.2M, EPOCH TIME: 1738246554.618581
[01/30 19:45:54     56s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1471.2M, EPOCH TIME: 1738246554.618655
[01/30 19:45:54     56s] ADSU 0.697 -> 0.718. GS 13.680
[01/30 19:45:54     56s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.006, MEM:1471.2M, EPOCH TIME: 1738246554.622524
[01/30 19:45:54     56s] Average module density = 0.718.
[01/30 19:45:54     56s] Density for the design = 0.718.
[01/30 19:45:54     56s]        = stdcell_area 56839 sites (19439 um^2) / alloc_area 79195 sites (27085 um^2).
[01/30 19:45:54     56s] Pin Density = 0.2455.
[01/30 19:45:54     56s]             = total # of pins 20013 / total area 81504.
[01/30 19:45:54     56s] OPERPROF: Starting spMPad at level 1, MEM:1447.2M, EPOCH TIME: 1738246554.624119
[01/30 19:45:54     56s] OPERPROF:   Starting spContextMPad at level 2, MEM:1447.2M, EPOCH TIME: 1738246554.624318
[01/30 19:45:54     56s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1447.2M, EPOCH TIME: 1738246554.624367
[01/30 19:45:54     56s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1447.2M, EPOCH TIME: 1738246554.624421
[01/30 19:45:54     56s] Initial padding reaches pin density 0.500 for top
[01/30 19:45:54     56s] InitPadU 0.718 -> 0.834 for top
[01/30 19:45:54     56s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1447.2M, EPOCH TIME: 1738246554.630759
[01/30 19:45:54     56s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1447.2M, EPOCH TIME: 1738246554.631407
[01/30 19:45:54     56s] === lastAutoLevel = 8 
[01/30 19:45:54     56s] OPERPROF: Starting spInitNetWt at level 1, MEM:1447.2M, EPOCH TIME: 1738246554.632314
[01/30 19:45:54     56s] no activity file in design. spp won't run.
[01/30 19:45:54     56s] [spp] 0
[01/30 19:45:54     56s] [adp] 0:1:1:3
[01/30 19:45:55     57s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.370, REAL:0.370, MEM:1476.1M, EPOCH TIME: 1738246555.002168
[01/30 19:45:55     57s] Clock gating cells determined by native netlist tracing.
[01/30 19:45:55     57s] no activity file in design. spp won't run.
[01/30 19:45:55     57s] no activity file in design. spp won't run.
[01/30 19:45:55     57s] Effort level <high> specified for reg2reg path_group
[01/30 19:45:55     57s] OPERPROF: Starting npMain at level 1, MEM:1479.1M, EPOCH TIME: 1738246555.221618
[01/30 19:45:56     57s] OPERPROF:   Starting npPlace at level 2, MEM:1484.1M, EPOCH TIME: 1738246556.258729
[01/30 19:45:56     57s] Iteration  1: Total net bbox = 8.564e-09 (3.81e-09 4.75e-09)
[01/30 19:45:56     57s]               Est.  stn bbox = 8.880e-09 (3.97e-09 4.91e-09)
[01/30 19:45:56     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1506.1M
[01/30 19:45:56     57s] Iteration  2: Total net bbox = 8.564e-09 (3.81e-09 4.75e-09)
[01/30 19:45:56     57s]               Est.  stn bbox = 8.880e-09 (3.97e-09 4.91e-09)
[01/30 19:45:56     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1506.1M
[01/30 19:45:56     57s] exp_mt_sequential is set from setPlaceMode option to 1
[01/30 19:45:56     57s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/30 19:45:56     57s] place_exp_mt_interval set to default 32
[01/30 19:45:56     57s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/30 19:45:56     57s] Iteration  3: Total net bbox = 2.211e+02 (7.39e+01 1.47e+02)
[01/30 19:45:56     57s]               Est.  stn bbox = 3.502e+02 (1.24e+02 2.26e+02)
[01/30 19:45:56     57s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1515.9M
[01/30 19:45:56     57s] Total number of setup views is 1.
[01/30 19:45:56     57s] Total number of active setup views is 1.
[01/30 19:45:56     57s] Active setup views:
[01/30 19:45:56     57s]     wc
[01/30 19:45:57     58s] Iteration  4: Total net bbox = 4.614e+04 (2.50e+04 2.11e+04)
[01/30 19:45:57     58s]               Est.  stn bbox = 5.668e+04 (3.06e+04 2.61e+04)
[01/30 19:45:57     58s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1515.9M
[01/30 19:45:58     59s] Iteration  5: Total net bbox = 4.847e+04 (2.61e+04 2.24e+04)
[01/30 19:45:58     59s]               Est.  stn bbox = 6.193e+04 (3.32e+04 2.87e+04)
[01/30 19:45:58     59s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1515.9M
[01/30 19:45:58     59s] OPERPROF:   Finished npPlace at level 2, CPU:1.950, REAL:1.925, MEM:1515.9M, EPOCH TIME: 1738246558.183854
[01/30 19:45:58     59s] OPERPROF: Finished npMain at level 1, CPU:2.000, REAL:2.966, MEM:1515.9M, EPOCH TIME: 1738246558.187288
[01/30 19:45:58     59s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.9M, EPOCH TIME: 1738246558.188849
[01/30 19:45:58     59s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:45:58     59s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1515.9M, EPOCH TIME: 1738246558.190329
[01/30 19:45:58     59s] OPERPROF: Starting npMain at level 1, MEM:1515.9M, EPOCH TIME: 1738246558.190682
[01/30 19:45:58     59s] OPERPROF:   Starting npPlace at level 2, MEM:1515.9M, EPOCH TIME: 1738246558.214267
[01/30 19:46:00     61s] Iteration  6: Total net bbox = 5.791e+04 (3.07e+04 2.72e+04)
[01/30 19:46:00     61s]               Est.  stn bbox = 7.355e+04 (3.88e+04 3.48e+04)
[01/30 19:46:00     61s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1520.2M
[01/30 19:46:00     61s] OPERPROF:   Finished npPlace at level 2, CPU:2.170, REAL:2.152, MEM:1520.2M, EPOCH TIME: 1738246560.366246
[01/30 19:46:00     61s] OPERPROF: Finished npMain at level 1, CPU:2.190, REAL:2.180, MEM:1520.2M, EPOCH TIME: 1738246560.370399
[01/30 19:46:00     61s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1520.2M, EPOCH TIME: 1738246560.370749
[01/30 19:46:00     61s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:46:00     61s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1520.2M, EPOCH TIME: 1738246560.371053
[01/30 19:46:00     61s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1520.2M, EPOCH TIME: 1738246560.371148
[01/30 19:46:00     61s] Starting Early Global Route rough congestion estimation: mem = 1520.2M
[01/30 19:46:00     61s] (I)      ==================== Layers =====================
[01/30 19:46:00     61s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:00     61s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 19:46:00     61s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:00     61s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 19:46:00     61s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 19:46:00     61s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:00     61s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 19:46:00     61s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 19:46:00     61s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 19:46:00     61s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 19:46:00     61s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 19:46:00     61s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 19:46:00     61s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 19:46:00     61s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 19:46:00     61s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 19:46:00     61s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 19:46:00     61s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 19:46:00     61s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 19:46:00     61s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 19:46:00     61s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 19:46:00     61s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:00     61s] (I)      Started Import and model ( Curr Mem: 1520.24 MB )
[01/30 19:46:00     61s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:46:00     61s] .== Non-default Options ==
[01/30 19:46:00     61s] (I)      Print mode                                         : 2
[01/30 19:46:00     61s] (I)      Stop if highly congested                           : false
[01/30 19:46:00     61s] (I)      Maximum routing layer                              : 6
[01/30 19:46:00     61s] (I)      Assign partition pins                              : false
[01/30 19:46:00     61s] (I)      Support large GCell                                : true
[01/30 19:46:00     61s] (I)      Number of threads                                  : 1
[01/30 19:46:00     61s] (I)      Number of rows per GCell                           : 7
[01/30 19:46:00     61s] (I)      Max num rows per GCell                             : 32
[01/30 19:46:00     61s] (I)      Method to set GCell size                           : row
[01/30 19:46:00     61s] (I)      Counted 4005 PG shapes. We will not process PG shapes layer by layer.
[01/30 19:46:00     61s] (I)      Use row-based GCell size
[01/30 19:46:00     61s] (I)      Use row-based GCell align
[01/30 19:46:00     61s] (I)      layer 0 area = 80000
[01/30 19:46:00     61s] (I)      layer 1 area = 80000
[01/30 19:46:00     61s] (I)      layer 2 area = 80000
[01/30 19:46:00     61s] (I)      layer 3 area = 80000
[01/30 19:46:00     61s] (I)      layer 4 area = 80000
[01/30 19:46:00     61s] (I)      layer 5 area = 80000
[01/30 19:46:00     61s] (I)      GCell unit size   : 3420
[01/30 19:46:00     61s] (I)      GCell multiplier  : 7
[01/30 19:46:00     61s] (I)      GCell row height  : 3420
[01/30 19:46:00     61s] (I)      Actual row height : 3420
[01/30 19:46:00     61s] (I)      GCell align ref   : 20000 20140
[01/30 19:46:00     61s] [NR-eGR] Track table information for default rule: 
[01/30 19:46:00     61s] [NR-eGR] Metal1 has no routable track
[01/30 19:46:00     61s] [NR-eGR] Metal2 has single uniform track structure
[01/30 19:46:00     61s] [NR-eGR] Metal3 has single uniform track structure
[01/30 19:46:00     61s] [NR-eGR] Metal4 has single uniform track structure
[01/30 19:46:00     61s] [NR-eGR] Metal5 has single uniform track structure
[01/30 19:46:00     61s] [NR-eGR] Metal6 has single uniform track structure
[01/30 19:46:00     61s] (I)      ==================== Default via =====================
[01/30 19:46:00     61s] (I)      +----+------------------+----------------------------+
[01/30 19:46:00     61s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 19:46:00     61s] (I)      +----+------------------+----------------------------+
[01/30 19:46:00     61s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 19:46:00     61s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 19:46:00     61s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 19:46:00     61s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 19:46:00     61s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 19:46:00     61s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 19:46:00     61s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 19:46:00     61s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 19:46:00     61s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 19:46:00     61s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 19:46:00     61s] (I)      +----+------------------+----------------------------+
[01/30 19:46:00     61s] [NR-eGR] Read 3880 PG shapes
[01/30 19:46:00     61s] [NR-eGR] Read 0 clock shapes
[01/30 19:46:00     61s] [NR-eGR] Read 0 other shapes
[01/30 19:46:00     61s] [NR-eGR] #Routing Blockages  : 0
[01/30 19:46:00     61s] [NR-eGR] #Instance Blockages : 0
[01/30 19:46:00     61s] [NR-eGR] #PG Blockages       : 3880
[01/30 19:46:00     61s] [NR-eGR] #Halo Blockages     : 0
[01/30 19:46:00     61s] [NR-eGR] #Boundary Blockages : 0
[01/30 19:46:00     61s] [NR-eGR] #Clock Blockages    : 0
[01/30 19:46:00     61s] [NR-eGR] #Other Blockages    : 0
[01/30 19:46:00     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 19:46:00     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 19:46:00     61s] [NR-eGR] Read 4285 nets ( ignored 0 )
[01/30 19:46:00     61s] (I)      early_global_route_priority property id does not exist.
[01/30 19:46:00     61s] (I)      Read Num Blocks=3880  Num Prerouted Wires=0  Num CS=0
[01/30 19:46:00     61s] (I)      Layer 1 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:00     61s] (I)      Layer 2 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:00     61s] (I)      Layer 3 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:00     61s] (I)      Layer 4 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:00     61s] (I)      Layer 5 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:00     61s] (I)      Number of ignored nets                =      0
[01/30 19:46:00     61s] (I)      Number of connected nets              =      0
[01/30 19:46:00     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 19:46:00     61s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/30 19:46:00     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 19:46:00     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 19:46:00     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 19:46:00     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 19:46:00     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 19:46:00     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 19:46:00     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 19:46:00     61s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/30 19:46:00     61s] (I)      Ndr track 0 does not exist
[01/30 19:46:00     61s] (I)      ---------------------Grid Graph Info--------------------
[01/30 19:46:00     61s] (I)      Routing area        : (0, 0) - (379600, 368600)
[01/30 19:46:00     61s] (I)      Core area           : (20000, 20140) - (359600, 348460)
[01/30 19:46:00     61s] (I)      Site width          :   400  (dbu)
[01/30 19:46:00     61s] (I)      Row height          :  3420  (dbu)
[01/30 19:46:00     61s] (I)      GCell row height    :  3420  (dbu)
[01/30 19:46:00     61s] (I)      GCell width         : 23940  (dbu)
[01/30 19:46:00     61s] (I)      GCell height        : 23940  (dbu)
[01/30 19:46:00     61s] (I)      Grid                :    16    16     6
[01/30 19:46:00     61s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/30 19:46:00     61s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940
[01/30 19:46:00     61s] (I)      Horizontal capacity :     0     0 23940     0 23940     0
[01/30 19:46:00     61s] (I)      Default wire width  :   120   160   160   160   160   160
[01/30 19:46:00     61s] (I)      Default wire space  :   120   140   140   140   140   140
[01/30 19:46:00     61s] (I)      Default wire pitch  :   240   300   300   300   300   300
[01/30 19:46:00     61s] (I)      Default pitch size  :   240   400   380   400   380   400
[01/30 19:46:00     61s] (I)      First track coord   :     0   200   190   200   190   200
[01/30 19:46:00     61s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85
[01/30 19:46:00     61s] (I)      Total num of tracks :     0   949   970   949   970   949
[01/30 19:46:00     61s] (I)      Num of masks        :     1     1     1     1     1     1
[01/30 19:46:00     61s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/30 19:46:00     61s] (I)      --------------------------------------------------------
[01/30 19:46:00     61s] 
[01/30 19:46:00     61s] [NR-eGR] ============ Routing rule table ============
[01/30 19:46:00     61s] [NR-eGR] Rule id: 0  Nets: 4285
[01/30 19:46:00     61s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 19:46:00     61s] (I)                    Layer    2    3    4    5    6 
[01/30 19:46:00     61s] (I)                    Pitch  400  380  400  380  400 
[01/30 19:46:00     61s] (I)             #Used tracks    1    1    1    1    1 
[01/30 19:46:00     61s] (I)       #Fully used tracks    1    1    1    1    1 
[01/30 19:46:00     61s] [NR-eGR] ========================================
[01/30 19:46:00     61s] [NR-eGR] 
[01/30 19:46:00     61s] (I)      =============== Blocked Tracks ===============
[01/30 19:46:00     61s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:00     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 19:46:00     61s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:00     61s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 19:46:00     61s] (I)      |     2 |   15184 |     1680 |        11.06% |
[01/30 19:46:00     61s] (I)      |     3 |   15520 |      678 |         4.37% |
[01/30 19:46:00     61s] (I)      |     4 |   15184 |     1680 |        11.06% |
[01/30 19:46:00     61s] (I)      |     5 |   15520 |      678 |         4.37% |
[01/30 19:46:00     61s] (I)      |     6 |   15184 |     1680 |        11.06% |
[01/30 19:46:00     61s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:00     61s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1520.24 MB )
[01/30 19:46:00     61s] (I)      Reset routing kernel
[01/30 19:46:00     61s] (I)      numLocalWires=22174  numGlobalNetBranches=7511  numLocalNetBranches=3618
[01/30 19:46:00     61s] (I)      totalPins=19662  totalGlobalPin=6514 (33.13%)
[01/30 19:46:00     61s] (I)      total 2D Cap : 75117 = (30344 H, 44773 V)
[01/30 19:46:00     61s] (I)      
[01/30 19:46:00     61s] (I)      ============  Phase 1a Route ============
[01/30 19:46:00     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/30 19:46:00     61s] (I)      Usage: 6237 = (3393 H, 2844 V) = (11.18% H, 6.35% V) = (4.061e+04um H, 3.404e+04um V)
[01/30 19:46:00     61s] (I)      
[01/30 19:46:00     61s] (I)      ============  Phase 1b Route ============
[01/30 19:46:00     61s] (I)      Usage: 6237 = (3393 H, 2844 V) = (11.18% H, 6.35% V) = (4.061e+04um H, 3.404e+04um V)
[01/30 19:46:00     61s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/30 19:46:00     61s] 
[01/30 19:46:00     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 19:46:00     61s] Finished Early Global Route rough congestion estimation: mem = 1520.2M
[01/30 19:46:00     61s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.034, MEM:1520.2M, EPOCH TIME: 1738246560.405244
[01/30 19:46:00     61s] earlyGlobalRoute rough estimation gcell size 7 row height
[01/30 19:46:00     61s] OPERPROF: Starting CDPad at level 1, MEM:1520.2M, EPOCH TIME: 1738246560.405461
[01/30 19:46:00     61s] CDPadU 0.834 -> 0.834. R=0.718, N=4342, GS=11.970
[01/30 19:46:00     61s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.009, MEM:1520.2M, EPOCH TIME: 1738246560.414255
[01/30 19:46:00     61s] OPERPROF: Starting npMain at level 1, MEM:1520.2M, EPOCH TIME: 1738246560.414775
[01/30 19:46:00     61s] OPERPROF:   Starting npPlace at level 2, MEM:1520.2M, EPOCH TIME: 1738246560.434974
[01/30 19:46:00     61s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1526.6M, EPOCH TIME: 1738246560.445128
[01/30 19:46:00     61s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.035, MEM:1526.6M, EPOCH TIME: 1738246560.449396
[01/30 19:46:00     61s] Global placement CDP skipped at cutLevel 7.
[01/30 19:46:00     61s] Iteration  7: Total net bbox = 6.819e+04 (3.80e+04 3.02e+04)
[01/30 19:46:00     61s]               Est.  stn bbox = 8.444e+04 (4.62e+04 3.82e+04)
[01/30 19:46:00     61s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1526.6M
[01/30 19:46:00     62s] 
[01/30 19:46:00     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/30 19:46:00     62s] TLC MultiMap info (StdDelay):
[01/30 19:46:00     62s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/30 19:46:00     62s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/30 19:46:00     62s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/30 19:46:00     62s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/30 19:46:00     62s]  Setting StdDelay to: 36.8ps
[01/30 19:46:00     62s] 
[01/30 19:46:00     62s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/30 19:46:00     62s] nrCritNet: 0.00% ( 0 / 4410 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[01/30 19:46:01     62s] nrCritNet: 0.00% ( 0 / 4410 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[01/30 19:46:01     62s] Iteration  8: Total net bbox = 6.819e+04 (3.80e+04 3.02e+04)
[01/30 19:46:01     62s]               Est.  stn bbox = 8.444e+04 (4.62e+04 3.82e+04)
[01/30 19:46:01     62s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1526.6M
[01/30 19:46:01     62s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1526.6M, EPOCH TIME: 1738246561.371868
[01/30 19:46:01     62s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:46:01     62s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1526.6M, EPOCH TIME: 1738246561.372147
[01/30 19:46:01     62s] Legalizing MH Cells... 0 / 0 (level 8)
[01/30 19:46:01     62s] No instances found in the vector
[01/30 19:46:01     62s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1526.6M, DRC: 0)
[01/30 19:46:01     62s] 0 (out of 0) MH cells were successfully legalized.
[01/30 19:46:01     62s] OPERPROF: Starting npMain at level 1, MEM:1526.6M, EPOCH TIME: 1738246561.372607
[01/30 19:46:01     62s] OPERPROF:   Starting npPlace at level 2, MEM:1526.6M, EPOCH TIME: 1738246561.393272
[01/30 19:46:06     67s] Iteration  9: Total net bbox = 6.931e+04 (3.62e+04 3.31e+04)
[01/30 19:46:06     67s]               Est.  stn bbox = 8.631e+04 (4.48e+04 4.15e+04)
[01/30 19:46:06     67s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1522.6M
[01/30 19:46:06     67s] GP RA stats: MHOnly 0 nrInst 4342 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/30 19:46:06     67s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1522.6M, EPOCH TIME: 1738246566.825208
[01/30 19:46:06     67s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1523.6M, EPOCH TIME: 1738246566.825326
[01/30 19:46:06     67s] Iteration 10: Total net bbox = 6.788e+04 (3.53e+04 3.26e+04)
[01/30 19:46:06     67s]               Est.  stn bbox = 8.473e+04 (4.38e+04 4.09e+04)
[01/30 19:46:06     67s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1523.6M
[01/30 19:46:06     67s] OPERPROF:   Finished npPlace at level 2, CPU:5.460, REAL:5.433, MEM:1523.6M, EPOCH TIME: 1738246566.826274
[01/30 19:46:06     67s] OPERPROF: Finished npMain at level 1, CPU:5.480, REAL:5.458, MEM:1523.6M, EPOCH TIME: 1738246566.830460
[01/30 19:46:06     67s] Iteration 11: Total net bbox = 7.388e+04 (4.07e+04 3.32e+04)
[01/30 19:46:06     67s]               Est.  stn bbox = 9.103e+04 (4.92e+04 4.18e+04)
[01/30 19:46:06     67s]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 1523.6M
[01/30 19:46:06     67s] Iteration 12: Total net bbox = 7.388e+04 (4.07e+04 3.32e+04)
[01/30 19:46:06     67s]               Est.  stn bbox = 9.103e+04 (4.92e+04 4.18e+04)
[01/30 19:46:06     67s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1523.6M
[01/30 19:46:06     67s] [adp] clock
[01/30 19:46:06     67s] [adp] weight, nr nets, wire length
[01/30 19:46:06     67s] [adp]      0        1  350.020000
[01/30 19:46:06     67s] [adp] data
[01/30 19:46:06     67s] [adp] weight, nr nets, wire length
[01/30 19:46:06     67s] [adp]      0     4409  73831.497500
[01/30 19:46:06     67s] [adp] 0.000000|0.000000|0.000000
[01/30 19:46:06     67s] Iteration 13: Total net bbox = 7.388e+04 (4.07e+04 3.32e+04)
[01/30 19:46:06     67s]               Est.  stn bbox = 9.103e+04 (4.92e+04 4.18e+04)
[01/30 19:46:06     67s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1523.6M
[01/30 19:46:06     67s] *** cost = 7.388e+04 (4.07e+04 3.32e+04) (cpu for global=0:00:10.9) real=0:00:11.0***
[01/30 19:46:06     67s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[01/30 19:46:06     68s] Saved padding area to DB
[01/30 19:46:06     68s] All LLGs are deleted
[01/30 19:46:06     68s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.6M, EPOCH TIME: 1738246566.868456
[01/30 19:46:06     68s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.6M, EPOCH TIME: 1738246566.868707
[01/30 19:46:06     68s] Solver runtime cpu: 0:00:09.4 real: 0:00:09.3
[01/30 19:46:06     68s] Core Placement runtime cpu: 0:00:09.7 real: 0:00:10.0
[01/30 19:46:06     68s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/30 19:46:06     68s] Type 'man IMPSP-9025' for more detail.
[01/30 19:46:06     68s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1523.6M, EPOCH TIME: 1738246566.870362
[01/30 19:46:06     68s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1523.6M, EPOCH TIME: 1738246566.870567
[01/30 19:46:06     68s] z: 2, totalTracks: 1
[01/30 19:46:06     68s] z: 4, totalTracks: 1
[01/30 19:46:06     68s] z: 6, totalTracks: 1
[01/30 19:46:06     68s] z: 8, totalTracks: 1
[01/30 19:46:06     68s] #spOpts: mergeVia=F 
[01/30 19:46:06     68s] All LLGs are deleted
[01/30 19:46:06     68s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1523.6M, EPOCH TIME: 1738246566.875978
[01/30 19:46:06     68s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1523.6M, EPOCH TIME: 1738246566.876227
[01/30 19:46:06     68s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1523.6M, EPOCH TIME: 1738246566.876956
[01/30 19:46:06     68s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1523.6M, EPOCH TIME: 1738246566.877901
[01/30 19:46:06     68s] Core basic site is CoreSite
[01/30 19:46:06     68s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1523.6M, EPOCH TIME: 1738246566.894182
[01/30 19:46:06     68s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1531.6M, EPOCH TIME: 1738246566.897267
[01/30 19:46:06     68s] Fast DP-INIT is on for default
[01/30 19:46:06     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:46:06     68s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:1531.6M, EPOCH TIME: 1738246566.899374
[01/30 19:46:06     68s] 
[01/30 19:46:06     68s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:06     68s] OPERPROF:       Starting CMU at level 4, MEM:1531.6M, EPOCH TIME: 1738246566.899917
[01/30 19:46:06     68s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1531.6M, EPOCH TIME: 1738246566.900489
[01/30 19:46:06     68s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.024, MEM:1531.6M, EPOCH TIME: 1738246566.900726
[01/30 19:46:06     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1531.6MB).
[01/30 19:46:06     68s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:1531.6M, EPOCH TIME: 1738246566.901965
[01/30 19:46:06     68s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:1531.6M, EPOCH TIME: 1738246566.902019
[01/30 19:46:06     68s] TDRefine: refinePlace mode is spiral
[01/30 19:46:06     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16001.1
[01/30 19:46:06     68s] OPERPROF: Starting RefinePlace at level 1, MEM:1531.6M, EPOCH TIME: 1738246566.902087
[01/30 19:46:06     68s] *** Starting refinePlace (0:01:08 mem=1531.6M) ***
[01/30 19:46:06     68s] Total net bbox length = 7.403e+04 (4.075e+04 3.329e+04) (ext = 2.947e+03)
[01/30 19:46:06     68s] 
[01/30 19:46:06     68s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:06     68s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/30 19:46:06     68s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:46:06     68s] .Default power domain name = t1c_riscv_cpu
[01/30 19:46:06     68s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1531.6M, EPOCH TIME: 1738246566.908140
[01/30 19:46:06     68s] Starting refinePlace ...
[01/30 19:46:06     68s] Default power domain name = t1c_riscv_cpu
[01/30 19:46:06     68s] .Default power domain name = t1c_riscv_cpu
[01/30 19:46:06     68s] .** Cut row section cpu time 0:00:00.0.
[01/30 19:46:06     68s]    Spread Effort: high, standalone mode, useDDP on.
[01/30 19:46:06     68s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1531.6MB) @(0:01:08 - 0:01:08).
[01/30 19:46:06     68s] Move report: preRPlace moves 4342 insts, mean move: 0.20 um, max move: 3.31 um 
[01/30 19:46:06     68s] 	Max move on inst (g101982): (55.15, 105.38) --> (54.00, 107.54)
[01/30 19:46:06     68s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/30 19:46:06     68s] wireLenOptFixPriorityInst 0 inst fixed
[01/30 19:46:06     68s] Placement tweakage begins.
[01/30 19:46:06     68s] wire length = 1.013e+05
[01/30 19:46:07     68s] wire length = 1.010e+05
[01/30 19:46:07     68s] Placement tweakage ends.
[01/30 19:46:07     68s] Move report: tweak moves 826 insts, mean move: 3.54 um, max move: 17.20 um 
[01/30 19:46:07     68s] 	Max move on inst (g144998): (120.80, 133.19) --> (103.60, 133.19)
[01/30 19:46:07     68s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1531.6MB) @(0:01:08 - 0:01:08).
[01/30 19:46:07     68s] 
[01/30 19:46:07     68s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[01/30 19:46:07     68s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/30 19:46:07     68s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/30 19:46:07     68s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/30 19:46:07     68s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1531.6MB) @(0:01:08 - 0:01:08).
[01/30 19:46:07     68s] Move report: Detail placement moves 4342 insts, mean move: 0.85 um, max move: 17.24 um 
[01/30 19:46:07     68s] 	Max move on inst (g144998): (120.84, 133.19) --> (103.60, 133.19)
[01/30 19:46:07     68s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1531.6MB
[01/30 19:46:07     68s] Statistics of distance of Instance movement in refine placement:
[01/30 19:46:07     68s]   maximum (X+Y) =        17.24 um
[01/30 19:46:07     68s]   inst (g144998) with max move: (120.835, 133.191) -> (103.6, 133.19)
[01/30 19:46:07     68s]   mean    (X+Y) =         0.85 um
[01/30 19:46:07     68s] Summary Report:
[01/30 19:46:07     68s] Instances move: 4342 (out of 4342 movable)
[01/30 19:46:07     68s] Instances flipped: 0
[01/30 19:46:07     68s] Mean displacement: 0.85 um
[01/30 19:46:07     68s] Max displacement: 17.24 um (Instance: g144998) (120.835, 133.191) -> (103.6, 133.19)
[01/30 19:46:07     68s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2XL
[01/30 19:46:07     68s] Total instances moved : 4342
[01/30 19:46:07     68s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.336, MEM:1531.6M, EPOCH TIME: 1738246567.244452
[01/30 19:46:07     68s] Total net bbox length = 7.393e+04 (4.074e+04 3.319e+04) (ext = 2.923e+03)
[01/30 19:46:07     68s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1531.6MB
[01/30 19:46:07     68s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1531.6MB) @(0:01:08 - 0:01:08).
[01/30 19:46:07     68s] *** Finished refinePlace (0:01:08 mem=1531.6M) ***
[01/30 19:46:07     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16001.1
[01/30 19:46:07     68s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.344, MEM:1531.6M, EPOCH TIME: 1738246567.246000
[01/30 19:46:07     68s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1531.6M, EPOCH TIME: 1738246567.246054
[01/30 19:46:07     68s] All LLGs are deleted
[01/30 19:46:07     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1531.6M, EPOCH TIME: 1738246567.247720
[01/30 19:46:07     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1531.6M, EPOCH TIME: 1738246567.248463
[01/30 19:46:07     68s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1525.6M, EPOCH TIME: 1738246567.250402
[01/30 19:46:07     68s] *** End of Placement (cpu=0:00:12.8, real=0:00:14.0, mem=1525.6M) ***
[01/30 19:46:07     68s] z: 2, totalTracks: 1
[01/30 19:46:07     68s] z: 4, totalTracks: 1
[01/30 19:46:07     68s] z: 6, totalTracks: 1
[01/30 19:46:07     68s] z: 8, totalTracks: 1
[01/30 19:46:07     68s] #spOpts: mergeVia=F 
[01/30 19:46:07     68s] All LLGs are deleted
[01/30 19:46:07     68s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.6M, EPOCH TIME: 1738246567.253477
[01/30 19:46:07     68s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.6M, EPOCH TIME: 1738246567.253677
[01/30 19:46:07     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1525.6M, EPOCH TIME: 1738246567.254273
[01/30 19:46:07     68s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1525.6M, EPOCH TIME: 1738246567.255142
[01/30 19:46:07     68s] Core basic site is CoreSite
[01/30 19:46:07     68s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1525.6M, EPOCH TIME: 1738246567.271013
[01/30 19:46:07     68s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:1525.6M, EPOCH TIME: 1738246567.274600
[01/30 19:46:07     68s] Fast DP-INIT is on for default
[01/30 19:46:07     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:46:07     68s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1525.6M, EPOCH TIME: 1738246567.276729
[01/30 19:46:07     68s] 
[01/30 19:46:07     68s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:07     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1525.6M, EPOCH TIME: 1738246567.277454
[01/30 19:46:07     68s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1525.6M, EPOCH TIME: 1738246567.278363
[01/30 19:46:07     68s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.002, MEM:1525.6M, EPOCH TIME: 1738246567.279891
[01/30 19:46:07     68s] default core: bins with density > 0.750 = 19.00 % ( 19 / 100 )
[01/30 19:46:07     68s] Density distribution unevenness ratio = 3.766%
[01/30 19:46:07     68s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1525.6M, EPOCH TIME: 1738246567.280005
[01/30 19:46:07     68s] All LLGs are deleted
[01/30 19:46:07     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.6M, EPOCH TIME: 1738246567.281816
[01/30 19:46:07     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.6M, EPOCH TIME: 1738246567.282016
[01/30 19:46:07     68s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1525.6M, EPOCH TIME: 1738246567.282711
[01/30 19:46:07     68s] *** Free Virtual Timing Model ...(mem=1525.6M)
[01/30 19:46:07     68s] Starting IO pin assignment...
[01/30 19:46:07     68s] The design is not routed. Using placement based method for pin assignment.
[01/30 19:46:07     68s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/30 19:46:07     68s] Completed IO pin assignment.
[01/30 19:46:07     68s] **INFO: Enable pre-place timing setting for timing analysis
[01/30 19:46:07     68s] Set Using Default Delay Limit as 101.
[01/30 19:46:07     68s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/30 19:46:07     68s] Set Default Net Delay as 0 ps.
[01/30 19:46:07     68s] Set Default Net Load as 0 pF. 
[01/30 19:46:07     68s] **INFO: Analyzing IO path groups for slack adjustment
[01/30 19:46:07     68s] Effort level <high> specified for reg2reg_tmp.16001 path_group
[01/30 19:46:07     68s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/30 19:46:07     68s] #################################################################################
[01/30 19:46:07     68s] # Design Stage: PreRoute
[01/30 19:46:07     68s] # Design Name: t1c_riscv_cpu
[01/30 19:46:07     68s] # Design Mode: 90nm
[01/30 19:46:07     68s] # Analysis Mode: MMMC Non-OCV 
[01/30 19:46:07     68s] # Parasitics Mode: No SPEF/RCDB 
[01/30 19:46:07     68s] # Signoff Settings: SI Off 
[01/30 19:46:07     68s] #################################################################################
[01/30 19:46:07     68s] Calculate delays in BcWc mode...
[01/30 19:46:07     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 1514.1M, InitMEM = 1514.1M)
[01/30 19:46:07     68s] Start delay calculation (fullDC) (1 T). (MEM=1514.09)
[01/30 19:46:07     68s] End AAE Lib Interpolated Model. (MEM=1525.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:46:07     69s] Total number of fetched objects 4410
[01/30 19:46:07     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:46:07     69s] End delay calculation. (MEM=1549.29 CPU=0:00:00.3 REAL=0:00:00.0)
[01/30 19:46:07     69s] End delay calculation (fullDC). (MEM=1549.29 CPU=0:00:00.4 REAL=0:00:00.0)
[01/30 19:46:07     69s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1549.3M) ***
[01/30 19:46:08     69s] **INFO: Disable pre-place timing setting for timing analysis
[01/30 19:46:08     69s] Set Using Default Delay Limit as 1000.
[01/30 19:46:08     69s] Set Default Net Delay as 1000 ps.
[01/30 19:46:08     69s] Set Default Net Load as 0.5 pF. 
[01/30 19:46:08     69s] Info: Disable timing driven in postCTS congRepair.
[01/30 19:46:08     69s] 
[01/30 19:46:08     69s] Starting congRepair ...
[01/30 19:46:08     69s] User Input Parameters:
[01/30 19:46:08     69s] - Congestion Driven    : On
[01/30 19:46:08     69s] - Timing Driven        : Off
[01/30 19:46:08     69s] - Area-Violation Based : On
[01/30 19:46:08     69s] - Start Rollback Level : -5
[01/30 19:46:08     69s] - Legalized            : On
[01/30 19:46:08     69s] - Window Based         : Off
[01/30 19:46:08     69s] - eDen incr mode       : Off
[01/30 19:46:08     69s] - Small incr mode      : Off
[01/30 19:46:08     69s] 
[01/30 19:46:08     69s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1539.8M, EPOCH TIME: 1738246568.077815
[01/30 19:46:08     69s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1539.8M, EPOCH TIME: 1738246568.082000
[01/30 19:46:08     69s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1539.8M, EPOCH TIME: 1738246568.082097
[01/30 19:46:08     69s] Starting Early Global Route congestion estimation: mem = 1539.8M
[01/30 19:46:08     69s] ==================== Layers =====================
[01/30 19:46:08     69s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:08     69s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 19:46:08     69s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:08     69s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 19:46:08     69s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 19:46:08     69s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:08     69s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 19:46:08     69s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 19:46:08     69s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 19:46:08     69s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 19:46:08     69s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 19:46:08     69s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 19:46:08     69s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 19:46:08     69s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 19:46:08     69s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 19:46:08     69s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 19:46:08     69s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 19:46:08     69s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 19:46:08     69s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 19:46:08     69s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 19:46:08     69s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:08     69s] (I)      Started Import and model ( Curr Mem: 1539.78 MB )
[01/30 19:46:08     69s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:46:08     69s] .== Non-default Options ==
[01/30 19:46:08     69s] (I)      Maximum routing layer                              : 6
[01/30 19:46:08     69s] (I)      Number of threads                                  : 1
[01/30 19:46:08     69s] (I)      Use non-blocking free Dbs wires                    : false
[01/30 19:46:08     69s] (I)      Method to set GCell size                           : row
[01/30 19:46:08     69s] (I)      Counted 4005 PG shapes. We will not process PG shapes layer by layer.
[01/30 19:46:08     69s] (I)      Use row-based GCell size
[01/30 19:46:08     69s] (I)      Use row-based GCell align
[01/30 19:46:08     69s] (I)      layer 0 area = 80000
[01/30 19:46:08     69s] (I)      layer 1 area = 80000
[01/30 19:46:08     69s] (I)      layer 2 area = 80000
[01/30 19:46:08     69s] (I)      layer 3 area = 80000
[01/30 19:46:08     69s] (I)      layer 4 area = 80000
[01/30 19:46:08     69s] (I)      layer 5 area = 80000
[01/30 19:46:08     69s] (I)      GCell unit size   : 3420
[01/30 19:46:08     69s] (I)      GCell multiplier  : 1
[01/30 19:46:08     69s] (I)      GCell row height  : 3420
[01/30 19:46:08     69s] (I)      Actual row height : 3420
[01/30 19:46:08     69s] (I)      GCell align ref   : 20000 20140
[01/30 19:46:08     69s] [NR-eGR] Track table information for default rule: 
[01/30 19:46:08     69s] [NR-eGR] Metal1 has no routable track
[01/30 19:46:08     69s] [NR-eGR] Metal2 has single uniform track structure
[01/30 19:46:08     69s] [NR-eGR] Metal3 has single uniform track structure
[01/30 19:46:08     69s] [NR-eGR] Metal4 has single uniform track structure
[01/30 19:46:08     69s] [NR-eGR] Metal5 has single uniform track structure
[01/30 19:46:08     69s] [NR-eGR] Metal6 has single uniform track structure
[01/30 19:46:08     69s] (I)      ==================== Default via =====================
[01/30 19:46:08     69s] (I)      +----+------------------+----------------------------+
[01/30 19:46:08     69s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 19:46:08     69s] (I)      +----+------------------+----------------------------+
[01/30 19:46:08     69s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 19:46:08     69s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 19:46:08     69s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 19:46:08     69s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 19:46:08     69s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 19:46:08     69s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 19:46:08     69s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 19:46:08     69s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 19:46:08     69s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 19:46:08     69s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 19:46:08     69s] (I)      +----+------------------+----------------------------+
[01/30 19:46:08     69s] [NR-eGR] Read 3880 PG shapes
[01/30 19:46:08     69s] [NR-eGR] Read 0 clock shapes
[01/30 19:46:08     69s] [NR-eGR] Read 0 other shapes
[01/30 19:46:08     69s] [NR-eGR] #Routing Blockages  : 0
[01/30 19:46:08     69s] [NR-eGR] #Instance Blockages : 0
[01/30 19:46:08     69s] [NR-eGR] #PG Blockages       : 3880
[01/30 19:46:08     69s] [NR-eGR] #Halo Blockages     : 0
[01/30 19:46:08     69s] [NR-eGR] #Boundary Blockages : 0
[01/30 19:46:08     69s] [NR-eGR] #Clock Blockages    : 0
[01/30 19:46:08     69s] [NR-eGR] #Other Blockages    : 0
[01/30 19:46:08     69s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 19:46:08     69s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 19:46:08     69s] [NR-eGR] Read 4410 nets ( ignored 0 )
[01/30 19:46:08     69s] (I)      early_global_route_priority property id does not exist.
[01/30 19:46:08     69s] (I)      Read Num Blocks=3880  Num Prerouted Wires=0  Num CS=0
[01/30 19:46:08     69s] (I)      Layer 1 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:08     69s] (I)      Layer 2 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:08     69s] (I)      Layer 3 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:08     69s] (I)      Layer 4 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:08     69s] (I)      Layer 5 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:08     69s] (I)      Number of ignored nets                =      0
[01/30 19:46:08     69s] (I)      Number of connected nets              =      0
[01/30 19:46:08     69s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 19:46:08     69s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/30 19:46:08     69s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 19:46:08     69s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 19:46:08     69s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 19:46:08     69s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 19:46:08     69s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 19:46:08     69s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 19:46:08     69s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 19:46:08     69s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/30 19:46:08     69s] (I)      Ndr track 0 does not exist
[01/30 19:46:08     69s] (I)      ---------------------Grid Graph Info--------------------
[01/30 19:46:08     69s] (I)      Routing area        : (0, 0) - (379600, 368600)
[01/30 19:46:08     69s] (I)      Core area           : (20000, 20140) - (359600, 348460)
[01/30 19:46:08     69s] (I)      Site width          :   400  (dbu)
[01/30 19:46:08     69s] (I)      Row height          :  3420  (dbu)
[01/30 19:46:08     69s] (I)      GCell row height    :  3420  (dbu)
[01/30 19:46:08     69s] (I)      GCell width         :  3420  (dbu)
[01/30 19:46:08     69s] (I)      GCell height        :  3420  (dbu)
[01/30 19:46:08     69s] (I)      Grid                :   111   107     6
[01/30 19:46:08     69s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/30 19:46:08     69s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420
[01/30 19:46:08     69s] (I)      Horizontal capacity :     0     0  3420     0  3420     0
[01/30 19:46:08     69s] (I)      Default wire width  :   120   160   160   160   160   160
[01/30 19:46:08     69s] (I)      Default wire space  :   120   140   140   140   140   140
[01/30 19:46:08     69s] (I)      Default wire pitch  :   240   300   300   300   300   300
[01/30 19:46:08     69s] (I)      Default pitch size  :   240   400   380   400   380   400
[01/30 19:46:08     69s] (I)      First track coord   :     0   200   190   200   190   200
[01/30 19:46:08     69s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[01/30 19:46:08     69s] (I)      Total num of tracks :     0   949   970   949   970   949
[01/30 19:46:08     69s] (I)      Num of masks        :     1     1     1     1     1     1
[01/30 19:46:08     69s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/30 19:46:08     69s] (I)      --------------------------------------------------------
[01/30 19:46:08     69s] 
[01/30 19:46:08     69s] [NR-eGR] ============ Routing rule table ============
[01/30 19:46:08     69s] [NR-eGR] Rule id: 0  Nets: 4410
[01/30 19:46:08     69s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 19:46:08     69s] (I)                    Layer    2    3    4    5    6 
[01/30 19:46:08     69s] (I)                    Pitch  400  380  400  380  400 
[01/30 19:46:08     69s] (I)             #Used tracks    1    1    1    1    1 
[01/30 19:46:08     69s] (I)       #Fully used tracks    1    1    1    1    1 
[01/30 19:46:08     69s] [NR-eGR] ========================================
[01/30 19:46:08     69s] [NR-eGR] 
[01/30 19:46:08     69s] (I)      =============== Blocked Tracks ===============
[01/30 19:46:08     69s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:08     69s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 19:46:08     69s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:08     69s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 19:46:08     69s] (I)      |     2 |  101543 |    10864 |        10.70% |
[01/30 19:46:08     69s] (I)      |     3 |  107670 |     1746 |         1.62% |
[01/30 19:46:08     69s] (I)      |     4 |  101543 |    10864 |        10.70% |
[01/30 19:46:08     69s] (I)      |     5 |  107670 |     1746 |         1.62% |
[01/30 19:46:08     69s] (I)      |     6 |  101543 |    10864 |        10.70% |
[01/30 19:46:08     69s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:08     69s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1539.78 MB )
[01/30 19:46:08     69s] (I)      Reset routing kernel
[01/30 19:46:08     69s] (I)      Started Global Routing ( Curr Mem: 1539.78 MB )
[01/30 19:46:08     69s] (I)      totalPins=20013  totalGlobalPin=19824 (99.06%)
[01/30 19:46:08     69s] (I)      total 2D Cap : 507067 = (212042 H, 295025 V)
[01/30 19:46:08     69s] [NR-eGR] Layer group 1: route 4410 net(s) in layer range [2, 6]
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] (I)      ============  Phase 1a Route ============
[01/30 19:46:08     69s] (I)      Usage: 56067 = (30235 H, 25832 V) = (14.26% H, 8.76% V) = (5.170e+04um H, 4.417e+04um V)
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] (I)      ============  Phase 1b Route ============
[01/30 19:46:08     69s] (I)      Usage: 56067 = (30235 H, 25832 V) = (14.26% H, 8.76% V) = (5.170e+04um H, 4.417e+04um V)
[01/30 19:46:08     69s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.587457e+04um
[01/30 19:46:08     69s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/30 19:46:08     69s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] (I)      ============  Phase 1c Route ============
[01/30 19:46:08     69s] (I)      Usage: 56067 = (30235 H, 25832 V) = (14.26% H, 8.76% V) = (5.170e+04um H, 4.417e+04um V)
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] (I)      ============  Phase 1d Route ============
[01/30 19:46:08     69s] (I)      Usage: 56067 = (30235 H, 25832 V) = (14.26% H, 8.76% V) = (5.170e+04um H, 4.417e+04um V)
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] (I)      ============  Phase 1e Route ============
[01/30 19:46:08     69s] (I)      Usage: 56067 = (30235 H, 25832 V) = (14.26% H, 8.76% V) = (5.170e+04um H, 4.417e+04um V)
[01/30 19:46:08     69s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.587457e+04um
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] (I)      ============  Phase 1l Route ============
[01/30 19:46:08     69s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/30 19:46:08     69s] (I)      Layer  2:      97661     27041         0           0      100599    ( 0.00%) 
[01/30 19:46:08     69s] (I)      Layer  3:     105165     28164         0           0      105930    ( 0.00%) 
[01/30 19:46:08     69s] (I)      Layer  4:      97661      5839         0           0      100599    ( 0.00%) 
[01/30 19:46:08     69s] (I)      Layer  5:     105165      2415         0           0      105930    ( 0.00%) 
[01/30 19:46:08     69s] (I)      Layer  6:      97661        95         0           0      100599    ( 0.00%) 
[01/30 19:46:08     69s] (I)      Total:        503313     63554         0           0      513657    ( 0.00%) 
[01/30 19:46:08     69s] (I)      
[01/30 19:46:08     69s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/30 19:46:08     69s] [NR-eGR]                        OverCon            
[01/30 19:46:08     69s] [NR-eGR]                         #Gcell     %Gcell
[01/30 19:46:08     69s] [NR-eGR]        Layer             (1-0)    OverCon
[01/30 19:46:08     69s] [NR-eGR] ----------------------------------------------
[01/30 19:46:08     69s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR] ----------------------------------------------
[01/30 19:46:08     69s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/30 19:46:08     69s] [NR-eGR] 
[01/30 19:46:08     69s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1547.78 MB )
[01/30 19:46:08     69s] (I)      total 2D Cap : 508229 = (212234 H, 295995 V)
[01/30 19:46:08     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 19:46:08     69s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1547.8M
[01/30 19:46:08     69s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.069, MEM:1547.8M, EPOCH TIME: 1738246568.151571
[01/30 19:46:08     69s] OPERPROF: Starting HotSpotCal at level 1, MEM:1547.8M, EPOCH TIME: 1738246568.151625
[01/30 19:46:08     69s] [hotspot] +------------+---------------+---------------+
[01/30 19:46:08     69s] [hotspot] |            |   max hotspot | total hotspot |
[01/30 19:46:08     69s] [hotspot] +------------+---------------+---------------+
[01/30 19:46:08     69s] [hotspot] | normalized |          0.00 |          0.00 |
[01/30 19:46:08     69s] [hotspot] +------------+---------------+---------------+
[01/30 19:46:08     69s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/30 19:46:08     69s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/30 19:46:08     69s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1547.8M, EPOCH TIME: 1738246568.152400
[01/30 19:46:08     69s] Skipped repairing congestion.
[01/30 19:46:08     69s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1547.8M, EPOCH TIME: 1738246568.152484
[01/30 19:46:08     69s] Starting Early Global Route wiring: mem = 1547.8M
[01/30 19:46:08     69s] (I)      ============= Track Assignment ============
[01/30 19:46:08     69s] (I)      Started Track Assignment (1T) ( Curr Mem: 1547.78 MB )
[01/30 19:46:08     69s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/30 19:46:08     69s] (I)      Run Multi-thread track assignment
[01/30 19:46:08     69s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1547.78 MB )
[01/30 19:46:08     69s] (I)      Started Export ( Curr Mem: 1547.78 MB )
[01/30 19:46:08     69s] [NR-eGR]                  Length (um)   Vias 
[01/30 19:46:08     69s] [NR-eGR] ------------------------------------
[01/30 19:46:08     69s] [NR-eGR]  Metal1   (1H)             0  19787 
[01/30 19:46:08     69s] [NR-eGR]  Metal2   (2V)         38567  31369 
[01/30 19:46:08     69s] [NR-eGR]  Metal3   (3H)         49223   1531 
[01/30 19:46:08     69s] [NR-eGR]  Metal4   (4V)          9895    317 
[01/30 19:46:08     69s] [NR-eGR]  Metal5   (5H)          4243     52 
[01/30 19:46:08     69s] [NR-eGR]  Metal6   (6V)           173     23 
[01/30 19:46:08     69s] [NR-eGR]  Metal7   (7H)             0      4 
[01/30 19:46:08     69s] [NR-eGR]  Metal8   (8V)             0      2 
[01/30 19:46:08     69s] [NR-eGR]  Metal9   (9H)             0      0 
[01/30 19:46:08     69s] [NR-eGR]  Metal10  (10V)            0      0 
[01/30 19:46:08     69s] [NR-eGR]  Metal11  (11H)            0      0 
[01/30 19:46:08     69s] [NR-eGR] ------------------------------------
[01/30 19:46:08     69s] [NR-eGR]           Total       102101  53085 
[01/30 19:46:08     69s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:46:08     69s] [NR-eGR] Total half perimeter of net bounding box: 73831um
[01/30 19:46:08     69s] [NR-eGR] Total length: 102101um, number of vias: 53085
[01/30 19:46:08     69s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:46:08     69s] [NR-eGR] Total eGR-routed clock nets wire length: 7019um, number of vias: 6027
[01/30 19:46:08     69s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:46:08     69s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1547.78 MB )
[01/30 19:46:08     69s] Early Global Route wiring runtime: 0.09 seconds, mem = 1489.8M
[01/30 19:46:08     69s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.091, MEM:1489.8M, EPOCH TIME: 1738246568.243972
[01/30 19:46:08     69s] Tdgp not successfully inited but do clear! skip clearing
[01/30 19:46:08     69s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[01/30 19:46:08     69s] *** Finishing placeDesign default flow ***
[01/30 19:46:08     69s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 1485.8M **
[01/30 19:46:08     69s] Tdgp not successfully inited but do clear! skip clearing
[01/30 19:46:08     69s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/30 19:46:08     69s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[01/30 19:46:08     69s] 
[01/30 19:46:08     69s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:46:08     69s] Severity  ID               Count  Summary                                  
[01/30 19:46:08     69s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/30 19:46:08     69s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[01/30 19:46:08     69s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[01/30 19:46:08     69s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/30 19:46:08     69s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/30 19:46:08     69s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[01/30 19:46:08     69s] *** Message Summary: 8 warning(s), 0 error(s)
[01/30 19:46:08     69s] 
[01/30 19:46:13     70s] <CMD> setPlaceMode -fp false
[01/30 19:46:13     70s] <CMD> place_design
[01/30 19:46:13     70s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[01/30 19:46:13     70s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/30 19:46:13     70s] [check_scan_connected]: number of scan connected with missing definition = 8, number of scan = 2048, number of sequential = 2078, percentage of missing scan cell = 0.38% (8 / 2078)
[01/30 19:46:13     70s] #Start colorize_geometry on Thu Jan 30 19:46:13 2025
[01/30 19:46:13     70s] #
[01/30 19:46:13     70s] ### Time Record (colorize_geometry) is installed.
[01/30 19:46:13     70s] ### Time Record (Pre Callback) is installed.
[01/30 19:46:13     70s] ### Time Record (Pre Callback) is uninstalled.
[01/30 19:46:13     70s] ### Time Record (DB Import) is installed.
[01/30 19:46:13     70s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1512748638 placement=579396446 pin_access=1 inst_pattern=1
[01/30 19:46:13     70s] ### Time Record (DB Import) is uninstalled.
[01/30 19:46:13     70s] ### Time Record (DB Export) is installed.
[01/30 19:46:13     70s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1512748638 placement=579396446 pin_access=1 inst_pattern=1
[01/30 19:46:13     70s] ### Time Record (DB Export) is uninstalled.
[01/30 19:46:13     70s] ### Time Record (Post Callback) is installed.
[01/30 19:46:13     70s] ### Time Record (Post Callback) is uninstalled.
[01/30 19:46:13     70s] #
[01/30 19:46:13     70s] #colorize_geometry statistics:
[01/30 19:46:13     70s] #Cpu time = 00:00:00
[01/30 19:46:13     70s] #Elapsed time = 00:00:00
[01/30 19:46:13     70s] #Increased memory = -7.09 (MB)
[01/30 19:46:13     70s] #Total memory = 1245.51 (MB)
[01/30 19:46:13     70s] #Peak memory = 1296.27 (MB)
[01/30 19:46:13     70s] #Number of warnings = 0
[01/30 19:46:13     70s] #Total number of warnings = 32
[01/30 19:46:13     70s] #Number of fails = 0
[01/30 19:46:13     70s] #Total number of fails = 0
[01/30 19:46:13     70s] #Complete colorize_geometry on Thu Jan 30 19:46:13 2025
[01/30 19:46:13     70s] #
[01/30 19:46:13     70s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/30 19:46:13     70s] ### Time Record (colorize_geometry) is uninstalled.
[01/30 19:46:13     70s] ### 
[01/30 19:46:13     70s] ###   Scalability Statistics
[01/30 19:46:13     70s] ### 
[01/30 19:46:13     70s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:46:13     70s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/30 19:46:13     70s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:46:13     70s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/30 19:46:13     70s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/30 19:46:13     70s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/30 19:46:13     70s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/30 19:46:13     70s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/30 19:46:13     70s] ### ------------------------+----------------+----------------+----------------+
[01/30 19:46:13     70s] ### 
[01/30 19:46:13     70s] *** Starting placeDesign default flow ***
[01/30 19:46:13     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1487.0M
[01/30 19:46:13     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1487.0M
[01/30 19:46:13     70s] *** Start deleteBufferTree ***
[01/30 19:46:13     70s] Info: Detect buffers to remove automatically.
[01/30 19:46:13     70s] Analyzing netlist ...
[01/30 19:46:13     71s] Updating netlist
[01/30 19:46:13     71s] 
[01/30 19:46:13     71s] *summary: 0 instances (buffers/inverters) removed
[01/30 19:46:13     71s] *** Finish deleteBufferTree (0:00:00.2) ***
[01/30 19:46:13     71s] 
[01/30 19:46:13     71s] TimeStamp Deleting Cell Server Begin ...
[01/30 19:46:13     71s] 
[01/30 19:46:13     71s] TimeStamp Deleting Cell Server End ...
[01/30 19:46:13     71s] **INFO: Enable pre-place timing setting for timing analysis
[01/30 19:46:13     71s] Set Using Default Delay Limit as 101.
[01/30 19:46:13     71s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/30 19:46:13     71s] Set Default Net Delay as 0 ps.
[01/30 19:46:13     71s] Set Default Net Load as 0 pF. 
[01/30 19:46:13     71s] **INFO: Analyzing IO path groups for slack adjustment
[01/30 19:46:13     71s] Effort level <high> specified for reg2reg_tmp.16001 path_group
[01/30 19:46:13     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/30 19:46:13     71s] #################################################################################
[01/30 19:46:13     71s] # Design Stage: PreRoute
[01/30 19:46:13     71s] # Design Name: t1c_riscv_cpu
[01/30 19:46:13     71s] # Design Mode: 90nm
[01/30 19:46:13     71s] # Analysis Mode: MMMC Non-OCV 
[01/30 19:46:13     71s] # Parasitics Mode: No SPEF/RCDB 
[01/30 19:46:13     71s] # Signoff Settings: SI Off 
[01/30 19:46:13     71s] #################################################################################
[01/30 19:46:13     71s] Calculate delays in BcWc mode...
[01/30 19:46:13     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1494.5M, InitMEM = 1494.5M)
[01/30 19:46:13     71s] Start delay calculation (fullDC) (1 T). (MEM=1494.54)
[01/30 19:46:13     71s] LayerId::1 widthSet size::4
[01/30 19:46:13     71s] LayerId::2 widthSet size::4
[01/30 19:46:13     71s] LayerId::3 widthSet size::4
[01/30 19:46:13     71s] LayerId::4 widthSet size::4
[01/30 19:46:13     71s] LayerId::5 widthSet size::4
[01/30 19:46:13     71s] LayerId::6 widthSet size::4
[01/30 19:46:13     71s] LayerId::7 widthSet size::5
[01/30 19:46:13     71s] LayerId::8 widthSet size::5
[01/30 19:46:13     71s] LayerId::9 widthSet size::5
[01/30 19:46:13     71s] LayerId::10 widthSet size::4
[01/30 19:46:13     71s] LayerId::11 widthSet size::3
[01/30 19:46:13     71s] Updating RC grid for preRoute extraction ...
[01/30 19:46:13     71s] eee: pegSigSF::1.070000
[01/30 19:46:13     71s] Initializing multi-corner capacitance tables ... 
[01/30 19:46:13     71s] Initializing multi-corner resistance tables ...
[01/30 19:46:13     71s] Creating RPSQ from WeeR and WRes ...
[01/30 19:46:13     71s] eee: l::1 avDens::0.088411 usedTrk::1050.317339 availTrk::11880.000000 sigTrk::1050.317339
[01/30 19:46:13     71s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/30 19:46:13     71s] eee: l::10 avDens::0.121031 usedTrk::136.596051 availTrk::1128.600000 sigTrk::136.596051
[01/30 19:46:13     71s] eee: l::11 avDens::0.035178 usedTrk::53.189679 availTrk::1512.000000 sigTrk::53.189679
[01/30 19:46:13     71s] **Info: Trial Route has Max Route Layer 15/11.
[01/30 19:46:13     71s] {RT rccorners 0 6 6 0}
[01/30 19:46:13     71s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294118 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/30 19:46:13     71s] End AAE Lib Interpolated Model. (MEM=1506.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:46:14     71s] Total number of fetched objects 4410
[01/30 19:46:14     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:46:14     71s] End delay calculation. (MEM=1537.74 CPU=0:00:00.3 REAL=0:00:01.0)
[01/30 19:46:14     71s] End delay calculation (fullDC). (MEM=1537.74 CPU=0:00:00.5 REAL=0:00:01.0)
[01/30 19:46:14     71s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1537.7M) ***
[01/30 19:46:14     71s] **INFO: Disable pre-place timing setting for timing analysis
[01/30 19:46:14     71s] Set Using Default Delay Limit as 1000.
[01/30 19:46:14     71s] Set Default Net Delay as 1000 ps.
[01/30 19:46:14     71s] Set Default Net Load as 0.5 pF. 
[01/30 19:46:14     71s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/30 19:46:14     71s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1528.2M, EPOCH TIME: 1738246574.307232
[01/30 19:46:14     71s] Deleted 0 physical inst  (cell - / prefix -).
[01/30 19:46:14     71s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1528.2M, EPOCH TIME: 1738246574.307431
[01/30 19:46:14     71s] INFO: #ExclusiveGroups=0
[01/30 19:46:14     71s] INFO: There are no Exclusive Groups.
[01/30 19:46:14     71s] *** Starting "NanoPlace(TM) placement v#2 (mem=1528.2M)" ...
[01/30 19:46:15     72s] *** Build Buffered Sizing Timing Model
[01/30 19:46:15     72s] (cpu=0:00:00.8 mem=1528.2M) ***
[01/30 19:46:15     72s] *** Build Virtual Sizing Timing Model
[01/30 19:46:15     72s] (cpu=0:00:00.9 mem=1528.2M) ***
[01/30 19:46:15     72s] No user-set net weight.
[01/30 19:46:15     72s] Net fanout histogram:
[01/30 19:46:15     72s] 2		: 1520 (34.5%) nets
[01/30 19:46:15     72s] 3		: 2072 (47.0%) nets
[01/30 19:46:15     72s] 4     -	14	: 789 (17.9%) nets
[01/30 19:46:15     72s] 15    -	39	: 15 (0.3%) nets
[01/30 19:46:15     72s] 40    -	79	: 5 (0.1%) nets
[01/30 19:46:15     72s] 80    -	159	: 0 (0.0%) nets
[01/30 19:46:15     72s] 160   -	319	: 8 (0.2%) nets
[01/30 19:46:15     72s] 320   -	639	: 0 (0.0%) nets
[01/30 19:46:15     72s] 640   -	1279	: 0 (0.0%) nets
[01/30 19:46:15     72s] 1280  -	2559	: 1 (0.0%) nets
[01/30 19:46:15     72s] 2560  -	5119	: 0 (0.0%) nets
[01/30 19:46:15     72s] 5120+		: 0 (0.0%) nets
[01/30 19:46:15     72s] no activity file in design. spp won't run.
[01/30 19:46:15     72s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/30 19:46:15     72s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/30 19:46:15     72s] Define the scan chains before using this option.
[01/30 19:46:15     72s] Type 'man IMPSP-9042' for more detail.
[01/30 19:46:15     72s] z: 2, totalTracks: 1
[01/30 19:46:15     72s] z: 4, totalTracks: 1
[01/30 19:46:15     72s] z: 6, totalTracks: 1
[01/30 19:46:15     72s] z: 8, totalTracks: 1
[01/30 19:46:15     72s] All LLGs are deleted
[01/30 19:46:15     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1528.2M, EPOCH TIME: 1738246575.253563
[01/30 19:46:15     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1528.2M, EPOCH TIME: 1738246575.253784
[01/30 19:46:15     72s] #std cell=4342 (0 fixed + 4342 movable) #buf cell=0 #inv cell=116 #block=0 (0 floating + 0 preplaced)
[01/30 19:46:15     72s] #ioInst=0 #net=4410 #term=20013 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
[01/30 19:46:15     72s] stdCell: 4342 single + 0 double + 0 multi
[01/30 19:46:15     72s] Total standard cell length = 11.3678 (mm), area = 0.0194 (mm^2)
[01/30 19:46:15     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1528.2M, EPOCH TIME: 1738246575.255087
[01/30 19:46:15     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1528.2M, EPOCH TIME: 1738246575.255947
[01/30 19:46:15     72s] Core basic site is CoreSite
[01/30 19:46:15     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1528.2M, EPOCH TIME: 1738246575.271943
[01/30 19:46:15     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1560.2M, EPOCH TIME: 1738246575.276260
[01/30 19:46:15     72s] SiteArray: non-trimmed site array dimensions = 96 x 849
[01/30 19:46:15     72s] SiteArray: use 393,216 bytes
[01/30 19:46:15     72s] SiteArray: current memory after site array memory allocation 1560.2M
[01/30 19:46:15     72s] SiteArray: FP blocked sites are writable
[01/30 19:46:15     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:46:15     72s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1560.2M, EPOCH TIME: 1738246575.278292
[01/30 19:46:15     72s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1560.2M, EPOCH TIME: 1738246575.280127
[01/30 19:46:15     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1560.2M, EPOCH TIME: 1738246575.280848
[01/30 19:46:15     72s] 
[01/30 19:46:15     72s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:15     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1560.2M, EPOCH TIME: 1738246575.281580
[01/30 19:46:15     72s] 
[01/30 19:46:15     72s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:15     72s] OPERPROF: Starting pre-place ADS at level 1, MEM:1560.2M, EPOCH TIME: 1738246575.281700
[01/30 19:46:15     72s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1560.2M, EPOCH TIME: 1738246575.283091
[01/30 19:46:15     72s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1560.2M, EPOCH TIME: 1738246575.283142
[01/30 19:46:15     72s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1560.2M, EPOCH TIME: 1738246575.283201
[01/30 19:46:15     72s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1560.2M, EPOCH TIME: 1738246575.283249
[01/30 19:46:15     72s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1560.2M, EPOCH TIME: 1738246575.283295
[01/30 19:46:15     72s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1560.2M, EPOCH TIME: 1738246575.283701
[01/30 19:46:15     72s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1560.2M, EPOCH TIME: 1738246575.283756
[01/30 19:46:15     72s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1560.2M, EPOCH TIME: 1738246575.283850
[01/30 19:46:15     72s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1560.2M, EPOCH TIME: 1738246575.283896
[01/30 19:46:15     72s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1560.2M, EPOCH TIME: 1738246575.283969
[01/30 19:46:15     72s] ADSU 0.697 -> 0.721. GS 13.680
[01/30 19:46:15     72s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.004, MEM:1560.2M, EPOCH TIME: 1738246575.286191
[01/30 19:46:15     72s] Average module density = 0.721.
[01/30 19:46:15     72s] Density for the design = 0.721.
[01/30 19:46:15     72s]        = stdcell_area 56839 sites (19439 um^2) / alloc_area 78828 sites (26959 um^2).
[01/30 19:46:15     72s] Pin Density = 0.2455.
[01/30 19:46:15     72s]             = total # of pins 20013 / total area 81504.
[01/30 19:46:15     72s] OPERPROF: Starting spMPad at level 1, MEM:1503.2M, EPOCH TIME: 1738246575.289534
[01/30 19:46:15     72s] OPERPROF:   Starting spContextMPad at level 2, MEM:1503.2M, EPOCH TIME: 1738246575.290039
[01/30 19:46:15     72s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1503.2M, EPOCH TIME: 1738246575.290094
[01/30 19:46:15     72s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1503.2M, EPOCH TIME: 1738246575.290146
[01/30 19:46:15     72s] Initial padding reaches pin density 0.500 for top
[01/30 19:46:15     72s] InitPadU 0.721 -> 0.836 for top
[01/30 19:46:15     72s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1503.2M, EPOCH TIME: 1738246575.296371
[01/30 19:46:15     72s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1503.2M, EPOCH TIME: 1738246575.296981
[01/30 19:46:15     72s] === lastAutoLevel = 8 
[01/30 19:46:15     72s] OPERPROF: Starting spInitNetWt at level 1, MEM:1503.2M, EPOCH TIME: 1738246575.298988
[01/30 19:46:15     72s] no activity file in design. spp won't run.
[01/30 19:46:15     72s] [spp] 0
[01/30 19:46:15     72s] [adp] 0:1:1:3
[01/30 19:46:15     73s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.360, REAL:0.365, MEM:1518.8M, EPOCH TIME: 1738246575.663973
[01/30 19:46:15     73s] Clock gating cells determined by native netlist tracing.
[01/30 19:46:15     73s] no activity file in design. spp won't run.
[01/30 19:46:15     73s] no activity file in design. spp won't run.
[01/30 19:46:15     73s] Effort level <high> specified for reg2reg path_group
[01/30 19:46:15     73s] OPERPROF: Starting npMain at level 1, MEM:1520.8M, EPOCH TIME: 1738246575.881961
[01/30 19:46:15     73s] OPERPROF:   Starting npPlace at level 2, MEM:1520.8M, EPOCH TIME: 1738246575.891434
[01/30 19:46:15     73s] Iteration  1: Total net bbox = 1.588e+04 (6.47e+03 9.41e+03)
[01/30 19:46:15     73s]               Est.  stn bbox = 1.995e+04 (7.55e+03 1.24e+04)
[01/30 19:46:15     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1536.8M
[01/30 19:46:15     73s] Iteration  2: Total net bbox = 1.588e+04 (6.47e+03 9.41e+03)
[01/30 19:46:15     73s]               Est.  stn bbox = 1.995e+04 (7.55e+03 1.24e+04)
[01/30 19:46:15     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1536.8M
[01/30 19:46:16     73s] Iteration  3: Total net bbox = 1.031e+04 (3.50e+03 6.80e+03)
[01/30 19:46:16     73s]               Est.  stn bbox = 1.612e+04 (5.47e+03 1.07e+04)
[01/30 19:46:16     73s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1545.6M
[01/30 19:46:16     73s] Total number of setup views is 1.
[01/30 19:46:16     73s] Total number of active setup views is 1.
[01/30 19:46:16     73s] Active setup views:
[01/30 19:46:16     73s]     wc
[01/30 19:46:16     74s] Iteration  4: Total net bbox = 5.165e+04 (2.42e+04 2.74e+04)
[01/30 19:46:16     74s]               Est.  stn bbox = 6.429e+04 (3.03e+04 3.39e+04)
[01/30 19:46:16     74s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1545.6M
[01/30 19:46:17     75s] Iteration  5: Total net bbox = 5.212e+04 (2.48e+04 2.74e+04)
[01/30 19:46:17     75s]               Est.  stn bbox = 6.630e+04 (3.16e+04 3.47e+04)
[01/30 19:46:17     75s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1546.6M
[01/30 19:46:17     75s] OPERPROF:   Finished npPlace at level 2, CPU:1.640, REAL:1.634, MEM:1546.6M, EPOCH TIME: 1738246577.525243
[01/30 19:46:17     75s] OPERPROF: Finished npMain at level 1, CPU:1.660, REAL:1.648, MEM:1546.6M, EPOCH TIME: 1738246577.529548
[01/30 19:46:17     75s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1546.6M, EPOCH TIME: 1738246577.531067
[01/30 19:46:17     75s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:46:17     75s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1546.6M, EPOCH TIME: 1738246577.532486
[01/30 19:46:17     75s] OPERPROF: Starting npMain at level 1, MEM:1546.6M, EPOCH TIME: 1738246577.532793
[01/30 19:46:17     75s] OPERPROF:   Starting npPlace at level 2, MEM:1546.6M, EPOCH TIME: 1738246577.554229
[01/30 19:46:19     77s] Iteration  6: Total net bbox = 6.066e+04 (2.89e+04 3.17e+04)
[01/30 19:46:19     77s]               Est.  stn bbox = 7.677e+04 (3.68e+04 4.00e+04)
[01/30 19:46:19     77s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1550.9M
[01/30 19:46:19     77s] OPERPROF:   Finished npPlace at level 2, CPU:2.030, REAL:2.017, MEM:1550.9M, EPOCH TIME: 1738246579.571341
[01/30 19:46:19     77s] OPERPROF: Finished npMain at level 1, CPU:2.050, REAL:2.043, MEM:1550.9M, EPOCH TIME: 1738246579.575701
[01/30 19:46:19     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1550.9M, EPOCH TIME: 1738246579.576017
[01/30 19:46:19     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:46:19     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1550.9M, EPOCH TIME: 1738246579.576295
[01/30 19:46:19     77s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1550.9M, EPOCH TIME: 1738246579.576398
[01/30 19:46:19     77s] Starting Early Global Route rough congestion estimation: mem = 1550.9M
[01/30 19:46:19     77s] (I)      ==================== Layers =====================
[01/30 19:46:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:19     77s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 19:46:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:19     77s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 19:46:19     77s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 19:46:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:19     77s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 19:46:19     77s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 19:46:19     77s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 19:46:19     77s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 19:46:19     77s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 19:46:19     77s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 19:46:19     77s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 19:46:19     77s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 19:46:19     77s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 19:46:19     77s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 19:46:19     77s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 19:46:19     77s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 19:46:19     77s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 19:46:19     77s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 19:46:19     77s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:19     77s] (I)      Started Import and model ( Curr Mem: 1550.93 MB )
[01/30 19:46:19     77s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:46:19     77s] .== Non-default Options ==
[01/30 19:46:19     77s] (I)      Print mode                                         : 2
[01/30 19:46:19     77s] (I)      Stop if highly congested                           : false
[01/30 19:46:19     77s] (I)      Maximum routing layer                              : 6
[01/30 19:46:19     77s] (I)      Assign partition pins                              : false
[01/30 19:46:19     77s] (I)      Support large GCell                                : true
[01/30 19:46:19     77s] (I)      Number of threads                                  : 1
[01/30 19:46:19     77s] (I)      Number of rows per GCell                           : 7
[01/30 19:46:19     77s] (I)      Max num rows per GCell                             : 32
[01/30 19:46:19     77s] (I)      Method to set GCell size                           : row
[01/30 19:46:19     77s] (I)      Counted 4005 PG shapes. We will not process PG shapes layer by layer.
[01/30 19:46:19     77s] (I)      Use row-based GCell size
[01/30 19:46:19     77s] (I)      Use row-based GCell align
[01/30 19:46:19     77s] (I)      layer 0 area = 80000
[01/30 19:46:19     77s] (I)      layer 1 area = 80000
[01/30 19:46:19     77s] (I)      layer 2 area = 80000
[01/30 19:46:19     77s] (I)      layer 3 area = 80000
[01/30 19:46:19     77s] (I)      layer 4 area = 80000
[01/30 19:46:19     77s] (I)      layer 5 area = 80000
[01/30 19:46:19     77s] (I)      GCell unit size   : 3420
[01/30 19:46:19     77s] (I)      GCell multiplier  : 7
[01/30 19:46:19     77s] (I)      GCell row height  : 3420
[01/30 19:46:19     77s] (I)      Actual row height : 3420
[01/30 19:46:19     77s] (I)      GCell align ref   : 20000 20140
[01/30 19:46:19     77s] [NR-eGR] Track table information for default rule: 
[01/30 19:46:19     77s] [NR-eGR] Metal1 has no routable track
[01/30 19:46:19     77s] [NR-eGR] Metal2 has single uniform track structure
[01/30 19:46:19     77s] [NR-eGR] Metal3 has single uniform track structure
[01/30 19:46:19     77s] [NR-eGR] Metal4 has single uniform track structure
[01/30 19:46:19     77s] [NR-eGR] Metal5 has single uniform track structure
[01/30 19:46:19     77s] [NR-eGR] Metal6 has single uniform track structure
[01/30 19:46:19     77s] (I)      ==================== Default via =====================
[01/30 19:46:19     77s] (I)      +----+------------------+----------------------------+
[01/30 19:46:19     77s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 19:46:19     77s] (I)      +----+------------------+----------------------------+
[01/30 19:46:19     77s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 19:46:19     77s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 19:46:19     77s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 19:46:19     77s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 19:46:19     77s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 19:46:19     77s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 19:46:19     77s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 19:46:19     77s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 19:46:19     77s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 19:46:19     77s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 19:46:19     77s] (I)      +----+------------------+----------------------------+
[01/30 19:46:19     77s] [NR-eGR] Read 3880 PG shapes
[01/30 19:46:19     77s] [NR-eGR] Read 0 clock shapes
[01/30 19:46:19     77s] [NR-eGR] Read 0 other shapes
[01/30 19:46:19     77s] [NR-eGR] #Routing Blockages  : 0
[01/30 19:46:19     77s] [NR-eGR] #Instance Blockages : 0
[01/30 19:46:19     77s] [NR-eGR] #PG Blockages       : 3880
[01/30 19:46:19     77s] [NR-eGR] #Halo Blockages     : 0
[01/30 19:46:19     77s] [NR-eGR] #Boundary Blockages : 0
[01/30 19:46:19     77s] [NR-eGR] #Clock Blockages    : 0
[01/30 19:46:19     77s] [NR-eGR] #Other Blockages    : 0
[01/30 19:46:19     77s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 19:46:19     77s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 19:46:19     77s] [NR-eGR] Read 4410 nets ( ignored 0 )
[01/30 19:46:19     77s] (I)      early_global_route_priority property id does not exist.
[01/30 19:46:19     77s] (I)      Read Num Blocks=3880  Num Prerouted Wires=0  Num CS=0
[01/30 19:46:19     77s] (I)      Layer 1 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:19     77s] (I)      Layer 2 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:19     77s] (I)      Layer 3 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:19     77s] (I)      Layer 4 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:19     77s] (I)      Layer 5 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:19     77s] (I)      Number of ignored nets                =      0
[01/30 19:46:19     77s] (I)      Number of connected nets              =      0
[01/30 19:46:19     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 19:46:19     77s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/30 19:46:19     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 19:46:19     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 19:46:19     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 19:46:19     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 19:46:19     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 19:46:19     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 19:46:19     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 19:46:19     77s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/30 19:46:19     77s] (I)      Ndr track 0 does not exist
[01/30 19:46:19     77s] (I)      ---------------------Grid Graph Info--------------------
[01/30 19:46:19     77s] (I)      Routing area        : (0, 0) - (379600, 368600)
[01/30 19:46:19     77s] (I)      Core area           : (20000, 20140) - (359600, 348460)
[01/30 19:46:19     77s] (I)      Site width          :   400  (dbu)
[01/30 19:46:19     77s] (I)      Row height          :  3420  (dbu)
[01/30 19:46:19     77s] (I)      GCell row height    :  3420  (dbu)
[01/30 19:46:19     77s] (I)      GCell width         : 23940  (dbu)
[01/30 19:46:19     77s] (I)      GCell height        : 23940  (dbu)
[01/30 19:46:19     77s] (I)      Grid                :    16    16     6
[01/30 19:46:19     77s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/30 19:46:19     77s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940
[01/30 19:46:19     77s] (I)      Horizontal capacity :     0     0 23940     0 23940     0
[01/30 19:46:19     77s] (I)      Default wire width  :   120   160   160   160   160   160
[01/30 19:46:19     77s] (I)      Default wire space  :   120   140   140   140   140   140
[01/30 19:46:19     77s] (I)      Default wire pitch  :   240   300   300   300   300   300
[01/30 19:46:19     77s] (I)      Default pitch size  :   240   400   380   400   380   400
[01/30 19:46:19     77s] (I)      First track coord   :     0   200   190   200   190   200
[01/30 19:46:19     77s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85
[01/30 19:46:19     77s] (I)      Total num of tracks :     0   949   970   949   970   949
[01/30 19:46:19     77s] (I)      Num of masks        :     1     1     1     1     1     1
[01/30 19:46:19     77s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/30 19:46:19     77s] (I)      --------------------------------------------------------
[01/30 19:46:19     77s] 
[01/30 19:46:19     77s] [NR-eGR] ============ Routing rule table ============
[01/30 19:46:19     77s] [NR-eGR] Rule id: 0  Nets: 4410
[01/30 19:46:19     77s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 19:46:19     77s] (I)                    Layer    2    3    4    5    6 
[01/30 19:46:19     77s] (I)                    Pitch  400  380  400  380  400 
[01/30 19:46:19     77s] (I)             #Used tracks    1    1    1    1    1 
[01/30 19:46:19     77s] (I)       #Fully used tracks    1    1    1    1    1 
[01/30 19:46:19     77s] [NR-eGR] ========================================
[01/30 19:46:19     77s] [NR-eGR] 
[01/30 19:46:19     77s] (I)      =============== Blocked Tracks ===============
[01/30 19:46:19     77s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:19     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 19:46:19     77s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:19     77s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 19:46:19     77s] (I)      |     2 |   15184 |     1680 |        11.06% |
[01/30 19:46:19     77s] (I)      |     3 |   15520 |      678 |         4.37% |
[01/30 19:46:19     77s] (I)      |     4 |   15184 |     1680 |        11.06% |
[01/30 19:46:19     77s] (I)      |     5 |   15520 |      678 |         4.37% |
[01/30 19:46:19     77s] (I)      |     6 |   15184 |     1680 |        11.06% |
[01/30 19:46:19     77s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:19     77s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1550.93 MB )
[01/30 19:46:19     77s] (I)      Reset routing kernel
[01/30 19:46:19     77s] (I)      numLocalWires=22025  numGlobalNetBranches=7786  numLocalNetBranches=3333
[01/30 19:46:19     77s] (I)      totalPins=20013  totalGlobalPin=6932 (34.64%)
[01/30 19:46:19     77s] (I)      total 2D Cap : 75117 = (30344 H, 44773 V)
[01/30 19:46:19     77s] (I)      
[01/30 19:46:19     77s] (I)      ============  Phase 1a Route ============
[01/30 19:46:19     77s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/30 19:46:19     77s] (I)      Usage: 6511 = (3249 H, 3262 V) = (10.71% H, 7.29% V) = (3.889e+04um H, 3.905e+04um V)
[01/30 19:46:19     77s] (I)      
[01/30 19:46:19     77s] (I)      ============  Phase 1b Route ============
[01/30 19:46:19     77s] (I)      Usage: 6511 = (3249 H, 3262 V) = (10.71% H, 7.29% V) = (3.889e+04um H, 3.905e+04um V)
[01/30 19:46:19     77s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/30 19:46:19     77s] 
[01/30 19:46:19     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 19:46:19     77s] Finished Early Global Route rough congestion estimation: mem = 1550.9M
[01/30 19:46:19     77s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.030, MEM:1550.9M, EPOCH TIME: 1738246579.606353
[01/30 19:46:19     77s] earlyGlobalRoute rough estimation gcell size 7 row height
[01/30 19:46:19     77s] OPERPROF: Starting CDPad at level 1, MEM:1550.9M, EPOCH TIME: 1738246579.606641
[01/30 19:46:19     77s] CDPadU 0.835 -> 0.835. R=0.721, N=4342, GS=11.970
[01/30 19:46:19     77s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.008, MEM:1550.9M, EPOCH TIME: 1738246579.614478
[01/30 19:46:19     77s] OPERPROF: Starting npMain at level 1, MEM:1550.9M, EPOCH TIME: 1738246579.614912
[01/30 19:46:19     77s] OPERPROF:   Starting npPlace at level 2, MEM:1550.9M, EPOCH TIME: 1738246579.634762
[01/30 19:46:19     77s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1550.9M, EPOCH TIME: 1738246579.644884
[01/30 19:46:19     77s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.034, MEM:1550.9M, EPOCH TIME: 1738246579.648893
[01/30 19:46:19     77s] Global placement CDP skipped at cutLevel 7.
[01/30 19:46:19     77s] Iteration  7: Total net bbox = 6.707e+04 (3.48e+04 3.22e+04)
[01/30 19:46:19     77s]               Est.  stn bbox = 8.318e+04 (4.27e+04 4.05e+04)
[01/30 19:46:19     77s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
[01/30 19:46:20     77s] 
[01/30 19:46:20     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/30 19:46:20     77s] TLC MultiMap info (StdDelay):
[01/30 19:46:20     77s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/30 19:46:20     77s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/30 19:46:20     77s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/30 19:46:20     77s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/30 19:46:20     77s]  Setting StdDelay to: 36.8ps
[01/30 19:46:20     77s] 
[01/30 19:46:20     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/30 19:46:20     77s] nrCritNet: 0.00% ( 0 / 4410 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[01/30 19:46:20     78s] nrCritNet: 0.00% ( 0 / 4410 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[01/30 19:46:20     78s] Iteration  8: Total net bbox = 6.707e+04 (3.48e+04 3.22e+04)
[01/30 19:46:20     78s]               Est.  stn bbox = 8.318e+04 (4.27e+04 4.05e+04)
[01/30 19:46:20     78s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1550.9M
[01/30 19:46:20     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1550.9M, EPOCH TIME: 1738246580.560200
[01/30 19:46:20     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/30 19:46:20     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1550.9M, EPOCH TIME: 1738246580.560476
[01/30 19:46:20     78s] Legalizing MH Cells... 0 / 0 (level 8)
[01/30 19:46:20     78s] No instances found in the vector
[01/30 19:46:20     78s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1550.9M, DRC: 0)
[01/30 19:46:20     78s] 0 (out of 0) MH cells were successfully legalized.
[01/30 19:46:20     78s] OPERPROF: Starting npMain at level 1, MEM:1550.9M, EPOCH TIME: 1738246580.560885
[01/30 19:46:20     78s] OPERPROF:   Starting npPlace at level 2, MEM:1550.9M, EPOCH TIME: 1738246580.584174
[01/30 19:46:25     83s] Iteration  9: Total net bbox = 6.868e+04 (3.34e+04 3.53e+04)
[01/30 19:46:25     83s]               Est.  stn bbox = 8.588e+04 (4.18e+04 4.40e+04)
[01/30 19:46:25     83s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1550.9M
[01/30 19:46:25     83s] GP RA stats: MHOnly 0 nrInst 4342 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/30 19:46:26     83s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1550.9M, EPOCH TIME: 1738246586.192864
[01/30 19:46:26     83s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738246586.192978
[01/30 19:46:26     83s] Iteration 10: Total net bbox = 6.736e+04 (3.26e+04 3.48e+04)
[01/30 19:46:26     83s]               Est.  stn bbox = 8.444e+04 (4.10e+04 4.35e+04)
[01/30 19:46:26     83s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1551.9M
[01/30 19:46:26     83s] OPERPROF:   Finished npPlace at level 2, CPU:5.630, REAL:5.610, MEM:1551.9M, EPOCH TIME: 1738246586.193961
[01/30 19:46:26     83s] OPERPROF: Finished npMain at level 1, CPU:5.660, REAL:5.637, MEM:1551.9M, EPOCH TIME: 1738246586.198328
[01/30 19:46:26     83s] Iteration 11: Total net bbox = 7.372e+04 (3.83e+04 3.54e+04)
[01/30 19:46:26     83s]               Est.  stn bbox = 9.082e+04 (4.67e+04 4.41e+04)
[01/30 19:46:26     83s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1551.9M
[01/30 19:46:26     83s] Iteration 12: Total net bbox = 7.372e+04 (3.83e+04 3.54e+04)
[01/30 19:46:26     83s]               Est.  stn bbox = 9.082e+04 (4.67e+04 4.41e+04)
[01/30 19:46:26     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1551.9M
[01/30 19:46:26     83s] [adp] clock
[01/30 19:46:26     83s] [adp] weight, nr nets, wire length
[01/30 19:46:26     83s] [adp]      0        1  339.118000
[01/30 19:46:26     83s] [adp] data
[01/30 19:46:26     83s] [adp] weight, nr nets, wire length
[01/30 19:46:26     83s] [adp]      0     4409  73526.948000
[01/30 19:46:26     83s] [adp] 0.000000|0.000000|0.000000
[01/30 19:46:26     83s] Iteration 13: Total net bbox = 7.372e+04 (3.83e+04 3.54e+04)
[01/30 19:46:26     83s]               Est.  stn bbox = 9.082e+04 (4.67e+04 4.41e+04)
[01/30 19:46:26     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1551.9M
[01/30 19:46:26     83s] *** cost = 7.372e+04 (3.83e+04 3.54e+04) (cpu for global=0:00:10.6) real=0:00:11.0***
[01/30 19:46:26     83s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[01/30 19:46:26     83s] Saved padding area to DB
[01/30 19:46:26     83s] All LLGs are deleted
[01/30 19:46:26     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1551.9M, EPOCH TIME: 1738246586.236015
[01/30 19:46:26     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738246586.236306
[01/30 19:46:26     83s] Solver runtime cpu: 0:00:09.1 real: 0:00:09.1
[01/30 19:46:26     83s] Core Placement runtime cpu: 0:00:09.4 real: 0:00:10.0
[01/30 19:46:26     83s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/30 19:46:26     83s] Type 'man IMPSP-9025' for more detail.
[01/30 19:46:26     83s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1551.9M, EPOCH TIME: 1738246586.237450
[01/30 19:46:26     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1551.9M, EPOCH TIME: 1738246586.237565
[01/30 19:46:26     83s] z: 2, totalTracks: 1
[01/30 19:46:26     83s] z: 4, totalTracks: 1
[01/30 19:46:26     83s] z: 6, totalTracks: 1
[01/30 19:46:26     83s] z: 8, totalTracks: 1
[01/30 19:46:26     83s] #spOpts: mergeVia=F 
[01/30 19:46:26     83s] All LLGs are deleted
[01/30 19:46:26     83s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1551.9M, EPOCH TIME: 1738246586.242618
[01/30 19:46:26     83s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1551.9M, EPOCH TIME: 1738246586.242873
[01/30 19:46:26     83s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1551.9M, EPOCH TIME: 1738246586.243683
[01/30 19:46:26     83s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1551.9M, EPOCH TIME: 1738246586.244594
[01/30 19:46:26     83s] Core basic site is CoreSite
[01/30 19:46:26     83s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1551.9M, EPOCH TIME: 1738246586.260501
[01/30 19:46:26     83s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1551.9M, EPOCH TIME: 1738246586.263388
[01/30 19:46:26     83s] Fast DP-INIT is on for default
[01/30 19:46:26     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:46:26     83s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.021, MEM:1551.9M, EPOCH TIME: 1738246586.265460
[01/30 19:46:26     83s] 
[01/30 19:46:26     83s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:26     83s] OPERPROF:       Starting CMU at level 4, MEM:1551.9M, EPOCH TIME: 1738246586.266062
[01/30 19:46:26     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1551.9M, EPOCH TIME: 1738246586.266580
[01/30 19:46:26     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1551.9M, EPOCH TIME: 1738246586.266820
[01/30 19:46:26     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1551.9MB).
[01/30 19:46:26     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.031, MEM:1551.9M, EPOCH TIME: 1738246586.268100
[01/30 19:46:26     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.031, MEM:1551.9M, EPOCH TIME: 1738246586.268146
[01/30 19:46:26     83s] TDRefine: refinePlace mode is spiral
[01/30 19:46:26     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.16001.2
[01/30 19:46:26     83s] OPERPROF: Starting RefinePlace at level 1, MEM:1551.9M, EPOCH TIME: 1738246586.268207
[01/30 19:46:26     83s] *** Starting refinePlace (0:01:24 mem=1551.9M) ***
[01/30 19:46:26     83s] Total net bbox length = 7.387e+04 (3.835e+04 3.552e+04) (ext = 2.886e+03)
[01/30 19:46:26     83s] 
[01/30 19:46:26     83s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:26     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/30 19:46:26     83s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:46:26     83s] .Default power domain name = t1c_riscv_cpu
[01/30 19:46:26     83s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1551.9M, EPOCH TIME: 1738246586.274186
[01/30 19:46:26     83s] Starting refinePlace ...
[01/30 19:46:26     83s] Default power domain name = t1c_riscv_cpu
[01/30 19:46:26     83s] .Default power domain name = t1c_riscv_cpu
[01/30 19:46:26     83s] .** Cut row section cpu time 0:00:00.0.
[01/30 19:46:26     83s]    Spread Effort: high, standalone mode, useDDP on.
[01/30 19:46:26     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1551.9MB) @(0:01:24 - 0:01:24).
[01/30 19:46:26     83s] Move report: preRPlace moves 4340 insts, mean move: 0.14 um, max move: 1.95 um 
[01/30 19:46:26     83s] 	Max move on inst (g144267): (66.23, 82.87) --> (67.20, 81.89)
[01/30 19:46:26     83s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
[01/30 19:46:26     83s] wireLenOptFixPriorityInst 0 inst fixed
[01/30 19:46:26     83s] Placement tweakage begins.
[01/30 19:46:26     83s] wire length = 1.011e+05
[01/30 19:46:26     84s] wire length = 1.006e+05
[01/30 19:46:26     84s] Placement tweakage ends.
[01/30 19:46:26     84s] Move report: tweak moves 845 insts, mean move: 3.55 um, max move: 10.60 um 
[01/30 19:46:26     84s] 	Max move on inst (g144790): (30.00, 116.09) --> (19.40, 116.09)
[01/30 19:46:26     84s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1551.9MB) @(0:01:24 - 0:01:24).
[01/30 19:46:26     84s] 
[01/30 19:46:26     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[01/30 19:46:26     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/30 19:46:26     84s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/30 19:46:26     84s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/30 19:46:26     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1551.9MB) @(0:01:24 - 0:01:24).
[01/30 19:46:26     84s] Move report: Detail placement moves 4341 insts, mean move: 0.82 um, max move: 10.51 um 
[01/30 19:46:26     84s] 	Max move on inst (g144790): (29.90, 116.09) --> (19.40, 116.09)
[01/30 19:46:26     84s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1551.9MB
[01/30 19:46:26     84s] Statistics of distance of Instance movement in refine placement:
[01/30 19:46:26     84s]   maximum (X+Y) =        10.51 um
[01/30 19:46:26     84s]   inst (g144790) with max move: (29.9035, 116.095) -> (19.4, 116.09)
[01/30 19:46:26     84s]   mean    (X+Y) =         0.82 um
[01/30 19:46:26     84s] Total instances flipped for legalization: 1
[01/30 19:46:26     84s] Summary Report:
[01/30 19:46:26     84s] Instances move: 4341 (out of 4342 movable)
[01/30 19:46:26     84s] Instances flipped: 1
[01/30 19:46:26     84s] Mean displacement: 0.82 um
[01/30 19:46:26     84s] Max displacement: 10.51 um (Instance: g144790) (29.9035, 116.095) -> (19.4, 116.09)
[01/30 19:46:26     84s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[01/30 19:46:26     84s] Total instances moved : 4341
[01/30 19:46:26     84s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.344, MEM:1551.9M, EPOCH TIME: 1738246586.618255
[01/30 19:46:26     84s] Total net bbox length = 7.378e+04 (3.837e+04 3.541e+04) (ext = 2.870e+03)
[01/30 19:46:26     84s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1551.9MB
[01/30 19:46:26     84s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1551.9MB) @(0:01:24 - 0:01:24).
[01/30 19:46:26     84s] *** Finished refinePlace (0:01:24 mem=1551.9M) ***
[01/30 19:46:26     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.16001.2
[01/30 19:46:26     84s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.352, MEM:1551.9M, EPOCH TIME: 1738246586.619828
[01/30 19:46:26     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1551.9M, EPOCH TIME: 1738246586.619882
[01/30 19:46:26     84s] All LLGs are deleted
[01/30 19:46:26     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1551.9M, EPOCH TIME: 1738246586.621547
[01/30 19:46:26     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1551.9M, EPOCH TIME: 1738246586.622307
[01/30 19:46:26     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1545.9M, EPOCH TIME: 1738246586.624278
[01/30 19:46:26     84s] *** End of Placement (cpu=0:00:12.4, real=0:00:12.0, mem=1545.9M) ***
[01/30 19:46:26     84s] z: 2, totalTracks: 1
[01/30 19:46:26     84s] z: 4, totalTracks: 1
[01/30 19:46:26     84s] z: 6, totalTracks: 1
[01/30 19:46:26     84s] z: 8, totalTracks: 1
[01/30 19:46:26     84s] #spOpts: mergeVia=F 
[01/30 19:46:26     84s] All LLGs are deleted
[01/30 19:46:26     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1545.9M, EPOCH TIME: 1738246586.627263
[01/30 19:46:26     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1545.9M, EPOCH TIME: 1738246586.627464
[01/30 19:46:26     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1545.9M, EPOCH TIME: 1738246586.628069
[01/30 19:46:26     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1545.9M, EPOCH TIME: 1738246586.628927
[01/30 19:46:26     84s] Core basic site is CoreSite
[01/30 19:46:26     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1545.9M, EPOCH TIME: 1738246586.644549
[01/30 19:46:26     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1545.9M, EPOCH TIME: 1738246586.647693
[01/30 19:46:26     84s] Fast DP-INIT is on for default
[01/30 19:46:26     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/30 19:46:26     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1545.9M, EPOCH TIME: 1738246586.649919
[01/30 19:46:26     84s] 
[01/30 19:46:26     84s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/30 19:46:26     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1545.9M, EPOCH TIME: 1738246586.650665
[01/30 19:46:26     84s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1545.9M, EPOCH TIME: 1738246586.651588
[01/30 19:46:26     84s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1545.9M, EPOCH TIME: 1738246586.653109
[01/30 19:46:26     84s] default core: bins with density > 0.750 = 27.00 % ( 27 / 100 )
[01/30 19:46:26     84s] Density distribution unevenness ratio = 4.369%
[01/30 19:46:26     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1545.9M, EPOCH TIME: 1738246586.653241
[01/30 19:46:26     84s] All LLGs are deleted
[01/30 19:46:26     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1545.9M, EPOCH TIME: 1738246586.656797
[01/30 19:46:26     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1545.9M, EPOCH TIME: 1738246586.657149
[01/30 19:46:26     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1545.9M, EPOCH TIME: 1738246586.657871
[01/30 19:46:26     84s] *** Free Virtual Timing Model ...(mem=1545.9M)
[01/30 19:46:26     84s] Starting IO pin assignment...
[01/30 19:46:26     84s] The design is not routed. Using placement based method for pin assignment.
[01/30 19:46:26     84s] Completed IO pin assignment.
[01/30 19:46:26     84s] **INFO: Enable pre-place timing setting for timing analysis
[01/30 19:46:26     84s] Set Using Default Delay Limit as 101.
[01/30 19:46:26     84s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/30 19:46:26     84s] Set Default Net Delay as 0 ps.
[01/30 19:46:26     84s] Set Default Net Load as 0 pF. 
[01/30 19:46:26     84s] **INFO: Analyzing IO path groups for slack adjustment
[01/30 19:46:26     84s] Effort level <high> specified for reg2reg_tmp.16001 path_group
[01/30 19:46:26     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/30 19:46:26     84s] #################################################################################
[01/30 19:46:26     84s] # Design Stage: PreRoute
[01/30 19:46:26     84s] # Design Name: t1c_riscv_cpu
[01/30 19:46:26     84s] # Design Mode: 90nm
[01/30 19:46:26     84s] # Analysis Mode: MMMC Non-OCV 
[01/30 19:46:26     84s] # Parasitics Mode: No SPEF/RCDB 
[01/30 19:46:26     84s] # Signoff Settings: SI Off 
[01/30 19:46:26     84s] #################################################################################
[01/30 19:46:26     84s] Calculate delays in BcWc mode...
[01/30 19:46:26     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 1536.4M, InitMEM = 1536.4M)
[01/30 19:46:26     84s] Start delay calculation (fullDC) (1 T). (MEM=1536.42)
[01/30 19:46:26     84s] End AAE Lib Interpolated Model. (MEM=1547.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:46:27     84s] Total number of fetched objects 4410
[01/30 19:46:27     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/30 19:46:27     84s] End delay calculation. (MEM=1571.62 CPU=0:00:00.3 REAL=0:00:01.0)
[01/30 19:46:27     84s] End delay calculation (fullDC). (MEM=1571.62 CPU=0:00:00.4 REAL=0:00:01.0)
[01/30 19:46:27     84s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1571.6M) ***
[01/30 19:46:27     85s] **INFO: Disable pre-place timing setting for timing analysis
[01/30 19:46:27     85s] Set Using Default Delay Limit as 1000.
[01/30 19:46:27     85s] Set Default Net Delay as 1000 ps.
[01/30 19:46:27     85s] Set Default Net Load as 0.5 pF. 
[01/30 19:46:27     85s] Info: Disable timing driven in postCTS congRepair.
[01/30 19:46:27     85s] 
[01/30 19:46:27     85s] Starting congRepair ...
[01/30 19:46:27     85s] User Input Parameters:
[01/30 19:46:27     85s] - Congestion Driven    : On
[01/30 19:46:27     85s] - Timing Driven        : Off
[01/30 19:46:27     85s] - Area-Violation Based : On
[01/30 19:46:27     85s] - Start Rollback Level : -5
[01/30 19:46:27     85s] - Legalized            : On
[01/30 19:46:27     85s] - Window Based         : Off
[01/30 19:46:27     85s] - eDen incr mode       : Off
[01/30 19:46:27     85s] - Small incr mode      : Off
[01/30 19:46:27     85s] 
[01/30 19:46:27     85s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1562.1M, EPOCH TIME: 1738246587.441916
[01/30 19:46:27     85s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1562.1M, EPOCH TIME: 1738246587.444339
[01/30 19:46:27     85s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1562.1M, EPOCH TIME: 1738246587.444445
[01/30 19:46:27     85s] Starting Early Global Route congestion estimation: mem = 1562.1M
[01/30 19:46:27     85s] ==================== Layers =====================
[01/30 19:46:27     85s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:27     85s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/30 19:46:27     85s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:27     85s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/30 19:46:27     85s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/30 19:46:27     85s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:27     85s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/30 19:46:27     85s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/30 19:46:27     85s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/30 19:46:27     85s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/30 19:46:27     85s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/30 19:46:27     85s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/30 19:46:27     85s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/30 19:46:27     85s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/30 19:46:27     85s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/30 19:46:27     85s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/30 19:46:27     85s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/30 19:46:27     85s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/30 19:46:27     85s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/30 19:46:27     85s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/30 19:46:27     85s] (I)      +-----+----+---------+---------+--------+-------+
[01/30 19:46:27     85s] (I)      Started Import and model ( Curr Mem: 1562.11 MB )
[01/30 19:46:27     85s] (I)      Default power domain name = t1c_riscv_cpu
[01/30 19:46:27     85s] .== Non-default Options ==
[01/30 19:46:27     85s] (I)      Maximum routing layer                              : 6
[01/30 19:46:27     85s] (I)      Number of threads                                  : 1
[01/30 19:46:27     85s] (I)      Use non-blocking free Dbs wires                    : false
[01/30 19:46:27     85s] (I)      Method to set GCell size                           : row
[01/30 19:46:27     85s] (I)      Counted 4005 PG shapes. We will not process PG shapes layer by layer.
[01/30 19:46:27     85s] (I)      Use row-based GCell size
[01/30 19:46:27     85s] (I)      Use row-based GCell align
[01/30 19:46:27     85s] (I)      layer 0 area = 80000
[01/30 19:46:27     85s] (I)      layer 1 area = 80000
[01/30 19:46:27     85s] (I)      layer 2 area = 80000
[01/30 19:46:27     85s] (I)      layer 3 area = 80000
[01/30 19:46:27     85s] (I)      layer 4 area = 80000
[01/30 19:46:27     85s] (I)      layer 5 area = 80000
[01/30 19:46:27     85s] (I)      GCell unit size   : 3420
[01/30 19:46:27     85s] (I)      GCell multiplier  : 1
[01/30 19:46:27     85s] (I)      GCell row height  : 3420
[01/30 19:46:27     85s] (I)      Actual row height : 3420
[01/30 19:46:27     85s] (I)      GCell align ref   : 20000 20140
[01/30 19:46:27     85s] [NR-eGR] Track table information for default rule: 
[01/30 19:46:27     85s] [NR-eGR] Metal1 has no routable track
[01/30 19:46:27     85s] [NR-eGR] Metal2 has single uniform track structure
[01/30 19:46:27     85s] [NR-eGR] Metal3 has single uniform track structure
[01/30 19:46:27     85s] [NR-eGR] Metal4 has single uniform track structure
[01/30 19:46:27     85s] [NR-eGR] Metal5 has single uniform track structure
[01/30 19:46:27     85s] [NR-eGR] Metal6 has single uniform track structure
[01/30 19:46:27     85s] (I)      ==================== Default via =====================
[01/30 19:46:27     85s] (I)      +----+------------------+----------------------------+
[01/30 19:46:27     85s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/30 19:46:27     85s] (I)      +----+------------------+----------------------------+
[01/30 19:46:27     85s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/30 19:46:27     85s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/30 19:46:27     85s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/30 19:46:27     85s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/30 19:46:27     85s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/30 19:46:27     85s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/30 19:46:27     85s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/30 19:46:27     85s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/30 19:46:27     85s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/30 19:46:27     85s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/30 19:46:27     85s] (I)      +----+------------------+----------------------------+
[01/30 19:46:27     85s] [NR-eGR] Read 3880 PG shapes
[01/30 19:46:27     85s] [NR-eGR] Read 0 clock shapes
[01/30 19:46:27     85s] [NR-eGR] Read 0 other shapes
[01/30 19:46:27     85s] [NR-eGR] #Routing Blockages  : 0
[01/30 19:46:27     85s] [NR-eGR] #Instance Blockages : 0
[01/30 19:46:27     85s] [NR-eGR] #PG Blockages       : 3880
[01/30 19:46:27     85s] [NR-eGR] #Halo Blockages     : 0
[01/30 19:46:27     85s] [NR-eGR] #Boundary Blockages : 0
[01/30 19:46:27     85s] [NR-eGR] #Clock Blockages    : 0
[01/30 19:46:27     85s] [NR-eGR] #Other Blockages    : 0
[01/30 19:46:27     85s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/30 19:46:27     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/30 19:46:27     85s] [NR-eGR] Read 4410 nets ( ignored 0 )
[01/30 19:46:27     85s] (I)      early_global_route_priority property id does not exist.
[01/30 19:46:27     85s] (I)      Read Num Blocks=3880  Num Prerouted Wires=0  Num CS=0
[01/30 19:46:27     85s] (I)      Layer 1 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:27     85s] (I)      Layer 2 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:27     85s] (I)      Layer 3 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:27     85s] (I)      Layer 4 (H) : #blockages 776 : #preroutes 0
[01/30 19:46:27     85s] (I)      Layer 5 (V) : #blockages 776 : #preroutes 0
[01/30 19:46:27     85s] (I)      Number of ignored nets                =      0
[01/30 19:46:27     85s] (I)      Number of connected nets              =      0
[01/30 19:46:27     85s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/30 19:46:27     85s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/30 19:46:27     85s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/30 19:46:27     85s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/30 19:46:27     85s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/30 19:46:27     85s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/30 19:46:27     85s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/30 19:46:27     85s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/30 19:46:27     85s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/30 19:46:27     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/30 19:46:27     85s] (I)      Ndr track 0 does not exist
[01/30 19:46:27     85s] (I)      ---------------------Grid Graph Info--------------------
[01/30 19:46:27     85s] (I)      Routing area        : (0, 0) - (379600, 368600)
[01/30 19:46:27     85s] (I)      Core area           : (20000, 20140) - (359600, 348460)
[01/30 19:46:27     85s] (I)      Site width          :   400  (dbu)
[01/30 19:46:27     85s] (I)      Row height          :  3420  (dbu)
[01/30 19:46:27     85s] (I)      GCell row height    :  3420  (dbu)
[01/30 19:46:27     85s] (I)      GCell width         :  3420  (dbu)
[01/30 19:46:27     85s] (I)      GCell height        :  3420  (dbu)
[01/30 19:46:27     85s] (I)      Grid                :   111   107     6
[01/30 19:46:27     85s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/30 19:46:27     85s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420
[01/30 19:46:27     85s] (I)      Horizontal capacity :     0     0  3420     0  3420     0
[01/30 19:46:27     85s] (I)      Default wire width  :   120   160   160   160   160   160
[01/30 19:46:27     85s] (I)      Default wire space  :   120   140   140   140   140   140
[01/30 19:46:27     85s] (I)      Default wire pitch  :   240   300   300   300   300   300
[01/30 19:46:27     85s] (I)      Default pitch size  :   240   400   380   400   380   400
[01/30 19:46:27     85s] (I)      First track coord   :     0   200   190   200   190   200
[01/30 19:46:27     85s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55
[01/30 19:46:27     85s] (I)      Total num of tracks :     0   949   970   949   970   949
[01/30 19:46:27     85s] (I)      Num of masks        :     1     1     1     1     1     1
[01/30 19:46:27     85s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/30 19:46:27     85s] (I)      --------------------------------------------------------
[01/30 19:46:27     85s] 
[01/30 19:46:27     85s] [NR-eGR] ============ Routing rule table ============
[01/30 19:46:27     85s] [NR-eGR] Rule id: 0  Nets: 4410
[01/30 19:46:27     85s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/30 19:46:27     85s] (I)                    Layer    2    3    4    5    6 
[01/30 19:46:27     85s] (I)                    Pitch  400  380  400  380  400 
[01/30 19:46:27     85s] (I)             #Used tracks    1    1    1    1    1 
[01/30 19:46:27     85s] (I)       #Fully used tracks    1    1    1    1    1 
[01/30 19:46:27     85s] [NR-eGR] ========================================
[01/30 19:46:27     85s] [NR-eGR] 
[01/30 19:46:27     85s] (I)      =============== Blocked Tracks ===============
[01/30 19:46:27     85s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:27     85s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/30 19:46:27     85s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:27     85s] (I)      |     1 |       0 |        0 |         0.00% |
[01/30 19:46:27     85s] (I)      |     2 |  101543 |    10864 |        10.70% |
[01/30 19:46:27     85s] (I)      |     3 |  107670 |     1746 |         1.62% |
[01/30 19:46:27     85s] (I)      |     4 |  101543 |    10864 |        10.70% |
[01/30 19:46:27     85s] (I)      |     5 |  107670 |     1746 |         1.62% |
[01/30 19:46:27     85s] (I)      |     6 |  101543 |    10864 |        10.70% |
[01/30 19:46:27     85s] (I)      +-------+---------+----------+---------------+
[01/30 19:46:27     85s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1562.11 MB )
[01/30 19:46:27     85s] (I)      Reset routing kernel
[01/30 19:46:27     85s] (I)      Started Global Routing ( Curr Mem: 1562.11 MB )
[01/30 19:46:27     85s] (I)      totalPins=20013  totalGlobalPin=19834 (99.11%)
[01/30 19:46:27     85s] (I)      total 2D Cap : 507067 = (212042 H, 295025 V)
[01/30 19:46:27     85s] [NR-eGR] Layer group 1: route 4410 net(s) in layer range [2, 6]
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] (I)      ============  Phase 1a Route ============
[01/30 19:46:27     85s] (I)      Usage: 55838 = (28791 H, 27047 V) = (13.58% H, 9.17% V) = (4.923e+04um H, 4.625e+04um V)
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] (I)      ============  Phase 1b Route ============
[01/30 19:46:27     85s] (I)      Usage: 55838 = (28791 H, 27047 V) = (13.58% H, 9.17% V) = (4.923e+04um H, 4.625e+04um V)
[01/30 19:46:27     85s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.548298e+04um
[01/30 19:46:27     85s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/30 19:46:27     85s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] (I)      ============  Phase 1c Route ============
[01/30 19:46:27     85s] (I)      Usage: 55838 = (28791 H, 27047 V) = (13.58% H, 9.17% V) = (4.923e+04um H, 4.625e+04um V)
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] (I)      ============  Phase 1d Route ============
[01/30 19:46:27     85s] (I)      Usage: 55838 = (28791 H, 27047 V) = (13.58% H, 9.17% V) = (4.923e+04um H, 4.625e+04um V)
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] (I)      ============  Phase 1e Route ============
[01/30 19:46:27     85s] (I)      Usage: 55838 = (28791 H, 27047 V) = (13.58% H, 9.17% V) = (4.923e+04um H, 4.625e+04um V)
[01/30 19:46:27     85s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.548298e+04um
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] (I)      ============  Phase 1l Route ============
[01/30 19:46:27     85s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/30 19:46:27     85s] (I)      Layer  2:      97661     27562         0           0      100599    ( 0.00%) 
[01/30 19:46:27     85s] (I)      Layer  3:     105165     27348         1           0      105930    ( 0.00%) 
[01/30 19:46:27     85s] (I)      Layer  4:      97661      6393         0           0      100599    ( 0.00%) 
[01/30 19:46:27     85s] (I)      Layer  5:     105165      1751         0           0      105930    ( 0.00%) 
[01/30 19:46:27     85s] (I)      Layer  6:      97661        82         0           0      100599    ( 0.00%) 
[01/30 19:46:27     85s] (I)      Total:        503313     63136         1           0      513657    ( 0.00%) 
[01/30 19:46:27     85s] (I)      
[01/30 19:46:27     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/30 19:46:27     85s] [NR-eGR]                        OverCon            
[01/30 19:46:27     85s] [NR-eGR]                         #Gcell     %Gcell
[01/30 19:46:27     85s] [NR-eGR]        Layer               (1)    OverCon
[01/30 19:46:27     85s] [NR-eGR] ----------------------------------------------
[01/30 19:46:27     85s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:27     85s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:27     85s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[01/30 19:46:27     85s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:27     85s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:27     85s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/30 19:46:27     85s] [NR-eGR] ----------------------------------------------
[01/30 19:46:27     85s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[01/30 19:46:27     85s] [NR-eGR] 
[01/30 19:46:27     85s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1570.11 MB )
[01/30 19:46:27     85s] (I)      total 2D Cap : 508229 = (212234 H, 295995 V)
[01/30 19:46:27     85s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/30 19:46:27     85s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1570.1M
[01/30 19:46:27     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.090, REAL:0.074, MEM:1570.1M, EPOCH TIME: 1738246587.518700
[01/30 19:46:27     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:1570.1M, EPOCH TIME: 1738246587.518752
[01/30 19:46:27     85s] [hotspot] +------------+---------------+---------------+
[01/30 19:46:27     85s] [hotspot] |            |   max hotspot | total hotspot |
[01/30 19:46:27     85s] [hotspot] +------------+---------------+---------------+
[01/30 19:46:27     85s] [hotspot] | normalized |          0.00 |          0.00 |
[01/30 19:46:27     85s] [hotspot] +------------+---------------+---------------+
[01/30 19:46:27     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/30 19:46:27     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/30 19:46:27     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1570.1M, EPOCH TIME: 1738246587.519463
[01/30 19:46:27     85s] Skipped repairing congestion.
[01/30 19:46:27     85s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1570.1M, EPOCH TIME: 1738246587.519541
[01/30 19:46:27     85s] Starting Early Global Route wiring: mem = 1570.1M
[01/30 19:46:27     85s] (I)      ============= Track Assignment ============
[01/30 19:46:27     85s] (I)      Started Track Assignment (1T) ( Curr Mem: 1570.11 MB )
[01/30 19:46:27     85s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/30 19:46:27     85s] (I)      Run Multi-thread track assignment
[01/30 19:46:27     85s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1570.11 MB )
[01/30 19:46:27     85s] (I)      Started Export ( Curr Mem: 1570.11 MB )
[01/30 19:46:27     85s] [NR-eGR]                  Length (um)   Vias 
[01/30 19:46:27     85s] [NR-eGR] ------------------------------------
[01/30 19:46:27     85s] [NR-eGR]  Metal1   (1H)             0  19787 
[01/30 19:46:27     85s] [NR-eGR]  Metal2   (2V)         39584  31520 
[01/30 19:46:27     85s] [NR-eGR]  Metal3   (3H)         48000   1399 
[01/30 19:46:27     85s] [NR-eGR]  Metal4   (4V)         10908    211 
[01/30 19:46:27     85s] [NR-eGR]  Metal5   (5H)          3106     36 
[01/30 19:46:27     85s] [NR-eGR]  Metal6   (6V)           154     24 
[01/30 19:46:27     85s] [NR-eGR]  Metal7   (7H)             0      3 
[01/30 19:46:27     85s] [NR-eGR]  Metal8   (8V)             0      2 
[01/30 19:46:27     85s] [NR-eGR]  Metal9   (9H)             0      0 
[01/30 19:46:27     85s] [NR-eGR]  Metal10  (10V)            0      0 
[01/30 19:46:27     85s] [NR-eGR]  Metal11  (11H)            0      0 
[01/30 19:46:27     85s] [NR-eGR] ------------------------------------
[01/30 19:46:27     85s] [NR-eGR]           Total       101752  52982 
[01/30 19:46:27     85s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:46:27     85s] [NR-eGR] Total half perimeter of net bounding box: 73640um
[01/30 19:46:27     85s] [NR-eGR] Total length: 101752um, number of vias: 52982
[01/30 19:46:27     85s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:46:27     85s] [NR-eGR] Total eGR-routed clock nets wire length: 7082um, number of vias: 6135
[01/30 19:46:27     85s] [NR-eGR] --------------------------------------------------------------------------
[01/30 19:46:27     85s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1570.11 MB )
[01/30 19:46:27     85s] Early Global Route wiring runtime: 0.09 seconds, mem = 1514.1M
[01/30 19:46:27     85s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.090, MEM:1514.1M, EPOCH TIME: 1738246587.609954
[01/30 19:46:27     85s] Tdgp not successfully inited but do clear! skip clearing
[01/30 19:46:27     85s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[01/30 19:46:27     85s] *** Finishing placeDesign default flow ***
[01/30 19:46:27     85s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 1514.1M **
[01/30 19:46:27     85s] Tdgp not successfully inited but do clear! skip clearing
[01/30 19:46:27     85s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/30 19:46:27     85s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[01/30 19:46:27     85s] 
[01/30 19:46:27     85s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:46:27     85s] Severity  ID               Count  Summary                                  
[01/30 19:46:27     85s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/30 19:46:27     85s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[01/30 19:46:27     85s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[01/30 19:46:27     85s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/30 19:46:27     85s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/30 19:46:27     85s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[01/30 19:46:27     85s] *** Message Summary: 8 warning(s), 0 error(s)
[01/30 19:46:27     85s] 
[01/30 19:46:38     88s] <CMD> zoomBox 12.29550 45.69450 257.88000 170.19600
[01/30 19:46:39     88s] <CMD> zoomBox 116.58400 96.63800 225.55200 151.88050
[01/30 19:46:40     88s] <CMD> zoomBox 64.86900 70.90550 242.30500 160.85850
[01/30 19:46:40     89s] <CMD> zoomBox -15.56500 30.11950 273.36050 176.59300
[01/30 19:46:41     89s] <CMD> zoomBox -126.34100 -55.75450 524.82600 274.36100
[01/30 19:46:43     90s] <CMD> zoomBox -232.07650 -99.78300 534.00200 288.58800
[01/30 19:46:58     95s] <CMD> encMessage warning 0
[01/30 19:46:58     95s] Suppress "**WARN ..." messages.
[01/30 19:46:58     95s] <CMD> encMessage debug 0
[01/30 19:46:58     95s] <CMD> is_common_ui_mode
[01/30 19:46:58     95s] <CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
[01/30 19:46:58     95s] % Begin load design ... (date=01/30 19:46:58, mem=1260.4M)
[01/30 19:46:58     95s] 
[01/30 19:46:58     95s] 
[01/30 19:46:58     95s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:46:58     95s] 
[01/30 19:46:58     95s] 
[01/30 19:46:58     95s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:46:58     95s] 
[01/30 19:46:58     95s]     while executing
[01/30 19:46:58     95s] "error $catchMsg"
[01/30 19:46:58     95s]     (procedure "restoreDesign" line 33)
[01/30 19:46:58     95s] 
[01/30 19:46:58     95s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:46:58     95s] 
[01/30 19:46:59     95s] <CMD> encMessage warning 1
[01/30 19:46:59     95s] Un-suppress "**WARN ..." messages.
[01/30 19:46:59     95s] <CMD> encMessage debug 0
[01/30 19:47:00     95s] <CMD> encMessage warning 0
[01/30 19:47:00     95s] Suppress "**WARN ..." messages.
[01/30 19:47:00     95s] <CMD> encMessage debug 0
[01/30 19:47:00     95s] <CMD> is_common_ui_mode
[01/30 19:47:00     95s] <CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
[01/30 19:47:00     95s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/30 19:47:00     95s] % Begin load design ... (date=01/30 19:47:00, mem=1260.4M)
[01/30 19:47:00     95s] 
[01/30 19:47:00     95s] 
[01/30 19:47:00     95s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:47:00     95s] 
[01/30 19:47:00     95s] 
[01/30 19:47:00     95s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:47:00     95s] 
[01/30 19:47:00     95s]     while executing
[01/30 19:47:00     95s] "error $catchMsg"
[01/30 19:47:00     95s]     (procedure "restoreDesign" line 33)
[01/30 19:47:00     95s] 
[01/30 19:47:00     95s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[01/30 19:47:00     95s] 
[01/30 19:47:03     96s] <CMD> encMessage warning 1
[01/30 19:47:03     96s] Un-suppress "**WARN ..." messages.
[01/30 19:47:03     96s] <CMD> encMessage debug 0
[01/30 19:47:07     98s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 30 19:47:07 2025
  Total CPU time:     0:01:40
  Total real time:    0:03:41
  Peak memory (main): 1292.31MB

[01/30 19:47:07     98s] 
[01/30 19:47:07     98s] *** Memory Usage v#1 (Current mem = 1522.547M, initial mem = 308.848M) ***
[01/30 19:47:07     98s] 
[01/30 19:47:07     98s] *** Summary of all messages that are not suppressed in this session:
[01/30 19:47:07     98s] Severity  ID               Count  Summary                                  
[01/30 19:47:07     98s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/30 19:47:07     98s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/30 19:47:07     98s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/30 19:47:07     98s] ERROR     IMPSYT-6300          6  Failed to execute command '%s'. For more...
[01/30 19:47:07     98s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[01/30 19:47:07     98s] WARNING   IMPSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[01/30 19:47:07     98s] WARNING   IMPSP-9525           2  setPlaceMode -maxRouteLayer will overwri...
[01/30 19:47:07     98s] WARNING   IMPSP-9526           2  Restoring setTrialRouteMode -maxRouteLay...
[01/30 19:47:07     98s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/30 19:47:07     98s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[01/30 19:47:07     98s] ERROR     IMPIMEX-7031         3  %s more than once in the same Innovus se...
[01/30 19:47:07     98s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[01/30 19:47:07     98s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/30 19:47:07     98s] *** Message Summary: 25 warning(s), 9 error(s)
[01/30 19:47:07     98s] 
[01/30 19:47:07     98s] --- Ending "Innovus" (totcpu=0:01:38, real=0:03:40, mem=1522.5M) ---
