-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
-- Date        : Mon Mar  1 14:05:32 2021
-- Host        : finn_dev_grgov running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
--               StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_0_sim_netlist.vhdl
-- Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__8_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__8_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__8_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_9_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_9_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_9_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_9_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__8_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__8_n_1\
    );
\ram_reg_0_15_0_0_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__8_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__8_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__8_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__8_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_100 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_100 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_100 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__34_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__34_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__34_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_35_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_35_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_35_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_35_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__34_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__34_n_1\
    );
\ram_reg_0_15_0_0_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__34_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__34_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__34_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__34_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_101 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_101 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_101 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__33_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__33_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__33_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_34_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_34_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_34_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_34_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__33_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__33_n_1\
    );
\ram_reg_0_15_0_0_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__33_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__33_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__33_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__33_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_102 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_102 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_102 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__32_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__32_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__32_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_33_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_33_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_33_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_33_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__32_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__32_n_1\
    );
\ram_reg_0_15_0_0_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__32_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__32_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__32_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__32_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_103 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_103 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_103 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__31_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__31_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__31_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_32_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_32_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_32_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_32_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__31_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__31_n_1\
    );
\ram_reg_0_15_0_0_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__31_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__31_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__31_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__31_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_104 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_104 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_104 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__30_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__30_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__30_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_31_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_31_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_31_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_31_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__30_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__30_n_1\
    );
\ram_reg_0_15_0_0_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__30_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__30_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__30_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__30_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_105 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_105 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_105 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__29_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__29_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__29_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_30_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_30_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_30_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_30_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__29_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__29_n_1\
    );
\ram_reg_0_15_0_0_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__29_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__29_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__29_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__29_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_106 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_106 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_106 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__1_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_2_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_2_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_2_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_2_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__1_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__1_n_1\
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__1_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__1_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__1_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__1_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_107 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_107 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_107 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__28_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__28_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__28_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_29_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_29_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_29_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_29_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__28_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__28_n_1\
    );
\ram_reg_0_15_0_0_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__28_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__28_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__28_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__28_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_108 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_108 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_108 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__27_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__27_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__27_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_28_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_28_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_28_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_28_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__27_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__27_n_1\
    );
\ram_reg_0_15_0_0_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__27_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__27_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__27_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__27_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_109 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_109 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_109 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__26_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__26_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__26_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_27_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_27_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_27_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_27_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__26_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__26_n_1\
    );
\ram_reg_0_15_0_0_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__26_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__26_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__26_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__26_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_110 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_110 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__25_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__25_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__25_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_26_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_26_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_26_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_26_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__25_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__25_n_1\
    );
\ram_reg_0_15_0_0_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__25_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__25_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__25_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__25_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_111 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_111 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_111 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__24_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__24_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__24_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_25_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_25_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_25_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_25_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__24_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__24_n_1\
    );
\ram_reg_0_15_0_0_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__24_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__24_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__24_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__24_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_112 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_112 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__23_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__23_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__23_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_24_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_24_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_24_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_24_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__23_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__23_n_1\
    );
\ram_reg_0_15_0_0_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__23_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__23_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__23_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__23_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_113 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_113 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__22_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__22_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__22_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_23_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_23_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_23_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_23_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__22_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__22_n_1\
    );
\ram_reg_0_15_0_0_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__22_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__22_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__22_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__22_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_114 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_114 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_114 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__21_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__21_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__21_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_22_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_22_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_22_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_22_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__21_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__21_n_1\
    );
\ram_reg_0_15_0_0_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__21_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__21_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__21_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__21_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_115 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_115 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_115 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__20_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__20_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__20_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_21_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_21_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_21_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_21_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__20_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__20_n_1\
    );
\ram_reg_0_15_0_0_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__20_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__20_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__20_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__20_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_116 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_116 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_116 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__19_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__19_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__19_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_20_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_20_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_20_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_20_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__19_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__19_n_1\
    );
\ram_reg_0_15_0_0_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__19_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__19_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__19_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__19_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_117 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_117 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__0_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_1_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_1_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_1_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_1_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__0_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__0_n_1\
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__0_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__0_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__0_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__0_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_118 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_118 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_118 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__18_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__18_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__18_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_19_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_19_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_19_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_19_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__18_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__18_n_1\
    );
\ram_reg_0_15_0_0_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__18_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__18_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__18_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__18_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_119 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_119 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_119 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__17_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__17_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__17_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_18_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_18_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_18_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_18_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__17_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__17_n_1\
    );
\ram_reg_0_15_0_0_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__17_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__17_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__17_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__17_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_120 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_120 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_120 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__16_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__16_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__16_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_17_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_17_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_17_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_17_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__16_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__16_n_1\
    );
\ram_reg_0_15_0_0_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__16_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__16_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__16_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__16_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_121 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_121 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_121 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__15_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__15_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__15_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_16_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_16_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_16_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_16_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__15_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__15_n_1\
    );
\ram_reg_0_15_0_0_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__15_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__15_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__15_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__15_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_122 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_122 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_122 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__14_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__14_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__14_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_15_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_15_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_15_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_15_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__14_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__14_n_1\
    );
\ram_reg_0_15_0_0_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__14_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__14_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__14_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__14_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_123 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_123 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_123 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__13_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__13_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__13_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_14_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_14_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_14_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_14_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__13_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__13_n_1\
    );
\ram_reg_0_15_0_0_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__13_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__13_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__13_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__13_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_124 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_124 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_124 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__12_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__12_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__12_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_13_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_13_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_13_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_13_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__12_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__12_n_1\
    );
\ram_reg_0_15_0_0_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__12_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__12_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__12_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__12_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_125 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_125 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_125 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__11_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__11_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__11_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_12_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_12_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_12_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_12_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__11_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__11_n_1\
    );
\ram_reg_0_15_0_0_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__11_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__11_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__11_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__11_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_126 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_126 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_126 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__10_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__10_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__10_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_11_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_11_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_11_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_11_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__10_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__10_n_1\
    );
\ram_reg_0_15_0_0_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__10_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__10_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__10_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__10_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_127 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_127 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_127 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__9_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__9_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__9_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_10_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_10_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_10_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_10_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__9_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__9_n_1\
    );
\ram_reg_0_15_0_0_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__9_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__9_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__9_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__9_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_128 is
  port (
    \buf_0_V_addr_2_reg_3979_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \buf_0_V_addr_2_reg_3979_reg[1]\ : out STD_LOGIC;
    \buf_0_V_addr_2_reg_3979_reg[2]\ : out STD_LOGIC;
    \buf_0_V_addr_2_reg_3979_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \indvar_flatten_reg_2348_reg[2]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_0_V_addr_2_reg_3979_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln154_reg_3969_reg[0]\ : in STD_LOGIC;
    \and_ln154_reg_3969_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln154_reg_3963_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln154_reg_3963_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_128 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_128 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^buf_0_v_addr_2_reg_3979_reg[0]\ : STD_LOGIC;
  signal \^buf_0_v_addr_2_reg_3979_reg[1]\ : STD_LOGIC;
  signal \^buf_0_v_addr_2_reg_3979_reg[2]\ : STD_LOGIC;
  signal \^buf_0_v_addr_2_reg_3979_reg[3]\ : STD_LOGIC;
  signal d0_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^indvar_flatten_reg_2348_reg[2]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q0_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_0_V_addr_2_reg_3979[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \buf_0_V_addr_2_reg_3979[1]_i_1\ : label is "soft_lutpair0";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_0_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_0_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_0_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_0_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \ap_CS_fsm_reg[3]_1\ <= \^ap_cs_fsm_reg[3]_1\;
  \ap_CS_fsm_reg[3]_2\ <= \^ap_cs_fsm_reg[3]_2\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \buf_0_V_addr_2_reg_3979_reg[0]\ <= \^buf_0_v_addr_2_reg_3979_reg[0]\;
  \buf_0_V_addr_2_reg_3979_reg[1]\ <= \^buf_0_v_addr_2_reg_3979_reg[1]\;
  \buf_0_V_addr_2_reg_3979_reg[2]\ <= \^buf_0_v_addr_2_reg_3979_reg[2]\;
  \buf_0_V_addr_2_reg_3979_reg[3]\ <= \^buf_0_v_addr_2_reg_3979_reg[3]\;
  \indvar_flatten_reg_2348_reg[2]\ <= \^indvar_flatten_reg_2348_reg[2]\;
  p_0_in <= \^p_0_in\;
  \q0_reg[3]_0\(3 downto 0) <= \^q0_reg[3]_0\(3 downto 0);
\and_ln154_reg_3969[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \and_ln154_reg_3969_reg[0]\,
      I1 => \and_ln154_reg_3969_reg[0]_0\,
      I2 => \^indvar_flatten_reg_2348_reg[2]\,
      O => \^p_0_in\
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_1\(2),
      I2 => \q0_reg[0]_1\(3),
      I3 => \q0_reg[0]_1\(1),
      I4 => \q0_reg[0]_1\(0),
      O => \^ap_cs_fsm_reg[6]\
    );
\buf_0_V_addr_2_reg_3979[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2212"
    )
        port map (
      I0 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(0),
      I1 => \^indvar_flatten_reg_2348_reg[2]\,
      I2 => \and_ln154_reg_3969_reg[0]_0\,
      I3 => \and_ln154_reg_3969_reg[0]\,
      O => \^d\(0)
    );
\buf_0_V_addr_2_reg_3979[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0400"
    )
        port map (
      I0 => \and_ln154_reg_3969_reg[0]\,
      I1 => \and_ln154_reg_3969_reg[0]_0\,
      I2 => \^indvar_flatten_reg_2348_reg[2]\,
      I3 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(0),
      I4 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(1),
      O => \^d\(1)
    );
\buf_0_V_addr_2_reg_3979[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009A00AA00AA00AA"
    )
        port map (
      I0 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(2),
      I1 => \and_ln154_reg_3969_reg[0]\,
      I2 => \and_ln154_reg_3969_reg[0]_0\,
      I3 => \^indvar_flatten_reg_2348_reg[2]\,
      I4 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(1),
      I5 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(0),
      O => \^d\(2)
    );
\buf_0_V_addr_2_reg_3979[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^indvar_flatten_reg_2348_reg[2]\,
      I1 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(0),
      I2 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(1),
      I3 => \^p_0_in\,
      I4 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(2),
      I5 => \buf_0_V_addr_2_reg_3979_reg[3]_0\(3),
      O => \^d\(3)
    );
\icmp_ln154_reg_3963[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \icmp_ln154_reg_3963_reg[0]\(1),
      I1 => \icmp_ln154_reg_3963_reg[0]\(2),
      I2 => \icmp_ln154_reg_3963_reg[0]_0\,
      I3 => \icmp_ln154_reg_3963_reg[0]\(0),
      I4 => \icmp_ln154_reg_3963_reg[0]\(4),
      I5 => \icmp_ln154_reg_3963_reg[0]\(3),
      O => \^indvar_flatten_reg_2348_reg[2]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q0_reg[3]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q0_reg[3]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q0_reg[3]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q0_reg[3]_0\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[3]_1\,
      A1 => \^ap_cs_fsm_reg[3]_0\,
      A2 => \^ap_cs_fsm_reg[3]_2\,
      A3 => \^ap_cs_fsm_reg[3]\,
      A4 => '0',
      D => d0_1(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in_0
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_2\(0),
      O => d0_1(0)
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_0\(1),
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => \q0_reg[0]_1\(1),
      O => \^buf_0_v_addr_2_reg_3979_reg[1]\
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(1),
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => \q0_reg[0]_1\(2),
      O => \^buf_0_v_addr_2_reg_3979_reg[2]\
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg[0]_0\(1),
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => \q0_reg[0]_1\(3),
      O => \^buf_0_v_addr_2_reg_3979_reg[3]\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_2\(4),
      I2 => \q0_reg[0]_3\,
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_2\(3),
      I5 => \^q0_reg[3]_0\(3),
      O => p_0_in_0
    );
\ram_reg_0_15_0_0_i_3__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(1),
      I4 => \q0_reg[3]_1\(0),
      I5 => \^buf_0_v_addr_2_reg_3979_reg[0]\,
      O => \^ap_cs_fsm_reg[3]_1\
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(1),
      I4 => \q0_reg[3]_1\(1),
      I5 => \^buf_0_v_addr_2_reg_3979_reg[1]\,
      O => \^ap_cs_fsm_reg[3]_0\
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(1),
      I4 => \q0_reg[3]_1\(2),
      I5 => \^buf_0_v_addr_2_reg_3979_reg[2]\,
      O => \^ap_cs_fsm_reg[3]_2\
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(1),
      I4 => \q0_reg[3]_1\(3),
      I5 => \^buf_0_v_addr_2_reg_3979_reg[3]\,
      O => \^ap_cs_fsm_reg[3]\
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => \q0_reg[0]_1\(0),
      O => \^buf_0_v_addr_2_reg_3979_reg[0]\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[3]_1\,
      A1 => \^ap_cs_fsm_reg[3]_0\,
      A2 => \^ap_cs_fsm_reg[3]_2\,
      A3 => \^ap_cs_fsm_reg[3]\,
      A4 => '0',
      D => d0_1(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in_0
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_2\(1),
      O => d0_1(1)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[3]_1\,
      A1 => \^ap_cs_fsm_reg[3]_0\,
      A2 => \^ap_cs_fsm_reg[3]_2\,
      A3 => \^ap_cs_fsm_reg[3]\,
      A4 => '0',
      D => d0_1(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in_0
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_2\(2),
      O => d0_1(2)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^ap_cs_fsm_reg[3]_1\,
      A1 => \^ap_cs_fsm_reg[3]_0\,
      A2 => \^ap_cs_fsm_reg[3]_2\,
      A3 => \^ap_cs_fsm_reg[3]\,
      A4 => '0',
      D => d0(0),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_66 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_66 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_66 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__7_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__7_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__7_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_8_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_8_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_8_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_8_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__7_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__7_n_1\
    );
\ram_reg_0_15_0_0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__7_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__7_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__7_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__7_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_67 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_67 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__6_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_7_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_7_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_7_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_7_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__6_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__6_n_1\
    );
\ram_reg_0_15_0_0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__6_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__6_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__6_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__6_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_68 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_68 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__5_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__5_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__5_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_6_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_6_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_6_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_6_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__5_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__5_n_1\
    );
\ram_reg_0_15_0_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__5_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__5_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__5_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__5_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_69 is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_0_reg_2315_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_0_reg_2315_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_69 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_69 is
  signal \^addr0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal \^i_0_reg_2315_reg[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_15_0_0_i_1__62_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__62_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__62_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_63_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_63_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_63_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_63_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  addr0(3 downto 0) <= \^addr0\(3 downto 0);
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
  \i_0_reg_2315_reg[2]\ <= \^i_0_reg_2315_reg[2]\;
  \q0_reg[3]_0\(3 downto 0) <= \^q0_reg[3]_0\(3 downto 0);
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => \i_0_reg_2315_reg[0]\(2),
      I1 => \i_0_reg_2315_reg[0]\(3),
      I2 => \i_0_reg_2315_reg[0]\(1),
      I3 => \i_0_reg_2315_reg[0]\(0),
      I4 => Q(0),
      O => \^i_0_reg_2315_reg[2]\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_1\,
      O => \^buf_0_v_ce0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => ram_reg_0_15_0_0_n_1,
      Q => \^q0_reg[3]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => ram_reg_0_15_1_1_n_1,
      Q => \^q0_reg[3]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => ram_reg_0_15_2_2_n_1,
      Q => \^q0_reg[3]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buf_0_v_ce0\,
      D => ram_reg_0_15_3_3_n_1,
      Q => \^q0_reg[3]_0\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => \^addr0\(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__62_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__62_n_1\
    );
\ram_reg_0_15_0_0_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(4),
      I2 => \^ap_cs_fsm_reg[4]\,
      I3 => \q0_reg[0]_6\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^q0_reg[3]_0\(3),
      O => p_0_in
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => D(0),
      I1 => \q0_reg[0]_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \i_0_reg_2315_reg[0]\(0),
      I5 => \q0_reg[0]_2\,
      O => \^addr0\(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => D(1),
      I1 => \q0_reg[0]_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \i_0_reg_2315_reg[0]\(1),
      I5 => \q0_reg[0]_3\,
      O => \^addr0\(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => D(2),
      I1 => \q0_reg[0]_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \i_0_reg_2315_reg[0]\(2),
      I5 => \q0_reg[0]_4\,
      O => \^addr0\(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00230020"
    )
        port map (
      I0 => D(3),
      I1 => \q0_reg[0]_1\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \i_0_reg_2315_reg[0]\(3),
      I5 => \q0_reg[0]_5\,
      O => \^addr0\(3)
    );
\ram_reg_0_15_0_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFFF8"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \q0_reg[0]_1\,
      I5 => \^i_0_reg_2315_reg[2]\,
      O => \^ap_cs_fsm_reg[4]\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => \^addr0\(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__62_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__62_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => \^addr0\(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__62_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__62_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^addr0\(0),
      A1 => \^addr0\(1),
      A2 => \^addr0\(2),
      A3 => \^addr0\(3),
      A4 => '0',
      D => \q0_reg[3]_1\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_70 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_70 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_70 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__61_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__61_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__61_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_62_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_62_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_62_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_62_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__61_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__61_n_1\
    );
\ram_reg_0_15_0_0_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__61_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__61_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__61_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__61_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_71 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_71 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_71 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__60_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__60_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__60_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_61_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_61_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_61_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_61_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__60_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__60_n_1\
    );
\ram_reg_0_15_0_0_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__60_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__60_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__60_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__60_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_72 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_72 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_72 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__59_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__59_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__59_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_60_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_60_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_60_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_60_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__59_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__59_n_1\
    );
\ram_reg_0_15_0_0_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__59_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__59_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__59_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__59_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_73 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_73 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_73 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__4_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__4_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__4_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_5_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_5_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_5_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_5_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__4_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__4_n_1\
    );
\ram_reg_0_15_0_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__4_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__4_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__4_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__4_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_74 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_74 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_74 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__58_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__58_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__58_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_59_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_59_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_59_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_59_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__58_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__58_n_1\
    );
\ram_reg_0_15_0_0_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__58_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__58_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__58_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__58_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_75 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_75 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_75 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__57_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__57_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__57_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_58_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_58_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_58_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_58_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__57_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__57_n_1\
    );
\ram_reg_0_15_0_0_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__57_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__57_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__57_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__57_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_76 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_76 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_76 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__56_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__56_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__56_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_57_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_57_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_57_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_57_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__56_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__56_n_1\
    );
\ram_reg_0_15_0_0_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__56_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__56_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__56_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__56_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_77 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_77 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__55_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__55_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__55_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_56_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_56_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_56_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_56_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__55_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__55_n_1\
    );
\ram_reg_0_15_0_0_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__55_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__55_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__55_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__55_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_78 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_78 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_78 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__54_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__54_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__54_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_55_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_55_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_55_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_55_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__54_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__54_n_1\
    );
\ram_reg_0_15_0_0_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__54_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__54_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__54_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__54_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_79 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_79 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_79 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__53_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__53_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__53_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_54_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_54_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_54_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_54_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__53_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__53_n_1\
    );
\ram_reg_0_15_0_0_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__53_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__53_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__53_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__53_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_80 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_80 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_80 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__52_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__52_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__52_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_53_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_53_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_53_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_53_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__52_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__52_n_1\
    );
\ram_reg_0_15_0_0_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__52_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__52_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__52_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__52_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_81 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_81 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_81 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__51_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__51_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__51_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_52_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_52_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_52_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_52_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__51_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__51_n_1\
    );
\ram_reg_0_15_0_0_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__51_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__51_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__51_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__51_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_82 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_82 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_82 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__50_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__50_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__50_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_51_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_51_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_51_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_51_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__50_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__50_n_1\
    );
\ram_reg_0_15_0_0_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__50_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__50_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__50_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__50_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_83 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_83 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__49_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__49_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__49_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_50_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_50_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_50_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_50_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__49_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__49_n_1\
    );
\ram_reg_0_15_0_0_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__49_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__49_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__49_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__49_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_84 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_84 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_84 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__3_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__3_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__3_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_4_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_4_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_4_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_4_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__3_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__3_n_1\
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__3_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__3_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__3_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__3_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_85 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_85 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_85 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__48_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__48_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__48_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_49_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_49_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_49_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_49_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__48_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__48_n_1\
    );
\ram_reg_0_15_0_0_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__48_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__48_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__48_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__48_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_86 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_86 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_86 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__47_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__47_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__47_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_48_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_48_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_48_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_48_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__47_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__47_n_1\
    );
\ram_reg_0_15_0_0_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__47_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__47_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__47_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__47_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_87 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_87 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_87 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__46_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__46_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__46_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_47_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_47_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_47_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_47_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__46_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__46_n_1\
    );
\ram_reg_0_15_0_0_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__46_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__46_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__46_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__46_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_88 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_88 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_88 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__45_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__45_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__45_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_46_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_46_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_46_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_46_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__45_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__45_n_1\
    );
\ram_reg_0_15_0_0_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__45_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__45_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__45_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__45_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_89 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_89 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_89 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__44_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__44_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__44_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_45_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_45_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_45_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_45_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__44_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__44_n_1\
    );
\ram_reg_0_15_0_0_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__44_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__44_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__44_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__44_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_90 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_90 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_90 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__43_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__43_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__43_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_44_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_44_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_44_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_44_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__43_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__43_n_1\
    );
\ram_reg_0_15_0_0_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__43_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__43_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__43_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__43_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_91 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_91 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__42_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__42_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__42_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_43_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_43_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_43_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_43_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__42_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__42_n_1\
    );
\ram_reg_0_15_0_0_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__42_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__42_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__42_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__42_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_92 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_92 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_92 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__41_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__41_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__41_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_42_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_42_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_42_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_42_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__41_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__41_n_1\
    );
\ram_reg_0_15_0_0_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__41_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__41_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__41_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__41_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_93 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_93 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_93 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__40_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__40_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__40_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_41_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_41_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_41_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_41_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__40_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__40_n_1\
    );
\ram_reg_0_15_0_0_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__40_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__40_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__40_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__40_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_94 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_94 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_94 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__39_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__39_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__39_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_40_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_40_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_40_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_40_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__39_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__39_n_1\
    );
\ram_reg_0_15_0_0_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__39_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__39_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__39_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__39_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_95 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_95 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_95 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__2_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_3_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_3_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_3_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_3_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__2_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__2_n_1\
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__2_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__2_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__2_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__2_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_96 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_96 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_96 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__38_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__38_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__38_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_39_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_39_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_39_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_39_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__38_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__38_n_1\
    );
\ram_reg_0_15_0_0_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__38_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__38_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__38_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__38_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_97 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_97 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__37_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__37_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__37_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_38_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_38_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_38_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_38_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__37_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__37_n_1\
    );
\ram_reg_0_15_0_0_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__37_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__37_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__37_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__37_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_98 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_98 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_98 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__36_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__36_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__36_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_37_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_37_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_37_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_37_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__36_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__36_n_1\
    );
\ram_reg_0_15_0_0_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__36_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__36_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__36_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__36_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_99 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_99 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_99 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_1__35_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_1__35_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_n_1 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_1__35_n_1\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_n_1 : STD_LOGIC;
  signal ram_reg_0_15_3_3_n_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 56;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_36_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 13;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_36_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 13;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_36_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 13;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 56;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_StreamingMaxPool_Pre_fu_47/buf_36_V_U/StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 13;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_0_0_n_1,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_1_1_n_1,
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_2_2_n_1,
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => ram_reg_0_15_3_3_n_1,
      Q => \^d\(3),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_0_0_i_1__35_n_1\,
      O => ram_reg_0_15_0_0_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_0_0_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(0),
      O => \ram_reg_0_15_0_0_i_1__35_n_1\
    );
\ram_reg_0_15_0_0_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8F8F0F0F8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(4),
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\(3),
      I5 => \^d\(3),
      O => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_1_1_i_1__35_n_1\,
      O => ram_reg_0_15_1_1_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_1_1_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      O => \ram_reg_0_15_1_1_i_1__35_n_1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \ram_reg_0_15_2_2_i_1__35_n_1\,
      O => ram_reg_0_15_2_2_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_15_2_2_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(2),
      O => \ram_reg_0_15_2_2_i_1__35_n_1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addr0(0),
      A1 => addr0(1),
      A2 => addr0(2),
      A3 => addr0(3),
      A4 => '0',
      D => \q0_reg[3]_0\(0),
      O => ram_reg_0_15_3_3_n_1,
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  port (
    D : out STD_LOGIC_VECTOR ( 256 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[256]_0\ : out STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[256]_1\ : in STD_LOGIC_VECTOR ( 256 downto 0 );
    \count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[1]_1\ : in STD_LOGIC;
    \count_reg[1]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg[256]_i_1__0_n_1\ : STD_LOGIC;
  signal \^ireg_reg[256]_0\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[100]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[101]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[102]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[103]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[104]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[105]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[106]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[107]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[108]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[109]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[110]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[111]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[112]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[113]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[114]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[115]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[116]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[117]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[118]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[119]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[120]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[121]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[122]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[123]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[124]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[125]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[126]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[127]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[128]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[129]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[130]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[131]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[132]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[133]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[134]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[135]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[136]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[137]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[138]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[139]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[140]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[141]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[142]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[143]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[144]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[145]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[146]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[147]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[148]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[149]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[150]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[151]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[152]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[153]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[154]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[155]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[156]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[157]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[158]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[159]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[160]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[161]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[162]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[163]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[164]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[165]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[166]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[167]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[168]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[169]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[170]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[171]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[172]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[173]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[174]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[175]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[176]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[177]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[178]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[179]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[180]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[181]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[182]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[183]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[184]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[185]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[186]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[187]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[188]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[189]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[190]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[191]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[192]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[193]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[194]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[195]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[196]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[197]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[198]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[199]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[200]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[201]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[202]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[203]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[204]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[205]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[206]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[207]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[208]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[209]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[210]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[211]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[212]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[213]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[214]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[215]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[216]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[217]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[218]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[219]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[220]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[221]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[222]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[223]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[224]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[225]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[226]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[227]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[228]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[229]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[230]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[231]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[232]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[233]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[234]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[235]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[236]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[237]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[238]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[239]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[240]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[241]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[242]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[243]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[244]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[245]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[246]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[247]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[248]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[249]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[250]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[251]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[252]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[253]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[254]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[255]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[41]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[42]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[43]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[44]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[45]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[46]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[47]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[48]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[49]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[50]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[51]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[52]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[53]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[54]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[55]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[56]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[57]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[58]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[59]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[60]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[61]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[62]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[63]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[64]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[65]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[66]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[67]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[68]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[69]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[70]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[71]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[72]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[73]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[74]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[75]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[76]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[77]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[78]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[79]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[80]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[81]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[82]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[83]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[84]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[85]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[86]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[87]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[88]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[89]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[90]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[91]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[92]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[93]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[94]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[95]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[96]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[97]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[98]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[99]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  signal istop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[100]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[101]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[102]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[103]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[104]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[105]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[106]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[107]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[108]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \odata[109]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[110]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[111]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[112]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[113]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[114]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[115]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[116]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[117]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[118]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[119]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[120]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[121]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[122]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[123]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[124]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[125]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[126]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[127]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[128]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[129]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[130]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[131]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[132]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[133]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[134]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[135]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[136]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[137]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[138]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[139]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[140]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[141]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[142]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[143]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[144]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \odata[145]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \odata[146]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[147]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[148]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[149]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[150]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[151]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[152]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[153]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[154]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[155]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[156]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[157]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[158]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[159]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[160]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[161]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[162]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[163]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[164]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[165]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[166]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[167]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[168]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[169]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[170]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[171]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[172]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[173]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[174]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[175]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[176]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[177]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[178]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[179]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[180]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[181]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[182]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[183]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[184]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \odata[185]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \odata[186]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[187]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[188]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[189]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[190]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[191]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[192]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[193]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[194]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[195]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[196]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[197]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[198]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[199]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[200]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[201]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[202]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[203]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[204]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[205]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[206]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[207]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[208]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[209]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[210]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[211]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[212]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[213]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[214]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[215]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[216]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[217]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[218]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[219]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[220]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \odata[221]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \odata[222]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[223]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[224]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[225]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[226]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[227]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[228]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[229]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[230]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[231]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[232]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[233]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[234]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[235]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[236]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[237]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[238]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[239]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[240]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[241]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[242]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \odata[243]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \odata[244]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \odata[245]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \odata[246]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \odata[247]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \odata[248]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[249]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[250]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[251]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[252]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[253]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[254]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[255]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[33]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[34]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \odata[35]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \odata[36]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \odata[37]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \odata[38]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[39]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[40]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[41]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[42]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[43]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[44]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[45]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[46]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[47]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[48]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[49]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[50]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[51]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[52]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[53]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[54]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[55]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[56]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[57]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[58]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[59]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[60]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[61]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[62]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[63]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[64]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[65]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[66]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[67]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[68]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[69]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[70]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata[71]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata[72]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata[73]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \odata[74]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[75]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[76]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[77]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[78]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[79]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[80]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[81]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[82]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[83]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[84]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[85]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[86]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[87]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[88]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[89]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[90]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[91]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[92]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[93]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[94]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[95]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[96]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[97]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[98]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[99]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair23";
begin
  Q(0) <= \^q\(0);
  \ireg_reg[256]_0\ <= \^ireg_reg[256]_0\;
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFBBBBBBBB"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg[1]_1\,
      I2 => \count_reg[1]\(0),
      I3 => \count_reg[1]_0\(0),
      I4 => \^ireg_reg[256]_0\,
      I5 => \count_reg[1]_2\,
      O => count(0)
    );
\ireg[256]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[0]_0\(0),
      I3 => ap_rst_n,
      O => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(100),
      Q => \ireg_reg_n_1_[100]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(101),
      Q => \ireg_reg_n_1_[101]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(102),
      Q => \ireg_reg_n_1_[102]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(103),
      Q => \ireg_reg_n_1_[103]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(104),
      Q => \ireg_reg_n_1_[104]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(105),
      Q => \ireg_reg_n_1_[105]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(106),
      Q => \ireg_reg_n_1_[106]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(107),
      Q => \ireg_reg_n_1_[107]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(108),
      Q => \ireg_reg_n_1_[108]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(109),
      Q => \ireg_reg_n_1_[109]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(110),
      Q => \ireg_reg_n_1_[110]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(111),
      Q => \ireg_reg_n_1_[111]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(112),
      Q => \ireg_reg_n_1_[112]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(113),
      Q => \ireg_reg_n_1_[113]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(114),
      Q => \ireg_reg_n_1_[114]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(115),
      Q => \ireg_reg_n_1_[115]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(116),
      Q => \ireg_reg_n_1_[116]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(117),
      Q => \ireg_reg_n_1_[117]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(118),
      Q => \ireg_reg_n_1_[118]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(119),
      Q => \ireg_reg_n_1_[119]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(120),
      Q => \ireg_reg_n_1_[120]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(121),
      Q => \ireg_reg_n_1_[121]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(122),
      Q => \ireg_reg_n_1_[122]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(123),
      Q => \ireg_reg_n_1_[123]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(124),
      Q => \ireg_reg_n_1_[124]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(125),
      Q => \ireg_reg_n_1_[125]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(126),
      Q => \ireg_reg_n_1_[126]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(127),
      Q => \ireg_reg_n_1_[127]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(128),
      Q => \ireg_reg_n_1_[128]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(129),
      Q => \ireg_reg_n_1_[129]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(130),
      Q => \ireg_reg_n_1_[130]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(131),
      Q => \ireg_reg_n_1_[131]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(132),
      Q => \ireg_reg_n_1_[132]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(133),
      Q => \ireg_reg_n_1_[133]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(134),
      Q => \ireg_reg_n_1_[134]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(135),
      Q => \ireg_reg_n_1_[135]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(136),
      Q => \ireg_reg_n_1_[136]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(137),
      Q => \ireg_reg_n_1_[137]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(138),
      Q => \ireg_reg_n_1_[138]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(139),
      Q => \ireg_reg_n_1_[139]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(140),
      Q => \ireg_reg_n_1_[140]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(141),
      Q => \ireg_reg_n_1_[141]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(142),
      Q => \ireg_reg_n_1_[142]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(143),
      Q => \ireg_reg_n_1_[143]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(144),
      Q => \ireg_reg_n_1_[144]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(145),
      Q => \ireg_reg_n_1_[145]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(146),
      Q => \ireg_reg_n_1_[146]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(147),
      Q => \ireg_reg_n_1_[147]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(148),
      Q => \ireg_reg_n_1_[148]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(149),
      Q => \ireg_reg_n_1_[149]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(150),
      Q => \ireg_reg_n_1_[150]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(151),
      Q => \ireg_reg_n_1_[151]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(152),
      Q => \ireg_reg_n_1_[152]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(153),
      Q => \ireg_reg_n_1_[153]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(154),
      Q => \ireg_reg_n_1_[154]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(155),
      Q => \ireg_reg_n_1_[155]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(156),
      Q => \ireg_reg_n_1_[156]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(157),
      Q => \ireg_reg_n_1_[157]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(158),
      Q => \ireg_reg_n_1_[158]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(159),
      Q => \ireg_reg_n_1_[159]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(160),
      Q => \ireg_reg_n_1_[160]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(161),
      Q => \ireg_reg_n_1_[161]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(162),
      Q => \ireg_reg_n_1_[162]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(163),
      Q => \ireg_reg_n_1_[163]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(164),
      Q => \ireg_reg_n_1_[164]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(165),
      Q => \ireg_reg_n_1_[165]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(166),
      Q => \ireg_reg_n_1_[166]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(167),
      Q => \ireg_reg_n_1_[167]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(168),
      Q => \ireg_reg_n_1_[168]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(169),
      Q => \ireg_reg_n_1_[169]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(170),
      Q => \ireg_reg_n_1_[170]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(171),
      Q => \ireg_reg_n_1_[171]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(172),
      Q => \ireg_reg_n_1_[172]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(173),
      Q => \ireg_reg_n_1_[173]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(174),
      Q => \ireg_reg_n_1_[174]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(175),
      Q => \ireg_reg_n_1_[175]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(176),
      Q => \ireg_reg_n_1_[176]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(177),
      Q => \ireg_reg_n_1_[177]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(178),
      Q => \ireg_reg_n_1_[178]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(179),
      Q => \ireg_reg_n_1_[179]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(180),
      Q => \ireg_reg_n_1_[180]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(181),
      Q => \ireg_reg_n_1_[181]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(182),
      Q => \ireg_reg_n_1_[182]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(183),
      Q => \ireg_reg_n_1_[183]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(184),
      Q => \ireg_reg_n_1_[184]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(185),
      Q => \ireg_reg_n_1_[185]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(186),
      Q => \ireg_reg_n_1_[186]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(187),
      Q => \ireg_reg_n_1_[187]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(188),
      Q => \ireg_reg_n_1_[188]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(189),
      Q => \ireg_reg_n_1_[189]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(190),
      Q => \ireg_reg_n_1_[190]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(191),
      Q => \ireg_reg_n_1_[191]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(192),
      Q => \ireg_reg_n_1_[192]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(193),
      Q => \ireg_reg_n_1_[193]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(194),
      Q => \ireg_reg_n_1_[194]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(195),
      Q => \ireg_reg_n_1_[195]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(196),
      Q => \ireg_reg_n_1_[196]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(197),
      Q => \ireg_reg_n_1_[197]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(198),
      Q => \ireg_reg_n_1_[198]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(199),
      Q => \ireg_reg_n_1_[199]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(200),
      Q => \ireg_reg_n_1_[200]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(201),
      Q => \ireg_reg_n_1_[201]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(202),
      Q => \ireg_reg_n_1_[202]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(203),
      Q => \ireg_reg_n_1_[203]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(204),
      Q => \ireg_reg_n_1_[204]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(205),
      Q => \ireg_reg_n_1_[205]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(206),
      Q => \ireg_reg_n_1_[206]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(207),
      Q => \ireg_reg_n_1_[207]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(208),
      Q => \ireg_reg_n_1_[208]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(209),
      Q => \ireg_reg_n_1_[209]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(210),
      Q => \ireg_reg_n_1_[210]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(211),
      Q => \ireg_reg_n_1_[211]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(212),
      Q => \ireg_reg_n_1_[212]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(213),
      Q => \ireg_reg_n_1_[213]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(214),
      Q => \ireg_reg_n_1_[214]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(215),
      Q => \ireg_reg_n_1_[215]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(216),
      Q => \ireg_reg_n_1_[216]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(217),
      Q => \ireg_reg_n_1_[217]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(218),
      Q => \ireg_reg_n_1_[218]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(219),
      Q => \ireg_reg_n_1_[219]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(220),
      Q => \ireg_reg_n_1_[220]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(221),
      Q => \ireg_reg_n_1_[221]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(222),
      Q => \ireg_reg_n_1_[222]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(223),
      Q => \ireg_reg_n_1_[223]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(224),
      Q => \ireg_reg_n_1_[224]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(225),
      Q => \ireg_reg_n_1_[225]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(226),
      Q => \ireg_reg_n_1_[226]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(227),
      Q => \ireg_reg_n_1_[227]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(228),
      Q => \ireg_reg_n_1_[228]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(229),
      Q => \ireg_reg_n_1_[229]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(230),
      Q => \ireg_reg_n_1_[230]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(231),
      Q => \ireg_reg_n_1_[231]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(232),
      Q => \ireg_reg_n_1_[232]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(233),
      Q => \ireg_reg_n_1_[233]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(234),
      Q => \ireg_reg_n_1_[234]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(235),
      Q => \ireg_reg_n_1_[235]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(236),
      Q => \ireg_reg_n_1_[236]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(237),
      Q => \ireg_reg_n_1_[237]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(238),
      Q => \ireg_reg_n_1_[238]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(239),
      Q => \ireg_reg_n_1_[239]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(240),
      Q => \ireg_reg_n_1_[240]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(241),
      Q => \ireg_reg_n_1_[241]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(242),
      Q => \ireg_reg_n_1_[242]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(243),
      Q => \ireg_reg_n_1_[243]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(244),
      Q => \ireg_reg_n_1_[244]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(245),
      Q => \ireg_reg_n_1_[245]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(246),
      Q => \ireg_reg_n_1_[246]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(247),
      Q => \ireg_reg_n_1_[247]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(248),
      Q => \ireg_reg_n_1_[248]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(249),
      Q => \ireg_reg_n_1_[249]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(250),
      Q => \ireg_reg_n_1_[250]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(251),
      Q => \ireg_reg_n_1_[251]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(252),
      Q => \ireg_reg_n_1_[252]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(253),
      Q => \ireg_reg_n_1_[253]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(254),
      Q => \ireg_reg_n_1_[254]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(255),
      Q => \ireg_reg_n_1_[255]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(256),
      Q => \^q\(0),
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(32),
      Q => \ireg_reg_n_1_[32]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(33),
      Q => \ireg_reg_n_1_[33]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(34),
      Q => \ireg_reg_n_1_[34]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(35),
      Q => \ireg_reg_n_1_[35]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(36),
      Q => \ireg_reg_n_1_[36]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(37),
      Q => \ireg_reg_n_1_[37]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(38),
      Q => \ireg_reg_n_1_[38]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(39),
      Q => \ireg_reg_n_1_[39]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(40),
      Q => \ireg_reg_n_1_[40]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(41),
      Q => \ireg_reg_n_1_[41]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(42),
      Q => \ireg_reg_n_1_[42]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(43),
      Q => \ireg_reg_n_1_[43]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(44),
      Q => \ireg_reg_n_1_[44]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(45),
      Q => \ireg_reg_n_1_[45]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(46),
      Q => \ireg_reg_n_1_[46]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(47),
      Q => \ireg_reg_n_1_[47]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(48),
      Q => \ireg_reg_n_1_[48]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(49),
      Q => \ireg_reg_n_1_[49]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(50),
      Q => \ireg_reg_n_1_[50]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(51),
      Q => \ireg_reg_n_1_[51]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(52),
      Q => \ireg_reg_n_1_[52]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(53),
      Q => \ireg_reg_n_1_[53]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(54),
      Q => \ireg_reg_n_1_[54]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(55),
      Q => \ireg_reg_n_1_[55]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(56),
      Q => \ireg_reg_n_1_[56]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(57),
      Q => \ireg_reg_n_1_[57]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(58),
      Q => \ireg_reg_n_1_[58]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(59),
      Q => \ireg_reg_n_1_[59]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(60),
      Q => \ireg_reg_n_1_[60]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(61),
      Q => \ireg_reg_n_1_[61]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(62),
      Q => \ireg_reg_n_1_[62]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(63),
      Q => \ireg_reg_n_1_[63]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(64),
      Q => \ireg_reg_n_1_[64]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(65),
      Q => \ireg_reg_n_1_[65]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(66),
      Q => \ireg_reg_n_1_[66]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(67),
      Q => \ireg_reg_n_1_[67]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(68),
      Q => \ireg_reg_n_1_[68]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(69),
      Q => \ireg_reg_n_1_[69]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(70),
      Q => \ireg_reg_n_1_[70]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(71),
      Q => \ireg_reg_n_1_[71]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(72),
      Q => \ireg_reg_n_1_[72]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(73),
      Q => \ireg_reg_n_1_[73]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(74),
      Q => \ireg_reg_n_1_[74]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(75),
      Q => \ireg_reg_n_1_[75]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(76),
      Q => \ireg_reg_n_1_[76]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(77),
      Q => \ireg_reg_n_1_[77]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(78),
      Q => \ireg_reg_n_1_[78]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(79),
      Q => \ireg_reg_n_1_[79]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(80),
      Q => \ireg_reg_n_1_[80]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(81),
      Q => \ireg_reg_n_1_[81]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(82),
      Q => \ireg_reg_n_1_[82]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(83),
      Q => \ireg_reg_n_1_[83]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(84),
      Q => \ireg_reg_n_1_[84]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(85),
      Q => \ireg_reg_n_1_[85]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(86),
      Q => \ireg_reg_n_1_[86]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(87),
      Q => \ireg_reg_n_1_[87]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(88),
      Q => \ireg_reg_n_1_[88]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(89),
      Q => \ireg_reg_n_1_[89]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(90),
      Q => \ireg_reg_n_1_[90]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(91),
      Q => \ireg_reg_n_1_[91]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(92),
      Q => \ireg_reg_n_1_[92]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(93),
      Q => \ireg_reg_n_1_[93]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(94),
      Q => \ireg_reg_n_1_[94]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(95),
      Q => \ireg_reg_n_1_[95]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(96),
      Q => \ireg_reg_n_1_[96]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(97),
      Q => \ireg_reg_n_1_[97]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(98),
      Q => \ireg_reg_n_1_[98]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(99),
      Q => \ireg_reg_n_1_[99]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[256]_1\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => \ireg[256]_i_1__0_n_1\
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(0),
      O => D(0)
    );
\odata[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[100]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(100),
      O => D(100)
    );
\odata[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[101]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(101),
      O => D(101)
    );
\odata[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[102]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(102),
      O => D(102)
    );
\odata[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[103]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(103),
      O => D(103)
    );
\odata[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[104]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(104),
      O => D(104)
    );
\odata[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[105]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(105),
      O => D(105)
    );
\odata[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[106]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(106),
      O => D(106)
    );
\odata[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[107]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(107),
      O => D(107)
    );
\odata[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[108]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(108),
      O => D(108)
    );
\odata[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[109]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(109),
      O => D(109)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(10),
      O => D(10)
    );
\odata[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[110]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(110),
      O => D(110)
    );
\odata[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[111]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(111),
      O => D(111)
    );
\odata[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[112]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(112),
      O => D(112)
    );
\odata[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[113]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(113),
      O => D(113)
    );
\odata[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[114]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(114),
      O => D(114)
    );
\odata[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[115]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(115),
      O => D(115)
    );
\odata[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[116]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(116),
      O => D(116)
    );
\odata[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[117]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(117),
      O => D(117)
    );
\odata[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[118]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(118),
      O => D(118)
    );
\odata[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[119]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(119),
      O => D(119)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(11),
      O => D(11)
    );
\odata[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[120]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(120),
      O => D(120)
    );
\odata[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[121]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(121),
      O => D(121)
    );
\odata[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[122]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(122),
      O => D(122)
    );
\odata[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[123]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(123),
      O => D(123)
    );
\odata[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[124]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(124),
      O => D(124)
    );
\odata[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[125]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(125),
      O => D(125)
    );
\odata[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[126]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(126),
      O => D(126)
    );
\odata[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[127]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(127),
      O => D(127)
    );
\odata[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[128]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(128),
      O => D(128)
    );
\odata[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[129]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(129),
      O => D(129)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(12),
      O => D(12)
    );
\odata[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[130]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(130),
      O => D(130)
    );
\odata[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[131]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(131),
      O => D(131)
    );
\odata[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[132]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(132),
      O => D(132)
    );
\odata[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[133]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(133),
      O => D(133)
    );
\odata[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[134]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(134),
      O => D(134)
    );
\odata[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[135]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(135),
      O => D(135)
    );
\odata[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[136]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(136),
      O => D(136)
    );
\odata[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[137]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(137),
      O => D(137)
    );
\odata[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[138]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(138),
      O => D(138)
    );
\odata[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[139]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(139),
      O => D(139)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(13),
      O => D(13)
    );
\odata[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[140]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(140),
      O => D(140)
    );
\odata[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[141]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(141),
      O => D(141)
    );
\odata[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[142]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(142),
      O => D(142)
    );
\odata[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[143]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(143),
      O => D(143)
    );
\odata[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[144]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(144),
      O => D(144)
    );
\odata[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[145]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(145),
      O => D(145)
    );
\odata[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[146]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(146),
      O => D(146)
    );
\odata[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[147]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(147),
      O => D(147)
    );
\odata[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[148]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(148),
      O => D(148)
    );
\odata[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[149]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(149),
      O => D(149)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(14),
      O => D(14)
    );
\odata[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[150]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(150),
      O => D(150)
    );
\odata[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[151]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(151),
      O => D(151)
    );
\odata[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[152]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(152),
      O => D(152)
    );
\odata[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[153]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(153),
      O => D(153)
    );
\odata[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[154]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(154),
      O => D(154)
    );
\odata[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[155]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(155),
      O => D(155)
    );
\odata[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[156]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(156),
      O => D(156)
    );
\odata[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[157]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(157),
      O => D(157)
    );
\odata[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[158]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(158),
      O => D(158)
    );
\odata[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[159]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(159),
      O => D(159)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(15),
      O => D(15)
    );
\odata[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[160]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(160),
      O => D(160)
    );
\odata[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[161]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(161),
      O => D(161)
    );
\odata[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[162]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(162),
      O => D(162)
    );
\odata[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[163]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(163),
      O => D(163)
    );
\odata[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[164]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(164),
      O => D(164)
    );
\odata[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[165]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(165),
      O => D(165)
    );
\odata[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[166]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(166),
      O => D(166)
    );
\odata[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[167]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(167),
      O => D(167)
    );
\odata[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[168]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(168),
      O => D(168)
    );
\odata[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[169]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(169),
      O => D(169)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(16),
      O => D(16)
    );
\odata[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[170]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(170),
      O => D(170)
    );
\odata[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[171]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(171),
      O => D(171)
    );
\odata[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[172]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(172),
      O => D(172)
    );
\odata[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[173]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(173),
      O => D(173)
    );
\odata[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[174]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(174),
      O => D(174)
    );
\odata[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[175]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(175),
      O => D(175)
    );
\odata[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[176]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(176),
      O => D(176)
    );
\odata[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[177]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(177),
      O => D(177)
    );
\odata[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[178]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(178),
      O => D(178)
    );
\odata[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[179]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(179),
      O => D(179)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(17),
      O => D(17)
    );
\odata[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[180]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(180),
      O => D(180)
    );
\odata[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[181]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(181),
      O => D(181)
    );
\odata[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[182]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(182),
      O => D(182)
    );
\odata[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[183]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(183),
      O => D(183)
    );
\odata[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[184]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(184),
      O => D(184)
    );
\odata[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[185]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(185),
      O => D(185)
    );
\odata[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[186]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(186),
      O => D(186)
    );
\odata[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[187]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(187),
      O => D(187)
    );
\odata[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[188]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(188),
      O => D(188)
    );
\odata[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[189]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(189),
      O => D(189)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(18),
      O => D(18)
    );
\odata[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[190]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(190),
      O => D(190)
    );
\odata[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[191]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(191),
      O => D(191)
    );
\odata[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[192]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(192),
      O => D(192)
    );
\odata[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[193]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(193),
      O => D(193)
    );
\odata[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[194]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(194),
      O => D(194)
    );
\odata[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[195]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(195),
      O => D(195)
    );
\odata[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[196]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(196),
      O => D(196)
    );
\odata[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[197]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(197),
      O => D(197)
    );
\odata[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[198]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(198),
      O => D(198)
    );
\odata[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[199]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(199),
      O => D(199)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(19),
      O => D(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(1),
      O => D(1)
    );
\odata[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[200]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(200),
      O => D(200)
    );
\odata[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[201]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(201),
      O => D(201)
    );
\odata[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[202]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(202),
      O => D(202)
    );
\odata[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[203]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(203),
      O => D(203)
    );
\odata[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[204]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(204),
      O => D(204)
    );
\odata[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[205]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(205),
      O => D(205)
    );
\odata[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[206]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(206),
      O => D(206)
    );
\odata[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[207]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(207),
      O => D(207)
    );
\odata[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[208]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(208),
      O => D(208)
    );
\odata[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[209]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(209),
      O => D(209)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(20),
      O => D(20)
    );
\odata[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[210]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(210),
      O => D(210)
    );
\odata[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[211]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(211),
      O => D(211)
    );
\odata[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[212]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(212),
      O => D(212)
    );
\odata[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[213]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(213),
      O => D(213)
    );
\odata[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[214]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(214),
      O => D(214)
    );
\odata[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[215]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(215),
      O => D(215)
    );
\odata[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[216]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(216),
      O => D(216)
    );
\odata[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[217]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(217),
      O => D(217)
    );
\odata[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[218]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(218),
      O => D(218)
    );
\odata[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[219]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(219),
      O => D(219)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(21),
      O => D(21)
    );
\odata[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[220]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(220),
      O => D(220)
    );
\odata[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[221]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(221),
      O => D(221)
    );
\odata[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[222]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(222),
      O => D(222)
    );
\odata[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[223]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(223),
      O => D(223)
    );
\odata[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[224]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(224),
      O => D(224)
    );
\odata[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[225]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(225),
      O => D(225)
    );
\odata[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[226]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(226),
      O => D(226)
    );
\odata[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[227]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(227),
      O => D(227)
    );
\odata[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[228]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(228),
      O => D(228)
    );
\odata[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[229]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(229),
      O => D(229)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(22),
      O => D(22)
    );
\odata[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[230]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(230),
      O => D(230)
    );
\odata[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[231]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(231),
      O => D(231)
    );
\odata[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[232]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(232),
      O => D(232)
    );
\odata[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[233]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(233),
      O => D(233)
    );
\odata[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[234]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(234),
      O => D(234)
    );
\odata[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[235]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(235),
      O => D(235)
    );
\odata[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[236]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(236),
      O => D(236)
    );
\odata[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[237]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(237),
      O => D(237)
    );
\odata[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[238]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(238),
      O => D(238)
    );
\odata[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[239]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(239),
      O => D(239)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(23),
      O => D(23)
    );
\odata[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[240]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(240),
      O => D(240)
    );
\odata[241]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[241]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(241),
      O => D(241)
    );
\odata[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[242]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(242),
      O => D(242)
    );
\odata[243]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[243]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(243),
      O => D(243)
    );
\odata[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[244]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(244),
      O => D(244)
    );
\odata[245]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[245]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(245),
      O => D(245)
    );
\odata[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[246]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(246),
      O => D(246)
    );
\odata[247]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[247]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(247),
      O => D(247)
    );
\odata[248]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[248]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(248),
      O => D(248)
    );
\odata[249]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[249]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(249),
      O => D(249)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(24),
      O => D(24)
    );
\odata[250]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[250]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(250),
      O => D(250)
    );
\odata[251]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[251]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(251),
      O => D(251)
    );
\odata[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[252]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(252),
      O => D(252)
    );
\odata[253]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[253]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(253),
      O => D(253)
    );
\odata[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[254]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(254),
      O => D(254)
    );
\odata[255]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[255]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(255),
      O => D(255)
    );
\odata[255]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      O => istop
    );
\odata[256]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ireg_reg[256]_0\,
      I2 => \count_reg[1]\(0),
      I3 => \count_reg[1]_0\(0),
      O => D(256)
    );
\odata[256]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_rst_n,
      O => \^ireg_reg[256]_0\
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(25),
      O => D(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(26),
      O => D(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(27),
      O => D(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(28),
      O => D(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(29),
      O => D(29)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(2),
      O => D(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(30),
      O => D(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(31),
      O => D(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[32]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(32),
      O => D(32)
    );
\odata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[33]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(33),
      O => D(33)
    );
\odata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[34]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(34),
      O => D(34)
    );
\odata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[35]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(35),
      O => D(35)
    );
\odata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[36]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(36),
      O => D(36)
    );
\odata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[37]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(37),
      O => D(37)
    );
\odata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[38]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(38),
      O => D(38)
    );
\odata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[39]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(39),
      O => D(39)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(3),
      O => D(3)
    );
\odata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[40]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(40),
      O => D(40)
    );
\odata[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[41]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(41),
      O => D(41)
    );
\odata[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[42]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(42),
      O => D(42)
    );
\odata[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[43]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(43),
      O => D(43)
    );
\odata[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[44]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(44),
      O => D(44)
    );
\odata[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[45]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(45),
      O => D(45)
    );
\odata[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[46]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(46),
      O => D(46)
    );
\odata[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[47]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(47),
      O => D(47)
    );
\odata[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[48]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(48),
      O => D(48)
    );
\odata[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[49]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(49),
      O => D(49)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(4),
      O => D(4)
    );
\odata[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[50]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(50),
      O => D(50)
    );
\odata[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[51]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(51),
      O => D(51)
    );
\odata[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[52]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(52),
      O => D(52)
    );
\odata[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[53]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(53),
      O => D(53)
    );
\odata[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[54]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(54),
      O => D(54)
    );
\odata[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[55]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(55),
      O => D(55)
    );
\odata[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[56]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(56),
      O => D(56)
    );
\odata[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[57]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(57),
      O => D(57)
    );
\odata[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[58]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(58),
      O => D(58)
    );
\odata[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[59]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(59),
      O => D(59)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(5),
      O => D(5)
    );
\odata[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[60]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(60),
      O => D(60)
    );
\odata[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[61]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(61),
      O => D(61)
    );
\odata[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[62]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(62),
      O => D(62)
    );
\odata[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[63]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(63),
      O => D(63)
    );
\odata[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[64]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(64),
      O => D(64)
    );
\odata[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[65]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(65),
      O => D(65)
    );
\odata[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[66]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(66),
      O => D(66)
    );
\odata[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[67]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(67),
      O => D(67)
    );
\odata[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[68]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(68),
      O => D(68)
    );
\odata[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[69]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(69),
      O => D(69)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(6),
      O => D(6)
    );
\odata[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[70]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(70),
      O => D(70)
    );
\odata[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[71]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(71),
      O => D(71)
    );
\odata[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[72]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(72),
      O => D(72)
    );
\odata[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[73]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(73),
      O => D(73)
    );
\odata[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[74]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(74),
      O => D(74)
    );
\odata[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[75]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(75),
      O => D(75)
    );
\odata[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[76]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(76),
      O => D(76)
    );
\odata[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[77]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(77),
      O => D(77)
    );
\odata[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[78]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(78),
      O => D(78)
    );
\odata[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[79]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(79),
      O => D(79)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(7),
      O => D(7)
    );
\odata[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[80]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(80),
      O => D(80)
    );
\odata[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[81]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(81),
      O => D(81)
    );
\odata[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[82]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(82),
      O => D(82)
    );
\odata[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[83]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(83),
      O => D(83)
    );
\odata[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[84]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(84),
      O => D(84)
    );
\odata[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[85]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(85),
      O => D(85)
    );
\odata[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[86]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(86),
      O => D(86)
    );
\odata[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[87]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(87),
      O => D(87)
    );
\odata[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[88]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(88),
      O => D(88)
    );
\odata[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[89]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(89),
      O => D(89)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(8),
      O => D(8)
    );
\odata[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[90]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(90),
      O => D(90)
    );
\odata[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[91]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(91),
      O => D(91)
    );
\odata[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[92]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(92),
      O => D(92)
    );
\odata[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[93]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(93),
      O => D(93)
    );
\odata[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[94]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(94),
      O => D(94)
    );
\odata[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[95]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(95),
      O => D(95)
    );
\odata[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[96]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(96),
      O => D(96)
    );
\odata[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[97]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(97),
      O => D(97)
    );
\odata[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[98]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(98),
      O => D(98)
    );
\odata[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[99]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(99),
      O => D(99)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => istop,
      I2 => \ireg_reg[256]_1\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 is
  port (
    in0_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[256]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[256]_rep__0_0\ : out STD_LOGIC_VECTOR ( 256 downto 0 );
    \ireg_reg[256]_rep__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[256]_rep__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 256 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 : entity is "ibuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1 is
  signal \ireg[256]_i_1_n_1\ : STD_LOGIC;
  signal \^ireg_reg[256]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg[256]_rep__0_n_1\ : STD_LOGIC;
  signal \ireg_reg[256]_rep_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[100]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[101]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[102]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[103]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[104]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[105]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[106]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[107]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[108]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[109]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[110]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[111]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[112]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[113]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[114]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[115]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[116]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[117]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[118]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[119]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[120]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[121]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[122]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[123]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[124]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[125]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[126]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[127]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[128]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[129]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[130]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[131]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[132]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[133]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[134]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[135]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[136]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[137]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[138]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[139]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[140]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[141]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[142]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[143]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[144]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[145]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[146]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[147]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[148]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[149]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[150]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[151]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[152]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[153]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[154]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[155]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[156]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[157]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[158]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[159]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[160]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[161]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[162]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[163]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[164]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[165]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[166]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[167]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[168]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[169]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[170]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[171]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[172]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[173]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[174]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[175]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[176]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[177]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[178]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[179]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[180]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[181]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[182]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[183]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[184]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[185]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[186]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[187]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[188]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[189]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[190]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[191]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[192]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[193]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[194]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[195]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[196]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[197]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[198]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[199]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[200]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[201]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[202]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[203]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[204]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[205]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[206]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[207]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[208]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[209]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[210]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[211]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[212]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[213]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[214]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[215]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[216]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[217]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[218]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[219]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[220]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[221]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[222]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[223]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[224]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[225]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[226]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[227]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[228]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[229]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[230]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[231]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[232]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[233]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[234]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[235]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[236]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[237]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[238]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[239]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[240]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[241]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[242]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[243]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[244]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[245]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[246]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[247]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[248]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[249]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[250]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[251]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[252]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[253]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[254]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[255]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[41]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[42]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[43]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[44]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[45]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[46]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[47]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[48]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[49]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[50]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[51]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[52]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[53]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[54]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[55]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[56]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[57]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[58]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[59]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[60]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[61]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[62]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[63]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[64]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[65]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[66]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[67]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[68]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[69]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[70]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[71]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[72]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[73]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[74]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[75]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[76]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[77]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[78]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[79]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[80]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[81]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[82]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[83]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[84]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[85]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[86]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[87]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[88]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[89]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[90]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[91]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[92]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[93]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[94]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[95]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[96]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[97]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[98]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[99]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in0_V_V_TREADY_INST_0 : label is "soft_lutpair18";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ireg_reg[256]\ : label is "ireg_reg[256]";
  attribute ORIG_CELL_NAME of \ireg_reg[256]_rep\ : label is "ireg_reg[256]";
  attribute ORIG_CELL_NAME of \ireg_reg[256]_rep__0\ : label is "ireg_reg[256]";
  attribute SOFT_HLUTNM of \odata[254]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[255]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[256]_i_2__0\ : label is "soft_lutpair17";
begin
  \ireg_reg[256]_0\(0) <= \^ireg_reg[256]_0\(0);
in0_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => D(256),
      O => in0_V_V_TREADY
    );
\ireg[256]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => \ireg_reg[256]_rep__0_1\(0),
      I2 => Q(0),
      I3 => \ireg_reg[256]_rep__0_2\(0),
      I4 => ap_rst_n,
      O => \ireg[256]_i_1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(100),
      Q => \ireg_reg_n_1_[100]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(101),
      Q => \ireg_reg_n_1_[101]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(102),
      Q => \ireg_reg_n_1_[102]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(103),
      Q => \ireg_reg_n_1_[103]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(104),
      Q => \ireg_reg_n_1_[104]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(105),
      Q => \ireg_reg_n_1_[105]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(106),
      Q => \ireg_reg_n_1_[106]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(107),
      Q => \ireg_reg_n_1_[107]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(108),
      Q => \ireg_reg_n_1_[108]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(109),
      Q => \ireg_reg_n_1_[109]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(110),
      Q => \ireg_reg_n_1_[110]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(111),
      Q => \ireg_reg_n_1_[111]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(112),
      Q => \ireg_reg_n_1_[112]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(113),
      Q => \ireg_reg_n_1_[113]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(114),
      Q => \ireg_reg_n_1_[114]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(115),
      Q => \ireg_reg_n_1_[115]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(116),
      Q => \ireg_reg_n_1_[116]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(117),
      Q => \ireg_reg_n_1_[117]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(118),
      Q => \ireg_reg_n_1_[118]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(119),
      Q => \ireg_reg_n_1_[119]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(120),
      Q => \ireg_reg_n_1_[120]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(121),
      Q => \ireg_reg_n_1_[121]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(122),
      Q => \ireg_reg_n_1_[122]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(123),
      Q => \ireg_reg_n_1_[123]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(124),
      Q => \ireg_reg_n_1_[124]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(125),
      Q => \ireg_reg_n_1_[125]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(126),
      Q => \ireg_reg_n_1_[126]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(127),
      Q => \ireg_reg_n_1_[127]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(128),
      Q => \ireg_reg_n_1_[128]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(129),
      Q => \ireg_reg_n_1_[129]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(130),
      Q => \ireg_reg_n_1_[130]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(131),
      Q => \ireg_reg_n_1_[131]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(132),
      Q => \ireg_reg_n_1_[132]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(133),
      Q => \ireg_reg_n_1_[133]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(134),
      Q => \ireg_reg_n_1_[134]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(135),
      Q => \ireg_reg_n_1_[135]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(136),
      Q => \ireg_reg_n_1_[136]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(137),
      Q => \ireg_reg_n_1_[137]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(138),
      Q => \ireg_reg_n_1_[138]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(139),
      Q => \ireg_reg_n_1_[139]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(140),
      Q => \ireg_reg_n_1_[140]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(141),
      Q => \ireg_reg_n_1_[141]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(142),
      Q => \ireg_reg_n_1_[142]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(143),
      Q => \ireg_reg_n_1_[143]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(144),
      Q => \ireg_reg_n_1_[144]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(145),
      Q => \ireg_reg_n_1_[145]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(146),
      Q => \ireg_reg_n_1_[146]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(147),
      Q => \ireg_reg_n_1_[147]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(148),
      Q => \ireg_reg_n_1_[148]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(149),
      Q => \ireg_reg_n_1_[149]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(150),
      Q => \ireg_reg_n_1_[150]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(151),
      Q => \ireg_reg_n_1_[151]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(152),
      Q => \ireg_reg_n_1_[152]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(153),
      Q => \ireg_reg_n_1_[153]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(154),
      Q => \ireg_reg_n_1_[154]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(155),
      Q => \ireg_reg_n_1_[155]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(156),
      Q => \ireg_reg_n_1_[156]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(157),
      Q => \ireg_reg_n_1_[157]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(158),
      Q => \ireg_reg_n_1_[158]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(159),
      Q => \ireg_reg_n_1_[159]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(160),
      Q => \ireg_reg_n_1_[160]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(161),
      Q => \ireg_reg_n_1_[161]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(162),
      Q => \ireg_reg_n_1_[162]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(163),
      Q => \ireg_reg_n_1_[163]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(164),
      Q => \ireg_reg_n_1_[164]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(165),
      Q => \ireg_reg_n_1_[165]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(166),
      Q => \ireg_reg_n_1_[166]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(167),
      Q => \ireg_reg_n_1_[167]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(168),
      Q => \ireg_reg_n_1_[168]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(169),
      Q => \ireg_reg_n_1_[169]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(170),
      Q => \ireg_reg_n_1_[170]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(171),
      Q => \ireg_reg_n_1_[171]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(172),
      Q => \ireg_reg_n_1_[172]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(173),
      Q => \ireg_reg_n_1_[173]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(174),
      Q => \ireg_reg_n_1_[174]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(175),
      Q => \ireg_reg_n_1_[175]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(176),
      Q => \ireg_reg_n_1_[176]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(177),
      Q => \ireg_reg_n_1_[177]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(178),
      Q => \ireg_reg_n_1_[178]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(179),
      Q => \ireg_reg_n_1_[179]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(180),
      Q => \ireg_reg_n_1_[180]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(181),
      Q => \ireg_reg_n_1_[181]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(182),
      Q => \ireg_reg_n_1_[182]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(183),
      Q => \ireg_reg_n_1_[183]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(184),
      Q => \ireg_reg_n_1_[184]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(185),
      Q => \ireg_reg_n_1_[185]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(186),
      Q => \ireg_reg_n_1_[186]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(187),
      Q => \ireg_reg_n_1_[187]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(188),
      Q => \ireg_reg_n_1_[188]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(189),
      Q => \ireg_reg_n_1_[189]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(190),
      Q => \ireg_reg_n_1_[190]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(191),
      Q => \ireg_reg_n_1_[191]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(192),
      Q => \ireg_reg_n_1_[192]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(193),
      Q => \ireg_reg_n_1_[193]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(194),
      Q => \ireg_reg_n_1_[194]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(195),
      Q => \ireg_reg_n_1_[195]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(196),
      Q => \ireg_reg_n_1_[196]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(197),
      Q => \ireg_reg_n_1_[197]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(198),
      Q => \ireg_reg_n_1_[198]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(199),
      Q => \ireg_reg_n_1_[199]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(200),
      Q => \ireg_reg_n_1_[200]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(201),
      Q => \ireg_reg_n_1_[201]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(202),
      Q => \ireg_reg_n_1_[202]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(203),
      Q => \ireg_reg_n_1_[203]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(204),
      Q => \ireg_reg_n_1_[204]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(205),
      Q => \ireg_reg_n_1_[205]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(206),
      Q => \ireg_reg_n_1_[206]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(207),
      Q => \ireg_reg_n_1_[207]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(208),
      Q => \ireg_reg_n_1_[208]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(209),
      Q => \ireg_reg_n_1_[209]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(210),
      Q => \ireg_reg_n_1_[210]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(211),
      Q => \ireg_reg_n_1_[211]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(212),
      Q => \ireg_reg_n_1_[212]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(213),
      Q => \ireg_reg_n_1_[213]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(214),
      Q => \ireg_reg_n_1_[214]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(215),
      Q => \ireg_reg_n_1_[215]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(216),
      Q => \ireg_reg_n_1_[216]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(217),
      Q => \ireg_reg_n_1_[217]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(218),
      Q => \ireg_reg_n_1_[218]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(219),
      Q => \ireg_reg_n_1_[219]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(220),
      Q => \ireg_reg_n_1_[220]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(221),
      Q => \ireg_reg_n_1_[221]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(222),
      Q => \ireg_reg_n_1_[222]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(223),
      Q => \ireg_reg_n_1_[223]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(224),
      Q => \ireg_reg_n_1_[224]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(225),
      Q => \ireg_reg_n_1_[225]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(226),
      Q => \ireg_reg_n_1_[226]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(227),
      Q => \ireg_reg_n_1_[227]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(228),
      Q => \ireg_reg_n_1_[228]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(229),
      Q => \ireg_reg_n_1_[229]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(230),
      Q => \ireg_reg_n_1_[230]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(231),
      Q => \ireg_reg_n_1_[231]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(232),
      Q => \ireg_reg_n_1_[232]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(233),
      Q => \ireg_reg_n_1_[233]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(234),
      Q => \ireg_reg_n_1_[234]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(235),
      Q => \ireg_reg_n_1_[235]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(236),
      Q => \ireg_reg_n_1_[236]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(237),
      Q => \ireg_reg_n_1_[237]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(238),
      Q => \ireg_reg_n_1_[238]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(239),
      Q => \ireg_reg_n_1_[239]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(240),
      Q => \ireg_reg_n_1_[240]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(241),
      Q => \ireg_reg_n_1_[241]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(242),
      Q => \ireg_reg_n_1_[242]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(243),
      Q => \ireg_reg_n_1_[243]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(244),
      Q => \ireg_reg_n_1_[244]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(245),
      Q => \ireg_reg_n_1_[245]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(246),
      Q => \ireg_reg_n_1_[246]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(247),
      Q => \ireg_reg_n_1_[247]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(248),
      Q => \ireg_reg_n_1_[248]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(249),
      Q => \ireg_reg_n_1_[249]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(250),
      Q => \ireg_reg_n_1_[250]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(251),
      Q => \ireg_reg_n_1_[251]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(252),
      Q => \ireg_reg_n_1_[252]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(253),
      Q => \ireg_reg_n_1_[253]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(254),
      Q => \ireg_reg_n_1_[254]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(255),
      Q => \ireg_reg_n_1_[255]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(256),
      Q => \^ireg_reg[256]_0\(0),
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[256]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(256),
      Q => \ireg_reg[256]_rep_n_1\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[256]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(256),
      Q => \ireg_reg[256]_rep__0_n_1\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \ireg_reg_n_1_[32]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \ireg_reg_n_1_[33]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \ireg_reg_n_1_[34]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \ireg_reg_n_1_[35]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \ireg_reg_n_1_[36]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \ireg_reg_n_1_[37]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \ireg_reg_n_1_[38]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \ireg_reg_n_1_[39]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \ireg_reg_n_1_[40]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \ireg_reg_n_1_[41]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \ireg_reg_n_1_[42]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \ireg_reg_n_1_[43]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \ireg_reg_n_1_[44]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \ireg_reg_n_1_[45]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \ireg_reg_n_1_[46]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \ireg_reg_n_1_[47]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \ireg_reg_n_1_[48]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \ireg_reg_n_1_[49]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \ireg_reg_n_1_[50]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \ireg_reg_n_1_[51]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \ireg_reg_n_1_[52]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \ireg_reg_n_1_[53]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \ireg_reg_n_1_[54]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \ireg_reg_n_1_[55]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \ireg_reg_n_1_[56]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \ireg_reg_n_1_[57]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \ireg_reg_n_1_[58]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \ireg_reg_n_1_[59]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \ireg_reg_n_1_[60]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \ireg_reg_n_1_[61]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \ireg_reg_n_1_[62]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \ireg_reg_n_1_[63]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \ireg_reg_n_1_[64]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \ireg_reg_n_1_[65]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(66),
      Q => \ireg_reg_n_1_[66]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(67),
      Q => \ireg_reg_n_1_[67]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(68),
      Q => \ireg_reg_n_1_[68]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(69),
      Q => \ireg_reg_n_1_[69]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(70),
      Q => \ireg_reg_n_1_[70]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(71),
      Q => \ireg_reg_n_1_[71]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(72),
      Q => \ireg_reg_n_1_[72]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(73),
      Q => \ireg_reg_n_1_[73]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(74),
      Q => \ireg_reg_n_1_[74]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(75),
      Q => \ireg_reg_n_1_[75]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(76),
      Q => \ireg_reg_n_1_[76]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(77),
      Q => \ireg_reg_n_1_[77]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(78),
      Q => \ireg_reg_n_1_[78]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(79),
      Q => \ireg_reg_n_1_[79]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(80),
      Q => \ireg_reg_n_1_[80]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(81),
      Q => \ireg_reg_n_1_[81]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(82),
      Q => \ireg_reg_n_1_[82]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(83),
      Q => \ireg_reg_n_1_[83]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(84),
      Q => \ireg_reg_n_1_[84]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(85),
      Q => \ireg_reg_n_1_[85]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(86),
      Q => \ireg_reg_n_1_[86]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(87),
      Q => \ireg_reg_n_1_[87]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(88),
      Q => \ireg_reg_n_1_[88]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(89),
      Q => \ireg_reg_n_1_[89]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(90),
      Q => \ireg_reg_n_1_[90]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(91),
      Q => \ireg_reg_n_1_[91]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(92),
      Q => \ireg_reg_n_1_[92]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(93),
      Q => \ireg_reg_n_1_[93]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(94),
      Q => \ireg_reg_n_1_[94]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(95),
      Q => \ireg_reg_n_1_[95]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(96),
      Q => \ireg_reg_n_1_[96]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(97),
      Q => \ireg_reg_n_1_[97]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(98),
      Q => \ireg_reg_n_1_[98]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(99),
      Q => \ireg_reg_n_1_[99]\,
      R => \ireg[256]_i_1_n_1\
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => \ireg[256]_i_1_n_1\
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[0]\,
      I3 => D(0),
      O => \ireg_reg[256]_rep__0_0\(0)
    );
\odata[100]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[100]\,
      I3 => D(100),
      O => \ireg_reg[256]_rep__0_0\(100)
    );
\odata[101]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[101]\,
      I3 => D(101),
      O => \ireg_reg[256]_rep__0_0\(101)
    );
\odata[102]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[102]\,
      I3 => D(102),
      O => \ireg_reg[256]_rep__0_0\(102)
    );
\odata[103]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[103]\,
      I3 => D(103),
      O => \ireg_reg[256]_rep__0_0\(103)
    );
\odata[104]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[104]\,
      I3 => D(104),
      O => \ireg_reg[256]_rep__0_0\(104)
    );
\odata[105]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[105]\,
      I3 => D(105),
      O => \ireg_reg[256]_rep__0_0\(105)
    );
\odata[106]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[106]\,
      I3 => D(106),
      O => \ireg_reg[256]_rep__0_0\(106)
    );
\odata[107]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[107]\,
      I3 => D(107),
      O => \ireg_reg[256]_rep__0_0\(107)
    );
\odata[108]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[108]\,
      I3 => D(108),
      O => \ireg_reg[256]_rep__0_0\(108)
    );
\odata[109]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[109]\,
      I3 => D(109),
      O => \ireg_reg[256]_rep__0_0\(109)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[10]\,
      I3 => D(10),
      O => \ireg_reg[256]_rep__0_0\(10)
    );
\odata[110]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[110]\,
      I3 => D(110),
      O => \ireg_reg[256]_rep__0_0\(110)
    );
\odata[111]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[111]\,
      I3 => D(111),
      O => \ireg_reg[256]_rep__0_0\(111)
    );
\odata[112]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[112]\,
      I3 => D(112),
      O => \ireg_reg[256]_rep__0_0\(112)
    );
\odata[113]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[113]\,
      I3 => D(113),
      O => \ireg_reg[256]_rep__0_0\(113)
    );
\odata[114]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[114]\,
      I3 => D(114),
      O => \ireg_reg[256]_rep__0_0\(114)
    );
\odata[115]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[115]\,
      I3 => D(115),
      O => \ireg_reg[256]_rep__0_0\(115)
    );
\odata[116]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[116]\,
      I3 => D(116),
      O => \ireg_reg[256]_rep__0_0\(116)
    );
\odata[117]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[117]\,
      I3 => D(117),
      O => \ireg_reg[256]_rep__0_0\(117)
    );
\odata[118]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[118]\,
      I3 => D(118),
      O => \ireg_reg[256]_rep__0_0\(118)
    );
\odata[119]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[119]\,
      I3 => D(119),
      O => \ireg_reg[256]_rep__0_0\(119)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[11]\,
      I3 => D(11),
      O => \ireg_reg[256]_rep__0_0\(11)
    );
\odata[120]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[120]\,
      I3 => D(120),
      O => \ireg_reg[256]_rep__0_0\(120)
    );
\odata[121]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[121]\,
      I3 => D(121),
      O => \ireg_reg[256]_rep__0_0\(121)
    );
\odata[122]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[122]\,
      I3 => D(122),
      O => \ireg_reg[256]_rep__0_0\(122)
    );
\odata[123]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[123]\,
      I3 => D(123),
      O => \ireg_reg[256]_rep__0_0\(123)
    );
\odata[124]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[124]\,
      I3 => D(124),
      O => \ireg_reg[256]_rep__0_0\(124)
    );
\odata[125]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[125]\,
      I3 => D(125),
      O => \ireg_reg[256]_rep__0_0\(125)
    );
\odata[126]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[126]\,
      I3 => D(126),
      O => \ireg_reg[256]_rep__0_0\(126)
    );
\odata[127]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[127]\,
      I3 => D(127),
      O => \ireg_reg[256]_rep__0_0\(127)
    );
\odata[128]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[128]\,
      I3 => D(128),
      O => \ireg_reg[256]_rep__0_0\(128)
    );
\odata[129]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[129]\,
      I3 => D(129),
      O => \ireg_reg[256]_rep__0_0\(129)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[12]\,
      I3 => D(12),
      O => \ireg_reg[256]_rep__0_0\(12)
    );
\odata[130]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[130]\,
      I3 => D(130),
      O => \ireg_reg[256]_rep__0_0\(130)
    );
\odata[131]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[131]\,
      I3 => D(131),
      O => \ireg_reg[256]_rep__0_0\(131)
    );
\odata[132]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[132]\,
      I3 => D(132),
      O => \ireg_reg[256]_rep__0_0\(132)
    );
\odata[133]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[133]\,
      I3 => D(133),
      O => \ireg_reg[256]_rep__0_0\(133)
    );
\odata[134]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[134]\,
      I3 => D(134),
      O => \ireg_reg[256]_rep__0_0\(134)
    );
\odata[135]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[135]\,
      I3 => D(135),
      O => \ireg_reg[256]_rep__0_0\(135)
    );
\odata[136]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[136]\,
      I3 => D(136),
      O => \ireg_reg[256]_rep__0_0\(136)
    );
\odata[137]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[137]\,
      I3 => D(137),
      O => \ireg_reg[256]_rep__0_0\(137)
    );
\odata[138]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[138]\,
      I3 => D(138),
      O => \ireg_reg[256]_rep__0_0\(138)
    );
\odata[139]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[139]\,
      I3 => D(139),
      O => \ireg_reg[256]_rep__0_0\(139)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[13]\,
      I3 => D(13),
      O => \ireg_reg[256]_rep__0_0\(13)
    );
\odata[140]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[140]\,
      I3 => D(140),
      O => \ireg_reg[256]_rep__0_0\(140)
    );
\odata[141]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[141]\,
      I3 => D(141),
      O => \ireg_reg[256]_rep__0_0\(141)
    );
\odata[142]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[142]\,
      I3 => D(142),
      O => \ireg_reg[256]_rep__0_0\(142)
    );
\odata[143]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[143]\,
      I3 => D(143),
      O => \ireg_reg[256]_rep__0_0\(143)
    );
\odata[144]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[144]\,
      I3 => D(144),
      O => \ireg_reg[256]_rep__0_0\(144)
    );
\odata[145]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[145]\,
      I3 => D(145),
      O => \ireg_reg[256]_rep__0_0\(145)
    );
\odata[146]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[146]\,
      I3 => D(146),
      O => \ireg_reg[256]_rep__0_0\(146)
    );
\odata[147]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[147]\,
      I3 => D(147),
      O => \ireg_reg[256]_rep__0_0\(147)
    );
\odata[148]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[148]\,
      I3 => D(148),
      O => \ireg_reg[256]_rep__0_0\(148)
    );
\odata[149]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[149]\,
      I3 => D(149),
      O => \ireg_reg[256]_rep__0_0\(149)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[14]\,
      I3 => D(14),
      O => \ireg_reg[256]_rep__0_0\(14)
    );
\odata[150]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[150]\,
      I3 => D(150),
      O => \ireg_reg[256]_rep__0_0\(150)
    );
\odata[151]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[151]\,
      I3 => D(151),
      O => \ireg_reg[256]_rep__0_0\(151)
    );
\odata[152]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[152]\,
      I3 => D(152),
      O => \ireg_reg[256]_rep__0_0\(152)
    );
\odata[153]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[153]\,
      I3 => D(153),
      O => \ireg_reg[256]_rep__0_0\(153)
    );
\odata[154]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[154]\,
      I3 => D(154),
      O => \ireg_reg[256]_rep__0_0\(154)
    );
\odata[155]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[155]\,
      I3 => D(155),
      O => \ireg_reg[256]_rep__0_0\(155)
    );
\odata[156]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[156]\,
      I3 => D(156),
      O => \ireg_reg[256]_rep__0_0\(156)
    );
\odata[157]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[157]\,
      I3 => D(157),
      O => \ireg_reg[256]_rep__0_0\(157)
    );
\odata[158]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[158]\,
      I3 => D(158),
      O => \ireg_reg[256]_rep__0_0\(158)
    );
\odata[159]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[159]\,
      I3 => D(159),
      O => \ireg_reg[256]_rep__0_0\(159)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[15]\,
      I3 => D(15),
      O => \ireg_reg[256]_rep__0_0\(15)
    );
\odata[160]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[160]\,
      I3 => D(160),
      O => \ireg_reg[256]_rep__0_0\(160)
    );
\odata[161]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[161]\,
      I3 => D(161),
      O => \ireg_reg[256]_rep__0_0\(161)
    );
\odata[162]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[162]\,
      I3 => D(162),
      O => \ireg_reg[256]_rep__0_0\(162)
    );
\odata[163]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[163]\,
      I3 => D(163),
      O => \ireg_reg[256]_rep__0_0\(163)
    );
\odata[164]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[164]\,
      I3 => D(164),
      O => \ireg_reg[256]_rep__0_0\(164)
    );
\odata[165]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[165]\,
      I3 => D(165),
      O => \ireg_reg[256]_rep__0_0\(165)
    );
\odata[166]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[166]\,
      I3 => D(166),
      O => \ireg_reg[256]_rep__0_0\(166)
    );
\odata[167]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[167]\,
      I3 => D(167),
      O => \ireg_reg[256]_rep__0_0\(167)
    );
\odata[168]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[168]\,
      I3 => D(168),
      O => \ireg_reg[256]_rep__0_0\(168)
    );
\odata[169]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[169]\,
      I3 => D(169),
      O => \ireg_reg[256]_rep__0_0\(169)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[16]\,
      I3 => D(16),
      O => \ireg_reg[256]_rep__0_0\(16)
    );
\odata[170]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[170]\,
      I3 => D(170),
      O => \ireg_reg[256]_rep__0_0\(170)
    );
\odata[171]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[171]\,
      I3 => D(171),
      O => \ireg_reg[256]_rep__0_0\(171)
    );
\odata[172]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[172]\,
      I3 => D(172),
      O => \ireg_reg[256]_rep__0_0\(172)
    );
\odata[173]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[173]\,
      I3 => D(173),
      O => \ireg_reg[256]_rep__0_0\(173)
    );
\odata[174]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[174]\,
      I3 => D(174),
      O => \ireg_reg[256]_rep__0_0\(174)
    );
\odata[175]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[175]\,
      I3 => D(175),
      O => \ireg_reg[256]_rep__0_0\(175)
    );
\odata[176]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[176]\,
      I3 => D(176),
      O => \ireg_reg[256]_rep__0_0\(176)
    );
\odata[177]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[177]\,
      I3 => D(177),
      O => \ireg_reg[256]_rep__0_0\(177)
    );
\odata[178]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[178]\,
      I3 => D(178),
      O => \ireg_reg[256]_rep__0_0\(178)
    );
\odata[179]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[179]\,
      I3 => D(179),
      O => \ireg_reg[256]_rep__0_0\(179)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[17]\,
      I3 => D(17),
      O => \ireg_reg[256]_rep__0_0\(17)
    );
\odata[180]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[180]\,
      I3 => D(180),
      O => \ireg_reg[256]_rep__0_0\(180)
    );
\odata[181]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[181]\,
      I3 => D(181),
      O => \ireg_reg[256]_rep__0_0\(181)
    );
\odata[182]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[182]\,
      I3 => D(182),
      O => \ireg_reg[256]_rep__0_0\(182)
    );
\odata[183]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[183]\,
      I3 => D(183),
      O => \ireg_reg[256]_rep__0_0\(183)
    );
\odata[184]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[184]\,
      I3 => D(184),
      O => \ireg_reg[256]_rep__0_0\(184)
    );
\odata[185]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[185]\,
      I3 => D(185),
      O => \ireg_reg[256]_rep__0_0\(185)
    );
\odata[186]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[186]\,
      I3 => D(186),
      O => \ireg_reg[256]_rep__0_0\(186)
    );
\odata[187]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[187]\,
      I3 => D(187),
      O => \ireg_reg[256]_rep__0_0\(187)
    );
\odata[188]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[188]\,
      I3 => D(188),
      O => \ireg_reg[256]_rep__0_0\(188)
    );
\odata[189]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[189]\,
      I3 => D(189),
      O => \ireg_reg[256]_rep__0_0\(189)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[18]\,
      I3 => D(18),
      O => \ireg_reg[256]_rep__0_0\(18)
    );
\odata[190]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[190]\,
      I3 => D(190),
      O => \ireg_reg[256]_rep__0_0\(190)
    );
\odata[191]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[191]\,
      I3 => D(191),
      O => \ireg_reg[256]_rep__0_0\(191)
    );
\odata[192]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[192]\,
      I3 => D(192),
      O => \ireg_reg[256]_rep__0_0\(192)
    );
\odata[193]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[193]\,
      I3 => D(193),
      O => \ireg_reg[256]_rep__0_0\(193)
    );
\odata[194]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[194]\,
      I3 => D(194),
      O => \ireg_reg[256]_rep__0_0\(194)
    );
\odata[195]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[195]\,
      I3 => D(195),
      O => \ireg_reg[256]_rep__0_0\(195)
    );
\odata[196]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[196]\,
      I3 => D(196),
      O => \ireg_reg[256]_rep__0_0\(196)
    );
\odata[197]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[197]\,
      I3 => D(197),
      O => \ireg_reg[256]_rep__0_0\(197)
    );
\odata[198]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[198]\,
      I3 => D(198),
      O => \ireg_reg[256]_rep__0_0\(198)
    );
\odata[199]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[199]\,
      I3 => D(199),
      O => \ireg_reg[256]_rep__0_0\(199)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[19]\,
      I3 => D(19),
      O => \ireg_reg[256]_rep__0_0\(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[1]\,
      I3 => D(1),
      O => \ireg_reg[256]_rep__0_0\(1)
    );
\odata[200]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[200]\,
      I3 => D(200),
      O => \ireg_reg[256]_rep__0_0\(200)
    );
\odata[201]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[201]\,
      I3 => D(201),
      O => \ireg_reg[256]_rep__0_0\(201)
    );
\odata[202]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[202]\,
      I3 => D(202),
      O => \ireg_reg[256]_rep__0_0\(202)
    );
\odata[203]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[203]\,
      I3 => D(203),
      O => \ireg_reg[256]_rep__0_0\(203)
    );
\odata[204]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[204]\,
      I3 => D(204),
      O => \ireg_reg[256]_rep__0_0\(204)
    );
\odata[205]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[205]\,
      I3 => D(205),
      O => \ireg_reg[256]_rep__0_0\(205)
    );
\odata[206]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[206]\,
      I3 => D(206),
      O => \ireg_reg[256]_rep__0_0\(206)
    );
\odata[207]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[207]\,
      I3 => D(207),
      O => \ireg_reg[256]_rep__0_0\(207)
    );
\odata[208]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[208]\,
      I3 => D(208),
      O => \ireg_reg[256]_rep__0_0\(208)
    );
\odata[209]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[209]\,
      I3 => D(209),
      O => \ireg_reg[256]_rep__0_0\(209)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[20]\,
      I3 => D(20),
      O => \ireg_reg[256]_rep__0_0\(20)
    );
\odata[210]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[210]\,
      I3 => D(210),
      O => \ireg_reg[256]_rep__0_0\(210)
    );
\odata[211]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[211]\,
      I3 => D(211),
      O => \ireg_reg[256]_rep__0_0\(211)
    );
\odata[212]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[212]\,
      I3 => D(212),
      O => \ireg_reg[256]_rep__0_0\(212)
    );
\odata[213]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[213]\,
      I3 => D(213),
      O => \ireg_reg[256]_rep__0_0\(213)
    );
\odata[214]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[214]\,
      I3 => D(214),
      O => \ireg_reg[256]_rep__0_0\(214)
    );
\odata[215]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[215]\,
      I3 => D(215),
      O => \ireg_reg[256]_rep__0_0\(215)
    );
\odata[216]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[216]\,
      I3 => D(216),
      O => \ireg_reg[256]_rep__0_0\(216)
    );
\odata[217]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[217]\,
      I3 => D(217),
      O => \ireg_reg[256]_rep__0_0\(217)
    );
\odata[218]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[218]\,
      I3 => D(218),
      O => \ireg_reg[256]_rep__0_0\(218)
    );
\odata[219]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[219]\,
      I3 => D(219),
      O => \ireg_reg[256]_rep__0_0\(219)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[21]\,
      I3 => D(21),
      O => \ireg_reg[256]_rep__0_0\(21)
    );
\odata[220]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[220]\,
      I3 => D(220),
      O => \ireg_reg[256]_rep__0_0\(220)
    );
\odata[221]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[221]\,
      I3 => D(221),
      O => \ireg_reg[256]_rep__0_0\(221)
    );
\odata[222]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[222]\,
      I3 => D(222),
      O => \ireg_reg[256]_rep__0_0\(222)
    );
\odata[223]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[223]\,
      I3 => D(223),
      O => \ireg_reg[256]_rep__0_0\(223)
    );
\odata[224]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[224]\,
      I3 => D(224),
      O => \ireg_reg[256]_rep__0_0\(224)
    );
\odata[225]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[225]\,
      I3 => D(225),
      O => \ireg_reg[256]_rep__0_0\(225)
    );
\odata[226]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[226]\,
      I3 => D(226),
      O => \ireg_reg[256]_rep__0_0\(226)
    );
\odata[227]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[227]\,
      I3 => D(227),
      O => \ireg_reg[256]_rep__0_0\(227)
    );
\odata[228]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[228]\,
      I3 => D(228),
      O => \ireg_reg[256]_rep__0_0\(228)
    );
\odata[229]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[229]\,
      I3 => D(229),
      O => \ireg_reg[256]_rep__0_0\(229)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[22]\,
      I3 => D(22),
      O => \ireg_reg[256]_rep__0_0\(22)
    );
\odata[230]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[230]\,
      I3 => D(230),
      O => \ireg_reg[256]_rep__0_0\(230)
    );
\odata[231]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[231]\,
      I3 => D(231),
      O => \ireg_reg[256]_rep__0_0\(231)
    );
\odata[232]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[232]\,
      I3 => D(232),
      O => \ireg_reg[256]_rep__0_0\(232)
    );
\odata[233]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[233]\,
      I3 => D(233),
      O => \ireg_reg[256]_rep__0_0\(233)
    );
\odata[234]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[234]\,
      I3 => D(234),
      O => \ireg_reg[256]_rep__0_0\(234)
    );
\odata[235]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[235]\,
      I3 => D(235),
      O => \ireg_reg[256]_rep__0_0\(235)
    );
\odata[236]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[236]\,
      I3 => D(236),
      O => \ireg_reg[256]_rep__0_0\(236)
    );
\odata[237]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[237]\,
      I3 => D(237),
      O => \ireg_reg[256]_rep__0_0\(237)
    );
\odata[238]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[238]\,
      I3 => D(238),
      O => \ireg_reg[256]_rep__0_0\(238)
    );
\odata[239]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[239]\,
      I3 => D(239),
      O => \ireg_reg[256]_rep__0_0\(239)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[23]\,
      I3 => D(23),
      O => \ireg_reg[256]_rep__0_0\(23)
    );
\odata[240]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[240]\,
      I3 => D(240),
      O => \ireg_reg[256]_rep__0_0\(240)
    );
\odata[241]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[241]\,
      I3 => D(241),
      O => \ireg_reg[256]_rep__0_0\(241)
    );
\odata[242]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[242]\,
      I3 => D(242),
      O => \ireg_reg[256]_rep__0_0\(242)
    );
\odata[243]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[243]\,
      I3 => D(243),
      O => \ireg_reg[256]_rep__0_0\(243)
    );
\odata[244]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[244]\,
      I3 => D(244),
      O => \ireg_reg[256]_rep__0_0\(244)
    );
\odata[245]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[245]\,
      I3 => D(245),
      O => \ireg_reg[256]_rep__0_0\(245)
    );
\odata[246]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[246]\,
      I3 => D(246),
      O => \ireg_reg[256]_rep__0_0\(246)
    );
\odata[247]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[247]\,
      I3 => D(247),
      O => \ireg_reg[256]_rep__0_0\(247)
    );
\odata[248]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[248]\,
      I3 => D(248),
      O => \ireg_reg[256]_rep__0_0\(248)
    );
\odata[249]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[249]\,
      I3 => D(249),
      O => \ireg_reg[256]_rep__0_0\(249)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[24]\,
      I3 => D(24),
      O => \ireg_reg[256]_rep__0_0\(24)
    );
\odata[250]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[250]\,
      I3 => D(250),
      O => \ireg_reg[256]_rep__0_0\(250)
    );
\odata[251]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[251]\,
      I3 => D(251),
      O => \ireg_reg[256]_rep__0_0\(251)
    );
\odata[252]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[252]\,
      I3 => D(252),
      O => \ireg_reg[256]_rep__0_0\(252)
    );
\odata[253]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[253]\,
      I3 => D(253),
      O => \ireg_reg[256]_rep__0_0\(253)
    );
\odata[254]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^ireg_reg[256]_0\(0),
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[254]\,
      I3 => D(254),
      O => \ireg_reg[256]_rep__0_0\(254)
    );
\odata[255]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[255]\,
      I3 => D(255),
      O => \ireg_reg[256]_rep__0_0\(255)
    );
\odata[256]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => D(256),
      O => \ireg_reg[256]_rep__0_0\(256)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[25]\,
      I3 => D(25),
      O => \ireg_reg[256]_rep__0_0\(25)
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[26]\,
      I3 => D(26),
      O => \ireg_reg[256]_rep__0_0\(26)
    );
\odata[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[27]\,
      I3 => D(27),
      O => \ireg_reg[256]_rep__0_0\(27)
    );
\odata[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[28]\,
      I3 => D(28),
      O => \ireg_reg[256]_rep__0_0\(28)
    );
\odata[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[29]\,
      I3 => D(29),
      O => \ireg_reg[256]_rep__0_0\(29)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[2]\,
      I3 => D(2),
      O => \ireg_reg[256]_rep__0_0\(2)
    );
\odata[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[30]\,
      I3 => D(30),
      O => \ireg_reg[256]_rep__0_0\(30)
    );
\odata[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[31]\,
      I3 => D(31),
      O => \ireg_reg[256]_rep__0_0\(31)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[32]\,
      I3 => D(32),
      O => \ireg_reg[256]_rep__0_0\(32)
    );
\odata[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[33]\,
      I3 => D(33),
      O => \ireg_reg[256]_rep__0_0\(33)
    );
\odata[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[34]\,
      I3 => D(34),
      O => \ireg_reg[256]_rep__0_0\(34)
    );
\odata[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[35]\,
      I3 => D(35),
      O => \ireg_reg[256]_rep__0_0\(35)
    );
\odata[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[36]\,
      I3 => D(36),
      O => \ireg_reg[256]_rep__0_0\(36)
    );
\odata[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[37]\,
      I3 => D(37),
      O => \ireg_reg[256]_rep__0_0\(37)
    );
\odata[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[38]\,
      I3 => D(38),
      O => \ireg_reg[256]_rep__0_0\(38)
    );
\odata[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[39]\,
      I3 => D(39),
      O => \ireg_reg[256]_rep__0_0\(39)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[3]\,
      I3 => D(3),
      O => \ireg_reg[256]_rep__0_0\(3)
    );
\odata[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[40]\,
      I3 => D(40),
      O => \ireg_reg[256]_rep__0_0\(40)
    );
\odata[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[41]\,
      I3 => D(41),
      O => \ireg_reg[256]_rep__0_0\(41)
    );
\odata[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[42]\,
      I3 => D(42),
      O => \ireg_reg[256]_rep__0_0\(42)
    );
\odata[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[43]\,
      I3 => D(43),
      O => \ireg_reg[256]_rep__0_0\(43)
    );
\odata[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[44]\,
      I3 => D(44),
      O => \ireg_reg[256]_rep__0_0\(44)
    );
\odata[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[45]\,
      I3 => D(45),
      O => \ireg_reg[256]_rep__0_0\(45)
    );
\odata[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[46]\,
      I3 => D(46),
      O => \ireg_reg[256]_rep__0_0\(46)
    );
\odata[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[47]\,
      I3 => D(47),
      O => \ireg_reg[256]_rep__0_0\(47)
    );
\odata[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[48]\,
      I3 => D(48),
      O => \ireg_reg[256]_rep__0_0\(48)
    );
\odata[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[49]\,
      I3 => D(49),
      O => \ireg_reg[256]_rep__0_0\(49)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[4]\,
      I3 => D(4),
      O => \ireg_reg[256]_rep__0_0\(4)
    );
\odata[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[50]\,
      I3 => D(50),
      O => \ireg_reg[256]_rep__0_0\(50)
    );
\odata[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[51]\,
      I3 => D(51),
      O => \ireg_reg[256]_rep__0_0\(51)
    );
\odata[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[52]\,
      I3 => D(52),
      O => \ireg_reg[256]_rep__0_0\(52)
    );
\odata[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[53]\,
      I3 => D(53),
      O => \ireg_reg[256]_rep__0_0\(53)
    );
\odata[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[54]\,
      I3 => D(54),
      O => \ireg_reg[256]_rep__0_0\(54)
    );
\odata[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[55]\,
      I3 => D(55),
      O => \ireg_reg[256]_rep__0_0\(55)
    );
\odata[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[56]\,
      I3 => D(56),
      O => \ireg_reg[256]_rep__0_0\(56)
    );
\odata[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[57]\,
      I3 => D(57),
      O => \ireg_reg[256]_rep__0_0\(57)
    );
\odata[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[58]\,
      I3 => D(58),
      O => \ireg_reg[256]_rep__0_0\(58)
    );
\odata[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[59]\,
      I3 => D(59),
      O => \ireg_reg[256]_rep__0_0\(59)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[5]\,
      I3 => D(5),
      O => \ireg_reg[256]_rep__0_0\(5)
    );
\odata[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[60]\,
      I3 => D(60),
      O => \ireg_reg[256]_rep__0_0\(60)
    );
\odata[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[61]\,
      I3 => D(61),
      O => \ireg_reg[256]_rep__0_0\(61)
    );
\odata[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[62]\,
      I3 => D(62),
      O => \ireg_reg[256]_rep__0_0\(62)
    );
\odata[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[63]\,
      I3 => D(63),
      O => \ireg_reg[256]_rep__0_0\(63)
    );
\odata[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[64]\,
      I3 => D(64),
      O => \ireg_reg[256]_rep__0_0\(64)
    );
\odata[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[65]\,
      I3 => D(65),
      O => \ireg_reg[256]_rep__0_0\(65)
    );
\odata[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[66]\,
      I3 => D(66),
      O => \ireg_reg[256]_rep__0_0\(66)
    );
\odata[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[67]\,
      I3 => D(67),
      O => \ireg_reg[256]_rep__0_0\(67)
    );
\odata[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[68]\,
      I3 => D(68),
      O => \ireg_reg[256]_rep__0_0\(68)
    );
\odata[69]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[69]\,
      I3 => D(69),
      O => \ireg_reg[256]_rep__0_0\(69)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[6]\,
      I3 => D(6),
      O => \ireg_reg[256]_rep__0_0\(6)
    );
\odata[70]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[70]\,
      I3 => D(70),
      O => \ireg_reg[256]_rep__0_0\(70)
    );
\odata[71]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[71]\,
      I3 => D(71),
      O => \ireg_reg[256]_rep__0_0\(71)
    );
\odata[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[72]\,
      I3 => D(72),
      O => \ireg_reg[256]_rep__0_0\(72)
    );
\odata[73]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[73]\,
      I3 => D(73),
      O => \ireg_reg[256]_rep__0_0\(73)
    );
\odata[74]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[74]\,
      I3 => D(74),
      O => \ireg_reg[256]_rep__0_0\(74)
    );
\odata[75]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[75]\,
      I3 => D(75),
      O => \ireg_reg[256]_rep__0_0\(75)
    );
\odata[76]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[76]\,
      I3 => D(76),
      O => \ireg_reg[256]_rep__0_0\(76)
    );
\odata[77]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[77]\,
      I3 => D(77),
      O => \ireg_reg[256]_rep__0_0\(77)
    );
\odata[78]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[78]\,
      I3 => D(78),
      O => \ireg_reg[256]_rep__0_0\(78)
    );
\odata[79]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[79]\,
      I3 => D(79),
      O => \ireg_reg[256]_rep__0_0\(79)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[7]\,
      I3 => D(7),
      O => \ireg_reg[256]_rep__0_0\(7)
    );
\odata[80]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[80]\,
      I3 => D(80),
      O => \ireg_reg[256]_rep__0_0\(80)
    );
\odata[81]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[81]\,
      I3 => D(81),
      O => \ireg_reg[256]_rep__0_0\(81)
    );
\odata[82]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[82]\,
      I3 => D(82),
      O => \ireg_reg[256]_rep__0_0\(82)
    );
\odata[83]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[83]\,
      I3 => D(83),
      O => \ireg_reg[256]_rep__0_0\(83)
    );
\odata[84]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[84]\,
      I3 => D(84),
      O => \ireg_reg[256]_rep__0_0\(84)
    );
\odata[85]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[85]\,
      I3 => D(85),
      O => \ireg_reg[256]_rep__0_0\(85)
    );
\odata[86]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[86]\,
      I3 => D(86),
      O => \ireg_reg[256]_rep__0_0\(86)
    );
\odata[87]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[87]\,
      I3 => D(87),
      O => \ireg_reg[256]_rep__0_0\(87)
    );
\odata[88]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[88]\,
      I3 => D(88),
      O => \ireg_reg[256]_rep__0_0\(88)
    );
\odata[89]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[89]\,
      I3 => D(89),
      O => \ireg_reg[256]_rep__0_0\(89)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[8]\,
      I3 => D(8),
      O => \ireg_reg[256]_rep__0_0\(8)
    );
\odata[90]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[90]\,
      I3 => D(90),
      O => \ireg_reg[256]_rep__0_0\(90)
    );
\odata[91]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[91]\,
      I3 => D(91),
      O => \ireg_reg[256]_rep__0_0\(91)
    );
\odata[92]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[92]\,
      I3 => D(92),
      O => \ireg_reg[256]_rep__0_0\(92)
    );
\odata[93]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[93]\,
      I3 => D(93),
      O => \ireg_reg[256]_rep__0_0\(93)
    );
\odata[94]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[94]\,
      I3 => D(94),
      O => \ireg_reg[256]_rep__0_0\(94)
    );
\odata[95]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[95]\,
      I3 => D(95),
      O => \ireg_reg[256]_rep__0_0\(95)
    );
\odata[96]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[96]\,
      I3 => D(96),
      O => \ireg_reg[256]_rep__0_0\(96)
    );
\odata[97]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[97]\,
      I3 => D(97),
      O => \ireg_reg[256]_rep__0_0\(97)
    );
\odata[98]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[98]\,
      I3 => D(98),
      O => \ireg_reg[256]_rep__0_0\(98)
    );
\odata[99]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[99]\,
      I3 => D(99),
      O => \ireg_reg[256]_rep__0_0\(99)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \ireg_reg[256]_rep__0_n_1\,
      I1 => ap_rst_n,
      I2 => \ireg_reg_n_1_[9]\,
      I3 => D(9),
      O => \ireg_reg[256]_rep__0_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 256 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[256]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 256 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 256 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC;
begin
  Q(256 downto 0) <= \^q\(256 downto 0);
  SR(0) <= \^sr\(0);
\ireg[256]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^q\(256),
      I2 => \ireg_reg[256]\(0),
      O => E(0)
    );
\odata[255]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata[255]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^q\(256),
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(100),
      Q => \^q\(100),
      R => \^sr\(0)
    );
\odata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(101),
      Q => \^q\(101),
      R => \^sr\(0)
    );
\odata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(102),
      Q => \^q\(102),
      R => \^sr\(0)
    );
\odata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(103),
      Q => \^q\(103),
      R => \^sr\(0)
    );
\odata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(104),
      Q => \^q\(104),
      R => \^sr\(0)
    );
\odata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(105),
      Q => \^q\(105),
      R => \^sr\(0)
    );
\odata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(106),
      Q => \^q\(106),
      R => \^sr\(0)
    );
\odata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(107),
      Q => \^q\(107),
      R => \^sr\(0)
    );
\odata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(108),
      Q => \^q\(108),
      R => \^sr\(0)
    );
\odata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(109),
      Q => \^q\(109),
      R => \^sr\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\odata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(110),
      Q => \^q\(110),
      R => \^sr\(0)
    );
\odata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(111),
      Q => \^q\(111),
      R => \^sr\(0)
    );
\odata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(112),
      Q => \^q\(112),
      R => \^sr\(0)
    );
\odata_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(113),
      Q => \^q\(113),
      R => \^sr\(0)
    );
\odata_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(114),
      Q => \^q\(114),
      R => \^sr\(0)
    );
\odata_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(115),
      Q => \^q\(115),
      R => \^sr\(0)
    );
\odata_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(116),
      Q => \^q\(116),
      R => \^sr\(0)
    );
\odata_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(117),
      Q => \^q\(117),
      R => \^sr\(0)
    );
\odata_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(118),
      Q => \^q\(118),
      R => \^sr\(0)
    );
\odata_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(119),
      Q => \^q\(119),
      R => \^sr\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\odata_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(120),
      Q => \^q\(120),
      R => \^sr\(0)
    );
\odata_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(121),
      Q => \^q\(121),
      R => \^sr\(0)
    );
\odata_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(122),
      Q => \^q\(122),
      R => \^sr\(0)
    );
\odata_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(123),
      Q => \^q\(123),
      R => \^sr\(0)
    );
\odata_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(124),
      Q => \^q\(124),
      R => \^sr\(0)
    );
\odata_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(125),
      Q => \^q\(125),
      R => \^sr\(0)
    );
\odata_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(126),
      Q => \^q\(126),
      R => \^sr\(0)
    );
\odata_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(127),
      Q => \^q\(127),
      R => \^sr\(0)
    );
\odata_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(128),
      Q => \^q\(128),
      R => \^sr\(0)
    );
\odata_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(129),
      Q => \^q\(129),
      R => \^sr\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\odata_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(130),
      Q => \^q\(130),
      R => \^sr\(0)
    );
\odata_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(131),
      Q => \^q\(131),
      R => \^sr\(0)
    );
\odata_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(132),
      Q => \^q\(132),
      R => \^sr\(0)
    );
\odata_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(133),
      Q => \^q\(133),
      R => \^sr\(0)
    );
\odata_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(134),
      Q => \^q\(134),
      R => \^sr\(0)
    );
\odata_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(135),
      Q => \^q\(135),
      R => \^sr\(0)
    );
\odata_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(136),
      Q => \^q\(136),
      R => \^sr\(0)
    );
\odata_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(137),
      Q => \^q\(137),
      R => \^sr\(0)
    );
\odata_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(138),
      Q => \^q\(138),
      R => \^sr\(0)
    );
\odata_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(139),
      Q => \^q\(139),
      R => \^sr\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\odata_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(140),
      Q => \^q\(140),
      R => \^sr\(0)
    );
\odata_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(141),
      Q => \^q\(141),
      R => \^sr\(0)
    );
\odata_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(142),
      Q => \^q\(142),
      R => \^sr\(0)
    );
\odata_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(143),
      Q => \^q\(143),
      R => \^sr\(0)
    );
\odata_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(144),
      Q => \^q\(144),
      R => \^sr\(0)
    );
\odata_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(145),
      Q => \^q\(145),
      R => \^sr\(0)
    );
\odata_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(146),
      Q => \^q\(146),
      R => \^sr\(0)
    );
\odata_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(147),
      Q => \^q\(147),
      R => \^sr\(0)
    );
\odata_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(148),
      Q => \^q\(148),
      R => \^sr\(0)
    );
\odata_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(149),
      Q => \^q\(149),
      R => \^sr\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\odata_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(150),
      Q => \^q\(150),
      R => \^sr\(0)
    );
\odata_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(151),
      Q => \^q\(151),
      R => \^sr\(0)
    );
\odata_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(152),
      Q => \^q\(152),
      R => \^sr\(0)
    );
\odata_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(153),
      Q => \^q\(153),
      R => \^sr\(0)
    );
\odata_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(154),
      Q => \^q\(154),
      R => \^sr\(0)
    );
\odata_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(155),
      Q => \^q\(155),
      R => \^sr\(0)
    );
\odata_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(156),
      Q => \^q\(156),
      R => \^sr\(0)
    );
\odata_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(157),
      Q => \^q\(157),
      R => \^sr\(0)
    );
\odata_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(158),
      Q => \^q\(158),
      R => \^sr\(0)
    );
\odata_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(159),
      Q => \^q\(159),
      R => \^sr\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\odata_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(160),
      Q => \^q\(160),
      R => \^sr\(0)
    );
\odata_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(161),
      Q => \^q\(161),
      R => \^sr\(0)
    );
\odata_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(162),
      Q => \^q\(162),
      R => \^sr\(0)
    );
\odata_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(163),
      Q => \^q\(163),
      R => \^sr\(0)
    );
\odata_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(164),
      Q => \^q\(164),
      R => \^sr\(0)
    );
\odata_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(165),
      Q => \^q\(165),
      R => \^sr\(0)
    );
\odata_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(166),
      Q => \^q\(166),
      R => \^sr\(0)
    );
\odata_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(167),
      Q => \^q\(167),
      R => \^sr\(0)
    );
\odata_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(168),
      Q => \^q\(168),
      R => \^sr\(0)
    );
\odata_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(169),
      Q => \^q\(169),
      R => \^sr\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\odata_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(170),
      Q => \^q\(170),
      R => \^sr\(0)
    );
\odata_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(171),
      Q => \^q\(171),
      R => \^sr\(0)
    );
\odata_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(172),
      Q => \^q\(172),
      R => \^sr\(0)
    );
\odata_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(173),
      Q => \^q\(173),
      R => \^sr\(0)
    );
\odata_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(174),
      Q => \^q\(174),
      R => \^sr\(0)
    );
\odata_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(175),
      Q => \^q\(175),
      R => \^sr\(0)
    );
\odata_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(176),
      Q => \^q\(176),
      R => \^sr\(0)
    );
\odata_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(177),
      Q => \^q\(177),
      R => \^sr\(0)
    );
\odata_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(178),
      Q => \^q\(178),
      R => \^sr\(0)
    );
\odata_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(179),
      Q => \^q\(179),
      R => \^sr\(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => \^sr\(0)
    );
\odata_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(180),
      Q => \^q\(180),
      R => \^sr\(0)
    );
\odata_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(181),
      Q => \^q\(181),
      R => \^sr\(0)
    );
\odata_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(182),
      Q => \^q\(182),
      R => \^sr\(0)
    );
\odata_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(183),
      Q => \^q\(183),
      R => \^sr\(0)
    );
\odata_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(184),
      Q => \^q\(184),
      R => \^sr\(0)
    );
\odata_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(185),
      Q => \^q\(185),
      R => \^sr\(0)
    );
\odata_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(186),
      Q => \^q\(186),
      R => \^sr\(0)
    );
\odata_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(187),
      Q => \^q\(187),
      R => \^sr\(0)
    );
\odata_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(188),
      Q => \^q\(188),
      R => \^sr\(0)
    );
\odata_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(189),
      Q => \^q\(189),
      R => \^sr\(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => \^sr\(0)
    );
\odata_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(190),
      Q => \^q\(190),
      R => \^sr\(0)
    );
\odata_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(191),
      Q => \^q\(191),
      R => \^sr\(0)
    );
\odata_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(192),
      Q => \^q\(192),
      R => \^sr\(0)
    );
\odata_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(193),
      Q => \^q\(193),
      R => \^sr\(0)
    );
\odata_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(194),
      Q => \^q\(194),
      R => \^sr\(0)
    );
\odata_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(195),
      Q => \^q\(195),
      R => \^sr\(0)
    );
\odata_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(196),
      Q => \^q\(196),
      R => \^sr\(0)
    );
\odata_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(197),
      Q => \^q\(197),
      R => \^sr\(0)
    );
\odata_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(198),
      Q => \^q\(198),
      R => \^sr\(0)
    );
\odata_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(199),
      Q => \^q\(199),
      R => \^sr\(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => \^sr\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(200),
      Q => \^q\(200),
      R => \^sr\(0)
    );
\odata_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(201),
      Q => \^q\(201),
      R => \^sr\(0)
    );
\odata_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(202),
      Q => \^q\(202),
      R => \^sr\(0)
    );
\odata_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(203),
      Q => \^q\(203),
      R => \^sr\(0)
    );
\odata_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(204),
      Q => \^q\(204),
      R => \^sr\(0)
    );
\odata_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(205),
      Q => \^q\(205),
      R => \^sr\(0)
    );
\odata_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(206),
      Q => \^q\(206),
      R => \^sr\(0)
    );
\odata_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(207),
      Q => \^q\(207),
      R => \^sr\(0)
    );
\odata_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(208),
      Q => \^q\(208),
      R => \^sr\(0)
    );
\odata_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(209),
      Q => \^q\(209),
      R => \^sr\(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => \^sr\(0)
    );
\odata_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(210),
      Q => \^q\(210),
      R => \^sr\(0)
    );
\odata_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(211),
      Q => \^q\(211),
      R => \^sr\(0)
    );
\odata_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(212),
      Q => \^q\(212),
      R => \^sr\(0)
    );
\odata_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(213),
      Q => \^q\(213),
      R => \^sr\(0)
    );
\odata_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(214),
      Q => \^q\(214),
      R => \^sr\(0)
    );
\odata_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(215),
      Q => \^q\(215),
      R => \^sr\(0)
    );
\odata_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(216),
      Q => \^q\(216),
      R => \^sr\(0)
    );
\odata_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(217),
      Q => \^q\(217),
      R => \^sr\(0)
    );
\odata_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(218),
      Q => \^q\(218),
      R => \^sr\(0)
    );
\odata_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(219),
      Q => \^q\(219),
      R => \^sr\(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => \^sr\(0)
    );
\odata_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(220),
      Q => \^q\(220),
      R => \^sr\(0)
    );
\odata_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(221),
      Q => \^q\(221),
      R => \^sr\(0)
    );
\odata_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(222),
      Q => \^q\(222),
      R => \^sr\(0)
    );
\odata_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(223),
      Q => \^q\(223),
      R => \^sr\(0)
    );
\odata_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(224),
      Q => \^q\(224),
      R => \^sr\(0)
    );
\odata_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(225),
      Q => \^q\(225),
      R => \^sr\(0)
    );
\odata_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(226),
      Q => \^q\(226),
      R => \^sr\(0)
    );
\odata_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(227),
      Q => \^q\(227),
      R => \^sr\(0)
    );
\odata_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(228),
      Q => \^q\(228),
      R => \^sr\(0)
    );
\odata_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(229),
      Q => \^q\(229),
      R => \^sr\(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => \^sr\(0)
    );
\odata_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(230),
      Q => \^q\(230),
      R => \^sr\(0)
    );
\odata_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(231),
      Q => \^q\(231),
      R => \^sr\(0)
    );
\odata_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(232),
      Q => \^q\(232),
      R => \^sr\(0)
    );
\odata_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(233),
      Q => \^q\(233),
      R => \^sr\(0)
    );
\odata_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(234),
      Q => \^q\(234),
      R => \^sr\(0)
    );
\odata_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(235),
      Q => \^q\(235),
      R => \^sr\(0)
    );
\odata_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(236),
      Q => \^q\(236),
      R => \^sr\(0)
    );
\odata_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(237),
      Q => \^q\(237),
      R => \^sr\(0)
    );
\odata_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(238),
      Q => \^q\(238),
      R => \^sr\(0)
    );
\odata_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(239),
      Q => \^q\(239),
      R => \^sr\(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => \^sr\(0)
    );
\odata_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(240),
      Q => \^q\(240),
      R => \^sr\(0)
    );
\odata_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(241),
      Q => \^q\(241),
      R => \^sr\(0)
    );
\odata_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(242),
      Q => \^q\(242),
      R => \^sr\(0)
    );
\odata_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(243),
      Q => \^q\(243),
      R => \^sr\(0)
    );
\odata_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(244),
      Q => \^q\(244),
      R => \^sr\(0)
    );
\odata_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(245),
      Q => \^q\(245),
      R => \^sr\(0)
    );
\odata_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(246),
      Q => \^q\(246),
      R => \^sr\(0)
    );
\odata_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(247),
      Q => \^q\(247),
      R => \^sr\(0)
    );
\odata_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(248),
      Q => \^q\(248),
      R => \^sr\(0)
    );
\odata_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(249),
      Q => \^q\(249),
      R => \^sr\(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => \^sr\(0)
    );
\odata_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(250),
      Q => \^q\(250),
      R => \^sr\(0)
    );
\odata_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(251),
      Q => \^q\(251),
      R => \^sr\(0)
    );
\odata_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(252),
      Q => \^q\(252),
      R => \^sr\(0)
    );
\odata_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(253),
      Q => \^q\(253),
      R => \^sr\(0)
    );
\odata_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(254),
      Q => \^q\(254),
      R => \^sr\(0)
    );
\odata_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(255),
      Q => \^q\(255),
      R => \^sr\(0)
    );
\odata_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(256),
      Q => \^q\(256),
      R => \^sr\(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => \^sr\(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => \^sr\(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => \^sr\(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => \^sr\(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => \^sr\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => \^sr\(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => \^sr\(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => \^sr\(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(33),
      Q => \^q\(33),
      R => \^sr\(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(34),
      Q => \^q\(34),
      R => \^sr\(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(35),
      Q => \^q\(35),
      R => \^sr\(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(36),
      Q => \^q\(36),
      R => \^sr\(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(37),
      Q => \^q\(37),
      R => \^sr\(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(38),
      Q => \^q\(38),
      R => \^sr\(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(39),
      Q => \^q\(39),
      R => \^sr\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(40),
      Q => \^q\(40),
      R => \^sr\(0)
    );
\odata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(41),
      Q => \^q\(41),
      R => \^sr\(0)
    );
\odata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(42),
      Q => \^q\(42),
      R => \^sr\(0)
    );
\odata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(43),
      Q => \^q\(43),
      R => \^sr\(0)
    );
\odata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(44),
      Q => \^q\(44),
      R => \^sr\(0)
    );
\odata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(45),
      Q => \^q\(45),
      R => \^sr\(0)
    );
\odata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(46),
      Q => \^q\(46),
      R => \^sr\(0)
    );
\odata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(47),
      Q => \^q\(47),
      R => \^sr\(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(48),
      Q => \^q\(48),
      R => \^sr\(0)
    );
\odata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(49),
      Q => \^q\(49),
      R => \^sr\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(50),
      Q => \^q\(50),
      R => \^sr\(0)
    );
\odata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(51),
      Q => \^q\(51),
      R => \^sr\(0)
    );
\odata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(52),
      Q => \^q\(52),
      R => \^sr\(0)
    );
\odata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(53),
      Q => \^q\(53),
      R => \^sr\(0)
    );
\odata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(54),
      Q => \^q\(54),
      R => \^sr\(0)
    );
\odata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(55),
      Q => \^q\(55),
      R => \^sr\(0)
    );
\odata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(56),
      Q => \^q\(56),
      R => \^sr\(0)
    );
\odata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(57),
      Q => \^q\(57),
      R => \^sr\(0)
    );
\odata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(58),
      Q => \^q\(58),
      R => \^sr\(0)
    );
\odata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(59),
      Q => \^q\(59),
      R => \^sr\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(60),
      Q => \^q\(60),
      R => \^sr\(0)
    );
\odata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(61),
      Q => \^q\(61),
      R => \^sr\(0)
    );
\odata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(62),
      Q => \^q\(62),
      R => \^sr\(0)
    );
\odata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(63),
      Q => \^q\(63),
      R => \^sr\(0)
    );
\odata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(64),
      Q => \^q\(64),
      R => \^sr\(0)
    );
\odata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(65),
      Q => \^q\(65),
      R => \^sr\(0)
    );
\odata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(66),
      Q => \^q\(66),
      R => \^sr\(0)
    );
\odata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(67),
      Q => \^q\(67),
      R => \^sr\(0)
    );
\odata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(68),
      Q => \^q\(68),
      R => \^sr\(0)
    );
\odata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(69),
      Q => \^q\(69),
      R => \^sr\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(70),
      Q => \^q\(70),
      R => \^sr\(0)
    );
\odata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(71),
      Q => \^q\(71),
      R => \^sr\(0)
    );
\odata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(72),
      Q => \^q\(72),
      R => \^sr\(0)
    );
\odata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(73),
      Q => \^q\(73),
      R => \^sr\(0)
    );
\odata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(74),
      Q => \^q\(74),
      R => \^sr\(0)
    );
\odata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(75),
      Q => \^q\(75),
      R => \^sr\(0)
    );
\odata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(76),
      Q => \^q\(76),
      R => \^sr\(0)
    );
\odata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(77),
      Q => \^q\(77),
      R => \^sr\(0)
    );
\odata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(78),
      Q => \^q\(78),
      R => \^sr\(0)
    );
\odata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(79),
      Q => \^q\(79),
      R => \^sr\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(80),
      Q => \^q\(80),
      R => \^sr\(0)
    );
\odata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(81),
      Q => \^q\(81),
      R => \^sr\(0)
    );
\odata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(82),
      Q => \^q\(82),
      R => \^sr\(0)
    );
\odata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(83),
      Q => \^q\(83),
      R => \^sr\(0)
    );
\odata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(84),
      Q => \^q\(84),
      R => \^sr\(0)
    );
\odata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(85),
      Q => \^q\(85),
      R => \^sr\(0)
    );
\odata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(86),
      Q => \^q\(86),
      R => \^sr\(0)
    );
\odata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(87),
      Q => \^q\(87),
      R => \^sr\(0)
    );
\odata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(88),
      Q => \^q\(88),
      R => \^sr\(0)
    );
\odata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(89),
      Q => \^q\(89),
      R => \^sr\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\odata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(90),
      Q => \^q\(90),
      R => \^sr\(0)
    );
\odata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(91),
      Q => \^q\(91),
      R => \^sr\(0)
    );
\odata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(92),
      Q => \^q\(92),
      R => \^sr\(0)
    );
\odata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(93),
      Q => \^q\(93),
      R => \^sr\(0)
    );
\odata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(94),
      Q => \^q\(94),
      R => \^sr\(0)
    );
\odata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(95),
      Q => \^q\(95),
      R => \^sr\(0)
    );
\odata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(96),
      Q => \^q\(96),
      R => \^sr\(0)
    );
\odata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(97),
      Q => \^q\(97),
      R => \^sr\(0)
    );
\odata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(98),
      Q => \^q\(98),
      R => \^sr\(0)
    );
\odata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(99),
      Q => \^q\(99),
      R => \^sr\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 is
  port (
    \odata_reg[2]_0\ : out STD_LOGIC;
    \odata_reg[256]_0\ : out STD_LOGIC_VECTOR ( 256 downto 0 );
    \odata_reg[6]_0\ : out STD_LOGIC;
    \odata_reg[10]_0\ : out STD_LOGIC;
    \odata_reg[14]_0\ : out STD_LOGIC;
    \odata_reg[18]_0\ : out STD_LOGIC;
    \odata_reg[22]_0\ : out STD_LOGIC;
    \odata_reg[26]_0\ : out STD_LOGIC;
    \odata_reg[30]_0\ : out STD_LOGIC;
    \odata_reg[34]_0\ : out STD_LOGIC;
    \odata_reg[38]_0\ : out STD_LOGIC;
    \odata_reg[42]_0\ : out STD_LOGIC;
    \odata_reg[46]_0\ : out STD_LOGIC;
    \odata_reg[50]_0\ : out STD_LOGIC;
    \odata_reg[54]_0\ : out STD_LOGIC;
    \odata_reg[58]_0\ : out STD_LOGIC;
    \odata_reg[62]_0\ : out STD_LOGIC;
    \odata_reg[66]_0\ : out STD_LOGIC;
    \odata_reg[70]_0\ : out STD_LOGIC;
    \odata_reg[74]_0\ : out STD_LOGIC;
    \odata_reg[78]_0\ : out STD_LOGIC;
    \odata_reg[82]_0\ : out STD_LOGIC;
    \odata_reg[86]_0\ : out STD_LOGIC;
    \odata_reg[90]_0\ : out STD_LOGIC;
    \odata_reg[94]_0\ : out STD_LOGIC;
    \odata_reg[98]_0\ : out STD_LOGIC;
    \odata_reg[102]_0\ : out STD_LOGIC;
    \odata_reg[106]_0\ : out STD_LOGIC;
    \odata_reg[110]_0\ : out STD_LOGIC;
    \odata_reg[114]_0\ : out STD_LOGIC;
    \odata_reg[118]_0\ : out STD_LOGIC;
    \odata_reg[122]_0\ : out STD_LOGIC;
    \odata_reg[126]_0\ : out STD_LOGIC;
    \odata_reg[130]_0\ : out STD_LOGIC;
    \odata_reg[134]_0\ : out STD_LOGIC;
    \odata_reg[138]_0\ : out STD_LOGIC;
    \odata_reg[142]_0\ : out STD_LOGIC;
    \odata_reg[146]_0\ : out STD_LOGIC;
    \odata_reg[150]_0\ : out STD_LOGIC;
    \odata_reg[154]_0\ : out STD_LOGIC;
    \odata_reg[158]_0\ : out STD_LOGIC;
    \odata_reg[162]_0\ : out STD_LOGIC;
    \odata_reg[166]_0\ : out STD_LOGIC;
    \odata_reg[170]_0\ : out STD_LOGIC;
    \odata_reg[174]_0\ : out STD_LOGIC;
    \odata_reg[178]_0\ : out STD_LOGIC;
    \odata_reg[182]_0\ : out STD_LOGIC;
    \odata_reg[186]_0\ : out STD_LOGIC;
    \odata_reg[190]_0\ : out STD_LOGIC;
    \odata_reg[194]_0\ : out STD_LOGIC;
    \odata_reg[198]_0\ : out STD_LOGIC;
    \odata_reg[202]_0\ : out STD_LOGIC;
    \odata_reg[206]_0\ : out STD_LOGIC;
    \odata_reg[210]_0\ : out STD_LOGIC;
    \odata_reg[214]_0\ : out STD_LOGIC;
    \odata_reg[218]_0\ : out STD_LOGIC;
    \odata_reg[222]_0\ : out STD_LOGIC;
    \odata_reg[226]_0\ : out STD_LOGIC;
    \odata_reg[230]_0\ : out STD_LOGIC;
    \odata_reg[234]_0\ : out STD_LOGIC;
    \odata_reg[238]_0\ : out STD_LOGIC;
    \odata_reg[242]_0\ : out STD_LOGIC;
    \odata_reg[246]_0\ : out STD_LOGIC;
    \odata_reg[250]_0\ : out STD_LOGIC;
    \odata_reg[254]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[35]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[39]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[43]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[47]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[51]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[55]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[59]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[67]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[71]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[75]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[79]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[83]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[87]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[91]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[95]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[99]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[103]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[107]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[111]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[115]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[119]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[123]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[127]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[131]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[135]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[139]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[143]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[147]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[151]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[155]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[159]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[163]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[167]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[171]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[175]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[179]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[183]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[187]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[191]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[195]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[199]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[203]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[207]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[211]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[215]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[219]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[223]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[227]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[231]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[235]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[239]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[243]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[247]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[251]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[255]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    \ireg_reg[256]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[256]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[256]_1\ : in STD_LOGIC_VECTOR ( 256 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 : entity is "obuf";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2 is
  signal \^odata_reg[256]_0\ : STD_LOGIC_VECTOR ( 256 downto 0 );
begin
  \odata_reg[256]_0\(256 downto 0) <= \^odata_reg[256]_0\(256 downto 0);
\ireg[256]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \ireg_reg[256]\(0),
      I1 => Q(0),
      I2 => \^odata_reg[256]_0\(256),
      I3 => \ireg_reg[256]_0\(0),
      O => E(0)
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(0),
      Q => \^odata_reg[256]_0\(0),
      R => SR(0)
    );
\odata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(100),
      Q => \^odata_reg[256]_0\(100),
      R => SR(0)
    );
\odata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(101),
      Q => \^odata_reg[256]_0\(101),
      R => SR(0)
    );
\odata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(102),
      Q => \^odata_reg[256]_0\(102),
      R => SR(0)
    );
\odata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(103),
      Q => \^odata_reg[256]_0\(103),
      R => SR(0)
    );
\odata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(104),
      Q => \^odata_reg[256]_0\(104),
      R => SR(0)
    );
\odata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(105),
      Q => \^odata_reg[256]_0\(105),
      R => SR(0)
    );
\odata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(106),
      Q => \^odata_reg[256]_0\(106),
      R => SR(0)
    );
\odata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(107),
      Q => \^odata_reg[256]_0\(107),
      R => SR(0)
    );
\odata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(108),
      Q => \^odata_reg[256]_0\(108),
      R => SR(0)
    );
\odata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(109),
      Q => \^odata_reg[256]_0\(109),
      R => SR(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(10),
      Q => \^odata_reg[256]_0\(10),
      R => SR(0)
    );
\odata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(110),
      Q => \^odata_reg[256]_0\(110),
      R => SR(0)
    );
\odata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(111),
      Q => \^odata_reg[256]_0\(111),
      R => SR(0)
    );
\odata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(112),
      Q => \^odata_reg[256]_0\(112),
      R => SR(0)
    );
\odata_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(113),
      Q => \^odata_reg[256]_0\(113),
      R => SR(0)
    );
\odata_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(114),
      Q => \^odata_reg[256]_0\(114),
      R => SR(0)
    );
\odata_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(115),
      Q => \^odata_reg[256]_0\(115),
      R => SR(0)
    );
\odata_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(116),
      Q => \^odata_reg[256]_0\(116),
      R => SR(0)
    );
\odata_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(117),
      Q => \^odata_reg[256]_0\(117),
      R => SR(0)
    );
\odata_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(118),
      Q => \^odata_reg[256]_0\(118),
      R => SR(0)
    );
\odata_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(119),
      Q => \^odata_reg[256]_0\(119),
      R => SR(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(11),
      Q => \^odata_reg[256]_0\(11),
      R => SR(0)
    );
\odata_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(120),
      Q => \^odata_reg[256]_0\(120),
      R => SR(0)
    );
\odata_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(121),
      Q => \^odata_reg[256]_0\(121),
      R => SR(0)
    );
\odata_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(122),
      Q => \^odata_reg[256]_0\(122),
      R => SR(0)
    );
\odata_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(123),
      Q => \^odata_reg[256]_0\(123),
      R => SR(0)
    );
\odata_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(124),
      Q => \^odata_reg[256]_0\(124),
      R => SR(0)
    );
\odata_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(125),
      Q => \^odata_reg[256]_0\(125),
      R => SR(0)
    );
\odata_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(126),
      Q => \^odata_reg[256]_0\(126),
      R => SR(0)
    );
\odata_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(127),
      Q => \^odata_reg[256]_0\(127),
      R => SR(0)
    );
\odata_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(128),
      Q => \^odata_reg[256]_0\(128),
      R => SR(0)
    );
\odata_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(129),
      Q => \^odata_reg[256]_0\(129),
      R => SR(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(12),
      Q => \^odata_reg[256]_0\(12),
      R => SR(0)
    );
\odata_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(130),
      Q => \^odata_reg[256]_0\(130),
      R => SR(0)
    );
\odata_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(131),
      Q => \^odata_reg[256]_0\(131),
      R => SR(0)
    );
\odata_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(132),
      Q => \^odata_reg[256]_0\(132),
      R => SR(0)
    );
\odata_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(133),
      Q => \^odata_reg[256]_0\(133),
      R => SR(0)
    );
\odata_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(134),
      Q => \^odata_reg[256]_0\(134),
      R => SR(0)
    );
\odata_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(135),
      Q => \^odata_reg[256]_0\(135),
      R => SR(0)
    );
\odata_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(136),
      Q => \^odata_reg[256]_0\(136),
      R => SR(0)
    );
\odata_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(137),
      Q => \^odata_reg[256]_0\(137),
      R => SR(0)
    );
\odata_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(138),
      Q => \^odata_reg[256]_0\(138),
      R => SR(0)
    );
\odata_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(139),
      Q => \^odata_reg[256]_0\(139),
      R => SR(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(13),
      Q => \^odata_reg[256]_0\(13),
      R => SR(0)
    );
\odata_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(140),
      Q => \^odata_reg[256]_0\(140),
      R => SR(0)
    );
\odata_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(141),
      Q => \^odata_reg[256]_0\(141),
      R => SR(0)
    );
\odata_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(142),
      Q => \^odata_reg[256]_0\(142),
      R => SR(0)
    );
\odata_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(143),
      Q => \^odata_reg[256]_0\(143),
      R => SR(0)
    );
\odata_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(144),
      Q => \^odata_reg[256]_0\(144),
      R => SR(0)
    );
\odata_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(145),
      Q => \^odata_reg[256]_0\(145),
      R => SR(0)
    );
\odata_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(146),
      Q => \^odata_reg[256]_0\(146),
      R => SR(0)
    );
\odata_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(147),
      Q => \^odata_reg[256]_0\(147),
      R => SR(0)
    );
\odata_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(148),
      Q => \^odata_reg[256]_0\(148),
      R => SR(0)
    );
\odata_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(149),
      Q => \^odata_reg[256]_0\(149),
      R => SR(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(14),
      Q => \^odata_reg[256]_0\(14),
      R => SR(0)
    );
\odata_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(150),
      Q => \^odata_reg[256]_0\(150),
      R => SR(0)
    );
\odata_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(151),
      Q => \^odata_reg[256]_0\(151),
      R => SR(0)
    );
\odata_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(152),
      Q => \^odata_reg[256]_0\(152),
      R => SR(0)
    );
\odata_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(153),
      Q => \^odata_reg[256]_0\(153),
      R => SR(0)
    );
\odata_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(154),
      Q => \^odata_reg[256]_0\(154),
      R => SR(0)
    );
\odata_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(155),
      Q => \^odata_reg[256]_0\(155),
      R => SR(0)
    );
\odata_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(156),
      Q => \^odata_reg[256]_0\(156),
      R => SR(0)
    );
\odata_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(157),
      Q => \^odata_reg[256]_0\(157),
      R => SR(0)
    );
\odata_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(158),
      Q => \^odata_reg[256]_0\(158),
      R => SR(0)
    );
\odata_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(159),
      Q => \^odata_reg[256]_0\(159),
      R => SR(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(15),
      Q => \^odata_reg[256]_0\(15),
      R => SR(0)
    );
\odata_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(160),
      Q => \^odata_reg[256]_0\(160),
      R => SR(0)
    );
\odata_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(161),
      Q => \^odata_reg[256]_0\(161),
      R => SR(0)
    );
\odata_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(162),
      Q => \^odata_reg[256]_0\(162),
      R => SR(0)
    );
\odata_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(163),
      Q => \^odata_reg[256]_0\(163),
      R => SR(0)
    );
\odata_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(164),
      Q => \^odata_reg[256]_0\(164),
      R => SR(0)
    );
\odata_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(165),
      Q => \^odata_reg[256]_0\(165),
      R => SR(0)
    );
\odata_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(166),
      Q => \^odata_reg[256]_0\(166),
      R => SR(0)
    );
\odata_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(167),
      Q => \^odata_reg[256]_0\(167),
      R => SR(0)
    );
\odata_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(168),
      Q => \^odata_reg[256]_0\(168),
      R => SR(0)
    );
\odata_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(169),
      Q => \^odata_reg[256]_0\(169),
      R => SR(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(16),
      Q => \^odata_reg[256]_0\(16),
      R => SR(0)
    );
\odata_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(170),
      Q => \^odata_reg[256]_0\(170),
      R => SR(0)
    );
\odata_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(171),
      Q => \^odata_reg[256]_0\(171),
      R => SR(0)
    );
\odata_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(172),
      Q => \^odata_reg[256]_0\(172),
      R => SR(0)
    );
\odata_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(173),
      Q => \^odata_reg[256]_0\(173),
      R => SR(0)
    );
\odata_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(174),
      Q => \^odata_reg[256]_0\(174),
      R => SR(0)
    );
\odata_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(175),
      Q => \^odata_reg[256]_0\(175),
      R => SR(0)
    );
\odata_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(176),
      Q => \^odata_reg[256]_0\(176),
      R => SR(0)
    );
\odata_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(177),
      Q => \^odata_reg[256]_0\(177),
      R => SR(0)
    );
\odata_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(178),
      Q => \^odata_reg[256]_0\(178),
      R => SR(0)
    );
\odata_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(179),
      Q => \^odata_reg[256]_0\(179),
      R => SR(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(17),
      Q => \^odata_reg[256]_0\(17),
      R => SR(0)
    );
\odata_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(180),
      Q => \^odata_reg[256]_0\(180),
      R => SR(0)
    );
\odata_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(181),
      Q => \^odata_reg[256]_0\(181),
      R => SR(0)
    );
\odata_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(182),
      Q => \^odata_reg[256]_0\(182),
      R => SR(0)
    );
\odata_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(183),
      Q => \^odata_reg[256]_0\(183),
      R => SR(0)
    );
\odata_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(184),
      Q => \^odata_reg[256]_0\(184),
      R => SR(0)
    );
\odata_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(185),
      Q => \^odata_reg[256]_0\(185),
      R => SR(0)
    );
\odata_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(186),
      Q => \^odata_reg[256]_0\(186),
      R => SR(0)
    );
\odata_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(187),
      Q => \^odata_reg[256]_0\(187),
      R => SR(0)
    );
\odata_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(188),
      Q => \^odata_reg[256]_0\(188),
      R => SR(0)
    );
\odata_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(189),
      Q => \^odata_reg[256]_0\(189),
      R => SR(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(18),
      Q => \^odata_reg[256]_0\(18),
      R => SR(0)
    );
\odata_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(190),
      Q => \^odata_reg[256]_0\(190),
      R => SR(0)
    );
\odata_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(191),
      Q => \^odata_reg[256]_0\(191),
      R => SR(0)
    );
\odata_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(192),
      Q => \^odata_reg[256]_0\(192),
      R => SR(0)
    );
\odata_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(193),
      Q => \^odata_reg[256]_0\(193),
      R => SR(0)
    );
\odata_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(194),
      Q => \^odata_reg[256]_0\(194),
      R => SR(0)
    );
\odata_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(195),
      Q => \^odata_reg[256]_0\(195),
      R => SR(0)
    );
\odata_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(196),
      Q => \^odata_reg[256]_0\(196),
      R => SR(0)
    );
\odata_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(197),
      Q => \^odata_reg[256]_0\(197),
      R => SR(0)
    );
\odata_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(198),
      Q => \^odata_reg[256]_0\(198),
      R => SR(0)
    );
\odata_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(199),
      Q => \^odata_reg[256]_0\(199),
      R => SR(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(19),
      Q => \^odata_reg[256]_0\(19),
      R => SR(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(1),
      Q => \^odata_reg[256]_0\(1),
      R => SR(0)
    );
\odata_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(200),
      Q => \^odata_reg[256]_0\(200),
      R => SR(0)
    );
\odata_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(201),
      Q => \^odata_reg[256]_0\(201),
      R => SR(0)
    );
\odata_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(202),
      Q => \^odata_reg[256]_0\(202),
      R => SR(0)
    );
\odata_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(203),
      Q => \^odata_reg[256]_0\(203),
      R => SR(0)
    );
\odata_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(204),
      Q => \^odata_reg[256]_0\(204),
      R => SR(0)
    );
\odata_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(205),
      Q => \^odata_reg[256]_0\(205),
      R => SR(0)
    );
\odata_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(206),
      Q => \^odata_reg[256]_0\(206),
      R => SR(0)
    );
\odata_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(207),
      Q => \^odata_reg[256]_0\(207),
      R => SR(0)
    );
\odata_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(208),
      Q => \^odata_reg[256]_0\(208),
      R => SR(0)
    );
\odata_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(209),
      Q => \^odata_reg[256]_0\(209),
      R => SR(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(20),
      Q => \^odata_reg[256]_0\(20),
      R => SR(0)
    );
\odata_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(210),
      Q => \^odata_reg[256]_0\(210),
      R => SR(0)
    );
\odata_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(211),
      Q => \^odata_reg[256]_0\(211),
      R => SR(0)
    );
\odata_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(212),
      Q => \^odata_reg[256]_0\(212),
      R => SR(0)
    );
\odata_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(213),
      Q => \^odata_reg[256]_0\(213),
      R => SR(0)
    );
\odata_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(214),
      Q => \^odata_reg[256]_0\(214),
      R => SR(0)
    );
\odata_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(215),
      Q => \^odata_reg[256]_0\(215),
      R => SR(0)
    );
\odata_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(216),
      Q => \^odata_reg[256]_0\(216),
      R => SR(0)
    );
\odata_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(217),
      Q => \^odata_reg[256]_0\(217),
      R => SR(0)
    );
\odata_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(218),
      Q => \^odata_reg[256]_0\(218),
      R => SR(0)
    );
\odata_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(219),
      Q => \^odata_reg[256]_0\(219),
      R => SR(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(21),
      Q => \^odata_reg[256]_0\(21),
      R => SR(0)
    );
\odata_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(220),
      Q => \^odata_reg[256]_0\(220),
      R => SR(0)
    );
\odata_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(221),
      Q => \^odata_reg[256]_0\(221),
      R => SR(0)
    );
\odata_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(222),
      Q => \^odata_reg[256]_0\(222),
      R => SR(0)
    );
\odata_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(223),
      Q => \^odata_reg[256]_0\(223),
      R => SR(0)
    );
\odata_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(224),
      Q => \^odata_reg[256]_0\(224),
      R => SR(0)
    );
\odata_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(225),
      Q => \^odata_reg[256]_0\(225),
      R => SR(0)
    );
\odata_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(226),
      Q => \^odata_reg[256]_0\(226),
      R => SR(0)
    );
\odata_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(227),
      Q => \^odata_reg[256]_0\(227),
      R => SR(0)
    );
\odata_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(228),
      Q => \^odata_reg[256]_0\(228),
      R => SR(0)
    );
\odata_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(229),
      Q => \^odata_reg[256]_0\(229),
      R => SR(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(22),
      Q => \^odata_reg[256]_0\(22),
      R => SR(0)
    );
\odata_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(230),
      Q => \^odata_reg[256]_0\(230),
      R => SR(0)
    );
\odata_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(231),
      Q => \^odata_reg[256]_0\(231),
      R => SR(0)
    );
\odata_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(232),
      Q => \^odata_reg[256]_0\(232),
      R => SR(0)
    );
\odata_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(233),
      Q => \^odata_reg[256]_0\(233),
      R => SR(0)
    );
\odata_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(234),
      Q => \^odata_reg[256]_0\(234),
      R => SR(0)
    );
\odata_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(235),
      Q => \^odata_reg[256]_0\(235),
      R => SR(0)
    );
\odata_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(236),
      Q => \^odata_reg[256]_0\(236),
      R => SR(0)
    );
\odata_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(237),
      Q => \^odata_reg[256]_0\(237),
      R => SR(0)
    );
\odata_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(238),
      Q => \^odata_reg[256]_0\(238),
      R => SR(0)
    );
\odata_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(239),
      Q => \^odata_reg[256]_0\(239),
      R => SR(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(23),
      Q => \^odata_reg[256]_0\(23),
      R => SR(0)
    );
\odata_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(240),
      Q => \^odata_reg[256]_0\(240),
      R => SR(0)
    );
\odata_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(241),
      Q => \^odata_reg[256]_0\(241),
      R => SR(0)
    );
\odata_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(242),
      Q => \^odata_reg[256]_0\(242),
      R => SR(0)
    );
\odata_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(243),
      Q => \^odata_reg[256]_0\(243),
      R => SR(0)
    );
\odata_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(244),
      Q => \^odata_reg[256]_0\(244),
      R => SR(0)
    );
\odata_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(245),
      Q => \^odata_reg[256]_0\(245),
      R => SR(0)
    );
\odata_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(246),
      Q => \^odata_reg[256]_0\(246),
      R => SR(0)
    );
\odata_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(247),
      Q => \^odata_reg[256]_0\(247),
      R => SR(0)
    );
\odata_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(248),
      Q => \^odata_reg[256]_0\(248),
      R => SR(0)
    );
\odata_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(249),
      Q => \^odata_reg[256]_0\(249),
      R => SR(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(24),
      Q => \^odata_reg[256]_0\(24),
      R => SR(0)
    );
\odata_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(250),
      Q => \^odata_reg[256]_0\(250),
      R => SR(0)
    );
\odata_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(251),
      Q => \^odata_reg[256]_0\(251),
      R => SR(0)
    );
\odata_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(252),
      Q => \^odata_reg[256]_0\(252),
      R => SR(0)
    );
\odata_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(253),
      Q => \^odata_reg[256]_0\(253),
      R => SR(0)
    );
\odata_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(254),
      Q => \^odata_reg[256]_0\(254),
      R => SR(0)
    );
\odata_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(255),
      Q => \^odata_reg[256]_0\(255),
      R => SR(0)
    );
\odata_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(256),
      Q => \^odata_reg[256]_0\(256),
      R => SR(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(25),
      Q => \^odata_reg[256]_0\(25),
      R => SR(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(26),
      Q => \^odata_reg[256]_0\(26),
      R => SR(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(27),
      Q => \^odata_reg[256]_0\(27),
      R => SR(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(28),
      Q => \^odata_reg[256]_0\(28),
      R => SR(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(29),
      Q => \^odata_reg[256]_0\(29),
      R => SR(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(2),
      Q => \^odata_reg[256]_0\(2),
      R => SR(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(30),
      Q => \^odata_reg[256]_0\(30),
      R => SR(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(31),
      Q => \^odata_reg[256]_0\(31),
      R => SR(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(32),
      Q => \^odata_reg[256]_0\(32),
      R => SR(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(33),
      Q => \^odata_reg[256]_0\(33),
      R => SR(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(34),
      Q => \^odata_reg[256]_0\(34),
      R => SR(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(35),
      Q => \^odata_reg[256]_0\(35),
      R => SR(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(36),
      Q => \^odata_reg[256]_0\(36),
      R => SR(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(37),
      Q => \^odata_reg[256]_0\(37),
      R => SR(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(38),
      Q => \^odata_reg[256]_0\(38),
      R => SR(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(39),
      Q => \^odata_reg[256]_0\(39),
      R => SR(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(3),
      Q => \^odata_reg[256]_0\(3),
      R => SR(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(40),
      Q => \^odata_reg[256]_0\(40),
      R => SR(0)
    );
\odata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(41),
      Q => \^odata_reg[256]_0\(41),
      R => SR(0)
    );
\odata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(42),
      Q => \^odata_reg[256]_0\(42),
      R => SR(0)
    );
\odata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(43),
      Q => \^odata_reg[256]_0\(43),
      R => SR(0)
    );
\odata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(44),
      Q => \^odata_reg[256]_0\(44),
      R => SR(0)
    );
\odata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(45),
      Q => \^odata_reg[256]_0\(45),
      R => SR(0)
    );
\odata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(46),
      Q => \^odata_reg[256]_0\(46),
      R => SR(0)
    );
\odata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(47),
      Q => \^odata_reg[256]_0\(47),
      R => SR(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(48),
      Q => \^odata_reg[256]_0\(48),
      R => SR(0)
    );
\odata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(49),
      Q => \^odata_reg[256]_0\(49),
      R => SR(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(4),
      Q => \^odata_reg[256]_0\(4),
      R => SR(0)
    );
\odata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(50),
      Q => \^odata_reg[256]_0\(50),
      R => SR(0)
    );
\odata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(51),
      Q => \^odata_reg[256]_0\(51),
      R => SR(0)
    );
\odata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(52),
      Q => \^odata_reg[256]_0\(52),
      R => SR(0)
    );
\odata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(53),
      Q => \^odata_reg[256]_0\(53),
      R => SR(0)
    );
\odata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(54),
      Q => \^odata_reg[256]_0\(54),
      R => SR(0)
    );
\odata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(55),
      Q => \^odata_reg[256]_0\(55),
      R => SR(0)
    );
\odata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(56),
      Q => \^odata_reg[256]_0\(56),
      R => SR(0)
    );
\odata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(57),
      Q => \^odata_reg[256]_0\(57),
      R => SR(0)
    );
\odata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(58),
      Q => \^odata_reg[256]_0\(58),
      R => SR(0)
    );
\odata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(59),
      Q => \^odata_reg[256]_0\(59),
      R => SR(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(5),
      Q => \^odata_reg[256]_0\(5),
      R => SR(0)
    );
\odata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(60),
      Q => \^odata_reg[256]_0\(60),
      R => SR(0)
    );
\odata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(61),
      Q => \^odata_reg[256]_0\(61),
      R => SR(0)
    );
\odata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(62),
      Q => \^odata_reg[256]_0\(62),
      R => SR(0)
    );
\odata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(63),
      Q => \^odata_reg[256]_0\(63),
      R => SR(0)
    );
\odata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(64),
      Q => \^odata_reg[256]_0\(64),
      R => SR(0)
    );
\odata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(65),
      Q => \^odata_reg[256]_0\(65),
      R => SR(0)
    );
\odata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(66),
      Q => \^odata_reg[256]_0\(66),
      R => SR(0)
    );
\odata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(67),
      Q => \^odata_reg[256]_0\(67),
      R => SR(0)
    );
\odata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(68),
      Q => \^odata_reg[256]_0\(68),
      R => SR(0)
    );
\odata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(69),
      Q => \^odata_reg[256]_0\(69),
      R => SR(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(6),
      Q => \^odata_reg[256]_0\(6),
      R => SR(0)
    );
\odata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(70),
      Q => \^odata_reg[256]_0\(70),
      R => SR(0)
    );
\odata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(71),
      Q => \^odata_reg[256]_0\(71),
      R => SR(0)
    );
\odata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(72),
      Q => \^odata_reg[256]_0\(72),
      R => SR(0)
    );
\odata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(73),
      Q => \^odata_reg[256]_0\(73),
      R => SR(0)
    );
\odata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(74),
      Q => \^odata_reg[256]_0\(74),
      R => SR(0)
    );
\odata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(75),
      Q => \^odata_reg[256]_0\(75),
      R => SR(0)
    );
\odata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(76),
      Q => \^odata_reg[256]_0\(76),
      R => SR(0)
    );
\odata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(77),
      Q => \^odata_reg[256]_0\(77),
      R => SR(0)
    );
\odata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(78),
      Q => \^odata_reg[256]_0\(78),
      R => SR(0)
    );
\odata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(79),
      Q => \^odata_reg[256]_0\(79),
      R => SR(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(7),
      Q => \^odata_reg[256]_0\(7),
      R => SR(0)
    );
\odata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(80),
      Q => \^odata_reg[256]_0\(80),
      R => SR(0)
    );
\odata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(81),
      Q => \^odata_reg[256]_0\(81),
      R => SR(0)
    );
\odata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(82),
      Q => \^odata_reg[256]_0\(82),
      R => SR(0)
    );
\odata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(83),
      Q => \^odata_reg[256]_0\(83),
      R => SR(0)
    );
\odata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(84),
      Q => \^odata_reg[256]_0\(84),
      R => SR(0)
    );
\odata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(85),
      Q => \^odata_reg[256]_0\(85),
      R => SR(0)
    );
\odata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(86),
      Q => \^odata_reg[256]_0\(86),
      R => SR(0)
    );
\odata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(87),
      Q => \^odata_reg[256]_0\(87),
      R => SR(0)
    );
\odata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(88),
      Q => \^odata_reg[256]_0\(88),
      R => SR(0)
    );
\odata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(89),
      Q => \^odata_reg[256]_0\(89),
      R => SR(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(8),
      Q => \^odata_reg[256]_0\(8),
      R => SR(0)
    );
\odata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(90),
      Q => \^odata_reg[256]_0\(90),
      R => SR(0)
    );
\odata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(91),
      Q => \^odata_reg[256]_0\(91),
      R => SR(0)
    );
\odata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(92),
      Q => \^odata_reg[256]_0\(92),
      R => SR(0)
    );
\odata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(93),
      Q => \^odata_reg[256]_0\(93),
      R => SR(0)
    );
\odata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(94),
      Q => \^odata_reg[256]_0\(94),
      R => SR(0)
    );
\odata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(95),
      Q => \^odata_reg[256]_0\(95),
      R => SR(0)
    );
\odata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(96),
      Q => \^odata_reg[256]_0\(96),
      R => SR(0)
    );
\odata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(97),
      Q => \^odata_reg[256]_0\(97),
      R => SR(0)
    );
\odata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(98),
      Q => \^odata_reg[256]_0\(98),
      R => SR(0)
    );
\odata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(99),
      Q => \^odata_reg[256]_0\(99),
      R => SR(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata_reg[0]_0\(0),
      D => \odata_reg[256]_1\(9),
      Q => \^odata_reg[256]_0\(9),
      R => SR(0)
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(6),
      I1 => D(5),
      I2 => D(3),
      I3 => \^odata_reg[256]_0\(4),
      I4 => D(4),
      I5 => \^odata_reg[256]_0\(5),
      O => \odata_reg[6]_0\
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(10),
      I1 => D(8),
      I2 => D(6),
      I3 => \^odata_reg[256]_0\(8),
      I4 => D(7),
      I5 => \^odata_reg[256]_0\(9),
      O => \odata_reg[10]_0\
    );
\ram_reg_0_15_0_0_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(46),
      I1 => D(35),
      I2 => D(33),
      I3 => \^odata_reg[256]_0\(44),
      I4 => D(34),
      I5 => \^odata_reg[256]_0\(45),
      O => \odata_reg[46]_0\
    );
\ram_reg_0_15_0_0_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(50),
      I1 => D(38),
      I2 => D(36),
      I3 => \^odata_reg[256]_0\(48),
      I4 => D(37),
      I5 => \^odata_reg[256]_0\(49),
      O => \odata_reg[50]_0\
    );
\ram_reg_0_15_0_0_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(54),
      I1 => D(41),
      I2 => D(39),
      I3 => \^odata_reg[256]_0\(52),
      I4 => D(40),
      I5 => \^odata_reg[256]_0\(53),
      O => \odata_reg[54]_0\
    );
\ram_reg_0_15_0_0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(58),
      I1 => D(44),
      I2 => D(42),
      I3 => \^odata_reg[256]_0\(56),
      I4 => D(43),
      I5 => \^odata_reg[256]_0\(57),
      O => \odata_reg[58]_0\
    );
\ram_reg_0_15_0_0_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(62),
      I1 => D(47),
      I2 => D(45),
      I3 => \^odata_reg[256]_0\(60),
      I4 => D(46),
      I5 => \^odata_reg[256]_0\(61),
      O => \odata_reg[62]_0\
    );
\ram_reg_0_15_0_0_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(66),
      I1 => D(50),
      I2 => D(48),
      I3 => \^odata_reg[256]_0\(64),
      I4 => D(49),
      I5 => \^odata_reg[256]_0\(65),
      O => \odata_reg[66]_0\
    );
\ram_reg_0_15_0_0_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(70),
      I1 => D(53),
      I2 => D(51),
      I3 => \^odata_reg[256]_0\(68),
      I4 => D(52),
      I5 => \^odata_reg[256]_0\(69),
      O => \odata_reg[70]_0\
    );
\ram_reg_0_15_0_0_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(74),
      I1 => D(56),
      I2 => D(54),
      I3 => \^odata_reg[256]_0\(72),
      I4 => D(55),
      I5 => \^odata_reg[256]_0\(73),
      O => \odata_reg[74]_0\
    );
\ram_reg_0_15_0_0_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(78),
      I1 => D(59),
      I2 => D(57),
      I3 => \^odata_reg[256]_0\(76),
      I4 => D(58),
      I5 => \^odata_reg[256]_0\(77),
      O => \odata_reg[78]_0\
    );
\ram_reg_0_15_0_0_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(82),
      I1 => D(62),
      I2 => D(60),
      I3 => \^odata_reg[256]_0\(80),
      I4 => D(61),
      I5 => \^odata_reg[256]_0\(81),
      O => \odata_reg[82]_0\
    );
\ram_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(14),
      I1 => D(11),
      I2 => D(9),
      I3 => \^odata_reg[256]_0\(12),
      I4 => D(10),
      I5 => \^odata_reg[256]_0\(13),
      O => \odata_reg[14]_0\
    );
\ram_reg_0_15_0_0_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(86),
      I1 => D(65),
      I2 => D(63),
      I3 => \^odata_reg[256]_0\(84),
      I4 => D(64),
      I5 => \^odata_reg[256]_0\(85),
      O => \odata_reg[86]_0\
    );
\ram_reg_0_15_0_0_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(90),
      I1 => D(68),
      I2 => D(66),
      I3 => \^odata_reg[256]_0\(88),
      I4 => D(67),
      I5 => \^odata_reg[256]_0\(89),
      O => \odata_reg[90]_0\
    );
\ram_reg_0_15_0_0_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(94),
      I1 => D(71),
      I2 => D(69),
      I3 => \^odata_reg[256]_0\(92),
      I4 => D(70),
      I5 => \^odata_reg[256]_0\(93),
      O => \odata_reg[94]_0\
    );
\ram_reg_0_15_0_0_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(98),
      I1 => D(74),
      I2 => D(72),
      I3 => \^odata_reg[256]_0\(96),
      I4 => D(73),
      I5 => \^odata_reg[256]_0\(97),
      O => \odata_reg[98]_0\
    );
\ram_reg_0_15_0_0_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(102),
      I1 => D(77),
      I2 => D(75),
      I3 => \^odata_reg[256]_0\(100),
      I4 => D(76),
      I5 => \^odata_reg[256]_0\(101),
      O => \odata_reg[102]_0\
    );
\ram_reg_0_15_0_0_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(106),
      I1 => D(80),
      I2 => D(78),
      I3 => \^odata_reg[256]_0\(104),
      I4 => D(79),
      I5 => \^odata_reg[256]_0\(105),
      O => \odata_reg[106]_0\
    );
\ram_reg_0_15_0_0_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(110),
      I1 => D(83),
      I2 => D(81),
      I3 => \^odata_reg[256]_0\(108),
      I4 => D(82),
      I5 => \^odata_reg[256]_0\(109),
      O => \odata_reg[110]_0\
    );
\ram_reg_0_15_0_0_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(114),
      I1 => D(86),
      I2 => D(84),
      I3 => \^odata_reg[256]_0\(112),
      I4 => D(85),
      I5 => \^odata_reg[256]_0\(113),
      O => \odata_reg[114]_0\
    );
\ram_reg_0_15_0_0_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(118),
      I1 => D(89),
      I2 => D(87),
      I3 => \^odata_reg[256]_0\(116),
      I4 => D(88),
      I5 => \^odata_reg[256]_0\(117),
      O => \odata_reg[118]_0\
    );
\ram_reg_0_15_0_0_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(122),
      I1 => D(92),
      I2 => D(90),
      I3 => \^odata_reg[256]_0\(120),
      I4 => D(91),
      I5 => \^odata_reg[256]_0\(121),
      O => \odata_reg[122]_0\
    );
\ram_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(18),
      I1 => D(14),
      I2 => D(12),
      I3 => \^odata_reg[256]_0\(16),
      I4 => D(13),
      I5 => \^odata_reg[256]_0\(17),
      O => \odata_reg[18]_0\
    );
\ram_reg_0_15_0_0_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(126),
      I1 => D(95),
      I2 => D(93),
      I3 => \^odata_reg[256]_0\(124),
      I4 => D(94),
      I5 => \^odata_reg[256]_0\(125),
      O => \odata_reg[126]_0\
    );
\ram_reg_0_15_0_0_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(134),
      I1 => D(101),
      I2 => D(99),
      I3 => \^odata_reg[256]_0\(132),
      I4 => D(100),
      I5 => \^odata_reg[256]_0\(133),
      O => \odata_reg[134]_0\
    );
\ram_reg_0_15_0_0_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(138),
      I1 => D(104),
      I2 => D(102),
      I3 => \^odata_reg[256]_0\(136),
      I4 => D(103),
      I5 => \^odata_reg[256]_0\(137),
      O => \odata_reg[138]_0\
    );
\ram_reg_0_15_0_0_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(142),
      I1 => D(107),
      I2 => D(105),
      I3 => \^odata_reg[256]_0\(140),
      I4 => D(106),
      I5 => \^odata_reg[256]_0\(141),
      O => \odata_reg[142]_0\
    );
\ram_reg_0_15_0_0_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(146),
      I1 => D(110),
      I2 => D(108),
      I3 => \^odata_reg[256]_0\(144),
      I4 => D(109),
      I5 => \^odata_reg[256]_0\(145),
      O => \odata_reg[146]_0\
    );
\ram_reg_0_15_0_0_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(150),
      I1 => D(113),
      I2 => D(111),
      I3 => \^odata_reg[256]_0\(148),
      I4 => D(112),
      I5 => \^odata_reg[256]_0\(149),
      O => \odata_reg[150]_0\
    );
\ram_reg_0_15_0_0_i_3__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(154),
      I1 => D(116),
      I2 => D(114),
      I3 => \^odata_reg[256]_0\(152),
      I4 => D(115),
      I5 => \^odata_reg[256]_0\(153),
      O => \odata_reg[154]_0\
    );
\ram_reg_0_15_0_0_i_3__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(158),
      I1 => D(119),
      I2 => D(117),
      I3 => \^odata_reg[256]_0\(156),
      I4 => D(118),
      I5 => \^odata_reg[256]_0\(157),
      O => \odata_reg[158]_0\
    );
\ram_reg_0_15_0_0_i_3__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(162),
      I1 => D(122),
      I2 => D(120),
      I3 => \^odata_reg[256]_0\(160),
      I4 => D(121),
      I5 => \^odata_reg[256]_0\(161),
      O => \odata_reg[162]_0\
    );
\ram_reg_0_15_0_0_i_3__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(166),
      I1 => D(125),
      I2 => D(123),
      I3 => \^odata_reg[256]_0\(164),
      I4 => D(124),
      I5 => \^odata_reg[256]_0\(165),
      O => \odata_reg[166]_0\
    );
\ram_reg_0_15_0_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(22),
      I1 => D(17),
      I2 => D(15),
      I3 => \^odata_reg[256]_0\(20),
      I4 => D(16),
      I5 => \^odata_reg[256]_0\(21),
      O => \odata_reg[22]_0\
    );
\ram_reg_0_15_0_0_i_3__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(170),
      I1 => D(128),
      I2 => D(126),
      I3 => \^odata_reg[256]_0\(168),
      I4 => D(127),
      I5 => \^odata_reg[256]_0\(169),
      O => \odata_reg[170]_0\
    );
\ram_reg_0_15_0_0_i_3__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(174),
      I1 => D(131),
      I2 => D(129),
      I3 => \^odata_reg[256]_0\(172),
      I4 => D(130),
      I5 => \^odata_reg[256]_0\(173),
      O => \odata_reg[174]_0\
    );
\ram_reg_0_15_0_0_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(178),
      I1 => D(134),
      I2 => D(132),
      I3 => \^odata_reg[256]_0\(176),
      I4 => D(133),
      I5 => \^odata_reg[256]_0\(177),
      O => \odata_reg[178]_0\
    );
\ram_reg_0_15_0_0_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(182),
      I1 => D(137),
      I2 => D(135),
      I3 => \^odata_reg[256]_0\(180),
      I4 => D(136),
      I5 => \^odata_reg[256]_0\(181),
      O => \odata_reg[182]_0\
    );
\ram_reg_0_15_0_0_i_3__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(186),
      I1 => D(140),
      I2 => D(138),
      I3 => \^odata_reg[256]_0\(184),
      I4 => D(139),
      I5 => \^odata_reg[256]_0\(185),
      O => \odata_reg[186]_0\
    );
\ram_reg_0_15_0_0_i_3__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(190),
      I1 => D(143),
      I2 => D(141),
      I3 => \^odata_reg[256]_0\(188),
      I4 => D(142),
      I5 => \^odata_reg[256]_0\(189),
      O => \odata_reg[190]_0\
    );
\ram_reg_0_15_0_0_i_3__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(194),
      I1 => D(146),
      I2 => D(144),
      I3 => \^odata_reg[256]_0\(192),
      I4 => D(145),
      I5 => \^odata_reg[256]_0\(193),
      O => \odata_reg[194]_0\
    );
\ram_reg_0_15_0_0_i_3__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(198),
      I1 => D(149),
      I2 => D(147),
      I3 => \^odata_reg[256]_0\(196),
      I4 => D(148),
      I5 => \^odata_reg[256]_0\(197),
      O => \odata_reg[198]_0\
    );
\ram_reg_0_15_0_0_i_3__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(202),
      I1 => D(152),
      I2 => D(150),
      I3 => \^odata_reg[256]_0\(200),
      I4 => D(151),
      I5 => \^odata_reg[256]_0\(201),
      O => \odata_reg[202]_0\
    );
\ram_reg_0_15_0_0_i_3__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(206),
      I1 => D(155),
      I2 => D(153),
      I3 => \^odata_reg[256]_0\(204),
      I4 => D(154),
      I5 => \^odata_reg[256]_0\(205),
      O => \odata_reg[206]_0\
    );
\ram_reg_0_15_0_0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(26),
      I1 => D(20),
      I2 => D(18),
      I3 => \^odata_reg[256]_0\(24),
      I4 => D(19),
      I5 => \^odata_reg[256]_0\(25),
      O => \odata_reg[26]_0\
    );
\ram_reg_0_15_0_0_i_3__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(210),
      I1 => D(158),
      I2 => D(156),
      I3 => \^odata_reg[256]_0\(208),
      I4 => D(157),
      I5 => \^odata_reg[256]_0\(209),
      O => \odata_reg[210]_0\
    );
\ram_reg_0_15_0_0_i_3__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(214),
      I1 => D(161),
      I2 => D(159),
      I3 => \^odata_reg[256]_0\(212),
      I4 => D(160),
      I5 => \^odata_reg[256]_0\(213),
      O => \odata_reg[214]_0\
    );
\ram_reg_0_15_0_0_i_3__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(218),
      I1 => D(164),
      I2 => D(162),
      I3 => \^odata_reg[256]_0\(216),
      I4 => D(163),
      I5 => \^odata_reg[256]_0\(217),
      O => \odata_reg[218]_0\
    );
\ram_reg_0_15_0_0_i_3__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(222),
      I1 => D(167),
      I2 => D(165),
      I3 => \^odata_reg[256]_0\(220),
      I4 => D(166),
      I5 => \^odata_reg[256]_0\(221),
      O => \odata_reg[222]_0\
    );
\ram_reg_0_15_0_0_i_3__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(226),
      I1 => D(170),
      I2 => D(168),
      I3 => \^odata_reg[256]_0\(224),
      I4 => D(169),
      I5 => \^odata_reg[256]_0\(225),
      O => \odata_reg[226]_0\
    );
\ram_reg_0_15_0_0_i_3__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(230),
      I1 => D(173),
      I2 => D(171),
      I3 => \^odata_reg[256]_0\(228),
      I4 => D(172),
      I5 => \^odata_reg[256]_0\(229),
      O => \odata_reg[230]_0\
    );
\ram_reg_0_15_0_0_i_3__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(234),
      I1 => D(176),
      I2 => D(174),
      I3 => \^odata_reg[256]_0\(232),
      I4 => D(175),
      I5 => \^odata_reg[256]_0\(233),
      O => \odata_reg[234]_0\
    );
\ram_reg_0_15_0_0_i_3__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(238),
      I1 => D(179),
      I2 => D(177),
      I3 => \^odata_reg[256]_0\(236),
      I4 => D(178),
      I5 => \^odata_reg[256]_0\(237),
      O => \odata_reg[238]_0\
    );
\ram_reg_0_15_0_0_i_3__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(242),
      I1 => D(182),
      I2 => D(180),
      I3 => \^odata_reg[256]_0\(240),
      I4 => D(181),
      I5 => \^odata_reg[256]_0\(241),
      O => \odata_reg[242]_0\
    );
\ram_reg_0_15_0_0_i_3__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(246),
      I1 => D(185),
      I2 => D(183),
      I3 => \^odata_reg[256]_0\(244),
      I4 => D(184),
      I5 => \^odata_reg[256]_0\(245),
      O => \odata_reg[246]_0\
    );
\ram_reg_0_15_0_0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(30),
      I1 => D(23),
      I2 => D(21),
      I3 => \^odata_reg[256]_0\(28),
      I4 => D(22),
      I5 => \^odata_reg[256]_0\(29),
      O => \odata_reg[30]_0\
    );
\ram_reg_0_15_0_0_i_3__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(250),
      I1 => D(188),
      I2 => D(186),
      I3 => \^odata_reg[256]_0\(248),
      I4 => D(187),
      I5 => \^odata_reg[256]_0\(249),
      O => \odata_reg[250]_0\
    );
\ram_reg_0_15_0_0_i_3__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(254),
      I1 => D(191),
      I2 => D(189),
      I3 => \^odata_reg[256]_0\(252),
      I4 => D(190),
      I5 => \^odata_reg[256]_0\(253),
      O => \odata_reg[254]_0\
    );
\ram_reg_0_15_0_0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(34),
      I1 => D(26),
      I2 => D(24),
      I3 => \^odata_reg[256]_0\(32),
      I4 => D(25),
      I5 => \^odata_reg[256]_0\(33),
      O => \odata_reg[34]_0\
    );
\ram_reg_0_15_0_0_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(38),
      I1 => D(29),
      I2 => D(27),
      I3 => \^odata_reg[256]_0\(36),
      I4 => D(28),
      I5 => \^odata_reg[256]_0\(37),
      O => \odata_reg[38]_0\
    );
\ram_reg_0_15_0_0_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(42),
      I1 => D(32),
      I2 => D(30),
      I3 => \^odata_reg[256]_0\(40),
      I4 => D(31),
      I5 => \^odata_reg[256]_0\(41),
      O => \odata_reg[42]_0\
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(130),
      I1 => D(98),
      I2 => D(96),
      I3 => \^odata_reg[256]_0\(128),
      I4 => D(97),
      I5 => \^odata_reg[256]_0\(129),
      O => \odata_reg[130]_0\
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22BBBB22222B22"
    )
        port map (
      I0 => \^odata_reg[256]_0\(2),
      I1 => D(2),
      I2 => D(0),
      I3 => \^odata_reg[256]_0\(0),
      I4 => D(1),
      I5 => \^odata_reg[256]_0\(1),
      O => \odata_reg[2]_0\
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(3),
      I1 => \ireg_reg[256]\(0),
      O => d0(0)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(7),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[7]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(11),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[11]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(47),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[47]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(51),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[51]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(55),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[55]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(59),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[59]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(63),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[63]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(67),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[67]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(71),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[71]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(75),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[75]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(79),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[79]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(83),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[83]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(15),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[15]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(87),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[87]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(91),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[91]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(95),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[95]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(99),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[99]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(103),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[103]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(107),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[107]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(111),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[111]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(115),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[115]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(119),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[119]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(123),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[123]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(19),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[19]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(127),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[127]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(131),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[131]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(135),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[135]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(139),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[139]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(143),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[143]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(147),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[147]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(151),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[151]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(155),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[155]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(159),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[159]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(163),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[163]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(23),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[23]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(167),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[167]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(171),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[171]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(175),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[175]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(179),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[179]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(183),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[183]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(187),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[187]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(191),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[191]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(195),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[195]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(199),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[199]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(203),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[203]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(27),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[27]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(207),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[207]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(211),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[211]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(215),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[215]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(219),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[219]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(223),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[223]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(227),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[227]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(231),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[231]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(235),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[235]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(239),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[239]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(243),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[243]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(31),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[31]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(247),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[247]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(251),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[251]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(255),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[255]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(35),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[35]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(39),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[39]_0\(0)
    );
\ram_reg_0_15_3_3_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^odata_reg[256]_0\(43),
      I1 => \ireg_reg[256]\(0),
      O => \odata_reg[43]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb is
  port (
    \buf_0_V_addr_2_reg_3979_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \buf_0_V_addr_2_reg_3979_reg[1]\ : out STD_LOGIC;
    \buf_0_V_addr_2_reg_3979_reg[2]\ : out STD_LOGIC;
    \buf_0_V_addr_2_reg_3979_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \indvar_flatten_reg_2348_reg[2]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \buf_0_V_addr_2_reg_3979_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln154_reg_3969_reg[0]\ : in STD_LOGIC;
    \and_ln154_reg_3969_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln154_reg_3963_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln154_reg_3963_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_128
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \and_ln154_reg_3969_reg[0]\ => \and_ln154_reg_3969_reg[0]\,
      \and_ln154_reg_3969_reg[0]_0\ => \and_ln154_reg_3969_reg[0]_0\,
      \ap_CS_fsm_reg[3]\ => addr0(3),
      \ap_CS_fsm_reg[3]_0\ => addr0(1),
      \ap_CS_fsm_reg[3]_1\ => addr0(0),
      \ap_CS_fsm_reg[3]_2\ => addr0(2),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      ap_clk => ap_clk,
      \buf_0_V_addr_2_reg_3979_reg[0]\ => \buf_0_V_addr_2_reg_3979_reg[0]\,
      \buf_0_V_addr_2_reg_3979_reg[1]\ => \buf_0_V_addr_2_reg_3979_reg[1]\,
      \buf_0_V_addr_2_reg_3979_reg[2]\ => \buf_0_V_addr_2_reg_3979_reg[2]\,
      \buf_0_V_addr_2_reg_3979_reg[3]\ => \buf_0_V_addr_2_reg_3979_reg[3]\,
      \buf_0_V_addr_2_reg_3979_reg[3]_0\(3 downto 0) => \buf_0_V_addr_2_reg_3979_reg[3]_0\(3 downto 0),
      d0(0) => d0(0),
      \icmp_ln154_reg_3963_reg[0]\(4 downto 0) => \icmp_ln154_reg_3963_reg[0]\(4 downto 0),
      \icmp_ln154_reg_3963_reg[0]_0\ => \icmp_ln154_reg_3963_reg[0]_0\,
      \indvar_flatten_reg_2348_reg[2]\ => \indvar_flatten_reg_2348_reg[2]\,
      p_0_in => p_0_in,
      \q0_reg[0]_0\(2 downto 0) => \q0_reg[0]\(2 downto 0),
      \q0_reg[0]_1\(3 downto 0) => \q0_reg[0]_0\(3 downto 0),
      \q0_reg[0]_2\(4 downto 0) => \q0_reg[0]_1\(4 downto 0),
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[3]_0\(3 downto 0) => \q0_reg[3]\(3 downto 0),
      \q0_reg[3]_1\(3 downto 0) => \q0_reg[3]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_10 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_10 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_120
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_11 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_11 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_119
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_12 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_12 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_118
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_13 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_13 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_117
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_14 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_14 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_116
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_15 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_15 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_115
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_16 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_16 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_114
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_17 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_17 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_113
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_18 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_18 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_112
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_19 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_19 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_111
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_20 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_20 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_110
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_21 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_21 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_109
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_22 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_22 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_108
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_23 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_23 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_107
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_24 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_24 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_106
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_25 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_25 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_105
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_26 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_26 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_104
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_27 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_27 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_103
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_28 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_28 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_102
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_29 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_29 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_101
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_3 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_3 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_127
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_30 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_30 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_100
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_31 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_31 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_99
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_32 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_32 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_98
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_33 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_33 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_97
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_34 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_34 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_96
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_35 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_35 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_95
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_36 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_36 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_94
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_37 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_37 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_93
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_38 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_38 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_92
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_39 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_39 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_91
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_4 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_4 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_126
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_40 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_40 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_90
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_41 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_41 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_89
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_42 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_42 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_88
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_43 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_43 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_87
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_44 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_44 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_86
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_45 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_45 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_85
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_46 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_46 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_84
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_47 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_47 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_83
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_48 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_48 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_82
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_49 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_49 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_81
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_5 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_5 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_125
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_50 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_50 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_80
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_51 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_51 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_79
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_52 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_52 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_78
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_53 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_53 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_77
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_54 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_54 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_76
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_55 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_55 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_75
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_56 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_56 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_74
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_57 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_57 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_73
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_58 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_58 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_72
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_59 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_59 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_71
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_6 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_6 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_124
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_60 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_60 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_70
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_61 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_0_reg_2315_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \q0_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_0_reg_2315_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_61 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_61 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_69
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      addr0(3 downto 0) => addr0(3 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      buf_0_V_ce0 => E(0),
      \i_0_reg_2315_reg[0]\(3 downto 0) => \i_0_reg_2315_reg[0]\(3 downto 0),
      \i_0_reg_2315_reg[2]\ => \i_0_reg_2315_reg[2]\,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      \q0_reg[0]_6\ => \q0_reg[0]_5\,
      \q0_reg[3]_0\(3 downto 0) => \q0_reg[3]\(3 downto 0),
      \q0_reg[3]_1\(0) => \q0_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_62 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_62 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_62 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_68
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_63 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_63 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_67
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_64 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_64 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_66
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_65 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_65 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_65 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_7 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_7 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_123
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_8 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_8 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_122
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_9 : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_bkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_9 is
begin
StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_ram_121
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(4 downto 0) => \q0_reg[0]\(4 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  port (
    \odata_reg[256]\ : out STD_LOGIC_VECTOR ( 256 downto 0 );
    \odata_reg[2]\ : out STD_LOGIC;
    \odata_reg[6]\ : out STD_LOGIC;
    \odata_reg[10]\ : out STD_LOGIC;
    \odata_reg[14]\ : out STD_LOGIC;
    \odata_reg[18]\ : out STD_LOGIC;
    \odata_reg[22]\ : out STD_LOGIC;
    \odata_reg[26]\ : out STD_LOGIC;
    \odata_reg[30]\ : out STD_LOGIC;
    \odata_reg[34]\ : out STD_LOGIC;
    \odata_reg[38]\ : out STD_LOGIC;
    \odata_reg[42]\ : out STD_LOGIC;
    \odata_reg[46]\ : out STD_LOGIC;
    \odata_reg[50]\ : out STD_LOGIC;
    \odata_reg[54]\ : out STD_LOGIC;
    \odata_reg[58]\ : out STD_LOGIC;
    \odata_reg[62]\ : out STD_LOGIC;
    \odata_reg[66]\ : out STD_LOGIC;
    \odata_reg[70]\ : out STD_LOGIC;
    \odata_reg[74]\ : out STD_LOGIC;
    \odata_reg[78]\ : out STD_LOGIC;
    \odata_reg[82]\ : out STD_LOGIC;
    \odata_reg[86]\ : out STD_LOGIC;
    \odata_reg[90]\ : out STD_LOGIC;
    \odata_reg[94]\ : out STD_LOGIC;
    \odata_reg[98]\ : out STD_LOGIC;
    \odata_reg[102]\ : out STD_LOGIC;
    \odata_reg[106]\ : out STD_LOGIC;
    \odata_reg[110]\ : out STD_LOGIC;
    \odata_reg[114]\ : out STD_LOGIC;
    \odata_reg[118]\ : out STD_LOGIC;
    \odata_reg[122]\ : out STD_LOGIC;
    \odata_reg[126]\ : out STD_LOGIC;
    \odata_reg[130]\ : out STD_LOGIC;
    \odata_reg[134]\ : out STD_LOGIC;
    \odata_reg[138]\ : out STD_LOGIC;
    \odata_reg[142]\ : out STD_LOGIC;
    \odata_reg[146]\ : out STD_LOGIC;
    \odata_reg[150]\ : out STD_LOGIC;
    \odata_reg[154]\ : out STD_LOGIC;
    \odata_reg[158]\ : out STD_LOGIC;
    \odata_reg[162]\ : out STD_LOGIC;
    \odata_reg[166]\ : out STD_LOGIC;
    \odata_reg[170]\ : out STD_LOGIC;
    \odata_reg[174]\ : out STD_LOGIC;
    \odata_reg[178]\ : out STD_LOGIC;
    \odata_reg[182]\ : out STD_LOGIC;
    \odata_reg[186]\ : out STD_LOGIC;
    \odata_reg[190]\ : out STD_LOGIC;
    \odata_reg[194]\ : out STD_LOGIC;
    \odata_reg[198]\ : out STD_LOGIC;
    \odata_reg[202]\ : out STD_LOGIC;
    \odata_reg[206]\ : out STD_LOGIC;
    \odata_reg[210]\ : out STD_LOGIC;
    \odata_reg[214]\ : out STD_LOGIC;
    \odata_reg[218]\ : out STD_LOGIC;
    \odata_reg[222]\ : out STD_LOGIC;
    \odata_reg[226]\ : out STD_LOGIC;
    \odata_reg[230]\ : out STD_LOGIC;
    \odata_reg[234]\ : out STD_LOGIC;
    \odata_reg[238]\ : out STD_LOGIC;
    \odata_reg[242]\ : out STD_LOGIC;
    \odata_reg[246]\ : out STD_LOGIC;
    \odata_reg[250]\ : out STD_LOGIC;
    \odata_reg[254]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[35]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[43]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[47]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[59]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[67]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[71]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[75]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[79]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[83]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[87]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[91]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[95]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[99]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[103]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[107]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[111]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[115]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[119]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[123]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[127]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[131]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[135]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[139]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[143]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[147]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[151]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[155]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[159]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[163]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[167]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[171]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[175]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[179]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[183]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[187]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[191]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[195]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[199]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[203]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[207]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[211]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[215]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[219]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[223]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[227]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[231]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[235]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[239]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[243]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[247]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[251]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[255]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[256]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 256 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal \^odata_reg[256]\ : STD_LOGIC_VECTOR ( 256 downto 0 );
  signal p_0_in : STD_LOGIC;
begin
  \odata_reg[256]\(256 downto 0) <= \^odata_reg[256]\(256 downto 0);
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf_1
     port map (
      D(256) => in0_V_V_TVALID,
      D(255 downto 0) => in0_V_V_TDATA(255 downto 0),
      E(0) => ireg01_out,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[256]_0\(0) => p_0_in,
      \ireg_reg[256]_rep__0_0\(256 downto 0) => cdata(256 downto 0),
      \ireg_reg[256]_rep__0_1\(0) => \ireg_reg[256]\(0),
      \ireg_reg[256]_rep__0_2\(0) => \^odata_reg[256]\(256)
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf_2
     port map (
      D(191 downto 0) => D(191 downto 0),
      E(0) => ireg01_out,
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      d0(0) => d0(0),
      \ireg_reg[256]\(0) => \ireg_reg[256]\(0),
      \ireg_reg[256]_0\(0) => p_0_in,
      \odata_reg[0]_0\(0) => E(0),
      \odata_reg[102]_0\ => \odata_reg[102]\,
      \odata_reg[103]_0\(0) => \odata_reg[103]\(0),
      \odata_reg[106]_0\ => \odata_reg[106]\,
      \odata_reg[107]_0\(0) => \odata_reg[107]\(0),
      \odata_reg[10]_0\ => \odata_reg[10]\,
      \odata_reg[110]_0\ => \odata_reg[110]\,
      \odata_reg[111]_0\(0) => \odata_reg[111]\(0),
      \odata_reg[114]_0\ => \odata_reg[114]\,
      \odata_reg[115]_0\(0) => \odata_reg[115]\(0),
      \odata_reg[118]_0\ => \odata_reg[118]\,
      \odata_reg[119]_0\(0) => \odata_reg[119]\(0),
      \odata_reg[11]_0\(0) => \odata_reg[11]\(0),
      \odata_reg[122]_0\ => \odata_reg[122]\,
      \odata_reg[123]_0\(0) => \odata_reg[123]\(0),
      \odata_reg[126]_0\ => \odata_reg[126]\,
      \odata_reg[127]_0\(0) => \odata_reg[127]\(0),
      \odata_reg[130]_0\ => \odata_reg[130]\,
      \odata_reg[131]_0\(0) => \odata_reg[131]\(0),
      \odata_reg[134]_0\ => \odata_reg[134]\,
      \odata_reg[135]_0\(0) => \odata_reg[135]\(0),
      \odata_reg[138]_0\ => \odata_reg[138]\,
      \odata_reg[139]_0\(0) => \odata_reg[139]\(0),
      \odata_reg[142]_0\ => \odata_reg[142]\,
      \odata_reg[143]_0\(0) => \odata_reg[143]\(0),
      \odata_reg[146]_0\ => \odata_reg[146]\,
      \odata_reg[147]_0\(0) => \odata_reg[147]\(0),
      \odata_reg[14]_0\ => \odata_reg[14]\,
      \odata_reg[150]_0\ => \odata_reg[150]\,
      \odata_reg[151]_0\(0) => \odata_reg[151]\(0),
      \odata_reg[154]_0\ => \odata_reg[154]\,
      \odata_reg[155]_0\(0) => \odata_reg[155]\(0),
      \odata_reg[158]_0\ => \odata_reg[158]\,
      \odata_reg[159]_0\(0) => \odata_reg[159]\(0),
      \odata_reg[15]_0\(0) => \odata_reg[15]\(0),
      \odata_reg[162]_0\ => \odata_reg[162]\,
      \odata_reg[163]_0\(0) => \odata_reg[163]\(0),
      \odata_reg[166]_0\ => \odata_reg[166]\,
      \odata_reg[167]_0\(0) => \odata_reg[167]\(0),
      \odata_reg[170]_0\ => \odata_reg[170]\,
      \odata_reg[171]_0\(0) => \odata_reg[171]\(0),
      \odata_reg[174]_0\ => \odata_reg[174]\,
      \odata_reg[175]_0\(0) => \odata_reg[175]\(0),
      \odata_reg[178]_0\ => \odata_reg[178]\,
      \odata_reg[179]_0\(0) => \odata_reg[179]\(0),
      \odata_reg[182]_0\ => \odata_reg[182]\,
      \odata_reg[183]_0\(0) => \odata_reg[183]\(0),
      \odata_reg[186]_0\ => \odata_reg[186]\,
      \odata_reg[187]_0\(0) => \odata_reg[187]\(0),
      \odata_reg[18]_0\ => \odata_reg[18]\,
      \odata_reg[190]_0\ => \odata_reg[190]\,
      \odata_reg[191]_0\(0) => \odata_reg[191]\(0),
      \odata_reg[194]_0\ => \odata_reg[194]\,
      \odata_reg[195]_0\(0) => \odata_reg[195]\(0),
      \odata_reg[198]_0\ => \odata_reg[198]\,
      \odata_reg[199]_0\(0) => \odata_reg[199]\(0),
      \odata_reg[19]_0\(0) => \odata_reg[19]\(0),
      \odata_reg[202]_0\ => \odata_reg[202]\,
      \odata_reg[203]_0\(0) => \odata_reg[203]\(0),
      \odata_reg[206]_0\ => \odata_reg[206]\,
      \odata_reg[207]_0\(0) => \odata_reg[207]\(0),
      \odata_reg[210]_0\ => \odata_reg[210]\,
      \odata_reg[211]_0\(0) => \odata_reg[211]\(0),
      \odata_reg[214]_0\ => \odata_reg[214]\,
      \odata_reg[215]_0\(0) => \odata_reg[215]\(0),
      \odata_reg[218]_0\ => \odata_reg[218]\,
      \odata_reg[219]_0\(0) => \odata_reg[219]\(0),
      \odata_reg[222]_0\ => \odata_reg[222]\,
      \odata_reg[223]_0\(0) => \odata_reg[223]\(0),
      \odata_reg[226]_0\ => \odata_reg[226]\,
      \odata_reg[227]_0\(0) => \odata_reg[227]\(0),
      \odata_reg[22]_0\ => \odata_reg[22]\,
      \odata_reg[230]_0\ => \odata_reg[230]\,
      \odata_reg[231]_0\(0) => \odata_reg[231]\(0),
      \odata_reg[234]_0\ => \odata_reg[234]\,
      \odata_reg[235]_0\(0) => \odata_reg[235]\(0),
      \odata_reg[238]_0\ => \odata_reg[238]\,
      \odata_reg[239]_0\(0) => \odata_reg[239]\(0),
      \odata_reg[23]_0\(0) => \odata_reg[23]\(0),
      \odata_reg[242]_0\ => \odata_reg[242]\,
      \odata_reg[243]_0\(0) => \odata_reg[243]\(0),
      \odata_reg[246]_0\ => \odata_reg[246]\,
      \odata_reg[247]_0\(0) => \odata_reg[247]\(0),
      \odata_reg[250]_0\ => \odata_reg[250]\,
      \odata_reg[251]_0\(0) => \odata_reg[251]\(0),
      \odata_reg[254]_0\ => \odata_reg[254]\,
      \odata_reg[255]_0\(0) => \odata_reg[255]\(0),
      \odata_reg[256]_0\(256 downto 0) => \^odata_reg[256]\(256 downto 0),
      \odata_reg[256]_1\(256 downto 0) => cdata(256 downto 0),
      \odata_reg[26]_0\ => \odata_reg[26]\,
      \odata_reg[27]_0\(0) => \odata_reg[27]\(0),
      \odata_reg[2]_0\ => \odata_reg[2]\,
      \odata_reg[30]_0\ => \odata_reg[30]\,
      \odata_reg[31]_0\(0) => \odata_reg[31]\(0),
      \odata_reg[34]_0\ => \odata_reg[34]\,
      \odata_reg[35]_0\(0) => \odata_reg[35]\(0),
      \odata_reg[38]_0\ => \odata_reg[38]\,
      \odata_reg[39]_0\(0) => \odata_reg[39]\(0),
      \odata_reg[42]_0\ => \odata_reg[42]\,
      \odata_reg[43]_0\(0) => \odata_reg[43]\(0),
      \odata_reg[46]_0\ => \odata_reg[46]\,
      \odata_reg[47]_0\(0) => \odata_reg[47]\(0),
      \odata_reg[50]_0\ => \odata_reg[50]\,
      \odata_reg[51]_0\(0) => \odata_reg[51]\(0),
      \odata_reg[54]_0\ => \odata_reg[54]\,
      \odata_reg[55]_0\(0) => \odata_reg[55]\(0),
      \odata_reg[58]_0\ => \odata_reg[58]\,
      \odata_reg[59]_0\(0) => \odata_reg[59]\(0),
      \odata_reg[62]_0\ => \odata_reg[62]\,
      \odata_reg[63]_0\(0) => \odata_reg[63]\(0),
      \odata_reg[66]_0\ => \odata_reg[66]\,
      \odata_reg[67]_0\(0) => \odata_reg[67]\(0),
      \odata_reg[6]_0\ => \odata_reg[6]\,
      \odata_reg[70]_0\ => \odata_reg[70]\,
      \odata_reg[71]_0\(0) => \odata_reg[71]\(0),
      \odata_reg[74]_0\ => \odata_reg[74]\,
      \odata_reg[75]_0\(0) => \odata_reg[75]\(0),
      \odata_reg[78]_0\ => \odata_reg[78]\,
      \odata_reg[79]_0\(0) => \odata_reg[79]\(0),
      \odata_reg[7]_0\(0) => \odata_reg[7]\(0),
      \odata_reg[82]_0\ => \odata_reg[82]\,
      \odata_reg[83]_0\(0) => \odata_reg[83]\(0),
      \odata_reg[86]_0\ => \odata_reg[86]\,
      \odata_reg[87]_0\(0) => \odata_reg[87]\(0),
      \odata_reg[90]_0\ => \odata_reg[90]\,
      \odata_reg[91]_0\(0) => \odata_reg[91]\(0),
      \odata_reg[94]_0\ => \odata_reg[94]\,
      \odata_reg[95]_0\(0) => \odata_reg[95]\(0),
      \odata_reg[98]_0\ => \odata_reg[98]\,
      \odata_reg[99]_0\(0) => \odata_reg[99]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[256]\ : out STD_LOGIC;
    \odata_reg[256]\ : out STD_LOGIC_VECTOR ( 256 downto 0 );
    \rep_0_i_reg_36_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 256 downto 0 );
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 : entity is "regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2__0_n_1\ : STD_LOGIC;
  signal cdata : STD_LOGIC_VECTOR ( 256 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^odata_reg[256]\ : STD_LOGIC_VECTOR ( 256 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair147";
begin
  SR(0) <= \^sr\(0);
  \odata_reg[256]\(256 downto 0) <= \^odata_reg[256]\(256 downto 0);
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_V_V_TREADY,
      I3 => Q(2),
      O => \rep_0_i_reg_36_reg[0]\(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\,
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => Q(0),
      I3 => \ap_CS_fsm[3]_i_2__0_n_1\,
      I4 => Q(2),
      O => \rep_0_i_reg_36_reg[0]\(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg_n_1_[1]\,
      I2 => \count_reg_n_1_[0]\,
      O => \ap_CS_fsm[3]_i_2__0_n_1\
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_V_TREADY,
      I2 => \count_reg_n_1_[1]\,
      I3 => \count_reg_n_1_[0]\,
      I4 => D(256),
      O => \count[0]_i_1_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_1_[1]\,
      R => \^sr\(0)
    );
ibuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
     port map (
      D(256 downto 0) => cdata(256 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(0) => count(1),
      \count_reg[1]\(0) => \count_reg[1]_0\(0),
      \count_reg[1]_0\(0) => Q(1),
      \count_reg[1]_1\ => \count_reg_n_1_[0]\,
      \count_reg[1]_2\ => \count_reg_n_1_[1]\,
      \ireg_reg[0]_0\(0) => \^odata_reg[256]\(256),
      \ireg_reg[256]_0\ => \ireg_reg[256]\,
      \ireg_reg[256]_1\(256 downto 0) => D(256 downto 0),
      out_V_V_TREADY => out_V_V_TREADY
    );
obuf_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
     port map (
      D(256 downto 0) => cdata(256 downto 0),
      E(0) => ireg01_out,
      Q(256 downto 0) => \^odata_reg[256]\(256 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[256]\(0) => p_0_in,
      out_V_V_TREADY => out_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Pre is
  port (
    \rep_0_i_reg_36_reg[1]\ : out STD_LOGIC;
    \rep_0_i_reg_36_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 256 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \rep_0_i_reg_36_reg[1]_0\ : in STD_LOGIC;
    rep_reg_70 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rep_0_i_reg_36_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 256 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : in STD_LOGIC;
    grp_StreamingMaxPool_Pre_fu_47_ap_start_reg : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC;
    \q0_reg[0]_7\ : in STD_LOGIC;
    \q0_reg[0]_8\ : in STD_LOGIC;
    \q0_reg[0]_9\ : in STD_LOGIC;
    \q0_reg[0]_10\ : in STD_LOGIC;
    \q0_reg[0]_11\ : in STD_LOGIC;
    \q0_reg[0]_12\ : in STD_LOGIC;
    \q0_reg[0]_13\ : in STD_LOGIC;
    \q0_reg[0]_14\ : in STD_LOGIC;
    \q0_reg[0]_15\ : in STD_LOGIC;
    \q0_reg[0]_16\ : in STD_LOGIC;
    \q0_reg[0]_17\ : in STD_LOGIC;
    \q0_reg[0]_18\ : in STD_LOGIC;
    \q0_reg[0]_19\ : in STD_LOGIC;
    \q0_reg[0]_20\ : in STD_LOGIC;
    \q0_reg[0]_21\ : in STD_LOGIC;
    \q0_reg[0]_22\ : in STD_LOGIC;
    \q0_reg[0]_23\ : in STD_LOGIC;
    \q0_reg[0]_24\ : in STD_LOGIC;
    \q0_reg[0]_25\ : in STD_LOGIC;
    \q0_reg[0]_26\ : in STD_LOGIC;
    \q0_reg[0]_27\ : in STD_LOGIC;
    \q0_reg[0]_28\ : in STD_LOGIC;
    \q0_reg[0]_29\ : in STD_LOGIC;
    \q0_reg[0]_30\ : in STD_LOGIC;
    \q0_reg[0]_31\ : in STD_LOGIC;
    \q0_reg[0]_32\ : in STD_LOGIC;
    \q0_reg[0]_33\ : in STD_LOGIC;
    \q0_reg[0]_34\ : in STD_LOGIC;
    \q0_reg[0]_35\ : in STD_LOGIC;
    \q0_reg[0]_36\ : in STD_LOGIC;
    \q0_reg[0]_37\ : in STD_LOGIC;
    \q0_reg[0]_38\ : in STD_LOGIC;
    \q0_reg[0]_39\ : in STD_LOGIC;
    \q0_reg[0]_40\ : in STD_LOGIC;
    \q0_reg[0]_41\ : in STD_LOGIC;
    \q0_reg[0]_42\ : in STD_LOGIC;
    \q0_reg[0]_43\ : in STD_LOGIC;
    \q0_reg[0]_44\ : in STD_LOGIC;
    \q0_reg[0]_45\ : in STD_LOGIC;
    \q0_reg[0]_46\ : in STD_LOGIC;
    \q0_reg[0]_47\ : in STD_LOGIC;
    \q0_reg[0]_48\ : in STD_LOGIC;
    \q0_reg[0]_49\ : in STD_LOGIC;
    \q0_reg[0]_50\ : in STD_LOGIC;
    \q0_reg[0]_51\ : in STD_LOGIC;
    \q0_reg[0]_52\ : in STD_LOGIC;
    \q0_reg[0]_53\ : in STD_LOGIC;
    \q0_reg[0]_54\ : in STD_LOGIC;
    \q0_reg[0]_55\ : in STD_LOGIC;
    \q0_reg[0]_56\ : in STD_LOGIC;
    \q0_reg[0]_57\ : in STD_LOGIC;
    \q0_reg[0]_58\ : in STD_LOGIC;
    \q0_reg[0]_59\ : in STD_LOGIC;
    \q0_reg[0]_60\ : in STD_LOGIC;
    \q0_reg[0]_61\ : in STD_LOGIC;
    \q0_reg[0]_62\ : in STD_LOGIC;
    \q0_reg[0]_63\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_24\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_34\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_35\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_37\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_38\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_39\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_40\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_41\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_42\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_43\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_46\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_47\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_49\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_50\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_51\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_52\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_53\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_54\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_56\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_58\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_60\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_61\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Pre;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Pre is
  signal \^d\ : STD_LOGIC_VECTOR ( 256 downto 0 );
  signal add_ln153_fu_2492_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln153_reg_3958 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln154_1_fu_3712_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal addr0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal and_ln154_reg_3969 : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm1_0 : STD_LOGIC;
  signal buf_0_V_U_n_1 : STD_LOGIC;
  signal buf_0_V_U_n_10 : STD_LOGIC;
  signal buf_0_V_U_n_12 : STD_LOGIC;
  signal buf_0_V_U_n_13 : STD_LOGIC;
  signal buf_0_V_U_n_14 : STD_LOGIC;
  signal buf_0_V_U_n_15 : STD_LOGIC;
  signal buf_0_V_U_n_2 : STD_LOGIC;
  signal buf_0_V_U_n_3 : STD_LOGIC;
  signal buf_0_V_U_n_4 : STD_LOGIC;
  signal buf_0_V_U_n_5 : STD_LOGIC;
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_63_V_U_n_6 : STD_LOGIC;
  signal buf_63_V_U_n_7 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY : STD_LOGIC;
  signal i_0_reg_2315 : STD_LOGIC;
  signal \i_0_reg_2315[0]_i_1_n_1\ : STD_LOGIC;
  signal i_0_reg_2315_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_2400_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal icmp_ln145_fu_2394_p2 : STD_LOGIC;
  signal \icmp_ln153_fu_2486_p2__4\ : STD_LOGIC;
  signal icmp_ln154_reg_3963 : STD_LOGIC;
  signal indvar_flatten141_reg_2337 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \indvar_flatten141_reg_2337[5]_i_1_n_1\ : STD_LOGIC;
  signal indvar_flatten_reg_2348 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \indvar_flatten_reg_2348[0]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_reg_2348_reg_n_1_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_2348_reg_n_1_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_2348_reg_n_1_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_2348_reg_n_1_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_2348_reg_n_1_[4]\ : STD_LOGIC;
  signal \indvar_flatten_reg_2348_reg_n_1_[5]\ : STD_LOGIC;
  signal \kx_0_reg_2371[0]_i_1_n_1\ : STD_LOGIC;
  signal \kx_0_reg_2371[1]_i_1_n_1\ : STD_LOGIC;
  signal \kx_0_reg_2371_reg_n_1_[0]\ : STD_LOGIC;
  signal \kx_0_reg_2371_reg_n_1_[1]\ : STD_LOGIC;
  signal outpix_0_reg_2383 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal outpix_fu_3731_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal outpix_reg_4504 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal select_ln164_fu_2536_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln164_reg_3974 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xp_0_reg_2360 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal yp_0_reg_2326 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal yp_fu_2480_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal yp_reg_3950 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln153_reg_3958[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \add_ln153_reg_3958[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \add_ln153_reg_3958[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \add_ln153_reg_3958[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \i_0_reg_2315[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_0_reg_2315[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_0_reg_2315[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_0_reg_2315[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_2348[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_2348[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_2348[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_2348[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \odata[256]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \outpix_reg_4504[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \outpix_reg_4504[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \outpix_reg_4504[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \outpix_reg_4504[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rep_0_i_reg_36[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \yp_reg_3950[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \yp_reg_3950[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \yp_reg_3950[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \yp_reg_3950[3]_i_1\ : label is "soft_lutpair10";
begin
  D(256 downto 0) <= \^d\(256 downto 0);
  \ap_CS_fsm_reg[7]_0\(1 downto 0) <= \^ap_cs_fsm_reg[7]_0\(1 downto 0);
\add_ln153_reg_3958[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(0),
      O => add_ln153_fu_2492_p2(0)
    );
\add_ln153_reg_3958[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(0),
      I1 => indvar_flatten141_reg_2337(1),
      O => add_ln153_fu_2492_p2(1)
    );
\add_ln153_reg_3958[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(1),
      I1 => indvar_flatten141_reg_2337(0),
      I2 => indvar_flatten141_reg_2337(2),
      O => add_ln153_fu_2492_p2(2)
    );
\add_ln153_reg_3958[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(2),
      I1 => indvar_flatten141_reg_2337(0),
      I2 => indvar_flatten141_reg_2337(1),
      I3 => indvar_flatten141_reg_2337(3),
      O => add_ln153_fu_2492_p2(3)
    );
\add_ln153_reg_3958[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(3),
      I1 => indvar_flatten141_reg_2337(1),
      I2 => indvar_flatten141_reg_2337(0),
      I3 => indvar_flatten141_reg_2337(2),
      I4 => indvar_flatten141_reg_2337(4),
      O => add_ln153_fu_2492_p2(4)
    );
\add_ln153_reg_3958[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(4),
      I1 => indvar_flatten141_reg_2337(2),
      I2 => indvar_flatten141_reg_2337(0),
      I3 => indvar_flatten141_reg_2337(1),
      I4 => indvar_flatten141_reg_2337(3),
      I5 => indvar_flatten141_reg_2337(5),
      O => add_ln153_fu_2492_p2(5)
    );
\add_ln153_reg_3958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_2492_p2(0),
      Q => add_ln153_reg_3958(0),
      R => '0'
    );
\add_ln153_reg_3958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_2492_p2(1),
      Q => add_ln153_reg_3958(1),
      R => '0'
    );
\add_ln153_reg_3958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_2492_p2(2),
      Q => add_ln153_reg_3958(2),
      R => '0'
    );
\add_ln153_reg_3958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_2492_p2(3),
      Q => add_ln153_reg_3958(3),
      R => '0'
    );
\add_ln153_reg_3958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_2492_p2(4),
      Q => add_ln153_reg_3958(4),
      R => '0'
    );
\add_ln153_reg_3958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => add_ln153_fu_2492_p2(5),
      Q => add_ln153_reg_3958(5),
      R => '0'
    );
\and_ln154_reg_3969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => p_0_in,
      Q => and_ln154_reg_3969,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => \ap_CS_fsm[0]_i_2_n_1\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => yp_0_reg_2326(2),
      I2 => yp_0_reg_2326(3),
      I3 => yp_0_reg_2326(1),
      I4 => yp_0_reg_2326(0),
      O => \ap_CS_fsm[0]_i_2_n_1\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      I2 => buf_63_V_U_n_6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => Q(2),
      I2 => Q(0),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => i_0_reg_2315_reg(0),
      I1 => i_0_reg_2315_reg(1),
      I2 => i_0_reg_2315_reg(3),
      I3 => i_0_reg_2315_reg(2),
      I4 => ap_CS_fsm_state2,
      I5 => ap_NS_fsm1_0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444F4F4"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \rep_0_i_reg_36_reg[0]_0\,
      I4 => \rep_0_i_reg_36_reg[1]_0\,
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_1\,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      I3 => Q(2),
      O => ap_NS_fsm1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => \q0_reg[0]\(256),
      I2 => \ap_CS_fsm[3]_i_2_n_1\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => yp_0_reg_2326(2),
      I1 => yp_0_reg_2326(3),
      I2 => yp_0_reg_2326(1),
      I3 => yp_0_reg_2326(0),
      I4 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[3]_i_2_n_1\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \icmp_ln153_fu_2486_p2__4\,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => \q0_reg[0]\(256),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \icmp_ln153_fu_2486_p2__4\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => indvar_flatten141_reg_2337(1),
      I1 => indvar_flatten141_reg_2337(4),
      I2 => indvar_flatten141_reg_2337(3),
      I3 => indvar_flatten141_reg_2337(5),
      I4 => indvar_flatten141_reg_2337(0),
      I5 => indvar_flatten141_reg_2337(2),
      O => \icmp_ln153_fu_2486_p2__4\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[7]_1\,
      I3 => ap_CS_fsm_state6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[7]_1\,
      I3 => buf_0_V_U_n_2,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SR(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SR(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SR(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => SR(0)
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb
     port map (
      D(3 downto 0) => select_ln164_fu_2536_p3(3 downto 0),
      E(0) => buf_0_V_ce0,
      Q(3 downto 0) => select_ln164_reg_3974(3 downto 0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      \and_ln154_reg_3969_reg[0]\ => \kx_0_reg_2371_reg_n_1_[0]\,
      \and_ln154_reg_3969_reg[0]_0\ => \kx_0_reg_2371_reg_n_1_[1]\,
      \ap_CS_fsm_reg[6]\ => buf_0_V_U_n_2,
      ap_clk => ap_clk,
      \buf_0_V_addr_2_reg_3979_reg[0]\ => buf_0_V_U_n_1,
      \buf_0_V_addr_2_reg_3979_reg[1]\ => buf_0_V_U_n_3,
      \buf_0_V_addr_2_reg_3979_reg[2]\ => buf_0_V_U_n_4,
      \buf_0_V_addr_2_reg_3979_reg[3]\ => buf_0_V_U_n_5,
      \buf_0_V_addr_2_reg_3979_reg[3]_0\(3 downto 0) => xp_0_reg_2360(3 downto 0),
      d0(0) => d0(0),
      \icmp_ln154_reg_3963_reg[0]\(4) => \indvar_flatten_reg_2348_reg_n_1_[5]\,
      \icmp_ln154_reg_3963_reg[0]\(3) => \indvar_flatten_reg_2348_reg_n_1_[4]\,
      \icmp_ln154_reg_3963_reg[0]\(2) => \indvar_flatten_reg_2348_reg_n_1_[3]\,
      \icmp_ln154_reg_3963_reg[0]\(1) => \indvar_flatten_reg_2348_reg_n_1_[2]\,
      \icmp_ln154_reg_3963_reg[0]\(0) => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      \icmp_ln154_reg_3963_reg[0]_0\ => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      \indvar_flatten_reg_2348_reg[2]\ => buf_0_V_U_n_10,
      p_0_in => p_0_in,
      \q0_reg[0]\(2) => ap_CS_fsm_state7,
      \q0_reg[0]\(1) => \^ap_cs_fsm_reg[7]_0\(0),
      \q0_reg[0]\(0) => ap_CS_fsm_state4,
      \q0_reg[0]_0\(3 downto 0) => outpix_0_reg_2383(3 downto 0),
      \q0_reg[0]_1\(4) => \q0_reg[0]\(256),
      \q0_reg[0]_1\(3 downto 0) => \q0_reg[0]\(3 downto 0),
      \q0_reg[0]_2\ => buf_63_V_U_n_7,
      \q0_reg[0]_3\ => \q0_reg[0]_0\,
      \q0_reg[3]\(3 downto 0) => \^d\(3 downto 0),
      \q0_reg[3]_0\(3 downto 0) => i_0_reg_2315_reg(3 downto 0)
    );
\buf_0_V_addr_2_reg_3979[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \icmp_ln153_fu_2486_p2__4\,
      O => ap_NS_fsm10_out
    );
\buf_0_V_addr_2_reg_3979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_2536_p3(0),
      Q => select_ln164_reg_3974(0),
      R => '0'
    );
\buf_0_V_addr_2_reg_3979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_2536_p3(1),
      Q => select_ln164_reg_3974(1),
      R => '0'
    );
\buf_0_V_addr_2_reg_3979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_2536_p3(2),
      Q => select_ln164_reg_3974(2),
      R => '0'
    );
\buf_0_V_addr_2_reg_3979_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => select_ln164_fu_2536_p3(3),
      Q => select_ln164_reg_3974(3),
      R => '0'
    );
buf_10_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_3
     port map (
      D(3 downto 0) => \^d\(43 downto 40),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(43 downto 40),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_10\,
      \q0_reg[3]\(0) => \q0_reg[3]_8\(0)
    );
buf_11_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_4
     port map (
      D(3 downto 0) => \^d\(47 downto 44),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(47 downto 44),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_11\,
      \q0_reg[3]\(0) => \q0_reg[3]_9\(0)
    );
buf_12_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_5
     port map (
      D(3 downto 0) => \^d\(51 downto 48),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(51 downto 48),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_12\,
      \q0_reg[3]\(0) => \q0_reg[3]_10\(0)
    );
buf_13_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_6
     port map (
      D(3 downto 0) => \^d\(55 downto 52),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(55 downto 52),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_13\,
      \q0_reg[3]\(0) => \q0_reg[3]_11\(0)
    );
buf_14_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_7
     port map (
      D(3 downto 0) => \^d\(59 downto 56),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(59 downto 56),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_14\,
      \q0_reg[3]\(0) => \q0_reg[3]_12\(0)
    );
buf_15_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_8
     port map (
      D(3 downto 0) => \^d\(63 downto 60),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(63 downto 60),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_15\,
      \q0_reg[3]\(0) => \q0_reg[3]_13\(0)
    );
buf_16_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_9
     port map (
      D(3 downto 0) => \^d\(67 downto 64),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(67 downto 64),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_16\,
      \q0_reg[3]\(0) => \q0_reg[3]_14\(0)
    );
buf_17_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_10
     port map (
      D(3 downto 0) => \^d\(71 downto 68),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(71 downto 68),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_17\,
      \q0_reg[3]\(0) => \q0_reg[3]_15\(0)
    );
buf_18_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_11
     port map (
      D(3 downto 0) => \^d\(75 downto 72),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(75 downto 72),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_18\,
      \q0_reg[3]\(0) => \q0_reg[3]_16\(0)
    );
buf_19_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_12
     port map (
      D(3 downto 0) => \^d\(79 downto 76),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(79 downto 76),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_19\,
      \q0_reg[3]\(0) => \q0_reg[3]_17\(0)
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_13
     port map (
      D(3 downto 0) => \^d\(7 downto 4),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(7 downto 4),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_1\,
      \q0_reg[3]\(0) => \q0_reg[3]\(0)
    );
buf_20_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_14
     port map (
      D(3 downto 0) => \^d\(83 downto 80),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(83 downto 80),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_20\,
      \q0_reg[3]\(0) => \q0_reg[3]_18\(0)
    );
buf_21_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_15
     port map (
      D(3 downto 0) => \^d\(87 downto 84),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(87 downto 84),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_21\,
      \q0_reg[3]\(0) => \q0_reg[3]_19\(0)
    );
buf_22_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_16
     port map (
      D(3 downto 0) => \^d\(91 downto 88),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(91 downto 88),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_22\,
      \q0_reg[3]\(0) => \q0_reg[3]_20\(0)
    );
buf_23_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_17
     port map (
      D(3 downto 0) => \^d\(95 downto 92),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(95 downto 92),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_23\,
      \q0_reg[3]\(0) => \q0_reg[3]_21\(0)
    );
buf_24_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_18
     port map (
      D(3 downto 0) => \^d\(99 downto 96),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(99 downto 96),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_24\,
      \q0_reg[3]\(0) => \q0_reg[3]_22\(0)
    );
buf_25_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_19
     port map (
      D(3 downto 0) => \^d\(103 downto 100),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(103 downto 100),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_25\,
      \q0_reg[3]\(0) => \q0_reg[3]_23\(0)
    );
buf_26_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_20
     port map (
      D(3 downto 0) => \^d\(107 downto 104),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(107 downto 104),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_26\,
      \q0_reg[3]\(0) => \q0_reg[3]_24\(0)
    );
buf_27_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_21
     port map (
      D(3 downto 0) => \^d\(111 downto 108),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(111 downto 108),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_27\,
      \q0_reg[3]\(0) => \q0_reg[3]_25\(0)
    );
buf_28_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_22
     port map (
      D(3 downto 0) => \^d\(115 downto 112),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(115 downto 112),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_28\,
      \q0_reg[3]\(0) => \q0_reg[3]_26\(0)
    );
buf_29_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_23
     port map (
      D(3 downto 0) => \^d\(119 downto 116),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(119 downto 116),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_29\,
      \q0_reg[3]\(0) => \q0_reg[3]_27\(0)
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_24
     port map (
      D(3 downto 0) => \^d\(11 downto 8),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(11 downto 8),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_2\,
      \q0_reg[3]\(0) => \q0_reg[3]_0\(0)
    );
buf_30_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_25
     port map (
      D(3 downto 0) => \^d\(123 downto 120),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(123 downto 120),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_30\,
      \q0_reg[3]\(0) => \q0_reg[3]_28\(0)
    );
buf_31_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_26
     port map (
      D(3 downto 0) => \^d\(127 downto 124),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(127 downto 124),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_31\,
      \q0_reg[3]\(0) => \q0_reg[3]_29\(0)
    );
buf_32_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_27
     port map (
      D(3 downto 0) => \^d\(131 downto 128),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(131 downto 128),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_32\,
      \q0_reg[3]\(0) => \q0_reg[3]_30\(0)
    );
buf_33_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_28
     port map (
      D(3 downto 0) => \^d\(135 downto 132),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(135 downto 132),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_33\,
      \q0_reg[3]\(0) => \q0_reg[3]_31\(0)
    );
buf_34_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_29
     port map (
      D(3 downto 0) => \^d\(139 downto 136),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(139 downto 136),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_34\,
      \q0_reg[3]\(0) => \q0_reg[3]_32\(0)
    );
buf_35_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_30
     port map (
      D(3 downto 0) => \^d\(143 downto 140),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(143 downto 140),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_35\,
      \q0_reg[3]\(0) => \q0_reg[3]_33\(0)
    );
buf_36_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_31
     port map (
      D(3 downto 0) => \^d\(147 downto 144),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(147 downto 144),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_36\,
      \q0_reg[3]\(0) => \q0_reg[3]_34\(0)
    );
buf_37_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_32
     port map (
      D(3 downto 0) => \^d\(151 downto 148),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(151 downto 148),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_37\,
      \q0_reg[3]\(0) => \q0_reg[3]_35\(0)
    );
buf_38_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_33
     port map (
      D(3 downto 0) => \^d\(155 downto 152),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(155 downto 152),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_38\,
      \q0_reg[3]\(0) => \q0_reg[3]_36\(0)
    );
buf_39_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_34
     port map (
      D(3 downto 0) => \^d\(159 downto 156),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(159 downto 156),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_39\,
      \q0_reg[3]\(0) => \q0_reg[3]_37\(0)
    );
buf_3_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_35
     port map (
      D(3 downto 0) => \^d\(15 downto 12),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(15 downto 12),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_3\,
      \q0_reg[3]\(0) => \q0_reg[3]_1\(0)
    );
buf_40_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_36
     port map (
      D(3 downto 0) => \^d\(163 downto 160),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(163 downto 160),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_40\,
      \q0_reg[3]\(0) => \q0_reg[3]_38\(0)
    );
buf_41_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_37
     port map (
      D(3 downto 0) => \^d\(167 downto 164),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(167 downto 164),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_41\,
      \q0_reg[3]\(0) => \q0_reg[3]_39\(0)
    );
buf_42_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_38
     port map (
      D(3 downto 0) => \^d\(171 downto 168),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(171 downto 168),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_42\,
      \q0_reg[3]\(0) => \q0_reg[3]_40\(0)
    );
buf_43_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_39
     port map (
      D(3 downto 0) => \^d\(175 downto 172),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(175 downto 172),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_43\,
      \q0_reg[3]\(0) => \q0_reg[3]_41\(0)
    );
buf_44_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_40
     port map (
      D(3 downto 0) => \^d\(179 downto 176),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(179 downto 176),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_44\,
      \q0_reg[3]\(0) => \q0_reg[3]_42\(0)
    );
buf_45_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_41
     port map (
      D(3 downto 0) => \^d\(183 downto 180),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(183 downto 180),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_45\,
      \q0_reg[3]\(0) => \q0_reg[3]_43\(0)
    );
buf_46_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_42
     port map (
      D(3 downto 0) => \^d\(187 downto 184),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(187 downto 184),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_46\,
      \q0_reg[3]\(0) => \q0_reg[3]_44\(0)
    );
buf_47_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_43
     port map (
      D(3 downto 0) => \^d\(191 downto 188),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(191 downto 188),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_47\,
      \q0_reg[3]\(0) => \q0_reg[3]_45\(0)
    );
buf_48_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_44
     port map (
      D(3 downto 0) => \^d\(195 downto 192),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(195 downto 192),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_48\,
      \q0_reg[3]\(0) => \q0_reg[3]_46\(0)
    );
buf_49_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_45
     port map (
      D(3 downto 0) => \^d\(199 downto 196),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(199 downto 196),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_49\,
      \q0_reg[3]\(0) => \q0_reg[3]_47\(0)
    );
buf_4_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_46
     port map (
      D(3 downto 0) => \^d\(19 downto 16),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(19 downto 16),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_4\,
      \q0_reg[3]\(0) => \q0_reg[3]_2\(0)
    );
buf_50_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_47
     port map (
      D(3 downto 0) => \^d\(203 downto 200),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(203 downto 200),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_50\,
      \q0_reg[3]\(0) => \q0_reg[3]_48\(0)
    );
buf_51_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_48
     port map (
      D(3 downto 0) => \^d\(207 downto 204),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(207 downto 204),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_51\,
      \q0_reg[3]\(0) => \q0_reg[3]_49\(0)
    );
buf_52_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_49
     port map (
      D(3 downto 0) => \^d\(211 downto 208),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(211 downto 208),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_52\,
      \q0_reg[3]\(0) => \q0_reg[3]_50\(0)
    );
buf_53_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_50
     port map (
      D(3 downto 0) => \^d\(215 downto 212),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(215 downto 212),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_53\,
      \q0_reg[3]\(0) => \q0_reg[3]_51\(0)
    );
buf_54_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_51
     port map (
      D(3 downto 0) => \^d\(219 downto 216),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(219 downto 216),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_54\,
      \q0_reg[3]\(0) => \q0_reg[3]_52\(0)
    );
buf_55_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_52
     port map (
      D(3 downto 0) => \^d\(223 downto 220),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(223 downto 220),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_55\,
      \q0_reg[3]\(0) => \q0_reg[3]_53\(0)
    );
buf_56_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_53
     port map (
      D(3 downto 0) => \^d\(227 downto 224),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(227 downto 224),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_56\,
      \q0_reg[3]\(0) => \q0_reg[3]_54\(0)
    );
buf_57_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_54
     port map (
      D(3 downto 0) => \^d\(231 downto 228),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(231 downto 228),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_57\,
      \q0_reg[3]\(0) => \q0_reg[3]_55\(0)
    );
buf_58_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_55
     port map (
      D(3 downto 0) => \^d\(235 downto 232),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(235 downto 232),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_58\,
      \q0_reg[3]\(0) => \q0_reg[3]_56\(0)
    );
buf_59_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_56
     port map (
      D(3 downto 0) => \^d\(239 downto 236),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(239 downto 236),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_59\,
      \q0_reg[3]\(0) => \q0_reg[3]_57\(0)
    );
buf_5_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_57
     port map (
      D(3 downto 0) => \^d\(23 downto 20),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(23 downto 20),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_5\,
      \q0_reg[3]\(0) => \q0_reg[3]_3\(0)
    );
buf_60_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_58
     port map (
      D(3 downto 0) => \^d\(243 downto 240),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(243 downto 240),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_60\,
      \q0_reg[3]\(0) => \q0_reg[3]_58\(0)
    );
buf_61_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_59
     port map (
      D(3 downto 0) => \^d\(247 downto 244),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(247 downto 244),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_61\,
      \q0_reg[3]\(0) => \q0_reg[3]_59\(0)
    );
buf_62_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_60
     port map (
      D(3 downto 0) => \^d\(251 downto 248),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3 downto 0) => addr0(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(251 downto 248),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_62\,
      \q0_reg[3]\(0) => \q0_reg[3]_60\(0)
    );
buf_63_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_61
     port map (
      D(3 downto 0) => select_ln164_fu_2536_p3(3 downto 0),
      E(0) => buf_0_V_ce0,
      Q(2) => \^ap_cs_fsm_reg[7]_0\(0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      addr0(3 downto 0) => addr0(3 downto 0),
      \ap_CS_fsm_reg[4]\ => buf_63_V_U_n_7,
      ap_clk => ap_clk,
      \i_0_reg_2315_reg[0]\(3 downto 0) => i_0_reg_2315_reg(3 downto 0),
      \i_0_reg_2315_reg[2]\ => buf_63_V_U_n_6,
      \q0_reg[0]\(4 downto 0) => \q0_reg[0]\(256 downto 252),
      \q0_reg[0]_0\ => buf_0_V_U_n_2,
      \q0_reg[0]_1\ => buf_0_V_U_n_1,
      \q0_reg[0]_2\ => buf_0_V_U_n_3,
      \q0_reg[0]_3\ => buf_0_V_U_n_4,
      \q0_reg[0]_4\ => buf_0_V_U_n_5,
      \q0_reg[0]_5\ => \q0_reg[0]_63\,
      \q0_reg[3]\(3 downto 0) => \^d\(255 downto 252),
      \q0_reg[3]_0\(0) => \q0_reg[3]_61\(0)
    );
buf_6_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_62
     port map (
      D(3 downto 0) => \^d\(27 downto 24),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(27 downto 24),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_6\,
      \q0_reg[3]\(0) => \q0_reg[3]_4\(0)
    );
buf_7_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_63
     port map (
      D(3 downto 0) => \^d\(31 downto 28),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(31 downto 28),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_7\,
      \q0_reg[3]\(0) => \q0_reg[3]_5\(0)
    );
buf_8_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_64
     port map (
      D(3 downto 0) => \^d\(35 downto 32),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(35 downto 32),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_8\,
      \q0_reg[3]\(0) => \q0_reg[3]_6\(0)
    );
buf_9_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_bkb_65
     port map (
      D(3 downto 0) => \^d\(39 downto 36),
      E(0) => buf_0_V_ce0,
      Q(0) => \^ap_cs_fsm_reg[7]_0\(0),
      addr0(3) => buf_0_V_U_n_12,
      addr0(2) => buf_0_V_U_n_13,
      addr0(1) => buf_0_V_U_n_14,
      addr0(0) => buf_0_V_U_n_15,
      ap_clk => ap_clk,
      \q0_reg[0]\(4) => \q0_reg[0]\(256),
      \q0_reg[0]\(3 downto 0) => \q0_reg[0]\(39 downto 36),
      \q0_reg[0]_0\ => buf_63_V_U_n_7,
      \q0_reg[0]_1\ => \q0_reg[0]_9\,
      \q0_reg[3]\(0) => \q0_reg[3]_7\(0)
    );
grp_StreamingMaxPool_Pre_fu_47_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DDC0CC"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_1\,
      I1 => Q(1),
      I2 => \rep_0_i_reg_36_reg[0]_0\,
      I3 => \rep_0_i_reg_36_reg[1]_0\,
      I4 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\i_0_reg_2315[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_2315_reg(0),
      O => \i_0_reg_2315[0]_i_1_n_1\
    );
\i_0_reg_2315[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_reg_2315_reg(0),
      I1 => i_0_reg_2315_reg(1),
      O => i_fu_2400_p2(1)
    );
\i_0_reg_2315[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_reg_2315_reg(0),
      I1 => i_0_reg_2315_reg(1),
      I2 => i_0_reg_2315_reg(2),
      O => i_fu_2400_p2(2)
    );
\i_0_reg_2315[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      I2 => buf_63_V_U_n_6,
      O => i_0_reg_2315
    );
\i_0_reg_2315[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_0_reg_2315_reg(0),
      I2 => i_0_reg_2315_reg(1),
      I3 => i_0_reg_2315_reg(3),
      I4 => i_0_reg_2315_reg(2),
      O => icmp_ln145_fu_2394_p2
    );
\i_0_reg_2315[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_reg_2315_reg(2),
      I1 => i_0_reg_2315_reg(1),
      I2 => i_0_reg_2315_reg(0),
      I3 => i_0_reg_2315_reg(3),
      O => i_fu_2400_p2(3)
    );
\i_0_reg_2315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln145_fu_2394_p2,
      D => \i_0_reg_2315[0]_i_1_n_1\,
      Q => i_0_reg_2315_reg(0),
      R => i_0_reg_2315
    );
\i_0_reg_2315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln145_fu_2394_p2,
      D => i_fu_2400_p2(1),
      Q => i_0_reg_2315_reg(1),
      R => i_0_reg_2315
    );
\i_0_reg_2315_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln145_fu_2394_p2,
      D => i_fu_2400_p2(2),
      Q => i_0_reg_2315_reg(2),
      R => i_0_reg_2315
    );
\i_0_reg_2315_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln145_fu_2394_p2,
      D => i_fu_2400_p2(3),
      Q => i_0_reg_2315_reg(3),
      R => i_0_reg_2315
    );
\icmp_ln154_reg_3963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm10_out,
      D => buf_0_V_U_n_10,
      Q => icmp_ln154_reg_3963,
      R => '0'
    );
\indvar_flatten141_reg_2337[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => yp_0_reg_2326(0),
      I2 => yp_0_reg_2326(1),
      I3 => yp_0_reg_2326(3),
      I4 => yp_0_reg_2326(2),
      O => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten141_reg_2337[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => \q0_reg[0]\(256),
      O => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY
    );
\indvar_flatten141_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln153_reg_3958(0),
      Q => indvar_flatten141_reg_2337(0),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten141_reg_2337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln153_reg_3958(1),
      Q => indvar_flatten141_reg_2337(1),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten141_reg_2337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln153_reg_3958(2),
      Q => indvar_flatten141_reg_2337(2),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten141_reg_2337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln153_reg_3958(3),
      Q => indvar_flatten141_reg_2337(3),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten141_reg_2337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln153_reg_3958(4),
      Q => indvar_flatten141_reg_2337(4),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten141_reg_2337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln153_reg_3958(5),
      Q => indvar_flatten141_reg_2337(5),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\indvar_flatten_reg_2348[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA6A"
    )
        port map (
      I0 => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      I1 => \q0_reg[0]\(256),
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => icmp_ln154_reg_3963,
      I4 => \indvar_flatten141_reg_2337[5]_i_1_n_1\,
      O => \indvar_flatten_reg_2348[0]_i_1_n_1\
    );
\indvar_flatten_reg_2348[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      I1 => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      O => add_ln154_1_fu_3712_p2(1)
    );
\indvar_flatten_reg_2348[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      I1 => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      I2 => \indvar_flatten_reg_2348_reg_n_1_[2]\,
      O => add_ln154_1_fu_3712_p2(2)
    );
\indvar_flatten_reg_2348[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \indvar_flatten_reg_2348_reg_n_1_[2]\,
      I1 => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      I2 => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      I3 => \indvar_flatten_reg_2348_reg_n_1_[3]\,
      O => add_ln154_1_fu_3712_p2(3)
    );
\indvar_flatten_reg_2348[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \indvar_flatten_reg_2348_reg_n_1_[3]\,
      I1 => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      I2 => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      I3 => \indvar_flatten_reg_2348_reg_n_1_[2]\,
      I4 => \indvar_flatten_reg_2348_reg_n_1_[4]\,
      O => add_ln154_1_fu_3712_p2(4)
    );
\indvar_flatten_reg_2348[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => \q0_reg[0]\(256),
      I2 => icmp_ln154_reg_3963,
      I3 => \ap_CS_fsm[3]_i_2_n_1\,
      O => indvar_flatten_reg_2348(4)
    );
\indvar_flatten_reg_2348[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \indvar_flatten_reg_2348_reg_n_1_[4]\,
      I1 => \indvar_flatten_reg_2348_reg_n_1_[2]\,
      I2 => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      I3 => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      I4 => \indvar_flatten_reg_2348_reg_n_1_[3]\,
      I5 => \indvar_flatten_reg_2348_reg_n_1_[5]\,
      O => add_ln154_1_fu_3712_p2(5)
    );
\indvar_flatten_reg_2348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indvar_flatten_reg_2348[0]_i_1_n_1\,
      Q => \indvar_flatten_reg_2348_reg_n_1_[0]\,
      R => '0'
    );
\indvar_flatten_reg_2348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln154_1_fu_3712_p2(1),
      Q => \indvar_flatten_reg_2348_reg_n_1_[1]\,
      R => indvar_flatten_reg_2348(4)
    );
\indvar_flatten_reg_2348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln154_1_fu_3712_p2(2),
      Q => \indvar_flatten_reg_2348_reg_n_1_[2]\,
      R => indvar_flatten_reg_2348(4)
    );
\indvar_flatten_reg_2348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln154_1_fu_3712_p2(3),
      Q => \indvar_flatten_reg_2348_reg_n_1_[3]\,
      R => indvar_flatten_reg_2348(4)
    );
\indvar_flatten_reg_2348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln154_1_fu_3712_p2(4),
      Q => \indvar_flatten_reg_2348_reg_n_1_[4]\,
      R => indvar_flatten_reg_2348(4)
    );
\indvar_flatten_reg_2348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => add_ln154_1_fu_3712_p2(5),
      Q => \indvar_flatten_reg_2348_reg_n_1_[5]\,
      R => indvar_flatten_reg_2348(4)
    );
\kx_0_reg_2371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDAAAAAA"
    )
        port map (
      I0 => \kx_0_reg_2371_reg_n_1_[0]\,
      I1 => icmp_ln154_reg_3963,
      I2 => and_ln154_reg_3969,
      I3 => \q0_reg[0]\(256),
      I4 => \^ap_cs_fsm_reg[7]_0\(0),
      I5 => \indvar_flatten141_reg_2337[5]_i_1_n_1\,
      O => \kx_0_reg_2371[0]_i_1_n_1\
    );
\kx_0_reg_2371[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030307800000000"
    )
        port map (
      I0 => \kx_0_reg_2371_reg_n_1_[0]\,
      I1 => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      I2 => \kx_0_reg_2371_reg_n_1_[1]\,
      I3 => icmp_ln154_reg_3963,
      I4 => and_ln154_reg_3969,
      I5 => \ap_CS_fsm[3]_i_2_n_1\,
      O => \kx_0_reg_2371[1]_i_1_n_1\
    );
\kx_0_reg_2371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \kx_0_reg_2371[0]_i_1_n_1\,
      Q => \kx_0_reg_2371_reg_n_1_[0]\,
      R => '0'
    );
\kx_0_reg_2371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \kx_0_reg_2371[1]_i_1_n_1\,
      Q => \kx_0_reg_2371_reg_n_1_[1]\,
      R => '0'
    );
\odata[256]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => Q(2),
      I2 => \q0_reg[0]\(256),
      O => E(0)
    );
\outpix_0_reg_2383[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[7]_1\,
      O => \^d\(256)
    );
\outpix_0_reg_2383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^d\(256),
      D => outpix_reg_4504(0),
      Q => outpix_0_reg_2383(0),
      R => ap_CS_fsm_state6
    );
\outpix_0_reg_2383_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^d\(256),
      D => outpix_reg_4504(1),
      Q => outpix_0_reg_2383(1),
      R => ap_CS_fsm_state6
    );
\outpix_0_reg_2383_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^d\(256),
      D => outpix_reg_4504(2),
      Q => outpix_0_reg_2383(2),
      R => ap_CS_fsm_state6
    );
\outpix_0_reg_2383_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^d\(256),
      D => outpix_reg_4504(3),
      Q => outpix_0_reg_2383(3),
      R => ap_CS_fsm_state6
    );
\outpix_reg_4504[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => outpix_0_reg_2383(0),
      O => outpix_fu_3731_p2(0)
    );
\outpix_reg_4504[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => outpix_0_reg_2383(0),
      I1 => outpix_0_reg_2383(1),
      O => outpix_fu_3731_p2(1)
    );
\outpix_reg_4504[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outpix_0_reg_2383(0),
      I1 => outpix_0_reg_2383(1),
      I2 => outpix_0_reg_2383(2),
      O => outpix_fu_3731_p2(2)
    );
\outpix_reg_4504[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => outpix_0_reg_2383(2),
      I1 => outpix_0_reg_2383(1),
      I2 => outpix_0_reg_2383(0),
      I3 => outpix_0_reg_2383(3),
      O => outpix_fu_3731_p2(3)
    );
\outpix_reg_4504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => outpix_fu_3731_p2(0),
      Q => outpix_reg_4504(0),
      R => '0'
    );
\outpix_reg_4504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => outpix_fu_3731_p2(1),
      Q => outpix_reg_4504(1),
      R => '0'
    );
\outpix_reg_4504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => outpix_fu_3731_p2(2),
      Q => outpix_reg_4504(2),
      R => '0'
    );
\outpix_reg_4504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => outpix_fu_3731_p2(3),
      Q => outpix_reg_4504(3),
      R => '0'
    );
\rep_0_i_reg_36[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg[0]_0\,
      I1 => rep_reg_70(0),
      I2 => ap_NS_fsm1,
      I3 => Q(0),
      O => \rep_0_i_reg_36_reg[0]\
    );
\rep_0_i_reg_36[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CA"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg[1]_0\,
      I1 => rep_reg_70(1),
      I2 => ap_NS_fsm1,
      I3 => Q(0),
      O => \rep_0_i_reg_36_reg[1]\
    );
\xp_0_reg_2360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => select_ln164_reg_3974(0),
      Q => xp_0_reg_2360(0),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\xp_0_reg_2360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => select_ln164_reg_3974(1),
      Q => xp_0_reg_2360(1),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\xp_0_reg_2360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => select_ln164_reg_3974(2),
      Q => xp_0_reg_2360(2),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\xp_0_reg_2360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_StreamingMaxPool_Pre_fu_47_in_V_V_TREADY,
      D => select_ln164_reg_3974(3),
      Q => xp_0_reg_2360(3),
      R => \indvar_flatten141_reg_2337[5]_i_1_n_1\
    );
\yp_0_reg_2326[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_0_reg_2315_reg(2),
      I2 => i_0_reg_2315_reg(3),
      I3 => i_0_reg_2315_reg(1),
      I4 => i_0_reg_2315_reg(0),
      O => ap_NS_fsm11_out
    );
\yp_0_reg_2326[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => outpix_0_reg_2383(2),
      I1 => outpix_0_reg_2383(3),
      I2 => outpix_0_reg_2383(1),
      I3 => outpix_0_reg_2383(0),
      I4 => ap_CS_fsm_state7,
      O => ap_NS_fsm1_0
    );
\yp_0_reg_2326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1_0,
      D => yp_reg_3950(0),
      Q => yp_0_reg_2326(0),
      R => ap_NS_fsm11_out
    );
\yp_0_reg_2326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1_0,
      D => yp_reg_3950(1),
      Q => yp_0_reg_2326(1),
      R => ap_NS_fsm11_out
    );
\yp_0_reg_2326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1_0,
      D => yp_reg_3950(2),
      Q => yp_0_reg_2326(2),
      R => ap_NS_fsm11_out
    );
\yp_0_reg_2326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1_0,
      D => yp_reg_3950(3),
      Q => yp_0_reg_2326(3),
      R => ap_NS_fsm11_out
    );
\yp_reg_3950[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yp_0_reg_2326(0),
      O => yp_fu_2480_p2(0)
    );
\yp_reg_3950[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yp_0_reg_2326(0),
      I1 => yp_0_reg_2326(1),
      O => yp_fu_2480_p2(1)
    );
\yp_reg_3950[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => yp_0_reg_2326(0),
      I1 => yp_0_reg_2326(1),
      I2 => yp_0_reg_2326(2),
      O => yp_fu_2480_p2(2)
    );
\yp_reg_3950[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => yp_0_reg_2326(2),
      I1 => yp_0_reg_2326(1),
      I2 => yp_0_reg_2326(0),
      I3 => yp_0_reg_2326(3),
      O => yp_fu_2480_p2(3)
    );
\yp_reg_3950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_fu_2480_p2(0),
      Q => yp_reg_3950(0),
      R => '0'
    );
\yp_reg_3950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_fu_2480_p2(1),
      Q => yp_reg_3950(1),
      R => '0'
    );
\yp_reg_3950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_fu_2480_p2(2),
      Q => yp_reg_3950(2),
      R => '0'
    );
\yp_reg_3950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => yp_fu_2480_p2(3),
      Q => yp_reg_3950(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0 is
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_StreamingMaxPool_Pre_fu_47_ap_start_reg : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_n_1 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_n_2 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_n_265 : STD_LOGIC;
  signal grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID : STD_LOGIC;
  signal in0_V_V_TDATA_int : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal in0_V_V_TVALID_int : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_258 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_259 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_260 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_261 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_262 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_263 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_264 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_265 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_266 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_267 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_268 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_269 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_270 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_271 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_272 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_273 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_274 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_275 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_276 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_277 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_278 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_279 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_280 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_281 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_282 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_283 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_284 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_285 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_286 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_287 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_288 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_289 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_290 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_291 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_292 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_293 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_294 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_295 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_296 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_297 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_298 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_299 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_300 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_301 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_302 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_303 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_304 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_305 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_306 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_307 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_308 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_309 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_310 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_311 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_312 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_313 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_314 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_315 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_316 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_317 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_318 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_319 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_320 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_321 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_323 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_324 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_325 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_326 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_327 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_328 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_329 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_330 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_331 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_332 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_333 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_334 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_335 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_336 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_337 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_338 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_339 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_340 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_341 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_342 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_343 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_344 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_345 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_346 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_347 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_348 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_349 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_350 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_351 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_352 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_353 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_354 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_355 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_356 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_357 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_358 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_359 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_360 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_361 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_362 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_363 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_364 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_365 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_366 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_367 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_368 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_369 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_370 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_371 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_372 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_373 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_374 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_375 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_376 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_377 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_378 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_379 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_380 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_381 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_382 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_383 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_384 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_385 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_2 : STD_LOGIC;
  signal \rep_0_i_reg_36_reg_n_1_[0]\ : STD_LOGIC;
  signal \rep_0_i_reg_36_reg_n_1_[1]\ : STD_LOGIC;
  signal rep_reg_70 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rep_reg_70[0]_i_1_n_1\ : STD_LOGIC;
  signal \rep_reg_70[1]_i_1_n_1\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rep_reg_70[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rep_reg_70[1]_i_1\ : label is "soft_lutpair148";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_StreamingMaxPool_Pre_fu_47: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Pre
     port map (
      D(256) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID,
      D(255 downto 0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(255 downto 0),
      E(0) => \p_0_in__0\,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => grp_StreamingMaxPool_Pre_fu_47_n_265,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[7]_0\(1) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[7]_0\(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[7]_1\ => regslice_both_out_V_V_U_n_2,
      ap_clk => ap_clk,
      d0(0) => d0(3),
      grp_StreamingMaxPool_Pre_fu_47_ap_start_reg => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      \q0_reg[0]\(256) => in0_V_V_TVALID_int,
      \q0_reg[0]\(255 downto 0) => in0_V_V_TDATA_int(255 downto 0),
      \q0_reg[0]_0\ => regslice_both_in0_V_V_U_n_258,
      \q0_reg[0]_1\ => regslice_both_in0_V_V_U_n_259,
      \q0_reg[0]_10\ => regslice_both_in0_V_V_U_n_268,
      \q0_reg[0]_11\ => regslice_both_in0_V_V_U_n_269,
      \q0_reg[0]_12\ => regslice_both_in0_V_V_U_n_270,
      \q0_reg[0]_13\ => regslice_both_in0_V_V_U_n_271,
      \q0_reg[0]_14\ => regslice_both_in0_V_V_U_n_272,
      \q0_reg[0]_15\ => regslice_both_in0_V_V_U_n_273,
      \q0_reg[0]_16\ => regslice_both_in0_V_V_U_n_274,
      \q0_reg[0]_17\ => regslice_both_in0_V_V_U_n_275,
      \q0_reg[0]_18\ => regslice_both_in0_V_V_U_n_276,
      \q0_reg[0]_19\ => regslice_both_in0_V_V_U_n_277,
      \q0_reg[0]_2\ => regslice_both_in0_V_V_U_n_260,
      \q0_reg[0]_20\ => regslice_both_in0_V_V_U_n_278,
      \q0_reg[0]_21\ => regslice_both_in0_V_V_U_n_279,
      \q0_reg[0]_22\ => regslice_both_in0_V_V_U_n_280,
      \q0_reg[0]_23\ => regslice_both_in0_V_V_U_n_281,
      \q0_reg[0]_24\ => regslice_both_in0_V_V_U_n_282,
      \q0_reg[0]_25\ => regslice_both_in0_V_V_U_n_283,
      \q0_reg[0]_26\ => regslice_both_in0_V_V_U_n_284,
      \q0_reg[0]_27\ => regslice_both_in0_V_V_U_n_285,
      \q0_reg[0]_28\ => regslice_both_in0_V_V_U_n_286,
      \q0_reg[0]_29\ => regslice_both_in0_V_V_U_n_287,
      \q0_reg[0]_3\ => regslice_both_in0_V_V_U_n_261,
      \q0_reg[0]_30\ => regslice_both_in0_V_V_U_n_288,
      \q0_reg[0]_31\ => regslice_both_in0_V_V_U_n_289,
      \q0_reg[0]_32\ => regslice_both_in0_V_V_U_n_290,
      \q0_reg[0]_33\ => regslice_both_in0_V_V_U_n_291,
      \q0_reg[0]_34\ => regslice_both_in0_V_V_U_n_292,
      \q0_reg[0]_35\ => regslice_both_in0_V_V_U_n_293,
      \q0_reg[0]_36\ => regslice_both_in0_V_V_U_n_294,
      \q0_reg[0]_37\ => regslice_both_in0_V_V_U_n_295,
      \q0_reg[0]_38\ => regslice_both_in0_V_V_U_n_296,
      \q0_reg[0]_39\ => regslice_both_in0_V_V_U_n_297,
      \q0_reg[0]_4\ => regslice_both_in0_V_V_U_n_262,
      \q0_reg[0]_40\ => regslice_both_in0_V_V_U_n_298,
      \q0_reg[0]_41\ => regslice_both_in0_V_V_U_n_299,
      \q0_reg[0]_42\ => regslice_both_in0_V_V_U_n_300,
      \q0_reg[0]_43\ => regslice_both_in0_V_V_U_n_301,
      \q0_reg[0]_44\ => regslice_both_in0_V_V_U_n_302,
      \q0_reg[0]_45\ => regslice_both_in0_V_V_U_n_303,
      \q0_reg[0]_46\ => regslice_both_in0_V_V_U_n_304,
      \q0_reg[0]_47\ => regslice_both_in0_V_V_U_n_305,
      \q0_reg[0]_48\ => regslice_both_in0_V_V_U_n_306,
      \q0_reg[0]_49\ => regslice_both_in0_V_V_U_n_307,
      \q0_reg[0]_5\ => regslice_both_in0_V_V_U_n_263,
      \q0_reg[0]_50\ => regslice_both_in0_V_V_U_n_308,
      \q0_reg[0]_51\ => regslice_both_in0_V_V_U_n_309,
      \q0_reg[0]_52\ => regslice_both_in0_V_V_U_n_310,
      \q0_reg[0]_53\ => regslice_both_in0_V_V_U_n_311,
      \q0_reg[0]_54\ => regslice_both_in0_V_V_U_n_312,
      \q0_reg[0]_55\ => regslice_both_in0_V_V_U_n_313,
      \q0_reg[0]_56\ => regslice_both_in0_V_V_U_n_314,
      \q0_reg[0]_57\ => regslice_both_in0_V_V_U_n_315,
      \q0_reg[0]_58\ => regslice_both_in0_V_V_U_n_316,
      \q0_reg[0]_59\ => regslice_both_in0_V_V_U_n_317,
      \q0_reg[0]_6\ => regslice_both_in0_V_V_U_n_264,
      \q0_reg[0]_60\ => regslice_both_in0_V_V_U_n_318,
      \q0_reg[0]_61\ => regslice_both_in0_V_V_U_n_319,
      \q0_reg[0]_62\ => regslice_both_in0_V_V_U_n_320,
      \q0_reg[0]_63\ => regslice_both_in0_V_V_U_n_321,
      \q0_reg[0]_7\ => regslice_both_in0_V_V_U_n_265,
      \q0_reg[0]_8\ => regslice_both_in0_V_V_U_n_266,
      \q0_reg[0]_9\ => regslice_both_in0_V_V_U_n_267,
      \q0_reg[3]\(0) => regslice_both_in0_V_V_U_n_323,
      \q0_reg[3]_0\(0) => regslice_both_in0_V_V_U_n_324,
      \q0_reg[3]_1\(0) => regslice_both_in0_V_V_U_n_325,
      \q0_reg[3]_10\(0) => regslice_both_in0_V_V_U_n_334,
      \q0_reg[3]_11\(0) => regslice_both_in0_V_V_U_n_335,
      \q0_reg[3]_12\(0) => regslice_both_in0_V_V_U_n_336,
      \q0_reg[3]_13\(0) => regslice_both_in0_V_V_U_n_337,
      \q0_reg[3]_14\(0) => regslice_both_in0_V_V_U_n_338,
      \q0_reg[3]_15\(0) => regslice_both_in0_V_V_U_n_339,
      \q0_reg[3]_16\(0) => regslice_both_in0_V_V_U_n_340,
      \q0_reg[3]_17\(0) => regslice_both_in0_V_V_U_n_341,
      \q0_reg[3]_18\(0) => regslice_both_in0_V_V_U_n_342,
      \q0_reg[3]_19\(0) => regslice_both_in0_V_V_U_n_343,
      \q0_reg[3]_2\(0) => regslice_both_in0_V_V_U_n_326,
      \q0_reg[3]_20\(0) => regslice_both_in0_V_V_U_n_344,
      \q0_reg[3]_21\(0) => regslice_both_in0_V_V_U_n_345,
      \q0_reg[3]_22\(0) => regslice_both_in0_V_V_U_n_346,
      \q0_reg[3]_23\(0) => regslice_both_in0_V_V_U_n_347,
      \q0_reg[3]_24\(0) => regslice_both_in0_V_V_U_n_348,
      \q0_reg[3]_25\(0) => regslice_both_in0_V_V_U_n_349,
      \q0_reg[3]_26\(0) => regslice_both_in0_V_V_U_n_350,
      \q0_reg[3]_27\(0) => regslice_both_in0_V_V_U_n_351,
      \q0_reg[3]_28\(0) => regslice_both_in0_V_V_U_n_352,
      \q0_reg[3]_29\(0) => regslice_both_in0_V_V_U_n_353,
      \q0_reg[3]_3\(0) => regslice_both_in0_V_V_U_n_327,
      \q0_reg[3]_30\(0) => regslice_both_in0_V_V_U_n_354,
      \q0_reg[3]_31\(0) => regslice_both_in0_V_V_U_n_355,
      \q0_reg[3]_32\(0) => regslice_both_in0_V_V_U_n_356,
      \q0_reg[3]_33\(0) => regslice_both_in0_V_V_U_n_357,
      \q0_reg[3]_34\(0) => regslice_both_in0_V_V_U_n_358,
      \q0_reg[3]_35\(0) => regslice_both_in0_V_V_U_n_359,
      \q0_reg[3]_36\(0) => regslice_both_in0_V_V_U_n_360,
      \q0_reg[3]_37\(0) => regslice_both_in0_V_V_U_n_361,
      \q0_reg[3]_38\(0) => regslice_both_in0_V_V_U_n_362,
      \q0_reg[3]_39\(0) => regslice_both_in0_V_V_U_n_363,
      \q0_reg[3]_4\(0) => regslice_both_in0_V_V_U_n_328,
      \q0_reg[3]_40\(0) => regslice_both_in0_V_V_U_n_364,
      \q0_reg[3]_41\(0) => regslice_both_in0_V_V_U_n_365,
      \q0_reg[3]_42\(0) => regslice_both_in0_V_V_U_n_366,
      \q0_reg[3]_43\(0) => regslice_both_in0_V_V_U_n_367,
      \q0_reg[3]_44\(0) => regslice_both_in0_V_V_U_n_368,
      \q0_reg[3]_45\(0) => regslice_both_in0_V_V_U_n_369,
      \q0_reg[3]_46\(0) => regslice_both_in0_V_V_U_n_370,
      \q0_reg[3]_47\(0) => regslice_both_in0_V_V_U_n_371,
      \q0_reg[3]_48\(0) => regslice_both_in0_V_V_U_n_372,
      \q0_reg[3]_49\(0) => regslice_both_in0_V_V_U_n_373,
      \q0_reg[3]_5\(0) => regslice_both_in0_V_V_U_n_329,
      \q0_reg[3]_50\(0) => regslice_both_in0_V_V_U_n_374,
      \q0_reg[3]_51\(0) => regslice_both_in0_V_V_U_n_375,
      \q0_reg[3]_52\(0) => regslice_both_in0_V_V_U_n_376,
      \q0_reg[3]_53\(0) => regslice_both_in0_V_V_U_n_377,
      \q0_reg[3]_54\(0) => regslice_both_in0_V_V_U_n_378,
      \q0_reg[3]_55\(0) => regslice_both_in0_V_V_U_n_379,
      \q0_reg[3]_56\(0) => regslice_both_in0_V_V_U_n_380,
      \q0_reg[3]_57\(0) => regslice_both_in0_V_V_U_n_381,
      \q0_reg[3]_58\(0) => regslice_both_in0_V_V_U_n_382,
      \q0_reg[3]_59\(0) => regslice_both_in0_V_V_U_n_383,
      \q0_reg[3]_6\(0) => regslice_both_in0_V_V_U_n_330,
      \q0_reg[3]_60\(0) => regslice_both_in0_V_V_U_n_384,
      \q0_reg[3]_61\(0) => regslice_both_in0_V_V_U_n_385,
      \q0_reg[3]_7\(0) => regslice_both_in0_V_V_U_n_331,
      \q0_reg[3]_8\(0) => regslice_both_in0_V_V_U_n_332,
      \q0_reg[3]_9\(0) => regslice_both_in0_V_V_U_n_333,
      \rep_0_i_reg_36_reg[0]\ => grp_StreamingMaxPool_Pre_fu_47_n_2,
      \rep_0_i_reg_36_reg[0]_0\ => \rep_0_i_reg_36_reg_n_1_[0]\,
      \rep_0_i_reg_36_reg[1]\ => grp_StreamingMaxPool_Pre_fu_47_n_1,
      \rep_0_i_reg_36_reg[1]_0\ => \rep_0_i_reg_36_reg_n_1_[1]\,
      rep_reg_70(1 downto 0) => rep_reg_70(1 downto 0)
    );
grp_StreamingMaxPool_Pre_fu_47_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Pre_fu_47_n_265,
      Q => grp_StreamingMaxPool_Pre_fu_47_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
     port map (
      D(191 downto 189) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(254 downto 252),
      D(188 downto 186) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(250 downto 248),
      D(185 downto 183) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(246 downto 244),
      D(182 downto 180) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(242 downto 240),
      D(179 downto 177) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(238 downto 236),
      D(176 downto 174) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(234 downto 232),
      D(173 downto 171) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(230 downto 228),
      D(170 downto 168) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(226 downto 224),
      D(167 downto 165) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(222 downto 220),
      D(164 downto 162) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(218 downto 216),
      D(161 downto 159) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(214 downto 212),
      D(158 downto 156) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(210 downto 208),
      D(155 downto 153) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(206 downto 204),
      D(152 downto 150) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(202 downto 200),
      D(149 downto 147) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(198 downto 196),
      D(146 downto 144) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(194 downto 192),
      D(143 downto 141) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(190 downto 188),
      D(140 downto 138) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(186 downto 184),
      D(137 downto 135) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(182 downto 180),
      D(134 downto 132) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(178 downto 176),
      D(131 downto 129) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(174 downto 172),
      D(128 downto 126) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(170 downto 168),
      D(125 downto 123) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(166 downto 164),
      D(122 downto 120) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(162 downto 160),
      D(119 downto 117) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(158 downto 156),
      D(116 downto 114) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(154 downto 152),
      D(113 downto 111) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(150 downto 148),
      D(110 downto 108) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(146 downto 144),
      D(107 downto 105) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(142 downto 140),
      D(104 downto 102) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(138 downto 136),
      D(101 downto 99) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(134 downto 132),
      D(98 downto 96) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(130 downto 128),
      D(95 downto 93) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(126 downto 124),
      D(92 downto 90) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(122 downto 120),
      D(89 downto 87) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(118 downto 116),
      D(86 downto 84) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(114 downto 112),
      D(83 downto 81) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(110 downto 108),
      D(80 downto 78) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(106 downto 104),
      D(77 downto 75) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(102 downto 100),
      D(74 downto 72) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(98 downto 96),
      D(71 downto 69) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(94 downto 92),
      D(68 downto 66) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(90 downto 88),
      D(65 downto 63) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(86 downto 84),
      D(62 downto 60) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(82 downto 80),
      D(59 downto 57) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(78 downto 76),
      D(56 downto 54) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(74 downto 72),
      D(53 downto 51) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(70 downto 68),
      D(50 downto 48) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(66 downto 64),
      D(47 downto 45) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(62 downto 60),
      D(44 downto 42) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(58 downto 56),
      D(41 downto 39) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(54 downto 52),
      D(38 downto 36) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(50 downto 48),
      D(35 downto 33) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(46 downto 44),
      D(32 downto 30) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(42 downto 40),
      D(29 downto 27) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(38 downto 36),
      D(26 downto 24) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(34 downto 32),
      D(23 downto 21) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(30 downto 28),
      D(20 downto 18) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(26 downto 24),
      D(17 downto 15) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(22 downto 20),
      D(14 downto 12) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(18 downto 16),
      D(11 downto 9) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(14 downto 12),
      D(8 downto 6) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(10 downto 8),
      D(5 downto 3) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(6 downto 4),
      D(2 downto 0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(2 downto 0),
      E(0) => \p_0_in__0\,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      d0(0) => d0(3),
      in0_V_V_TDATA(255 downto 0) => in0_V_V_TDATA(255 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      \ireg_reg[256]\(0) => ap_CS_fsm_state5,
      \odata_reg[102]\ => regslice_both_in0_V_V_U_n_283,
      \odata_reg[103]\(0) => regslice_both_in0_V_V_U_n_347,
      \odata_reg[106]\ => regslice_both_in0_V_V_U_n_284,
      \odata_reg[107]\(0) => regslice_both_in0_V_V_U_n_348,
      \odata_reg[10]\ => regslice_both_in0_V_V_U_n_260,
      \odata_reg[110]\ => regslice_both_in0_V_V_U_n_285,
      \odata_reg[111]\(0) => regslice_both_in0_V_V_U_n_349,
      \odata_reg[114]\ => regslice_both_in0_V_V_U_n_286,
      \odata_reg[115]\(0) => regslice_both_in0_V_V_U_n_350,
      \odata_reg[118]\ => regslice_both_in0_V_V_U_n_287,
      \odata_reg[119]\(0) => regslice_both_in0_V_V_U_n_351,
      \odata_reg[11]\(0) => regslice_both_in0_V_V_U_n_324,
      \odata_reg[122]\ => regslice_both_in0_V_V_U_n_288,
      \odata_reg[123]\(0) => regslice_both_in0_V_V_U_n_352,
      \odata_reg[126]\ => regslice_both_in0_V_V_U_n_289,
      \odata_reg[127]\(0) => regslice_both_in0_V_V_U_n_353,
      \odata_reg[130]\ => regslice_both_in0_V_V_U_n_290,
      \odata_reg[131]\(0) => regslice_both_in0_V_V_U_n_354,
      \odata_reg[134]\ => regslice_both_in0_V_V_U_n_291,
      \odata_reg[135]\(0) => regslice_both_in0_V_V_U_n_355,
      \odata_reg[138]\ => regslice_both_in0_V_V_U_n_292,
      \odata_reg[139]\(0) => regslice_both_in0_V_V_U_n_356,
      \odata_reg[142]\ => regslice_both_in0_V_V_U_n_293,
      \odata_reg[143]\(0) => regslice_both_in0_V_V_U_n_357,
      \odata_reg[146]\ => regslice_both_in0_V_V_U_n_294,
      \odata_reg[147]\(0) => regslice_both_in0_V_V_U_n_358,
      \odata_reg[14]\ => regslice_both_in0_V_V_U_n_261,
      \odata_reg[150]\ => regslice_both_in0_V_V_U_n_295,
      \odata_reg[151]\(0) => regslice_both_in0_V_V_U_n_359,
      \odata_reg[154]\ => regslice_both_in0_V_V_U_n_296,
      \odata_reg[155]\(0) => regslice_both_in0_V_V_U_n_360,
      \odata_reg[158]\ => regslice_both_in0_V_V_U_n_297,
      \odata_reg[159]\(0) => regslice_both_in0_V_V_U_n_361,
      \odata_reg[15]\(0) => regslice_both_in0_V_V_U_n_325,
      \odata_reg[162]\ => regslice_both_in0_V_V_U_n_298,
      \odata_reg[163]\(0) => regslice_both_in0_V_V_U_n_362,
      \odata_reg[166]\ => regslice_both_in0_V_V_U_n_299,
      \odata_reg[167]\(0) => regslice_both_in0_V_V_U_n_363,
      \odata_reg[170]\ => regslice_both_in0_V_V_U_n_300,
      \odata_reg[171]\(0) => regslice_both_in0_V_V_U_n_364,
      \odata_reg[174]\ => regslice_both_in0_V_V_U_n_301,
      \odata_reg[175]\(0) => regslice_both_in0_V_V_U_n_365,
      \odata_reg[178]\ => regslice_both_in0_V_V_U_n_302,
      \odata_reg[179]\(0) => regslice_both_in0_V_V_U_n_366,
      \odata_reg[182]\ => regslice_both_in0_V_V_U_n_303,
      \odata_reg[183]\(0) => regslice_both_in0_V_V_U_n_367,
      \odata_reg[186]\ => regslice_both_in0_V_V_U_n_304,
      \odata_reg[187]\(0) => regslice_both_in0_V_V_U_n_368,
      \odata_reg[18]\ => regslice_both_in0_V_V_U_n_262,
      \odata_reg[190]\ => regslice_both_in0_V_V_U_n_305,
      \odata_reg[191]\(0) => regslice_both_in0_V_V_U_n_369,
      \odata_reg[194]\ => regslice_both_in0_V_V_U_n_306,
      \odata_reg[195]\(0) => regslice_both_in0_V_V_U_n_370,
      \odata_reg[198]\ => regslice_both_in0_V_V_U_n_307,
      \odata_reg[199]\(0) => regslice_both_in0_V_V_U_n_371,
      \odata_reg[19]\(0) => regslice_both_in0_V_V_U_n_326,
      \odata_reg[202]\ => regslice_both_in0_V_V_U_n_308,
      \odata_reg[203]\(0) => regslice_both_in0_V_V_U_n_372,
      \odata_reg[206]\ => regslice_both_in0_V_V_U_n_309,
      \odata_reg[207]\(0) => regslice_both_in0_V_V_U_n_373,
      \odata_reg[210]\ => regslice_both_in0_V_V_U_n_310,
      \odata_reg[211]\(0) => regslice_both_in0_V_V_U_n_374,
      \odata_reg[214]\ => regslice_both_in0_V_V_U_n_311,
      \odata_reg[215]\(0) => regslice_both_in0_V_V_U_n_375,
      \odata_reg[218]\ => regslice_both_in0_V_V_U_n_312,
      \odata_reg[219]\(0) => regslice_both_in0_V_V_U_n_376,
      \odata_reg[222]\ => regslice_both_in0_V_V_U_n_313,
      \odata_reg[223]\(0) => regslice_both_in0_V_V_U_n_377,
      \odata_reg[226]\ => regslice_both_in0_V_V_U_n_314,
      \odata_reg[227]\(0) => regslice_both_in0_V_V_U_n_378,
      \odata_reg[22]\ => regslice_both_in0_V_V_U_n_263,
      \odata_reg[230]\ => regslice_both_in0_V_V_U_n_315,
      \odata_reg[231]\(0) => regslice_both_in0_V_V_U_n_379,
      \odata_reg[234]\ => regslice_both_in0_V_V_U_n_316,
      \odata_reg[235]\(0) => regslice_both_in0_V_V_U_n_380,
      \odata_reg[238]\ => regslice_both_in0_V_V_U_n_317,
      \odata_reg[239]\(0) => regslice_both_in0_V_V_U_n_381,
      \odata_reg[23]\(0) => regslice_both_in0_V_V_U_n_327,
      \odata_reg[242]\ => regslice_both_in0_V_V_U_n_318,
      \odata_reg[243]\(0) => regslice_both_in0_V_V_U_n_382,
      \odata_reg[246]\ => regslice_both_in0_V_V_U_n_319,
      \odata_reg[247]\(0) => regslice_both_in0_V_V_U_n_383,
      \odata_reg[250]\ => regslice_both_in0_V_V_U_n_320,
      \odata_reg[251]\(0) => regslice_both_in0_V_V_U_n_384,
      \odata_reg[254]\ => regslice_both_in0_V_V_U_n_321,
      \odata_reg[255]\(0) => regslice_both_in0_V_V_U_n_385,
      \odata_reg[256]\(256) => in0_V_V_TVALID_int,
      \odata_reg[256]\(255 downto 0) => in0_V_V_TDATA_int(255 downto 0),
      \odata_reg[26]\ => regslice_both_in0_V_V_U_n_264,
      \odata_reg[27]\(0) => regslice_both_in0_V_V_U_n_328,
      \odata_reg[2]\ => regslice_both_in0_V_V_U_n_258,
      \odata_reg[30]\ => regslice_both_in0_V_V_U_n_265,
      \odata_reg[31]\(0) => regslice_both_in0_V_V_U_n_329,
      \odata_reg[34]\ => regslice_both_in0_V_V_U_n_266,
      \odata_reg[35]\(0) => regslice_both_in0_V_V_U_n_330,
      \odata_reg[38]\ => regslice_both_in0_V_V_U_n_267,
      \odata_reg[39]\(0) => regslice_both_in0_V_V_U_n_331,
      \odata_reg[42]\ => regslice_both_in0_V_V_U_n_268,
      \odata_reg[43]\(0) => regslice_both_in0_V_V_U_n_332,
      \odata_reg[46]\ => regslice_both_in0_V_V_U_n_269,
      \odata_reg[47]\(0) => regslice_both_in0_V_V_U_n_333,
      \odata_reg[50]\ => regslice_both_in0_V_V_U_n_270,
      \odata_reg[51]\(0) => regslice_both_in0_V_V_U_n_334,
      \odata_reg[54]\ => regslice_both_in0_V_V_U_n_271,
      \odata_reg[55]\(0) => regslice_both_in0_V_V_U_n_335,
      \odata_reg[58]\ => regslice_both_in0_V_V_U_n_272,
      \odata_reg[59]\(0) => regslice_both_in0_V_V_U_n_336,
      \odata_reg[62]\ => regslice_both_in0_V_V_U_n_273,
      \odata_reg[63]\(0) => regslice_both_in0_V_V_U_n_337,
      \odata_reg[66]\ => regslice_both_in0_V_V_U_n_274,
      \odata_reg[67]\(0) => regslice_both_in0_V_V_U_n_338,
      \odata_reg[6]\ => regslice_both_in0_V_V_U_n_259,
      \odata_reg[70]\ => regslice_both_in0_V_V_U_n_275,
      \odata_reg[71]\(0) => regslice_both_in0_V_V_U_n_339,
      \odata_reg[74]\ => regslice_both_in0_V_V_U_n_276,
      \odata_reg[75]\(0) => regslice_both_in0_V_V_U_n_340,
      \odata_reg[78]\ => regslice_both_in0_V_V_U_n_277,
      \odata_reg[79]\(0) => regslice_both_in0_V_V_U_n_341,
      \odata_reg[7]\(0) => regslice_both_in0_V_V_U_n_323,
      \odata_reg[82]\ => regslice_both_in0_V_V_U_n_278,
      \odata_reg[83]\(0) => regslice_both_in0_V_V_U_n_342,
      \odata_reg[86]\ => regslice_both_in0_V_V_U_n_279,
      \odata_reg[87]\(0) => regslice_both_in0_V_V_U_n_343,
      \odata_reg[90]\ => regslice_both_in0_V_V_U_n_280,
      \odata_reg[91]\(0) => regslice_both_in0_V_V_U_n_344,
      \odata_reg[94]\ => regslice_both_in0_V_V_U_n_281,
      \odata_reg[95]\(0) => regslice_both_in0_V_V_U_n_345,
      \odata_reg[98]\ => regslice_both_in0_V_V_U_n_282,
      \odata_reg[99]\(0) => regslice_both_in0_V_V_U_n_346
    );
regslice_both_out_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_0
     port map (
      D(256) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TVALID,
      D(255 downto 0) => grp_StreamingMaxPool_Pre_fu_47_out_V_V_TDATA(255 downto 0),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[3]\ => \rep_0_i_reg_36_reg_n_1_[0]\,
      \ap_CS_fsm_reg[3]_0\ => \rep_0_i_reg_36_reg_n_1_[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \count_reg[1]_0\(0) => ap_CS_fsm_state8,
      \ireg_reg[256]\ => regslice_both_out_V_V_U_n_2,
      \odata_reg[256]\(256) => out_V_V_TVALID,
      \odata_reg[256]\(255 downto 0) => out_V_V_TDATA(255 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      \rep_0_i_reg_36_reg[0]\(1) => ap_NS_fsm(3),
      \rep_0_i_reg_36_reg[0]\(0) => ap_NS_fsm(0)
    );
\rep_0_i_reg_36_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Pre_fu_47_n_2,
      Q => \rep_0_i_reg_36_reg_n_1_[0]\,
      R => '0'
    );
\rep_0_i_reg_36_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_StreamingMaxPool_Pre_fu_47_n_1,
      Q => \rep_0_i_reg_36_reg_n_1_[1]\,
      R => '0'
    );
\rep_reg_70[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg_n_1_[0]\,
      I1 => ap_CS_fsm_state2,
      I2 => rep_reg_70(0),
      O => \rep_reg_70[0]_i_1_n_1\
    );
\rep_reg_70[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \rep_0_i_reg_36_reg_n_1_[1]\,
      I1 => \rep_0_i_reg_36_reg_n_1_[0]\,
      I2 => ap_CS_fsm_state2,
      I3 => rep_reg_70(1),
      O => \rep_reg_70[1]_i_1_n_1\
    );
\rep_reg_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rep_reg_70[0]_i_1_n_1\,
      Q => rep_reg_70(0),
      R => '0'
    );
\rep_reg_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rep_reg_70[1]_i_1_n_1\,
      Q => rep_reg_70(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_0,StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0,Vivado 2020.1.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V_V TVALID";
  attribute X_INTERFACE_INFO of out_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V_V TREADY";
  attribute X_INTERFACE_INFO of out_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_V_TDATA : signal is "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 32, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_V_TDATA : signal is "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 32, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingMaxPool_Batch_0_StreamingMaxPool_Batch_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TDATA(255 downto 0) => in0_V_V_TDATA(255 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      out_V_V_TDATA(255 downto 0) => out_V_V_TDATA(255 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TVALID => out_V_V_TVALID
    );
end STRUCTURE;
