`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:46 CST (May 26 2023 07:18:46 UTC)

module dut_entirecomputation_alt1_4(in1, in2, out1);
  input in1, in2;
  output out1;
  wire in1, in2;
  wire out1;
  NOR2BX1 g10(.AN (in2), .B (in1), .Y (out1));
endmodule

