
### GTX 1660 — Kernel-Optimization-Relevant Metrics

| Category               | Metric              | GTX 1660 Value       | Why it matters when optimizing                     |
| ---------------------- | ------------------- | -------------------- | -------------------------------------------------- |
| **Architecture**       | GPU family          | Turing (TU116)       | Same SIMT + memory model as newer NVIDIA GPUs      |
|                        | Compute capability  | **7.5**              | Defines available instructions & limits            |
| **Execution**          | Warp size           | **32 threads**       | Divergence and reductions work at warp granularity |
|                        | Max threads / block | **1024**             | 32×32 blocks are legal but often sub-optimal       |
|                        | Max warps / SM      | **32**               | Upper bound for latency hiding                     |
| **Compute**            | FP32 peak           | **~5.0 TFLOPs**      | Roofline compute ceiling                           |
|                        | FP64 rate           | **Very low**         | Ignore for DL / GEMM                               |
|                        | Tensor cores        | **None**             | All speedups must come from tiling & reuse         |
| **Memory**             | Global memory       | **6 GB GDDR5**       | Capacity for problem size                          |
|                        | Bandwidth           | **~192 GB/s**        | Primary bottleneck for naïve kernels               |
|                        | L2 cache            | **~1.5 MB**          | Small → reuse must be explicit                     |
| **SM resources**       | FP32 cores / SM     | **64**               | Parallel math throughput                           |
|                        | Registers / SM      | **65,536 × 32-bit**  | High register use kills occupancy                  |
|                        | Shared memory / SM  | **64 KB**            | Enables tiling and reuse                           |
| **Occupancy**          | Max blocks / SM     | **16**               | Limited by regs + SMEM                             |
|                        | Max threads / SM    | **1024**             | One 1024-thread block can monopolize an SM         |
| **Latency (≈)**        | Register            | **~1 cycle**         | Free                                               |
|                        | Shared memory       | **~20–30 cycles**    | Cheap reuse                                        |
|                        | L2 cache            | **~200 cycles**      | Moderate penalty                                   |
|                        | Global memory       | **~400–800 cycles**  | Must be hidden via occupancy                       |
| **Roofline**           | Compute / BW ratio  | **~26 FLOPs / byte** | Below this → memory-bound                          |
| **Optimization focus** | Primary bottleneck  | **Memory bandwidth** | Coalescing + tiling dominate                       |

---

### How to *use* this table while coding

* If **registers / thread > ~64** → expect occupancy collapse
* If **shared memory > ~32 KB / block** → fewer blocks per SM
* If **FLOPs / byte < 26** → memory-bound (optimize reuse, not math)
* If **block = 1024 threads** → test smaller tiles (16×16, 32×8)

