// Seed: 418877286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_14 :
  assert property (@(posedge 1) 'b0)
  else $display(1, id_5, 1, id_4, 1'b0);
  assign id_8 = 1;
  wire id_15;
endmodule
module module_1 ();
  always @(posedge 1);
  assign id_1 = id_1 ? (id_1) == 1'h0 : 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
