project open /home/trungnguyen/Documents/CE434_Embedded_Image_Processing_on_FPGAs/Labs/Assignment_2/Verilog/lab2
# Loading project lab2
# Compile of rgb2grayscale.v was successful.
# Compile of rgb2grayscale_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.rgb2grayscale_tb
# vsim work.rgb2grayscale_tb 
# Start time: 23:57:25 on Mar 25,2021
# Loading work.rgb2grayscale_tb
# Loading work.rgb2grayscale
add wave -position insertpoint sim:/rgb2grayscale_tb/*
run -all
# ** Note: $finish    : /home/trungnguyen/Documents/CE434_Embedded_Image_Processing_on_FPGAs/Labs/Assignment_2/Verilog/rgb2grayscale_tb.v(56)
#    Time: 18260520 ns  Iteration: 0  Instance: /rgb2grayscale_tb
# 1
# Break in Module rgb2grayscale_tb at /home/trungnguyen/Documents/CE434_Embedded_Image_Processing_on_FPGAs/Labs/Assignment_2/Verilog/rgb2grayscale_tb.v line 56
quit -sim
# End time: 00:01:49 on Mar 26,2021, Elapsed time: 0:04:24
# Errors: 0, Warnings: 2
