platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

[connectivity]
nk=Top_tree:1:Top_tree_1
sp=Top_tree_1.init_signal:DDR[0]
nk=readQ:1:readQ_1
nk=readQ:1:readQ_2
nk=writeQ:1:writeQ_1


slr=Top_tree_1:SLR1
slr=readQ_1:SLR1
slr=readQ_2:SLR1
slr=writeQ_1:SLR1

stream_connect=readQ_1.stream:Top_tree_1.q_lupd
stream_connect=readQ_2.stream:Top_tree_1.q_insert
stream_connect=Top_tree_1.q_samp_out:writeQ_1.stream

[profile]
data=all:all:all
