../../../../../../../../rtl/verilog/code/pkg/accelerator_math_pkg.sv
../../../../../../../../rtl/verilog/code/pkg/accelerator_lstm_controller_pkg.sv

../../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_adder.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_multiplier.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_divider.sv

../../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_adder.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_multiplier.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_divider.sv

../../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_adder.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_multiplier.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_divider.sv

../../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_adder.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_multiplier.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_divider.sv

../../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_adder.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_multiplier.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_divider.sv

../../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_adder.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_multiplier.sv
../../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_divider.sv

../../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_product.sv
../../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_transpose.sv
../../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_transpose.sv
../../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_dot_product.sv
../../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_product.sv

../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_exponentiator_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_cosh_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_cosine_similarity_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_logistic_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_multiplication_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_oneplus_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_sinh_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_softmax_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_summation_function.sv
../../../../../../../../rtl/verilog/code/math/function/scalar/accelerator_scalar_tanh_function.sv

../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_exponentiator_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_cosh_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_cosine_similarity_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_logistic_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_multiplication_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_oneplus_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_sinh_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_softmax_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_summation_function.sv
../../../../../../../../rtl/verilog/code/math/function/vector/accelerator_vector_tanh_function.sv

../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_exponentiator_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_cosh_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_cosine_similarity_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_logistic_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_multiplication_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_oneplus_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_sinh_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_softmax_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_summation_function.sv
../../../../../../../../rtl/verilog/code/math/function/matrix/accelerator_matrix_tanh_function.sv

../../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_activation_trainer.sv
../../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_forget_trainer.sv
../../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_input_trainer.sv
../../../../../../../../rtl/verilog/code/trainer/LSTM/accelerator_output_trainer.sv

../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_controller.sv
../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_activation_gate_vector.sv
../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_forget_gate_vector.sv
../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_hidden_gate_vector.sv
../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_input_gate_vector.sv
../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_output_gate_vector.sv
../../../../../../../../rtl/verilog/code/controller/LSTM/standard/accelerator_state_gate_vector.sv

../../../../../../../../bench/verilog/code/tests/design/controller/LSTM/standard/accelerator_standard_lstm_pkg.sv
../../../../../../../../bench/verilog/code/tests/design/controller/LSTM/standard/accelerator_standard_lstm_stimulus.sv
../../../../../../../../bench/verilog/code/tests/design/controller/LSTM/standard/accelerator_standard_lstm_testbench.sv