#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x925820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9259b0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x937d80 .functor NOT 1, L_0x9648c0, C4<0>, C4<0>, C4<0>;
L_0x964170 .functor XOR 5, L_0x9645d0, L_0x964670, C4<00000>, C4<00000>;
L_0x9647b0 .functor XOR 5, L_0x964170, L_0x964710, C4<00000>, C4<00000>;
v0x960840_0 .net *"_ivl_10", 4 0, L_0x964710;  1 drivers
v0x960940_0 .net *"_ivl_12", 4 0, L_0x9647b0;  1 drivers
v0x960a20_0 .net *"_ivl_2", 4 0, L_0x964530;  1 drivers
v0x960ae0_0 .net *"_ivl_4", 4 0, L_0x9645d0;  1 drivers
v0x960bc0_0 .net *"_ivl_6", 4 0, L_0x964670;  1 drivers
v0x960cf0_0 .net *"_ivl_8", 4 0, L_0x964170;  1 drivers
v0x960dd0_0 .var "clk", 0 0;
v0x960e70_0 .net "in", 0 0, v0x95e1b0_0;  1 drivers
v0x960f10_0 .net "next_state_dut", 3 0, L_0x963de0;  1 drivers
v0x960fb0_0 .net "next_state_ref", 3 0, L_0x9624b0;  1 drivers
v0x961050_0 .net "out_dut", 0 0, L_0x9643c0;  1 drivers
v0x961120_0 .net "out_ref", 0 0, L_0x9628f0;  1 drivers
v0x9611f0_0 .net "state", 3 0, v0x95e350_0;  1 drivers
v0x961290_0 .var/2u "stats1", 223 0;
v0x961330_0 .var/2u "strobe", 0 0;
v0x9613f0_0 .net "tb_match", 0 0, L_0x9648c0;  1 drivers
v0x9614c0_0 .net "tb_mismatch", 0 0, L_0x937d80;  1 drivers
L_0x964530 .concat [ 1 4 0 0], L_0x9628f0, L_0x9624b0;
L_0x9645d0 .concat [ 1 4 0 0], L_0x9628f0, L_0x9624b0;
L_0x964670 .concat [ 1 4 0 0], L_0x9643c0, L_0x963de0;
L_0x964710 .concat [ 1 4 0 0], L_0x9628f0, L_0x9624b0;
L_0x9648c0 .cmp/eeq 5, L_0x964530, L_0x9647b0;
S_0x925b40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x9259b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x911d50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x911d90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x911dd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x911e10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x90ff80 .functor OR 1, L_0x9616c0, L_0x961760, C4<0>, C4<0>;
L_0x9264f0 .functor NOT 1, v0x95e1b0_0, C4<0>, C4<0>, C4<0>;
L_0x939eb0 .functor AND 1, L_0x90ff80, L_0x9264f0, C4<1>, C4<1>;
L_0x961b20 .functor OR 1, L_0x9619b0, L_0x961a50, C4<0>, C4<0>;
L_0x961e40 .functor OR 1, L_0x961b20, L_0x961c90, C4<0>, C4<0>;
L_0x961f50 .functor AND 1, L_0x961e40, v0x95e1b0_0, C4<1>, C4<1>;
L_0x9621d0 .functor OR 1, L_0x962050, L_0x962130, C4<0>, C4<0>;
L_0x9622e0 .functor NOT 1, v0x95e1b0_0, C4<0>, C4<0>, C4<0>;
L_0x9623a0 .functor AND 1, L_0x9621d0, L_0x9622e0, C4<1>, C4<1>;
L_0x962780 .functor AND 1, L_0x9626e0, v0x95e1b0_0, C4<1>, C4<1>;
v0x937ef0_0 .net *"_ivl_10", 0 0, L_0x939eb0;  1 drivers
v0x937f90_0 .net *"_ivl_15", 0 0, L_0x9619b0;  1 drivers
v0x910090_0 .net *"_ivl_17", 0 0, L_0x961a50;  1 drivers
v0x910160_0 .net *"_ivl_18", 0 0, L_0x961b20;  1 drivers
v0x95cc30_0 .net *"_ivl_21", 0 0, L_0x961c90;  1 drivers
v0x95cd60_0 .net *"_ivl_22", 0 0, L_0x961e40;  1 drivers
v0x95ce40_0 .net *"_ivl_24", 0 0, L_0x961f50;  1 drivers
v0x95cf20_0 .net *"_ivl_29", 0 0, L_0x962050;  1 drivers
v0x95d000_0 .net *"_ivl_3", 0 0, L_0x9616c0;  1 drivers
v0x95d170_0 .net *"_ivl_31", 0 0, L_0x962130;  1 drivers
v0x95d250_0 .net *"_ivl_32", 0 0, L_0x9621d0;  1 drivers
v0x95d330_0 .net *"_ivl_34", 0 0, L_0x9622e0;  1 drivers
v0x95d410_0 .net *"_ivl_36", 0 0, L_0x9623a0;  1 drivers
v0x95d4f0_0 .net *"_ivl_42", 0 0, L_0x9626e0;  1 drivers
v0x95d5d0_0 .net *"_ivl_43", 0 0, L_0x962780;  1 drivers
v0x95d6b0_0 .net *"_ivl_5", 0 0, L_0x961760;  1 drivers
v0x95d790_0 .net *"_ivl_6", 0 0, L_0x90ff80;  1 drivers
v0x95d980_0 .net *"_ivl_8", 0 0, L_0x9264f0;  1 drivers
v0x95da60_0 .net "in", 0 0, v0x95e1b0_0;  alias, 1 drivers
v0x95db20_0 .net "next_state", 3 0, L_0x9624b0;  alias, 1 drivers
v0x95dc00_0 .net "out", 0 0, L_0x9628f0;  alias, 1 drivers
v0x95dcc0_0 .net "state", 3 0, v0x95e350_0;  alias, 1 drivers
L_0x9616c0 .part v0x95e350_0, 0, 1;
L_0x961760 .part v0x95e350_0, 2, 1;
L_0x9619b0 .part v0x95e350_0, 0, 1;
L_0x961a50 .part v0x95e350_0, 1, 1;
L_0x961c90 .part v0x95e350_0, 3, 1;
L_0x962050 .part v0x95e350_0, 1, 1;
L_0x962130 .part v0x95e350_0, 3, 1;
L_0x9624b0 .concat8 [ 1 1 1 1], L_0x939eb0, L_0x961f50, L_0x9623a0, L_0x962780;
L_0x9626e0 .part v0x95e350_0, 2, 1;
L_0x9628f0 .part v0x95e350_0, 3, 1;
S_0x95de20 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x9259b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x95dff0_0 .net "clk", 0 0, v0x960dd0_0;  1 drivers
v0x95e0d0_0 .var/2s "errored1", 31 0;
v0x95e1b0_0 .var "in", 0 0;
v0x95e2b0_0 .var/2s "onehot_error", 31 0;
v0x95e350_0 .var "state", 3 0;
v0x95e460_0 .net "tb_match", 0 0, L_0x9648c0;  alias, 1 drivers
E_0x91efa0/0 .event negedge, v0x95dff0_0;
E_0x91efa0/1 .event posedge, v0x95dff0_0;
E_0x91efa0 .event/or E_0x91efa0/0, E_0x91efa0/1;
S_0x95e5b0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x9259b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f2f5bb7c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x9629f0 .functor XNOR 1, v0x95e1b0_0, L_0x7f2f5bb7c018, C4<0>, C4<0>;
L_0x962cb0 .functor OR 1, L_0x962b70, L_0x962c10, C4<0>, C4<0>;
L_0x7f2f5bb7c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x962f50 .functor XNOR 1, v0x95e1b0_0, L_0x7f2f5bb7c0a8, C4<0>, C4<0>;
L_0x963390 .functor OR 1, L_0x963010, L_0x9630e0, C4<0>, C4<0>;
L_0x9635b0 .functor OR 1, L_0x963390, L_0x9634d0, C4<0>, C4<0>;
L_0x7f2f5bb7c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x9638a0 .functor XNOR 1, v0x95e1b0_0, L_0x7f2f5bb7c138, C4<0>, C4<0>;
L_0x963b30 .functor OR 1, L_0x9639a0, L_0x963a90, C4<0>, C4<0>;
L_0x7f2f5bb7c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x963fc0 .functor XNOR 1, v0x95e1b0_0, L_0x7f2f5bb7c1c8, C4<0>, C4<0>;
v0x95e850_0 .net *"_ivl_10", 0 0, L_0x962cb0;  1 drivers
L_0x7f2f5bb7c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x95e930_0 .net/2u *"_ivl_12", 0 0, L_0x7f2f5bb7c060;  1 drivers
v0x95ea10_0 .net *"_ivl_14", 0 0, L_0x962dc0;  1 drivers
v0x95eb00_0 .net/2u *"_ivl_18", 0 0, L_0x7f2f5bb7c0a8;  1 drivers
v0x95ebe0_0 .net/2u *"_ivl_2", 0 0, L_0x7f2f5bb7c018;  1 drivers
v0x95ed10_0 .net *"_ivl_20", 0 0, L_0x962f50;  1 drivers
L_0x7f2f5bb7c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x95edd0_0 .net/2u *"_ivl_22", 0 0, L_0x7f2f5bb7c0f0;  1 drivers
v0x95eeb0_0 .net *"_ivl_25", 0 0, L_0x963010;  1 drivers
v0x95ef90_0 .net *"_ivl_27", 0 0, L_0x9630e0;  1 drivers
v0x95f100_0 .net *"_ivl_28", 0 0, L_0x963390;  1 drivers
v0x95f1e0_0 .net *"_ivl_31", 0 0, L_0x9634d0;  1 drivers
v0x95f2c0_0 .net *"_ivl_32", 0 0, L_0x9635b0;  1 drivers
v0x95f3a0_0 .net *"_ivl_34", 0 0, L_0x9636c0;  1 drivers
v0x95f480_0 .net/2u *"_ivl_38", 0 0, L_0x7f2f5bb7c138;  1 drivers
v0x95f560_0 .net *"_ivl_4", 0 0, L_0x9629f0;  1 drivers
v0x95f620_0 .net *"_ivl_40", 0 0, L_0x9638a0;  1 drivers
v0x95f6e0_0 .net *"_ivl_43", 0 0, L_0x9639a0;  1 drivers
v0x95f8d0_0 .net *"_ivl_45", 0 0, L_0x963a90;  1 drivers
v0x95f9b0_0 .net *"_ivl_46", 0 0, L_0x963b30;  1 drivers
L_0x7f2f5bb7c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x95fa90_0 .net/2u *"_ivl_48", 0 0, L_0x7f2f5bb7c180;  1 drivers
v0x95fb70_0 .net *"_ivl_50", 0 0, L_0x963c40;  1 drivers
v0x95fc50_0 .net/2u *"_ivl_55", 0 0, L_0x7f2f5bb7c1c8;  1 drivers
v0x95fd30_0 .net *"_ivl_57", 0 0, L_0x963fc0;  1 drivers
L_0x7f2f5bb7c210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x95fdf0_0 .net/2u *"_ivl_59", 0 0, L_0x7f2f5bb7c210;  1 drivers
v0x95fed0_0 .net *"_ivl_62", 0 0, L_0x9640d0;  1 drivers
v0x95ffb0_0 .net *"_ivl_63", 0 0, L_0x9641e0;  1 drivers
v0x960090_0 .net *"_ivl_7", 0 0, L_0x962b70;  1 drivers
v0x960170_0 .net *"_ivl_9", 0 0, L_0x962c10;  1 drivers
v0x960250_0 .net "in", 0 0, v0x95e1b0_0;  alias, 1 drivers
v0x9602f0_0 .net "next_state", 3 0, L_0x963de0;  alias, 1 drivers
v0x9603d0_0 .net "out", 0 0, L_0x9643c0;  alias, 1 drivers
v0x960490_0 .net "state", 3 0, v0x95e350_0;  alias, 1 drivers
L_0x962b70 .part v0x95e350_0, 0, 1;
L_0x962c10 .part v0x95e350_0, 2, 1;
L_0x962dc0 .functor MUXZ 1, L_0x7f2f5bb7c060, L_0x962cb0, L_0x9629f0, C4<>;
L_0x963010 .part v0x95e350_0, 0, 1;
L_0x9630e0 .part v0x95e350_0, 1, 1;
L_0x9634d0 .part v0x95e350_0, 3, 1;
L_0x9636c0 .functor MUXZ 1, L_0x9635b0, L_0x7f2f5bb7c0f0, L_0x962f50, C4<>;
L_0x9639a0 .part v0x95e350_0, 1, 1;
L_0x963a90 .part v0x95e350_0, 3, 1;
L_0x963c40 .functor MUXZ 1, L_0x7f2f5bb7c180, L_0x963b30, L_0x9638a0, C4<>;
L_0x963de0 .concat8 [ 1 1 1 1], L_0x962dc0, L_0x9636c0, L_0x963c40, L_0x9641e0;
L_0x9640d0 .part v0x95e350_0, 2, 1;
L_0x9641e0 .functor MUXZ 1, L_0x9640d0, L_0x7f2f5bb7c210, L_0x963fc0, C4<>;
L_0x9643c0 .part v0x95e350_0, 3, 1;
S_0x960620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x9259b0;
 .timescale -12 -12;
E_0x91f260 .event anyedge, v0x961330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x961330_0;
    %nor/r;
    %assign/vec4 v0x961330_0, 0;
    %wait E_0x91f260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x95de20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x95e0d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x95e2b0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x95de20;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x91efa0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x95e350_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x95e1b0_0, 0;
    %load/vec4 v0x95e460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x95e2b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x95e2b0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x95e0d0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x91efa0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x95e350_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x95e1b0_0, 0;
    %load/vec4 v0x95e460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x95e0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x95e0d0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x95e2b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x95e0d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x95e2b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x95e0d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x9259b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x960dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x961330_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9259b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x960dd0_0;
    %inv;
    %store/vec4 v0x960dd0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x9259b0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x95dff0_0, v0x9614c0_0, v0x960e70_0, v0x9611f0_0, v0x960fb0_0, v0x960f10_0, v0x961120_0, v0x961050_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9259b0;
T_6 ;
    %load/vec4 v0x961290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x961290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x961290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0x961290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x961290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x961290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0x961290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x961290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x961290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x961290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x9259b0;
T_7 ;
    %wait E_0x91efa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x961290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
    %load/vec4 v0x9613f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x961290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x961290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x960fb0_0;
    %load/vec4 v0x960fb0_0;
    %load/vec4 v0x960f10_0;
    %xor;
    %load/vec4 v0x960fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x961290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x961290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x961120_0;
    %load/vec4 v0x961120_0;
    %load/vec4 v0x961050_0;
    %xor;
    %load/vec4 v0x961120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x961290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x961290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x961290_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/fsm3onehot/iter0/response6/top_module.sv";
