<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!--
 Copyright (C) 2021, Neuralchip Tech - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<board schema_version="2.2" vendor="alinx.com" name="AXU2CG" display_name="AXU2CG FPGA Development Board"  url="http://www.alinx.com/en/index.php/default/content/102.html" preset_file="preset.xml">

	<images>
  		<image name="axu2cg.jpg" display_name="AXU2CG FPGA Development Board" sub_type="board">
			<description>AXU2CG FPGA Development Board</description>
  		</image>
	</images>

	<compatible_board_revisions>
		<revision id="0">Rev A</revision>
		<revision id="0">Rev B</revision>
	</compatible_board_revisions>

	<file_version>1.0</file_version>

	<description>AXU2CG FPGA Development Board</description>

	<parameters>
		<parameter
			name="heat_sink_type"
			value="medium"
			value_type="string"/>
		<parameter
			name="heat_sink_temperature"
			value_type="range"
			value_min="-40.0"
			value_max="85.0"/>
	</parameters>

	<jumpers> </jumpers>

	<!-- Components of Board -->
	<components>
  		<component name="part0" display_name="ZU+ MPSoC" type="fpga" part_name="xczu2cg-sfvc784-1-i" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.alinx.com/en/index.php/default/content/102.html">
    	<description>Zynq UltraScale+ part on the board</description>
    		<interfaces>
				<interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
					</preferred_ips>
				</interface>

				<interface mode="slave" name="pl_ref_clk" type="xilinx.com:interface:clock_rtl:1.0" of_component="pl_sysclk">
					<parameters>
					  	<parameter name="frequency" value="25000000"/>
					</parameters>
					<preferred_ips>
					  <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_" physical_port="PL_REF_CLK" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="PL_REF_CLK"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_4bits" preset_proc="led_4bits_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/> 
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="PL_LED1"/>
								<pin_map port_index="1" component_pin="PL_LED2"/>
								<pin_map port_index="2" component_pin="PL_LED3"/>
								<pin_map port_index="3" component_pin="PL_LED4"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="push_buttons_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_4bits" preset_proc="push_buttons_4bits_preset">
					<preferred_ips> 
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					  <port_map logical_port="TRI_I" physical_port="push_buttons_4bits_tri" dir="in" left="3" right="0">
						<pin_maps>
						  <pin_map port_index="0" component_pin="PL_KEY1"/>
						  <pin_map port_index="1" component_pin="PL_KEY2"/>
						  <pin_map port_index="2" component_pin="PL_KEY3"/>
						  <pin_map port_index="3" component_pin="PL_KEY4"/>
						</pin_maps>
					  </port_map>
					</port_maps>
				  </interface>

				  <interface mode="slave" name="rxcsi_cam1" type="xilinx.com:interface:mipi_phy_rtl:1.0" of_component="rxcsi_cam1" preset_proc="rxcsi_preset_cam_1">
					<preferred_ips>
					  <preferred_ip vendor="xilinx.com" library="ip" name="mipi_csi2_rx_subsystem" order="0" />
					  <preferred_ip vendor="xilinx.com" library="ip" name="mipi_dphy" order="1" />
					</preferred_ips>
					<port_maps>
					  <port_map logical_port="CLK_P" physical_port="clk_rxpx2_cam1" dir="in">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM1_CLK_P" />
						</pin_maps>
					  </port_map>
					  <port_map logical_port="CLK_N" physical_port="clk_rxnx2_cam1" dir="in">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM1_CLK_N" />
						</pin_maps>
					  </port_map>
					  <port_map logical_port="DATA_P" physical_port="data_rxpx2_cam1" dir="in" left="1" right="0">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM1_LANE0_P" />
						  <pin_map port_index="1" component_pin="CAM1_LANE1_P" />
						</pin_maps>
					  </port_map>
					  <port_map logical_port="DATA_N" physical_port="data_rxnx2_cam1" dir="in" left="1" right="0">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM1_LANE0_N" />
						  <pin_map port_index="1" component_pin="CAM1_LANE1_N" />
						</pin_maps>
					  </port_map>
					</port_maps>
				  </interface>

				  <interface mode="slave" name="rxcsi_cam2" type="xilinx.com:interface:mipi_phy_rtl:1.0" of_component="rxcsi_cam2" preset_proc="rxcsi_preset_cam_2">
					<preferred_ips>
					  <preferred_ip vendor="xilinx.com" library="ip" name="mipi_csi2_rx_subsystem" order="0" />
					  <preferred_ip vendor="xilinx.com" library="ip" name="mipi_dphy" order="1" />
					</preferred_ips>
					<port_maps>
					  <port_map logical_port="CLK_P" physical_port="clk_rxpx2_cam2" dir="in">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM2_CLK_P" />
						</pin_maps>
					  </port_map>
					  <port_map logical_port="CLK_N" physical_port="clk_rxnx2_cam2" dir="in">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM2_CLK_N" />
						</pin_maps>
					  </port_map>
					  <port_map logical_port="DATA_P" physical_port="data_rxpx2_cam2" dir="in" left="1" right="0">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM2_LANE0_P" />
						  <pin_map port_index="1" component_pin="CAM2_LANE1_P" />
						</pin_maps>
					  </port_map>
					  <port_map logical_port="DATA_N" physical_port="data_rxnx2_cam2" dir="in" left="1" right="0">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM2_LANE0_N" />
						  <pin_map port_index="1" component_pin="CAM2_LANE1_N" />
						</pin_maps>
					  </port_map>
					</port_maps>
				  </interface>	  
				<interface mode="master" name="cam1_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="cam1_iic">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="SDA_I" physical_port="iic0_main_sda_i_cam1" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM1_SDA_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="iic0_main_sda_o_cam1" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM1_SDA_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="iic0_main_sda_t_cam1" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM1_SDA_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_I" physical_port="iic0_main_scl_i_cam1" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM1_SCL_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="iic0_main_scl_o_cam1" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM1_SCL_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="iic0_main_scl_t_cam1" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM1_SCL_VIO" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="cam2_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="cam2_iic">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="SDA_I" physical_port="iic0_main_sda_i_cam2" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM2_SDA_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="iic0_main_sda_o_cam2" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM2_SDA_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="iic0_main_sda_t_cam2" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM2_SDA_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_I" physical_port="iic0_main_scl_i_cam2" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM2_SCL_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="iic0_main_scl_o_cam2" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM2_SCL_VIO" />
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="iic0_main_scl_t_cam2" dir="inout">
							<pin_maps>
							<pin_map port_index="0" component_pin="CAM2_SCL_VIO" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="cam1_reset" type="xilinx.com:interface:gpio_rtl:1.0" of_component="cam1_reset" preset_proc="mipi_rst_Preset_1">
					<preferred_ips>
					  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
					</preferred_ips>
					<port_maps>
					  <port_map logical_port="TRI_O" physical_port="leds_1bits_tri_o_cam1" dir="out">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM1_GPIO0_VIO" />
						</pin_maps>
					  </port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="cam2_reset" type="xilinx.com:interface:gpio_rtl:1.0" of_component="cam2_reset" preset_proc="mipi_rst_Preset_1">
					<preferred_ips>
					  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
					</preferred_ips>
					<port_maps>
					  <port_map logical_port="TRI_O" physical_port="leds_1bits_tri_o_cam2" dir="out">
						<pin_maps>
						  <pin_map port_index="0" component_pin="CAM2_GPIO0_VIO" />
						</pin_maps>
					  </port_map>
					</port_maps>
				</interface>
    		</interfaces>
		</component>
		
  		<component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
		<component name="pl_sysclk" display_name="PL User Clock (25MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources">
			<description>User PL 25 MHz Clock.</description>
			<parameters>
			  <parameter name="frequency" value="25000000"/>
			</parameters>
		</component>	
		<component name="led_4bits" display_name="LED x4" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs, 3 to 0, Active High</description>
		</component>

		<component name="push_buttons_4bits" display_name="Push buttons x4" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
			<description>Push Buttons, 3 to 0 Active High</description>
		</component>

		<component name="rxcsi_cam1" display_name="MIPI Camera 1 Phy (J23)" type="chip" sub_type="chip" major_group="MIPI Interface">
			<description>MIPI CSI-2 Rx Subsystem to connect to MIPI CAM 1 on J23</description>
			<component_modes>
			  <component_mode name="CAM_1_EV_CSI2Rx_l2" display_name="Lanes 2">
				<interfaces>
				  <interface name="rxcsi_cam1" />
				</interfaces>
				<preferred_ips>
				  <preferred_ip vendor="xilinx.com" library="ip" name="mipi_csi2_rx_subsystem" order="0" />
				  <preferred_ip vendor="xilinx.com" library="ip" name="mipi_dphy" order="1" />
				</preferred_ips>
			  </component_mode>
			</component_modes>
		</component>

		<component name="rxcsi_cam2" display_name="MIPI Camera 2 Phy (J24)" type="chip" sub_type="chip" major_group="MIPI Interface">
		<description>MIPI CSI-2 Rx Subsystem to connect to MIPI CAM 2 on J24</description>
			<component_modes>
				<component_mode name="CAM_2_EV_CSI2Rx_l2" display_name="Lanes 2">
				<interfaces>
				  	<interface name="rxcsi_cam2" />
				</interfaces>
			<preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="mipi_csi2_rx_subsystem" order="0" />
				<preferred_ip vendor="xilinx.com" library="ip" name="mipi_dphy" order="1" />
			</preferred_ips>
			</component_mode>
		</component_modes>
		</component>

		<component name="cam1_iic" display_name="MIPI Camera 1 I2C Control" type="chip" sub_type="mux" major_group="MIPI Interface">
			<description>MIPI Camera 1 I2C Control</description>
		</component>

		<component name="cam2_iic" display_name="MIPI Camera 2 I2C Control" type="chip" sub_type="mux" major_group="MIPI Interface">
			<description>MIPI Camera 2 I2C Control</description>
		</component>
		
		<component name="cam1_reset" display_name="MIPI Camera 1 GPIO (Reset)" type="chip" sub_type="led" major_group="MIPI Interface">
			<description>Reset for MIPI Camera 1 GPIO</description>
		</component>
		
		<component name="cam2_reset" display_name="MIPI Camera 2 GPIO (Reset)" type="chip" sub_type="led" major_group="MIPI Interface">
			<description>Reset for MIPI Camera 1 GPIO</description>
		</component>


	</components>

	<jtag_chains>
  		<jtag_chain name="chain1">
    		<position name="0" component="part0"/>
  		</jtag_chain>
	</jtag_chains>
	
	<connections>
		
		<connection name="part0_led_4bits" component1="part0" component2="led_4bits">
			<connection_map name="part0_led_4bits_1" typical_delay="5" c1_st_index="5" c1_end_index="8" c2_st_index="0" c2_end_index="3"/>
		</connection>
		
		<connection name="part0_pl_sysclk" component1="part0" component2="pl_sysclk">
			<connection_map name="part0_pl_sysclk_1" typical_delay="5" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
		</connection>

		<connection name="part0_push_buttons_4bits" component1="part0" component2="push_buttons_4bits">
			<connection_map name="part0_push_buttons_4bits_1" typical_delay="5" c1_st_index="1" c1_end_index="4" c2_st_index="0" c2_end_index="3"/>
		</connection>
		<connection name="part0_rxcsi_cam1" component1="part0" component2="rxcsi_cam1">
			<connection_map name="cam1_clk_p" c1_st_index="15" c1_end_index="15" c2_st_index="0" c2_end_index="0" />
			<connection_map name="cam1_clk_n" c1_st_index="14" c1_end_index="14" c2_st_index="1" c2_end_index="1" />
			<connection_map name="cam1_lane0_p" c1_st_index="17" c1_end_index="17" c2_st_index="2" c2_end_index="2" />
			<connection_map name="cam1_lane1_p" c1_st_index="19" c1_end_index="19" c2_st_index="3" c2_end_index="3" />
			<connection_map name="cam1_lane0_n" c1_st_index="16" c1_end_index="16" c2_st_index="4" c2_end_index="4" />
			<connection_map name="cam1_lane1_n" c1_st_index="18" c1_end_index="18" c2_st_index="5" c2_end_index="5" />
		</connection>
		<connection name="part0_rxcsi_cam2" component1="part0" component2="rxcsi_cam2">
			<connection_map name="cam2_clk_p" c1_st_index="22" c1_end_index="22" c2_st_index="0" c2_end_index="0" />
			<connection_map name="cam2_clk_n" c1_st_index="21" c1_end_index="21" c2_st_index="1" c2_end_index="1" />
			<connection_map name="cam2_lane0_p" c1_st_index="24" c1_end_index="24" c2_st_index="2" c2_end_index="2" />
			<connection_map name="cam2_lane1_p" c1_st_index="26" c1_end_index="26" c2_st_index="3" c2_end_index="3" />
			<connection_map name="cam2_lane0_n" c1_st_index="23" c1_end_index="23" c2_st_index="4" c2_end_index="4" />
			<connection_map name="cam2_lane1_n" c1_st_index="25" c1_end_index="25" c2_st_index="5" c2_end_index="5" />
		</connection>
		
		<connection name="part0_std_cam1_iic" component1="part0" component2="cam1_iic">
			<connection_map name="part0_std_cam1_sclk" typical_delay="5" c1_st_index="30" c1_end_index="30" c2_st_index="0" c2_end_index="0" />
			<connection_map name="part0_std_cam1_sda" typical_delay="5" c1_st_index="29" c1_end_index="29" c2_st_index="1" c2_end_index="1" />
		</connection>

		<connection name="part0_std_cam2_iic" component1="part0" component2="cam2_iic">
			<connection_map name="part0_std_cam1_sclk" typical_delay="5" c1_st_index="34" c1_end_index="34" c2_st_index="0" c2_end_index="0" />
			<connection_map name="part0_std_cam1_sda" typical_delay="5" c1_st_index="33" c1_end_index="33" c2_st_index="1" c2_end_index="1" />
		</connection>

		<connection name="part0_cam1_reset" component1="part0" component2="cam2_reset">
			<connection_map name="cam1_reset" typical_delay="5" c1_st_index="27" c1_end_index="27" c2_st_index="0" c2_end_index="0" />
		</connection>

		<connection name="part0_cam2_reset" component1="part0" component2="cam2_reset">
			<connection_map name="cam2_reset" typical_delay="5" c1_st_index="31" c1_end_index="31" c2_st_index="0" c2_end_index="0" />
		</connection>

	</connections>
</board>