#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026491904730 .scope module, "adder" "adder" 2 122;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
o000002649195ef98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002649194f550_0 .net "a", 7 0, o000002649195ef98;  0 drivers
o000002649195efc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002649194f870_0 .net "b", 7 0, o000002649195efc8;  0 drivers
v000002649194f9b0_0 .net "out", 7 0, L_00000264919bc910;  1 drivers
L_00000264919bc910 .arith/sum 8, o000002649195ef98, o000002649195efc8;
S_000002649195ed50 .scope module, "compare_w" "compare_w" 3 94;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v000002649194fe10_0 .net *"_ivl_0", 0 0, L_00000264919bc9b0;  1 drivers
L_0000026491a00088 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002649194ff50_0 .net/2u *"_ivl_2", 7 0, L_0000026491a00088;  1 drivers
o000002649195f118 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000264919b6660_0 .net "a", 7 0, o000002649195f118;  0 drivers
o000002649195f148 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000264919b56c0_0 .net "b", 7 0, o000002649195f148;  0 drivers
v00000264919b5440_0 .net "out", 7 0, L_00000264919bbe70;  1 drivers
L_00000264919bc9b0 .cmp/eq 8, o000002649195f118, o000002649195f148;
L_00000264919bbe70 .functor MUXZ 8, o000002649195f118, L_0000026491a00088, L_00000264919bc9b0, C4<>;
S_000002649195d8d0 .scope module, "test" "test" 4 2;
 .timescale 0 0;
P_000002649195eee0 .param/l "channels" 0 4 3, +C4<00000000000000000000000000001000>;
P_000002649195ef18 .param/l "clock_period" 0 4 4, +C4<00000000000000000000000000010100>;
P_000002649195ef50 .param/l "width" 0 4 3, +C4<00000000000000000000000000100000>;
v00000264919bc550_0 .var "clk", 0 0;
v00000264919bc0f0_0 .net "grant_test", 7 0, v00000264919b60c0_0;  1 drivers
v00000264919bca50_0 .var/i "j", 31 0;
v00000264919bc7d0_0 .var "request_test", 7 0;
v00000264919bba10_0 .var "reset", 0 0;
v00000264919bc870_0 .var "tempData", 31 0;
v00000264919bb330_0 .var "weight_test", 255 0;
S_00000264919397d0 .scope module, "s0" "struc_rrb" 4 12, 5 4 0, S_000002649195d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "request";
    .port_info 3 /INPUT 256 "weight";
    .port_info 4 /OUTPUT 8 "grant";
P_000002649193f1e0 .param/l "channels" 0 5 11, +C4<00000000000000000000000000001000>;
P_000002649193f218 .param/l "width" 0 5 11, +C4<00000000000000000000000000100000>;
v00000264919bccd0_0 .net "blk_ng", 7 0, v00000264919bae00_0;  1 drivers
v00000264919bb150_0 .net "blk_request", 7 0, v00000264919b54e0_0;  1 drivers
v00000264919bc230_0 .net "clk", 0 0, v00000264919bc550_0;  1 drivers
v00000264919bcc30_0 .net "contrl1", 0 0, L_00000264919bce10;  1 drivers
v00000264919bc730_0 .net "get_weight", 31 0, v00000264919b98c0_0;  1 drivers
v00000264919bc2d0_0 .net "grant", 7 0, v00000264919b60c0_0;  alias, 1 drivers
v00000264919bb510_0 .net "next_grant", 7 0, L_000002649194d030;  1 drivers
v00000264919bb5b0_0 .net "priorities", 7 0, L_0000026491a58b90;  1 drivers
v00000264919bb6f0_0 .net "request", 7 0, v00000264919bc7d0_0;  1 drivers
v00000264919bc690_0 .net "reset", 0 0, v00000264919bba10_0;  1 drivers
v00000264919bc410_0 .net "weight", 255 0, v00000264919bb330_0;  1 drivers
S_0000026491939960 .scope module, "d0" "datapath_g_r" 5 32, 2 2 0, S_00000264919397d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "request";
    .port_info 1 /INPUT 8 "next_grant";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 8 "grant";
    .port_info 5 /INPUT 32 "weight";
    .port_info 6 /OUTPUT 1 "contrl1";
    .port_info 7 /OUTPUT 8 "blk_request";
    .port_info 8 /NODIR 0 "";
L_000002649194dd50 .functor AND 8, v00000264919b54e0_0, v00000264919bae00_0, C4<11111111>, C4<11111111>;
L_000002649194d570 .functor NOT 8, v00000264919bae00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002649194d8f0 .functor AND 8, L_000002649194dd50, L_00000264919bcb90, C4<11111111>, C4<11111111>;
v00000264919b51c0_0 .net *"_ivl_2", 7 0, L_000002649194dd50;  1 drivers
v00000264919b6020_0 .net *"_ivl_4", 7 0, L_000002649194d570;  1 drivers
L_0000026491a00118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000264919b58a0_0 .net/2u *"_ivl_6", 7 0, L_0000026491a00118;  1 drivers
v00000264919b5940_0 .net *"_ivl_8", 7 0, L_00000264919bcb90;  1 drivers
v00000264919b9820_0 .net "blk_request", 7 0, v00000264919b54e0_0;  alias, 1 drivers
v00000264919ba360_0 .net "blk_weight", 31 0, v00000264919b5620_0;  1 drivers
v00000264919b9960_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b96e0_0 .net "contrl1", 0 0, L_00000264919bce10;  alias, 1 drivers
v00000264919b9f00_0 .net "data_grant", 7 0, L_000002649194d8f0;  1 drivers
v00000264919ba180_0 .net "grant", 7 0, v00000264919b60c0_0;  alias, 1 drivers
v00000264919b90a0_0 .net "ld_count", 0 0, v00000264919b5580_0;  1 drivers
v00000264919ba400_0 .net "ld_grant", 0 0, v00000264919b6340_0;  1 drivers
v00000264919b9d20_0 .net "ld_request", 0 0, v00000264919b67a0_0;  1 drivers
v00000264919b9dc0_0 .net "ld_weight", 0 0, v00000264919b5e40_0;  1 drivers
L_0000026491a000d0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000264919ba220_0 .net "max_weight", 31 0, L_0000026491a000d0;  1 drivers
v00000264919ba0e0_0 .net "next_grant", 7 0, v00000264919bae00_0;  alias, 1 drivers
v00000264919b9e60_0 .net "request", 7 0, v00000264919bc7d0_0;  alias, 1 drivers
v00000264919ba4a0_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
v00000264919ba2c0_0 .net "s_count", 31 0, v00000264919b6ca0_0;  1 drivers
v00000264919ba900_0 .net "weight", 31 0, v00000264919b98c0_0;  alias, 1 drivers
L_00000264919bcb90 .arith/sum 8, L_000002649194d570, L_0000026491a00118;
S_0000026491937780 .scope module, "c1" "controller" 2 29, 6 1 0, S_0000026491939960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "grant";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "contrl1";
    .port_info 4 /OUTPUT 1 "ld_grant";
    .port_info 5 /OUTPUT 1 "ld_weight";
    .port_info 6 /OUTPUT 1 "ld_request";
    .port_info 7 /OUTPUT 1 "ld_count";
P_000002649195da60 .param/l "counting" 0 6 14, C4<11>;
P_000002649195da98 .param/l "get_weight" 0 6 14, C4<10>;
P_000002649195dad0 .param/l "granting_process" 0 6 14, C4<01>;
P_000002649195db08 .param/l "start" 0 6 14, C4<00>;
v00000264919b62a0_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b59e0_0 .net "contrl1", 0 0, L_00000264919bce10;  alias, 1 drivers
v00000264919b5300_0 .net "grant", 7 0, v00000264919b60c0_0;  alias, 1 drivers
v00000264919b5580_0 .var "ld_count", 0 0;
v00000264919b6340_0 .var "ld_grant", 0 0;
v00000264919b67a0_0 .var "ld_request", 0 0;
v00000264919b5e40_0 .var "ld_weight", 0 0;
v00000264919b6980_0 .var "next_state", 1 0;
v00000264919b6840_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
v00000264919b68e0_0 .var "state", 1 0;
E_00000264919459c0 .event posedge, v00000264919b62a0_0;
E_0000026491945400 .event anyedge, v00000264919b68e0_0, v00000264919b5300_0, v00000264919b59e0_0;
S_0000026491937910 .scope module, "c_0" "compare" 2 40, 2 132 0, S_0000026491939960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 32 "max";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /INPUT 1 "ld";
L_000002649194d1f0 .functor OR 1, L_00000264919bcd70, L_00000264919bbf10, C4<0>, C4<0>;
v00000264919b6a20_0 .net "A", 31 0, v00000264919b6ca0_0;  alias, 1 drivers
v00000264919b6520_0 .net "B", 31 0, v00000264919b5620_0;  alias, 1 drivers
v00000264919b6ac0_0 .net *"_ivl_0", 0 0, L_00000264919bcd70;  1 drivers
v00000264919b5260_0 .net *"_ivl_10", 0 0, L_00000264919bb790;  1 drivers
L_0000026491a001f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000264919b6b60_0 .net/2u *"_ivl_12", 0 0, L_0000026491a001f0;  1 drivers
v00000264919b6480_0 .net *"_ivl_2", 0 0, L_00000264919bbf10;  1 drivers
v00000264919b6f20_0 .net *"_ivl_5", 0 0, L_000002649194d1f0;  1 drivers
L_0000026491a00160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000264919b63e0_0 .net/2u *"_ivl_6", 0 0, L_0000026491a00160;  1 drivers
L_0000026491a001a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000264919b5760_0 .net/2u *"_ivl_8", 0 0, L_0000026491a001a8;  1 drivers
v00000264919b65c0_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b5b20_0 .net "ld", 0 0, v00000264919b5580_0;  alias, 1 drivers
v00000264919b5a80_0 .net "max", 31 0, L_0000026491a000d0;  alias, 1 drivers
v00000264919b53a0_0 .net "out", 0 0, L_00000264919bce10;  alias, 1 drivers
L_00000264919bcd70 .cmp/ge 32, v00000264919b6ca0_0, v00000264919b5620_0;
L_00000264919bbf10 .cmp/ge 32, v00000264919b6ca0_0, L_0000026491a000d0;
L_00000264919bb790 .functor MUXZ 1, L_0000026491a001a8, L_0000026491a00160, L_000002649194d1f0, C4<>;
L_00000264919bce10 .functor MUXZ 1, L_0000026491a001f0, L_00000264919bb790, v00000264919b5580_0, C4<>;
S_0000026491925e80 .scope module, "c_1" "Cntr" 2 31, 2 95 0, S_0000026491939960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "out";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "reset";
v00000264919b6c00_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b5080_0 .net "ld", 0 0, v00000264919b5580_0;  alias, 1 drivers
v00000264919b6ca0_0 .var "out", 31 0;
v00000264919b6d40_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
S_0000026491926010 .scope module, "p_1" "Pipo" 2 30, 2 43 0, S_0000026491939960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v00000264919b60c0_0 .var "Q", 7 0;
v00000264919b5ee0_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b5c60_0 .net "d", 7 0, L_000002649194d8f0;  alias, 1 drivers
v00000264919b5bc0_0 .net "ld", 0 0, v00000264919b6340_0;  alias, 1 drivers
v00000264919b5da0_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
S_000002649190e9b0 .scope module, "p_2" "Pipo_nw" 2 37, 2 69 0, S_0000026491939960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "Q";
    .port_info 4 /INPUT 1 "ld";
v00000264919b5620_0 .var "Q", 31 0;
v00000264919b5800_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b6de0_0 .net "d", 31 0, v00000264919b98c0_0;  alias, 1 drivers
v00000264919b6e80_0 .net "ld", 0 0, v00000264919b5e40_0;  alias, 1 drivers
v00000264919b6200_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
S_000002649190eb40 .scope module, "p_3" "Pipo" 2 39, 2 43 0, S_0000026491939960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v00000264919b54e0_0 .var "Q", 7 0;
v00000264919b6160_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b5f80_0 .net "d", 7 0, v00000264919bc7d0_0;  alias, 1 drivers
v00000264919b5120_0 .net "ld", 0 0, v00000264919b67a0_0;  alias, 1 drivers
v00000264919b5d00_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
S_00000264919fccc0 .scope module, "m0" "MUX" 5 24, 7 1 0, S_00000264919397d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "sel_one_hot";
    .port_info 3 /INPUT 256 "data_in_bus";
    .port_info 4 /OUTPUT 32 "data_out";
P_000002649193ec60 .param/l "channels" 0 7 8, +C4<00000000000000000000000000001000>;
P_000002649193ec98 .param/l "width" 0 7 8, +C4<00000000000000000000000000100000>;
v00000264919ba5e0_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b9a00_0 .net "data_in_bus", 255 0, v00000264919bb330_0;  alias, 1 drivers
v00000264919b98c0_0 .var "data_out", 31 0;
v00000264919b9aa0_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
v00000264919ba680_0 .net "sel_one_hot", 7 0, v00000264919b60c0_0;  alias, 1 drivers
E_0000026491946f40 .event anyedge, v00000264919b5300_0, v00000264919b9a00_0;
S_00000264919fce50 .scope function.vec4.u32, "decimal" "decimal" 7 15, 7 15 0, S_00000264919fccc0;
 .timescale 0 0;
; Variable decimal is vec4 return value of scope S_00000264919fce50
v00000264919baea0_0 .var "hot_one_code", 7 0;
v00000264919ba540_0 .var/i "i", 31 0;
TD_test.s0.m0.decimal ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264919ba540_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000264919ba540_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000264919baea0_0;
    %load/vec4 v00000264919ba540_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000264919ba540_0;
    %ret/vec4 0, 0, 32;  Assign to decimal (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v00000264919ba540_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264919ba540_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002649191ec20 .scope module, "s0" "struc_ngprc" 5 33, 3 2 0, S_00000264919397d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "request";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "grant";
    .port_info 4 /OUTPUT 8 "next_grant";
    .port_info 5 /OUTPUT 8 "priorities";
    .port_info 6 /OUTPUT 8 "blk_ng";
P_0000026491946640 .param/l "channels" 0 3 11, +C4<00000000000000000000000000001000>;
L_000002649194de30 .functor NOT 32, L_00000264919bbfb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002649194df10 .functor NOT 8, L_0000026491a58870, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002649194d030 .functor AND 8, v00000264919b54e0_0, v00000264919b9c80_0, C4<11111111>, C4<11111111>;
v00000264919b9fa0_0 .net *"_ivl_1", 6 0, L_00000264919bceb0;  1 drivers
v00000264919b9500_0 .net *"_ivl_10", 31 0, L_000002649194de30;  1 drivers
L_0000026491a00280 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000264919ba040_0 .net/2u *"_ivl_12", 31 0, L_0000026491a00280;  1 drivers
v00000264919baf40_0 .net *"_ivl_14", 31 0, L_00000264919bb290;  1 drivers
L_0000026491a002c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264919b9320_0 .net/2u *"_ivl_16", 31 0, L_0000026491a002c8;  1 drivers
v00000264919b93c0_0 .net *"_ivl_18", 0 0, L_00000264919bb830;  1 drivers
L_0000026491a00310 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000264919b9460_0 .net/2u *"_ivl_20", 7 0, L_0000026491a00310;  1 drivers
v00000264919b95a0_0 .net *"_ivl_23", 6 0, L_0000026491a582d0;  1 drivers
v00000264919b9780_0 .net *"_ivl_25", 0 0, L_0000026491a58cd0;  1 drivers
v00000264919bc5f0_0 .net *"_ivl_26", 7 0, L_0000026491a58870;  1 drivers
v00000264919bb3d0_0 .net *"_ivl_28", 7 0, L_000002649194df10;  1 drivers
v00000264919bb970_0 .net *"_ivl_3", 0 0, L_00000264919bbb50;  1 drivers
L_0000026491a00358 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000264919bc370_0 .net/2u *"_ivl_30", 7 0, L_0000026491a00358;  1 drivers
v00000264919bb0b0_0 .net *"_ivl_32", 7 0, L_0000026491a593b0;  1 drivers
v00000264919bc4b0_0 .net *"_ivl_4", 7 0, L_00000264919bcf50;  1 drivers
v00000264919bcaf0_0 .net *"_ivl_6", 31 0, L_00000264919bbfb0;  1 drivers
L_0000026491a00238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000264919bc190_0 .net *"_ivl_9", 23 0, L_0000026491a00238;  1 drivers
v00000264919bb8d0_0 .net "blk_ng", 7 0, v00000264919bae00_0;  alias, 1 drivers
v00000264919bbbf0_0 .net "blk_priorities", 7 0, v00000264919b9c80_0;  1 drivers
v00000264919bb470_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919bb650_0 .net "grant", 7 0, v00000264919b60c0_0;  alias, 1 drivers
v00000264919bbc90_0 .net "ld_ng", 0 0, v00000264919ba9a0_0;  1 drivers
v00000264919bb1f0_0 .net "ld_prior", 0 0, v00000264919b9b40_0;  1 drivers
v00000264919bbab0_0 .net "next_grant", 7 0, L_000002649194d030;  alias, 1 drivers
v00000264919bbd30_0 .net "priorities", 7 0, L_0000026491a58b90;  alias, 1 drivers
v00000264919bbdd0_0 .net "request", 7 0, v00000264919b54e0_0;  alias, 1 drivers
v00000264919bc050_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
L_00000264919bceb0 .part v00000264919b60c0_0, 0, 7;
L_00000264919bbb50 .part v00000264919b60c0_0, 7, 1;
L_00000264919bcf50 .concat [ 1 7 0 0], L_00000264919bbb50, L_00000264919bceb0;
L_00000264919bbfb0 .concat [ 8 24 0 0], L_00000264919bcf50, L_0000026491a00238;
L_00000264919bb290 .arith/sum 32, L_000002649194de30, L_0000026491a00280;
L_00000264919bb830 .cmp/eq 32, L_00000264919bb290, L_0000026491a002c8;
L_0000026491a582d0 .part v00000264919b60c0_0, 0, 7;
L_0000026491a58cd0 .part v00000264919b60c0_0, 7, 1;
L_0000026491a58870 .concat [ 1 7 0 0], L_0000026491a58cd0, L_0000026491a582d0;
L_0000026491a593b0 .arith/sum 8, L_000002649194df10, L_0000026491a00358;
L_0000026491a58b90 .functor MUXZ 8, L_0000026491a593b0, L_0000026491a00310, L_00000264919bb830, C4<>;
S_000002649191edb0 .scope module, "c1" "control_ngprc" 3 21, 8 1 0, S_000002649191ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "ld_prior";
    .port_info 3 /OUTPUT 1 "ld_ng";
P_000002649193f160 .param/l "Next_grant" 0 8 11, C4<1>;
P_000002649193f198 .param/l "Reset" 0 8 11, C4<0>;
v00000264919ba720_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919ba9a0_0 .var "ld_ng", 0 0;
v00000264919b9b40_0 .var "ld_prior", 0 0;
v00000264919ba7c0_0 .var "next_state", 0 0;
v00000264919baa40_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
v00000264919ba860_0 .var "state", 0 0;
E_0000026491946cc0 .event anyedge, v00000264919ba860_0, v00000264919b6840_0;
S_0000026491936630 .scope module, "p_0" "Pipo_nw1" 3 23, 3 69 0, S_000002649191ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
    .port_info 4 /INPUT 1 "ld";
v00000264919baae0_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919b91e0_0 .net "d", 7 0, L_0000026491a58b90;  alias, 1 drivers
v00000264919bab80_0 .net "ld", 0 0, v00000264919b9b40_0;  alias, 1 drivers
v00000264919b9c80_0 .var "q", 7 0;
v00000264919bac20_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
S_00000264919367c0 .scope module, "p_1" "Pipo_w" 3 27, 3 35 0, S_000002649191ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "request";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /INPUT 1 "ld";
v00000264919b9640_0 .net "clk", 0 0, v00000264919bc550_0;  alias, 1 drivers
v00000264919bacc0_0 .net "d", 7 0, L_000002649194d030;  alias, 1 drivers
v00000264919bad60_0 .net "ld", 0 0, v00000264919ba9a0_0;  alias, 1 drivers
v00000264919bae00_0 .var "q", 7 0;
v00000264919b9280_0 .net "request", 7 0, v00000264919b54e0_0;  alias, 1 drivers
v00000264919b9be0_0 .net "reset", 0 0, v00000264919bba10_0;  alias, 1 drivers
    .scope S_00000264919fccc0;
T_1 ;
    %wait E_0000026491946f40;
    %load/vec4 v00000264919b9a00_0;
    %load/vec4 v00000264919ba680_0;
    %store/vec4 v00000264919baea0_0, 0, 8;
    %callf/vec4 TD_test.s0.m0.decimal, S_00000264919fce50;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 31, 0, 34;
    %part/s 32;
    %store/vec4 v00000264919b98c0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026491937780;
T_2 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919b6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264919b68e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000264919b6980_0;
    %assign/vec4 v00000264919b68e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026491937780;
T_3 ;
    %wait E_0000026491945400;
    %load/vec4 v00000264919b68e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264919b6980_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000264919b6980_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000264919b5300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v00000264919b68e0_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v00000264919b6980_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000264919b6980_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000264919b59e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v00000264919b6980_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026491937780;
T_4 ;
    %wait E_00000264919459c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264919b6340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264919b5e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264919b5580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919b67a0_0, 0;
    %load/vec4 v00000264919b68e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v00000264919b6840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %assign/vec4 v00000264919b6340_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919b6340_0, 0;
    %load/vec4 v00000264919b5300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v00000264919b5e40_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919b5e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919b5580_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919b5580_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026491926010;
T_5 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919b5da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000264919b60c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000264919b5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000264919b5c60_0;
    %assign/vec4 v00000264919b60c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000264919b60c0_0;
    %assign/vec4 v00000264919b60c0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026491925e80;
T_6 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000264919b6ca0_0, 0;
    %end;
    .thread T_6;
    .scope S_0000026491925e80;
T_7 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919b6d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000264919b6ca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000264919b5080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000264919b6ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000264919b6ca0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000264919b6ca0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002649190e9b0;
T_8 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919b6200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000264919b5620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000264919b6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000264919b6de0_0;
    %assign/vec4 v00000264919b5620_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000264919b5620_0;
    %assign/vec4 v00000264919b5620_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002649190eb40;
T_9 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919b5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000264919b54e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000264919b5120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000264919b5f80_0;
    %assign/vec4 v00000264919b54e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000264919b54e0_0;
    %assign/vec4 v00000264919b54e0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002649191edb0;
T_10 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919baa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264919ba860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000264919ba7c0_0;
    %assign/vec4 v00000264919ba860_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002649191edb0;
T_11 ;
    %wait E_0000026491946cc0;
    %load/vec4 v00000264919ba860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %load/vec4 v00000264919ba860_0;
    %store/vec4 v00000264919ba7c0_0, 0, 1;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v00000264919baa40_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %store/vec4 v00000264919ba7c0_0, 0, 1;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264919ba7c0_0, 0, 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002649191edb0;
T_12 ;
    %wait E_00000264919459c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264919b9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264919ba9a0_0, 0;
    %load/vec4 v00000264919ba860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v00000264919baa40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.4, 8;
T_12.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.4, 8;
 ; End of false expr.
    %blend;
T_12.4;
    %assign/vec4 v00000264919b9b40_0, 0;
    %load/vec4 v00000264919baa40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %assign/vec4 v00000264919ba9a0_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919b9b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264919ba9a0_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026491936630;
T_13 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919bac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v00000264919b9c80_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000264919bab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000264919b91e0_0;
    %assign/vec4 v00000264919b9c80_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000264919b9c80_0;
    %assign/vec4 v00000264919b9c80_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000264919367c0;
T_14 ;
    %wait E_00000264919459c0;
    %load/vec4 v00000264919b9be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000264919bae00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000264919bad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000264919bacc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.6, 4;
    %load/vec4 v00000264919b9280_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v00000264919b9280_0;
    %assign/vec4 v00000264919bae00_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v00000264919bacc0_0;
    %assign/vec4 v00000264919bae00_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000264919bae00_0;
    %assign/vec4 v00000264919bae00_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002649195d8d0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000264919bca50_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_000002649195d8d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264919bc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264919bba10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000264919bc7d0_0, 0, 8;
    %pushi/vec4 3, 0, 256;
    %store/vec4 v00000264919bb330_0, 0, 256;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000264919bc870_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000264919bca50_0, 0, 32;
T_16.0 ;
    %load/vec4 v00000264919bca50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v00000264919bc870_0;
    %addi 2, 0, 32;
    %store/vec4 v00000264919bc870_0, 0, 32;
    %load/vec4 v00000264919bb330_0;
    %load/vec4 v00000264919bc870_0;
    %pad/u 256;
    %load/vec4 v00000264919bca50_0;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v00000264919bb330_0, 0, 256;
    %load/vec4 v00000264919bca50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000264919bca50_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %wait E_00000264919459c0;
    %wait E_00000264919459c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264919bba10_0, 0, 1;
    %wait E_00000264919459c0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000264919bc7d0_0, 0, 8;
    %delay 110, 0;
    %wait E_00000264919459c0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000264919bc7d0_0, 0, 8;
    %wait E_00000264919459c0;
    %delay 50, 0;
    %wait E_00000264919459c0;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v00000264919bc7d0_0, 0, 8;
    %wait E_00000264919459c0;
    %delay 500, 0;
    %vpi_call 4 60 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000002649195d8d0;
T_17 ;
    %vpi_call 4 63 "$dumpfile", "op_of_rrb_nw_016.vcd" {0 0 0};
    %vpi_call 4 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002649195d8d0 {0 0 0};
    %vpi_call 4 65 "$monitor", "Time: %0t | Reset: %b | Request: %b |  Grant: %b | Weight: %h", $time, v00000264919bba10_0, v00000264919bc7d0_0, v00000264919bc0f0_0, v00000264919bb330_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_000002649195d8d0;
T_18 ;
    %delay 5, 0;
    %load/vec4 v00000264919bc550_0;
    %inv;
    %store/vec4 v00000264919bc550_0, 0, 1;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./structural_g_r.v";
    "./structure_ngprc.v";
    "tb_struc_RRB.v";
    "./Struc_rrbfinal.v";
    "./controller_g_r.v";
    "./RRB_MUX.v";
    "./controller_ngprc.v";
