 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:44:40 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.56
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.65
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1445
  Buf/Inv Cell Count:             140
  Buf Cell Count:                   8
  Inv Cell Count:                 132
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1250
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2952.390831
  Noncombinational Area:  1289.272554
  Buf/Inv Area:            193.911873
  Total Buffer Area:            26.18
  Total Inverter Area:         167.74
  Macro/Black Box Area:      0.000000
  Net Area:               1067.198434
  -----------------------------------
  Cell Area:              4241.663385
  Design Area:            5308.861819


  Design Rules
  -----------------------------------
  Total Number of Nets:          1599
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.28
  Logic Optimization:                  4.45
  Mapping Optimization:               13.96
  -----------------------------------------
  Overall Compile Time:               43.62
  Overall Compile Wall Clock Time:    45.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
