// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_mhsa_kernel_mhsa,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.696000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=411,HLS_SYN_DSP=0,HLS_SYN_FF=45706,HLS_SYN_LUT=62735,HLS_VERSION=2025_1}" *)

module kernel_mhsa (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM5_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM5_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM5_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_USER_VALUE = 0;
parameter    C_M_AXI_GMEM5_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM5_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM6_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM6_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM6_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_USER_VALUE = 0;
parameter    C_M_AXI_GMEM6_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM6_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM7_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM7_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM7_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_USER_VALUE = 0;
parameter    C_M_AXI_GMEM7_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM7_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM5_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM6_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM7_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_AWADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_AWID;
output  [7:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [C_M_AXI_GMEM5_AWUSER_WIDTH - 1:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_WDATA;
output  [C_M_AXI_GMEM5_WSTRB_WIDTH - 1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_WID;
output  [C_M_AXI_GMEM5_WUSER_WIDTH - 1:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_ARADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_ARID;
output  [7:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [C_M_AXI_GMEM5_ARUSER_WIDTH - 1:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_RID;
input  [C_M_AXI_GMEM5_RUSER_WIDTH - 1:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_BID;
input  [C_M_AXI_GMEM5_BUSER_WIDTH - 1:0] m_axi_gmem5_BUSER;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_AWADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_AWID;
output  [7:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [C_M_AXI_GMEM6_AWUSER_WIDTH - 1:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_WDATA;
output  [C_M_AXI_GMEM6_WSTRB_WIDTH - 1:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_WID;
output  [C_M_AXI_GMEM6_WUSER_WIDTH - 1:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_ARADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_ARID;
output  [7:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [C_M_AXI_GMEM6_ARUSER_WIDTH - 1:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_RID;
input  [C_M_AXI_GMEM6_RUSER_WIDTH - 1:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_BID;
input  [C_M_AXI_GMEM6_BUSER_WIDTH - 1:0] m_axi_gmem6_BUSER;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_AWADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_AWID;
output  [7:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [C_M_AXI_GMEM7_AWUSER_WIDTH - 1:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_WDATA;
output  [C_M_AXI_GMEM7_WSTRB_WIDTH - 1:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_WID;
output  [C_M_AXI_GMEM7_WUSER_WIDTH - 1:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_ARADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_ARID;
output  [7:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [C_M_AXI_GMEM7_ARUSER_WIDTH - 1:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_RID;
input  [C_M_AXI_GMEM7_RUSER_WIDTH - 1:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_BID;
input  [C_M_AXI_GMEM7_BUSER_WIDTH - 1:0] m_axi_gmem7_BUSER;

 reg    ap_rst_n_inv;
wire   [31:0] out_q_i_q0;
wire   [31:0] out_q_t_q0;
wire   [31:0] out_q_1_i_q0;
wire   [31:0] out_q_1_t_q0;
wire   [31:0] out_q_2_i_q0;
wire   [31:0] out_q_2_t_q0;
wire   [31:0] out_q_3_i_q0;
wire   [31:0] out_q_3_t_q0;
wire   [31:0] out_q_4_i_q0;
wire   [31:0] out_q_4_t_q0;
wire   [31:0] out_q_5_i_q0;
wire   [31:0] out_q_5_t_q0;
wire   [31:0] out_q_6_i_q0;
wire   [31:0] out_q_6_t_q0;
wire   [31:0] out_q_7_i_q0;
wire   [31:0] out_q_7_t_q0;
wire   [31:0] out_q_8_i_q0;
wire   [31:0] out_q_8_t_q0;
wire   [31:0] out_q_9_i_q0;
wire   [31:0] out_q_9_t_q0;
wire   [31:0] out_q_10_i_q0;
wire   [31:0] out_q_10_t_q0;
wire   [31:0] out_q_11_i_q0;
wire   [31:0] out_q_11_t_q0;
wire   [31:0] out_q_12_i_q0;
wire   [31:0] out_q_12_t_q0;
wire   [31:0] out_q_13_i_q0;
wire   [31:0] out_q_13_t_q0;
wire   [31:0] out_q_14_i_q0;
wire   [31:0] out_q_14_t_q0;
wire   [31:0] out_q_15_i_q0;
wire   [31:0] out_q_15_t_q0;
wire   [31:0] out_q_rope_i_q0;
wire   [31:0] out_q_rope_t_q0;
wire   [31:0] out_q_rope_1_i_q0;
wire   [31:0] out_q_rope_1_t_q0;
wire   [31:0] out_q_rope_2_i_q0;
wire   [31:0] out_q_rope_2_t_q0;
wire   [31:0] out_q_rope_3_i_q0;
wire   [31:0] out_q_rope_3_t_q0;
wire   [31:0] out_q_rope_4_i_q0;
wire   [31:0] out_q_rope_4_t_q0;
wire   [31:0] out_q_rope_5_i_q0;
wire   [31:0] out_q_rope_5_t_q0;
wire   [31:0] out_q_rope_6_i_q0;
wire   [31:0] out_q_rope_6_t_q0;
wire   [31:0] out_q_rope_7_i_q0;
wire   [31:0] out_q_rope_7_t_q0;
wire   [31:0] out_k_i_q0;
wire   [31:0] out_k_t_q0;
wire   [31:0] out_k_1_i_q0;
wire   [31:0] out_k_1_t_q0;
wire   [31:0] out_k_2_i_q0;
wire   [31:0] out_k_2_t_q0;
wire   [31:0] out_k_3_i_q0;
wire   [31:0] out_k_3_t_q0;
wire   [31:0] out_k_4_i_q0;
wire   [31:0] out_k_4_t_q0;
wire   [31:0] out_k_5_i_q0;
wire   [31:0] out_k_5_t_q0;
wire   [31:0] out_k_6_i_q0;
wire   [31:0] out_k_6_t_q0;
wire   [31:0] out_k_7_i_q0;
wire   [31:0] out_k_7_t_q0;
wire   [31:0] out_k_8_i_q0;
wire   [31:0] out_k_8_t_q0;
wire   [31:0] out_k_9_i_q0;
wire   [31:0] out_k_9_t_q0;
wire   [31:0] out_k_10_i_q0;
wire   [31:0] out_k_10_t_q0;
wire   [31:0] out_k_11_i_q0;
wire   [31:0] out_k_11_t_q0;
wire   [31:0] out_k_12_i_q0;
wire   [31:0] out_k_12_t_q0;
wire   [31:0] out_k_13_i_q0;
wire   [31:0] out_k_13_t_q0;
wire   [31:0] out_k_14_i_q0;
wire   [31:0] out_k_14_t_q0;
wire   [31:0] out_k_15_i_q0;
wire   [31:0] out_k_15_t_q0;
wire   [31:0] out_k_rope_i_q0;
wire   [31:0] out_k_rope_t_q0;
wire   [31:0] out_k_rope_1_i_q0;
wire   [31:0] out_k_rope_1_t_q0;
wire   [31:0] out_k_rope_2_i_q0;
wire   [31:0] out_k_rope_2_t_q0;
wire   [31:0] out_k_rope_3_i_q0;
wire   [31:0] out_k_rope_3_t_q0;
wire   [31:0] out_k_rope_4_i_q0;
wire   [31:0] out_k_rope_4_t_q0;
wire   [31:0] out_k_rope_5_i_q0;
wire   [31:0] out_k_rope_5_t_q0;
wire   [31:0] out_k_rope_6_i_q0;
wire   [31:0] out_k_rope_6_t_q0;
wire   [31:0] out_k_rope_7_i_q0;
wire   [31:0] out_k_rope_7_t_q0;
wire   [31:0] out_v_i_q0;
wire   [31:0] out_v_t_q0;
wire   [31:0] out_v_1_i_q0;
wire   [31:0] out_v_1_t_q0;
wire   [31:0] out_v_2_i_q0;
wire   [31:0] out_v_2_t_q0;
wire   [31:0] out_v_3_i_q0;
wire   [31:0] out_v_3_t_q0;
wire   [31:0] out_v_4_i_q0;
wire   [31:0] out_v_4_t_q0;
wire   [31:0] out_v_5_i_q0;
wire   [31:0] out_v_5_t_q0;
wire   [31:0] out_v_6_i_q0;
wire   [31:0] out_v_6_t_q0;
wire   [31:0] out_v_7_i_q0;
wire   [31:0] out_v_7_t_q0;
wire   [31:0] out_v_8_i_q0;
wire   [31:0] out_v_8_t_q0;
wire   [31:0] out_v_9_i_q0;
wire   [31:0] out_v_9_t_q0;
wire   [31:0] out_v_10_i_q0;
wire   [31:0] out_v_10_t_q0;
wire   [31:0] out_v_11_i_q0;
wire   [31:0] out_v_11_t_q0;
wire   [31:0] out_v_12_i_q0;
wire   [31:0] out_v_12_t_q0;
wire   [31:0] out_v_13_i_q0;
wire   [31:0] out_v_13_t_q0;
wire   [31:0] out_v_14_i_q0;
wire   [31:0] out_v_14_t_q0;
wire   [31:0] out_v_15_i_q0;
wire   [31:0] out_v_15_t_q0;
wire   [31:0] xb_i_q0;
wire   [31:0] xb_t_q0;
wire   [31:0] xb_1_i_q0;
wire   [31:0] xb_1_t_q0;
wire   [31:0] xb_2_i_q0;
wire   [31:0] xb_2_t_q0;
wire   [31:0] xb_3_i_q0;
wire   [31:0] xb_3_t_q0;
wire   [31:0] xb_4_i_q0;
wire   [31:0] xb_4_t_q0;
wire   [31:0] xb_5_i_q0;
wire   [31:0] xb_5_t_q0;
wire   [31:0] xb_6_i_q0;
wire   [31:0] xb_6_t_q0;
wire   [31:0] xb_7_i_q0;
wire   [31:0] xb_7_t_q0;
wire   [31:0] xb_8_i_q0;
wire   [31:0] xb_8_t_q0;
wire   [31:0] xb_9_i_q0;
wire   [31:0] xb_9_t_q0;
wire   [31:0] xb_10_i_q0;
wire   [31:0] xb_10_t_q0;
wire   [31:0] xb_11_i_q0;
wire   [31:0] xb_11_t_q0;
wire   [31:0] xb_12_i_q0;
wire   [31:0] xb_12_t_q0;
wire   [31:0] xb_13_i_q0;
wire   [31:0] xb_13_t_q0;
wire   [31:0] xb_14_i_q0;
wire   [31:0] xb_14_t_q0;
wire   [31:0] xb_15_i_q0;
wire   [31:0] xb_15_t_q0;
wire   [31:0] xb2_i_q0;
wire   [31:0] xb2_t_q0;
wire   [31:0] xb2_1_i_q0;
wire   [31:0] xb2_1_t_q0;
wire   [31:0] xb2_2_i_q0;
wire   [31:0] xb2_2_t_q0;
wire   [31:0] xb2_3_i_q0;
wire   [31:0] xb2_3_t_q0;
wire   [31:0] xb2_4_i_q0;
wire   [31:0] xb2_4_t_q0;
wire   [31:0] xb2_5_i_q0;
wire   [31:0] xb2_5_t_q0;
wire   [31:0] xb2_6_i_q0;
wire   [31:0] xb2_6_t_q0;
wire   [31:0] xb2_7_i_q0;
wire   [31:0] xb2_7_t_q0;
wire   [31:0] xb2_8_i_q0;
wire   [31:0] xb2_8_t_q0;
wire   [31:0] xb2_9_i_q0;
wire   [31:0] xb2_9_t_q0;
wire   [31:0] xb2_10_i_q0;
wire   [31:0] xb2_10_t_q0;
wire   [31:0] xb2_11_i_q0;
wire   [31:0] xb2_11_t_q0;
wire   [31:0] xb2_12_i_q0;
wire   [31:0] xb2_12_t_q0;
wire   [31:0] xb2_13_i_q0;
wire   [31:0] xb2_13_t_q0;
wire   [31:0] xb2_14_i_q0;
wire   [31:0] xb2_14_t_q0;
wire   [31:0] xb2_15_i_q0;
wire   [31:0] xb2_15_t_q0;
wire   [31:0] att_i_q0;
wire   [31:0] att_t_q0;
wire   [31:0] att_1_i_q0;
wire   [31:0] att_1_t_q0;
wire   [31:0] att_2_i_q0;
wire   [31:0] att_2_t_q0;
wire   [31:0] att_3_i_q0;
wire   [31:0] att_3_t_q0;
wire   [31:0] att_4_i_q0;
wire   [31:0] att_4_t_q0;
wire   [31:0] att_5_i_q0;
wire   [31:0] att_5_t_q0;
wire   [31:0] att_6_i_q0;
wire   [31:0] att_6_t_q0;
wire   [31:0] att_7_i_q0;
wire   [31:0] att_7_t_q0;
wire   [31:0] att_8_i_q0;
wire   [31:0] att_8_t_q0;
wire   [31:0] att_9_i_q0;
wire   [31:0] att_9_t_q0;
wire   [31:0] att_10_i_q0;
wire   [31:0] att_10_t_q0;
wire   [31:0] att_11_i_q0;
wire   [31:0] att_11_t_q0;
wire   [63:0] current_token;
wire   [31:0] position;
wire   [63:0] wq;
wire   [63:0] wk;
wire   [63:0] wv;
wire   [63:0] wo;
wire   [63:0] key_cache;
wire   [63:0] value_cache;
wire   [31:0] layer;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
wire    gmem0_0_ARREADY;
wire    gmem0_0_RVALID;
wire   [31:0] gmem0_0_RDATA;
wire    gmem0_0_RLAST;
wire   [0:0] gmem0_0_RID;
wire   [12:0] gmem0_0_RFIFONUM;
wire   [0:0] gmem0_0_RUSER;
wire   [1:0] gmem0_0_RRESP;
wire    gmem0_0_BVALID;
wire   [1:0] gmem0_0_BRESP;
wire   [0:0] gmem0_0_BID;
wire   [0:0] gmem0_0_BUSER;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
wire    gmem1_0_ARREADY;
wire    gmem1_0_RVALID;
wire   [31:0] gmem1_0_RDATA;
wire    gmem1_0_RLAST;
wire   [0:0] gmem1_0_RID;
wire   [12:0] gmem1_0_RFIFONUM;
wire   [0:0] gmem1_0_RUSER;
wire   [1:0] gmem1_0_RRESP;
wire    gmem1_0_BVALID;
wire    gmem2_0_AWREADY;
wire    gmem2_0_WREADY;
wire    gmem2_0_ARREADY;
wire    gmem2_0_RVALID;
wire   [31:0] gmem2_0_RDATA;
wire    gmem2_0_RLAST;
wire   [0:0] gmem2_0_RID;
wire   [12:0] gmem2_0_RFIFONUM;
wire   [0:0] gmem2_0_RUSER;
wire   [1:0] gmem2_0_RRESP;
wire    gmem2_0_BVALID;
wire   [1:0] gmem2_0_BRESP;
wire   [0:0] gmem2_0_BID;
wire   [0:0] gmem2_0_BUSER;
wire    gmem3_0_AWREADY;
wire    gmem3_0_WREADY;
wire    gmem3_0_ARREADY;
wire    gmem3_0_RVALID;
wire   [31:0] gmem3_0_RDATA;
wire    gmem3_0_RLAST;
wire   [0:0] gmem3_0_RID;
wire   [12:0] gmem3_0_RFIFONUM;
wire   [0:0] gmem3_0_RUSER;
wire   [1:0] gmem3_0_RRESP;
wire    gmem3_0_BVALID;
wire   [1:0] gmem3_0_BRESP;
wire   [0:0] gmem3_0_BID;
wire   [0:0] gmem3_0_BUSER;
wire    gmem5_0_AWREADY;
wire    gmem5_0_WREADY;
wire    gmem5_0_ARREADY;
wire    gmem5_0_RVALID;
wire   [31:0] gmem5_0_RDATA;
wire    gmem5_0_RLAST;
wire   [0:0] gmem5_0_RID;
wire   [12:0] gmem5_0_RFIFONUM;
wire   [0:0] gmem5_0_RUSER;
wire   [1:0] gmem5_0_RRESP;
wire    gmem5_0_BVALID;
wire    gmem6_0_AWREADY;
wire    gmem6_0_WREADY;
wire    gmem6_0_ARREADY;
wire    gmem6_0_RVALID;
wire   [31:0] gmem6_0_RDATA;
wire    gmem6_0_RLAST;
wire   [0:0] gmem6_0_RID;
wire   [12:0] gmem6_0_RFIFONUM;
wire   [0:0] gmem6_0_RUSER;
wire   [1:0] gmem6_0_RRESP;
wire    gmem6_0_BVALID;
wire    gmem7_0_AWREADY;
wire    gmem7_0_WREADY;
wire    gmem7_0_ARREADY;
wire    gmem7_0_RVALID;
wire   [31:0] gmem7_0_RDATA;
wire    gmem7_0_RLAST;
wire   [0:0] gmem7_0_RID;
wire   [12:0] gmem7_0_RFIFONUM;
wire   [0:0] gmem7_0_RUSER;
wire   [1:0] gmem7_0_RRESP;
wire    gmem7_0_BVALID;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [31:0] entry_proc_U0_position_c4_din;
wire    entry_proc_U0_position_c4_write;
wire   [31:0] entry_proc_U0_position_c5_din;
wire    entry_proc_U0_position_c5_write;
wire    Block_entry_gmem0_rd_proc_U0_ap_start;
wire    Block_entry_gmem0_rd_proc_U0_ap_done;
wire    Block_entry_gmem0_rd_proc_U0_ap_continue;
wire    Block_entry_gmem0_rd_proc_U0_ap_idle;
wire    Block_entry_gmem0_rd_proc_U0_ap_ready;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_0_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_0_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_0_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_0_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_1_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_1_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_1_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_1_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_2_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_2_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_2_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_2_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_3_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_3_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_3_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_3_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_4_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_4_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_4_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_4_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_5_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_5_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_5_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_5_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_6_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_6_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_6_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_6_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_7_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_7_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_7_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_7_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_8_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_8_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_8_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_8_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_9_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_9_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_9_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_9_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_10_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_10_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_10_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_10_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_11_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_11_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_11_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_11_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_12_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_12_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_12_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_12_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_13_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_13_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_13_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_13_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_14_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_14_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_14_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_14_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_q_15_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_15_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_q_15_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_q_15_d1;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WVALID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WDATA;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WSTRB;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WLAST;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WID;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_RREADY;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_BREADY;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WVALID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WDATA;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WSTRB;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WLAST;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WID;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_RREADY;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_BREADY;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_0_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_0_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_0_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_0_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_1_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_1_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_1_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_1_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_2_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_2_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_2_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_2_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_3_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_3_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_3_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_3_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_4_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_4_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_4_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_4_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_5_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_5_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_5_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_5_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_6_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_6_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_6_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_6_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_7_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_7_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_7_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_7_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_8_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_8_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_8_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_8_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_9_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_9_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_9_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_9_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_10_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_10_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_10_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_10_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_11_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_11_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_11_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_11_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_12_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_12_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_12_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_12_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_13_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_13_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_13_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_13_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_14_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_14_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_14_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_14_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_k_15_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_15_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_k_15_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_k_15_d1;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WVALID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WDATA;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WSTRB;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WLAST;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WID;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_RREADY;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_BREADY;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_0_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_0_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_0_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_0_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_1_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_1_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_1_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_1_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_2_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_2_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_2_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_2_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_3_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_3_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_3_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_3_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_4_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_4_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_4_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_4_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_5_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_5_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_5_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_5_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_6_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_6_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_6_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_6_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_7_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_7_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_7_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_7_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_8_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_8_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_8_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_8_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_9_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_9_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_9_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_9_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_10_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_10_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_10_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_10_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_11_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_11_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_11_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_11_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_12_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_12_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_12_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_12_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_13_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_13_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_13_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_13_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_14_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_14_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_14_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_14_d1;
wire   [5:0] Block_entry_gmem0_rd_proc_U0_out_v_15_address1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_15_ce1;
wire    Block_entry_gmem0_rd_proc_U0_out_v_15_we1;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_out_v_15_d1;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WVALID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WDATA;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WSTRB;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WLAST;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WID;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARVALID;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARADDR;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARID;
wire   [31:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARLEN;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARSIZE;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARBURST;
wire   [1:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARLOCK;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARCACHE;
wire   [2:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARPROT;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARQOS;
wire   [3:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARREGION;
wire   [0:0] Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARUSER;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_RREADY;
wire    Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_BREADY;
wire   [63:0] Block_entry_gmem0_rd_proc_U0_ap_return;
wire    ap_channel_done_current_token_c_channel;
wire    current_token_c_channel_full_n;
reg    ap_sync_reg_channel_write_current_token_c_channel;
wire    ap_sync_channel_write_current_token_c_channel;
wire    ap_channel_done_out_v_15;
wire    Block_entry_gmem0_rd_proc_U0_out_v_15_full_n;
reg    ap_sync_reg_channel_write_out_v_15;
wire    ap_sync_channel_write_out_v_15;
wire    ap_channel_done_out_k_15;
wire    Block_entry_gmem0_rd_proc_U0_out_k_15_full_n;
reg    ap_sync_reg_channel_write_out_k_15;
wire    ap_sync_channel_write_out_k_15;
wire    ap_channel_done_out_q_15;
wire    Block_entry_gmem0_rd_proc_U0_out_q_15_full_n;
reg    ap_sync_reg_channel_write_out_q_15;
wire    ap_sync_channel_write_out_q_15;
wire    RoPE_U0_ap_start;
wire    RoPE_U0_ap_done;
wire    RoPE_U0_ap_continue;
wire    RoPE_U0_ap_idle;
wire    RoPE_U0_ap_ready;
wire   [6:0] RoPE_U0_out_0_address0;
wire    RoPE_U0_out_0_ce0;
wire    RoPE_U0_out_0_we0;
wire   [31:0] RoPE_U0_out_0_d0;
wire   [6:0] RoPE_U0_out_1_address0;
wire    RoPE_U0_out_1_ce0;
wire    RoPE_U0_out_1_we0;
wire   [31:0] RoPE_U0_out_1_d0;
wire   [6:0] RoPE_U0_out_2_address0;
wire    RoPE_U0_out_2_ce0;
wire    RoPE_U0_out_2_we0;
wire   [31:0] RoPE_U0_out_2_d0;
wire   [6:0] RoPE_U0_out_3_address0;
wire    RoPE_U0_out_3_ce0;
wire    RoPE_U0_out_3_we0;
wire   [31:0] RoPE_U0_out_3_d0;
wire   [6:0] RoPE_U0_out_4_address0;
wire    RoPE_U0_out_4_ce0;
wire    RoPE_U0_out_4_we0;
wire   [31:0] RoPE_U0_out_4_d0;
wire   [6:0] RoPE_U0_out_5_address0;
wire    RoPE_U0_out_5_ce0;
wire    RoPE_U0_out_5_we0;
wire   [31:0] RoPE_U0_out_5_d0;
wire   [6:0] RoPE_U0_out_6_address0;
wire    RoPE_U0_out_6_ce0;
wire    RoPE_U0_out_6_we0;
wire   [31:0] RoPE_U0_out_6_d0;
wire   [6:0] RoPE_U0_out_7_address0;
wire    RoPE_U0_out_7_ce0;
wire    RoPE_U0_out_7_we0;
wire   [31:0] RoPE_U0_out_7_d0;
wire   [5:0] RoPE_U0_in_0_address0;
wire    RoPE_U0_in_0_ce0;
wire   [5:0] RoPE_U0_in_1_address0;
wire    RoPE_U0_in_1_ce0;
wire   [5:0] RoPE_U0_in_2_address0;
wire    RoPE_U0_in_2_ce0;
wire   [5:0] RoPE_U0_in_3_address0;
wire    RoPE_U0_in_3_ce0;
wire   [5:0] RoPE_U0_in_4_address0;
wire    RoPE_U0_in_4_ce0;
wire   [5:0] RoPE_U0_in_5_address0;
wire    RoPE_U0_in_5_ce0;
wire   [5:0] RoPE_U0_in_6_address0;
wire    RoPE_U0_in_6_ce0;
wire   [5:0] RoPE_U0_in_7_address0;
wire    RoPE_U0_in_7_ce0;
wire   [5:0] RoPE_U0_in_8_address0;
wire    RoPE_U0_in_8_ce0;
wire   [5:0] RoPE_U0_in_9_address0;
wire    RoPE_U0_in_9_ce0;
wire   [5:0] RoPE_U0_in_10_address0;
wire    RoPE_U0_in_10_ce0;
wire   [5:0] RoPE_U0_in_11_address0;
wire    RoPE_U0_in_11_ce0;
wire   [5:0] RoPE_U0_in_12_address0;
wire    RoPE_U0_in_12_ce0;
wire   [5:0] RoPE_U0_in_13_address0;
wire    RoPE_U0_in_13_ce0;
wire   [5:0] RoPE_U0_in_14_address0;
wire    RoPE_U0_in_14_ce0;
wire   [5:0] RoPE_U0_in_15_address0;
wire    RoPE_U0_in_15_ce0;
wire    RoPE_U0_pos_r_read;
wire   [31:0] RoPE_U0_ap_return;
wire    ap_channel_done_position_c3_channel;
wire    position_c3_channel_full_n;
reg    ap_sync_reg_channel_write_position_c3_channel;
wire    ap_sync_channel_write_position_c3_channel;
wire    ap_channel_done_out_q_rope_7;
wire    RoPE_U0_out_7_full_n;
reg    ap_sync_reg_channel_write_out_q_rope_7;
wire    ap_sync_channel_write_out_q_rope_7;
wire    RoPE_1_U0_ap_start;
wire    RoPE_1_U0_ap_done;
wire    RoPE_1_U0_ap_continue;
wire    RoPE_1_U0_ap_idle;
wire    RoPE_1_U0_ap_ready;
wire   [6:0] RoPE_1_U0_out_0_address0;
wire    RoPE_1_U0_out_0_ce0;
wire    RoPE_1_U0_out_0_we0;
wire   [31:0] RoPE_1_U0_out_0_d0;
wire   [6:0] RoPE_1_U0_out_1_address0;
wire    RoPE_1_U0_out_1_ce0;
wire    RoPE_1_U0_out_1_we0;
wire   [31:0] RoPE_1_U0_out_1_d0;
wire   [6:0] RoPE_1_U0_out_2_address0;
wire    RoPE_1_U0_out_2_ce0;
wire    RoPE_1_U0_out_2_we0;
wire   [31:0] RoPE_1_U0_out_2_d0;
wire   [6:0] RoPE_1_U0_out_3_address0;
wire    RoPE_1_U0_out_3_ce0;
wire    RoPE_1_U0_out_3_we0;
wire   [31:0] RoPE_1_U0_out_3_d0;
wire   [6:0] RoPE_1_U0_out_4_address0;
wire    RoPE_1_U0_out_4_ce0;
wire    RoPE_1_U0_out_4_we0;
wire   [31:0] RoPE_1_U0_out_4_d0;
wire   [6:0] RoPE_1_U0_out_5_address0;
wire    RoPE_1_U0_out_5_ce0;
wire    RoPE_1_U0_out_5_we0;
wire   [31:0] RoPE_1_U0_out_5_d0;
wire   [6:0] RoPE_1_U0_out_6_address0;
wire    RoPE_1_U0_out_6_ce0;
wire    RoPE_1_U0_out_6_we0;
wire   [31:0] RoPE_1_U0_out_6_d0;
wire   [6:0] RoPE_1_U0_out_7_address0;
wire    RoPE_1_U0_out_7_ce0;
wire    RoPE_1_U0_out_7_we0;
wire   [31:0] RoPE_1_U0_out_7_d0;
wire   [5:0] RoPE_1_U0_in_0_address0;
wire    RoPE_1_U0_in_0_ce0;
wire   [5:0] RoPE_1_U0_in_1_address0;
wire    RoPE_1_U0_in_1_ce0;
wire   [5:0] RoPE_1_U0_in_2_address0;
wire    RoPE_1_U0_in_2_ce0;
wire   [5:0] RoPE_1_U0_in_3_address0;
wire    RoPE_1_U0_in_3_ce0;
wire   [5:0] RoPE_1_U0_in_4_address0;
wire    RoPE_1_U0_in_4_ce0;
wire   [5:0] RoPE_1_U0_in_5_address0;
wire    RoPE_1_U0_in_5_ce0;
wire   [5:0] RoPE_1_U0_in_6_address0;
wire    RoPE_1_U0_in_6_ce0;
wire   [5:0] RoPE_1_U0_in_7_address0;
wire    RoPE_1_U0_in_7_ce0;
wire   [5:0] RoPE_1_U0_in_8_address0;
wire    RoPE_1_U0_in_8_ce0;
wire   [5:0] RoPE_1_U0_in_9_address0;
wire    RoPE_1_U0_in_9_ce0;
wire   [5:0] RoPE_1_U0_in_10_address0;
wire    RoPE_1_U0_in_10_ce0;
wire   [5:0] RoPE_1_U0_in_11_address0;
wire    RoPE_1_U0_in_11_ce0;
wire   [5:0] RoPE_1_U0_in_12_address0;
wire    RoPE_1_U0_in_12_ce0;
wire   [5:0] RoPE_1_U0_in_13_address0;
wire    RoPE_1_U0_in_13_ce0;
wire   [5:0] RoPE_1_U0_in_14_address0;
wire    RoPE_1_U0_in_14_ce0;
wire   [5:0] RoPE_1_U0_in_15_address0;
wire    RoPE_1_U0_in_15_ce0;
wire    RoPE_1_U0_pos_r_read;
wire    ap_channel_done_out_k_rope_7;
wire    RoPE_1_U0_out_7_full_n;
reg    ap_sync_reg_channel_write_out_k_rope_7;
wire    ap_sync_channel_write_out_k_rope_7;
wire    Block_entry_proc_U0_ap_start;
wire    Block_entry_proc_U0_ap_done;
wire    Block_entry_proc_U0_ap_continue;
wire    Block_entry_proc_U0_ap_idle;
wire    Block_entry_proc_U0_ap_ready;
wire   [63:0] Block_entry_proc_U0_key_cache_c6_din;
wire    Block_entry_proc_U0_key_cache_c6_write;
wire   [63:0] Block_entry_proc_U0_value_cache_c7_din;
wire    Block_entry_proc_U0_value_cache_c7_write;
wire   [63:0] Block_entry_proc_U0_ap_return_0;
wire   [63:0] Block_entry_proc_U0_ap_return_1;
wire   [31:0] Block_entry_proc_U0_ap_return_2;
wire   [32:0] Block_entry_proc_U0_ap_return_3;
wire   [31:0] Block_entry_proc_U0_ap_return_4;
wire    ap_channel_done_mul7_loc_c2_channel;
wire    mul7_loc_c2_channel_full_n;
reg    ap_sync_reg_channel_write_mul7_loc_c2_channel;
wire    ap_sync_channel_write_mul7_loc_c2_channel;
wire    ap_channel_done_p_loc105_channel;
wire    p_loc105_channel_full_n;
reg    ap_sync_reg_channel_write_p_loc105_channel;
wire    ap_sync_channel_write_p_loc105_channel;
wire    Loop_CACHE_STORE_proc_U0_ap_start;
wire    Loop_CACHE_STORE_proc_U0_ap_done;
wire    Loop_CACHE_STORE_proc_U0_ap_continue;
wire    Loop_CACHE_STORE_proc_U0_ap_idle;
wire    Loop_CACHE_STORE_proc_U0_ap_ready;
wire    Loop_CACHE_STORE_proc_U0_value_cache_read;
wire    Loop_CACHE_STORE_proc_U0_key_cache_read;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWVALID;
wire   [63:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWADDR;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWID;
wire   [31:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWLEN;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWSIZE;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWBURST;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWLOCK;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWCACHE;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWPROT;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWQOS;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWREGION;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWUSER;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WVALID;
wire   [31:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WDATA;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WSTRB;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WLAST;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WID;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WUSER;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARVALID;
wire   [63:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARADDR;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARID;
wire   [31:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARLEN;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARSIZE;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARBURST;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARLOCK;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARCACHE;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARPROT;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARQOS;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARREGION;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARUSER;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_RREADY;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_BREADY;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWVALID;
wire   [63:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWADDR;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWID;
wire   [31:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWLEN;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWSIZE;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWBURST;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWLOCK;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWCACHE;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWPROT;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWQOS;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWREGION;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWUSER;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WVALID;
wire   [31:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WDATA;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WSTRB;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WLAST;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WID;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WUSER;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARVALID;
wire   [63:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARADDR;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARID;
wire   [31:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARLEN;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARSIZE;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARBURST;
wire   [1:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARLOCK;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARCACHE;
wire   [2:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARPROT;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARQOS;
wire   [3:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARREGION;
wire   [0:0] Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARUSER;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_RREADY;
wire    Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_BREADY;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_0_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_0_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_1_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_1_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_2_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_2_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_3_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_3_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_4_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_4_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_5_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_5_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_6_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_6_ce0;
wire   [6:0] Loop_CACHE_STORE_proc_U0_out_k_rope_7_address0;
wire    Loop_CACHE_STORE_proc_U0_out_k_rope_7_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_0_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_0_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_1_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_1_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_2_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_2_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_3_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_3_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_4_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_4_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_5_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_5_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_6_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_6_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_7_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_7_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_8_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_8_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_9_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_9_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_10_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_10_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_11_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_11_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_12_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_12_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_13_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_13_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_14_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_14_ce0;
wire   [5:0] Loop_CACHE_STORE_proc_U0_out_v_15_address0;
wire    Loop_CACHE_STORE_proc_U0_out_v_15_ce0;
wire   [63:0] Loop_CACHE_STORE_proc_U0_key_cache_c_din;
wire    Loop_CACHE_STORE_proc_U0_key_cache_c_write;
wire   [63:0] Loop_CACHE_STORE_proc_U0_value_cache_c_din;
wire    Loop_CACHE_STORE_proc_U0_value_cache_c_write;
wire    Block_entry_att_0_wr_proc_U0_ap_start;
wire    Block_entry_att_0_wr_proc_U0_ap_done;
wire    Block_entry_att_0_wr_proc_U0_ap_continue;
wire    Block_entry_att_0_wr_proc_U0_ap_idle;
wire    Block_entry_att_0_wr_proc_U0_ap_ready;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_11_address0;
wire    Block_entry_att_0_wr_proc_U0_att_11_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_11_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_11_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_10_address0;
wire    Block_entry_att_0_wr_proc_U0_att_10_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_10_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_10_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_9_address0;
wire    Block_entry_att_0_wr_proc_U0_att_9_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_9_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_9_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_8_address0;
wire    Block_entry_att_0_wr_proc_U0_att_8_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_8_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_8_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_7_address0;
wire    Block_entry_att_0_wr_proc_U0_att_7_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_7_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_7_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_6_address0;
wire    Block_entry_att_0_wr_proc_U0_att_6_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_6_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_6_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_5_address0;
wire    Block_entry_att_0_wr_proc_U0_att_5_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_5_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_5_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_4_address0;
wire    Block_entry_att_0_wr_proc_U0_att_4_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_4_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_4_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_3_address0;
wire    Block_entry_att_0_wr_proc_U0_att_3_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_3_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_3_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_2_address0;
wire    Block_entry_att_0_wr_proc_U0_att_2_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_2_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_2_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_1_address0;
wire    Block_entry_att_0_wr_proc_U0_att_1_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_1_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_1_d0;
wire   [8:0] Block_entry_att_0_wr_proc_U0_att_0_address0;
wire    Block_entry_att_0_wr_proc_U0_att_0_ce0;
wire    Block_entry_att_0_wr_proc_U0_att_0_we0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_att_0_d0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_0_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_0_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_1_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_1_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_2_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_2_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_3_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_3_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_4_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_4_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_5_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_5_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_6_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_6_ce0;
wire   [6:0] Block_entry_att_0_wr_proc_U0_out_q_rope_7_address0;
wire    Block_entry_att_0_wr_proc_U0_out_q_rope_7_ce0;
wire    Block_entry_att_0_wr_proc_U0_key_cache_read;
wire    Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWVALID;
wire   [63:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWADDR;
wire   [0:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWID;
wire   [31:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWLEN;
wire   [2:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWSIZE;
wire   [1:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWBURST;
wire   [1:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWLOCK;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWCACHE;
wire   [2:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWPROT;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWQOS;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWREGION;
wire   [0:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWUSER;
wire    Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WVALID;
wire   [31:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WDATA;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WSTRB;
wire    Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WLAST;
wire   [0:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WID;
wire   [0:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WUSER;
wire    Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARVALID;
wire   [63:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARADDR;
wire   [0:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARID;
wire   [31:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARLEN;
wire   [2:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARSIZE;
wire   [1:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARBURST;
wire   [1:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARLOCK;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARCACHE;
wire   [2:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARPROT;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARQOS;
wire   [3:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARREGION;
wire   [0:0] Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARUSER;
wire    Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_RREADY;
wire    Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_BREADY;
wire   [32:0] Block_entry_att_0_wr_proc_U0_ap_return_0;
wire   [31:0] Block_entry_att_0_wr_proc_U0_ap_return_1;
wire   [31:0] Block_entry_att_0_wr_proc_U0_ap_return_2;
wire    ap_channel_done_position_c_channel;
wire    position_c_channel_full_n;
reg    ap_sync_reg_channel_write_position_c_channel;
wire    ap_sync_channel_write_position_c_channel;
wire    ap_channel_done_att;
wire    Block_entry_att_0_wr_proc_U0_att_0_full_n;
reg    ap_sync_reg_channel_write_att;
wire    ap_sync_channel_write_att;
wire    Block_entry_xb_0_wr_proc_U0_ap_start;
wire    Block_entry_xb_0_wr_proc_U0_ap_done;
wire    Block_entry_xb_0_wr_proc_U0_ap_continue;
wire    Block_entry_xb_0_wr_proc_U0_ap_idle;
wire    Block_entry_xb_0_wr_proc_U0_ap_ready;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_15_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_15_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_15_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_15_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_14_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_14_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_14_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_14_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_13_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_13_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_13_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_13_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_12_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_12_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_12_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_12_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_11_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_11_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_11_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_11_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_10_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_10_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_10_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_10_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_9_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_9_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_9_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_9_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_8_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_8_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_8_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_8_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_7_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_7_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_7_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_7_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_6_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_6_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_6_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_6_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_5_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_5_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_5_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_5_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_4_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_4_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_4_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_4_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_3_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_3_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_3_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_3_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_2_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_2_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_2_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_2_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_1_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_1_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_1_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_1_d1;
wire   [5:0] Block_entry_xb_0_wr_proc_U0_xb_0_address1;
wire    Block_entry_xb_0_wr_proc_U0_xb_0_ce1;
wire    Block_entry_xb_0_wr_proc_U0_xb_0_we1;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_xb_0_d1;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_0_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_0_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_1_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_1_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_2_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_2_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_3_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_3_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_4_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_4_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_5_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_5_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_6_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_6_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_7_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_7_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_8_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_8_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_9_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_9_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_10_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_10_ce0;
wire   [8:0] Block_entry_xb_0_wr_proc_U0_att_11_address0;
wire    Block_entry_xb_0_wr_proc_U0_att_11_ce0;
wire    Block_entry_xb_0_wr_proc_U0_value_cache_read;
wire    Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWVALID;
wire   [63:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWADDR;
wire   [0:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWID;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWLEN;
wire   [2:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWSIZE;
wire   [1:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWBURST;
wire   [1:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWLOCK;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWCACHE;
wire   [2:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWPROT;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWQOS;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWREGION;
wire   [0:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWUSER;
wire    Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WVALID;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WDATA;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WSTRB;
wire    Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WLAST;
wire   [0:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WID;
wire   [0:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WUSER;
wire    Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARVALID;
wire   [63:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARADDR;
wire   [0:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARID;
wire   [31:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARLEN;
wire   [2:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARSIZE;
wire   [1:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARBURST;
wire   [1:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARLOCK;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARCACHE;
wire   [2:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARPROT;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARQOS;
wire   [3:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARREGION;
wire   [0:0] Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARUSER;
wire    Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_RREADY;
wire    Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_BREADY;
wire    ap_channel_done_xb;
wire    Block_entry_xb_0_wr_proc_U0_xb_0_full_n;
reg    ap_sync_reg_channel_write_xb;
wire    ap_sync_channel_write_xb;
wire   [5:0] matmul_1_U0_o_vec_0_address0;
wire    matmul_1_U0_o_vec_0_ce0;
wire   [31:0] matmul_1_U0_o_vec_0_d0;
wire    matmul_1_U0_o_vec_0_we0;
wire   [5:0] matmul_1_U0_o_vec_0_address1;
wire    matmul_1_U0_o_vec_0_ce1;
wire   [31:0] matmul_1_U0_o_vec_0_d1;
wire    matmul_1_U0_o_vec_0_we1;
wire   [5:0] matmul_1_U0_o_vec_1_address0;
wire    matmul_1_U0_o_vec_1_ce0;
wire   [31:0] matmul_1_U0_o_vec_1_d0;
wire    matmul_1_U0_o_vec_1_we0;
wire   [5:0] matmul_1_U0_o_vec_1_address1;
wire    matmul_1_U0_o_vec_1_ce1;
wire   [31:0] matmul_1_U0_o_vec_1_d1;
wire    matmul_1_U0_o_vec_1_we1;
wire   [5:0] matmul_1_U0_o_vec_2_address0;
wire    matmul_1_U0_o_vec_2_ce0;
wire   [31:0] matmul_1_U0_o_vec_2_d0;
wire    matmul_1_U0_o_vec_2_we0;
wire   [5:0] matmul_1_U0_o_vec_2_address1;
wire    matmul_1_U0_o_vec_2_ce1;
wire   [31:0] matmul_1_U0_o_vec_2_d1;
wire    matmul_1_U0_o_vec_2_we1;
wire   [5:0] matmul_1_U0_o_vec_3_address0;
wire    matmul_1_U0_o_vec_3_ce0;
wire   [31:0] matmul_1_U0_o_vec_3_d0;
wire    matmul_1_U0_o_vec_3_we0;
wire   [5:0] matmul_1_U0_o_vec_3_address1;
wire    matmul_1_U0_o_vec_3_ce1;
wire   [31:0] matmul_1_U0_o_vec_3_d1;
wire    matmul_1_U0_o_vec_3_we1;
wire   [5:0] matmul_1_U0_o_vec_4_address0;
wire    matmul_1_U0_o_vec_4_ce0;
wire   [31:0] matmul_1_U0_o_vec_4_d0;
wire    matmul_1_U0_o_vec_4_we0;
wire   [5:0] matmul_1_U0_o_vec_4_address1;
wire    matmul_1_U0_o_vec_4_ce1;
wire   [31:0] matmul_1_U0_o_vec_4_d1;
wire    matmul_1_U0_o_vec_4_we1;
wire   [5:0] matmul_1_U0_o_vec_5_address0;
wire    matmul_1_U0_o_vec_5_ce0;
wire   [31:0] matmul_1_U0_o_vec_5_d0;
wire    matmul_1_U0_o_vec_5_we0;
wire   [5:0] matmul_1_U0_o_vec_5_address1;
wire    matmul_1_U0_o_vec_5_ce1;
wire   [31:0] matmul_1_U0_o_vec_5_d1;
wire    matmul_1_U0_o_vec_5_we1;
wire   [5:0] matmul_1_U0_o_vec_6_address0;
wire    matmul_1_U0_o_vec_6_ce0;
wire   [31:0] matmul_1_U0_o_vec_6_d0;
wire    matmul_1_U0_o_vec_6_we0;
wire   [5:0] matmul_1_U0_o_vec_6_address1;
wire    matmul_1_U0_o_vec_6_ce1;
wire   [31:0] matmul_1_U0_o_vec_6_d1;
wire    matmul_1_U0_o_vec_6_we1;
wire   [5:0] matmul_1_U0_o_vec_7_address0;
wire    matmul_1_U0_o_vec_7_ce0;
wire   [31:0] matmul_1_U0_o_vec_7_d0;
wire    matmul_1_U0_o_vec_7_we0;
wire   [5:0] matmul_1_U0_o_vec_7_address1;
wire    matmul_1_U0_o_vec_7_ce1;
wire   [31:0] matmul_1_U0_o_vec_7_d1;
wire    matmul_1_U0_o_vec_7_we1;
wire   [5:0] matmul_1_U0_o_vec_8_address0;
wire    matmul_1_U0_o_vec_8_ce0;
wire   [31:0] matmul_1_U0_o_vec_8_d0;
wire    matmul_1_U0_o_vec_8_we0;
wire   [5:0] matmul_1_U0_o_vec_8_address1;
wire    matmul_1_U0_o_vec_8_ce1;
wire   [31:0] matmul_1_U0_o_vec_8_d1;
wire    matmul_1_U0_o_vec_8_we1;
wire   [5:0] matmul_1_U0_o_vec_9_address0;
wire    matmul_1_U0_o_vec_9_ce0;
wire   [31:0] matmul_1_U0_o_vec_9_d0;
wire    matmul_1_U0_o_vec_9_we0;
wire   [5:0] matmul_1_U0_o_vec_9_address1;
wire    matmul_1_U0_o_vec_9_ce1;
wire   [31:0] matmul_1_U0_o_vec_9_d1;
wire    matmul_1_U0_o_vec_9_we1;
wire   [5:0] matmul_1_U0_o_vec_10_address0;
wire    matmul_1_U0_o_vec_10_ce0;
wire   [31:0] matmul_1_U0_o_vec_10_d0;
wire    matmul_1_U0_o_vec_10_we0;
wire   [5:0] matmul_1_U0_o_vec_10_address1;
wire    matmul_1_U0_o_vec_10_ce1;
wire   [31:0] matmul_1_U0_o_vec_10_d1;
wire    matmul_1_U0_o_vec_10_we1;
wire   [5:0] matmul_1_U0_o_vec_11_address0;
wire    matmul_1_U0_o_vec_11_ce0;
wire   [31:0] matmul_1_U0_o_vec_11_d0;
wire    matmul_1_U0_o_vec_11_we0;
wire   [5:0] matmul_1_U0_o_vec_11_address1;
wire    matmul_1_U0_o_vec_11_ce1;
wire   [31:0] matmul_1_U0_o_vec_11_d1;
wire    matmul_1_U0_o_vec_11_we1;
wire   [5:0] matmul_1_U0_o_vec_12_address0;
wire    matmul_1_U0_o_vec_12_ce0;
wire   [31:0] matmul_1_U0_o_vec_12_d0;
wire    matmul_1_U0_o_vec_12_we0;
wire   [5:0] matmul_1_U0_o_vec_12_address1;
wire    matmul_1_U0_o_vec_12_ce1;
wire   [31:0] matmul_1_U0_o_vec_12_d1;
wire    matmul_1_U0_o_vec_12_we1;
wire   [5:0] matmul_1_U0_o_vec_13_address0;
wire    matmul_1_U0_o_vec_13_ce0;
wire   [31:0] matmul_1_U0_o_vec_13_d0;
wire    matmul_1_U0_o_vec_13_we0;
wire   [5:0] matmul_1_U0_o_vec_13_address1;
wire    matmul_1_U0_o_vec_13_ce1;
wire   [31:0] matmul_1_U0_o_vec_13_d1;
wire    matmul_1_U0_o_vec_13_we1;
wire   [5:0] matmul_1_U0_o_vec_14_address0;
wire    matmul_1_U0_o_vec_14_ce0;
wire   [31:0] matmul_1_U0_o_vec_14_d0;
wire    matmul_1_U0_o_vec_14_we0;
wire   [5:0] matmul_1_U0_o_vec_14_address1;
wire    matmul_1_U0_o_vec_14_ce1;
wire   [31:0] matmul_1_U0_o_vec_14_d1;
wire    matmul_1_U0_o_vec_14_we1;
wire   [5:0] matmul_1_U0_o_vec_15_address0;
wire    matmul_1_U0_o_vec_15_ce0;
wire   [31:0] matmul_1_U0_o_vec_15_d0;
wire    matmul_1_U0_o_vec_15_we0;
wire   [5:0] matmul_1_U0_o_vec_15_address1;
wire    matmul_1_U0_o_vec_15_ce1;
wire   [31:0] matmul_1_U0_o_vec_15_d1;
wire    matmul_1_U0_o_vec_15_we1;
wire   [5:0] matmul_1_U0_i_vec_0_address0;
wire    matmul_1_U0_i_vec_0_ce0;
wire   [31:0] matmul_1_U0_i_vec_0_d0;
wire    matmul_1_U0_i_vec_0_we0;
wire   [5:0] matmul_1_U0_i_vec_0_address1;
wire    matmul_1_U0_i_vec_0_ce1;
wire   [31:0] matmul_1_U0_i_vec_0_d1;
wire    matmul_1_U0_i_vec_0_we1;
wire   [5:0] matmul_1_U0_i_vec_1_address0;
wire    matmul_1_U0_i_vec_1_ce0;
wire   [31:0] matmul_1_U0_i_vec_1_d0;
wire    matmul_1_U0_i_vec_1_we0;
wire   [5:0] matmul_1_U0_i_vec_1_address1;
wire    matmul_1_U0_i_vec_1_ce1;
wire   [31:0] matmul_1_U0_i_vec_1_d1;
wire    matmul_1_U0_i_vec_1_we1;
wire   [5:0] matmul_1_U0_i_vec_2_address0;
wire    matmul_1_U0_i_vec_2_ce0;
wire   [31:0] matmul_1_U0_i_vec_2_d0;
wire    matmul_1_U0_i_vec_2_we0;
wire   [5:0] matmul_1_U0_i_vec_2_address1;
wire    matmul_1_U0_i_vec_2_ce1;
wire   [31:0] matmul_1_U0_i_vec_2_d1;
wire    matmul_1_U0_i_vec_2_we1;
wire   [5:0] matmul_1_U0_i_vec_3_address0;
wire    matmul_1_U0_i_vec_3_ce0;
wire   [31:0] matmul_1_U0_i_vec_3_d0;
wire    matmul_1_U0_i_vec_3_we0;
wire   [5:0] matmul_1_U0_i_vec_3_address1;
wire    matmul_1_U0_i_vec_3_ce1;
wire   [31:0] matmul_1_U0_i_vec_3_d1;
wire    matmul_1_U0_i_vec_3_we1;
wire   [5:0] matmul_1_U0_i_vec_4_address0;
wire    matmul_1_U0_i_vec_4_ce0;
wire   [31:0] matmul_1_U0_i_vec_4_d0;
wire    matmul_1_U0_i_vec_4_we0;
wire   [5:0] matmul_1_U0_i_vec_4_address1;
wire    matmul_1_U0_i_vec_4_ce1;
wire   [31:0] matmul_1_U0_i_vec_4_d1;
wire    matmul_1_U0_i_vec_4_we1;
wire   [5:0] matmul_1_U0_i_vec_5_address0;
wire    matmul_1_U0_i_vec_5_ce0;
wire   [31:0] matmul_1_U0_i_vec_5_d0;
wire    matmul_1_U0_i_vec_5_we0;
wire   [5:0] matmul_1_U0_i_vec_5_address1;
wire    matmul_1_U0_i_vec_5_ce1;
wire   [31:0] matmul_1_U0_i_vec_5_d1;
wire    matmul_1_U0_i_vec_5_we1;
wire   [5:0] matmul_1_U0_i_vec_6_address0;
wire    matmul_1_U0_i_vec_6_ce0;
wire   [31:0] matmul_1_U0_i_vec_6_d0;
wire    matmul_1_U0_i_vec_6_we0;
wire   [5:0] matmul_1_U0_i_vec_6_address1;
wire    matmul_1_U0_i_vec_6_ce1;
wire   [31:0] matmul_1_U0_i_vec_6_d1;
wire    matmul_1_U0_i_vec_6_we1;
wire   [5:0] matmul_1_U0_i_vec_7_address0;
wire    matmul_1_U0_i_vec_7_ce0;
wire   [31:0] matmul_1_U0_i_vec_7_d0;
wire    matmul_1_U0_i_vec_7_we0;
wire   [5:0] matmul_1_U0_i_vec_7_address1;
wire    matmul_1_U0_i_vec_7_ce1;
wire   [31:0] matmul_1_U0_i_vec_7_d1;
wire    matmul_1_U0_i_vec_7_we1;
wire   [5:0] matmul_1_U0_i_vec_8_address0;
wire    matmul_1_U0_i_vec_8_ce0;
wire   [31:0] matmul_1_U0_i_vec_8_d0;
wire    matmul_1_U0_i_vec_8_we0;
wire   [5:0] matmul_1_U0_i_vec_8_address1;
wire    matmul_1_U0_i_vec_8_ce1;
wire   [31:0] matmul_1_U0_i_vec_8_d1;
wire    matmul_1_U0_i_vec_8_we1;
wire   [5:0] matmul_1_U0_i_vec_9_address0;
wire    matmul_1_U0_i_vec_9_ce0;
wire   [31:0] matmul_1_U0_i_vec_9_d0;
wire    matmul_1_U0_i_vec_9_we0;
wire   [5:0] matmul_1_U0_i_vec_9_address1;
wire    matmul_1_U0_i_vec_9_ce1;
wire   [31:0] matmul_1_U0_i_vec_9_d1;
wire    matmul_1_U0_i_vec_9_we1;
wire   [5:0] matmul_1_U0_i_vec_10_address0;
wire    matmul_1_U0_i_vec_10_ce0;
wire   [31:0] matmul_1_U0_i_vec_10_d0;
wire    matmul_1_U0_i_vec_10_we0;
wire   [5:0] matmul_1_U0_i_vec_10_address1;
wire    matmul_1_U0_i_vec_10_ce1;
wire   [31:0] matmul_1_U0_i_vec_10_d1;
wire    matmul_1_U0_i_vec_10_we1;
wire   [5:0] matmul_1_U0_i_vec_11_address0;
wire    matmul_1_U0_i_vec_11_ce0;
wire   [31:0] matmul_1_U0_i_vec_11_d0;
wire    matmul_1_U0_i_vec_11_we0;
wire   [5:0] matmul_1_U0_i_vec_11_address1;
wire    matmul_1_U0_i_vec_11_ce1;
wire   [31:0] matmul_1_U0_i_vec_11_d1;
wire    matmul_1_U0_i_vec_11_we1;
wire   [5:0] matmul_1_U0_i_vec_12_address0;
wire    matmul_1_U0_i_vec_12_ce0;
wire   [31:0] matmul_1_U0_i_vec_12_d0;
wire    matmul_1_U0_i_vec_12_we0;
wire   [5:0] matmul_1_U0_i_vec_12_address1;
wire    matmul_1_U0_i_vec_12_ce1;
wire   [31:0] matmul_1_U0_i_vec_12_d1;
wire    matmul_1_U0_i_vec_12_we1;
wire   [5:0] matmul_1_U0_i_vec_13_address0;
wire    matmul_1_U0_i_vec_13_ce0;
wire   [31:0] matmul_1_U0_i_vec_13_d0;
wire    matmul_1_U0_i_vec_13_we0;
wire   [5:0] matmul_1_U0_i_vec_13_address1;
wire    matmul_1_U0_i_vec_13_ce1;
wire   [31:0] matmul_1_U0_i_vec_13_d1;
wire    matmul_1_U0_i_vec_13_we1;
wire   [5:0] matmul_1_U0_i_vec_14_address0;
wire    matmul_1_U0_i_vec_14_ce0;
wire   [31:0] matmul_1_U0_i_vec_14_d0;
wire    matmul_1_U0_i_vec_14_we0;
wire   [5:0] matmul_1_U0_i_vec_14_address1;
wire    matmul_1_U0_i_vec_14_ce1;
wire   [31:0] matmul_1_U0_i_vec_14_d1;
wire    matmul_1_U0_i_vec_14_we1;
wire   [5:0] matmul_1_U0_i_vec_15_address0;
wire    matmul_1_U0_i_vec_15_ce0;
wire   [31:0] matmul_1_U0_i_vec_15_d0;
wire    matmul_1_U0_i_vec_15_we0;
wire   [5:0] matmul_1_U0_i_vec_15_address1;
wire    matmul_1_U0_i_vec_15_ce1;
wire   [31:0] matmul_1_U0_i_vec_15_d1;
wire    matmul_1_U0_i_vec_15_we1;
wire    matmul_1_U0_m_axi_gmem7_0_AWVALID;
wire   [63:0] matmul_1_U0_m_axi_gmem7_0_AWADDR;
wire   [0:0] matmul_1_U0_m_axi_gmem7_0_AWID;
wire   [31:0] matmul_1_U0_m_axi_gmem7_0_AWLEN;
wire   [2:0] matmul_1_U0_m_axi_gmem7_0_AWSIZE;
wire   [1:0] matmul_1_U0_m_axi_gmem7_0_AWBURST;
wire   [1:0] matmul_1_U0_m_axi_gmem7_0_AWLOCK;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_AWCACHE;
wire   [2:0] matmul_1_U0_m_axi_gmem7_0_AWPROT;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_AWQOS;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_AWREGION;
wire   [0:0] matmul_1_U0_m_axi_gmem7_0_AWUSER;
wire    matmul_1_U0_m_axi_gmem7_0_WVALID;
wire   [31:0] matmul_1_U0_m_axi_gmem7_0_WDATA;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_WSTRB;
wire    matmul_1_U0_m_axi_gmem7_0_WLAST;
wire   [0:0] matmul_1_U0_m_axi_gmem7_0_WID;
wire   [0:0] matmul_1_U0_m_axi_gmem7_0_WUSER;
wire    matmul_1_U0_m_axi_gmem7_0_ARVALID;
wire   [63:0] matmul_1_U0_m_axi_gmem7_0_ARADDR;
wire   [0:0] matmul_1_U0_m_axi_gmem7_0_ARID;
wire   [31:0] matmul_1_U0_m_axi_gmem7_0_ARLEN;
wire   [2:0] matmul_1_U0_m_axi_gmem7_0_ARSIZE;
wire   [1:0] matmul_1_U0_m_axi_gmem7_0_ARBURST;
wire   [1:0] matmul_1_U0_m_axi_gmem7_0_ARLOCK;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_ARCACHE;
wire   [2:0] matmul_1_U0_m_axi_gmem7_0_ARPROT;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_ARQOS;
wire   [3:0] matmul_1_U0_m_axi_gmem7_0_ARREGION;
wire   [0:0] matmul_1_U0_m_axi_gmem7_0_ARUSER;
wire    matmul_1_U0_m_axi_gmem7_0_RREADY;
wire    matmul_1_U0_m_axi_gmem7_0_BREADY;
wire    matmul_1_U0_i_vec_0_read;
wire    matmul_1_U0_i_vec_1_read;
wire    matmul_1_U0_i_vec_2_read;
wire    matmul_1_U0_i_vec_3_read;
wire    matmul_1_U0_i_vec_4_read;
wire    matmul_1_U0_i_vec_5_read;
wire    matmul_1_U0_i_vec_6_read;
wire    matmul_1_U0_i_vec_7_read;
wire    matmul_1_U0_i_vec_8_read;
wire    matmul_1_U0_i_vec_9_read;
wire    matmul_1_U0_i_vec_10_read;
wire    matmul_1_U0_i_vec_11_read;
wire    matmul_1_U0_i_vec_12_read;
wire    matmul_1_U0_i_vec_13_read;
wire    matmul_1_U0_i_vec_14_read;
wire    matmul_1_U0_i_vec_15_read;
wire    matmul_1_U0_ap_start;
wire    matmul_1_U0_o_vec_15_full_n;
wire    matmul_1_U0_o_vec_15_write;
wire    matmul_1_U0_o_vec_14_write;
wire    matmul_1_U0_o_vec_13_write;
wire    matmul_1_U0_o_vec_12_write;
wire    matmul_1_U0_o_vec_11_write;
wire    matmul_1_U0_o_vec_10_write;
wire    matmul_1_U0_o_vec_9_write;
wire    matmul_1_U0_o_vec_8_write;
wire    matmul_1_U0_o_vec_7_write;
wire    matmul_1_U0_o_vec_6_write;
wire    matmul_1_U0_o_vec_5_write;
wire    matmul_1_U0_o_vec_4_write;
wire    matmul_1_U0_o_vec_3_write;
wire    matmul_1_U0_o_vec_2_write;
wire    matmul_1_U0_o_vec_1_write;
wire    matmul_1_U0_o_vec_0_write;
wire    matmul_1_U0_ap_done;
wire    matmul_1_U0_ap_ready;
wire    matmul_1_U0_ap_idle;
wire    matmul_1_U0_ap_continue;
wire    ap_channel_done_xb2_15;
reg    ap_sync_reg_channel_write_xb2_15;
wire    ap_sync_channel_write_xb2_15;
wire    Loop_OUTPUT_WRITE_proc_U0_ap_start;
wire    Loop_OUTPUT_WRITE_proc_U0_ap_done;
wire    Loop_OUTPUT_WRITE_proc_U0_ap_continue;
wire    Loop_OUTPUT_WRITE_proc_U0_ap_idle;
wire    Loop_OUTPUT_WRITE_proc_U0_ap_ready;
wire    Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWVALID;
wire   [63:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWADDR;
wire   [0:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWID;
wire   [31:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWLEN;
wire   [2:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWSIZE;
wire   [1:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWBURST;
wire   [1:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWLOCK;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWCACHE;
wire   [2:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWPROT;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWQOS;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWREGION;
wire   [0:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWUSER;
wire    Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WVALID;
wire   [31:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WDATA;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WSTRB;
wire    Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WLAST;
wire   [0:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WID;
wire   [0:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WUSER;
wire    Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARVALID;
wire   [63:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARADDR;
wire   [0:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARID;
wire   [31:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARLEN;
wire   [2:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARSIZE;
wire   [1:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARBURST;
wire   [1:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARLOCK;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARCACHE;
wire   [2:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARPROT;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARQOS;
wire   [3:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARREGION;
wire   [0:0] Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARUSER;
wire    Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_RREADY;
wire    Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_BREADY;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_0_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_0_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_1_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_1_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_2_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_2_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_3_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_3_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_4_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_4_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_5_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_5_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_6_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_6_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_7_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_7_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_8_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_8_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_9_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_9_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_10_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_10_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_11_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_11_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_12_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_12_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_13_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_13_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_14_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_14_ce0;
wire   [5:0] Loop_OUTPUT_WRITE_proc_U0_xb2_15_address0;
wire    Loop_OUTPUT_WRITE_proc_U0_xb2_15_ce0;
wire    out_q_i_full_n;
wire    out_q_t_empty_n;
wire    out_q_1_i_full_n;
wire    out_q_1_t_empty_n;
wire    out_q_2_i_full_n;
wire    out_q_2_t_empty_n;
wire    out_q_3_i_full_n;
wire    out_q_3_t_empty_n;
wire    out_q_4_i_full_n;
wire    out_q_4_t_empty_n;
wire    out_q_5_i_full_n;
wire    out_q_5_t_empty_n;
wire    out_q_6_i_full_n;
wire    out_q_6_t_empty_n;
wire    out_q_7_i_full_n;
wire    out_q_7_t_empty_n;
wire    out_q_8_i_full_n;
wire    out_q_8_t_empty_n;
wire    out_q_9_i_full_n;
wire    out_q_9_t_empty_n;
wire    out_q_10_i_full_n;
wire    out_q_10_t_empty_n;
wire    out_q_11_i_full_n;
wire    out_q_11_t_empty_n;
wire    out_q_12_i_full_n;
wire    out_q_12_t_empty_n;
wire    out_q_13_i_full_n;
wire    out_q_13_t_empty_n;
wire    out_q_14_i_full_n;
wire    out_q_14_t_empty_n;
wire    out_q_15_i_full_n;
wire    out_q_15_t_empty_n;
wire    out_k_i_full_n;
wire    out_k_t_empty_n;
wire    out_k_1_i_full_n;
wire    out_k_1_t_empty_n;
wire    out_k_2_i_full_n;
wire    out_k_2_t_empty_n;
wire    out_k_3_i_full_n;
wire    out_k_3_t_empty_n;
wire    out_k_4_i_full_n;
wire    out_k_4_t_empty_n;
wire    out_k_5_i_full_n;
wire    out_k_5_t_empty_n;
wire    out_k_6_i_full_n;
wire    out_k_6_t_empty_n;
wire    out_k_7_i_full_n;
wire    out_k_7_t_empty_n;
wire    out_k_8_i_full_n;
wire    out_k_8_t_empty_n;
wire    out_k_9_i_full_n;
wire    out_k_9_t_empty_n;
wire    out_k_10_i_full_n;
wire    out_k_10_t_empty_n;
wire    out_k_11_i_full_n;
wire    out_k_11_t_empty_n;
wire    out_k_12_i_full_n;
wire    out_k_12_t_empty_n;
wire    out_k_13_i_full_n;
wire    out_k_13_t_empty_n;
wire    out_k_14_i_full_n;
wire    out_k_14_t_empty_n;
wire    out_k_15_i_full_n;
wire    out_k_15_t_empty_n;
wire    out_v_i_full_n;
wire    out_v_t_empty_n;
wire    out_v_1_i_full_n;
wire    out_v_1_t_empty_n;
wire    out_v_2_i_full_n;
wire    out_v_2_t_empty_n;
wire    out_v_3_i_full_n;
wire    out_v_3_t_empty_n;
wire    out_v_4_i_full_n;
wire    out_v_4_t_empty_n;
wire    out_v_5_i_full_n;
wire    out_v_5_t_empty_n;
wire    out_v_6_i_full_n;
wire    out_v_6_t_empty_n;
wire    out_v_7_i_full_n;
wire    out_v_7_t_empty_n;
wire    out_v_8_i_full_n;
wire    out_v_8_t_empty_n;
wire    out_v_9_i_full_n;
wire    out_v_9_t_empty_n;
wire    out_v_10_i_full_n;
wire    out_v_10_t_empty_n;
wire    out_v_11_i_full_n;
wire    out_v_11_t_empty_n;
wire    out_v_12_i_full_n;
wire    out_v_12_t_empty_n;
wire    out_v_13_i_full_n;
wire    out_v_13_t_empty_n;
wire    out_v_14_i_full_n;
wire    out_v_14_t_empty_n;
wire    out_v_15_i_full_n;
wire    out_v_15_t_empty_n;
wire    out_q_rope_i_full_n;
wire    out_q_rope_t_empty_n;
wire    out_q_rope_1_i_full_n;
wire    out_q_rope_1_t_empty_n;
wire    out_q_rope_2_i_full_n;
wire    out_q_rope_2_t_empty_n;
wire    out_q_rope_3_i_full_n;
wire    out_q_rope_3_t_empty_n;
wire    out_q_rope_4_i_full_n;
wire    out_q_rope_4_t_empty_n;
wire    out_q_rope_5_i_full_n;
wire    out_q_rope_5_t_empty_n;
wire    out_q_rope_6_i_full_n;
wire    out_q_rope_6_t_empty_n;
wire    out_q_rope_7_i_full_n;
wire    out_q_rope_7_t_empty_n;
wire    out_k_rope_i_full_n;
wire    out_k_rope_t_empty_n;
wire    out_k_rope_1_i_full_n;
wire    out_k_rope_1_t_empty_n;
wire    out_k_rope_2_i_full_n;
wire    out_k_rope_2_t_empty_n;
wire    out_k_rope_3_i_full_n;
wire    out_k_rope_3_t_empty_n;
wire    out_k_rope_4_i_full_n;
wire    out_k_rope_4_t_empty_n;
wire    out_k_rope_5_i_full_n;
wire    out_k_rope_5_t_empty_n;
wire    out_k_rope_6_i_full_n;
wire    out_k_rope_6_t_empty_n;
wire    out_k_rope_7_i_full_n;
wire    out_k_rope_7_t_empty_n;
wire    att_11_i_full_n;
wire    att_11_t_empty_n;
wire    att_10_i_full_n;
wire    att_10_t_empty_n;
wire    att_9_i_full_n;
wire    att_9_t_empty_n;
wire    att_8_i_full_n;
wire    att_8_t_empty_n;
wire    att_7_i_full_n;
wire    att_7_t_empty_n;
wire    att_6_i_full_n;
wire    att_6_t_empty_n;
wire    att_5_i_full_n;
wire    att_5_t_empty_n;
wire    att_4_i_full_n;
wire    att_4_t_empty_n;
wire    att_3_i_full_n;
wire    att_3_t_empty_n;
wire    att_2_i_full_n;
wire    att_2_t_empty_n;
wire    att_1_i_full_n;
wire    att_1_t_empty_n;
wire    att_i_full_n;
wire    att_t_empty_n;
wire    xb_15_i_full_n;
wire    xb_15_t_empty_n;
wire    xb_14_i_full_n;
wire    xb_14_t_empty_n;
wire    xb_13_i_full_n;
wire    xb_13_t_empty_n;
wire    xb_12_i_full_n;
wire    xb_12_t_empty_n;
wire    xb_11_i_full_n;
wire    xb_11_t_empty_n;
wire    xb_10_i_full_n;
wire    xb_10_t_empty_n;
wire    xb_9_i_full_n;
wire    xb_9_t_empty_n;
wire    xb_8_i_full_n;
wire    xb_8_t_empty_n;
wire    xb_7_i_full_n;
wire    xb_7_t_empty_n;
wire    xb_6_i_full_n;
wire    xb_6_t_empty_n;
wire    xb_5_i_full_n;
wire    xb_5_t_empty_n;
wire    xb_4_i_full_n;
wire    xb_4_t_empty_n;
wire    xb_3_i_full_n;
wire    xb_3_t_empty_n;
wire    xb_2_i_full_n;
wire    xb_2_t_empty_n;
wire    xb_1_i_full_n;
wire    xb_1_t_empty_n;
wire    xb_i_full_n;
wire    xb_t_empty_n;
wire    xb2_i_full_n;
wire    xb2_t_empty_n;
wire    xb2_1_i_full_n;
wire    xb2_1_t_empty_n;
wire    xb2_2_i_full_n;
wire    xb2_2_t_empty_n;
wire    xb2_3_i_full_n;
wire    xb2_3_t_empty_n;
wire    xb2_4_i_full_n;
wire    xb2_4_t_empty_n;
wire    xb2_5_i_full_n;
wire    xb2_5_t_empty_n;
wire    xb2_6_i_full_n;
wire    xb2_6_t_empty_n;
wire    xb2_7_i_full_n;
wire    xb2_7_t_empty_n;
wire    xb2_8_i_full_n;
wire    xb2_8_t_empty_n;
wire    xb2_9_i_full_n;
wire    xb2_9_t_empty_n;
wire    xb2_10_i_full_n;
wire    xb2_10_t_empty_n;
wire    xb2_11_i_full_n;
wire    xb2_11_t_empty_n;
wire    xb2_12_i_full_n;
wire    xb2_12_t_empty_n;
wire    xb2_13_i_full_n;
wire    xb2_13_t_empty_n;
wire    xb2_14_i_full_n;
wire    xb2_14_t_empty_n;
wire    xb2_15_i_full_n;
wire    xb2_15_t_empty_n;
wire    position_c4_full_n;
wire   [31:0] position_c4_dout;
wire    position_c4_empty_n;
wire   [2:0] position_c4_num_data_valid;
wire   [2:0] position_c4_fifo_cap;
wire    position_c5_full_n;
wire   [31:0] position_c5_dout;
wire    position_c5_empty_n;
wire   [2:0] position_c5_num_data_valid;
wire   [2:0] position_c5_fifo_cap;
wire   [63:0] current_token_c_channel_dout;
wire    current_token_c_channel_empty_n;
wire   [3:0] current_token_c_channel_num_data_valid;
wire   [3:0] current_token_c_channel_fifo_cap;
wire   [31:0] position_c3_channel_dout;
wire    position_c3_channel_empty_n;
wire   [2:0] position_c3_channel_num_data_valid;
wire   [2:0] position_c3_channel_fifo_cap;
wire    key_cache_c6_full_n;
wire   [63:0] key_cache_c6_dout;
wire    key_cache_c6_empty_n;
wire   [2:0] key_cache_c6_num_data_valid;
wire   [2:0] key_cache_c6_fifo_cap;
wire    value_cache_c7_full_n;
wire   [63:0] value_cache_c7_dout;
wire    value_cache_c7_empty_n;
wire   [2:0] value_cache_c7_num_data_valid;
wire   [2:0] value_cache_c7_fifo_cap;
wire    p_loc_channel_full_n;
wire   [63:0] p_loc_channel_dout;
wire    p_loc_channel_empty_n;
wire   [2:0] p_loc_channel_num_data_valid;
wire   [2:0] p_loc_channel_fifo_cap;
wire   [63:0] p_loc105_channel_dout;
wire    p_loc105_channel_empty_n;
wire   [2:0] p_loc105_channel_num_data_valid;
wire   [2:0] p_loc105_channel_fifo_cap;
wire    add126_loc_channel_full_n;
wire   [31:0] add126_loc_channel_dout;
wire    add126_loc_channel_empty_n;
wire   [2:0] add126_loc_channel_num_data_valid;
wire   [2:0] add126_loc_channel_fifo_cap;
wire    p_loc106_c1_channel_full_n;
wire   [32:0] p_loc106_c1_channel_dout;
wire    p_loc106_c1_channel_empty_n;
wire   [2:0] p_loc106_c1_channel_num_data_valid;
wire   [2:0] p_loc106_c1_channel_fifo_cap;
wire   [31:0] mul7_loc_c2_channel_dout;
wire    mul7_loc_c2_channel_empty_n;
wire   [2:0] mul7_loc_c2_channel_num_data_valid;
wire   [2:0] mul7_loc_c2_channel_fifo_cap;
wire    key_cache_c_full_n;
wire   [63:0] key_cache_c_dout;
wire    key_cache_c_empty_n;
wire   [2:0] key_cache_c_num_data_valid;
wire   [2:0] key_cache_c_fifo_cap;
wire    value_cache_c_full_n;
wire   [63:0] value_cache_c_dout;
wire    value_cache_c_empty_n;
wire   [2:0] value_cache_c_num_data_valid;
wire   [2:0] value_cache_c_fifo_cap;
wire    p_loc106_c_channel_full_n;
wire   [32:0] p_loc106_c_channel_dout;
wire    p_loc106_c_channel_empty_n;
wire   [2:0] p_loc106_c_channel_num_data_valid;
wire   [2:0] p_loc106_c_channel_fifo_cap;
wire    mul7_loc_c_channel_full_n;
wire   [31:0] mul7_loc_c_channel_dout;
wire    mul7_loc_c_channel_empty_n;
wire   [2:0] mul7_loc_c_channel_num_data_valid;
wire   [2:0] mul7_loc_c_channel_fifo_cap;
wire   [31:0] position_c_channel_dout;
wire    position_c_channel_empty_n;
wire   [2:0] position_c_channel_num_data_valid;
wire   [2:0] position_c_channel_fifo_cap;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready;
wire    ap_sync_Block_entry_gmem0_rd_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry_proc_U0_ap_ready;
wire    ap_sync_Block_entry_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready;
wire    ap_sync_Block_entry_att_0_wr_proc_U0_ap_ready;
reg    ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready;
wire    ap_sync_Block_entry_xb_0_wr_proc_U0_ap_ready;
reg    ap_sync_reg_matmul_1_U0_ap_ready;
wire    ap_sync_matmul_1_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_current_token_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_out_v_15 = 1'b0;
#0 ap_sync_reg_channel_write_out_k_15 = 1'b0;
#0 ap_sync_reg_channel_write_out_q_15 = 1'b0;
#0 ap_sync_reg_channel_write_position_c3_channel = 1'b0;
#0 ap_sync_reg_channel_write_out_q_rope_7 = 1'b0;
#0 ap_sync_reg_channel_write_out_k_rope_7 = 1'b0;
#0 ap_sync_reg_channel_write_mul7_loc_c2_channel = 1'b0;
#0 ap_sync_reg_channel_write_p_loc105_channel = 1'b0;
#0 ap_sync_reg_channel_write_position_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_att = 1'b0;
#0 ap_sync_reg_channel_write_xb = 1'b0;
#0 ap_sync_reg_channel_write_xb2_15 = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_matmul_1_U0_ap_ready = 1'b0;
end

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_0_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_0_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_0_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_0_d1),
    .t_address0(RoPE_U0_in_0_address0),
    .t_ce0(RoPE_U0_in_0_ce0),
    .t_q0(out_q_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_1_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_1_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_1_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_1_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_1_d1),
    .t_address0(RoPE_U0_in_1_address0),
    .t_ce0(RoPE_U0_in_1_ce0),
    .t_q0(out_q_1_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_1_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_1_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_2_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_2_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_2_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_2_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_2_d1),
    .t_address0(RoPE_U0_in_2_address0),
    .t_ce0(RoPE_U0_in_2_ce0),
    .t_q0(out_q_2_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_2_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_2_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_3_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_3_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_3_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_3_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_3_d1),
    .t_address0(RoPE_U0_in_3_address0),
    .t_ce0(RoPE_U0_in_3_ce0),
    .t_q0(out_q_3_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_3_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_3_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_4_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_4_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_4_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_4_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_4_d1),
    .t_address0(RoPE_U0_in_4_address0),
    .t_ce0(RoPE_U0_in_4_ce0),
    .t_q0(out_q_4_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_4_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_4_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_5_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_5_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_5_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_5_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_5_d1),
    .t_address0(RoPE_U0_in_5_address0),
    .t_ce0(RoPE_U0_in_5_ce0),
    .t_q0(out_q_5_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_5_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_5_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_6_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_6_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_6_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_6_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_6_d1),
    .t_address0(RoPE_U0_in_6_address0),
    .t_ce0(RoPE_U0_in_6_ce0),
    .t_q0(out_q_6_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_6_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_6_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_7_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_7_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_7_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_7_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_7_d1),
    .t_address0(RoPE_U0_in_7_address0),
    .t_ce0(RoPE_U0_in_7_ce0),
    .t_q0(out_q_7_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_7_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_7_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_8_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_8_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_8_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_8_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_8_d1),
    .t_address0(RoPE_U0_in_8_address0),
    .t_ce0(RoPE_U0_in_8_ce0),
    .t_q0(out_q_8_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_8_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_8_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_9_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_9_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_9_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_9_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_9_d1),
    .t_address0(RoPE_U0_in_9_address0),
    .t_ce0(RoPE_U0_in_9_ce0),
    .t_q0(out_q_9_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_9_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_9_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_10_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_10_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_10_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_10_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_10_d1),
    .t_address0(RoPE_U0_in_10_address0),
    .t_ce0(RoPE_U0_in_10_ce0),
    .t_q0(out_q_10_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_10_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_10_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_11_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_11_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_11_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_11_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_11_d1),
    .t_address0(RoPE_U0_in_11_address0),
    .t_ce0(RoPE_U0_in_11_ce0),
    .t_q0(out_q_11_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_11_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_11_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_12_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_12_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_12_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_12_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_12_d1),
    .t_address0(RoPE_U0_in_12_address0),
    .t_ce0(RoPE_U0_in_12_ce0),
    .t_q0(out_q_12_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_12_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_12_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_13_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_13_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_13_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_13_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_13_d1),
    .t_address0(RoPE_U0_in_13_address0),
    .t_ce0(RoPE_U0_in_13_ce0),
    .t_q0(out_q_13_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_13_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_13_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_14_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_14_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_14_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_14_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_14_d1),
    .t_address0(RoPE_U0_in_14_address0),
    .t_ce0(RoPE_U0_in_14_ce0),
    .t_q0(out_q_14_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_14_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_14_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_q_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_q_15_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_q_15_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_q_15_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_q_15_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_q_15_d1),
    .t_address0(RoPE_U0_in_15_address0),
    .t_ce0(RoPE_U0_in_15_ce0),
    .t_q0(out_q_15_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_15_i_full_n),
    .i_write(ap_channel_done_out_q_15),
    .t_empty_n(out_q_15_t_empty_n),
    .t_read(RoPE_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_0_address0),
    .i_ce0(RoPE_U0_out_0_ce0),
    .i_we0(RoPE_U0_out_0_we0),
    .i_d0(RoPE_U0_out_0_d0),
    .i_q0(out_q_rope_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_0_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_1_address0),
    .i_ce0(RoPE_U0_out_1_ce0),
    .i_we0(RoPE_U0_out_1_we0),
    .i_d0(RoPE_U0_out_1_d0),
    .i_q0(out_q_rope_1_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_1_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_1_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_1_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_2_address0),
    .i_ce0(RoPE_U0_out_2_ce0),
    .i_we0(RoPE_U0_out_2_we0),
    .i_d0(RoPE_U0_out_2_d0),
    .i_q0(out_q_rope_2_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_2_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_2_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_2_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_3_address0),
    .i_ce0(RoPE_U0_out_3_ce0),
    .i_we0(RoPE_U0_out_3_we0),
    .i_d0(RoPE_U0_out_3_d0),
    .i_q0(out_q_rope_3_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_3_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_3_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_3_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_4_address0),
    .i_ce0(RoPE_U0_out_4_ce0),
    .i_we0(RoPE_U0_out_4_we0),
    .i_d0(RoPE_U0_out_4_d0),
    .i_q0(out_q_rope_4_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_4_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_4_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_4_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_4_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_5_address0),
    .i_ce0(RoPE_U0_out_5_ce0),
    .i_we0(RoPE_U0_out_5_we0),
    .i_d0(RoPE_U0_out_5_d0),
    .i_q0(out_q_rope_5_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_5_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_5_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_5_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_5_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_6_address0),
    .i_ce0(RoPE_U0_out_6_ce0),
    .i_we0(RoPE_U0_out_6_we0),
    .i_d0(RoPE_U0_out_6_d0),
    .i_q0(out_q_rope_6_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_6_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_6_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_6_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_6_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_U0_out_7_address0),
    .i_ce0(RoPE_U0_out_7_ce0),
    .i_we0(RoPE_U0_out_7_we0),
    .i_d0(RoPE_U0_out_7_d0),
    .i_q0(out_q_rope_7_i_q0),
    .t_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_7_address0),
    .t_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_7_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_q_rope_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_q_rope_7_i_full_n),
    .i_write(ap_channel_done_out_q_rope_7),
    .t_empty_n(out_q_rope_7_t_empty_n),
    .t_read(Block_entry_att_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_0_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_0_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_0_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_0_d1),
    .t_address0(RoPE_1_U0_in_0_address0),
    .t_ce0(RoPE_1_U0_in_0_ce0),
    .t_q0(out_k_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_1_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_1_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_1_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_1_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_1_d1),
    .t_address0(RoPE_1_U0_in_1_address0),
    .t_ce0(RoPE_1_U0_in_1_ce0),
    .t_q0(out_k_1_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_1_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_1_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_2_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_2_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_2_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_2_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_2_d1),
    .t_address0(RoPE_1_U0_in_2_address0),
    .t_ce0(RoPE_1_U0_in_2_ce0),
    .t_q0(out_k_2_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_2_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_2_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_3_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_3_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_3_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_3_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_3_d1),
    .t_address0(RoPE_1_U0_in_3_address0),
    .t_ce0(RoPE_1_U0_in_3_ce0),
    .t_q0(out_k_3_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_3_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_3_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_4_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_4_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_4_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_4_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_4_d1),
    .t_address0(RoPE_1_U0_in_4_address0),
    .t_ce0(RoPE_1_U0_in_4_ce0),
    .t_q0(out_k_4_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_4_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_4_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_5_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_5_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_5_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_5_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_5_d1),
    .t_address0(RoPE_1_U0_in_5_address0),
    .t_ce0(RoPE_1_U0_in_5_ce0),
    .t_q0(out_k_5_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_5_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_5_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_6_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_6_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_6_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_6_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_6_d1),
    .t_address0(RoPE_1_U0_in_6_address0),
    .t_ce0(RoPE_1_U0_in_6_ce0),
    .t_q0(out_k_6_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_6_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_6_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_7_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_7_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_7_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_7_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_7_d1),
    .t_address0(RoPE_1_U0_in_7_address0),
    .t_ce0(RoPE_1_U0_in_7_ce0),
    .t_q0(out_k_7_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_7_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_7_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_8_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_8_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_8_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_8_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_8_d1),
    .t_address0(RoPE_1_U0_in_8_address0),
    .t_ce0(RoPE_1_U0_in_8_ce0),
    .t_q0(out_k_8_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_8_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_8_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_9_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_9_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_9_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_9_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_9_d1),
    .t_address0(RoPE_1_U0_in_9_address0),
    .t_ce0(RoPE_1_U0_in_9_ce0),
    .t_q0(out_k_9_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_9_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_9_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_10_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_10_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_10_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_10_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_10_d1),
    .t_address0(RoPE_1_U0_in_10_address0),
    .t_ce0(RoPE_1_U0_in_10_ce0),
    .t_q0(out_k_10_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_10_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_10_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_11_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_11_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_11_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_11_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_11_d1),
    .t_address0(RoPE_1_U0_in_11_address0),
    .t_ce0(RoPE_1_U0_in_11_ce0),
    .t_q0(out_k_11_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_11_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_11_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_12_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_12_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_12_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_12_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_12_d1),
    .t_address0(RoPE_1_U0_in_12_address0),
    .t_ce0(RoPE_1_U0_in_12_ce0),
    .t_q0(out_k_12_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_12_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_12_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_13_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_13_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_13_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_13_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_13_d1),
    .t_address0(RoPE_1_U0_in_13_address0),
    .t_ce0(RoPE_1_U0_in_13_ce0),
    .t_q0(out_k_13_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_13_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_13_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_14_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_14_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_14_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_14_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_14_d1),
    .t_address0(RoPE_1_U0_in_14_address0),
    .t_ce0(RoPE_1_U0_in_14_ce0),
    .t_q0(out_k_14_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_14_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_14_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_k_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_k_15_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_k_15_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_k_15_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_k_15_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_k_15_d1),
    .t_address0(RoPE_1_U0_in_15_address0),
    .t_ce0(RoPE_1_U0_in_15_ce0),
    .t_q0(out_k_15_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_15_i_full_n),
    .i_write(ap_channel_done_out_k_15),
    .t_empty_n(out_k_15_t_empty_n),
    .t_read(RoPE_1_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_0_address0),
    .i_ce0(RoPE_1_U0_out_0_ce0),
    .i_we0(RoPE_1_U0_out_0_we0),
    .i_d0(RoPE_1_U0_out_0_d0),
    .i_q0(out_k_rope_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_0_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_1_address0),
    .i_ce0(RoPE_1_U0_out_1_ce0),
    .i_we0(RoPE_1_U0_out_1_we0),
    .i_d0(RoPE_1_U0_out_1_d0),
    .i_q0(out_k_rope_1_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_1_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_1_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_1_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_2_address0),
    .i_ce0(RoPE_1_U0_out_2_ce0),
    .i_we0(RoPE_1_U0_out_2_we0),
    .i_d0(RoPE_1_U0_out_2_d0),
    .i_q0(out_k_rope_2_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_2_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_2_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_2_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_3_address0),
    .i_ce0(RoPE_1_U0_out_3_ce0),
    .i_we0(RoPE_1_U0_out_3_we0),
    .i_d0(RoPE_1_U0_out_3_d0),
    .i_q0(out_k_rope_3_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_3_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_3_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_3_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_4_address0),
    .i_ce0(RoPE_1_U0_out_4_ce0),
    .i_we0(RoPE_1_U0_out_4_we0),
    .i_d0(RoPE_1_U0_out_4_d0),
    .i_q0(out_k_rope_4_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_4_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_4_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_4_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_4_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_5_address0),
    .i_ce0(RoPE_1_U0_out_5_ce0),
    .i_we0(RoPE_1_U0_out_5_we0),
    .i_d0(RoPE_1_U0_out_5_d0),
    .i_q0(out_k_rope_5_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_5_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_5_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_5_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_5_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_6_address0),
    .i_ce0(RoPE_1_U0_out_6_ce0),
    .i_we0(RoPE_1_U0_out_6_we0),
    .i_d0(RoPE_1_U0_out_6_d0),
    .i_q0(out_k_rope_6_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_6_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_6_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_6_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_6_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_rope_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(RoPE_1_U0_out_7_address0),
    .i_ce0(RoPE_1_U0_out_7_ce0),
    .i_we0(RoPE_1_U0_out_7_we0),
    .i_d0(RoPE_1_U0_out_7_d0),
    .i_q0(out_k_rope_7_i_q0),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_7_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_7_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(out_k_rope_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_k_rope_7_i_full_n),
    .i_write(ap_channel_done_out_k_rope_7),
    .t_empty_n(out_k_rope_7_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_0_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_0_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_0_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_0_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_0_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_0_ce0),
    .t_q0(out_v_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_1_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_1_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_1_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_1_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_1_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_1_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_1_ce0),
    .t_q0(out_v_1_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_1_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_1_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_2_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_2_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_2_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_2_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_2_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_2_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_2_ce0),
    .t_q0(out_v_2_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_2_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_2_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_3_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_3_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_3_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_3_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_3_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_3_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_3_ce0),
    .t_q0(out_v_3_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_3_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_3_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_4_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_4_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_4_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_4_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_4_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_4_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_4_ce0),
    .t_q0(out_v_4_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_4_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_4_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_5_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_5_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_5_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_5_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_5_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_5_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_5_ce0),
    .t_q0(out_v_5_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_5_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_5_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_6_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_6_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_6_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_6_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_6_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_6_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_6_ce0),
    .t_q0(out_v_6_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_6_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_6_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_7_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_7_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_7_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_7_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_7_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_7_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_7_ce0),
    .t_q0(out_v_7_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_7_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_7_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_8_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_8_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_8_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_8_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_8_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_8_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_8_ce0),
    .t_q0(out_v_8_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_8_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_8_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_9_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_9_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_9_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_9_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_9_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_9_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_9_ce0),
    .t_q0(out_v_9_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_9_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_9_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_10_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_10_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_10_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_10_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_10_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_10_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_10_ce0),
    .t_q0(out_v_10_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_10_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_10_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_11_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_11_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_11_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_11_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_11_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_11_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_11_ce0),
    .t_q0(out_v_11_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_11_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_11_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_12_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_12_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_12_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_12_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_12_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_12_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_12_ce0),
    .t_q0(out_v_12_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_12_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_12_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_13_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_13_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_13_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_13_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_13_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_13_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_13_ce0),
    .t_q0(out_v_13_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_13_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_13_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_14_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_14_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_14_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_14_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_14_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_14_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_14_ce0),
    .t_q0(out_v_14_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_14_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_14_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
out_v_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(out_v_15_i_q0),
    .i_address1(Block_entry_gmem0_rd_proc_U0_out_v_15_address1),
    .i_ce1(Block_entry_gmem0_rd_proc_U0_out_v_15_ce1),
    .i_we1(Block_entry_gmem0_rd_proc_U0_out_v_15_we1),
    .i_d1(Block_entry_gmem0_rd_proc_U0_out_v_15_d1),
    .t_address0(Loop_CACHE_STORE_proc_U0_out_v_15_address0),
    .t_ce0(Loop_CACHE_STORE_proc_U0_out_v_15_ce0),
    .t_q0(out_v_15_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(out_v_15_i_full_n),
    .i_write(ap_channel_done_out_v_15),
    .t_empty_n(out_v_15_t_empty_n),
    .t_read(Loop_CACHE_STORE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_0_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_0_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_0_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_0_d1),
    .t_address0(matmul_1_U0_i_vec_0_address0),
    .t_ce0(matmul_1_U0_i_vec_0_ce0),
    .t_q0(xb_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_1_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_1_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_1_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_1_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_1_d1),
    .t_address0(matmul_1_U0_i_vec_1_address0),
    .t_ce0(matmul_1_U0_i_vec_1_ce0),
    .t_q0(xb_1_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_1_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_1_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_2_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_2_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_2_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_2_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_2_d1),
    .t_address0(matmul_1_U0_i_vec_2_address0),
    .t_ce0(matmul_1_U0_i_vec_2_ce0),
    .t_q0(xb_2_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_2_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_2_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_3_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_3_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_3_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_3_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_3_d1),
    .t_address0(matmul_1_U0_i_vec_3_address0),
    .t_ce0(matmul_1_U0_i_vec_3_ce0),
    .t_q0(xb_3_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_3_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_3_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_4_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_4_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_4_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_4_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_4_d1),
    .t_address0(matmul_1_U0_i_vec_4_address0),
    .t_ce0(matmul_1_U0_i_vec_4_ce0),
    .t_q0(xb_4_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_4_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_4_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_5_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_5_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_5_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_5_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_5_d1),
    .t_address0(matmul_1_U0_i_vec_5_address0),
    .t_ce0(matmul_1_U0_i_vec_5_ce0),
    .t_q0(xb_5_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_5_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_5_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_6_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_6_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_6_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_6_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_6_d1),
    .t_address0(matmul_1_U0_i_vec_6_address0),
    .t_ce0(matmul_1_U0_i_vec_6_ce0),
    .t_q0(xb_6_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_6_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_6_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_7_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_7_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_7_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_7_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_7_d1),
    .t_address0(matmul_1_U0_i_vec_7_address0),
    .t_ce0(matmul_1_U0_i_vec_7_ce0),
    .t_q0(xb_7_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_7_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_7_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_8_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_8_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_8_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_8_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_8_d1),
    .t_address0(matmul_1_U0_i_vec_8_address0),
    .t_ce0(matmul_1_U0_i_vec_8_ce0),
    .t_q0(xb_8_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_8_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_8_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_9_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_9_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_9_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_9_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_9_d1),
    .t_address0(matmul_1_U0_i_vec_9_address0),
    .t_ce0(matmul_1_U0_i_vec_9_ce0),
    .t_q0(xb_9_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_9_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_9_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_10_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_10_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_10_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_10_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_10_d1),
    .t_address0(matmul_1_U0_i_vec_10_address0),
    .t_ce0(matmul_1_U0_i_vec_10_ce0),
    .t_q0(xb_10_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_10_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_10_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_11_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_11_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_11_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_11_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_11_d1),
    .t_address0(matmul_1_U0_i_vec_11_address0),
    .t_ce0(matmul_1_U0_i_vec_11_ce0),
    .t_q0(xb_11_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_11_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_11_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_12_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_12_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_12_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_12_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_12_d1),
    .t_address0(matmul_1_U0_i_vec_12_address0),
    .t_ce0(matmul_1_U0_i_vec_12_ce0),
    .t_q0(xb_12_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_12_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_12_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_13_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_13_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_13_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_13_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_13_d1),
    .t_address0(matmul_1_U0_i_vec_13_address0),
    .t_ce0(matmul_1_U0_i_vec_13_ce0),
    .t_q0(xb_13_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_13_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_13_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_14_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_14_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_14_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_14_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_14_d1),
    .t_address0(matmul_1_U0_i_vec_14_address0),
    .t_ce0(matmul_1_U0_i_vec_14_ce0),
    .t_q0(xb_14_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_14_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_14_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb_15_i_q0),
    .i_address1(Block_entry_xb_0_wr_proc_U0_xb_15_address1),
    .i_ce1(Block_entry_xb_0_wr_proc_U0_xb_15_ce1),
    .i_we1(Block_entry_xb_0_wr_proc_U0_xb_15_we1),
    .i_d1(Block_entry_xb_0_wr_proc_U0_xb_15_d1),
    .t_address0(matmul_1_U0_i_vec_15_address0),
    .t_ce0(matmul_1_U0_i_vec_15_ce0),
    .t_q0(xb_15_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb_15_i_full_n),
    .i_write(ap_channel_done_xb),
    .t_empty_n(xb_15_t_empty_n),
    .t_read(matmul_1_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_i_q0),
    .i_address1(matmul_1_U0_o_vec_0_address1),
    .i_ce1(matmul_1_U0_o_vec_0_ce1),
    .i_we1(matmul_1_U0_o_vec_0_we1),
    .i_d1(matmul_1_U0_o_vec_0_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_0_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_0_ce0),
    .t_q0(xb2_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_1_i_q0),
    .i_address1(matmul_1_U0_o_vec_1_address1),
    .i_ce1(matmul_1_U0_o_vec_1_ce1),
    .i_we1(matmul_1_U0_o_vec_1_we1),
    .i_d1(matmul_1_U0_o_vec_1_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_1_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_1_ce0),
    .t_q0(xb2_1_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_1_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_1_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_2_i_q0),
    .i_address1(matmul_1_U0_o_vec_2_address1),
    .i_ce1(matmul_1_U0_o_vec_2_ce1),
    .i_we1(matmul_1_U0_o_vec_2_we1),
    .i_d1(matmul_1_U0_o_vec_2_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_2_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_2_ce0),
    .t_q0(xb2_2_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_2_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_2_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_3_i_q0),
    .i_address1(matmul_1_U0_o_vec_3_address1),
    .i_ce1(matmul_1_U0_o_vec_3_ce1),
    .i_we1(matmul_1_U0_o_vec_3_we1),
    .i_d1(matmul_1_U0_o_vec_3_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_3_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_3_ce0),
    .t_q0(xb2_3_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_3_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_3_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_4_i_q0),
    .i_address1(matmul_1_U0_o_vec_4_address1),
    .i_ce1(matmul_1_U0_o_vec_4_ce1),
    .i_we1(matmul_1_U0_o_vec_4_we1),
    .i_d1(matmul_1_U0_o_vec_4_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_4_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_4_ce0),
    .t_q0(xb2_4_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_4_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_4_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_5_i_q0),
    .i_address1(matmul_1_U0_o_vec_5_address1),
    .i_ce1(matmul_1_U0_o_vec_5_ce1),
    .i_we1(matmul_1_U0_o_vec_5_we1),
    .i_d1(matmul_1_U0_o_vec_5_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_5_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_5_ce0),
    .t_q0(xb2_5_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_5_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_5_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_6_i_q0),
    .i_address1(matmul_1_U0_o_vec_6_address1),
    .i_ce1(matmul_1_U0_o_vec_6_ce1),
    .i_we1(matmul_1_U0_o_vec_6_we1),
    .i_d1(matmul_1_U0_o_vec_6_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_6_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_6_ce0),
    .t_q0(xb2_6_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_6_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_6_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_7_i_q0),
    .i_address1(matmul_1_U0_o_vec_7_address1),
    .i_ce1(matmul_1_U0_o_vec_7_ce1),
    .i_we1(matmul_1_U0_o_vec_7_we1),
    .i_d1(matmul_1_U0_o_vec_7_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_7_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_7_ce0),
    .t_q0(xb2_7_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_7_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_7_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_8_i_q0),
    .i_address1(matmul_1_U0_o_vec_8_address1),
    .i_ce1(matmul_1_U0_o_vec_8_ce1),
    .i_we1(matmul_1_U0_o_vec_8_we1),
    .i_d1(matmul_1_U0_o_vec_8_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_8_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_8_ce0),
    .t_q0(xb2_8_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_8_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_8_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_9_i_q0),
    .i_address1(matmul_1_U0_o_vec_9_address1),
    .i_ce1(matmul_1_U0_o_vec_9_ce1),
    .i_we1(matmul_1_U0_o_vec_9_we1),
    .i_d1(matmul_1_U0_o_vec_9_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_9_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_9_ce0),
    .t_q0(xb2_9_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_9_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_9_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_10_i_q0),
    .i_address1(matmul_1_U0_o_vec_10_address1),
    .i_ce1(matmul_1_U0_o_vec_10_ce1),
    .i_we1(matmul_1_U0_o_vec_10_we1),
    .i_d1(matmul_1_U0_o_vec_10_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_10_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_10_ce0),
    .t_q0(xb2_10_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_10_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_10_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_11_i_q0),
    .i_address1(matmul_1_U0_o_vec_11_address1),
    .i_ce1(matmul_1_U0_o_vec_11_ce1),
    .i_we1(matmul_1_U0_o_vec_11_we1),
    .i_d1(matmul_1_U0_o_vec_11_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_11_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_11_ce0),
    .t_q0(xb2_11_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_11_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_11_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_12_i_q0),
    .i_address1(matmul_1_U0_o_vec_12_address1),
    .i_ce1(matmul_1_U0_o_vec_12_ce1),
    .i_we1(matmul_1_U0_o_vec_12_we1),
    .i_d1(matmul_1_U0_o_vec_12_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_12_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_12_ce0),
    .t_q0(xb2_12_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_12_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_12_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_13_i_q0),
    .i_address1(matmul_1_U0_o_vec_13_address1),
    .i_ce1(matmul_1_U0_o_vec_13_ce1),
    .i_we1(matmul_1_U0_o_vec_13_we1),
    .i_d1(matmul_1_U0_o_vec_13_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_13_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_13_ce0),
    .t_q0(xb2_13_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_13_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_13_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_14_i_q0),
    .i_address1(matmul_1_U0_o_vec_14_address1),
    .i_ce1(matmul_1_U0_o_vec_14_ce1),
    .i_we1(matmul_1_U0_o_vec_14_we1),
    .i_d1(matmul_1_U0_o_vec_14_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_14_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_14_ce0),
    .t_q0(xb2_14_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_14_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_14_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_out_q_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
xb2_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(6'd0),
    .i_ce0(1'b0),
    .i_q0(xb2_15_i_q0),
    .i_address1(matmul_1_U0_o_vec_15_address1),
    .i_ce1(matmul_1_U0_o_vec_15_ce1),
    .i_we1(matmul_1_U0_o_vec_15_we1),
    .i_d1(matmul_1_U0_o_vec_15_d1),
    .t_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_15_address0),
    .t_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_15_ce0),
    .t_q0(xb2_15_t_q0),
    .t_address1(6'd0),
    .t_ce1(1'b0),
    .t_we1(1'b0),
    .t_d1(32'd0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(xb2_15_i_full_n),
    .i_write(ap_channel_done_xb2_15),
    .t_empty_n(xb2_15_t_empty_n),
    .t_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_0_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_0_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_0_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_0_d0),
    .i_q0(att_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_0_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_0_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_1_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_1_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_1_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_1_d0),
    .i_q0(att_1_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_1_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_1_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_1_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_2_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_2_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_2_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_2_d0),
    .i_q0(att_2_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_2_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_2_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_2_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_2_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_3_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_3_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_3_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_3_d0),
    .i_q0(att_3_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_3_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_3_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_3_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_3_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_4_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_4_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_4_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_4_d0),
    .i_q0(att_4_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_4_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_4_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_4_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_4_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_5_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_5_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_5_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_5_d0),
    .i_q0(att_5_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_5_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_5_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_5_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_5_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_6_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_6_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_6_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_6_d0),
    .i_q0(att_6_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_6_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_6_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_6_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_6_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_7_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_7_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_7_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_7_d0),
    .i_q0(att_7_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_7_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_7_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_7_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_7_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_8_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_8_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_8_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_8_d0),
    .i_q0(att_8_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_8_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_8_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_8_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_8_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_9_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_9_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_9_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_9_d0),
    .i_q0(att_9_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_9_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_9_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_9_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_9_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_10_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_10_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_10_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_10_d0),
    .i_q0(att_10_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_10_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_10_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_10_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_10_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Block_entry_att_0_wr_proc_U0_att_11_address0),
    .i_ce0(Block_entry_att_0_wr_proc_U0_att_11_ce0),
    .i_we0(Block_entry_att_0_wr_proc_U0_att_11_we0),
    .i_d0(Block_entry_att_0_wr_proc_U0_att_11_d0),
    .i_q0(att_11_i_q0),
    .t_address0(Block_entry_xb_0_wr_proc_U0_att_11_address0),
    .t_ce0(Block_entry_xb_0_wr_proc_U0_att_11_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(att_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(att_11_i_full_n),
    .i_write(ap_channel_done_att),
    .t_empty_n(att_11_t_empty_n),
    .t_read(Block_entry_xb_0_wr_proc_U0_ap_ready)
);

kernel_mhsa_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .current_token(current_token),
    .position(position),
    .wq(wq),
    .wk(wk),
    .wv(wv),
    .wo(wo),
    .key_cache(key_cache),
    .value_cache(value_cache),
    .layer(layer),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_mhsa_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARADDR),
    .I_CH0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWVALID),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWADDR),
    .I_CH0_AWLEN(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWLEN),
    .I_CH0_WVALID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WVALID),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WDATA),
    .I_CH0_WSTRB(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WSTRB),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_BREADY)
);

kernel_mhsa_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARVALID),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARADDR),
    .I_CH0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARLEN),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_RREADY),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

kernel_mhsa_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARVALID),
    .I_CH0_ARREADY(gmem2_0_ARREADY),
    .I_CH0_ARADDR(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARADDR),
    .I_CH0_ARLEN(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARLEN),
    .I_CH0_RVALID(gmem2_0_RVALID),
    .I_CH0_RREADY(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_RREADY),
    .I_CH0_RDATA(gmem2_0_RDATA),
    .I_CH0_RFIFONUM(gmem2_0_RFIFONUM),
    .I_CH0_AWVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWVALID),
    .I_CH0_AWREADY(gmem2_0_AWREADY),
    .I_CH0_AWADDR(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWADDR),
    .I_CH0_AWLEN(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWLEN),
    .I_CH0_WVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WVALID),
    .I_CH0_WREADY(gmem2_0_WREADY),
    .I_CH0_WDATA(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WDATA),
    .I_CH0_WSTRB(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WSTRB),
    .I_CH0_BVALID(gmem2_0_BVALID),
    .I_CH0_BREADY(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_BREADY)
);

kernel_mhsa_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARVALID),
    .I_CH0_ARREADY(gmem3_0_ARREADY),
    .I_CH0_ARADDR(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARADDR),
    .I_CH0_ARLEN(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARLEN),
    .I_CH0_RVALID(gmem3_0_RVALID),
    .I_CH0_RREADY(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_RREADY),
    .I_CH0_RDATA(gmem3_0_RDATA),
    .I_CH0_RFIFONUM(gmem3_0_RFIFONUM),
    .I_CH0_AWVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWVALID),
    .I_CH0_AWREADY(gmem3_0_AWREADY),
    .I_CH0_AWADDR(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWADDR),
    .I_CH0_AWLEN(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWLEN),
    .I_CH0_WVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WVALID),
    .I_CH0_WREADY(gmem3_0_WREADY),
    .I_CH0_WDATA(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WDATA),
    .I_CH0_WSTRB(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WSTRB),
    .I_CH0_BVALID(gmem3_0_BVALID),
    .I_CH0_BREADY(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_BREADY)
);

kernel_mhsa_gmem5_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM5_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM5_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM5_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM5_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM5_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM5_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM5_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM5_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM5_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM5_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM5_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem5_m_axi_U(
    .AWVALID(m_axi_gmem5_AWVALID),
    .AWREADY(m_axi_gmem5_AWREADY),
    .AWADDR(m_axi_gmem5_AWADDR),
    .AWID(m_axi_gmem5_AWID),
    .AWLEN(m_axi_gmem5_AWLEN),
    .AWSIZE(m_axi_gmem5_AWSIZE),
    .AWBURST(m_axi_gmem5_AWBURST),
    .AWLOCK(m_axi_gmem5_AWLOCK),
    .AWCACHE(m_axi_gmem5_AWCACHE),
    .AWPROT(m_axi_gmem5_AWPROT),
    .AWQOS(m_axi_gmem5_AWQOS),
    .AWREGION(m_axi_gmem5_AWREGION),
    .AWUSER(m_axi_gmem5_AWUSER),
    .WVALID(m_axi_gmem5_WVALID),
    .WREADY(m_axi_gmem5_WREADY),
    .WDATA(m_axi_gmem5_WDATA),
    .WSTRB(m_axi_gmem5_WSTRB),
    .WLAST(m_axi_gmem5_WLAST),
    .WID(m_axi_gmem5_WID),
    .WUSER(m_axi_gmem5_WUSER),
    .ARVALID(m_axi_gmem5_ARVALID),
    .ARREADY(m_axi_gmem5_ARREADY),
    .ARADDR(m_axi_gmem5_ARADDR),
    .ARID(m_axi_gmem5_ARID),
    .ARLEN(m_axi_gmem5_ARLEN),
    .ARSIZE(m_axi_gmem5_ARSIZE),
    .ARBURST(m_axi_gmem5_ARBURST),
    .ARLOCK(m_axi_gmem5_ARLOCK),
    .ARCACHE(m_axi_gmem5_ARCACHE),
    .ARPROT(m_axi_gmem5_ARPROT),
    .ARQOS(m_axi_gmem5_ARQOS),
    .ARREGION(m_axi_gmem5_ARREGION),
    .ARUSER(m_axi_gmem5_ARUSER),
    .RVALID(m_axi_gmem5_RVALID),
    .RREADY(m_axi_gmem5_RREADY),
    .RDATA(m_axi_gmem5_RDATA),
    .RLAST(m_axi_gmem5_RLAST),
    .RID(m_axi_gmem5_RID),
    .RUSER(m_axi_gmem5_RUSER),
    .RRESP(m_axi_gmem5_RRESP),
    .BVALID(m_axi_gmem5_BVALID),
    .BREADY(m_axi_gmem5_BREADY),
    .BRESP(m_axi_gmem5_BRESP),
    .BID(m_axi_gmem5_BID),
    .BUSER(m_axi_gmem5_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARVALID),
    .I_CH0_ARREADY(gmem5_0_ARREADY),
    .I_CH0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARADDR),
    .I_CH0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARLEN),
    .I_CH0_RVALID(gmem5_0_RVALID),
    .I_CH0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_RREADY),
    .I_CH0_RDATA(gmem5_0_RDATA),
    .I_CH0_RFIFONUM(gmem5_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem5_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem5_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem5_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

kernel_mhsa_gmem6_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM6_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM6_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM6_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM6_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM6_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM6_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM6_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM6_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM6_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM6_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM6_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem6_m_axi_U(
    .AWVALID(m_axi_gmem6_AWVALID),
    .AWREADY(m_axi_gmem6_AWREADY),
    .AWADDR(m_axi_gmem6_AWADDR),
    .AWID(m_axi_gmem6_AWID),
    .AWLEN(m_axi_gmem6_AWLEN),
    .AWSIZE(m_axi_gmem6_AWSIZE),
    .AWBURST(m_axi_gmem6_AWBURST),
    .AWLOCK(m_axi_gmem6_AWLOCK),
    .AWCACHE(m_axi_gmem6_AWCACHE),
    .AWPROT(m_axi_gmem6_AWPROT),
    .AWQOS(m_axi_gmem6_AWQOS),
    .AWREGION(m_axi_gmem6_AWREGION),
    .AWUSER(m_axi_gmem6_AWUSER),
    .WVALID(m_axi_gmem6_WVALID),
    .WREADY(m_axi_gmem6_WREADY),
    .WDATA(m_axi_gmem6_WDATA),
    .WSTRB(m_axi_gmem6_WSTRB),
    .WLAST(m_axi_gmem6_WLAST),
    .WID(m_axi_gmem6_WID),
    .WUSER(m_axi_gmem6_WUSER),
    .ARVALID(m_axi_gmem6_ARVALID),
    .ARREADY(m_axi_gmem6_ARREADY),
    .ARADDR(m_axi_gmem6_ARADDR),
    .ARID(m_axi_gmem6_ARID),
    .ARLEN(m_axi_gmem6_ARLEN),
    .ARSIZE(m_axi_gmem6_ARSIZE),
    .ARBURST(m_axi_gmem6_ARBURST),
    .ARLOCK(m_axi_gmem6_ARLOCK),
    .ARCACHE(m_axi_gmem6_ARCACHE),
    .ARPROT(m_axi_gmem6_ARPROT),
    .ARQOS(m_axi_gmem6_ARQOS),
    .ARREGION(m_axi_gmem6_ARREGION),
    .ARUSER(m_axi_gmem6_ARUSER),
    .RVALID(m_axi_gmem6_RVALID),
    .RREADY(m_axi_gmem6_RREADY),
    .RDATA(m_axi_gmem6_RDATA),
    .RLAST(m_axi_gmem6_RLAST),
    .RID(m_axi_gmem6_RID),
    .RUSER(m_axi_gmem6_RUSER),
    .RRESP(m_axi_gmem6_RRESP),
    .BVALID(m_axi_gmem6_BVALID),
    .BREADY(m_axi_gmem6_BREADY),
    .BRESP(m_axi_gmem6_BRESP),
    .BID(m_axi_gmem6_BID),
    .BUSER(m_axi_gmem6_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARVALID),
    .I_CH0_ARREADY(gmem6_0_ARREADY),
    .I_CH0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARADDR),
    .I_CH0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARLEN),
    .I_CH0_RVALID(gmem6_0_RVALID),
    .I_CH0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_RREADY),
    .I_CH0_RDATA(gmem6_0_RDATA),
    .I_CH0_RFIFONUM(gmem6_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem6_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem6_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem6_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

kernel_mhsa_gmem7_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM7_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM7_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM7_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM7_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM7_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM7_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM7_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM7_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM7_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM7_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM7_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem7_m_axi_U(
    .AWVALID(m_axi_gmem7_AWVALID),
    .AWREADY(m_axi_gmem7_AWREADY),
    .AWADDR(m_axi_gmem7_AWADDR),
    .AWID(m_axi_gmem7_AWID),
    .AWLEN(m_axi_gmem7_AWLEN),
    .AWSIZE(m_axi_gmem7_AWSIZE),
    .AWBURST(m_axi_gmem7_AWBURST),
    .AWLOCK(m_axi_gmem7_AWLOCK),
    .AWCACHE(m_axi_gmem7_AWCACHE),
    .AWPROT(m_axi_gmem7_AWPROT),
    .AWQOS(m_axi_gmem7_AWQOS),
    .AWREGION(m_axi_gmem7_AWREGION),
    .AWUSER(m_axi_gmem7_AWUSER),
    .WVALID(m_axi_gmem7_WVALID),
    .WREADY(m_axi_gmem7_WREADY),
    .WDATA(m_axi_gmem7_WDATA),
    .WSTRB(m_axi_gmem7_WSTRB),
    .WLAST(m_axi_gmem7_WLAST),
    .WID(m_axi_gmem7_WID),
    .WUSER(m_axi_gmem7_WUSER),
    .ARVALID(m_axi_gmem7_ARVALID),
    .ARREADY(m_axi_gmem7_ARREADY),
    .ARADDR(m_axi_gmem7_ARADDR),
    .ARID(m_axi_gmem7_ARID),
    .ARLEN(m_axi_gmem7_ARLEN),
    .ARSIZE(m_axi_gmem7_ARSIZE),
    .ARBURST(m_axi_gmem7_ARBURST),
    .ARLOCK(m_axi_gmem7_ARLOCK),
    .ARCACHE(m_axi_gmem7_ARCACHE),
    .ARPROT(m_axi_gmem7_ARPROT),
    .ARQOS(m_axi_gmem7_ARQOS),
    .ARREGION(m_axi_gmem7_ARREGION),
    .ARUSER(m_axi_gmem7_ARUSER),
    .RVALID(m_axi_gmem7_RVALID),
    .RREADY(m_axi_gmem7_RREADY),
    .RDATA(m_axi_gmem7_RDATA),
    .RLAST(m_axi_gmem7_RLAST),
    .RID(m_axi_gmem7_RID),
    .RUSER(m_axi_gmem7_RUSER),
    .RRESP(m_axi_gmem7_RRESP),
    .BVALID(m_axi_gmem7_BVALID),
    .BREADY(m_axi_gmem7_BREADY),
    .BRESP(m_axi_gmem7_BRESP),
    .BID(m_axi_gmem7_BID),
    .BUSER(m_axi_gmem7_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(matmul_1_U0_m_axi_gmem7_0_ARVALID),
    .I_CH0_ARREADY(gmem7_0_ARREADY),
    .I_CH0_ARADDR(matmul_1_U0_m_axi_gmem7_0_ARADDR),
    .I_CH0_ARLEN(matmul_1_U0_m_axi_gmem7_0_ARLEN),
    .I_CH0_RVALID(gmem7_0_RVALID),
    .I_CH0_RREADY(matmul_1_U0_m_axi_gmem7_0_RREADY),
    .I_CH0_RDATA(gmem7_0_RDATA),
    .I_CH0_RFIFONUM(gmem7_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem7_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem7_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem7_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

kernel_mhsa_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .position(position),
    .position_c4_din(entry_proc_U0_position_c4_din),
    .position_c4_full_n(position_c4_full_n),
    .position_c4_write(entry_proc_U0_position_c4_write),
    .position_c4_num_data_valid(position_c4_num_data_valid),
    .position_c4_fifo_cap(position_c4_fifo_cap),
    .position_c5_din(entry_proc_U0_position_c5_din),
    .position_c5_full_n(position_c5_full_n),
    .position_c5_write(entry_proc_U0_position_c5_write),
    .position_c5_num_data_valid(position_c5_num_data_valid),
    .position_c5_fifo_cap(position_c5_fifo_cap)
);

kernel_mhsa_Block_entry_gmem0_rd_proc Block_entry_gmem0_rd_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_gmem0_rd_proc_U0_ap_start),
    .ap_done(Block_entry_gmem0_rd_proc_U0_ap_done),
    .ap_continue(Block_entry_gmem0_rd_proc_U0_ap_continue),
    .ap_idle(Block_entry_gmem0_rd_proc_U0_ap_idle),
    .ap_ready(Block_entry_gmem0_rd_proc_U0_ap_ready),
    .out_q_0_address1(Block_entry_gmem0_rd_proc_U0_out_q_0_address1),
    .out_q_0_ce1(Block_entry_gmem0_rd_proc_U0_out_q_0_ce1),
    .out_q_0_we1(Block_entry_gmem0_rd_proc_U0_out_q_0_we1),
    .out_q_0_d1(Block_entry_gmem0_rd_proc_U0_out_q_0_d1),
    .out_q_1_address1(Block_entry_gmem0_rd_proc_U0_out_q_1_address1),
    .out_q_1_ce1(Block_entry_gmem0_rd_proc_U0_out_q_1_ce1),
    .out_q_1_we1(Block_entry_gmem0_rd_proc_U0_out_q_1_we1),
    .out_q_1_d1(Block_entry_gmem0_rd_proc_U0_out_q_1_d1),
    .out_q_2_address1(Block_entry_gmem0_rd_proc_U0_out_q_2_address1),
    .out_q_2_ce1(Block_entry_gmem0_rd_proc_U0_out_q_2_ce1),
    .out_q_2_we1(Block_entry_gmem0_rd_proc_U0_out_q_2_we1),
    .out_q_2_d1(Block_entry_gmem0_rd_proc_U0_out_q_2_d1),
    .out_q_3_address1(Block_entry_gmem0_rd_proc_U0_out_q_3_address1),
    .out_q_3_ce1(Block_entry_gmem0_rd_proc_U0_out_q_3_ce1),
    .out_q_3_we1(Block_entry_gmem0_rd_proc_U0_out_q_3_we1),
    .out_q_3_d1(Block_entry_gmem0_rd_proc_U0_out_q_3_d1),
    .out_q_4_address1(Block_entry_gmem0_rd_proc_U0_out_q_4_address1),
    .out_q_4_ce1(Block_entry_gmem0_rd_proc_U0_out_q_4_ce1),
    .out_q_4_we1(Block_entry_gmem0_rd_proc_U0_out_q_4_we1),
    .out_q_4_d1(Block_entry_gmem0_rd_proc_U0_out_q_4_d1),
    .out_q_5_address1(Block_entry_gmem0_rd_proc_U0_out_q_5_address1),
    .out_q_5_ce1(Block_entry_gmem0_rd_proc_U0_out_q_5_ce1),
    .out_q_5_we1(Block_entry_gmem0_rd_proc_U0_out_q_5_we1),
    .out_q_5_d1(Block_entry_gmem0_rd_proc_U0_out_q_5_d1),
    .out_q_6_address1(Block_entry_gmem0_rd_proc_U0_out_q_6_address1),
    .out_q_6_ce1(Block_entry_gmem0_rd_proc_U0_out_q_6_ce1),
    .out_q_6_we1(Block_entry_gmem0_rd_proc_U0_out_q_6_we1),
    .out_q_6_d1(Block_entry_gmem0_rd_proc_U0_out_q_6_d1),
    .out_q_7_address1(Block_entry_gmem0_rd_proc_U0_out_q_7_address1),
    .out_q_7_ce1(Block_entry_gmem0_rd_proc_U0_out_q_7_ce1),
    .out_q_7_we1(Block_entry_gmem0_rd_proc_U0_out_q_7_we1),
    .out_q_7_d1(Block_entry_gmem0_rd_proc_U0_out_q_7_d1),
    .out_q_8_address1(Block_entry_gmem0_rd_proc_U0_out_q_8_address1),
    .out_q_8_ce1(Block_entry_gmem0_rd_proc_U0_out_q_8_ce1),
    .out_q_8_we1(Block_entry_gmem0_rd_proc_U0_out_q_8_we1),
    .out_q_8_d1(Block_entry_gmem0_rd_proc_U0_out_q_8_d1),
    .out_q_9_address1(Block_entry_gmem0_rd_proc_U0_out_q_9_address1),
    .out_q_9_ce1(Block_entry_gmem0_rd_proc_U0_out_q_9_ce1),
    .out_q_9_we1(Block_entry_gmem0_rd_proc_U0_out_q_9_we1),
    .out_q_9_d1(Block_entry_gmem0_rd_proc_U0_out_q_9_d1),
    .out_q_10_address1(Block_entry_gmem0_rd_proc_U0_out_q_10_address1),
    .out_q_10_ce1(Block_entry_gmem0_rd_proc_U0_out_q_10_ce1),
    .out_q_10_we1(Block_entry_gmem0_rd_proc_U0_out_q_10_we1),
    .out_q_10_d1(Block_entry_gmem0_rd_proc_U0_out_q_10_d1),
    .out_q_11_address1(Block_entry_gmem0_rd_proc_U0_out_q_11_address1),
    .out_q_11_ce1(Block_entry_gmem0_rd_proc_U0_out_q_11_ce1),
    .out_q_11_we1(Block_entry_gmem0_rd_proc_U0_out_q_11_we1),
    .out_q_11_d1(Block_entry_gmem0_rd_proc_U0_out_q_11_d1),
    .out_q_12_address1(Block_entry_gmem0_rd_proc_U0_out_q_12_address1),
    .out_q_12_ce1(Block_entry_gmem0_rd_proc_U0_out_q_12_ce1),
    .out_q_12_we1(Block_entry_gmem0_rd_proc_U0_out_q_12_we1),
    .out_q_12_d1(Block_entry_gmem0_rd_proc_U0_out_q_12_d1),
    .out_q_13_address1(Block_entry_gmem0_rd_proc_U0_out_q_13_address1),
    .out_q_13_ce1(Block_entry_gmem0_rd_proc_U0_out_q_13_ce1),
    .out_q_13_we1(Block_entry_gmem0_rd_proc_U0_out_q_13_we1),
    .out_q_13_d1(Block_entry_gmem0_rd_proc_U0_out_q_13_d1),
    .out_q_14_address1(Block_entry_gmem0_rd_proc_U0_out_q_14_address1),
    .out_q_14_ce1(Block_entry_gmem0_rd_proc_U0_out_q_14_ce1),
    .out_q_14_we1(Block_entry_gmem0_rd_proc_U0_out_q_14_we1),
    .out_q_14_d1(Block_entry_gmem0_rd_proc_U0_out_q_14_d1),
    .out_q_15_address1(Block_entry_gmem0_rd_proc_U0_out_q_15_address1),
    .out_q_15_ce1(Block_entry_gmem0_rd_proc_U0_out_q_15_ce1),
    .out_q_15_we1(Block_entry_gmem0_rd_proc_U0_out_q_15_we1),
    .out_q_15_d1(Block_entry_gmem0_rd_proc_U0_out_q_15_d1),
    .m_axi_gmem0_0_AWVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(gmem0_0_RLAST),
    .m_axi_gmem0_0_RID(gmem0_0_RID),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(gmem0_0_RUSER),
    .m_axi_gmem0_0_RRESP(gmem0_0_RRESP),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .current_token(current_token),
    .m_axi_gmem1_0_AWVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(gmem1_0_RLAST),
    .m_axi_gmem1_0_RID(gmem1_0_RID),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(gmem1_0_RUSER),
    .m_axi_gmem1_0_RRESP(gmem1_0_RRESP),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .wq(wq),
    .out_k_0_address1(Block_entry_gmem0_rd_proc_U0_out_k_0_address1),
    .out_k_0_ce1(Block_entry_gmem0_rd_proc_U0_out_k_0_ce1),
    .out_k_0_we1(Block_entry_gmem0_rd_proc_U0_out_k_0_we1),
    .out_k_0_d1(Block_entry_gmem0_rd_proc_U0_out_k_0_d1),
    .out_k_1_address1(Block_entry_gmem0_rd_proc_U0_out_k_1_address1),
    .out_k_1_ce1(Block_entry_gmem0_rd_proc_U0_out_k_1_ce1),
    .out_k_1_we1(Block_entry_gmem0_rd_proc_U0_out_k_1_we1),
    .out_k_1_d1(Block_entry_gmem0_rd_proc_U0_out_k_1_d1),
    .out_k_2_address1(Block_entry_gmem0_rd_proc_U0_out_k_2_address1),
    .out_k_2_ce1(Block_entry_gmem0_rd_proc_U0_out_k_2_ce1),
    .out_k_2_we1(Block_entry_gmem0_rd_proc_U0_out_k_2_we1),
    .out_k_2_d1(Block_entry_gmem0_rd_proc_U0_out_k_2_d1),
    .out_k_3_address1(Block_entry_gmem0_rd_proc_U0_out_k_3_address1),
    .out_k_3_ce1(Block_entry_gmem0_rd_proc_U0_out_k_3_ce1),
    .out_k_3_we1(Block_entry_gmem0_rd_proc_U0_out_k_3_we1),
    .out_k_3_d1(Block_entry_gmem0_rd_proc_U0_out_k_3_d1),
    .out_k_4_address1(Block_entry_gmem0_rd_proc_U0_out_k_4_address1),
    .out_k_4_ce1(Block_entry_gmem0_rd_proc_U0_out_k_4_ce1),
    .out_k_4_we1(Block_entry_gmem0_rd_proc_U0_out_k_4_we1),
    .out_k_4_d1(Block_entry_gmem0_rd_proc_U0_out_k_4_d1),
    .out_k_5_address1(Block_entry_gmem0_rd_proc_U0_out_k_5_address1),
    .out_k_5_ce1(Block_entry_gmem0_rd_proc_U0_out_k_5_ce1),
    .out_k_5_we1(Block_entry_gmem0_rd_proc_U0_out_k_5_we1),
    .out_k_5_d1(Block_entry_gmem0_rd_proc_U0_out_k_5_d1),
    .out_k_6_address1(Block_entry_gmem0_rd_proc_U0_out_k_6_address1),
    .out_k_6_ce1(Block_entry_gmem0_rd_proc_U0_out_k_6_ce1),
    .out_k_6_we1(Block_entry_gmem0_rd_proc_U0_out_k_6_we1),
    .out_k_6_d1(Block_entry_gmem0_rd_proc_U0_out_k_6_d1),
    .out_k_7_address1(Block_entry_gmem0_rd_proc_U0_out_k_7_address1),
    .out_k_7_ce1(Block_entry_gmem0_rd_proc_U0_out_k_7_ce1),
    .out_k_7_we1(Block_entry_gmem0_rd_proc_U0_out_k_7_we1),
    .out_k_7_d1(Block_entry_gmem0_rd_proc_U0_out_k_7_d1),
    .out_k_8_address1(Block_entry_gmem0_rd_proc_U0_out_k_8_address1),
    .out_k_8_ce1(Block_entry_gmem0_rd_proc_U0_out_k_8_ce1),
    .out_k_8_we1(Block_entry_gmem0_rd_proc_U0_out_k_8_we1),
    .out_k_8_d1(Block_entry_gmem0_rd_proc_U0_out_k_8_d1),
    .out_k_9_address1(Block_entry_gmem0_rd_proc_U0_out_k_9_address1),
    .out_k_9_ce1(Block_entry_gmem0_rd_proc_U0_out_k_9_ce1),
    .out_k_9_we1(Block_entry_gmem0_rd_proc_U0_out_k_9_we1),
    .out_k_9_d1(Block_entry_gmem0_rd_proc_U0_out_k_9_d1),
    .out_k_10_address1(Block_entry_gmem0_rd_proc_U0_out_k_10_address1),
    .out_k_10_ce1(Block_entry_gmem0_rd_proc_U0_out_k_10_ce1),
    .out_k_10_we1(Block_entry_gmem0_rd_proc_U0_out_k_10_we1),
    .out_k_10_d1(Block_entry_gmem0_rd_proc_U0_out_k_10_d1),
    .out_k_11_address1(Block_entry_gmem0_rd_proc_U0_out_k_11_address1),
    .out_k_11_ce1(Block_entry_gmem0_rd_proc_U0_out_k_11_ce1),
    .out_k_11_we1(Block_entry_gmem0_rd_proc_U0_out_k_11_we1),
    .out_k_11_d1(Block_entry_gmem0_rd_proc_U0_out_k_11_d1),
    .out_k_12_address1(Block_entry_gmem0_rd_proc_U0_out_k_12_address1),
    .out_k_12_ce1(Block_entry_gmem0_rd_proc_U0_out_k_12_ce1),
    .out_k_12_we1(Block_entry_gmem0_rd_proc_U0_out_k_12_we1),
    .out_k_12_d1(Block_entry_gmem0_rd_proc_U0_out_k_12_d1),
    .out_k_13_address1(Block_entry_gmem0_rd_proc_U0_out_k_13_address1),
    .out_k_13_ce1(Block_entry_gmem0_rd_proc_U0_out_k_13_ce1),
    .out_k_13_we1(Block_entry_gmem0_rd_proc_U0_out_k_13_we1),
    .out_k_13_d1(Block_entry_gmem0_rd_proc_U0_out_k_13_d1),
    .out_k_14_address1(Block_entry_gmem0_rd_proc_U0_out_k_14_address1),
    .out_k_14_ce1(Block_entry_gmem0_rd_proc_U0_out_k_14_ce1),
    .out_k_14_we1(Block_entry_gmem0_rd_proc_U0_out_k_14_we1),
    .out_k_14_d1(Block_entry_gmem0_rd_proc_U0_out_k_14_d1),
    .out_k_15_address1(Block_entry_gmem0_rd_proc_U0_out_k_15_address1),
    .out_k_15_ce1(Block_entry_gmem0_rd_proc_U0_out_k_15_ce1),
    .out_k_15_we1(Block_entry_gmem0_rd_proc_U0_out_k_15_we1),
    .out_k_15_d1(Block_entry_gmem0_rd_proc_U0_out_k_15_d1),
    .m_axi_gmem5_0_AWVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWVALID),
    .m_axi_gmem5_0_AWREADY(1'b0),
    .m_axi_gmem5_0_AWADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWADDR),
    .m_axi_gmem5_0_AWID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWID),
    .m_axi_gmem5_0_AWLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWLEN),
    .m_axi_gmem5_0_AWSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWSIZE),
    .m_axi_gmem5_0_AWBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWBURST),
    .m_axi_gmem5_0_AWLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWLOCK),
    .m_axi_gmem5_0_AWCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWCACHE),
    .m_axi_gmem5_0_AWPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWPROT),
    .m_axi_gmem5_0_AWQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWQOS),
    .m_axi_gmem5_0_AWREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWREGION),
    .m_axi_gmem5_0_AWUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_AWUSER),
    .m_axi_gmem5_0_WVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WVALID),
    .m_axi_gmem5_0_WREADY(1'b0),
    .m_axi_gmem5_0_WDATA(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WDATA),
    .m_axi_gmem5_0_WSTRB(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WSTRB),
    .m_axi_gmem5_0_WLAST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WLAST),
    .m_axi_gmem5_0_WID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WID),
    .m_axi_gmem5_0_WUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_WUSER),
    .m_axi_gmem5_0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARVALID),
    .m_axi_gmem5_0_ARREADY(gmem5_0_ARREADY),
    .m_axi_gmem5_0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARADDR),
    .m_axi_gmem5_0_ARID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARID),
    .m_axi_gmem5_0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARLEN),
    .m_axi_gmem5_0_ARSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARSIZE),
    .m_axi_gmem5_0_ARBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARBURST),
    .m_axi_gmem5_0_ARLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARLOCK),
    .m_axi_gmem5_0_ARCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARCACHE),
    .m_axi_gmem5_0_ARPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARPROT),
    .m_axi_gmem5_0_ARQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARQOS),
    .m_axi_gmem5_0_ARREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARREGION),
    .m_axi_gmem5_0_ARUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_ARUSER),
    .m_axi_gmem5_0_RVALID(gmem5_0_RVALID),
    .m_axi_gmem5_0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_RREADY),
    .m_axi_gmem5_0_RDATA(gmem5_0_RDATA),
    .m_axi_gmem5_0_RLAST(gmem5_0_RLAST),
    .m_axi_gmem5_0_RID(gmem5_0_RID),
    .m_axi_gmem5_0_RFIFONUM(gmem5_0_RFIFONUM),
    .m_axi_gmem5_0_RUSER(gmem5_0_RUSER),
    .m_axi_gmem5_0_RRESP(gmem5_0_RRESP),
    .m_axi_gmem5_0_BVALID(1'b0),
    .m_axi_gmem5_0_BREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem5_0_BREADY),
    .m_axi_gmem5_0_BRESP(2'd0),
    .m_axi_gmem5_0_BID(1'd0),
    .m_axi_gmem5_0_BUSER(1'd0),
    .wk(wk),
    .out_v_0_address1(Block_entry_gmem0_rd_proc_U0_out_v_0_address1),
    .out_v_0_ce1(Block_entry_gmem0_rd_proc_U0_out_v_0_ce1),
    .out_v_0_we1(Block_entry_gmem0_rd_proc_U0_out_v_0_we1),
    .out_v_0_d1(Block_entry_gmem0_rd_proc_U0_out_v_0_d1),
    .out_v_1_address1(Block_entry_gmem0_rd_proc_U0_out_v_1_address1),
    .out_v_1_ce1(Block_entry_gmem0_rd_proc_U0_out_v_1_ce1),
    .out_v_1_we1(Block_entry_gmem0_rd_proc_U0_out_v_1_we1),
    .out_v_1_d1(Block_entry_gmem0_rd_proc_U0_out_v_1_d1),
    .out_v_2_address1(Block_entry_gmem0_rd_proc_U0_out_v_2_address1),
    .out_v_2_ce1(Block_entry_gmem0_rd_proc_U0_out_v_2_ce1),
    .out_v_2_we1(Block_entry_gmem0_rd_proc_U0_out_v_2_we1),
    .out_v_2_d1(Block_entry_gmem0_rd_proc_U0_out_v_2_d1),
    .out_v_3_address1(Block_entry_gmem0_rd_proc_U0_out_v_3_address1),
    .out_v_3_ce1(Block_entry_gmem0_rd_proc_U0_out_v_3_ce1),
    .out_v_3_we1(Block_entry_gmem0_rd_proc_U0_out_v_3_we1),
    .out_v_3_d1(Block_entry_gmem0_rd_proc_U0_out_v_3_d1),
    .out_v_4_address1(Block_entry_gmem0_rd_proc_U0_out_v_4_address1),
    .out_v_4_ce1(Block_entry_gmem0_rd_proc_U0_out_v_4_ce1),
    .out_v_4_we1(Block_entry_gmem0_rd_proc_U0_out_v_4_we1),
    .out_v_4_d1(Block_entry_gmem0_rd_proc_U0_out_v_4_d1),
    .out_v_5_address1(Block_entry_gmem0_rd_proc_U0_out_v_5_address1),
    .out_v_5_ce1(Block_entry_gmem0_rd_proc_U0_out_v_5_ce1),
    .out_v_5_we1(Block_entry_gmem0_rd_proc_U0_out_v_5_we1),
    .out_v_5_d1(Block_entry_gmem0_rd_proc_U0_out_v_5_d1),
    .out_v_6_address1(Block_entry_gmem0_rd_proc_U0_out_v_6_address1),
    .out_v_6_ce1(Block_entry_gmem0_rd_proc_U0_out_v_6_ce1),
    .out_v_6_we1(Block_entry_gmem0_rd_proc_U0_out_v_6_we1),
    .out_v_6_d1(Block_entry_gmem0_rd_proc_U0_out_v_6_d1),
    .out_v_7_address1(Block_entry_gmem0_rd_proc_U0_out_v_7_address1),
    .out_v_7_ce1(Block_entry_gmem0_rd_proc_U0_out_v_7_ce1),
    .out_v_7_we1(Block_entry_gmem0_rd_proc_U0_out_v_7_we1),
    .out_v_7_d1(Block_entry_gmem0_rd_proc_U0_out_v_7_d1),
    .out_v_8_address1(Block_entry_gmem0_rd_proc_U0_out_v_8_address1),
    .out_v_8_ce1(Block_entry_gmem0_rd_proc_U0_out_v_8_ce1),
    .out_v_8_we1(Block_entry_gmem0_rd_proc_U0_out_v_8_we1),
    .out_v_8_d1(Block_entry_gmem0_rd_proc_U0_out_v_8_d1),
    .out_v_9_address1(Block_entry_gmem0_rd_proc_U0_out_v_9_address1),
    .out_v_9_ce1(Block_entry_gmem0_rd_proc_U0_out_v_9_ce1),
    .out_v_9_we1(Block_entry_gmem0_rd_proc_U0_out_v_9_we1),
    .out_v_9_d1(Block_entry_gmem0_rd_proc_U0_out_v_9_d1),
    .out_v_10_address1(Block_entry_gmem0_rd_proc_U0_out_v_10_address1),
    .out_v_10_ce1(Block_entry_gmem0_rd_proc_U0_out_v_10_ce1),
    .out_v_10_we1(Block_entry_gmem0_rd_proc_U0_out_v_10_we1),
    .out_v_10_d1(Block_entry_gmem0_rd_proc_U0_out_v_10_d1),
    .out_v_11_address1(Block_entry_gmem0_rd_proc_U0_out_v_11_address1),
    .out_v_11_ce1(Block_entry_gmem0_rd_proc_U0_out_v_11_ce1),
    .out_v_11_we1(Block_entry_gmem0_rd_proc_U0_out_v_11_we1),
    .out_v_11_d1(Block_entry_gmem0_rd_proc_U0_out_v_11_d1),
    .out_v_12_address1(Block_entry_gmem0_rd_proc_U0_out_v_12_address1),
    .out_v_12_ce1(Block_entry_gmem0_rd_proc_U0_out_v_12_ce1),
    .out_v_12_we1(Block_entry_gmem0_rd_proc_U0_out_v_12_we1),
    .out_v_12_d1(Block_entry_gmem0_rd_proc_U0_out_v_12_d1),
    .out_v_13_address1(Block_entry_gmem0_rd_proc_U0_out_v_13_address1),
    .out_v_13_ce1(Block_entry_gmem0_rd_proc_U0_out_v_13_ce1),
    .out_v_13_we1(Block_entry_gmem0_rd_proc_U0_out_v_13_we1),
    .out_v_13_d1(Block_entry_gmem0_rd_proc_U0_out_v_13_d1),
    .out_v_14_address1(Block_entry_gmem0_rd_proc_U0_out_v_14_address1),
    .out_v_14_ce1(Block_entry_gmem0_rd_proc_U0_out_v_14_ce1),
    .out_v_14_we1(Block_entry_gmem0_rd_proc_U0_out_v_14_we1),
    .out_v_14_d1(Block_entry_gmem0_rd_proc_U0_out_v_14_d1),
    .out_v_15_address1(Block_entry_gmem0_rd_proc_U0_out_v_15_address1),
    .out_v_15_ce1(Block_entry_gmem0_rd_proc_U0_out_v_15_ce1),
    .out_v_15_we1(Block_entry_gmem0_rd_proc_U0_out_v_15_we1),
    .out_v_15_d1(Block_entry_gmem0_rd_proc_U0_out_v_15_d1),
    .m_axi_gmem6_0_AWVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWVALID),
    .m_axi_gmem6_0_AWREADY(1'b0),
    .m_axi_gmem6_0_AWADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWADDR),
    .m_axi_gmem6_0_AWID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWID),
    .m_axi_gmem6_0_AWLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWLEN),
    .m_axi_gmem6_0_AWSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWSIZE),
    .m_axi_gmem6_0_AWBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWBURST),
    .m_axi_gmem6_0_AWLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWLOCK),
    .m_axi_gmem6_0_AWCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWCACHE),
    .m_axi_gmem6_0_AWPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWPROT),
    .m_axi_gmem6_0_AWQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWQOS),
    .m_axi_gmem6_0_AWREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWREGION),
    .m_axi_gmem6_0_AWUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_AWUSER),
    .m_axi_gmem6_0_WVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WVALID),
    .m_axi_gmem6_0_WREADY(1'b0),
    .m_axi_gmem6_0_WDATA(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WDATA),
    .m_axi_gmem6_0_WSTRB(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WSTRB),
    .m_axi_gmem6_0_WLAST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WLAST),
    .m_axi_gmem6_0_WID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WID),
    .m_axi_gmem6_0_WUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_WUSER),
    .m_axi_gmem6_0_ARVALID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARVALID),
    .m_axi_gmem6_0_ARREADY(gmem6_0_ARREADY),
    .m_axi_gmem6_0_ARADDR(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARADDR),
    .m_axi_gmem6_0_ARID(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARID),
    .m_axi_gmem6_0_ARLEN(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARLEN),
    .m_axi_gmem6_0_ARSIZE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARSIZE),
    .m_axi_gmem6_0_ARBURST(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARBURST),
    .m_axi_gmem6_0_ARLOCK(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARLOCK),
    .m_axi_gmem6_0_ARCACHE(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARCACHE),
    .m_axi_gmem6_0_ARPROT(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARPROT),
    .m_axi_gmem6_0_ARQOS(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARQOS),
    .m_axi_gmem6_0_ARREGION(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARREGION),
    .m_axi_gmem6_0_ARUSER(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_ARUSER),
    .m_axi_gmem6_0_RVALID(gmem6_0_RVALID),
    .m_axi_gmem6_0_RREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_RREADY),
    .m_axi_gmem6_0_RDATA(gmem6_0_RDATA),
    .m_axi_gmem6_0_RLAST(gmem6_0_RLAST),
    .m_axi_gmem6_0_RID(gmem6_0_RID),
    .m_axi_gmem6_0_RFIFONUM(gmem6_0_RFIFONUM),
    .m_axi_gmem6_0_RUSER(gmem6_0_RUSER),
    .m_axi_gmem6_0_RRESP(gmem6_0_RRESP),
    .m_axi_gmem6_0_BVALID(1'b0),
    .m_axi_gmem6_0_BREADY(Block_entry_gmem0_rd_proc_U0_m_axi_gmem6_0_BREADY),
    .m_axi_gmem6_0_BRESP(2'd0),
    .m_axi_gmem6_0_BID(1'd0),
    .m_axi_gmem6_0_BUSER(1'd0),
    .wv(wv),
    .ap_return(Block_entry_gmem0_rd_proc_U0_ap_return)
);

kernel_mhsa_RoPE RoPE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(RoPE_U0_ap_start),
    .ap_done(RoPE_U0_ap_done),
    .ap_continue(RoPE_U0_ap_continue),
    .ap_idle(RoPE_U0_ap_idle),
    .ap_ready(RoPE_U0_ap_ready),
    .out_0_address0(RoPE_U0_out_0_address0),
    .out_0_ce0(RoPE_U0_out_0_ce0),
    .out_0_we0(RoPE_U0_out_0_we0),
    .out_0_d0(RoPE_U0_out_0_d0),
    .out_1_address0(RoPE_U0_out_1_address0),
    .out_1_ce0(RoPE_U0_out_1_ce0),
    .out_1_we0(RoPE_U0_out_1_we0),
    .out_1_d0(RoPE_U0_out_1_d0),
    .out_2_address0(RoPE_U0_out_2_address0),
    .out_2_ce0(RoPE_U0_out_2_ce0),
    .out_2_we0(RoPE_U0_out_2_we0),
    .out_2_d0(RoPE_U0_out_2_d0),
    .out_3_address0(RoPE_U0_out_3_address0),
    .out_3_ce0(RoPE_U0_out_3_ce0),
    .out_3_we0(RoPE_U0_out_3_we0),
    .out_3_d0(RoPE_U0_out_3_d0),
    .out_4_address0(RoPE_U0_out_4_address0),
    .out_4_ce0(RoPE_U0_out_4_ce0),
    .out_4_we0(RoPE_U0_out_4_we0),
    .out_4_d0(RoPE_U0_out_4_d0),
    .out_5_address0(RoPE_U0_out_5_address0),
    .out_5_ce0(RoPE_U0_out_5_ce0),
    .out_5_we0(RoPE_U0_out_5_we0),
    .out_5_d0(RoPE_U0_out_5_d0),
    .out_6_address0(RoPE_U0_out_6_address0),
    .out_6_ce0(RoPE_U0_out_6_ce0),
    .out_6_we0(RoPE_U0_out_6_we0),
    .out_6_d0(RoPE_U0_out_6_d0),
    .out_7_address0(RoPE_U0_out_7_address0),
    .out_7_ce0(RoPE_U0_out_7_ce0),
    .out_7_we0(RoPE_U0_out_7_we0),
    .out_7_d0(RoPE_U0_out_7_d0),
    .in_0_address0(RoPE_U0_in_0_address0),
    .in_0_ce0(RoPE_U0_in_0_ce0),
    .in_0_q0(out_q_t_q0),
    .in_1_address0(RoPE_U0_in_1_address0),
    .in_1_ce0(RoPE_U0_in_1_ce0),
    .in_1_q0(out_q_1_t_q0),
    .in_2_address0(RoPE_U0_in_2_address0),
    .in_2_ce0(RoPE_U0_in_2_ce0),
    .in_2_q0(out_q_2_t_q0),
    .in_3_address0(RoPE_U0_in_3_address0),
    .in_3_ce0(RoPE_U0_in_3_ce0),
    .in_3_q0(out_q_3_t_q0),
    .in_4_address0(RoPE_U0_in_4_address0),
    .in_4_ce0(RoPE_U0_in_4_ce0),
    .in_4_q0(out_q_4_t_q0),
    .in_5_address0(RoPE_U0_in_5_address0),
    .in_5_ce0(RoPE_U0_in_5_ce0),
    .in_5_q0(out_q_5_t_q0),
    .in_6_address0(RoPE_U0_in_6_address0),
    .in_6_ce0(RoPE_U0_in_6_ce0),
    .in_6_q0(out_q_6_t_q0),
    .in_7_address0(RoPE_U0_in_7_address0),
    .in_7_ce0(RoPE_U0_in_7_ce0),
    .in_7_q0(out_q_7_t_q0),
    .in_8_address0(RoPE_U0_in_8_address0),
    .in_8_ce0(RoPE_U0_in_8_ce0),
    .in_8_q0(out_q_8_t_q0),
    .in_9_address0(RoPE_U0_in_9_address0),
    .in_9_ce0(RoPE_U0_in_9_ce0),
    .in_9_q0(out_q_9_t_q0),
    .in_10_address0(RoPE_U0_in_10_address0),
    .in_10_ce0(RoPE_U0_in_10_ce0),
    .in_10_q0(out_q_10_t_q0),
    .in_11_address0(RoPE_U0_in_11_address0),
    .in_11_ce0(RoPE_U0_in_11_ce0),
    .in_11_q0(out_q_11_t_q0),
    .in_12_address0(RoPE_U0_in_12_address0),
    .in_12_ce0(RoPE_U0_in_12_ce0),
    .in_12_q0(out_q_12_t_q0),
    .in_13_address0(RoPE_U0_in_13_address0),
    .in_13_ce0(RoPE_U0_in_13_ce0),
    .in_13_q0(out_q_13_t_q0),
    .in_14_address0(RoPE_U0_in_14_address0),
    .in_14_ce0(RoPE_U0_in_14_ce0),
    .in_14_q0(out_q_14_t_q0),
    .in_15_address0(RoPE_U0_in_15_address0),
    .in_15_ce0(RoPE_U0_in_15_ce0),
    .in_15_q0(out_q_15_t_q0),
    .pos_r_dout(position_c5_dout),
    .pos_r_empty_n(position_c5_empty_n),
    .pos_r_read(RoPE_U0_pos_r_read),
    .pos_r_num_data_valid(position_c5_num_data_valid),
    .pos_r_fifo_cap(position_c5_fifo_cap),
    .ap_return(RoPE_U0_ap_return)
);

kernel_mhsa_RoPE_1 RoPE_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(RoPE_1_U0_ap_start),
    .ap_done(RoPE_1_U0_ap_done),
    .ap_continue(RoPE_1_U0_ap_continue),
    .ap_idle(RoPE_1_U0_ap_idle),
    .ap_ready(RoPE_1_U0_ap_ready),
    .out_0_address0(RoPE_1_U0_out_0_address0),
    .out_0_ce0(RoPE_1_U0_out_0_ce0),
    .out_0_we0(RoPE_1_U0_out_0_we0),
    .out_0_d0(RoPE_1_U0_out_0_d0),
    .out_1_address0(RoPE_1_U0_out_1_address0),
    .out_1_ce0(RoPE_1_U0_out_1_ce0),
    .out_1_we0(RoPE_1_U0_out_1_we0),
    .out_1_d0(RoPE_1_U0_out_1_d0),
    .out_2_address0(RoPE_1_U0_out_2_address0),
    .out_2_ce0(RoPE_1_U0_out_2_ce0),
    .out_2_we0(RoPE_1_U0_out_2_we0),
    .out_2_d0(RoPE_1_U0_out_2_d0),
    .out_3_address0(RoPE_1_U0_out_3_address0),
    .out_3_ce0(RoPE_1_U0_out_3_ce0),
    .out_3_we0(RoPE_1_U0_out_3_we0),
    .out_3_d0(RoPE_1_U0_out_3_d0),
    .out_4_address0(RoPE_1_U0_out_4_address0),
    .out_4_ce0(RoPE_1_U0_out_4_ce0),
    .out_4_we0(RoPE_1_U0_out_4_we0),
    .out_4_d0(RoPE_1_U0_out_4_d0),
    .out_5_address0(RoPE_1_U0_out_5_address0),
    .out_5_ce0(RoPE_1_U0_out_5_ce0),
    .out_5_we0(RoPE_1_U0_out_5_we0),
    .out_5_d0(RoPE_1_U0_out_5_d0),
    .out_6_address0(RoPE_1_U0_out_6_address0),
    .out_6_ce0(RoPE_1_U0_out_6_ce0),
    .out_6_we0(RoPE_1_U0_out_6_we0),
    .out_6_d0(RoPE_1_U0_out_6_d0),
    .out_7_address0(RoPE_1_U0_out_7_address0),
    .out_7_ce0(RoPE_1_U0_out_7_ce0),
    .out_7_we0(RoPE_1_U0_out_7_we0),
    .out_7_d0(RoPE_1_U0_out_7_d0),
    .in_0_address0(RoPE_1_U0_in_0_address0),
    .in_0_ce0(RoPE_1_U0_in_0_ce0),
    .in_0_q0(out_k_t_q0),
    .in_1_address0(RoPE_1_U0_in_1_address0),
    .in_1_ce0(RoPE_1_U0_in_1_ce0),
    .in_1_q0(out_k_1_t_q0),
    .in_2_address0(RoPE_1_U0_in_2_address0),
    .in_2_ce0(RoPE_1_U0_in_2_ce0),
    .in_2_q0(out_k_2_t_q0),
    .in_3_address0(RoPE_1_U0_in_3_address0),
    .in_3_ce0(RoPE_1_U0_in_3_ce0),
    .in_3_q0(out_k_3_t_q0),
    .in_4_address0(RoPE_1_U0_in_4_address0),
    .in_4_ce0(RoPE_1_U0_in_4_ce0),
    .in_4_q0(out_k_4_t_q0),
    .in_5_address0(RoPE_1_U0_in_5_address0),
    .in_5_ce0(RoPE_1_U0_in_5_ce0),
    .in_5_q0(out_k_5_t_q0),
    .in_6_address0(RoPE_1_U0_in_6_address0),
    .in_6_ce0(RoPE_1_U0_in_6_ce0),
    .in_6_q0(out_k_6_t_q0),
    .in_7_address0(RoPE_1_U0_in_7_address0),
    .in_7_ce0(RoPE_1_U0_in_7_ce0),
    .in_7_q0(out_k_7_t_q0),
    .in_8_address0(RoPE_1_U0_in_8_address0),
    .in_8_ce0(RoPE_1_U0_in_8_ce0),
    .in_8_q0(out_k_8_t_q0),
    .in_9_address0(RoPE_1_U0_in_9_address0),
    .in_9_ce0(RoPE_1_U0_in_9_ce0),
    .in_9_q0(out_k_9_t_q0),
    .in_10_address0(RoPE_1_U0_in_10_address0),
    .in_10_ce0(RoPE_1_U0_in_10_ce0),
    .in_10_q0(out_k_10_t_q0),
    .in_11_address0(RoPE_1_U0_in_11_address0),
    .in_11_ce0(RoPE_1_U0_in_11_ce0),
    .in_11_q0(out_k_11_t_q0),
    .in_12_address0(RoPE_1_U0_in_12_address0),
    .in_12_ce0(RoPE_1_U0_in_12_ce0),
    .in_12_q0(out_k_12_t_q0),
    .in_13_address0(RoPE_1_U0_in_13_address0),
    .in_13_ce0(RoPE_1_U0_in_13_ce0),
    .in_13_q0(out_k_13_t_q0),
    .in_14_address0(RoPE_1_U0_in_14_address0),
    .in_14_ce0(RoPE_1_U0_in_14_ce0),
    .in_14_q0(out_k_14_t_q0),
    .in_15_address0(RoPE_1_U0_in_15_address0),
    .in_15_ce0(RoPE_1_U0_in_15_ce0),
    .in_15_q0(out_k_15_t_q0),
    .pos_r_dout(position_c4_dout),
    .pos_r_empty_n(position_c4_empty_n),
    .pos_r_read(RoPE_1_U0_pos_r_read),
    .pos_r_num_data_valid(position_c4_num_data_valid),
    .pos_r_fifo_cap(position_c4_fifo_cap)
);

kernel_mhsa_Block_entry_proc Block_entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_proc_U0_ap_start),
    .ap_done(Block_entry_proc_U0_ap_done),
    .ap_continue(Block_entry_proc_U0_ap_continue),
    .ap_idle(Block_entry_proc_U0_ap_idle),
    .ap_ready(Block_entry_proc_U0_ap_ready),
    .layer(layer),
    .position(position),
    .key_cache(key_cache),
    .value_cache(value_cache),
    .key_cache_c6_din(Block_entry_proc_U0_key_cache_c6_din),
    .key_cache_c6_full_n(key_cache_c6_full_n),
    .key_cache_c6_write(Block_entry_proc_U0_key_cache_c6_write),
    .key_cache_c6_num_data_valid(key_cache_c6_num_data_valid),
    .key_cache_c6_fifo_cap(key_cache_c6_fifo_cap),
    .value_cache_c7_din(Block_entry_proc_U0_value_cache_c7_din),
    .value_cache_c7_full_n(value_cache_c7_full_n),
    .value_cache_c7_write(Block_entry_proc_U0_value_cache_c7_write),
    .value_cache_c7_num_data_valid(value_cache_c7_num_data_valid),
    .value_cache_c7_fifo_cap(value_cache_c7_fifo_cap),
    .ap_return_0(Block_entry_proc_U0_ap_return_0),
    .ap_return_1(Block_entry_proc_U0_ap_return_1),
    .ap_return_2(Block_entry_proc_U0_ap_return_2),
    .ap_return_3(Block_entry_proc_U0_ap_return_3),
    .ap_return_4(Block_entry_proc_U0_ap_return_4)
);

kernel_mhsa_Loop_CACHE_STORE_proc Loop_CACHE_STORE_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_CACHE_STORE_proc_U0_ap_start),
    .ap_done(Loop_CACHE_STORE_proc_U0_ap_done),
    .ap_continue(Loop_CACHE_STORE_proc_U0_ap_continue),
    .ap_idle(Loop_CACHE_STORE_proc_U0_ap_idle),
    .ap_ready(Loop_CACHE_STORE_proc_U0_ap_ready),
    .p_read(p_loc_channel_dout),
    .p_read1(p_loc105_channel_dout),
    .value_cache_dout(value_cache_c7_dout),
    .value_cache_empty_n(value_cache_c7_empty_n),
    .value_cache_read(Loop_CACHE_STORE_proc_U0_value_cache_read),
    .value_cache_num_data_valid(value_cache_c7_num_data_valid),
    .value_cache_fifo_cap(value_cache_c7_fifo_cap),
    .key_cache_dout(key_cache_c6_dout),
    .key_cache_empty_n(key_cache_c6_empty_n),
    .key_cache_read(Loop_CACHE_STORE_proc_U0_key_cache_read),
    .key_cache_num_data_valid(key_cache_c6_num_data_valid),
    .key_cache_fifo_cap(key_cache_c6_fifo_cap),
    .m_axi_gmem2_0_AWVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(gmem2_0_AWREADY),
    .m_axi_gmem2_0_AWADDR(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(gmem2_0_WREADY),
    .m_axi_gmem2_0_WDATA(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(1'b0),
    .m_axi_gmem2_0_ARADDR(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(1'b0),
    .m_axi_gmem2_0_RREADY(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(32'd0),
    .m_axi_gmem2_0_RLAST(1'b0),
    .m_axi_gmem2_0_RID(1'd0),
    .m_axi_gmem2_0_RFIFONUM(13'd0),
    .m_axi_gmem2_0_RUSER(1'd0),
    .m_axi_gmem2_0_RRESP(2'd0),
    .m_axi_gmem2_0_BVALID(gmem2_0_BVALID),
    .m_axi_gmem2_0_BREADY(Loop_CACHE_STORE_proc_U0_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(gmem2_0_BRESP),
    .m_axi_gmem2_0_BID(gmem2_0_BID),
    .m_axi_gmem2_0_BUSER(gmem2_0_BUSER),
    .m_axi_gmem3_0_AWVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWVALID),
    .m_axi_gmem3_0_AWREADY(gmem3_0_AWREADY),
    .m_axi_gmem3_0_AWADDR(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWADDR),
    .m_axi_gmem3_0_AWID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWID),
    .m_axi_gmem3_0_AWLEN(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWLEN),
    .m_axi_gmem3_0_AWSIZE(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWSIZE),
    .m_axi_gmem3_0_AWBURST(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWBURST),
    .m_axi_gmem3_0_AWLOCK(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWLOCK),
    .m_axi_gmem3_0_AWCACHE(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWCACHE),
    .m_axi_gmem3_0_AWPROT(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWPROT),
    .m_axi_gmem3_0_AWQOS(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWQOS),
    .m_axi_gmem3_0_AWREGION(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWREGION),
    .m_axi_gmem3_0_AWUSER(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_AWUSER),
    .m_axi_gmem3_0_WVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WVALID),
    .m_axi_gmem3_0_WREADY(gmem3_0_WREADY),
    .m_axi_gmem3_0_WDATA(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WDATA),
    .m_axi_gmem3_0_WSTRB(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WSTRB),
    .m_axi_gmem3_0_WLAST(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WLAST),
    .m_axi_gmem3_0_WID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WID),
    .m_axi_gmem3_0_WUSER(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_WUSER),
    .m_axi_gmem3_0_ARVALID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARVALID),
    .m_axi_gmem3_0_ARREADY(1'b0),
    .m_axi_gmem3_0_ARADDR(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARADDR),
    .m_axi_gmem3_0_ARID(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARID),
    .m_axi_gmem3_0_ARLEN(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARLEN),
    .m_axi_gmem3_0_ARSIZE(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARSIZE),
    .m_axi_gmem3_0_ARBURST(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARBURST),
    .m_axi_gmem3_0_ARLOCK(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARLOCK),
    .m_axi_gmem3_0_ARCACHE(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARCACHE),
    .m_axi_gmem3_0_ARPROT(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARPROT),
    .m_axi_gmem3_0_ARQOS(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARQOS),
    .m_axi_gmem3_0_ARREGION(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARREGION),
    .m_axi_gmem3_0_ARUSER(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_ARUSER),
    .m_axi_gmem3_0_RVALID(1'b0),
    .m_axi_gmem3_0_RREADY(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_RREADY),
    .m_axi_gmem3_0_RDATA(32'd0),
    .m_axi_gmem3_0_RLAST(1'b0),
    .m_axi_gmem3_0_RID(1'd0),
    .m_axi_gmem3_0_RFIFONUM(13'd0),
    .m_axi_gmem3_0_RUSER(1'd0),
    .m_axi_gmem3_0_RRESP(2'd0),
    .m_axi_gmem3_0_BVALID(gmem3_0_BVALID),
    .m_axi_gmem3_0_BREADY(Loop_CACHE_STORE_proc_U0_m_axi_gmem3_0_BREADY),
    .m_axi_gmem3_0_BRESP(gmem3_0_BRESP),
    .m_axi_gmem3_0_BID(gmem3_0_BID),
    .m_axi_gmem3_0_BUSER(gmem3_0_BUSER),
    .out_k_rope_0_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_0_address0),
    .out_k_rope_0_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_0_ce0),
    .out_k_rope_0_q0(out_k_rope_t_q0),
    .out_k_rope_1_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_1_address0),
    .out_k_rope_1_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_1_ce0),
    .out_k_rope_1_q0(out_k_rope_1_t_q0),
    .out_k_rope_2_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_2_address0),
    .out_k_rope_2_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_2_ce0),
    .out_k_rope_2_q0(out_k_rope_2_t_q0),
    .out_k_rope_3_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_3_address0),
    .out_k_rope_3_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_3_ce0),
    .out_k_rope_3_q0(out_k_rope_3_t_q0),
    .out_k_rope_4_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_4_address0),
    .out_k_rope_4_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_4_ce0),
    .out_k_rope_4_q0(out_k_rope_4_t_q0),
    .out_k_rope_5_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_5_address0),
    .out_k_rope_5_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_5_ce0),
    .out_k_rope_5_q0(out_k_rope_5_t_q0),
    .out_k_rope_6_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_6_address0),
    .out_k_rope_6_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_6_ce0),
    .out_k_rope_6_q0(out_k_rope_6_t_q0),
    .out_k_rope_7_address0(Loop_CACHE_STORE_proc_U0_out_k_rope_7_address0),
    .out_k_rope_7_ce0(Loop_CACHE_STORE_proc_U0_out_k_rope_7_ce0),
    .out_k_rope_7_q0(out_k_rope_7_t_q0),
    .out_v_0_address0(Loop_CACHE_STORE_proc_U0_out_v_0_address0),
    .out_v_0_ce0(Loop_CACHE_STORE_proc_U0_out_v_0_ce0),
    .out_v_0_q0(out_v_t_q0),
    .out_v_1_address0(Loop_CACHE_STORE_proc_U0_out_v_1_address0),
    .out_v_1_ce0(Loop_CACHE_STORE_proc_U0_out_v_1_ce0),
    .out_v_1_q0(out_v_1_t_q0),
    .out_v_2_address0(Loop_CACHE_STORE_proc_U0_out_v_2_address0),
    .out_v_2_ce0(Loop_CACHE_STORE_proc_U0_out_v_2_ce0),
    .out_v_2_q0(out_v_2_t_q0),
    .out_v_3_address0(Loop_CACHE_STORE_proc_U0_out_v_3_address0),
    .out_v_3_ce0(Loop_CACHE_STORE_proc_U0_out_v_3_ce0),
    .out_v_3_q0(out_v_3_t_q0),
    .out_v_4_address0(Loop_CACHE_STORE_proc_U0_out_v_4_address0),
    .out_v_4_ce0(Loop_CACHE_STORE_proc_U0_out_v_4_ce0),
    .out_v_4_q0(out_v_4_t_q0),
    .out_v_5_address0(Loop_CACHE_STORE_proc_U0_out_v_5_address0),
    .out_v_5_ce0(Loop_CACHE_STORE_proc_U0_out_v_5_ce0),
    .out_v_5_q0(out_v_5_t_q0),
    .out_v_6_address0(Loop_CACHE_STORE_proc_U0_out_v_6_address0),
    .out_v_6_ce0(Loop_CACHE_STORE_proc_U0_out_v_6_ce0),
    .out_v_6_q0(out_v_6_t_q0),
    .out_v_7_address0(Loop_CACHE_STORE_proc_U0_out_v_7_address0),
    .out_v_7_ce0(Loop_CACHE_STORE_proc_U0_out_v_7_ce0),
    .out_v_7_q0(out_v_7_t_q0),
    .out_v_8_address0(Loop_CACHE_STORE_proc_U0_out_v_8_address0),
    .out_v_8_ce0(Loop_CACHE_STORE_proc_U0_out_v_8_ce0),
    .out_v_8_q0(out_v_8_t_q0),
    .out_v_9_address0(Loop_CACHE_STORE_proc_U0_out_v_9_address0),
    .out_v_9_ce0(Loop_CACHE_STORE_proc_U0_out_v_9_ce0),
    .out_v_9_q0(out_v_9_t_q0),
    .out_v_10_address0(Loop_CACHE_STORE_proc_U0_out_v_10_address0),
    .out_v_10_ce0(Loop_CACHE_STORE_proc_U0_out_v_10_ce0),
    .out_v_10_q0(out_v_10_t_q0),
    .out_v_11_address0(Loop_CACHE_STORE_proc_U0_out_v_11_address0),
    .out_v_11_ce0(Loop_CACHE_STORE_proc_U0_out_v_11_ce0),
    .out_v_11_q0(out_v_11_t_q0),
    .out_v_12_address0(Loop_CACHE_STORE_proc_U0_out_v_12_address0),
    .out_v_12_ce0(Loop_CACHE_STORE_proc_U0_out_v_12_ce0),
    .out_v_12_q0(out_v_12_t_q0),
    .out_v_13_address0(Loop_CACHE_STORE_proc_U0_out_v_13_address0),
    .out_v_13_ce0(Loop_CACHE_STORE_proc_U0_out_v_13_ce0),
    .out_v_13_q0(out_v_13_t_q0),
    .out_v_14_address0(Loop_CACHE_STORE_proc_U0_out_v_14_address0),
    .out_v_14_ce0(Loop_CACHE_STORE_proc_U0_out_v_14_ce0),
    .out_v_14_q0(out_v_14_t_q0),
    .out_v_15_address0(Loop_CACHE_STORE_proc_U0_out_v_15_address0),
    .out_v_15_ce0(Loop_CACHE_STORE_proc_U0_out_v_15_ce0),
    .out_v_15_q0(out_v_15_t_q0),
    .key_cache_c_din(Loop_CACHE_STORE_proc_U0_key_cache_c_din),
    .key_cache_c_full_n(key_cache_c_full_n),
    .key_cache_c_write(Loop_CACHE_STORE_proc_U0_key_cache_c_write),
    .key_cache_c_num_data_valid(key_cache_c_num_data_valid),
    .key_cache_c_fifo_cap(key_cache_c_fifo_cap),
    .value_cache_c_din(Loop_CACHE_STORE_proc_U0_value_cache_c_din),
    .value_cache_c_full_n(value_cache_c_full_n),
    .value_cache_c_write(Loop_CACHE_STORE_proc_U0_value_cache_c_write),
    .value_cache_c_num_data_valid(value_cache_c_num_data_valid),
    .value_cache_c_fifo_cap(value_cache_c_fifo_cap)
);

kernel_mhsa_Block_entry_att_0_wr_proc Block_entry_att_0_wr_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_att_0_wr_proc_U0_ap_start),
    .ap_done(Block_entry_att_0_wr_proc_U0_ap_done),
    .ap_continue(Block_entry_att_0_wr_proc_U0_ap_continue),
    .ap_idle(Block_entry_att_0_wr_proc_U0_ap_idle),
    .ap_ready(Block_entry_att_0_wr_proc_U0_ap_ready),
    .p_read(mul7_loc_c2_channel_dout),
    .p_read1(p_loc106_c1_channel_dout),
    .p_read2(add126_loc_channel_dout),
    .p_read3(position_c3_channel_dout),
    .att_11_address0(Block_entry_att_0_wr_proc_U0_att_11_address0),
    .att_11_ce0(Block_entry_att_0_wr_proc_U0_att_11_ce0),
    .att_11_we0(Block_entry_att_0_wr_proc_U0_att_11_we0),
    .att_11_d0(Block_entry_att_0_wr_proc_U0_att_11_d0),
    .att_11_q0(att_11_i_q0),
    .att_10_address0(Block_entry_att_0_wr_proc_U0_att_10_address0),
    .att_10_ce0(Block_entry_att_0_wr_proc_U0_att_10_ce0),
    .att_10_we0(Block_entry_att_0_wr_proc_U0_att_10_we0),
    .att_10_d0(Block_entry_att_0_wr_proc_U0_att_10_d0),
    .att_10_q0(att_10_i_q0),
    .att_9_address0(Block_entry_att_0_wr_proc_U0_att_9_address0),
    .att_9_ce0(Block_entry_att_0_wr_proc_U0_att_9_ce0),
    .att_9_we0(Block_entry_att_0_wr_proc_U0_att_9_we0),
    .att_9_d0(Block_entry_att_0_wr_proc_U0_att_9_d0),
    .att_9_q0(att_9_i_q0),
    .att_8_address0(Block_entry_att_0_wr_proc_U0_att_8_address0),
    .att_8_ce0(Block_entry_att_0_wr_proc_U0_att_8_ce0),
    .att_8_we0(Block_entry_att_0_wr_proc_U0_att_8_we0),
    .att_8_d0(Block_entry_att_0_wr_proc_U0_att_8_d0),
    .att_8_q0(att_8_i_q0),
    .att_7_address0(Block_entry_att_0_wr_proc_U0_att_7_address0),
    .att_7_ce0(Block_entry_att_0_wr_proc_U0_att_7_ce0),
    .att_7_we0(Block_entry_att_0_wr_proc_U0_att_7_we0),
    .att_7_d0(Block_entry_att_0_wr_proc_U0_att_7_d0),
    .att_7_q0(att_7_i_q0),
    .att_6_address0(Block_entry_att_0_wr_proc_U0_att_6_address0),
    .att_6_ce0(Block_entry_att_0_wr_proc_U0_att_6_ce0),
    .att_6_we0(Block_entry_att_0_wr_proc_U0_att_6_we0),
    .att_6_d0(Block_entry_att_0_wr_proc_U0_att_6_d0),
    .att_6_q0(att_6_i_q0),
    .att_5_address0(Block_entry_att_0_wr_proc_U0_att_5_address0),
    .att_5_ce0(Block_entry_att_0_wr_proc_U0_att_5_ce0),
    .att_5_we0(Block_entry_att_0_wr_proc_U0_att_5_we0),
    .att_5_d0(Block_entry_att_0_wr_proc_U0_att_5_d0),
    .att_5_q0(att_5_i_q0),
    .att_4_address0(Block_entry_att_0_wr_proc_U0_att_4_address0),
    .att_4_ce0(Block_entry_att_0_wr_proc_U0_att_4_ce0),
    .att_4_we0(Block_entry_att_0_wr_proc_U0_att_4_we0),
    .att_4_d0(Block_entry_att_0_wr_proc_U0_att_4_d0),
    .att_4_q0(att_4_i_q0),
    .att_3_address0(Block_entry_att_0_wr_proc_U0_att_3_address0),
    .att_3_ce0(Block_entry_att_0_wr_proc_U0_att_3_ce0),
    .att_3_we0(Block_entry_att_0_wr_proc_U0_att_3_we0),
    .att_3_d0(Block_entry_att_0_wr_proc_U0_att_3_d0),
    .att_3_q0(att_3_i_q0),
    .att_2_address0(Block_entry_att_0_wr_proc_U0_att_2_address0),
    .att_2_ce0(Block_entry_att_0_wr_proc_U0_att_2_ce0),
    .att_2_we0(Block_entry_att_0_wr_proc_U0_att_2_we0),
    .att_2_d0(Block_entry_att_0_wr_proc_U0_att_2_d0),
    .att_2_q0(att_2_i_q0),
    .att_1_address0(Block_entry_att_0_wr_proc_U0_att_1_address0),
    .att_1_ce0(Block_entry_att_0_wr_proc_U0_att_1_ce0),
    .att_1_we0(Block_entry_att_0_wr_proc_U0_att_1_we0),
    .att_1_d0(Block_entry_att_0_wr_proc_U0_att_1_d0),
    .att_1_q0(att_1_i_q0),
    .att_0_address0(Block_entry_att_0_wr_proc_U0_att_0_address0),
    .att_0_ce0(Block_entry_att_0_wr_proc_U0_att_0_ce0),
    .att_0_we0(Block_entry_att_0_wr_proc_U0_att_0_we0),
    .att_0_d0(Block_entry_att_0_wr_proc_U0_att_0_d0),
    .att_0_q0(att_i_q0),
    .out_q_rope_0_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_0_address0),
    .out_q_rope_0_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_0_ce0),
    .out_q_rope_0_q0(out_q_rope_t_q0),
    .out_q_rope_1_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_1_address0),
    .out_q_rope_1_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_1_ce0),
    .out_q_rope_1_q0(out_q_rope_1_t_q0),
    .out_q_rope_2_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_2_address0),
    .out_q_rope_2_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_2_ce0),
    .out_q_rope_2_q0(out_q_rope_2_t_q0),
    .out_q_rope_3_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_3_address0),
    .out_q_rope_3_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_3_ce0),
    .out_q_rope_3_q0(out_q_rope_3_t_q0),
    .out_q_rope_4_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_4_address0),
    .out_q_rope_4_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_4_ce0),
    .out_q_rope_4_q0(out_q_rope_4_t_q0),
    .out_q_rope_5_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_5_address0),
    .out_q_rope_5_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_5_ce0),
    .out_q_rope_5_q0(out_q_rope_5_t_q0),
    .out_q_rope_6_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_6_address0),
    .out_q_rope_6_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_6_ce0),
    .out_q_rope_6_q0(out_q_rope_6_t_q0),
    .out_q_rope_7_address0(Block_entry_att_0_wr_proc_U0_out_q_rope_7_address0),
    .out_q_rope_7_ce0(Block_entry_att_0_wr_proc_U0_out_q_rope_7_ce0),
    .out_q_rope_7_q0(out_q_rope_7_t_q0),
    .key_cache_dout(key_cache_c_dout),
    .key_cache_empty_n(key_cache_c_empty_n),
    .key_cache_read(Block_entry_att_0_wr_proc_U0_key_cache_read),
    .key_cache_num_data_valid(key_cache_c_num_data_valid),
    .key_cache_fifo_cap(key_cache_c_fifo_cap),
    .m_axi_gmem2_0_AWVALID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(1'b0),
    .m_axi_gmem2_0_AWADDR(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(1'b0),
    .m_axi_gmem2_0_WDATA(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(gmem2_0_ARREADY),
    .m_axi_gmem2_0_ARADDR(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(gmem2_0_RVALID),
    .m_axi_gmem2_0_RREADY(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(gmem2_0_RDATA),
    .m_axi_gmem2_0_RLAST(gmem2_0_RLAST),
    .m_axi_gmem2_0_RID(gmem2_0_RID),
    .m_axi_gmem2_0_RFIFONUM(gmem2_0_RFIFONUM),
    .m_axi_gmem2_0_RUSER(gmem2_0_RUSER),
    .m_axi_gmem2_0_RRESP(gmem2_0_RRESP),
    .m_axi_gmem2_0_BVALID(1'b0),
    .m_axi_gmem2_0_BREADY(Block_entry_att_0_wr_proc_U0_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .ap_return_0(Block_entry_att_0_wr_proc_U0_ap_return_0),
    .ap_return_1(Block_entry_att_0_wr_proc_U0_ap_return_1),
    .ap_return_2(Block_entry_att_0_wr_proc_U0_ap_return_2)
);

kernel_mhsa_Block_entry_xb_0_wr_proc Block_entry_xb_0_wr_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_xb_0_wr_proc_U0_ap_start),
    .ap_done(Block_entry_xb_0_wr_proc_U0_ap_done),
    .ap_continue(Block_entry_xb_0_wr_proc_U0_ap_continue),
    .ap_idle(Block_entry_xb_0_wr_proc_U0_ap_idle),
    .ap_ready(Block_entry_xb_0_wr_proc_U0_ap_ready),
    .p_read(mul7_loc_c_channel_dout),
    .p_read1(p_loc106_c_channel_dout),
    .xb_15_address1(Block_entry_xb_0_wr_proc_U0_xb_15_address1),
    .xb_15_ce1(Block_entry_xb_0_wr_proc_U0_xb_15_ce1),
    .xb_15_we1(Block_entry_xb_0_wr_proc_U0_xb_15_we1),
    .xb_15_d1(Block_entry_xb_0_wr_proc_U0_xb_15_d1),
    .xb_14_address1(Block_entry_xb_0_wr_proc_U0_xb_14_address1),
    .xb_14_ce1(Block_entry_xb_0_wr_proc_U0_xb_14_ce1),
    .xb_14_we1(Block_entry_xb_0_wr_proc_U0_xb_14_we1),
    .xb_14_d1(Block_entry_xb_0_wr_proc_U0_xb_14_d1),
    .xb_13_address1(Block_entry_xb_0_wr_proc_U0_xb_13_address1),
    .xb_13_ce1(Block_entry_xb_0_wr_proc_U0_xb_13_ce1),
    .xb_13_we1(Block_entry_xb_0_wr_proc_U0_xb_13_we1),
    .xb_13_d1(Block_entry_xb_0_wr_proc_U0_xb_13_d1),
    .xb_12_address1(Block_entry_xb_0_wr_proc_U0_xb_12_address1),
    .xb_12_ce1(Block_entry_xb_0_wr_proc_U0_xb_12_ce1),
    .xb_12_we1(Block_entry_xb_0_wr_proc_U0_xb_12_we1),
    .xb_12_d1(Block_entry_xb_0_wr_proc_U0_xb_12_d1),
    .xb_11_address1(Block_entry_xb_0_wr_proc_U0_xb_11_address1),
    .xb_11_ce1(Block_entry_xb_0_wr_proc_U0_xb_11_ce1),
    .xb_11_we1(Block_entry_xb_0_wr_proc_U0_xb_11_we1),
    .xb_11_d1(Block_entry_xb_0_wr_proc_U0_xb_11_d1),
    .xb_10_address1(Block_entry_xb_0_wr_proc_U0_xb_10_address1),
    .xb_10_ce1(Block_entry_xb_0_wr_proc_U0_xb_10_ce1),
    .xb_10_we1(Block_entry_xb_0_wr_proc_U0_xb_10_we1),
    .xb_10_d1(Block_entry_xb_0_wr_proc_U0_xb_10_d1),
    .xb_9_address1(Block_entry_xb_0_wr_proc_U0_xb_9_address1),
    .xb_9_ce1(Block_entry_xb_0_wr_proc_U0_xb_9_ce1),
    .xb_9_we1(Block_entry_xb_0_wr_proc_U0_xb_9_we1),
    .xb_9_d1(Block_entry_xb_0_wr_proc_U0_xb_9_d1),
    .xb_8_address1(Block_entry_xb_0_wr_proc_U0_xb_8_address1),
    .xb_8_ce1(Block_entry_xb_0_wr_proc_U0_xb_8_ce1),
    .xb_8_we1(Block_entry_xb_0_wr_proc_U0_xb_8_we1),
    .xb_8_d1(Block_entry_xb_0_wr_proc_U0_xb_8_d1),
    .xb_7_address1(Block_entry_xb_0_wr_proc_U0_xb_7_address1),
    .xb_7_ce1(Block_entry_xb_0_wr_proc_U0_xb_7_ce1),
    .xb_7_we1(Block_entry_xb_0_wr_proc_U0_xb_7_we1),
    .xb_7_d1(Block_entry_xb_0_wr_proc_U0_xb_7_d1),
    .xb_6_address1(Block_entry_xb_0_wr_proc_U0_xb_6_address1),
    .xb_6_ce1(Block_entry_xb_0_wr_proc_U0_xb_6_ce1),
    .xb_6_we1(Block_entry_xb_0_wr_proc_U0_xb_6_we1),
    .xb_6_d1(Block_entry_xb_0_wr_proc_U0_xb_6_d1),
    .xb_5_address1(Block_entry_xb_0_wr_proc_U0_xb_5_address1),
    .xb_5_ce1(Block_entry_xb_0_wr_proc_U0_xb_5_ce1),
    .xb_5_we1(Block_entry_xb_0_wr_proc_U0_xb_5_we1),
    .xb_5_d1(Block_entry_xb_0_wr_proc_U0_xb_5_d1),
    .xb_4_address1(Block_entry_xb_0_wr_proc_U0_xb_4_address1),
    .xb_4_ce1(Block_entry_xb_0_wr_proc_U0_xb_4_ce1),
    .xb_4_we1(Block_entry_xb_0_wr_proc_U0_xb_4_we1),
    .xb_4_d1(Block_entry_xb_0_wr_proc_U0_xb_4_d1),
    .xb_3_address1(Block_entry_xb_0_wr_proc_U0_xb_3_address1),
    .xb_3_ce1(Block_entry_xb_0_wr_proc_U0_xb_3_ce1),
    .xb_3_we1(Block_entry_xb_0_wr_proc_U0_xb_3_we1),
    .xb_3_d1(Block_entry_xb_0_wr_proc_U0_xb_3_d1),
    .xb_2_address1(Block_entry_xb_0_wr_proc_U0_xb_2_address1),
    .xb_2_ce1(Block_entry_xb_0_wr_proc_U0_xb_2_ce1),
    .xb_2_we1(Block_entry_xb_0_wr_proc_U0_xb_2_we1),
    .xb_2_d1(Block_entry_xb_0_wr_proc_U0_xb_2_d1),
    .xb_1_address1(Block_entry_xb_0_wr_proc_U0_xb_1_address1),
    .xb_1_ce1(Block_entry_xb_0_wr_proc_U0_xb_1_ce1),
    .xb_1_we1(Block_entry_xb_0_wr_proc_U0_xb_1_we1),
    .xb_1_d1(Block_entry_xb_0_wr_proc_U0_xb_1_d1),
    .xb_0_address1(Block_entry_xb_0_wr_proc_U0_xb_0_address1),
    .xb_0_ce1(Block_entry_xb_0_wr_proc_U0_xb_0_ce1),
    .xb_0_we1(Block_entry_xb_0_wr_proc_U0_xb_0_we1),
    .xb_0_d1(Block_entry_xb_0_wr_proc_U0_xb_0_d1),
    .p_read2(position_c_channel_dout),
    .att_0_address0(Block_entry_xb_0_wr_proc_U0_att_0_address0),
    .att_0_ce0(Block_entry_xb_0_wr_proc_U0_att_0_ce0),
    .att_0_q0(att_t_q0),
    .att_1_address0(Block_entry_xb_0_wr_proc_U0_att_1_address0),
    .att_1_ce0(Block_entry_xb_0_wr_proc_U0_att_1_ce0),
    .att_1_q0(att_1_t_q0),
    .att_2_address0(Block_entry_xb_0_wr_proc_U0_att_2_address0),
    .att_2_ce0(Block_entry_xb_0_wr_proc_U0_att_2_ce0),
    .att_2_q0(att_2_t_q0),
    .att_3_address0(Block_entry_xb_0_wr_proc_U0_att_3_address0),
    .att_3_ce0(Block_entry_xb_0_wr_proc_U0_att_3_ce0),
    .att_3_q0(att_3_t_q0),
    .att_4_address0(Block_entry_xb_0_wr_proc_U0_att_4_address0),
    .att_4_ce0(Block_entry_xb_0_wr_proc_U0_att_4_ce0),
    .att_4_q0(att_4_t_q0),
    .att_5_address0(Block_entry_xb_0_wr_proc_U0_att_5_address0),
    .att_5_ce0(Block_entry_xb_0_wr_proc_U0_att_5_ce0),
    .att_5_q0(att_5_t_q0),
    .att_6_address0(Block_entry_xb_0_wr_proc_U0_att_6_address0),
    .att_6_ce0(Block_entry_xb_0_wr_proc_U0_att_6_ce0),
    .att_6_q0(att_6_t_q0),
    .att_7_address0(Block_entry_xb_0_wr_proc_U0_att_7_address0),
    .att_7_ce0(Block_entry_xb_0_wr_proc_U0_att_7_ce0),
    .att_7_q0(att_7_t_q0),
    .att_8_address0(Block_entry_xb_0_wr_proc_U0_att_8_address0),
    .att_8_ce0(Block_entry_xb_0_wr_proc_U0_att_8_ce0),
    .att_8_q0(att_8_t_q0),
    .att_9_address0(Block_entry_xb_0_wr_proc_U0_att_9_address0),
    .att_9_ce0(Block_entry_xb_0_wr_proc_U0_att_9_ce0),
    .att_9_q0(att_9_t_q0),
    .att_10_address0(Block_entry_xb_0_wr_proc_U0_att_10_address0),
    .att_10_ce0(Block_entry_xb_0_wr_proc_U0_att_10_ce0),
    .att_10_q0(att_10_t_q0),
    .att_11_address0(Block_entry_xb_0_wr_proc_U0_att_11_address0),
    .att_11_ce0(Block_entry_xb_0_wr_proc_U0_att_11_ce0),
    .att_11_q0(att_11_t_q0),
    .value_cache_dout(value_cache_c_dout),
    .value_cache_empty_n(value_cache_c_empty_n),
    .value_cache_read(Block_entry_xb_0_wr_proc_U0_value_cache_read),
    .value_cache_num_data_valid(value_cache_c_num_data_valid),
    .value_cache_fifo_cap(value_cache_c_fifo_cap),
    .m_axi_gmem3_0_AWVALID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWVALID),
    .m_axi_gmem3_0_AWREADY(1'b0),
    .m_axi_gmem3_0_AWADDR(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWADDR),
    .m_axi_gmem3_0_AWID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWID),
    .m_axi_gmem3_0_AWLEN(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWLEN),
    .m_axi_gmem3_0_AWSIZE(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWSIZE),
    .m_axi_gmem3_0_AWBURST(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWBURST),
    .m_axi_gmem3_0_AWLOCK(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWLOCK),
    .m_axi_gmem3_0_AWCACHE(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWCACHE),
    .m_axi_gmem3_0_AWPROT(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWPROT),
    .m_axi_gmem3_0_AWQOS(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWQOS),
    .m_axi_gmem3_0_AWREGION(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWREGION),
    .m_axi_gmem3_0_AWUSER(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_AWUSER),
    .m_axi_gmem3_0_WVALID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WVALID),
    .m_axi_gmem3_0_WREADY(1'b0),
    .m_axi_gmem3_0_WDATA(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WDATA),
    .m_axi_gmem3_0_WSTRB(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WSTRB),
    .m_axi_gmem3_0_WLAST(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WLAST),
    .m_axi_gmem3_0_WID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WID),
    .m_axi_gmem3_0_WUSER(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_WUSER),
    .m_axi_gmem3_0_ARVALID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARVALID),
    .m_axi_gmem3_0_ARREADY(gmem3_0_ARREADY),
    .m_axi_gmem3_0_ARADDR(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARADDR),
    .m_axi_gmem3_0_ARID(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARID),
    .m_axi_gmem3_0_ARLEN(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARLEN),
    .m_axi_gmem3_0_ARSIZE(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARSIZE),
    .m_axi_gmem3_0_ARBURST(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARBURST),
    .m_axi_gmem3_0_ARLOCK(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARLOCK),
    .m_axi_gmem3_0_ARCACHE(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARCACHE),
    .m_axi_gmem3_0_ARPROT(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARPROT),
    .m_axi_gmem3_0_ARQOS(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARQOS),
    .m_axi_gmem3_0_ARREGION(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARREGION),
    .m_axi_gmem3_0_ARUSER(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_ARUSER),
    .m_axi_gmem3_0_RVALID(gmem3_0_RVALID),
    .m_axi_gmem3_0_RREADY(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_RREADY),
    .m_axi_gmem3_0_RDATA(gmem3_0_RDATA),
    .m_axi_gmem3_0_RLAST(gmem3_0_RLAST),
    .m_axi_gmem3_0_RID(gmem3_0_RID),
    .m_axi_gmem3_0_RFIFONUM(gmem3_0_RFIFONUM),
    .m_axi_gmem3_0_RUSER(gmem3_0_RUSER),
    .m_axi_gmem3_0_RRESP(gmem3_0_RRESP),
    .m_axi_gmem3_0_BVALID(1'b0),
    .m_axi_gmem3_0_BREADY(Block_entry_xb_0_wr_proc_U0_m_axi_gmem3_0_BREADY),
    .m_axi_gmem3_0_BRESP(2'd0),
    .m_axi_gmem3_0_BID(1'd0),
    .m_axi_gmem3_0_BUSER(1'd0)
);

kernel_mhsa_matmul_1 matmul_1_U0(
    .o_vec_0_address0(matmul_1_U0_o_vec_0_address0),
    .o_vec_0_ce0(matmul_1_U0_o_vec_0_ce0),
    .o_vec_0_d0(matmul_1_U0_o_vec_0_d0),
    .o_vec_0_q0(32'd0),
    .o_vec_0_we0(matmul_1_U0_o_vec_0_we0),
    .o_vec_0_address1(matmul_1_U0_o_vec_0_address1),
    .o_vec_0_ce1(matmul_1_U0_o_vec_0_ce1),
    .o_vec_0_d1(matmul_1_U0_o_vec_0_d1),
    .o_vec_0_q1(32'd0),
    .o_vec_0_we1(matmul_1_U0_o_vec_0_we1),
    .o_vec_1_address0(matmul_1_U0_o_vec_1_address0),
    .o_vec_1_ce0(matmul_1_U0_o_vec_1_ce0),
    .o_vec_1_d0(matmul_1_U0_o_vec_1_d0),
    .o_vec_1_q0(32'd0),
    .o_vec_1_we0(matmul_1_U0_o_vec_1_we0),
    .o_vec_1_address1(matmul_1_U0_o_vec_1_address1),
    .o_vec_1_ce1(matmul_1_U0_o_vec_1_ce1),
    .o_vec_1_d1(matmul_1_U0_o_vec_1_d1),
    .o_vec_1_q1(32'd0),
    .o_vec_1_we1(matmul_1_U0_o_vec_1_we1),
    .o_vec_2_address0(matmul_1_U0_o_vec_2_address0),
    .o_vec_2_ce0(matmul_1_U0_o_vec_2_ce0),
    .o_vec_2_d0(matmul_1_U0_o_vec_2_d0),
    .o_vec_2_q0(32'd0),
    .o_vec_2_we0(matmul_1_U0_o_vec_2_we0),
    .o_vec_2_address1(matmul_1_U0_o_vec_2_address1),
    .o_vec_2_ce1(matmul_1_U0_o_vec_2_ce1),
    .o_vec_2_d1(matmul_1_U0_o_vec_2_d1),
    .o_vec_2_q1(32'd0),
    .o_vec_2_we1(matmul_1_U0_o_vec_2_we1),
    .o_vec_3_address0(matmul_1_U0_o_vec_3_address0),
    .o_vec_3_ce0(matmul_1_U0_o_vec_3_ce0),
    .o_vec_3_d0(matmul_1_U0_o_vec_3_d0),
    .o_vec_3_q0(32'd0),
    .o_vec_3_we0(matmul_1_U0_o_vec_3_we0),
    .o_vec_3_address1(matmul_1_U0_o_vec_3_address1),
    .o_vec_3_ce1(matmul_1_U0_o_vec_3_ce1),
    .o_vec_3_d1(matmul_1_U0_o_vec_3_d1),
    .o_vec_3_q1(32'd0),
    .o_vec_3_we1(matmul_1_U0_o_vec_3_we1),
    .o_vec_4_address0(matmul_1_U0_o_vec_4_address0),
    .o_vec_4_ce0(matmul_1_U0_o_vec_4_ce0),
    .o_vec_4_d0(matmul_1_U0_o_vec_4_d0),
    .o_vec_4_q0(32'd0),
    .o_vec_4_we0(matmul_1_U0_o_vec_4_we0),
    .o_vec_4_address1(matmul_1_U0_o_vec_4_address1),
    .o_vec_4_ce1(matmul_1_U0_o_vec_4_ce1),
    .o_vec_4_d1(matmul_1_U0_o_vec_4_d1),
    .o_vec_4_q1(32'd0),
    .o_vec_4_we1(matmul_1_U0_o_vec_4_we1),
    .o_vec_5_address0(matmul_1_U0_o_vec_5_address0),
    .o_vec_5_ce0(matmul_1_U0_o_vec_5_ce0),
    .o_vec_5_d0(matmul_1_U0_o_vec_5_d0),
    .o_vec_5_q0(32'd0),
    .o_vec_5_we0(matmul_1_U0_o_vec_5_we0),
    .o_vec_5_address1(matmul_1_U0_o_vec_5_address1),
    .o_vec_5_ce1(matmul_1_U0_o_vec_5_ce1),
    .o_vec_5_d1(matmul_1_U0_o_vec_5_d1),
    .o_vec_5_q1(32'd0),
    .o_vec_5_we1(matmul_1_U0_o_vec_5_we1),
    .o_vec_6_address0(matmul_1_U0_o_vec_6_address0),
    .o_vec_6_ce0(matmul_1_U0_o_vec_6_ce0),
    .o_vec_6_d0(matmul_1_U0_o_vec_6_d0),
    .o_vec_6_q0(32'd0),
    .o_vec_6_we0(matmul_1_U0_o_vec_6_we0),
    .o_vec_6_address1(matmul_1_U0_o_vec_6_address1),
    .o_vec_6_ce1(matmul_1_U0_o_vec_6_ce1),
    .o_vec_6_d1(matmul_1_U0_o_vec_6_d1),
    .o_vec_6_q1(32'd0),
    .o_vec_6_we1(matmul_1_U0_o_vec_6_we1),
    .o_vec_7_address0(matmul_1_U0_o_vec_7_address0),
    .o_vec_7_ce0(matmul_1_U0_o_vec_7_ce0),
    .o_vec_7_d0(matmul_1_U0_o_vec_7_d0),
    .o_vec_7_q0(32'd0),
    .o_vec_7_we0(matmul_1_U0_o_vec_7_we0),
    .o_vec_7_address1(matmul_1_U0_o_vec_7_address1),
    .o_vec_7_ce1(matmul_1_U0_o_vec_7_ce1),
    .o_vec_7_d1(matmul_1_U0_o_vec_7_d1),
    .o_vec_7_q1(32'd0),
    .o_vec_7_we1(matmul_1_U0_o_vec_7_we1),
    .o_vec_8_address0(matmul_1_U0_o_vec_8_address0),
    .o_vec_8_ce0(matmul_1_U0_o_vec_8_ce0),
    .o_vec_8_d0(matmul_1_U0_o_vec_8_d0),
    .o_vec_8_q0(32'd0),
    .o_vec_8_we0(matmul_1_U0_o_vec_8_we0),
    .o_vec_8_address1(matmul_1_U0_o_vec_8_address1),
    .o_vec_8_ce1(matmul_1_U0_o_vec_8_ce1),
    .o_vec_8_d1(matmul_1_U0_o_vec_8_d1),
    .o_vec_8_q1(32'd0),
    .o_vec_8_we1(matmul_1_U0_o_vec_8_we1),
    .o_vec_9_address0(matmul_1_U0_o_vec_9_address0),
    .o_vec_9_ce0(matmul_1_U0_o_vec_9_ce0),
    .o_vec_9_d0(matmul_1_U0_o_vec_9_d0),
    .o_vec_9_q0(32'd0),
    .o_vec_9_we0(matmul_1_U0_o_vec_9_we0),
    .o_vec_9_address1(matmul_1_U0_o_vec_9_address1),
    .o_vec_9_ce1(matmul_1_U0_o_vec_9_ce1),
    .o_vec_9_d1(matmul_1_U0_o_vec_9_d1),
    .o_vec_9_q1(32'd0),
    .o_vec_9_we1(matmul_1_U0_o_vec_9_we1),
    .o_vec_10_address0(matmul_1_U0_o_vec_10_address0),
    .o_vec_10_ce0(matmul_1_U0_o_vec_10_ce0),
    .o_vec_10_d0(matmul_1_U0_o_vec_10_d0),
    .o_vec_10_q0(32'd0),
    .o_vec_10_we0(matmul_1_U0_o_vec_10_we0),
    .o_vec_10_address1(matmul_1_U0_o_vec_10_address1),
    .o_vec_10_ce1(matmul_1_U0_o_vec_10_ce1),
    .o_vec_10_d1(matmul_1_U0_o_vec_10_d1),
    .o_vec_10_q1(32'd0),
    .o_vec_10_we1(matmul_1_U0_o_vec_10_we1),
    .o_vec_11_address0(matmul_1_U0_o_vec_11_address0),
    .o_vec_11_ce0(matmul_1_U0_o_vec_11_ce0),
    .o_vec_11_d0(matmul_1_U0_o_vec_11_d0),
    .o_vec_11_q0(32'd0),
    .o_vec_11_we0(matmul_1_U0_o_vec_11_we0),
    .o_vec_11_address1(matmul_1_U0_o_vec_11_address1),
    .o_vec_11_ce1(matmul_1_U0_o_vec_11_ce1),
    .o_vec_11_d1(matmul_1_U0_o_vec_11_d1),
    .o_vec_11_q1(32'd0),
    .o_vec_11_we1(matmul_1_U0_o_vec_11_we1),
    .o_vec_12_address0(matmul_1_U0_o_vec_12_address0),
    .o_vec_12_ce0(matmul_1_U0_o_vec_12_ce0),
    .o_vec_12_d0(matmul_1_U0_o_vec_12_d0),
    .o_vec_12_q0(32'd0),
    .o_vec_12_we0(matmul_1_U0_o_vec_12_we0),
    .o_vec_12_address1(matmul_1_U0_o_vec_12_address1),
    .o_vec_12_ce1(matmul_1_U0_o_vec_12_ce1),
    .o_vec_12_d1(matmul_1_U0_o_vec_12_d1),
    .o_vec_12_q1(32'd0),
    .o_vec_12_we1(matmul_1_U0_o_vec_12_we1),
    .o_vec_13_address0(matmul_1_U0_o_vec_13_address0),
    .o_vec_13_ce0(matmul_1_U0_o_vec_13_ce0),
    .o_vec_13_d0(matmul_1_U0_o_vec_13_d0),
    .o_vec_13_q0(32'd0),
    .o_vec_13_we0(matmul_1_U0_o_vec_13_we0),
    .o_vec_13_address1(matmul_1_U0_o_vec_13_address1),
    .o_vec_13_ce1(matmul_1_U0_o_vec_13_ce1),
    .o_vec_13_d1(matmul_1_U0_o_vec_13_d1),
    .o_vec_13_q1(32'd0),
    .o_vec_13_we1(matmul_1_U0_o_vec_13_we1),
    .o_vec_14_address0(matmul_1_U0_o_vec_14_address0),
    .o_vec_14_ce0(matmul_1_U0_o_vec_14_ce0),
    .o_vec_14_d0(matmul_1_U0_o_vec_14_d0),
    .o_vec_14_q0(32'd0),
    .o_vec_14_we0(matmul_1_U0_o_vec_14_we0),
    .o_vec_14_address1(matmul_1_U0_o_vec_14_address1),
    .o_vec_14_ce1(matmul_1_U0_o_vec_14_ce1),
    .o_vec_14_d1(matmul_1_U0_o_vec_14_d1),
    .o_vec_14_q1(32'd0),
    .o_vec_14_we1(matmul_1_U0_o_vec_14_we1),
    .o_vec_15_address0(matmul_1_U0_o_vec_15_address0),
    .o_vec_15_ce0(matmul_1_U0_o_vec_15_ce0),
    .o_vec_15_d0(matmul_1_U0_o_vec_15_d0),
    .o_vec_15_q0(32'd0),
    .o_vec_15_we0(matmul_1_U0_o_vec_15_we0),
    .o_vec_15_address1(matmul_1_U0_o_vec_15_address1),
    .o_vec_15_ce1(matmul_1_U0_o_vec_15_ce1),
    .o_vec_15_d1(matmul_1_U0_o_vec_15_d1),
    .o_vec_15_q1(32'd0),
    .o_vec_15_we1(matmul_1_U0_o_vec_15_we1),
    .i_vec_0_address0(matmul_1_U0_i_vec_0_address0),
    .i_vec_0_ce0(matmul_1_U0_i_vec_0_ce0),
    .i_vec_0_d0(matmul_1_U0_i_vec_0_d0),
    .i_vec_0_q0(xb_t_q0),
    .i_vec_0_we0(matmul_1_U0_i_vec_0_we0),
    .i_vec_0_address1(matmul_1_U0_i_vec_0_address1),
    .i_vec_0_ce1(matmul_1_U0_i_vec_0_ce1),
    .i_vec_0_d1(matmul_1_U0_i_vec_0_d1),
    .i_vec_0_q1(32'd0),
    .i_vec_0_we1(matmul_1_U0_i_vec_0_we1),
    .i_vec_1_address0(matmul_1_U0_i_vec_1_address0),
    .i_vec_1_ce0(matmul_1_U0_i_vec_1_ce0),
    .i_vec_1_d0(matmul_1_U0_i_vec_1_d0),
    .i_vec_1_q0(xb_1_t_q0),
    .i_vec_1_we0(matmul_1_U0_i_vec_1_we0),
    .i_vec_1_address1(matmul_1_U0_i_vec_1_address1),
    .i_vec_1_ce1(matmul_1_U0_i_vec_1_ce1),
    .i_vec_1_d1(matmul_1_U0_i_vec_1_d1),
    .i_vec_1_q1(32'd0),
    .i_vec_1_we1(matmul_1_U0_i_vec_1_we1),
    .i_vec_2_address0(matmul_1_U0_i_vec_2_address0),
    .i_vec_2_ce0(matmul_1_U0_i_vec_2_ce0),
    .i_vec_2_d0(matmul_1_U0_i_vec_2_d0),
    .i_vec_2_q0(xb_2_t_q0),
    .i_vec_2_we0(matmul_1_U0_i_vec_2_we0),
    .i_vec_2_address1(matmul_1_U0_i_vec_2_address1),
    .i_vec_2_ce1(matmul_1_U0_i_vec_2_ce1),
    .i_vec_2_d1(matmul_1_U0_i_vec_2_d1),
    .i_vec_2_q1(32'd0),
    .i_vec_2_we1(matmul_1_U0_i_vec_2_we1),
    .i_vec_3_address0(matmul_1_U0_i_vec_3_address0),
    .i_vec_3_ce0(matmul_1_U0_i_vec_3_ce0),
    .i_vec_3_d0(matmul_1_U0_i_vec_3_d0),
    .i_vec_3_q0(xb_3_t_q0),
    .i_vec_3_we0(matmul_1_U0_i_vec_3_we0),
    .i_vec_3_address1(matmul_1_U0_i_vec_3_address1),
    .i_vec_3_ce1(matmul_1_U0_i_vec_3_ce1),
    .i_vec_3_d1(matmul_1_U0_i_vec_3_d1),
    .i_vec_3_q1(32'd0),
    .i_vec_3_we1(matmul_1_U0_i_vec_3_we1),
    .i_vec_4_address0(matmul_1_U0_i_vec_4_address0),
    .i_vec_4_ce0(matmul_1_U0_i_vec_4_ce0),
    .i_vec_4_d0(matmul_1_U0_i_vec_4_d0),
    .i_vec_4_q0(xb_4_t_q0),
    .i_vec_4_we0(matmul_1_U0_i_vec_4_we0),
    .i_vec_4_address1(matmul_1_U0_i_vec_4_address1),
    .i_vec_4_ce1(matmul_1_U0_i_vec_4_ce1),
    .i_vec_4_d1(matmul_1_U0_i_vec_4_d1),
    .i_vec_4_q1(32'd0),
    .i_vec_4_we1(matmul_1_U0_i_vec_4_we1),
    .i_vec_5_address0(matmul_1_U0_i_vec_5_address0),
    .i_vec_5_ce0(matmul_1_U0_i_vec_5_ce0),
    .i_vec_5_d0(matmul_1_U0_i_vec_5_d0),
    .i_vec_5_q0(xb_5_t_q0),
    .i_vec_5_we0(matmul_1_U0_i_vec_5_we0),
    .i_vec_5_address1(matmul_1_U0_i_vec_5_address1),
    .i_vec_5_ce1(matmul_1_U0_i_vec_5_ce1),
    .i_vec_5_d1(matmul_1_U0_i_vec_5_d1),
    .i_vec_5_q1(32'd0),
    .i_vec_5_we1(matmul_1_U0_i_vec_5_we1),
    .i_vec_6_address0(matmul_1_U0_i_vec_6_address0),
    .i_vec_6_ce0(matmul_1_U0_i_vec_6_ce0),
    .i_vec_6_d0(matmul_1_U0_i_vec_6_d0),
    .i_vec_6_q0(xb_6_t_q0),
    .i_vec_6_we0(matmul_1_U0_i_vec_6_we0),
    .i_vec_6_address1(matmul_1_U0_i_vec_6_address1),
    .i_vec_6_ce1(matmul_1_U0_i_vec_6_ce1),
    .i_vec_6_d1(matmul_1_U0_i_vec_6_d1),
    .i_vec_6_q1(32'd0),
    .i_vec_6_we1(matmul_1_U0_i_vec_6_we1),
    .i_vec_7_address0(matmul_1_U0_i_vec_7_address0),
    .i_vec_7_ce0(matmul_1_U0_i_vec_7_ce0),
    .i_vec_7_d0(matmul_1_U0_i_vec_7_d0),
    .i_vec_7_q0(xb_7_t_q0),
    .i_vec_7_we0(matmul_1_U0_i_vec_7_we0),
    .i_vec_7_address1(matmul_1_U0_i_vec_7_address1),
    .i_vec_7_ce1(matmul_1_U0_i_vec_7_ce1),
    .i_vec_7_d1(matmul_1_U0_i_vec_7_d1),
    .i_vec_7_q1(32'd0),
    .i_vec_7_we1(matmul_1_U0_i_vec_7_we1),
    .i_vec_8_address0(matmul_1_U0_i_vec_8_address0),
    .i_vec_8_ce0(matmul_1_U0_i_vec_8_ce0),
    .i_vec_8_d0(matmul_1_U0_i_vec_8_d0),
    .i_vec_8_q0(xb_8_t_q0),
    .i_vec_8_we0(matmul_1_U0_i_vec_8_we0),
    .i_vec_8_address1(matmul_1_U0_i_vec_8_address1),
    .i_vec_8_ce1(matmul_1_U0_i_vec_8_ce1),
    .i_vec_8_d1(matmul_1_U0_i_vec_8_d1),
    .i_vec_8_q1(32'd0),
    .i_vec_8_we1(matmul_1_U0_i_vec_8_we1),
    .i_vec_9_address0(matmul_1_U0_i_vec_9_address0),
    .i_vec_9_ce0(matmul_1_U0_i_vec_9_ce0),
    .i_vec_9_d0(matmul_1_U0_i_vec_9_d0),
    .i_vec_9_q0(xb_9_t_q0),
    .i_vec_9_we0(matmul_1_U0_i_vec_9_we0),
    .i_vec_9_address1(matmul_1_U0_i_vec_9_address1),
    .i_vec_9_ce1(matmul_1_U0_i_vec_9_ce1),
    .i_vec_9_d1(matmul_1_U0_i_vec_9_d1),
    .i_vec_9_q1(32'd0),
    .i_vec_9_we1(matmul_1_U0_i_vec_9_we1),
    .i_vec_10_address0(matmul_1_U0_i_vec_10_address0),
    .i_vec_10_ce0(matmul_1_U0_i_vec_10_ce0),
    .i_vec_10_d0(matmul_1_U0_i_vec_10_d0),
    .i_vec_10_q0(xb_10_t_q0),
    .i_vec_10_we0(matmul_1_U0_i_vec_10_we0),
    .i_vec_10_address1(matmul_1_U0_i_vec_10_address1),
    .i_vec_10_ce1(matmul_1_U0_i_vec_10_ce1),
    .i_vec_10_d1(matmul_1_U0_i_vec_10_d1),
    .i_vec_10_q1(32'd0),
    .i_vec_10_we1(matmul_1_U0_i_vec_10_we1),
    .i_vec_11_address0(matmul_1_U0_i_vec_11_address0),
    .i_vec_11_ce0(matmul_1_U0_i_vec_11_ce0),
    .i_vec_11_d0(matmul_1_U0_i_vec_11_d0),
    .i_vec_11_q0(xb_11_t_q0),
    .i_vec_11_we0(matmul_1_U0_i_vec_11_we0),
    .i_vec_11_address1(matmul_1_U0_i_vec_11_address1),
    .i_vec_11_ce1(matmul_1_U0_i_vec_11_ce1),
    .i_vec_11_d1(matmul_1_U0_i_vec_11_d1),
    .i_vec_11_q1(32'd0),
    .i_vec_11_we1(matmul_1_U0_i_vec_11_we1),
    .i_vec_12_address0(matmul_1_U0_i_vec_12_address0),
    .i_vec_12_ce0(matmul_1_U0_i_vec_12_ce0),
    .i_vec_12_d0(matmul_1_U0_i_vec_12_d0),
    .i_vec_12_q0(xb_12_t_q0),
    .i_vec_12_we0(matmul_1_U0_i_vec_12_we0),
    .i_vec_12_address1(matmul_1_U0_i_vec_12_address1),
    .i_vec_12_ce1(matmul_1_U0_i_vec_12_ce1),
    .i_vec_12_d1(matmul_1_U0_i_vec_12_d1),
    .i_vec_12_q1(32'd0),
    .i_vec_12_we1(matmul_1_U0_i_vec_12_we1),
    .i_vec_13_address0(matmul_1_U0_i_vec_13_address0),
    .i_vec_13_ce0(matmul_1_U0_i_vec_13_ce0),
    .i_vec_13_d0(matmul_1_U0_i_vec_13_d0),
    .i_vec_13_q0(xb_13_t_q0),
    .i_vec_13_we0(matmul_1_U0_i_vec_13_we0),
    .i_vec_13_address1(matmul_1_U0_i_vec_13_address1),
    .i_vec_13_ce1(matmul_1_U0_i_vec_13_ce1),
    .i_vec_13_d1(matmul_1_U0_i_vec_13_d1),
    .i_vec_13_q1(32'd0),
    .i_vec_13_we1(matmul_1_U0_i_vec_13_we1),
    .i_vec_14_address0(matmul_1_U0_i_vec_14_address0),
    .i_vec_14_ce0(matmul_1_U0_i_vec_14_ce0),
    .i_vec_14_d0(matmul_1_U0_i_vec_14_d0),
    .i_vec_14_q0(xb_14_t_q0),
    .i_vec_14_we0(matmul_1_U0_i_vec_14_we0),
    .i_vec_14_address1(matmul_1_U0_i_vec_14_address1),
    .i_vec_14_ce1(matmul_1_U0_i_vec_14_ce1),
    .i_vec_14_d1(matmul_1_U0_i_vec_14_d1),
    .i_vec_14_q1(32'd0),
    .i_vec_14_we1(matmul_1_U0_i_vec_14_we1),
    .i_vec_15_address0(matmul_1_U0_i_vec_15_address0),
    .i_vec_15_ce0(matmul_1_U0_i_vec_15_ce0),
    .i_vec_15_d0(matmul_1_U0_i_vec_15_d0),
    .i_vec_15_q0(xb_15_t_q0),
    .i_vec_15_we0(matmul_1_U0_i_vec_15_we0),
    .i_vec_15_address1(matmul_1_U0_i_vec_15_address1),
    .i_vec_15_ce1(matmul_1_U0_i_vec_15_ce1),
    .i_vec_15_d1(matmul_1_U0_i_vec_15_d1),
    .i_vec_15_q1(32'd0),
    .i_vec_15_we1(matmul_1_U0_i_vec_15_we1),
    .m_axi_gmem7_0_AWVALID(matmul_1_U0_m_axi_gmem7_0_AWVALID),
    .m_axi_gmem7_0_AWREADY(1'b0),
    .m_axi_gmem7_0_AWADDR(matmul_1_U0_m_axi_gmem7_0_AWADDR),
    .m_axi_gmem7_0_AWID(matmul_1_U0_m_axi_gmem7_0_AWID),
    .m_axi_gmem7_0_AWLEN(matmul_1_U0_m_axi_gmem7_0_AWLEN),
    .m_axi_gmem7_0_AWSIZE(matmul_1_U0_m_axi_gmem7_0_AWSIZE),
    .m_axi_gmem7_0_AWBURST(matmul_1_U0_m_axi_gmem7_0_AWBURST),
    .m_axi_gmem7_0_AWLOCK(matmul_1_U0_m_axi_gmem7_0_AWLOCK),
    .m_axi_gmem7_0_AWCACHE(matmul_1_U0_m_axi_gmem7_0_AWCACHE),
    .m_axi_gmem7_0_AWPROT(matmul_1_U0_m_axi_gmem7_0_AWPROT),
    .m_axi_gmem7_0_AWQOS(matmul_1_U0_m_axi_gmem7_0_AWQOS),
    .m_axi_gmem7_0_AWREGION(matmul_1_U0_m_axi_gmem7_0_AWREGION),
    .m_axi_gmem7_0_AWUSER(matmul_1_U0_m_axi_gmem7_0_AWUSER),
    .m_axi_gmem7_0_WVALID(matmul_1_U0_m_axi_gmem7_0_WVALID),
    .m_axi_gmem7_0_WREADY(1'b0),
    .m_axi_gmem7_0_WDATA(matmul_1_U0_m_axi_gmem7_0_WDATA),
    .m_axi_gmem7_0_WSTRB(matmul_1_U0_m_axi_gmem7_0_WSTRB),
    .m_axi_gmem7_0_WLAST(matmul_1_U0_m_axi_gmem7_0_WLAST),
    .m_axi_gmem7_0_WID(matmul_1_U0_m_axi_gmem7_0_WID),
    .m_axi_gmem7_0_WUSER(matmul_1_U0_m_axi_gmem7_0_WUSER),
    .m_axi_gmem7_0_ARVALID(matmul_1_U0_m_axi_gmem7_0_ARVALID),
    .m_axi_gmem7_0_ARREADY(gmem7_0_ARREADY),
    .m_axi_gmem7_0_ARADDR(matmul_1_U0_m_axi_gmem7_0_ARADDR),
    .m_axi_gmem7_0_ARID(matmul_1_U0_m_axi_gmem7_0_ARID),
    .m_axi_gmem7_0_ARLEN(matmul_1_U0_m_axi_gmem7_0_ARLEN),
    .m_axi_gmem7_0_ARSIZE(matmul_1_U0_m_axi_gmem7_0_ARSIZE),
    .m_axi_gmem7_0_ARBURST(matmul_1_U0_m_axi_gmem7_0_ARBURST),
    .m_axi_gmem7_0_ARLOCK(matmul_1_U0_m_axi_gmem7_0_ARLOCK),
    .m_axi_gmem7_0_ARCACHE(matmul_1_U0_m_axi_gmem7_0_ARCACHE),
    .m_axi_gmem7_0_ARPROT(matmul_1_U0_m_axi_gmem7_0_ARPROT),
    .m_axi_gmem7_0_ARQOS(matmul_1_U0_m_axi_gmem7_0_ARQOS),
    .m_axi_gmem7_0_ARREGION(matmul_1_U0_m_axi_gmem7_0_ARREGION),
    .m_axi_gmem7_0_ARUSER(matmul_1_U0_m_axi_gmem7_0_ARUSER),
    .m_axi_gmem7_0_RVALID(gmem7_0_RVALID),
    .m_axi_gmem7_0_RREADY(matmul_1_U0_m_axi_gmem7_0_RREADY),
    .m_axi_gmem7_0_RDATA(gmem7_0_RDATA),
    .m_axi_gmem7_0_RLAST(gmem7_0_RLAST),
    .m_axi_gmem7_0_RID(gmem7_0_RID),
    .m_axi_gmem7_0_RFIFONUM(gmem7_0_RFIFONUM),
    .m_axi_gmem7_0_RUSER(gmem7_0_RUSER),
    .m_axi_gmem7_0_RRESP(gmem7_0_RRESP),
    .m_axi_gmem7_0_BVALID(1'b0),
    .m_axi_gmem7_0_BREADY(matmul_1_U0_m_axi_gmem7_0_BREADY),
    .m_axi_gmem7_0_BRESP(2'd0),
    .m_axi_gmem7_0_BID(1'd0),
    .m_axi_gmem7_0_BUSER(1'd0),
    .i_mat(wo),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .i_vec_0_empty_n(1'b0),
    .i_vec_0_read(matmul_1_U0_i_vec_0_read),
    .i_vec_1_empty_n(1'b0),
    .i_vec_1_read(matmul_1_U0_i_vec_1_read),
    .i_vec_2_empty_n(1'b0),
    .i_vec_2_read(matmul_1_U0_i_vec_2_read),
    .i_vec_3_empty_n(1'b0),
    .i_vec_3_read(matmul_1_U0_i_vec_3_read),
    .i_vec_4_empty_n(1'b0),
    .i_vec_4_read(matmul_1_U0_i_vec_4_read),
    .i_vec_5_empty_n(1'b0),
    .i_vec_5_read(matmul_1_U0_i_vec_5_read),
    .i_vec_6_empty_n(1'b0),
    .i_vec_6_read(matmul_1_U0_i_vec_6_read),
    .i_vec_7_empty_n(1'b0),
    .i_vec_7_read(matmul_1_U0_i_vec_7_read),
    .i_vec_8_empty_n(1'b0),
    .i_vec_8_read(matmul_1_U0_i_vec_8_read),
    .i_vec_9_empty_n(1'b0),
    .i_vec_9_read(matmul_1_U0_i_vec_9_read),
    .i_vec_10_empty_n(1'b0),
    .i_vec_10_read(matmul_1_U0_i_vec_10_read),
    .i_vec_11_empty_n(1'b0),
    .i_vec_11_read(matmul_1_U0_i_vec_11_read),
    .i_vec_12_empty_n(1'b0),
    .i_vec_12_read(matmul_1_U0_i_vec_12_read),
    .i_vec_13_empty_n(1'b0),
    .i_vec_13_read(matmul_1_U0_i_vec_13_read),
    .i_vec_14_empty_n(1'b0),
    .i_vec_14_read(matmul_1_U0_i_vec_14_read),
    .i_vec_15_empty_n(1'b0),
    .i_vec_15_read(matmul_1_U0_i_vec_15_read),
    .ap_start(matmul_1_U0_ap_start),
    .i_mat_ap_vld(1'b1),
    .o_vec_15_full_n(xb2_15_i_full_n),
    .o_vec_15_write(matmul_1_U0_o_vec_15_write),
    .o_vec_14_full_n(xb2_14_i_full_n),
    .o_vec_14_write(matmul_1_U0_o_vec_14_write),
    .o_vec_13_full_n(xb2_13_i_full_n),
    .o_vec_13_write(matmul_1_U0_o_vec_13_write),
    .o_vec_12_full_n(xb2_12_i_full_n),
    .o_vec_12_write(matmul_1_U0_o_vec_12_write),
    .o_vec_11_full_n(xb2_11_i_full_n),
    .o_vec_11_write(matmul_1_U0_o_vec_11_write),
    .o_vec_10_full_n(xb2_10_i_full_n),
    .o_vec_10_write(matmul_1_U0_o_vec_10_write),
    .o_vec_9_full_n(xb2_9_i_full_n),
    .o_vec_9_write(matmul_1_U0_o_vec_9_write),
    .o_vec_8_full_n(xb2_8_i_full_n),
    .o_vec_8_write(matmul_1_U0_o_vec_8_write),
    .o_vec_7_full_n(xb2_7_i_full_n),
    .o_vec_7_write(matmul_1_U0_o_vec_7_write),
    .o_vec_6_full_n(xb2_6_i_full_n),
    .o_vec_6_write(matmul_1_U0_o_vec_6_write),
    .o_vec_5_full_n(xb2_5_i_full_n),
    .o_vec_5_write(matmul_1_U0_o_vec_5_write),
    .o_vec_4_full_n(xb2_4_i_full_n),
    .o_vec_4_write(matmul_1_U0_o_vec_4_write),
    .o_vec_3_full_n(xb2_3_i_full_n),
    .o_vec_3_write(matmul_1_U0_o_vec_3_write),
    .o_vec_2_full_n(xb2_2_i_full_n),
    .o_vec_2_write(matmul_1_U0_o_vec_2_write),
    .o_vec_1_full_n(xb2_1_i_full_n),
    .o_vec_1_write(matmul_1_U0_o_vec_1_write),
    .o_vec_0_full_n(xb2_i_full_n),
    .o_vec_0_write(matmul_1_U0_o_vec_0_write),
    .ap_done(matmul_1_U0_ap_done),
    .ap_ready(matmul_1_U0_ap_ready),
    .ap_idle(matmul_1_U0_ap_idle),
    .ap_continue(matmul_1_U0_ap_continue)
);

kernel_mhsa_Loop_OUTPUT_WRITE_proc Loop_OUTPUT_WRITE_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_OUTPUT_WRITE_proc_U0_ap_start),
    .ap_done(Loop_OUTPUT_WRITE_proc_U0_ap_done),
    .ap_continue(Loop_OUTPUT_WRITE_proc_U0_ap_continue),
    .ap_idle(Loop_OUTPUT_WRITE_proc_U0_ap_idle),
    .ap_ready(Loop_OUTPUT_WRITE_proc_U0_ap_ready),
    .m_axi_gmem0_0_AWVALID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(13'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(Loop_OUTPUT_WRITE_proc_U0_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(gmem0_0_BRESP),
    .m_axi_gmem0_0_BID(gmem0_0_BID),
    .m_axi_gmem0_0_BUSER(gmem0_0_BUSER),
    .p_read(current_token_c_channel_dout),
    .xb2_0_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_0_address0),
    .xb2_0_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_0_ce0),
    .xb2_0_q0(xb2_t_q0),
    .xb2_1_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_1_address0),
    .xb2_1_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_1_ce0),
    .xb2_1_q0(xb2_1_t_q0),
    .xb2_2_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_2_address0),
    .xb2_2_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_2_ce0),
    .xb2_2_q0(xb2_2_t_q0),
    .xb2_3_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_3_address0),
    .xb2_3_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_3_ce0),
    .xb2_3_q0(xb2_3_t_q0),
    .xb2_4_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_4_address0),
    .xb2_4_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_4_ce0),
    .xb2_4_q0(xb2_4_t_q0),
    .xb2_5_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_5_address0),
    .xb2_5_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_5_ce0),
    .xb2_5_q0(xb2_5_t_q0),
    .xb2_6_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_6_address0),
    .xb2_6_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_6_ce0),
    .xb2_6_q0(xb2_6_t_q0),
    .xb2_7_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_7_address0),
    .xb2_7_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_7_ce0),
    .xb2_7_q0(xb2_7_t_q0),
    .xb2_8_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_8_address0),
    .xb2_8_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_8_ce0),
    .xb2_8_q0(xb2_8_t_q0),
    .xb2_9_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_9_address0),
    .xb2_9_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_9_ce0),
    .xb2_9_q0(xb2_9_t_q0),
    .xb2_10_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_10_address0),
    .xb2_10_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_10_ce0),
    .xb2_10_q0(xb2_10_t_q0),
    .xb2_11_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_11_address0),
    .xb2_11_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_11_ce0),
    .xb2_11_q0(xb2_11_t_q0),
    .xb2_12_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_12_address0),
    .xb2_12_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_12_ce0),
    .xb2_12_q0(xb2_12_t_q0),
    .xb2_13_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_13_address0),
    .xb2_13_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_13_ce0),
    .xb2_13_q0(xb2_13_t_q0),
    .xb2_14_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_14_address0),
    .xb2_14_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_14_ce0),
    .xb2_14_q0(xb2_14_t_q0),
    .xb2_15_address0(Loop_OUTPUT_WRITE_proc_U0_xb2_15_address0),
    .xb2_15_ce0(Loop_OUTPUT_WRITE_proc_U0_xb2_15_ce0),
    .xb2_15_q0(xb2_15_t_q0)
);

kernel_mhsa_fifo_w32_d3_S position_c4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_position_c4_din),
    .if_full_n(position_c4_full_n),
    .if_write(entry_proc_U0_position_c4_write),
    .if_dout(position_c4_dout),
    .if_empty_n(position_c4_empty_n),
    .if_read(RoPE_1_U0_pos_r_read),
    .if_num_data_valid(position_c4_num_data_valid),
    .if_fifo_cap(position_c4_fifo_cap)
);

kernel_mhsa_fifo_w32_d3_S position_c5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_position_c5_din),
    .if_full_n(position_c5_full_n),
    .if_write(entry_proc_U0_position_c5_write),
    .if_dout(position_c5_dout),
    .if_empty_n(position_c5_empty_n),
    .if_read(RoPE_U0_pos_r_read),
    .if_num_data_valid(position_c5_num_data_valid),
    .if_fifo_cap(position_c5_fifo_cap)
);

kernel_mhsa_fifo_w64_d7_S current_token_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_gmem0_rd_proc_U0_ap_return),
    .if_full_n(current_token_c_channel_full_n),
    .if_write(ap_channel_done_current_token_c_channel),
    .if_dout(current_token_c_channel_dout),
    .if_empty_n(current_token_c_channel_empty_n),
    .if_read(Loop_OUTPUT_WRITE_proc_U0_ap_ready),
    .if_num_data_valid(current_token_c_channel_num_data_valid),
    .if_fifo_cap(current_token_c_channel_fifo_cap)
);

kernel_mhsa_fifo_w32_d3_S position_c3_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(RoPE_U0_ap_return),
    .if_full_n(position_c3_channel_full_n),
    .if_write(ap_channel_done_position_c3_channel),
    .if_dout(position_c3_channel_dout),
    .if_empty_n(position_c3_channel_empty_n),
    .if_read(Block_entry_att_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(position_c3_channel_num_data_valid),
    .if_fifo_cap(position_c3_channel_fifo_cap)
);

kernel_mhsa_fifo_w64_d3_S key_cache_c6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_key_cache_c6_din),
    .if_full_n(key_cache_c6_full_n),
    .if_write(Block_entry_proc_U0_key_cache_c6_write),
    .if_dout(key_cache_c6_dout),
    .if_empty_n(key_cache_c6_empty_n),
    .if_read(Loop_CACHE_STORE_proc_U0_key_cache_read),
    .if_num_data_valid(key_cache_c6_num_data_valid),
    .if_fifo_cap(key_cache_c6_fifo_cap)
);

kernel_mhsa_fifo_w64_d3_S value_cache_c7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_value_cache_c7_din),
    .if_full_n(value_cache_c7_full_n),
    .if_write(Block_entry_proc_U0_value_cache_c7_write),
    .if_dout(value_cache_c7_dout),
    .if_empty_n(value_cache_c7_empty_n),
    .if_read(Loop_CACHE_STORE_proc_U0_value_cache_read),
    .if_num_data_valid(value_cache_c7_num_data_valid),
    .if_fifo_cap(value_cache_c7_fifo_cap)
);

kernel_mhsa_fifo_w64_d3_S p_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_ap_return_0),
    .if_full_n(p_loc_channel_full_n),
    .if_write(ap_channel_done_p_loc105_channel),
    .if_dout(p_loc_channel_dout),
    .if_empty_n(p_loc_channel_empty_n),
    .if_read(Loop_CACHE_STORE_proc_U0_ap_ready),
    .if_num_data_valid(p_loc_channel_num_data_valid),
    .if_fifo_cap(p_loc_channel_fifo_cap)
);

kernel_mhsa_fifo_w64_d3_S p_loc105_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_ap_return_1),
    .if_full_n(p_loc105_channel_full_n),
    .if_write(ap_channel_done_p_loc105_channel),
    .if_dout(p_loc105_channel_dout),
    .if_empty_n(p_loc105_channel_empty_n),
    .if_read(Loop_CACHE_STORE_proc_U0_ap_ready),
    .if_num_data_valid(p_loc105_channel_num_data_valid),
    .if_fifo_cap(p_loc105_channel_fifo_cap)
);

kernel_mhsa_fifo_w32_d4_S add126_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_ap_return_2),
    .if_full_n(add126_loc_channel_full_n),
    .if_write(ap_channel_done_mul7_loc_c2_channel),
    .if_dout(add126_loc_channel_dout),
    .if_empty_n(add126_loc_channel_empty_n),
    .if_read(Block_entry_att_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(add126_loc_channel_num_data_valid),
    .if_fifo_cap(add126_loc_channel_fifo_cap)
);

kernel_mhsa_fifo_w33_d4_S p_loc106_c1_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_ap_return_3),
    .if_full_n(p_loc106_c1_channel_full_n),
    .if_write(ap_channel_done_mul7_loc_c2_channel),
    .if_dout(p_loc106_c1_channel_dout),
    .if_empty_n(p_loc106_c1_channel_empty_n),
    .if_read(Block_entry_att_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(p_loc106_c1_channel_num_data_valid),
    .if_fifo_cap(p_loc106_c1_channel_fifo_cap)
);

kernel_mhsa_fifo_w32_d4_S mul7_loc_c2_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_ap_return_4),
    .if_full_n(mul7_loc_c2_channel_full_n),
    .if_write(ap_channel_done_mul7_loc_c2_channel),
    .if_dout(mul7_loc_c2_channel_dout),
    .if_empty_n(mul7_loc_c2_channel_empty_n),
    .if_read(Block_entry_att_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(mul7_loc_c2_channel_num_data_valid),
    .if_fifo_cap(mul7_loc_c2_channel_fifo_cap)
);

kernel_mhsa_fifo_w64_d2_S key_cache_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_CACHE_STORE_proc_U0_key_cache_c_din),
    .if_full_n(key_cache_c_full_n),
    .if_write(Loop_CACHE_STORE_proc_U0_key_cache_c_write),
    .if_dout(key_cache_c_dout),
    .if_empty_n(key_cache_c_empty_n),
    .if_read(Block_entry_att_0_wr_proc_U0_key_cache_read),
    .if_num_data_valid(key_cache_c_num_data_valid),
    .if_fifo_cap(key_cache_c_fifo_cap)
);

kernel_mhsa_fifo_w64_d3_S value_cache_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_CACHE_STORE_proc_U0_value_cache_c_din),
    .if_full_n(value_cache_c_full_n),
    .if_write(Loop_CACHE_STORE_proc_U0_value_cache_c_write),
    .if_dout(value_cache_c_dout),
    .if_empty_n(value_cache_c_empty_n),
    .if_read(Block_entry_xb_0_wr_proc_U0_value_cache_read),
    .if_num_data_valid(value_cache_c_num_data_valid),
    .if_fifo_cap(value_cache_c_fifo_cap)
);

kernel_mhsa_fifo_w33_d2_S p_loc106_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_att_0_wr_proc_U0_ap_return_0),
    .if_full_n(p_loc106_c_channel_full_n),
    .if_write(ap_channel_done_position_c_channel),
    .if_dout(p_loc106_c_channel_dout),
    .if_empty_n(p_loc106_c_channel_empty_n),
    .if_read(Block_entry_xb_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(p_loc106_c_channel_num_data_valid),
    .if_fifo_cap(p_loc106_c_channel_fifo_cap)
);

kernel_mhsa_fifo_w32_d2_S mul7_loc_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_att_0_wr_proc_U0_ap_return_1),
    .if_full_n(mul7_loc_c_channel_full_n),
    .if_write(ap_channel_done_position_c_channel),
    .if_dout(mul7_loc_c_channel_dout),
    .if_empty_n(mul7_loc_c_channel_empty_n),
    .if_read(Block_entry_xb_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(mul7_loc_c_channel_num_data_valid),
    .if_fifo_cap(mul7_loc_c_channel_fifo_cap)
);

kernel_mhsa_fifo_w32_d2_S position_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_att_0_wr_proc_U0_ap_return_2),
    .if_full_n(position_c_channel_full_n),
    .if_write(ap_channel_done_position_c_channel),
    .if_dout(position_c_channel_dout),
    .if_empty_n(position_c_channel_empty_n),
    .if_read(Block_entry_xb_0_wr_proc_U0_ap_ready),
    .if_num_data_valid(position_c_channel_num_data_valid),
    .if_fifo_cap(position_c_channel_fifo_cap)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready <= ap_sync_Block_entry_att_0_wr_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready <= ap_sync_Block_entry_gmem0_rd_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready <= ap_sync_Block_entry_xb_0_wr_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_att <= 1'b0;
    end else begin
        if (((Block_entry_att_0_wr_proc_U0_ap_done & Block_entry_att_0_wr_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_att <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_att <= ap_sync_channel_write_att;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_current_token_c_channel <= 1'b0;
    end else begin
        if (((Block_entry_gmem0_rd_proc_U0_ap_done & Block_entry_gmem0_rd_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_current_token_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_current_token_c_channel <= ap_sync_channel_write_current_token_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_mul7_loc_c2_channel <= 1'b0;
    end else begin
        if (((Block_entry_proc_U0_ap_done & Block_entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mul7_loc_c2_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mul7_loc_c2_channel <= ap_sync_channel_write_mul7_loc_c2_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_out_k_15 <= 1'b0;
    end else begin
        if (((Block_entry_gmem0_rd_proc_U0_ap_done & Block_entry_gmem0_rd_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_k_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_k_15 <= ap_sync_channel_write_out_k_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_out_k_rope_7 <= 1'b0;
    end else begin
        if (((RoPE_1_U0_ap_done & RoPE_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_k_rope_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_k_rope_7 <= ap_sync_channel_write_out_k_rope_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_out_q_15 <= 1'b0;
    end else begin
        if (((Block_entry_gmem0_rd_proc_U0_ap_done & Block_entry_gmem0_rd_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_q_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_q_15 <= ap_sync_channel_write_out_q_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_out_q_rope_7 <= 1'b0;
    end else begin
        if (((RoPE_U0_ap_done & RoPE_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_q_rope_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_q_rope_7 <= ap_sync_channel_write_out_q_rope_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_out_v_15 <= 1'b0;
    end else begin
        if (((Block_entry_gmem0_rd_proc_U0_ap_done & Block_entry_gmem0_rd_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_out_v_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_out_v_15 <= ap_sync_channel_write_out_v_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_p_loc105_channel <= 1'b0;
    end else begin
        if (((Block_entry_proc_U0_ap_done & Block_entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_p_loc105_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_p_loc105_channel <= ap_sync_channel_write_p_loc105_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_position_c3_channel <= 1'b0;
    end else begin
        if (((RoPE_U0_ap_done & RoPE_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_position_c3_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_position_c3_channel <= ap_sync_channel_write_position_c3_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_position_c_channel <= 1'b0;
    end else begin
        if (((Block_entry_att_0_wr_proc_U0_ap_done & Block_entry_att_0_wr_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_position_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_position_c_channel <= ap_sync_channel_write_position_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xb <= 1'b0;
    end else begin
        if (((Block_entry_xb_0_wr_proc_U0_ap_done & Block_entry_xb_0_wr_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xb <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xb <= ap_sync_channel_write_xb;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_xb2_15 <= 1'b0;
    end else begin
        if (((matmul_1_U0_ap_done & matmul_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_xb2_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_xb2_15 <= ap_sync_channel_write_xb2_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_matmul_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_matmul_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_matmul_1_U0_ap_ready <= ap_sync_matmul_1_U0_ap_ready;
        end
    end
end

assign Block_entry_att_0_wr_proc_U0_ap_continue = ap_sync_channel_write_att;

assign Block_entry_att_0_wr_proc_U0_ap_start = (position_c3_channel_empty_n & (ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1 & add126_loc_channel_empty_n);

assign Block_entry_att_0_wr_proc_U0_att_0_full_n = att_i_full_n;

assign Block_entry_gmem0_rd_proc_U0_ap_continue = (ap_sync_channel_write_out_v_15 & ap_sync_channel_write_out_q_15 & ap_sync_channel_write_out_k_15 & ap_sync_channel_write_current_token_c_channel);

assign Block_entry_gmem0_rd_proc_U0_ap_start = ((ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign Block_entry_gmem0_rd_proc_U0_out_k_15_full_n = out_k_15_i_full_n;

assign Block_entry_gmem0_rd_proc_U0_out_q_15_full_n = out_q_15_i_full_n;

assign Block_entry_gmem0_rd_proc_U0_out_v_15_full_n = out_v_15_i_full_n;

assign Block_entry_proc_U0_ap_continue = (ap_sync_channel_write_p_loc105_channel & ap_sync_channel_write_mul7_loc_c2_channel);

assign Block_entry_proc_U0_ap_start = ((ap_sync_reg_Block_entry_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign Block_entry_xb_0_wr_proc_U0_ap_continue = ap_sync_channel_write_xb;

assign Block_entry_xb_0_wr_proc_U0_ap_start = (p_loc106_c_channel_empty_n & (ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign Block_entry_xb_0_wr_proc_U0_xb_0_full_n = xb_i_full_n;

assign Loop_CACHE_STORE_proc_U0_ap_continue = ap_sync_done;

assign Loop_CACHE_STORE_proc_U0_ap_start = (p_loc_channel_empty_n & out_v_15_t_empty_n & out_k_rope_7_t_empty_n);

assign Loop_OUTPUT_WRITE_proc_U0_ap_continue = ap_sync_done;

assign Loop_OUTPUT_WRITE_proc_U0_ap_start = (xb2_15_t_empty_n & current_token_c_channel_empty_n);

assign RoPE_1_U0_ap_continue = ap_sync_channel_write_out_k_rope_7;

assign RoPE_1_U0_ap_start = out_k_15_t_empty_n;

assign RoPE_1_U0_out_7_full_n = out_k_rope_7_i_full_n;

assign RoPE_U0_ap_continue = ap_sync_channel_write_out_q_rope_7;

assign RoPE_U0_ap_start = out_q_15_t_empty_n;

assign RoPE_U0_out_7_full_n = out_q_rope_7_i_full_n;

assign ap_channel_done_att = ((ap_sync_reg_channel_write_att ^ 1'b1) & Block_entry_att_0_wr_proc_U0_ap_done);

assign ap_channel_done_current_token_c_channel = ((ap_sync_reg_channel_write_current_token_c_channel ^ 1'b1) & Block_entry_gmem0_rd_proc_U0_ap_done);

assign ap_channel_done_mul7_loc_c2_channel = ((ap_sync_reg_channel_write_mul7_loc_c2_channel ^ 1'b1) & Block_entry_proc_U0_ap_done);

assign ap_channel_done_out_k_15 = ((ap_sync_reg_channel_write_out_k_15 ^ 1'b1) & Block_entry_gmem0_rd_proc_U0_ap_done);

assign ap_channel_done_out_k_rope_7 = ((ap_sync_reg_channel_write_out_k_rope_7 ^ 1'b1) & RoPE_1_U0_ap_done);

assign ap_channel_done_out_q_15 = ((ap_sync_reg_channel_write_out_q_15 ^ 1'b1) & Block_entry_gmem0_rd_proc_U0_ap_done);

assign ap_channel_done_out_q_rope_7 = ((ap_sync_reg_channel_write_out_q_rope_7 ^ 1'b1) & RoPE_U0_ap_done);

assign ap_channel_done_out_v_15 = ((ap_sync_reg_channel_write_out_v_15 ^ 1'b1) & Block_entry_gmem0_rd_proc_U0_ap_done);

assign ap_channel_done_p_loc105_channel = ((ap_sync_reg_channel_write_p_loc105_channel ^ 1'b1) & Block_entry_proc_U0_ap_done);

assign ap_channel_done_position_c3_channel = ((ap_sync_reg_channel_write_position_c3_channel ^ 1'b1) & RoPE_U0_ap_done);

assign ap_channel_done_position_c_channel = ((ap_sync_reg_channel_write_position_c_channel ^ 1'b1) & Block_entry_att_0_wr_proc_U0_ap_done);

assign ap_channel_done_xb = ((ap_sync_reg_channel_write_xb ^ 1'b1) & Block_entry_xb_0_wr_proc_U0_ap_done);

assign ap_channel_done_xb2_15 = (matmul_1_U0_ap_done & (ap_sync_reg_channel_write_xb2_15 ^ 1'b1));

assign ap_done = ap_sync_done;

assign ap_idle = (matmul_1_U0_ap_idle & (p_loc106_c_channel_empty_n ^ 1'b1) & (p_loc_channel_empty_n ^ 1'b1) & (position_c3_channel_empty_n ^ 1'b1) & (current_token_c_channel_empty_n ^ 1'b1) & (xb2_15_t_empty_n ^ 1'b1) & (xb_t_empty_n ^ 1'b1) & (out_k_rope_7_t_empty_n ^ 1'b1) & (out_v_15_t_empty_n ^ 1'b1) & (out_k_15_t_empty_n ^ 1'b1) & (out_q_15_t_empty_n ^ 1'b1) & (1'b1 ^ add126_loc_channel_empty_n) & entry_proc_U0_ap_idle & RoPE_U0_ap_idle & RoPE_1_U0_ap_idle & Loop_OUTPUT_WRITE_proc_U0_ap_idle & Loop_CACHE_STORE_proc_U0_ap_idle & Block_entry_xb_0_wr_proc_U0_ap_idle & Block_entry_proc_U0_ap_idle & Block_entry_gmem0_rd_proc_U0_ap_idle & Block_entry_att_0_wr_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry_att_0_wr_proc_U0_ap_ready = (ap_sync_reg_Block_entry_att_0_wr_proc_U0_ap_ready | Block_entry_att_0_wr_proc_U0_ap_ready);

assign ap_sync_Block_entry_gmem0_rd_proc_U0_ap_ready = (ap_sync_reg_Block_entry_gmem0_rd_proc_U0_ap_ready | Block_entry_gmem0_rd_proc_U0_ap_ready);

assign ap_sync_Block_entry_proc_U0_ap_ready = (ap_sync_reg_Block_entry_proc_U0_ap_ready | Block_entry_proc_U0_ap_ready);

assign ap_sync_Block_entry_xb_0_wr_proc_U0_ap_ready = (ap_sync_reg_Block_entry_xb_0_wr_proc_U0_ap_ready | Block_entry_xb_0_wr_proc_U0_ap_ready);

assign ap_sync_channel_write_att = ((ap_channel_done_att & Block_entry_att_0_wr_proc_U0_att_0_full_n) | ap_sync_reg_channel_write_att);

assign ap_sync_channel_write_current_token_c_channel = ((current_token_c_channel_full_n & ap_channel_done_current_token_c_channel) | ap_sync_reg_channel_write_current_token_c_channel);

assign ap_sync_channel_write_mul7_loc_c2_channel = ((mul7_loc_c2_channel_full_n & ap_channel_done_mul7_loc_c2_channel) | ap_sync_reg_channel_write_mul7_loc_c2_channel);

assign ap_sync_channel_write_out_k_15 = ((ap_channel_done_out_k_15 & Block_entry_gmem0_rd_proc_U0_out_k_15_full_n) | ap_sync_reg_channel_write_out_k_15);

assign ap_sync_channel_write_out_k_rope_7 = ((ap_channel_done_out_k_rope_7 & RoPE_1_U0_out_7_full_n) | ap_sync_reg_channel_write_out_k_rope_7);

assign ap_sync_channel_write_out_q_15 = ((ap_channel_done_out_q_15 & Block_entry_gmem0_rd_proc_U0_out_q_15_full_n) | ap_sync_reg_channel_write_out_q_15);

assign ap_sync_channel_write_out_q_rope_7 = ((ap_channel_done_out_q_rope_7 & RoPE_U0_out_7_full_n) | ap_sync_reg_channel_write_out_q_rope_7);

assign ap_sync_channel_write_out_v_15 = ((ap_channel_done_out_v_15 & Block_entry_gmem0_rd_proc_U0_out_v_15_full_n) | ap_sync_reg_channel_write_out_v_15);

assign ap_sync_channel_write_p_loc105_channel = ((p_loc105_channel_full_n & ap_channel_done_p_loc105_channel) | ap_sync_reg_channel_write_p_loc105_channel);

assign ap_sync_channel_write_position_c3_channel = ((position_c3_channel_full_n & ap_channel_done_position_c3_channel) | ap_sync_reg_channel_write_position_c3_channel);

assign ap_sync_channel_write_position_c_channel = ((position_c_channel_full_n & ap_channel_done_position_c_channel) | ap_sync_reg_channel_write_position_c_channel);

assign ap_sync_channel_write_xb = ((ap_channel_done_xb & Block_entry_xb_0_wr_proc_U0_xb_0_full_n) | ap_sync_reg_channel_write_xb);

assign ap_sync_channel_write_xb2_15 = ((matmul_1_U0_o_vec_15_full_n & ap_channel_done_xb2_15) | ap_sync_reg_channel_write_xb2_15);

assign ap_sync_done = (Loop_OUTPUT_WRITE_proc_U0_ap_done & Loop_CACHE_STORE_proc_U0_ap_done);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_matmul_1_U0_ap_ready = (matmul_1_U0_ap_ready | ap_sync_reg_matmul_1_U0_ap_ready);

assign ap_sync_ready = (ap_sync_matmul_1_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready & ap_sync_Block_entry_xb_0_wr_proc_U0_ap_ready & ap_sync_Block_entry_proc_U0_ap_ready & ap_sync_Block_entry_gmem0_rd_proc_U0_ap_ready & ap_sync_Block_entry_att_0_wr_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign gmem0_0_BID = 1'd0;

assign gmem0_0_BRESP = 2'd0;

assign gmem0_0_BUSER = 1'd0;

assign gmem0_0_RID = 1'd0;

assign gmem0_0_RLAST = 1'b0;

assign gmem0_0_RRESP = 2'd0;

assign gmem0_0_RUSER = 1'd0;

assign gmem1_0_RID = 1'd0;

assign gmem1_0_RLAST = 1'b0;

assign gmem1_0_RRESP = 2'd0;

assign gmem1_0_RUSER = 1'd0;

assign gmem2_0_BID = 1'd0;

assign gmem2_0_BRESP = 2'd0;

assign gmem2_0_BUSER = 1'd0;

assign gmem2_0_RID = 1'd0;

assign gmem2_0_RLAST = 1'b0;

assign gmem2_0_RRESP = 2'd0;

assign gmem2_0_RUSER = 1'd0;

assign gmem3_0_BID = 1'd0;

assign gmem3_0_BRESP = 2'd0;

assign gmem3_0_BUSER = 1'd0;

assign gmem3_0_RID = 1'd0;

assign gmem3_0_RLAST = 1'b0;

assign gmem3_0_RRESP = 2'd0;

assign gmem3_0_RUSER = 1'd0;

assign gmem5_0_RID = 1'd0;

assign gmem5_0_RLAST = 1'b0;

assign gmem5_0_RRESP = 2'd0;

assign gmem5_0_RUSER = 1'd0;

assign gmem6_0_RID = 1'd0;

assign gmem6_0_RLAST = 1'b0;

assign gmem6_0_RRESP = 2'd0;

assign gmem6_0_RUSER = 1'd0;

assign gmem7_0_RID = 1'd0;

assign gmem7_0_RLAST = 1'b0;

assign gmem7_0_RRESP = 2'd0;

assign gmem7_0_RUSER = 1'd0;

assign matmul_1_U0_ap_continue = ap_sync_channel_write_xb2_15;

assign matmul_1_U0_ap_start = (xb_t_empty_n & (ap_sync_reg_matmul_1_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign matmul_1_U0_o_vec_15_full_n = xb2_15_i_full_n;

endmodule //kernel_mhsa
