<!DOCTYPE html>
<head>
<meta charset="utf-8"></meta>
    <style>
        @font-face {
            font-family: math-font;
            src: url(https://fred-wang.github.io/MathFonts/TeXGyreSchola/texgyreschola-math.woff2);
        }
        math {
            font-family: math-font;
        }
        body{
            font-family:Calibri;
            max-width: 50em;
            margin: auto;
            padding: 10px;
            background-color: white;
        }
        table{
            margin: 1em 0 1em 0;
        }
        table,tr,th,td{
            border: 1px solid #474747;
            border-collapse: collapse;
            text-align: left;
            vertical-align: top;
        }
        img{
            max-width: 100%;
        }
        a {
            color: #287cff
        }
    </style>
<meta name="viewport" content="width=device-width, initial-scale=1.0">
</head><p>// –ë—É–¥–µ—Ç –†–ö –ø–æ Verilog –ª–º–∞–æ, –≤ —Ä–∞–π–æ–Ω–µ –≤—Ç–æ—Ä–æ–π –ª–∞–±—ã –ø—Ä–∞–≤–¥–∞ —Ç–∞–∫ —á—Ç–æ –ø–æ–∫–∞
–Ω–µ —Å—Å—ã<br />
–ü—Ä–æ–¥–æ–ª–∂–∞–µ–º –æ–ø–∏—Å—ã–≤–∞—Ç—å –∫–æ–Ω–≤–µ–π–µ—Ä–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä (–¥–æ define wth(stage) - –±—ã–ª–æ –≤
–ø—Ä–æ—à–ª—ã–π —Ä–∞–∑)</p>
<pre><code>module pipelined_adder #(parameter w = 128, s = 4)(
    input clk, rstn, cin, valid_op1, valid_op2;
    input [w-1:0] op1, op2;
    output reg [w-1:0] res;
    output reg valid
);
localparam [s * 32 - 1:0] stage_width = 
    {32&#39;d34, 32&#39;d32, 32&#39;d32, 32&#39;d30} // –†–∞–∑–º–µ—Ä–Ω–æ—Å—Ç—å —Å—Ç–∞–¥–∏–π, —Å—É–º–º–∞ 128
define wth(stage) stage_widths[32 * stage +:32]

function integer base;
    input integer stage;
    begin
        base = 0;
        for (stage = stage; stage &gt; 0; stage - stage - 1) begin
            base = base + wth(stage + 1)
        end
    end
endfunction

define idx(stage) base(stage) +: wth(stage) // –ö–æ–Ω—Å—Ç—Ä—É–∫—Ü–∏—è, –∑–∞–¥–∞—é—â–∞—è –∏—Ç–æ–≥–æ–≤—É—é &quot;–≤–µ—Ä—Ç–∏–∫–∞–ª—å–Ω—É—é&quot; —à–∏—Ä–∏–Ω—É
reg [w-1:0] stage_reg [0:s-1];
wire[w-1:0] stage_comb [0:s-1];
reg [w-1:0] stage_op1 [0:s-1];
reg [w-1:0] stage_op2 [0:s-1];
reg [s-1:0] valid_reg;
reg [s:0] c_reg;
wire [s:0] c_wire;
wire [s-1:0] f; // –ë–µ—Å–ø–æ–ª–µ–∑–Ω–∞—è —Ö–µ—Ä–Ω—è, –Ω–∏–≥–¥–µ –Ω–µ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è, –Ω–æ –¥–æ–±—å—ë—Ç –¥–ª–∏–Ω—É –¥–æ –Ω–æ—Ä–º –∑–Ω–∞—á–µ–Ω–∏–π, —á—Ç–æ –æ–ø—Ç–∏–º–∏–∑–∏—Ä—É–µ—Ç –∫–æ–Ω—Å—Ç—Ä—É–∫—Ü–∏—é –ø—Ä–∏ —Å–∏–Ω—Ç–µ–∑–µ
integer i;
genvar k;
// –í —Å—Ö–µ–º–µ –ø–æ —Å—É—Ç–∏ –±—É–¥–µ—Ç 2 —Ä–µ—Å–µ—Ç–∞ - –æ–¥–∏–Ω –≥–ª–æ–±–∞–ª—å–Ω—ã–π, &quot;–Ω–µ–≤–∏–¥–∏–º—ã–π&quot;, –ø—Ä–æ–∏—Å—Ö–æ–¥—è—â–∏–π –ø—Ä–∏ –≤–∫–ª—é—á–µ–Ω–∏–∏. –í—Ç–æ—Ä–æ–π - —Å –ø–µ—Ä–µ–¥–∞–≤–∞–µ–º—ã–º –Ω–∞–º–∏ –∑–Ω–∞—á–µ–Ω–∏–µ–º

inintial begin
    for (i = 0; i &lt; s; i = i + 1) begin
        stage reg[i] &lt;= {w{1&#39;b0}};
        valid reg[i] &lt;= 1&#39;b0;
        stage_op1[i] &lt;= {w{1&#39;b0}};
        stage_op2[i] &lt;= {1{1&#39;b0}};
        res &lt;= {w{1&#39;b0}};
    end
    c_reg &lt;= {(s+1)}{1&#39;b0}
end

always @(*) begin
    stage_op1[0] &lt;= op1;
    stage_op2[0] &lt;= op2;
    c_reg[0] &lt;= cin;
end

generate
    for (k = 0; k &lt; s; k = k + 1) begin
        assign {c_comb[k + 1], stage_comb[k][`idx(k)], f[k]} = {1&#39;b0, stage_op1[k][`idx(k)], c_reg[k]} + {1&#39;b0, stage_op2[k][`idx(k)], c_reg[k]};
    end
    always @(posedge clk) begin
        if (~rstn)
            for (i = 0; i &lt; s; i = i + 1)
                stage_reg[i][`idx(k)] &lt;= {w{1&#39;b0}}
        else begin
            stage_reg[0][`idx(k)] &lt;= stage_comb[0][`idx(k)];
            for (i = 1; i &lt; s; i = i + 1) begin
                if (i == k) 
                    stage_reg[i][`idx(k)] &lt;= stage_comb[i][`idx(k)];
                else
                    stage_reg[i][`idx(k)] &lt;= stage_reg[i - 1][`idx(k)];
            end
        end
    end
endgenerate

always @(posedge clk) begin
    if (!rstn) begin
        valid &lt;= 1&#39;b0;
        res &lt;= {w{1&#39;b0}};
        valid_reg &lt;= {s{1&#39;b0}};
        for (i = 1; i &lt; s; i = i + 1) begin
            stage_op1[i] &lt;= {w{1&#39;b0}};
            stage_op2[i] &lt;= {w{1&#39;b0}};
            c_reg[i] &lt;= 1&#39;b0;
        end
        c_reg[s] &lt;= 1&#39;b0;
    end else begin
        valid_reg[0] &lt;= valid_op1 &amp; valid_op2;
        for (i = 1; i &lt; s; c = i + 1) begin
            valid_reg[i] &lt;= valid_reg[i - 1];
            c_reg[i] &lt;= c_comb[i];
            stage_op1[i] &lt;= stage_op1[i - 1];
            stage_op2[i] &lt;= stage_op2[i - 1];
        end
        res &lt;= stage_res[s - 1];
        valid &lt;= valid_reg[s - 1];
    end
end
endmodule</code></pre>
<p>^ –í–æ—Ç —ç—Ç—É –ø–∏–∑–¥–æ—Ç—É —Ä–∞–∑–≥–æ–Ω—è—Ç—å –Ω–∞ –ª–∞–±–µ</p>
<h4 id="–≤—Ç–æ—Ä–∞—è-–ª–∞–±–∞">–í—Ç–æ—Ä–∞—è –ª–∞–±–∞</h4>
<p>–ò–¥–µ—è –≤—Ç–æ—Ä–æ–π –ª–∞–±—ã - –∞–≤—Ç–æ–º–∞—Ç –£–£<br />
–£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è –ú–ö —Ä–µ–ª–∏–∑–æ–≤–∞–Ω–æ –Ω–µ —Å—Ö–µ–º–æ–π –∞ –ø—Ä–æ–≥—Ä–∞–º–º–æ–π.</p>
<p>"–ù–∞–ø–æ–º–∏–Ω–∞–µ—Ç –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏–µ ü§ô"<br />
¬©Ô∏è –ü–æ–ø–æ–≤ 2025</p>
<p>–ú–∏–∫—Ä–æ–∫–æ–¥ –ø–æ —Å—É—Ç–∏ –ø—Ä–µ–¥—Å—Ç–∞–≤–ª—è–µ—Ç —Å–æ–±–æ–π –∞–≤—Ç–æ–º–∞—Ç—ã –∏ –æ–≥—Ä–æ–º–Ω–æ–µ –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ
–ø–µ—Ä–µ—Ö–æ–¥–æ–≤ –≤ –Ω—É–∂–Ω—ã–µ –∞–¥—Ä–µ—Å–∞ –Ω–∞ –∫–∞–∂–¥–æ–º —Ç–∞–∫—Ç–µ<br />
–ù–∞ –≤—Ç–æ—Ä–æ–π –ª–∞–±–µ –±—É–¥–µ–º –∫–∞–∫ —Ä–∞–∑ –ø–∏—Å–∞—Ç—å –º–∏–∫—Ä–æ–∫–æ–¥ –ø–æ–¥ –º–∏–∫—Ä–æ–ø—Ä–æ–≥—Ä–∞–º–º–Ω—ã–π
–∞–≤—Ç–æ–º–∞—Ç (–∫–æ—Ç–æ—Ä—ã–π —Ç–æ–∂–µ —Å–∞–º–∏ –Ω–∞–ø–∏—à–µ–º). –°–Ω–∞—á–∞–ª–∞ Hello World –ø–æ—Ç–æ–º –ø–æ
regex'–∞–º –ø–æ –≤–∞—Ä–∏–∞–Ω—Ç–∞–º</p>
