git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767103839
git clone --depth 1 --no-tags https://github.com/SamehM20/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767582945
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/AXI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767764187
git clone --depth 1 --no-tags https://github.com/aaayann/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767370815
git clone --depth 1 --no-tags https://github.com/axmalakar/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760056436
git clone --depth 1 --no-tags https://github.com/A1020A/NOC-Radix-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759628393
git clone --depth 1 --no-tags https://github.com/Zoubr99/Basic_Embedded_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752772340
git clone --depth 1 --no-tags https://github.com/conwater/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763745517
git clone --depth 1 --no-tags https://github.com/mitha-rao/RISCV-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753481692
git clone --depth 1 --no-tags https://github.com/g74253/gochoa_digital_design_lab_2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758536391
git clone --depth 1 --no-tags https://github.com/SAI1607/System_Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762116751
git clone --depth 1 --no-tags https://github.com/SidK123/8Bit_CommonBusCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762090421
git clone --depth 1 --no-tags https://github.com/MarwanEid1/UVM_SPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754392386
git clone --depth 1 --no-tags https://github.com/Ionita-Cezar/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759685710
git clone --depth 1 --no-tags https://github.com/Henrik07/onlabor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765900481
git clone --depth 1 --no-tags https://github.com/OscarM2023/Digitales_Ronny2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767785570
git clone --depth 1 --no-tags https://github.com/jdcasanasr/axi_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753862822
git clone --depth 1 --no-tags https://github.com/khalil-osu/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754232000
git clone --depth 1 --no-tags https://github.com/dishak14/Layered-TB-for-SPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752120337
git clone --depth 1 --no-tags https://github.com/Mertozkaya21/Light-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755290107
git clone --depth 1 --no-tags https://github.com/timothywu817/USB-1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755563403
git clone --depth 1 --no-tags https://github.com/HeiZad1/RISCV_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752782132
git clone --depth 1 --no-tags https://github.com/Jagatheshgiri/UART.UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753438805
git clone --depth 1 --no-tags https://github.com/lucyhu798/Custom-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753414373
git clone --depth 1 --no-tags https://github.com/aaayann/lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756451370
git clone --depth 1 --no-tags https://github.com/Mvk122/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756487581
git clone --depth 1 --no-tags https://github.com/Mayank27Vaghela/AHB-UVC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754672580
git clone --depth 1 --no-tags https://github.com/AlexandreGagne10/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756210027
git clone --depth 1 --no-tags https://github.com/hemanth-VP/srlatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757272303
git clone --depth 1 --no-tags https://github.com/Shreyast27/sr_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757275541
git clone --depth 1 --no-tags https://github.com/MeghanaRBhat/SR_LATCH_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757253714
git clone --depth 1 --no-tags https://github.com/shariethernet/cim_test_harness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757147580
git clone --depth 1 --no-tags https://github.com/AlexEduardo-zip/TP1_ISL_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760222042
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/my_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759931069
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756432999
git clone --depth 1 --no-tags https://github.com/rohitupari/SystemVerilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749033529
git clone --depth 1 --no-tags https://github.com/iwaniwaniwan012/NATIVE_PHY_CV_SIM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748986925
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-8-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751126594
git clone --depth 1 --no-tags https://github.com/nikul09/AXI3-Back-to-Back-VIP-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762851170
git clone --depth 1 --no-tags https://github.com/AndrejGobor/SysVerilogUVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760928055
git clone --depth 1 --no-tags https://github.com/pnguyen174/cpe333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751593367
git clone --depth 1 --no-tags https://github.com/rokarn12/Advanced-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763792545
git clone --depth 1 --no-tags https://github.com/Abdullah-Shaaban/cv32e20v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756403133
git clone --depth 1 --no-tags https://github.com/maxdoublee/Advanced-Computer-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748484073
git clone --depth 1 --no-tags https://github.com/Mekky7/spi_verf_with-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764736845
git clone --depth 1 --no-tags https://github.com/ahpinder/NeuralEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751558395
git clone --depth 1 --no-tags https://github.com/sduaz/dsdlab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767054480
git clone --depth 1 --no-tags https://github.com/SuchithraM008/System-Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751633388
git clone --depth 1 --no-tags https://github.com/RafHL/tb_example_2024-03-05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767802699
git clone --depth 1 --no-tags https://github.com/Susheelaaa/Systemverilog_basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767459434
git clone --depth 1 --no-tags https://github.com/icanc0/tinyish-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766353709
git clone --depth 1 --no-tags https://github.com/DeadImage/SystemVerilogMisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767632222
git clone --depth 1 --no-tags https://github.com/Dedorou/bash-hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767699036
git clone --depth 1 --no-tags https://github.com/YosysHQ-Docs/AppNote-123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755002237
git clone --depth 1 --no-tags https://github.com/tsengs0/Generic_SRAM_APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748580642
git clone --depth 1 --no-tags https://github.com/ZelGusev/rs15_9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748517582
git clone --depth 1 --no-tags https://github.com/ertanhll/Simple-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754381010
git clone --depth 1 --no-tags https://github.com/kocatepedogu/cellular-automaton-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753795051
git clone --depth 1 --no-tags https://github.com/robfinch/FT833.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755461700
git clone --depth 1 --no-tags https://github.com/satyaprakashakula/Matrix-SparseVector-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755796198
git clone --depth 1 --no-tags https://github.com/lijiajun2/Spadix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750783290
git clone --depth 1 --no-tags https://github.com/PankajNair/Image-Processing-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757301199
git clone --depth 1 --no-tags https://github.com/MatveyVisotsky/mips_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754611400
git clone --depth 1 --no-tags https://github.com/pdineshk01/HTAX_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751710777
git clone --depth 1 --no-tags https://github.com/aitesam961/bi-tribble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750351353
git clone --depth 1 --no-tags https://github.com/BrianMere/MyComputerArchitectureProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753292103
git clone --depth 1 --no-tags https://github.com/teeng/tags-SysVer-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750120658
git clone --depth 1 --no-tags https://github.com/BHKGITT/Router1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752866998
git clone --depth 1 --no-tags https://github.com/gabrielcalubayan72/CS21-MIPS-Extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759379475
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-Environment-for-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759531100
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/Lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759930580
git clone --depth 1 --no-tags https://github.com/XainSaeed/DigitalSystem_-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760286237
git clone --depth 1 --no-tags https://github.com/VeresDenisa/3FoundersServer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754115786
git clone --depth 1 --no-tags https://github.com/princepavanm/expo_svg_spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757891776
git clone --depth 1 --no-tags https://github.com/ThomasRen2077/Dijkstra_on_Xilinx_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762961017
git clone --depth 1 --no-tags https://github.com/alexmangushev/EduSoCRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754038983
git clone --depth 1 --no-tags https://github.com/Emirhan-Kilic/Basys3Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763502494
git clone --depth 1 --no-tags https://github.com/GustavoMXitamul/Sistemas-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763905281
git clone --depth 1 --no-tags https://github.com/MuhammadUsman3506/Verilog_Basic_RTL_Module_Trainning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764861632
git clone --depth 1 --no-tags https://github.com/OrbitNTNU/electronics-FPGA-libs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765773836
git clone --depth 1 --no-tags https://github.com/sifferman/flip_flop_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763154163
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/static_array_sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767345681
git clone --depth 1 --no-tags https://github.com/huriyyahasif/DSD-2022ee103.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753224629
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767058836
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767099815
git clone --depth 1 --no-tags https://github.com/Tylerd1208022/387Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764806981
git clone --depth 1 --no-tags https://github.com/SamuelJoly23/3311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755309097
git clone --depth 1 --no-tags https://github.com/shivaprasadbalne/PRE_SI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750471817
git clone --depth 1 --no-tags https://github.com/VeresDenisa/cluster-5-switch-sv-uvm-tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761845479
git clone --depth 1 --no-tags https://github.com/DudesVult/SHA3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761381040
git clone --depth 1 --no-tags https://github.com/SergiuWat/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759685095
git clone --depth 1 --no-tags https://github.com/yoon123seul/CAST_LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748479047
git clone --depth 1 --no-tags https://github.com/Venkata2001/intern1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749474179
git clone --depth 1 --no-tags https://github.com/Aditishah-729/ECE-551-MazeRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749607201
