
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
1.080451 source latency mem_i0/clk1 v
-1.378805 target latency _144_/CLK ^
-0.050000 clock uncertainty
0.000000 CRPR
--------------
-0.348353 hold skew

