static int F_1 ( bool V_1 , int V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nunsigned int V_6 = F_2 () ;\r\nbool V_7 ;\r\nT_1 V_8 ;\r\nstruct V_9 * V_10 = & F_3 ( V_9 , V_6 ) ;\r\nV_8 = F_4 () ;\r\nif ( V_3 == V_11 ) {\r\nif ( V_2 == V_12 )\r\nV_5 = & V_10 -> V_13 ;\r\nelse if ( V_2 == V_14 )\r\nV_5 = & V_10 -> V_15 ;\r\nelse\r\nreturn 0 ;\r\n} else if ( V_3 == V_16 ) {\r\nif ( V_2 == V_12 )\r\nV_5 = & V_10 -> V_17 ;\r\nelse if ( V_2 == V_14 )\r\nV_5 = & V_10 -> V_18 ;\r\nelse\r\nreturn 0 ;\r\n} else\r\nreturn 0 ;\r\nV_7 = V_5 -> V_1 ;\r\nV_5 -> V_1 = V_1 ;\r\nif ( V_1 )\r\nV_5 -> V_19 ++ ;\r\nif ( F_5 ( V_8 , V_5 -> V_20 ) &&\r\nV_5 -> V_19 != V_5 -> V_21 )\r\nreturn 0 ;\r\nV_5 -> V_20 = V_8 + V_22 ;\r\nV_5 -> V_21 = V_5 -> V_19 ;\r\nif ( V_1 ) {\r\nif ( V_2 == V_12 )\r\nF_6 ( L_1 ,\r\nV_6 ,\r\nV_3 == V_11 ? L_2 : L_3 ,\r\nV_5 -> V_19 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_7 ) {\r\nif ( V_2 == V_12 )\r\nF_7 ( L_4 , V_6 ,\r\nV_3 == V_11 ? L_2 : L_3 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( int V_3 , int V_2 )\r\n{\r\nstruct V_4 * V_5 ;\r\nunsigned int V_6 = F_2 () ;\r\nstruct V_9 * V_10 = & F_3 ( V_9 , V_6 ) ;\r\nT_1 V_8 = F_4 () ;\r\nif ( V_3 == V_16 )\r\nV_5 = ( V_2 == 0 ) ? & V_10 -> V_23 :\r\n& V_10 -> V_24 ;\r\nelse\r\nV_5 = ( V_2 == 0 ) ? & V_10 -> V_25 :\r\n& V_10 -> V_26 ;\r\nif ( F_5 ( V_8 , V_5 -> V_20 ) )\r\nreturn 0 ;\r\nV_5 -> V_20 = V_8 + V_22 ;\r\nreturn 1 ;\r\n}\r\nstatic int T_2 F_9 ( char * V_27 )\r\n{\r\nV_28 = true ;\r\nreturn 1 ;\r\n}\r\nstatic int F_10 ( struct V_29 * V_30 , unsigned int V_31 )\r\n{\r\nint V_32 ;\r\nstruct V_33 * V_34 = & F_11 ( V_31 ) ;\r\nV_32 = F_12 ( & V_30 -> V_35 , & V_36 ) ;\r\nif ( V_32 )\r\nreturn V_32 ;\r\nif ( F_13 ( V_34 , V_37 ) && V_28 )\r\nV_32 = F_14 ( & V_30 -> V_35 ,\r\n& V_38 . V_39 ,\r\nV_36 . V_40 ) ;\r\nif ( F_13 ( V_34 , V_41 ) ) {\r\nV_32 = F_14 ( & V_30 -> V_35 ,\r\n& V_42 . V_39 ,\r\nV_36 . V_40 ) ;\r\nif ( F_13 ( V_34 , V_37 ) && V_28 )\r\nV_32 = F_14 ( & V_30 -> V_35 ,\r\n& V_43 . V_39 ,\r\nV_36 . V_40 ) ;\r\n}\r\nreturn V_32 ;\r\n}\r\nstatic void F_15 ( struct V_29 * V_30 )\r\n{\r\nF_16 ( & V_30 -> V_35 , & V_36 ) ;\r\n}\r\nstatic int\r\nF_17 ( struct V_44 * V_45 ,\r\nunsigned long V_46 ,\r\nvoid * V_47 )\r\n{\r\nunsigned int V_31 = ( unsigned long ) V_47 ;\r\nstruct V_29 * V_30 ;\r\nint V_32 = 0 ;\r\nV_30 = F_18 ( V_31 ) ;\r\nswitch ( V_46 ) {\r\ncase V_48 :\r\ncase V_49 :\r\nV_32 = F_10 ( V_30 , V_31 ) ;\r\nF_19 ( V_32 ) ;\r\nbreak;\r\ncase V_50 :\r\ncase V_51 :\r\ncase V_52 :\r\ncase V_53 :\r\nF_15 ( V_30 ) ;\r\nbreak;\r\n}\r\nreturn F_20 ( V_32 ) ;\r\n}\r\nstatic T_2 int F_21 ( void )\r\n{\r\nunsigned int V_31 = 0 ;\r\nint V_32 ;\r\nif ( ! F_22 ( & V_54 ) )\r\nreturn 0 ;\r\nF_23 () ;\r\nF_24 (cpu) {\r\nV_32 = F_10 ( F_18 ( V_31 ) , V_31 ) ;\r\nF_19 ( V_32 ) ;\r\n}\r\nF_25 ( & V_55 ) ;\r\nF_26 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_27 ( T_3 V_56 )\r\n{\r\nbool V_57 = false ;\r\nbool V_58 = false ;\r\nif ( ! V_59 )\r\nreturn;\r\nif ( V_56 & V_60 )\r\nV_57 = true ;\r\nif ( V_56 & V_61 )\r\nV_58 = true ;\r\nif ( ! V_57 && ! V_58 )\r\nreturn;\r\nif ( V_62 &&\r\nV_62 () ) {\r\nV_59 ( V_56 ) ;\r\nreturn;\r\n}\r\nif ( V_57 && F_8 ( V_16 , 0 ) )\r\nV_59 ( V_56 ) ;\r\nif ( V_58 && F_8 ( V_16 , 1 ) )\r\nV_59 ( V_56 ) ;\r\n}\r\nstatic void F_28 ( T_3 V_56 )\r\n{\r\nif ( ! V_63 )\r\nreturn;\r\nif ( ( V_56 & V_60 ) &&\r\nF_8 ( V_11 , 0 ) )\r\nV_63 ( V_56 ) ;\r\nif ( ( V_56 & V_61 ) &&\r\nF_8 ( V_11 , 1 ) )\r\nV_63 ( V_56 ) ;\r\n}\r\nstatic void F_29 ( void )\r\n{\r\nT_3 V_56 ;\r\nif ( F_30 ( V_64 ) )\r\nF_31 ( V_65 , 0 ) ;\r\nF_32 ( V_66 , V_56 ) ;\r\nF_28 ( V_56 ) ;\r\nif ( F_1 ( V_56 & V_67 ,\r\nV_12 ,\r\nV_11 ) != 0 )\r\nF_33 ( V_56 ) ;\r\nif ( F_34 ( V_37 ) && V_28 )\r\nF_1 ( V_56 & V_68 ,\r\nV_14 ,\r\nV_11 ) ;\r\nif ( F_34 ( V_41 ) ) {\r\nF_32 ( V_69 , V_56 ) ;\r\nF_27 ( V_56 ) ;\r\nF_1 ( V_56 & V_70 ,\r\nV_12 ,\r\nV_16 ) ;\r\nif ( F_34 ( V_37 ) && V_28 )\r\nF_1 ( V_56 &\r\nV_71 ,\r\nV_14 ,\r\nV_16 ) ;\r\n}\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nF_36 ( L_5 ,\r\nF_2 () ) ;\r\n}\r\nstatic inline void F_37 ( void )\r\n{\r\nF_38 ( V_72 ) ;\r\nF_39 () ;\r\n}\r\nT_4 T_5 void F_40 ( struct V_73 * V_74 )\r\n{\r\nF_41 () ;\r\nF_37 () ;\r\nF_42 () ;\r\n}\r\nT_4 T_5 void F_43 ( struct V_73 * V_74 )\r\n{\r\nF_41 () ;\r\nF_44 ( V_75 ) ;\r\nF_37 () ;\r\nF_45 ( V_75 ) ;\r\nF_42 () ;\r\n}\r\nstatic int F_46 ( struct V_33 * V_34 )\r\n{\r\nif ( ! F_47 ( V_76 ) )\r\nreturn 0 ;\r\nif ( ! F_13 ( V_34 , V_77 ) || ! F_13 ( V_34 , V_78 ) )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}\r\nvoid T_2 F_48 ( void )\r\n{\r\nif ( F_46 ( & V_79 ) )\r\nV_80 = F_49 ( V_81 ) ;\r\n}\r\nvoid F_50 ( struct V_33 * V_34 )\r\n{\r\nunsigned int V_31 = F_2 () ;\r\nint V_82 = 0 ;\r\nT_6 V_83 , V_84 ;\r\nif ( ! F_46 ( V_34 ) )\r\nreturn;\r\nF_51 ( V_85 , V_83 , V_84 ) ;\r\nV_84 = V_80 ;\r\nif ( ( V_84 & V_86 ) != V_87 )\r\nF_52 ( V_81 , V_80 ) ;\r\nif ( ( V_83 & V_88 ) && ( V_84 & V_89 ) ) {\r\nif ( V_90 == V_91 )\r\nF_53 ( L_6 , V_31 ) ;\r\nreturn;\r\n}\r\nif ( F_13 ( V_34 , V_92 ) ) {\r\nif ( V_34 -> V_93 == 6 && ( V_34 -> V_94 == 9 || V_34 -> V_94 == 13 ) ) {\r\nF_51 ( V_95 , V_83 , V_84 ) ;\r\nif ( V_83 & V_96 )\r\nV_82 = 1 ;\r\n} else if ( V_83 & V_97 )\r\nV_82 = 1 ;\r\n}\r\nV_84 = V_75 | V_87 | V_98 ;\r\nF_52 ( V_81 , V_84 ) ;\r\nF_51 ( V_99 , V_83 , V_84 ) ;\r\nif ( F_13 ( V_34 , V_37 ) && ! V_28 )\r\nF_54 ( V_99 ,\r\n( V_83 | ( V_100\r\n| V_101 ) ) & ~ V_102 , V_84 ) ;\r\nelse if ( F_13 ( V_34 , V_37 ) && V_28 )\r\nF_54 ( V_99 ,\r\nV_83 | ( V_100\r\n| V_101 | V_102 ) , V_84 ) ;\r\nelse\r\nF_54 ( V_99 ,\r\nV_83 | ( V_100 | V_101 ) , V_84 ) ;\r\nif ( F_13 ( V_34 , V_41 ) ) {\r\nF_51 ( V_103 , V_83 , V_84 ) ;\r\nif ( F_13 ( V_34 , V_37 ) && ! V_28 )\r\nF_54 ( V_103 ,\r\n( V_83 | ( V_104\r\n| V_105 ) )\r\n& ~ V_106 , V_84 ) ;\r\nelse if ( F_13 ( V_34 , V_37 ) && V_28 )\r\nF_54 ( V_103 ,\r\nV_83 | ( V_104\r\n| V_105\r\n| V_106 ) , V_84 ) ;\r\nelse\r\nF_54 ( V_103 ,\r\nV_83 | ( V_104\r\n| V_105 ) , V_84 ) ;\r\n}\r\nF_39 = F_29 ;\r\nF_51 ( V_85 , V_83 , V_84 ) ;\r\nF_54 ( V_85 , V_83 | V_88 , V_84 ) ;\r\nV_83 = F_49 ( V_81 ) ;\r\nF_52 ( V_81 , V_83 & ~ V_98 ) ;\r\nF_55 ( L_7 ,\r\nV_82 ? L_8 : L_9 ) ;\r\nF_56 ( & V_54 , 1 ) ;\r\n}
