
19_2020_0247_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b88  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08007e28  08007e28  00017e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007fb4  08007fb4  00017fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007fb8  08007fb8  00017fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  24000000  08007fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000046c0  24000078  08008034  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24004738  08008034  00024738  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001daf0  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003a38  00000000  00000000  0003db96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001aa0  00000000  00000000  000415d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001908  00000000  00000000  00043070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003eb7c  00000000  00000000  00044978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000198c2  00000000  00000000  000834f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00188bd6  00000000  00000000  0009cdb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0022598c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000760c  00000000  00000000  002259dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08007e10 	.word	0x08007e10

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	08007e10 	.word	0x08007e10

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	4a07      	ldr	r2, [pc, #28]	; (80003bc <vApplicationGetIdleTaskMemory+0x2c>)
 80003a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80003a2:	68bb      	ldr	r3, [r7, #8]
 80003a4:	4a06      	ldr	r2, [pc, #24]	; (80003c0 <vApplicationGetIdleTaskMemory+0x30>)
 80003a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2280      	movs	r2, #128	; 0x80
 80003ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80003ae:	bf00      	nop
 80003b0:	3714      	adds	r7, #20
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	24000094 	.word	0x24000094
 80003c0:	24000148 	.word	0x24000148

080003c4 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80003c4:	b480      	push	{r7}
 80003c6:	b085      	sub	sp, #20
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	60f8      	str	r0, [r7, #12]
 80003cc:	60b9      	str	r1, [r7, #8]
 80003ce:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	4a07      	ldr	r2, [pc, #28]	; (80003f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80003d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	4a06      	ldr	r2, [pc, #24]	; (80003f4 <vApplicationGetTimerTaskMemory+0x30>)
 80003da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003e2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80003e4:	bf00      	nop
 80003e6:	3714      	adds	r7, #20
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	24000348 	.word	0x24000348
 80003f4:	240003fc 	.word	0x240003fc

080003f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003fc:	4b04      	ldr	r3, [pc, #16]	; (8000410 <__NVIC_GetPriorityGrouping+0x18>)
 80003fe:	68db      	ldr	r3, [r3, #12]
 8000400:	0a1b      	lsrs	r3, r3, #8
 8000402:	f003 0307 	and.w	r3, r3, #7
}
 8000406:	4618      	mov	r0, r3
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr
 8000410:	e000ed00 	.word	0xe000ed00

08000414 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800041e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000422:	2b00      	cmp	r3, #0
 8000424:	db0b      	blt.n	800043e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000426:	88fb      	ldrh	r3, [r7, #6]
 8000428:	f003 021f 	and.w	r2, r3, #31
 800042c:	4907      	ldr	r1, [pc, #28]	; (800044c <__NVIC_EnableIRQ+0x38>)
 800042e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000432:	095b      	lsrs	r3, r3, #5
 8000434:	2001      	movs	r0, #1
 8000436:	fa00 f202 	lsl.w	r2, r0, r2
 800043a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800043e:	bf00      	nop
 8000440:	370c      	adds	r7, #12
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	e000e100 	.word	0xe000e100

08000450 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	4603      	mov	r3, r0
 8000458:	6039      	str	r1, [r7, #0]
 800045a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800045c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000460:	2b00      	cmp	r3, #0
 8000462:	db0a      	blt.n	800047a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000464:	683b      	ldr	r3, [r7, #0]
 8000466:	b2da      	uxtb	r2, r3
 8000468:	490c      	ldr	r1, [pc, #48]	; (800049c <__NVIC_SetPriority+0x4c>)
 800046a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800046e:	0112      	lsls	r2, r2, #4
 8000470:	b2d2      	uxtb	r2, r2
 8000472:	440b      	add	r3, r1
 8000474:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000478:	e00a      	b.n	8000490 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800047a:	683b      	ldr	r3, [r7, #0]
 800047c:	b2da      	uxtb	r2, r3
 800047e:	4908      	ldr	r1, [pc, #32]	; (80004a0 <__NVIC_SetPriority+0x50>)
 8000480:	88fb      	ldrh	r3, [r7, #6]
 8000482:	f003 030f 	and.w	r3, r3, #15
 8000486:	3b04      	subs	r3, #4
 8000488:	0112      	lsls	r2, r2, #4
 800048a:	b2d2      	uxtb	r2, r2
 800048c:	440b      	add	r3, r1
 800048e:	761a      	strb	r2, [r3, #24]
}
 8000490:	bf00      	nop
 8000492:	370c      	adds	r7, #12
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	e000e100 	.word	0xe000e100
 80004a0:	e000ed00 	.word	0xe000ed00

080004a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b089      	sub	sp, #36	; 0x24
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	60f8      	str	r0, [r7, #12]
 80004ac:	60b9      	str	r1, [r7, #8]
 80004ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	f003 0307 	and.w	r3, r3, #7
 80004b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80004b8:	69fb      	ldr	r3, [r7, #28]
 80004ba:	f1c3 0307 	rsb	r3, r3, #7
 80004be:	2b04      	cmp	r3, #4
 80004c0:	bf28      	it	cs
 80004c2:	2304      	movcs	r3, #4
 80004c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80004c6:	69fb      	ldr	r3, [r7, #28]
 80004c8:	3304      	adds	r3, #4
 80004ca:	2b06      	cmp	r3, #6
 80004cc:	d902      	bls.n	80004d4 <NVIC_EncodePriority+0x30>
 80004ce:	69fb      	ldr	r3, [r7, #28]
 80004d0:	3b03      	subs	r3, #3
 80004d2:	e000      	b.n	80004d6 <NVIC_EncodePriority+0x32>
 80004d4:	2300      	movs	r3, #0
 80004d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004d8:	f04f 32ff 	mov.w	r2, #4294967295
 80004dc:	69bb      	ldr	r3, [r7, #24]
 80004de:	fa02 f303 	lsl.w	r3, r2, r3
 80004e2:	43da      	mvns	r2, r3
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	401a      	ands	r2, r3
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80004ec:	f04f 31ff 	mov.w	r1, #4294967295
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	fa01 f303 	lsl.w	r3, r1, r3
 80004f6:	43d9      	mvns	r1, r3
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80004fc:	4313      	orrs	r3, r2
         );
}
 80004fe:	4618      	mov	r0, r3
 8000500:	3724      	adds	r7, #36	; 0x24
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr

0800050a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800050a:	b480      	push	{r7}
 800050c:	b087      	sub	sp, #28
 800050e:	af00      	add	r7, sp, #0
 8000510:	60f8      	str	r0, [r7, #12]
 8000512:	60b9      	str	r1, [r7, #8]
 8000514:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	3330      	adds	r3, #48	; 0x30
 800051a:	461a      	mov	r2, r3
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	0a1b      	lsrs	r3, r3, #8
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	f003 030c 	and.w	r3, r3, #12
 8000526:	4413      	add	r3, r2
 8000528:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	68bb      	ldr	r3, [r7, #8]
 8000530:	f003 031f 	and.w	r3, r3, #31
 8000534:	211f      	movs	r1, #31
 8000536:	fa01 f303 	lsl.w	r3, r1, r3
 800053a:	43db      	mvns	r3, r3
 800053c:	401a      	ands	r2, r3
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	0e9b      	lsrs	r3, r3, #26
 8000542:	f003 011f 	and.w	r1, r3, #31
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	f003 031f 	and.w	r3, r3, #31
 800054c:	fa01 f303 	lsl.w	r3, r1, r3
 8000550:	431a      	orrs	r2, r3
 8000552:	697b      	ldr	r3, [r7, #20]
 8000554:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000556:	bf00      	nop
 8000558:	371c      	adds	r7, #28
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr

08000562 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000562:	b480      	push	{r7}
 8000564:	b087      	sub	sp, #28
 8000566:	af00      	add	r7, sp, #0
 8000568:	60f8      	str	r0, [r7, #12]
 800056a:	60b9      	str	r1, [r7, #8]
 800056c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	3314      	adds	r3, #20
 8000572:	461a      	mov	r2, r3
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	0e5b      	lsrs	r3, r3, #25
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	f003 0304 	and.w	r3, r3, #4
 800057e:	4413      	add	r3, r2
 8000580:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	681a      	ldr	r2, [r3, #0]
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	0d1b      	lsrs	r3, r3, #20
 800058a:	f003 031f 	and.w	r3, r3, #31
 800058e:	2107      	movs	r1, #7
 8000590:	fa01 f303 	lsl.w	r3, r1, r3
 8000594:	43db      	mvns	r3, r3
 8000596:	401a      	ands	r2, r3
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	0d1b      	lsrs	r3, r3, #20
 800059c:	f003 031f 	and.w	r3, r3, #31
 80005a0:	6879      	ldr	r1, [r7, #4]
 80005a2:	fa01 f303 	lsl.w	r3, r1, r3
 80005a6:	431a      	orrs	r2, r3
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80005ac:	bf00      	nop
 80005ae:	371c      	adds	r7, #28
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80005d0:	43db      	mvns	r3, r3
 80005d2:	401a      	ands	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f003 0318 	and.w	r3, r3, #24
 80005da:	4908      	ldr	r1, [pc, #32]	; (80005fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80005dc:	40d9      	lsrs	r1, r3
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	400b      	ands	r3, r1
 80005e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80005e6:	431a      	orrs	r2, r3
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 80005ee:	bf00      	nop
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	000fffff 	.word	0x000fffff

08000600 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
 8000608:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	691a      	ldr	r2, [r3, #16]
 800060e:	4b06      	ldr	r3, [pc, #24]	; (8000628 <LL_ADC_SetOverSamplingScope+0x28>)
 8000610:	4013      	ands	r3, r2
 8000612:	683a      	ldr	r2, [r7, #0]
 8000614:	431a      	orrs	r2, r3
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	611a      	str	r2, [r3, #16]
}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	fffffbfc 	.word	0xfffffbfc

0800062c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689a      	ldr	r2, [r3, #8]
 8000638:	4b04      	ldr	r3, [pc, #16]	; (800064c <LL_ADC_DisableDeepPowerDown+0x20>)
 800063a:	4013      	ands	r3, r2
 800063c:	687a      	ldr	r2, [r7, #4]
 800063e:	6093      	str	r3, [r2, #8]
}
 8000640:	bf00      	nop
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	5fffffc0 	.word	0x5fffffc0

08000650 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	689a      	ldr	r2, [r3, #8]
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <LL_ADC_EnableInternalRegulator+0x24>)
 800065e:	4013      	ands	r3, r2
 8000660:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	6fffffc0 	.word	0x6fffffc0

08000678 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	689a      	ldr	r2, [r3, #8]
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <LL_ADC_Enable+0x24>)
 8000686:	4013      	ands	r3, r2
 8000688:	f043 0201 	orr.w	r2, r3, #1
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000690:	bf00      	nop
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	7fffffc0 	.word	0x7fffffc0

080006a0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	689a      	ldr	r2, [r3, #8]
 80006ac:	4b05      	ldr	r3, [pc, #20]	; (80006c4 <LL_ADC_REG_StartConversion+0x24>)
 80006ae:	4013      	ands	r3, r2
 80006b0:	f043 0204 	orr.w	r2, r3, #4
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	7fffffc0 	.word	0x7fffffc0

080006c8 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d4:	b29b      	uxth	r3, r3
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <LL_ADC_EnableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_EnableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)
{
 80006e2:	b480      	push	{r7}
 80006e4:	b083      	sub	sp, #12
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	f043 0204 	orr.w	r2, r3, #4
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	605a      	str	r2, [r3, #4]
}
 80006f6:	bf00      	nop
 80006f8:	370c      	adds	r7, #12
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
	...

08000704 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000708:	4b05      	ldr	r3, [pc, #20]	; (8000720 <LL_RCC_HSE_Enable+0x1c>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a04      	ldr	r2, [pc, #16]	; (8000720 <LL_RCC_HSE_Enable+0x1c>)
 800070e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000712:	6013      	str	r3, [r2, #0]
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	58024400 	.word	0x58024400

08000724 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <LL_RCC_HSE_IsReady+0x24>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000730:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000734:	d101      	bne.n	800073a <LL_RCC_HSE_IsReady+0x16>
 8000736:	2301      	movs	r3, #1
 8000738:	e000      	b.n	800073c <LL_RCC_HSE_IsReady+0x18>
 800073a:	2300      	movs	r3, #0
}
 800073c:	4618      	mov	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	58024400 	.word	0x58024400

0800074c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <LL_RCC_HSI_Enable+0x1c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a04      	ldr	r2, [pc, #16]	; (8000768 <LL_RCC_HSI_Enable+0x1c>)
 8000756:	f043 0301 	orr.w	r3, r3, #1
 800075a:	6013      	str	r3, [r2, #0]
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	58024400 	.word	0x58024400

0800076c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <LL_RCC_HSI_IsReady+0x20>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f003 0304 	and.w	r3, r3, #4
 8000778:	2b04      	cmp	r3, #4
 800077a:	d101      	bne.n	8000780 <LL_RCC_HSI_IsReady+0x14>
 800077c:	2301      	movs	r3, #1
 800077e:	e000      	b.n	8000782 <LL_RCC_HSI_IsReady+0x16>
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	58024400 	.word	0x58024400

08000790 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, Divider);
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <LL_RCC_HSI_SetDivider+0x24>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f023 0218 	bic.w	r2, r3, #24
 80007a0:	4904      	ldr	r1, [pc, #16]	; (80007b4 <LL_RCC_HSI_SetDivider+0x24>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	600b      	str	r3, [r1, #0]
}
 80007a8:	bf00      	nop
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	58024400 	.word	0x58024400

080007b8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 127 (63 for Cut1.x)
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
#if defined(RCC_VER_X)
  if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U)
 80007c0:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <LL_RCC_HSI_SetCalibTrimming+0x48>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80007c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80007cc:	d109      	bne.n	80007e2 <LL_RCC_HSI_SetCalibTrimming+0x2a>
  {
    /* STM32H7 Rev.Y */
    MODIFY_REG(RCC->HSICFGR, 0x3F000U, Value << 12U);
 80007ce:	4b0d      	ldr	r3, [pc, #52]	; (8000804 <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	031b      	lsls	r3, r3, #12
 80007da:	490a      	ldr	r1, [pc, #40]	; (8000804 <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80007dc:	4313      	orrs	r3, r2
 80007de:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
  }
#else
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
#endif /* RCC_VER_X */
}
 80007e0:	e008      	b.n	80007f4 <LL_RCC_HSI_SetCalibTrimming+0x3c>
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	061b      	lsls	r3, r3, #24
 80007ee:	4905      	ldr	r1, [pc, #20]	; (8000804 <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 80007f0:	4313      	orrs	r3, r2
 80007f2:	604b      	str	r3, [r1, #4]
}
 80007f4:	bf00      	nop
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	5c001000 	.word	0x5c001000
 8000804:	58024400 	.word	0x58024400

08000808 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <LL_RCC_SetSysClkSource+0x24>)
 8000812:	691b      	ldr	r3, [r3, #16]
 8000814:	f023 0207 	bic.w	r2, r3, #7
 8000818:	4904      	ldr	r1, [pc, #16]	; (800082c <LL_RCC_SetSysClkSource+0x24>)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4313      	orrs	r3, r2
 800081e:	610b      	str	r3, [r1, #16]
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	58024400 	.word	0x58024400

08000830 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <LL_RCC_GetSysClkSource+0x18>)
 8000836:	691b      	ldr	r3, [r3, #16]
 8000838:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	58024400 	.word	0x58024400

0800084c <LL_RCC_SetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysPrescaler(uint32_t Prescaler)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1CPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler);
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <LL_RCC_SetSysPrescaler+0x24>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800085c:	4904      	ldr	r1, [pc, #16]	; (8000870 <LL_RCC_SetSysPrescaler+0x24>)
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4313      	orrs	r3, r2
 8000862:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, Prescaler);
#endif /* RCC_D1CFGR_D1CPRE */
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	58024400 	.word	0x58024400

08000874 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_HPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler);
 800087c:	4b06      	ldr	r3, [pc, #24]	; (8000898 <LL_RCC_SetAHBPrescaler+0x24>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f023 020f 	bic.w	r2, r3, #15
 8000884:	4904      	ldr	r1, [pc, #16]	; (8000898 <LL_RCC_SetAHBPrescaler+0x24>)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4313      	orrs	r3, r2
 800088a:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, Prescaler);
#endif /* RCC_D1CFGR_HPRE */
}
 800088c:	bf00      	nop
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	58024400 	.word	0x58024400

0800089c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE1)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler);
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008a6:	69db      	ldr	r3, [r3, #28]
 80008a8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80008ac:	4904      	ldr	r1, [pc, #16]	; (80008c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	58024400 	.word	0x58024400

080008c4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
#if defined(RCC_D2CFGR_D2PPRE2)
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler);
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008ce:	69db      	ldr	r3, [r3, #28]
 80008d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80008d4:	4904      	ldr	r1, [pc, #16]	; (80008e8 <LL_RCC_SetAPB2Prescaler+0x24>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4313      	orrs	r3, r2
 80008da:	61cb      	str	r3, [r1, #28]
#else
  MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, Prescaler);
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	58024400 	.word	0x58024400

080008ec <LL_RCC_SetAPB3Prescaler>:
  *         @arg @ref LL_RCC_APB3_DIV_8
  *         @arg @ref LL_RCC_APB3_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CFGR_D1PPRE)
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler);
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <LL_RCC_SetAPB3Prescaler+0x24>)
 80008f6:	699b      	ldr	r3, [r3, #24]
 80008f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80008fc:	4904      	ldr	r1, [pc, #16]	; (8000910 <LL_RCC_SetAPB3Prescaler+0x24>)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4313      	orrs	r3, r2
 8000902:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, Prescaler);
#endif /* RCC_D1CFGR_D1PPRE */
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	58024400 	.word	0x58024400

08000914 <LL_RCC_SetAPB4Prescaler>:
  *         @arg @ref LL_RCC_APB4_DIV_8
  *         @arg @ref LL_RCC_APB4_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB4Prescaler(uint32_t Prescaler)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CFGR_D3PPRE)
  MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler);
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <LL_RCC_SetAPB4Prescaler+0x24>)
 800091e:	6a1b      	ldr	r3, [r3, #32]
 8000920:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000924:	4904      	ldr	r1, [pc, #16]	; (8000938 <LL_RCC_SetAPB4Prescaler+0x24>)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4313      	orrs	r3, r2
 800092a:	620b      	str	r3, [r1, #32]
#else
  MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, Prescaler);
#endif /* RCC_D3CFGR_D3PPRE */
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	58024400 	.word	0x58024400

0800093c <LL_RCC_SetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClockSource(uint32_t ClkSource)
{
 800093c:	b480      	push	{r7}
 800093e:	b085      	sub	sp, #20
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  uint32_t * pReg = (uint32_t *)((uint32_t)&RCC->D1CCIPR + LL_CLKSOURCE_REG(ClkSource));
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b10      	ldr	r3, [pc, #64]	; (800098c <LL_RCC_SetClockSource+0x50>)
 800094a:	4413      	add	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
#else
  uint32_t * pReg = (uint32_t *)((uint32_t)&RCC->CDCCIPR + LL_CLKSOURCE_REG(ClkSource));
#endif /*  */
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	0e19      	lsrs	r1, r3, #24
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	0a1b      	lsrs	r3, r3, #8
 800095a:	f003 031f 	and.w	r3, r3, #31
 800095e:	fa01 f303 	lsl.w	r3, r1, r3
 8000962:	43db      	mvns	r3, r3
 8000964:	401a      	ands	r2, r3
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	0c1b      	lsrs	r3, r3, #16
 800096a:	b2d9      	uxtb	r1, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	0a1b      	lsrs	r3, r3, #8
 8000970:	f003 031f 	and.w	r3, r3, #31
 8000974:	fa01 f303 	lsl.w	r3, r1, r3
 8000978:	431a      	orrs	r2, r3
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	601a      	str	r2, [r3, #0]
}
 800097e:	bf00      	nop
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	5802444c 	.word	0x5802444c

08000990 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t ClkSource)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ffcf 	bl	800093c <LL_RCC_SetClockSource>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
	...

080009a8 <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL3R
  *         @arg @ref LL_RCC_ADC_CLKSOURCE_CLKP
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ClkSource)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CCIPR_ADCSEL)
  MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL, ClkSource);
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <LL_RCC_SetADCClockSource+0x24>)
 80009b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80009b8:	4904      	ldr	r1, [pc, #16]	; (80009cc <LL_RCC_SetADCClockSource+0x24>)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4313      	orrs	r3, r2
 80009be:	658b      	str	r3, [r1, #88]	; 0x58
#else
  MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_ADCSEL, ClkSource);
#endif /* RCC_D3CCIPR_ADCSEL */
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	58024400 	.word	0x58024400

080009d0 <LL_RCC_PLL_SetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_SetSource(uint32_t PLLSource)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, PLLSource);
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <LL_RCC_PLL_SetSource+0x24>)
 80009da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009dc:	f023 0203 	bic.w	r2, r3, #3
 80009e0:	4904      	ldr	r1, [pc, #16]	; (80009f4 <LL_RCC_PLL_SetSource+0x24>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	628b      	str	r3, [r1, #40]	; 0x28
}
 80009e8:	bf00      	nop
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	58024400 	.word	0x58024400

080009f8 <LL_RCC_PLL2_Enable>:
  * @brief  Enable PLL2
  * @rmtoll CR           PLL2ON         LL_RCC_PLL2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_Enable(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL2ON);
 80009fc:	4b05      	ldr	r3, [pc, #20]	; (8000a14 <LL_RCC_PLL2_Enable+0x1c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a04      	ldr	r2, [pc, #16]	; (8000a14 <LL_RCC_PLL2_Enable+0x1c>)
 8000a02:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000a06:	6013      	str	r3, [r2, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	58024400 	.word	0x58024400

08000a18 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY))?1UL:0UL);
 8000a1c:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <LL_RCC_PLL2_IsReady+0x24>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000a24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000a28:	d101      	bne.n	8000a2e <LL_RCC_PLL2_IsReady+0x16>
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e000      	b.n	8000a30 <LL_RCC_PLL2_IsReady+0x18>
 8000a2e:	2300      	movs	r3, #0
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	58024400 	.word	0x58024400

08000a40 <LL_RCC_PLL2P_Enable>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2P_Enable(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN);
 8000a44:	4b05      	ldr	r3, [pc, #20]	; (8000a5c <LL_RCC_PLL2P_Enable+0x1c>)
 8000a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a48:	4a04      	ldr	r2, [pc, #16]	; (8000a5c <LL_RCC_PLL2P_Enable+0x1c>)
 8000a4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a4e:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	58024400 	.word	0x58024400

08000a60 <LL_RCC_PLL2FRACN_Enable>:
  * @brief  Enable PLL2 FRACN
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2FRACN_Enable(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN);
 8000a64:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <LL_RCC_PLL2FRACN_Enable+0x1c>)
 8000a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <LL_RCC_PLL2FRACN_Enable+0x1c>)
 8000a6a:	f043 0310 	orr.w	r3, r3, #16
 8000a6e:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	58024400 	.word	0x58024400

08000a80 <LL_RCC_PLL2_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetVCOOutputRange(uint32_t VCORange)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, VCORange << RCC_PLLCFGR_PLL2VCOSEL_Pos);
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <LL_RCC_PLL2_SetVCOOutputRange+0x28>)
 8000a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a8c:	f023 0220 	bic.w	r2, r3, #32
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	015b      	lsls	r3, r3, #5
 8000a94:	4904      	ldr	r1, [pc, #16]	; (8000aa8 <LL_RCC_PLL2_SetVCOOutputRange+0x28>)
 8000a96:	4313      	orrs	r3, r2
 8000a98:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000a9a:	bf00      	nop
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	58024400 	.word	0x58024400

08000aac <LL_RCC_PLL2_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetVCOInputRange(uint32_t InputRange)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2RGE, InputRange << RCC_PLLCFGR_PLL2RGE_Pos);
 8000ab4:	4b07      	ldr	r3, [pc, #28]	; (8000ad4 <LL_RCC_PLL2_SetVCOInputRange+0x28>)
 8000ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	019b      	lsls	r3, r3, #6
 8000ac0:	4904      	ldr	r1, [pc, #16]	; (8000ad4 <LL_RCC_PLL2_SetVCOInputRange+0x28>)
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	58024400 	.word	0x58024400

08000ad8 <LL_RCC_PLL2_SetN>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_SetN
  * @param  N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL2_SetN(uint32_t N)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_N2, (N-1UL) << RCC_PLL2DIVR_N2_Pos);
 8000ae0:	4b07      	ldr	r3, [pc, #28]	; (8000b00 <LL_RCC_PLL2_SetN+0x28>)
 8000ae2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000ae4:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <LL_RCC_PLL2_SetN+0x2c>)
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	3a01      	subs	r2, #1
 8000aec:	4904      	ldr	r1, [pc, #16]	; (8000b00 <LL_RCC_PLL2_SetN+0x28>)
 8000aee:	4313      	orrs	r3, r2
 8000af0:	638b      	str	r3, [r1, #56]	; 0x38
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	58024400 	.word	0x58024400
 8000b04:	fffffe00 	.word	0xfffffe00

08000b08 <LL_RCC_PLL2_SetM>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_SetM
  * @param  M parameter can be a value between 0 and 63
  */
__STATIC_INLINE void LL_RCC_PLL2_SetM(uint32_t M)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2, M << RCC_PLLCKSELR_DIVM2_Pos);
 8000b10:	4b07      	ldr	r3, [pc, #28]	; (8000b30 <LL_RCC_PLL2_SetM+0x28>)
 8000b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b14:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	031b      	lsls	r3, r3, #12
 8000b1c:	4904      	ldr	r1, [pc, #16]	; (8000b30 <LL_RCC_PLL2_SetM+0x28>)
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	58024400 	.word	0x58024400

08000b34 <LL_RCC_PLL2_SetP>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_SetP
  * @param  P parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetP(uint32_t P)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_P2, (P-1UL) << RCC_PLL2DIVR_P2_Pos);
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <LL_RCC_PLL2_SetP+0x28>)
 8000b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b40:	f423 427e 	bic.w	r2, r3, #65024	; 0xfe00
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3b01      	subs	r3, #1
 8000b48:	025b      	lsls	r3, r3, #9
 8000b4a:	4904      	ldr	r1, [pc, #16]	; (8000b5c <LL_RCC_PLL2_SetP+0x28>)
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	638b      	str	r3, [r1, #56]	; 0x38
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	58024400 	.word	0x58024400

08000b60 <LL_RCC_PLL2_SetQ>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_SetQ
  * @param  Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetQ(uint32_t Q)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2, (Q-1UL) << RCC_PLL2DIVR_Q2_Pos);
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <LL_RCC_PLL2_SetQ+0x28>)
 8000b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b6c:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	3b01      	subs	r3, #1
 8000b74:	041b      	lsls	r3, r3, #16
 8000b76:	4904      	ldr	r1, [pc, #16]	; (8000b88 <LL_RCC_PLL2_SetQ+0x28>)
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	638b      	str	r3, [r1, #56]	; 0x38
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	58024400 	.word	0x58024400

08000b8c <LL_RCC_PLL2_SetR>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_SetR
  * @param  R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetR(uint32_t R)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_R2, (R-1UL) << RCC_PLL2DIVR_R2_Pos);
 8000b94:	4b07      	ldr	r3, [pc, #28]	; (8000bb4 <LL_RCC_PLL2_SetR+0x28>)
 8000b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	061b      	lsls	r3, r3, #24
 8000ba2:	4904      	ldr	r1, [pc, #16]	; (8000bb4 <LL_RCC_PLL2_SetR+0x28>)
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	638b      	str	r3, [r1, #56]	; 0x38
}
 8000ba8:	bf00      	nop
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	58024400 	.word	0x58024400

08000bb8 <LL_RCC_PLL2_SetFRACN>:
  * @brief  Set PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR        FRACN2          LL_RCC_PLL2_SetFRACN
  * @param  FRACN parameter can be a value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE void LL_RCC_PLL2_SetFRACN(uint32_t FRACN)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2, FRACN << RCC_PLL2FRACR_FRACN2_Pos);
 8000bc0:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <LL_RCC_PLL2_SetFRACN+0x28>)
 8000bc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bc4:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <LL_RCC_PLL2_SetFRACN+0x2c>)
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	00d2      	lsls	r2, r2, #3
 8000bcc:	4904      	ldr	r1, [pc, #16]	; (8000be0 <LL_RCC_PLL2_SetFRACN+0x28>)
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	58024400 	.word	0x58024400
 8000be4:	ffff0007 	.word	0xffff0007

08000be8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <LL_AHB1_GRP1_EnableClock+0x34>)
 8000bf2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000bf6:	4909      	ldr	r1, [pc, #36]	; (8000c1c <LL_AHB1_GRP1_EnableClock+0x34>)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000c00:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <LL_AHB1_GRP1_EnableClock+0x34>)
 8000c02:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
}
 8000c0e:	bf00      	nop
 8000c10:	3714      	adds	r7, #20
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	58024400 	.word	0x58024400

08000c20 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000c28:	4b0a      	ldr	r3, [pc, #40]	; (8000c54 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000c2a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000c2e:	4909      	ldr	r1, [pc, #36]	; (8000c54 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000c3a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4013      	ands	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c44:	68fb      	ldr	r3, [r7, #12]
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	58024400 	.word	0x58024400

08000c58 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 8000c60:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <LL_APB1_GRP1_EnableClock+0x34>)
 8000c62:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000c66:	4909      	ldr	r1, [pc, #36]	; (8000c8c <LL_APB1_GRP1_EnableClock+0x34>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <LL_APB1_GRP1_EnableClock+0x34>)
 8000c72:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
}
 8000c7e:	bf00      	nop
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	58024400 	.word	0x58024400

08000c90 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b087      	sub	sp, #28
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << ((POSITION_VAL(Line >> 16U)) & 31U));
 8000c9a:	4a18      	ldr	r2, [pc, #96]	; (8000cfc <LL_SYSCFG_SetEXTISource+0x6c>)
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	f003 0303 	and.w	r3, r3, #3
 8000ca2:	3302      	adds	r3, #2
 8000ca4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	0c1b      	lsrs	r3, r3, #16
 8000cac:	43db      	mvns	r3, r3
 8000cae:	ea02 0103 	and.w	r1, r2, r3
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	0c1b      	lsrs	r3, r3, #16
 8000cb6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	fa93 f3a3 	rbit	r3, r3
 8000cbe:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d101      	bne.n	8000cce <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 8000cca:	2320      	movs	r3, #32
 8000ccc:	e003      	b.n	8000cd6 <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	fab3 f383 	clz	r3, r3
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	f003 031f 	and.w	r3, r3, #31
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	409a      	lsls	r2, r3
 8000cde:	4807      	ldr	r0, [pc, #28]	; (8000cfc <LL_SYSCFG_SetEXTISource+0x6c>)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	f003 0303 	and.w	r3, r3, #3
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	3302      	adds	r3, #2
 8000cea:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000cee:	bf00      	nop
 8000cf0:	371c      	adds	r7, #28
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	58000400 	.word	0x58000400

08000d00 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <LL_FLASH_SetLatency+0x24>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f023 020f 	bic.w	r2, r3, #15
 8000d10:	4904      	ldr	r1, [pc, #16]	; (8000d24 <LL_FLASH_SetLatency+0x24>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	600b      	str	r3, [r1, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	52002000 	.word	0x52002000

08000d28 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_5
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000d2c:	4b04      	ldr	r3, [pc, #16]	; (8000d40 <LL_FLASH_GetLatency+0x18>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 030f 	and.w	r3, r3, #15
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	52002000 	.word	0x52002000

08000d44 <LL_PWR_ConfigSupply>:
  *         @arg @ref LL_PWR_LDO_SUPPLY
  *         @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, (PWR_CR3_SCUEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <LL_PWR_ConfigSupply+0x24>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	f023 0207 	bic.w	r2, r3, #7
 8000d54:	4904      	ldr	r1, [pc, #16]	; (8000d68 <LL_PWR_ConfigSupply+0x24>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	60cb      	str	r3, [r1, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	58024800 	.word	0x58024800

08000d6c <LL_PWR_SetRegulVoltageScaling>:
  * @note   For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
  *         is applied when PWR_D3CR_VOS[1:0] = 0b11 and  SYSCFG_PWRCR_ODEN = 0b1.
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
#if defined (PWR_CPUCR_PDDS_D2)
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 8000d74:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8000d7c:	4904      	ldr	r1, [pc, #16]	; (8000d90 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	58024800 	.word	0x58024800

08000d94 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f043 0201 	orr.w	r2, r3, #1
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	601a      	str	r2, [r3, #0]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	601a      	str	r2, [r3, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b089      	sub	sp, #36	; 0x24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	3308      	adds	r3, #8
 8000de2:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	e853 3f00 	ldrex	r3, [r3]
 8000dea:	60bb      	str	r3, [r7, #8]
   return(result);
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	075b      	lsls	r3, r3, #29
 8000df6:	4313      	orrs	r3, r2
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	3308      	adds	r3, #8
 8000dfe:	69fa      	ldr	r2, [r7, #28]
 8000e00:	61ba      	str	r2, [r7, #24]
 8000e02:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000e04:	6979      	ldr	r1, [r7, #20]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	e841 2300 	strex	r3, r2, [r1]
 8000e0c:	613b      	str	r3, [r7, #16]
   return(result);
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1e4      	bne.n	8000dde <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000e14:	bf00      	nop
 8000e16:	bf00      	nop
 8000e18:	3724      	adds	r7, #36	; 0x24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000e22:	b480      	push	{r7}
 8000e24:	b089      	sub	sp, #36	; 0x24
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
 8000e2a:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	3308      	adds	r3, #8
 8000e30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	e853 3f00 	ldrex	r3, [r3]
 8000e38:	60bb      	str	r3, [r7, #8]
   return(result);
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	065b      	lsls	r3, r3, #25
 8000e44:	4313      	orrs	r3, r2
 8000e46:	61fb      	str	r3, [r7, #28]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3308      	adds	r3, #8
 8000e4c:	69fa      	ldr	r2, [r7, #28]
 8000e4e:	61ba      	str	r2, [r7, #24]
 8000e50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000e52:	6979      	ldr	r1, [r7, #20]
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	e841 2300 	strex	r3, r2, [r1]
 8000e5a:	613b      	str	r3, [r7, #16]
   return(result);
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d1e4      	bne.n	8000e2c <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000e62:	bf00      	nop
 8000e64:	bf00      	nop
 8000e66:	3724      	adds	r7, #36	; 0x24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	69db      	ldr	r3, [r3, #28]
 8000ea8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eac:	2b80      	cmp	r3, #128	; 0x80
 8000eae:	d101      	bne.n	8000eb4 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e000      	b.n	8000eb6 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr

08000ec2 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	b083      	sub	sp, #12
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ed2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000ed6:	d101      	bne.n	8000edc <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000edc:	2300      	movs	r3, #0
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr

08000eea <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 8000eea:	b480      	push	{r7}
 8000eec:	b083      	sub	sp, #12
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69db      	ldr	r3, [r3, #28]
 8000ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000efa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000efe:	d101      	bne.n	8000f04 <LL_USART_IsActiveFlag_REACK+0x1a>
 8000f00:	2301      	movs	r3, #1
 8000f02:	e000      	b.n	8000f06 <LL_USART_IsActiveFlag_REACK+0x1c>
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b089      	sub	sp, #36	; 0x24
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	e853 3f00 	ldrex	r3, [r3]
 8000f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	f043 0320 	orr.w	r3, r3, #32
 8000f2c:	61fb      	str	r3, [r7, #28]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69fa      	ldr	r2, [r7, #28]
 8000f32:	61ba      	str	r2, [r7, #24]
 8000f34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000f36:	6979      	ldr	r1, [r7, #20]
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	e841 2300 	strex	r3, r2, [r1]
 8000f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1e9      	bne.n	8000f1a <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	3724      	adds	r7, #36	; 0x24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f60:	b2db      	uxtb	r3, r3
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
 8000f76:	460b      	mov	r3, r1
 8000f78:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8000f7a:	78fa      	ldrb	r2, [r7, #3]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	6819      	ldr	r1, [r3, #0]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	fb03 f203 	mul.w	r2, r3, r3
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	4413      	add	r3, r2
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	ea01 0203 	and.w	r2, r1, r3
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	fb03 f303 	mul.w	r3, r3, r3
 8000fb4:	6879      	ldr	r1, [r7, #4]
 8000fb6:	fb01 f303 	mul.w	r3, r1, r3
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	601a      	str	r2, [r3, #0]
}
 8000fc0:	bf00      	nop
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	68d9      	ldr	r1, [r3, #12]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	fb03 f203 	mul.w	r2, r3, r3
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4413      	add	r3, r2
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	ea01 0203 	and.w	r2, r1, r3
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	fb03 f303 	mul.w	r3, r3, r3
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	fb01 f303 	mul.w	r3, r1, r3
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	60da      	str	r2, [r3, #12]
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	041a      	lsls	r2, r3, #16
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	619a      	str	r2, [r3, #24]
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800102c:	b5b0      	push	{r4, r5, r7, lr}
 800102e:	b08a      	sub	sp, #40	; 0x28
 8001030:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001032:	f000 ff37 	bl	8001ea4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001036:	f000 f89b 	bl	8001170 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800103a:	f000 f8ef 	bl	800121c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103e:	f000 fa67 	bl	8001510 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001042:	f000 f9e7 	bl	8001414 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001046:	f000 f913 	bl	8001270 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  LL_ADC_Enable(ADC1);
 800104a:	4836      	ldr	r0, [pc, #216]	; (8001124 <main+0xf8>)
 800104c:	f7ff fb14 	bl	8000678 <LL_ADC_Enable>
  LL_ADC_EnableIT_EOC(ADC1);
 8001050:	4834      	ldr	r0, [pc, #208]	; (8001124 <main+0xf8>)
 8001052:	f7ff fb46 	bl	80006e2 <LL_ADC_EnableIT_EOC>

  LL_USART_EnableIT_RXNE_RXFNE(USART3);
 8001056:	4834      	ldr	r0, [pc, #208]	; (8001128 <main+0xfc>)
 8001058:	f7ff ff5b 	bl	8000f12 <LL_USART_EnableIT_RXNE_RXFNE>
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */

  xADCtimerHandle =   xTimerCreate("ADC timer",
 800105c:	4b33      	ldr	r3, [pc, #204]	; (800112c <main+0x100>)
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	2300      	movs	r3, #0
 8001062:	2201      	movs	r2, #1
 8001064:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001068:	4831      	ldr	r0, [pc, #196]	; (8001130 <main+0x104>)
 800106a:	f005 fa4b 	bl	8006504 <xTimerCreate>
 800106e:	4603      	mov	r3, r0
 8001070:	4a30      	ldr	r2, [pc, #192]	; (8001134 <main+0x108>)
 8001072:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  xADCdataQueue = xQueueCreate(BASIC_QUEUE_LEN, sizeof(uint16_t));
 8001074:	2200      	movs	r2, #0
 8001076:	2102      	movs	r1, #2
 8001078:	2010      	movs	r0, #16
 800107a:	f003 fc7b 	bl	8004974 <xQueueGenericCreate>
 800107e:	4603      	mov	r3, r0
 8001080:	4a2d      	ldr	r2, [pc, #180]	; (8001138 <main+0x10c>)
 8001082:	6013      	str	r3, [r2, #0]
  xUARTrxQueue  = xQueueCreate(BASIC_QUEUE_LEN, sizeof(uint8_t));
 8001084:	2200      	movs	r2, #0
 8001086:	2101      	movs	r1, #1
 8001088:	2010      	movs	r0, #16
 800108a:	f003 fc73 	bl	8004974 <xQueueGenericCreate>
 800108e:	4603      	mov	r3, r0
 8001090:	4a2a      	ldr	r2, [pc, #168]	; (800113c <main+0x110>)
 8001092:	6013      	str	r3, [r2, #0]
  xUARTtxQueue  = xQueueCreate(BASIC_QUEUE_LEN, sizeof(uint16_t));
 8001094:	2200      	movs	r2, #0
 8001096:	2102      	movs	r1, #2
 8001098:	2010      	movs	r0, #16
 800109a:	f003 fc6b 	bl	8004974 <xQueueGenericCreate>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a27      	ldr	r2, [pc, #156]	; (8001140 <main+0x114>)
 80010a2:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80010a4:	4b27      	ldr	r3, [pc, #156]	; (8001144 <main+0x118>)
 80010a6:	1d3c      	adds	r4, r7, #4
 80010a8:	461d      	mov	r5, r3
 80010aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f003 fa65 	bl	800458a <osThreadCreate>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a21      	ldr	r2, [pc, #132]	; (8001148 <main+0x11c>)
 80010c4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  xTaskCreate(prvTask1Function,
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <main+0x120>)
 80010c8:	9301      	str	r3, [sp, #4]
 80010ca:	2301      	movs	r3, #1
 80010cc:	9300      	str	r3, [sp, #0]
 80010ce:	2300      	movs	r3, #0
 80010d0:	2280      	movs	r2, #128	; 0x80
 80010d2:	491f      	ldr	r1, [pc, #124]	; (8001150 <main+0x124>)
 80010d4:	481f      	ldr	r0, [pc, #124]	; (8001154 <main+0x128>)
 80010d6:	f004 f8ec 	bl	80052b2 <xTaskCreate>
			  NULL,
			  mainTASK1_TASK_PRIO,
			  &xTask1Handle
			  );

  xTaskCreate(prvTask2Function,
 80010da:	4b1f      	ldr	r3, [pc, #124]	; (8001158 <main+0x12c>)
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	2302      	movs	r3, #2
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2300      	movs	r3, #0
 80010e4:	2280      	movs	r2, #128	; 0x80
 80010e6:	491d      	ldr	r1, [pc, #116]	; (800115c <main+0x130>)
 80010e8:	481d      	ldr	r0, [pc, #116]	; (8001160 <main+0x134>)
 80010ea:	f004 f8e2 	bl	80052b2 <xTaskCreate>
			  NULL,
			  mainTASK2_TASK_PRIO,
			  &xTask2Handle
			  );

  xTaskCreate(prvTask3Function,
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <main+0x138>)
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	2303      	movs	r3, #3
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2300      	movs	r3, #0
 80010f8:	2280      	movs	r2, #128	; 0x80
 80010fa:	491b      	ldr	r1, [pc, #108]	; (8001168 <main+0x13c>)
 80010fc:	481b      	ldr	r0, [pc, #108]	; (800116c <main+0x140>)
 80010fe:	f004 f8d8 	bl	80052b2 <xTaskCreate>
			  mainTASK3_TASK_PRIO,
			  &xTask3Handle
			  );


  xTimerStart(xADCtimerHandle, portMAX_DELAY);
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <main+0x108>)
 8001104:	681c      	ldr	r4, [r3, #0]
 8001106:	f004 fb6f 	bl	80057e8 <xTaskGetTickCount>
 800110a:	4602      	mov	r2, r0
 800110c:	f04f 33ff 	mov.w	r3, #4294967295
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2300      	movs	r3, #0
 8001114:	2101      	movs	r1, #1
 8001116:	4620      	mov	r0, r4
 8001118:	f005 fa50 	bl	80065bc <xTimerGenericCommand>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800111c:	f003 fa2e 	bl	800457c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001120:	e7fe      	b.n	8001120 <main+0xf4>
 8001122:	bf00      	nop
 8001124:	40022000 	.word	0x40022000
 8001128:	40004800 	.word	0x40004800
 800112c:	08001825 	.word	0x08001825
 8001130:	08007e34 	.word	0x08007e34
 8001134:	2400080c 	.word	0x2400080c
 8001138:	24000810 	.word	0x24000810
 800113c:	24000814 	.word	0x24000814
 8001140:	24000818 	.word	0x24000818
 8001144:	08007e58 	.word	0x08007e58
 8001148:	240007fc 	.word	0x240007fc
 800114c:	24000800 	.word	0x24000800
 8001150:	08007e40 	.word	0x08007e40
 8001154:	08001841 	.word	0x08001841
 8001158:	24000804 	.word	0x24000804
 800115c:	08007e48 	.word	0x08007e48
 8001160:	08001921 	.word	0x08001921
 8001164:	24000808 	.word	0x24000808
 8001168:	08007e50 	.word	0x08007e50
 800116c:	080019e1 	.word	0x080019e1

08001170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff fdc3 	bl	8000d00 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_1)
 800117a:	bf00      	nop
 800117c:	f7ff fdd4 	bl	8000d28 <LL_FLASH_GetLatency>
 8001180:	4603      	mov	r3, r0
 8001182:	2b01      	cmp	r3, #1
 8001184:	d1fa      	bne.n	800117c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_ConfigSupply(LL_PWR_LDO_SUPPLY);
 8001186:	2002      	movs	r0, #2
 8001188:	f7ff fddc 	bl	8000d44 <LL_PWR_ConfigSupply>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 800118c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001190:	f7ff fdec 	bl	8000d6c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8001194:	f7ff fab6 	bl	8000704 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001198:	bf00      	nop
 800119a:	f7ff fac3 	bl	8000724 <LL_RCC_HSE_IsReady>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d1fa      	bne.n	800119a <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_HSI_Enable();
 80011a4:	f7ff fad2 	bl	800074c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80011a8:	bf00      	nop
 80011aa:	f7ff fadf 	bl	800076c <LL_RCC_HSI_IsReady>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d1fa      	bne.n	80011aa <SystemClock_Config+0x3a>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(64);
 80011b4:	2040      	movs	r0, #64	; 0x40
 80011b6:	f7ff faff 	bl	80007b8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_SetDivider(LL_RCC_HSI_DIV1);
 80011ba:	2000      	movs	r0, #0
 80011bc:	f7ff fae8 	bl	8000790 <LL_RCC_HSI_SetDivider>
  LL_RCC_PLL_SetSource(LL_RCC_PLLSOURCE_HSE);
 80011c0:	2002      	movs	r0, #2
 80011c2:	f7ff fc05 	bl	80009d0 <LL_RCC_PLL_SetSource>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80011c6:	2000      	movs	r0, #0
 80011c8:	f7ff fb1e 	bl	8000808 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80011cc:	bf00      	nop
 80011ce:	f7ff fb2f 	bl	8000830 <LL_RCC_GetSysClkSource>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1fa      	bne.n	80011ce <SystemClock_Config+0x5e>
  {

  }
  LL_RCC_SetSysPrescaler(LL_RCC_SYSCLK_DIV_1);
 80011d8:	2000      	movs	r0, #0
 80011da:	f7ff fb37 	bl	800084c <LL_RCC_SetSysPrescaler>
  LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_1);
 80011de:	2000      	movs	r0, #0
 80011e0:	f7ff fb48 	bl	8000874 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fb59 	bl	800089c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80011ea:	2000      	movs	r0, #0
 80011ec:	f7ff fb6a 	bl	80008c4 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
 80011f0:	2000      	movs	r0, #0
 80011f2:	f7ff fb7b 	bl	80008ec <LL_RCC_SetAPB3Prescaler>
  LL_RCC_SetAPB4Prescaler(LL_RCC_APB4_DIV_1);
 80011f6:	2000      	movs	r0, #0
 80011f8:	f7ff fb8c 	bl	8000914 <LL_RCC_SetAPB4Prescaler>
  LL_SetSystemCoreClock(64000000);
 80011fc:	4806      	ldr	r0, [pc, #24]	; (8001218 <SystemClock_Config+0xa8>)
 80011fe:	f003 f995 	bl	800452c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001202:	200f      	movs	r0, #15
 8001204:	f000 fca4 	bl	8001b50 <HAL_InitTick>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800120e:	f000 fc7b 	bl	8001b08 <Error_Handler>
  }
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	03d09000 	.word	0x03d09000

0800121c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  LL_RCC_PLL2P_Enable();
 8001220:	f7ff fc0e 	bl	8000a40 <LL_RCC_PLL2P_Enable>
  LL_RCC_PLL2_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_8_16);
 8001224:	2003      	movs	r0, #3
 8001226:	f7ff fc41 	bl	8000aac <LL_RCC_PLL2_SetVCOInputRange>
  LL_RCC_PLL2_SetVCOOutputRange(LL_RCC_PLLVCORANGE_MEDIUM);
 800122a:	2001      	movs	r0, #1
 800122c:	f7ff fc28 	bl	8000a80 <LL_RCC_PLL2_SetVCOOutputRange>
  LL_RCC_PLL2_SetM(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f7ff fc69 	bl	8000b08 <LL_RCC_PLL2_SetM>
  LL_RCC_PLL2_SetN(18);
 8001236:	2012      	movs	r0, #18
 8001238:	f7ff fc4e 	bl	8000ad8 <LL_RCC_PLL2_SetN>
  LL_RCC_PLL2_SetP(3);
 800123c:	2003      	movs	r0, #3
 800123e:	f7ff fc79 	bl	8000b34 <LL_RCC_PLL2_SetP>
  LL_RCC_PLL2_SetQ(2);
 8001242:	2002      	movs	r0, #2
 8001244:	f7ff fc8c 	bl	8000b60 <LL_RCC_PLL2_SetQ>
  LL_RCC_PLL2_SetR(2);
 8001248:	2002      	movs	r0, #2
 800124a:	f7ff fc9f 	bl	8000b8c <LL_RCC_PLL2_SetR>
  LL_RCC_PLL2_SetFRACN(6144);
 800124e:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8001252:	f7ff fcb1 	bl	8000bb8 <LL_RCC_PLL2_SetFRACN>
  LL_RCC_PLL2FRACN_Enable();
 8001256:	f7ff fc03 	bl	8000a60 <LL_RCC_PLL2FRACN_Enable>
  LL_RCC_PLL2_Enable();
 800125a:	f7ff fbcd 	bl	80009f8 <LL_RCC_PLL2_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL2_IsReady() != 1)
 800125e:	bf00      	nop
 8001260:	f7ff fbda 	bl	8000a18 <LL_RCC_PLL2_IsReady>
 8001264:	4603      	mov	r3, r0
 8001266:	2b01      	cmp	r3, #1
 8001268:	d1fa      	bne.n	8001260 <PeriphCommonClock_Config+0x44>
  {
  }

}
 800126a:	bf00      	nop
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}

08001270 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001276:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001282:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]
 8001292:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001294:	f107 0318 	add.w	r3, r7, #24
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	463b      	mov	r3, r7
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
 80012b0:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_PLL2P);
 80012b2:	2000      	movs	r0, #0
 80012b4:	f7ff fb78 	bl	80009a8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 80012b8:	2020      	movs	r0, #32
 80012ba:	f7ff fc95 	bl	8000be8 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 80012be:	2001      	movs	r0, #1
 80012c0:	f7ff fcae 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOF);
 80012c4:	2020      	movs	r0, #32
 80012c6:	f7ff fcab 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_INP3
  PF11   ------> ADC1_INP2
  */
  GPIO_InitStruct.Pin = ADC1_Pin;
 80012ca:	2340      	movs	r3, #64	; 0x40
 80012cc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012ce:	2303      	movs	r3, #3
 80012d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 80012d6:	463b      	mov	r3, r7
 80012d8:	4619      	mov	r1, r3
 80012da:	4845      	ldr	r0, [pc, #276]	; (80013f0 <MX_ADC1_Init+0x180>)
 80012dc:	f002 f8cd 	bl	800347a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC0_Pin;
 80012e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012e4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012e6:	2303      	movs	r3, #3
 80012e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(ADC0_GPIO_Port, &GPIO_InitStruct);
 80012ee:	463b      	mov	r3, r7
 80012f0:	4619      	mov	r1, r3
 80012f2:	4840      	ldr	r0, [pc, #256]	; (80013f4 <MX_ADC1_Init+0x184>)
 80012f4:	f002 f8c1 	bl	800347a <LL_GPIO_Init>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 80012f8:	f7ff f87e 	bl	80003f8 <__NVIC_GetPriorityGrouping>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2200      	movs	r2, #0
 8001300:	2105      	movs	r1, #5
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff f8ce 	bl	80004a4 <NVIC_EncodePriority>
 8001308:	4603      	mov	r3, r0
 800130a:	4619      	mov	r1, r3
 800130c:	2012      	movs	r0, #18
 800130e:	f7ff f89f 	bl	8000450 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8001312:	2012      	movs	r0, #18
 8001314:	f7ff f87e 	bl	8000414 <__NVIC_EnableIRQ>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001318:	2100      	movs	r1, #0
 800131a:	4837      	ldr	r0, [pc, #220]	; (80013f8 <MX_ADC1_Init+0x188>)
 800131c:	f7ff f970 	bl	8000600 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001320:	2308      	movs	r3, #8
 8001322:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001324:	2300      	movs	r3, #0
 8001326:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001328:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800132c:	4619      	mov	r1, r3
 800132e:	4832      	ldr	r0, [pc, #200]	; (80013f8 <MX_ADC1_Init+0x188>)
 8001330:	f001 fc42 	bl	8002bb8 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001334:	2300      	movs	r3, #0
 8001336:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8001338:	2301      	movs	r3, #1
 800133a:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 800133c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001340:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001342:	2300      	movs	r3, #0
 8001344:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001346:	2300      	movs	r3, #0
 8001348:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 800134a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800134e:	4619      	mov	r1, r3
 8001350:	4829      	ldr	r0, [pc, #164]	; (80013f8 <MX_ADC1_Init+0x188>)
 8001352:	f001 fc5d 	bl	8002c10 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 8001356:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800135a:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001360:	f107 0318 	add.w	r3, r7, #24
 8001364:	4619      	mov	r1, r3
 8001366:	4825      	ldr	r0, [pc, #148]	; (80013fc <MX_ADC1_Init+0x18c>)
 8001368:	f001 fbce 	bl	8002b08 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 800136c:	4822      	ldr	r0, [pc, #136]	; (80013f8 <MX_ADC1_Init+0x188>)
 800136e:	f7ff f95d 	bl	800062c <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001372:	4821      	ldr	r0, [pc, #132]	; (80013f8 <MX_ADC1_Init+0x188>)
 8001374:	f7ff f96c 	bl	8000650 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001378:	4b21      	ldr	r3, [pc, #132]	; (8001400 <MX_ADC1_Init+0x190>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	099b      	lsrs	r3, r3, #6
 800137e:	4a21      	ldr	r2, [pc, #132]	; (8001404 <MX_ADC1_Init+0x194>)
 8001380:	fba2 2303 	umull	r2, r3, r2, r3
 8001384:	099a      	lsrs	r2, r3, #6
 8001386:	4613      	mov	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4413      	add	r3, r2
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	461a      	mov	r2, r3
 8001390:	4b1d      	ldr	r3, [pc, #116]	; (8001408 <MX_ADC1_Init+0x198>)
 8001392:	fba3 2302 	umull	r2, r3, r3, r2
 8001396:	08db      	lsrs	r3, r3, #3
 8001398:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800139a:	e002      	b.n	80013a2 <MX_ADC1_Init+0x132>
  {
    wait_loop_index--;
 800139c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800139e:	3b01      	subs	r3, #1
 80013a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d1f9      	bne.n	800139c <MX_ADC1_Init+0x12c>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 80013a8:	4a18      	ldr	r2, [pc, #96]	; (800140c <MX_ADC1_Init+0x19c>)
 80013aa:	2106      	movs	r1, #6
 80013ac:	4812      	ldr	r0, [pc, #72]	; (80013f8 <MX_ADC1_Init+0x188>)
 80013ae:	f7ff f8ac 	bl	800050a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 80013b2:	2200      	movs	r2, #0
 80013b4:	4915      	ldr	r1, [pc, #84]	; (800140c <MX_ADC1_Init+0x19c>)
 80013b6:	4810      	ldr	r0, [pc, #64]	; (80013f8 <MX_ADC1_Init+0x188>)
 80013b8:	f7ff f8d3 	bl	8000562 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80013bc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80013c0:	4912      	ldr	r1, [pc, #72]	; (800140c <MX_ADC1_Init+0x19c>)
 80013c2:	480d      	ldr	r0, [pc, #52]	; (80013f8 <MX_ADC1_Init+0x188>)
 80013c4:	f7ff f8f8 	bl	80005b8 <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_3);
 80013c8:	4a11      	ldr	r2, [pc, #68]	; (8001410 <MX_ADC1_Init+0x1a0>)
 80013ca:	210c      	movs	r1, #12
 80013cc:	480a      	ldr	r0, [pc, #40]	; (80013f8 <MX_ADC1_Init+0x188>)
 80013ce:	f7ff f89c 	bl	800050a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 80013d2:	2200      	movs	r2, #0
 80013d4:	490e      	ldr	r1, [pc, #56]	; (8001410 <MX_ADC1_Init+0x1a0>)
 80013d6:	4808      	ldr	r0, [pc, #32]	; (80013f8 <MX_ADC1_Init+0x188>)
 80013d8:	f7ff f8c3 	bl	8000562 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 80013dc:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80013e0:	490b      	ldr	r1, [pc, #44]	; (8001410 <MX_ADC1_Init+0x1a0>)
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <MX_ADC1_Init+0x188>)
 80013e4:	f7ff f8e8 	bl	80005b8 <LL_ADC_SetChannelSingleDiff>



  /* USER CODE END ADC1_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	3750      	adds	r7, #80	; 0x50
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	58020000 	.word	0x58020000
 80013f4:	58021400 	.word	0x58021400
 80013f8:	40022000 	.word	0x40022000
 80013fc:	40022300 	.word	0x40022300
 8001400:	24000000 	.word	0x24000000
 8001404:	053e2d63 	.word	0x053e2d63
 8001408:	cccccccd 	.word	0xcccccccd
 800140c:	08600004 	.word	0x08600004
 8001410:	0c900008 	.word	0x0c900008

08001414 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08e      	sub	sp, #56	; 0x38
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800141a:	f107 0318 	add.w	r3, r7, #24
 800141e:	2220      	movs	r2, #32
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f006 f824 	bl	8007470 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	463b      	mov	r3, r7
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]
 8001436:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART234578_CLKSOURCE_PCLK1);
 8001438:	4832      	ldr	r0, [pc, #200]	; (8001504 <MX_USART3_UART_Init+0xf0>)
 800143a:	f7ff faa9 	bl	8000990 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800143e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001442:	f7ff fc09 	bl	8000c58 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8001446:	2008      	movs	r0, #8
 8001448:	f7ff fbea 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800144c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001450:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001452:	2302      	movs	r3, #2
 8001454:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001462:	2307      	movs	r3, #7
 8001464:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001466:	463b      	mov	r3, r7
 8001468:	4619      	mov	r1, r3
 800146a:	4827      	ldr	r0, [pc, #156]	; (8001508 <MX_USART3_UART_Init+0xf4>)
 800146c:	f002 f805 	bl	800347a <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8001470:	f7fe ffc2 	bl	80003f8 <__NVIC_GetPriorityGrouping>
 8001474:	4603      	mov	r3, r0
 8001476:	2200      	movs	r2, #0
 8001478:	2105      	movs	r1, #5
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f812 	bl	80004a4 <NVIC_EncodePriority>
 8001480:	4603      	mov	r3, r0
 8001482:	4619      	mov	r1, r3
 8001484:	2027      	movs	r0, #39	; 0x27
 8001486:	f7fe ffe3 	bl	8000450 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 800148a:	2027      	movs	r0, #39	; 0x27
 800148c:	f7fe ffc2 	bl	8000414 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8001494:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001498:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800149e:	2300      	movs	r3, #0
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80014a6:	230c      	movs	r3, #12
 80014a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80014ae:	2300      	movs	r3, #0
 80014b0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4619      	mov	r1, r3
 80014b8:	4814      	ldr	r0, [pc, #80]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014ba:	f002 ff8d 	bl	80043d8 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80014be:	2100      	movs	r1, #0
 80014c0:	4812      	ldr	r0, [pc, #72]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014c2:	f7ff fc87 	bl	8000dd4 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 80014c6:	2100      	movs	r1, #0
 80014c8:	4810      	ldr	r0, [pc, #64]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014ca:	f7ff fcaa 	bl	8000e22 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 80014ce:	480f      	ldr	r0, [pc, #60]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014d0:	f7ff fc70 	bl	8000db4 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART3);
 80014d4:	480d      	ldr	r0, [pc, #52]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014d6:	f7ff fccb 	bl	8000e70 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART3 */

  /* USER CODE END WKUPType USART3 */

  LL_USART_Enable(USART3);
 80014da:	480c      	ldr	r0, [pc, #48]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014dc:	f7ff fc5a 	bl	8000d94 <LL_USART_Enable>

  /* Polling USART3 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART3))) || (!(LL_USART_IsActiveFlag_REACK(USART3))))
 80014e0:	bf00      	nop
 80014e2:	480a      	ldr	r0, [pc, #40]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014e4:	f7ff fced 	bl	8000ec2 <LL_USART_IsActiveFlag_TEACK>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f9      	beq.n	80014e2 <MX_USART3_UART_Init+0xce>
 80014ee:	4807      	ldr	r0, [pc, #28]	; (800150c <MX_USART3_UART_Init+0xf8>)
 80014f0:	f7ff fcfb 	bl	8000eea <LL_USART_IsActiveFlag_REACK>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0f3      	beq.n	80014e2 <MX_USART3_UART_Init+0xce>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	bf00      	nop
 80014fe:	3738      	adds	r7, #56	; 0x38
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	07000008 	.word	0x07000008
 8001508:	58020c00 	.word	0x58020c00
 800150c:	40004800 	.word	0x40004800

08001510 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001516:	f107 0318 	add.w	r3, r7, #24
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	463b      	mov	r3, r7
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
 8001530:	611a      	str	r2, [r3, #16]
 8001532:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001534:	2004      	movs	r0, #4
 8001536:	f7ff fb73 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOH);
 800153a:	2080      	movs	r0, #128	; 0x80
 800153c:	f7ff fb70 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001540:	2001      	movs	r0, #1
 8001542:	f7ff fb6d 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8001546:	2002      	movs	r0, #2
 8001548:	f7ff fb6a 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOF);
 800154c:	2020      	movs	r0, #32
 800154e:	f7ff fb67 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8001552:	2008      	movs	r0, #8
 8001554:	f7ff fb64 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8001558:	2040      	movs	r0, #64	; 0x40
 800155a:	f7ff fb61 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 800155e:	2010      	movs	r0, #16
 8001560:	f7ff fb5e 	bl	8000c20 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin);
 8001564:	f244 0101 	movw	r1, #16385	; 0x4001
 8001568:	4862      	ldr	r0, [pc, #392]	; (80016f4 <MX_GPIO_Init+0x1e4>)
 800156a:	f7ff fd4f 	bl	800100c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin);
 800156e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001572:	4861      	ldr	r0, [pc, #388]	; (80016f8 <MX_GPIO_Init+0x1e8>)
 8001574:	f7ff fd4a 	bl	800100c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001578:	2102      	movs	r1, #2
 800157a:	4860      	ldr	r0, [pc, #384]	; (80016fc <MX_GPIO_Init+0x1ec>)
 800157c:	f7ff fd46 	bl	800100c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = B1_Pin;
 8001580:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001584:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800158e:	463b      	mov	r3, r7
 8001590:	4619      	mov	r1, r3
 8001592:	485b      	ldr	r0, [pc, #364]	; (8001700 <MX_GPIO_Init+0x1f0>)
 8001594:	f001 ff71 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001598:	2332      	movs	r3, #50	; 0x32
 800159a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800159c:	2302      	movs	r3, #2
 800159e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015a8:	2300      	movs	r3, #0
 80015aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 80015ac:	230b      	movs	r3, #11
 80015ae:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b0:	463b      	mov	r3, r7
 80015b2:	4619      	mov	r1, r3
 80015b4:	4852      	ldr	r0, [pc, #328]	; (8001700 <MX_GPIO_Init+0x1f0>)
 80015b6:	f001 ff60 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_7;
 80015ba:	2386      	movs	r3, #134	; 0x86
 80015bc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80015be:	2302      	movs	r3, #2
 80015c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 80015ce:	230b      	movs	r3, #11
 80015d0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d2:	463b      	mov	r3, r7
 80015d4:	4619      	mov	r1, r3
 80015d6:	484b      	ldr	r0, [pc, #300]	; (8001704 <MX_GPIO_Init+0x1f4>)
 80015d8:	f001 ff4f 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80015dc:	f244 0301 	movw	r3, #16385	; 0x4001
 80015e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80015e2:	2301      	movs	r3, #1
 80015e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f2:	463b      	mov	r3, r7
 80015f4:	4619      	mov	r1, r3
 80015f6:	483f      	ldr	r0, [pc, #252]	; (80016f4 <MX_GPIO_Init+0x1e4>)
 80015f8:	f001 ff3f 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80015fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001600:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001602:	2302      	movs	r3, #2
 8001604:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001612:	230b      	movs	r3, #11
 8001614:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001616:	463b      	mov	r3, r7
 8001618:	4619      	mov	r1, r3
 800161a:	4836      	ldr	r0, [pc, #216]	; (80016f4 <MX_GPIO_Init+0x1e4>)
 800161c:	f001 ff2d 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8001620:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001624:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001626:	2301      	movs	r3, #1
 8001628:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001636:	463b      	mov	r3, r7
 8001638:	4619      	mov	r1, r3
 800163a:	482f      	ldr	r0, [pc, #188]	; (80016f8 <MX_GPIO_Init+0x1e8>)
 800163c:	f001 ff1d 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8001640:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001644:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001646:	2302      	movs	r3, #2
 8001648:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800164a:	2300      	movs	r3, #0
 800164c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8001656:	230a      	movs	r3, #10
 8001658:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	463b      	mov	r3, r7
 800165c:	4619      	mov	r1, r3
 800165e:	4829      	ldr	r0, [pc, #164]	; (8001704 <MX_GPIO_Init+0x1f4>)
 8001660:	f001 ff0b 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_13;
 8001664:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001668:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800166a:	2302      	movs	r3, #2
 800166c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800166e:	2300      	movs	r3, #0
 8001670:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001676:	2300      	movs	r3, #0
 8001678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 800167a:	230b      	movs	r3, #11
 800167c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800167e:	463b      	mov	r3, r7
 8001680:	4619      	mov	r1, r3
 8001682:	4821      	ldr	r0, [pc, #132]	; (8001708 <MX_GPIO_Init+0x1f8>)
 8001684:	f001 fef9 	bl	800347a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8001688:	2302      	movs	r3, #2
 800168a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800168c:	2301      	movs	r3, #1
 800168e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001690:	2300      	movs	r3, #0
 8001692:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800169c:	463b      	mov	r3, r7
 800169e:	4619      	mov	r1, r3
 80016a0:	4816      	ldr	r0, [pc, #88]	; (80016fc <MX_GPIO_Init+0x1ec>)
 80016a2:	f001 feea 	bl	800347a <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTG, LL_SYSCFG_EXTI_LINE7);
 80016a6:	4919      	ldr	r1, [pc, #100]	; (800170c <MX_GPIO_Init+0x1fc>)
 80016a8:	2006      	movs	r0, #6
 80016aa:	f7ff faf1 	bl	8000c90 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_7;
 80016ae:	2380      	movs	r3, #128	; 0x80
 80016b0:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_64_95 = LL_EXTI_LINE_NONE;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 80016ba:	2301      	movs	r3, #1
 80016bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80016c0:	2301      	movs	r3, #1
 80016c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80016c6:	2301      	movs	r3, #1
 80016c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80016cc:	f107 0318 	add.w	r3, r7, #24
 80016d0:	4618      	mov	r0, r3
 80016d2:	f001 fcbb 	bl	800304c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USB_OTG_FS_OVCR_GPIO_Port, USB_OTG_FS_OVCR_Pin, LL_GPIO_PULL_NO);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2180      	movs	r1, #128	; 0x80
 80016da:	480b      	ldr	r0, [pc, #44]	; (8001708 <MX_GPIO_Init+0x1f8>)
 80016dc:	f7ff fc76 	bl	8000fcc <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USB_OTG_FS_OVCR_GPIO_Port, USB_OTG_FS_OVCR_Pin, LL_GPIO_MODE_INPUT);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2180      	movs	r1, #128	; 0x80
 80016e4:	4808      	ldr	r0, [pc, #32]	; (8001708 <MX_GPIO_Init+0x1f8>)
 80016e6:	f7ff fc51 	bl	8000f8c <LL_GPIO_SetPinMode>

}
 80016ea:	bf00      	nop
 80016ec:	3728      	adds	r7, #40	; 0x28
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	58020400 	.word	0x58020400
 80016f8:	58020c00 	.word	0x58020c00
 80016fc:	58021000 	.word	0x58021000
 8001700:	58020800 	.word	0x58020800
 8001704:	58020000 	.word	0x58020000
 8001708:	58021800 	.word	0x58021800
 800170c:	f0000001 	.word	0xf0000001

08001710 <prvADCconversionCallback>:
uint8_t jebeniADCch = 0;
uint8_t napusismisekurca[32];
uint8_t jedigovnaCNT = 0;

void prvADCconversionCallback(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af02      	add	r7, sp, #8
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]

	uint16_t adcConversionData, adcQueueMsg;

	// Read ch1 and start conversion on ch0
	adcConversionData = LL_ADC_REG_ReadConversionData12(ADC1);
 800171a:	4828      	ldr	r0, [pc, #160]	; (80017bc <prvADCconversionCallback+0xac>)
 800171c:	f7fe ffd4 	bl	80006c8 <LL_ADC_REG_ReadConversionData12>
 8001720:	4603      	mov	r3, r0
 8001722:	81fb      	strh	r3, [r7, #14]

	adcQueueMsg = jebeniADCch << 9;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <prvADCconversionCallback+0xb0>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	b29b      	uxth	r3, r3
 800172a:	025b      	lsls	r3, r3, #9
 800172c:	b29b      	uxth	r3, r3
 800172e:	80fb      	strh	r3, [r7, #6]
	adcQueueMsg |= (adcConversionData >> 3);
 8001730:	89fb      	ldrh	r3, [r7, #14]
 8001732:	08db      	lsrs	r3, r3, #3
 8001734:	b29a      	uxth	r2, r3
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	4313      	orrs	r3, r2
 800173a:	b29b      	uxth	r3, r3
 800173c:	80fb      	strh	r3, [r7, #6]

	xQueueSendFromISR(xADCdataQueue, &adcQueueMsg, &xHigherPriorityTaskWoken);
 800173e:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <prvADCconversionCallback+0xb4>)
 8001740:	6818      	ldr	r0, [r3, #0]
 8001742:	f107 0208 	add.w	r2, r7, #8
 8001746:	1db9      	adds	r1, r7, #6
 8001748:	2300      	movs	r3, #0
 800174a:	f003 fa6b 	bl	8004c24 <xQueueGenericSendFromISR>
//	xTaskNotifyFromISR(xTask1Handle, ADC_NEW_VALUE, eSetBits, &xHigherPriorityTaskWoken);

	if(!jebeniADCch)
 800174e:	4b1c      	ldr	r3, [pc, #112]	; (80017c0 <prvADCconversionCallback+0xb0>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d106      	bne.n	8001764 <prvADCconversionCallback+0x54>
	{
		jebeniADCch = 1;
 8001756:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <prvADCconversionCallback+0xb0>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
		LL_ADC_REG_StartConversion(ADC1);
 800175c:	4817      	ldr	r0, [pc, #92]	; (80017bc <prvADCconversionCallback+0xac>)
 800175e:	f7fe ff9f 	bl	80006a0 <LL_ADC_REG_StartConversion>
 8001762:	e00c      	b.n	800177e <prvADCconversionCallback+0x6e>
	}
	else
	{
		jebeniADCch = 0;
 8001764:	4b16      	ldr	r3, [pc, #88]	; (80017c0 <prvADCconversionCallback+0xb0>)
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]
		xTaskNotifyFromISR(xTask1Handle, ADC_NEW_VALUE, eSetBits, &xHigherPriorityTaskWoken);
 800176a:	4b17      	ldr	r3, [pc, #92]	; (80017c8 <prvADCconversionCallback+0xb8>)
 800176c:	6818      	ldr	r0, [r3, #0]
 800176e:	f107 0308 	add.w	r3, r7, #8
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	2300      	movs	r3, #0
 8001776:	2201      	movs	r2, #1
 8001778:	2110      	movs	r1, #16
 800177a:	f004 fd31 	bl	80061e0 <xTaskGenericNotifyFromISR>
	}
	napusismisekurca[jedigovnaCNT] = adcConversionData;
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <prvADCconversionCallback+0xbc>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	461a      	mov	r2, r3
 8001784:	89fb      	ldrh	r3, [r7, #14]
 8001786:	b2d9      	uxtb	r1, r3
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <prvADCconversionCallback+0xc0>)
 800178a:	5499      	strb	r1, [r3, r2]
	jedigovnaCNT = (jedigovnaCNT + 1) & 0x1F;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <prvADCconversionCallback+0xbc>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f003 031f 	and.w	r3, r3, #31
 8001798:	b2da      	uxtb	r2, r3
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <prvADCconversionCallback+0xbc>)
 800179c:	701a      	strb	r2, [r3, #0]

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d007      	beq.n	80017b4 <prvADCconversionCallback+0xa4>
 80017a4:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <prvADCconversionCallback+0xc4>)
 80017a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	f3bf 8f4f 	dsb	sy
 80017b0:	f3bf 8f6f 	isb	sy
}
 80017b4:	bf00      	nop
 80017b6:	3710      	adds	r7, #16
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40022000 	.word	0x40022000
 80017c0:	2400081c 	.word	0x2400081c
 80017c4:	24000810 	.word	0x24000810
 80017c8:	24000800 	.word	0x24000800
 80017cc:	24000840 	.word	0x24000840
 80017d0:	24000820 	.word	0x24000820
 80017d4:	e000ed04 	.word	0xe000ed04

080017d8 <prvUARTrxCallback>:

void prvUARTrxCallback(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]

	char localChar = LL_USART_ReceiveData8(USART3);
 80017e2:	480d      	ldr	r0, [pc, #52]	; (8001818 <prvUARTrxCallback+0x40>)
 80017e4:	f7ff fbb6 	bl	8000f54 <LL_USART_ReceiveData8>
 80017e8:	4603      	mov	r3, r0
 80017ea:	70fb      	strb	r3, [r7, #3]
	xQueueSendFromISR(xUARTrxQueue, &localChar, &xHigherPriorityTaskWoken);
 80017ec:	4b0b      	ldr	r3, [pc, #44]	; (800181c <prvUARTrxCallback+0x44>)
 80017ee:	6818      	ldr	r0, [r3, #0]
 80017f0:	1d3a      	adds	r2, r7, #4
 80017f2:	1cf9      	adds	r1, r7, #3
 80017f4:	2300      	movs	r3, #0
 80017f6:	f003 fa15 	bl	8004c24 <xQueueGenericSendFromISR>

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d007      	beq.n	8001810 <prvUARTrxCallback+0x38>
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <prvUARTrxCallback+0x48>)
 8001802:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	f3bf 8f4f 	dsb	sy
 800180c:	f3bf 8f6f 	isb	sy
}
 8001810:	bf00      	nop
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40004800 	.word	0x40004800
 800181c:	24000814 	.word	0x24000814
 8001820:	e000ed04 	.word	0xe000ed04

08001824 <prvADCTimerCallback>:

void prvADCTimerCallback(TimerHandle_t xADCtimerHandle)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_StartConversion(ADC1);
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <prvADCTimerCallback+0x18>)
 800182e:	f7fe ff37 	bl	80006a0 <LL_ADC_REG_StartConversion>
//	LL_ADC_INJ_StartConversion(ADC1);
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40022000 	.word	0x40022000

08001840 <prvTask1Function>:

void prvTask1Function(void * argument)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	// local variables
	uint32_t notifyValue;
	uint16_t adcQueueRxedMsg;
	uint16_t adcSample[2];
	uint8_t sampleToSend = 1;
 8001848:	2301      	movs	r3, #1
 800184a:	75fb      	strb	r3, [r7, #23]

	for(;;)
	{
		xTaskNotifyWait(ULONG_MAX, ULONG_MAX, &notifyValue, portMAX_DELAY);
 800184c:	f107 0210 	add.w	r2, r7, #16
 8001850:	f04f 33ff 	mov.w	r3, #4294967295
 8001854:	f04f 31ff 	mov.w	r1, #4294967295
 8001858:	f04f 30ff 	mov.w	r0, #4294967295
 800185c:	f004 fba2 	bl	8005fa4 <xTaskNotifyWait>

		switch(notifyValue)
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	3b01      	subs	r3, #1
 8001864:	2b0f      	cmp	r3, #15
 8001866:	d8f1      	bhi.n	800184c <prvTask1Function+0xc>
 8001868:	a201      	add	r2, pc, #4	; (adr r2, 8001870 <prvTask1Function+0x30>)
 800186a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186e:	bf00      	nop
 8001870:	080018b1 	.word	0x080018b1
 8001874:	080018b7 	.word	0x080018b7
 8001878:	0800184d 	.word	0x0800184d
 800187c:	080018bd 	.word	0x080018bd
 8001880:	0800184d 	.word	0x0800184d
 8001884:	0800184d 	.word	0x0800184d
 8001888:	0800184d 	.word	0x0800184d
 800188c:	080018c5 	.word	0x080018c5
 8001890:	0800184d 	.word	0x0800184d
 8001894:	0800184d 	.word	0x0800184d
 8001898:	0800184d 	.word	0x0800184d
 800189c:	0800184d 	.word	0x0800184d
 80018a0:	0800184d 	.word	0x0800184d
 80018a4:	0800184d 	.word	0x0800184d
 80018a8:	0800184d 	.word	0x0800184d
 80018ac:	080018df 	.word	0x080018df
		{
			case ADC_SOURCE_0:
				sampleToSend = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	75fb      	strb	r3, [r7, #23]
				break;
 80018b4:	e02a      	b.n	800190c <prvTask1Function+0xcc>

			case ADC_SOURCE_1:
				sampleToSend = 1;
 80018b6:	2301      	movs	r3, #1
 80018b8:	75fb      	strb	r3, [r7, #23]
				break;
 80018ba:	e027      	b.n	800190c <prvTask1Function+0xcc>

			case ADC_SOURCE_2:
				// sampleToSend = sampleToSend;
				prvUARTtoPChandler("Ch3 not available\n");
 80018bc:	4814      	ldr	r0, [pc, #80]	; (8001910 <prvTask1Function+0xd0>)
 80018be:	f000 f8d9 	bl	8001a74 <prvUARTtoPChandler>
				break;
 80018c2:	e023      	b.n	800190c <prvTask1Function+0xcc>

			case ADC_SOURCE_3:
				// sampleToSend = sampleToSend;
				prvUARTtoPChandler("Ch4 not available\n");
 80018c4:	4813      	ldr	r0, [pc, #76]	; (8001914 <prvTask1Function+0xd4>)
 80018c6:	f000 f8d5 	bl	8001a74 <prvUARTtoPChandler>
				break;
 80018ca:	e01f      	b.n	800190c <prvTask1Function+0xcc>

			case ADC_NEW_VALUE:
				while(xQueueReceive(xADCdataQueue, &adcQueueRxedMsg, 5) == pdPASS)
				{
					adcSample[(adcQueueRxedMsg >> 9)] = adcQueueRxedMsg;
 80018cc:	89fb      	ldrh	r3, [r7, #14]
 80018ce:	0a5b      	lsrs	r3, r3, #9
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	89fa      	ldrh	r2, [r7, #14]
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	3318      	adds	r3, #24
 80018d8:	443b      	add	r3, r7
 80018da:	f823 2c10 	strh.w	r2, [r3, #-16]
				while(xQueueReceive(xADCdataQueue, &adcQueueRxedMsg, 5) == pdPASS)
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <prvTask1Function+0xd8>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f107 010e 	add.w	r1, r7, #14
 80018e6:	2205      	movs	r2, #5
 80018e8:	4618      	mov	r0, r3
 80018ea:	f003 fa37 	bl	8004d5c <xQueueReceive>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d0eb      	beq.n	80018cc <prvTask1Function+0x8c>
				}

				xQueueSend(xUARTtxQueue, &adcSample[sampleToSend], 0);
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <prvTask1Function+0xdc>)
 80018f6:	6818      	ldr	r0, [r3, #0]
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	f107 0208 	add.w	r2, r7, #8
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	18d1      	adds	r1, r2, r3
 8001902:	2300      	movs	r3, #0
 8001904:	2200      	movs	r2, #0
 8001906:	f003 f88f 	bl	8004a28 <xQueueGenericSend>
				break;
 800190a:	bf00      	nop
		xTaskNotifyWait(ULONG_MAX, ULONG_MAX, &notifyValue, portMAX_DELAY);
 800190c:	e79e      	b.n	800184c <prvTask1Function+0xc>
 800190e:	bf00      	nop
 8001910:	08007e74 	.word	0x08007e74
 8001914:	08007e88 	.word	0x08007e88
 8001918:	24000810 	.word	0x24000810
 800191c:	24000818 	.word	0x24000818

08001920 <prvTask2Function>:
		}
	}
}

void prvTask2Function(void * argument)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	char localChar;
	uint8_t localCharVal;

	for(;;)
	{
		if(xQueueReceive(xUARTrxQueue, &localChar, portMAX_DELAY) == pdPASS)
 8001928:	4b2a      	ldr	r3, [pc, #168]	; (80019d4 <prvTask2Function+0xb4>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f107 010e 	add.w	r1, r7, #14
 8001930:	f04f 32ff 	mov.w	r2, #4294967295
 8001934:	4618      	mov	r0, r3
 8001936:	f003 fa11 	bl	8004d5c <xQueueReceive>
 800193a:	4603      	mov	r3, r0
 800193c:	2b01      	cmp	r3, #1
 800193e:	d1f3      	bne.n	8001928 <prvTask2Function+0x8>
		{
			if(localChar >= '1' && localChar <= '4')
 8001940:	7bbb      	ldrb	r3, [r7, #14]
 8001942:	2b30      	cmp	r3, #48	; 0x30
 8001944:	d941      	bls.n	80019ca <prvTask2Function+0xaa>
 8001946:	7bbb      	ldrb	r3, [r7, #14]
 8001948:	2b34      	cmp	r3, #52	; 0x34
 800194a:	d83e      	bhi.n	80019ca <prvTask2Function+0xaa>
			{
				localCharVal = localChar - '1';
 800194c:	7bbb      	ldrb	r3, [r7, #14]
 800194e:	3b31      	subs	r3, #49	; 0x31
 8001950:	73fb      	strb	r3, [r7, #15]
//				xTaskNotify(xTask1Handle, (1<<localCharVal), eSetBits);

				switch(1<<localCharVal)
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	2201      	movs	r2, #1
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	3b01      	subs	r3, #1
 800195c:	2b07      	cmp	r3, #7
 800195e:	d837      	bhi.n	80019d0 <prvTask2Function+0xb0>
 8001960:	a201      	add	r2, pc, #4	; (adr r2, 8001968 <prvTask2Function+0x48>)
 8001962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001966:	bf00      	nop
 8001968:	08001989 	.word	0x08001989
 800196c:	08001999 	.word	0x08001999
 8001970:	080019d1 	.word	0x080019d1
 8001974:	080019a9 	.word	0x080019a9
 8001978:	080019d1 	.word	0x080019d1
 800197c:	080019d1 	.word	0x080019d1
 8001980:	080019d1 	.word	0x080019d1
 8001984:	080019b9 	.word	0x080019b9
				{
					case ADC_SOURCE_0:	xTaskNotify(xTask1Handle, ADC_SOURCE_0, eSetBits);	break;
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <prvTask2Function+0xb8>)
 800198a:	6818      	ldr	r0, [r3, #0]
 800198c:	2300      	movs	r3, #0
 800198e:	2201      	movs	r2, #1
 8001990:	2101      	movs	r1, #1
 8001992:	f004 fb67 	bl	8006064 <xTaskGenericNotify>
 8001996:	e017      	b.n	80019c8 <prvTask2Function+0xa8>
					case ADC_SOURCE_1:	xTaskNotify(xTask1Handle, ADC_SOURCE_1, eSetBits);	break;
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <prvTask2Function+0xb8>)
 800199a:	6818      	ldr	r0, [r3, #0]
 800199c:	2300      	movs	r3, #0
 800199e:	2201      	movs	r2, #1
 80019a0:	2102      	movs	r1, #2
 80019a2:	f004 fb5f 	bl	8006064 <xTaskGenericNotify>
 80019a6:	e00f      	b.n	80019c8 <prvTask2Function+0xa8>
					case ADC_SOURCE_2:	xTaskNotify(xTask1Handle, ADC_SOURCE_2, eSetBits);	break;
 80019a8:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <prvTask2Function+0xb8>)
 80019aa:	6818      	ldr	r0, [r3, #0]
 80019ac:	2300      	movs	r3, #0
 80019ae:	2201      	movs	r2, #1
 80019b0:	2104      	movs	r1, #4
 80019b2:	f004 fb57 	bl	8006064 <xTaskGenericNotify>
 80019b6:	e007      	b.n	80019c8 <prvTask2Function+0xa8>
					case ADC_SOURCE_3:	xTaskNotify(xTask1Handle, ADC_SOURCE_3, eSetBits);	break;
 80019b8:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <prvTask2Function+0xb8>)
 80019ba:	6818      	ldr	r0, [r3, #0]
 80019bc:	2300      	movs	r3, #0
 80019be:	2201      	movs	r2, #1
 80019c0:	2108      	movs	r1, #8
 80019c2:	f004 fb4f 	bl	8006064 <xTaskGenericNotify>
 80019c6:	bf00      	nop
				switch(1<<localCharVal)
 80019c8:	e002      	b.n	80019d0 <prvTask2Function+0xb0>
				}
			}
			else
			{
				prvUARTtoPChandler("Input Error\n");
 80019ca:	4804      	ldr	r0, [pc, #16]	; (80019dc <prvTask2Function+0xbc>)
 80019cc:	f000 f852 	bl	8001a74 <prvUARTtoPChandler>
		if(xQueueReceive(xUARTrxQueue, &localChar, portMAX_DELAY) == pdPASS)
 80019d0:	e7aa      	b.n	8001928 <prvTask2Function+0x8>
 80019d2:	bf00      	nop
 80019d4:	24000814 	.word	0x24000814
 80019d8:	24000800 	.word	0x24000800
 80019dc:	08007e9c 	.word	0x08007e9c

080019e0 <prvTask3Function>:
		}
	}
}

void prvTask3Function(void * argument)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b088      	sub	sp, #32
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	uint8_t adcCh;
	char txData[10];

	for(;;)
	{
		if(xQueueReceive(xUARTtxQueue, &sampledValue, portMAX_DELAY) == pdPASS)
 80019e8:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <prvTask3Function+0x8c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f107 011c 	add.w	r1, r7, #28
 80019f0:	f04f 32ff 	mov.w	r2, #4294967295
 80019f4:	4618      	mov	r0, r3
 80019f6:	f003 f9b1 	bl	8004d5c <xQueueReceive>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d1f3      	bne.n	80019e8 <prvTask3Function+0x8>
		{
			adcCh = sampledValue >> 9;
 8001a00:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001a04:	125b      	asrs	r3, r3, #9
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	77fb      	strb	r3, [r7, #31]

			differnce[adcCh] = sampledValue - previousValue[adcCh];
 8001a0a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	7ffb      	ldrb	r3, [r7, #31]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	3320      	adds	r3, #32
 8001a16:	443b      	add	r3, r7
 8001a18:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	7ffb      	ldrb	r3, [r7, #31]
 8001a24:	b212      	sxth	r2, r2
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	3320      	adds	r3, #32
 8001a2a:	443b      	add	r3, r7
 8001a2c:	f823 2c0c 	strh.w	r2, [r3, #-12]
			previousValue[adcCh] = sampledValue;
 8001a30:	7ffb      	ldrb	r3, [r7, #31]
 8001a32:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	3320      	adds	r3, #32
 8001a3a:	443b      	add	r3, r7
 8001a3c:	f823 2c08 	strh.w	r2, [r3, #-8]

			sprintf(txData, "Ch%d: %d\n",adcCh+1, differnce[adcCh]>>7);
 8001a40:	7ffb      	ldrb	r3, [r7, #31]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	7ffb      	ldrb	r3, [r7, #31]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	3320      	adds	r3, #32
 8001a4a:	443b      	add	r3, r7
 8001a4c:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8001a50:	11db      	asrs	r3, r3, #7
 8001a52:	b21b      	sxth	r3, r3
 8001a54:	f107 0008 	add.w	r0, r7, #8
 8001a58:	4905      	ldr	r1, [pc, #20]	; (8001a70 <prvTask3Function+0x90>)
 8001a5a:	f005 fe1f 	bl	800769c <siprintf>
			prvUARTtoPChandler(txData);
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 f806 	bl	8001a74 <prvUARTtoPChandler>
		if(xQueueReceive(xUARTtxQueue, &sampledValue, portMAX_DELAY) == pdPASS)
 8001a68:	e7be      	b.n	80019e8 <prvTask3Function+0x8>
 8001a6a:	bf00      	nop
 8001a6c:	24000818 	.word	0x24000818
 8001a70:	08007eac 	.word	0x08007eac

08001a74 <prvUARTtoPChandler>:
		}
	}
}

int8_t prvUARTtoPChandler(char * txBuff)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	uint8_t txBuffLen = strlen(txBuff);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7fe fc2f 	bl	80002e0 <strlen>
 8001a82:	4603      	mov	r3, r0
 8001a84:	73bb      	strb	r3, [r7, #14]
	if(txBuffLen <= mainMAX_MSG_LEN)
 8001a86:	7bbb      	ldrb	r3, [r7, #14]
 8001a88:	2b1e      	cmp	r3, #30
 8001a8a:	d819      	bhi.n	8001ac0 <prvUARTtoPChandler+0x4c>
	{
		for(uint8_t i = 0; i < txBuffLen; i++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	e011      	b.n	8001ab6 <prvUARTtoPChandler+0x42>
		{
			LL_USART_TransmitData8(USART3, txBuff[i]);
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	4413      	add	r3, r2
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480c      	ldr	r0, [pc, #48]	; (8001ad0 <prvUARTtoPChandler+0x5c>)
 8001a9e:	f7ff fa66 	bl	8000f6e <LL_USART_TransmitData8>
			while(!LL_USART_IsActiveFlag_TXE_TXFNF(USART3));
 8001aa2:	bf00      	nop
 8001aa4:	480a      	ldr	r0, [pc, #40]	; (8001ad0 <prvUARTtoPChandler+0x5c>)
 8001aa6:	f7ff f9f9 	bl	8000e9c <LL_USART_IsActiveFlag_TXE_TXFNF>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0f9      	beq.n	8001aa4 <prvUARTtoPChandler+0x30>
		for(uint8_t i = 0; i < txBuffLen; i++)
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	73fb      	strb	r3, [r7, #15]
 8001ab6:	7bfa      	ldrb	r2, [r7, #15]
 8001ab8:	7bbb      	ldrb	r3, [r7, #14]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d3e9      	bcc.n	8001a92 <prvUARTtoPChandler+0x1e>
 8001abe:	e002      	b.n	8001ac6 <prvUARTtoPChandler+0x52>
		}
	}
	else
	{
		return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac4:	e000      	b.n	8001ac8 <prvUARTtoPChandler+0x54>
	}
	return 0;
 8001ac6:	2300      	movs	r3, #0
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40004800 	.word	0x40004800

08001ad4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001adc:	2001      	movs	r0, #1
 8001ade:	f002 fda0 	bl	8004622 <osDelay>
 8001ae2:	e7fb      	b.n	8001adc <StartDefaultTask+0x8>

08001ae4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d101      	bne.n	8001afa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001af6:	f000 fa11 	bl	8001f1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40010000 	.word	0x40010000

08001b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b0c:	b672      	cpsid	i
}
 8001b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <Error_Handler+0x8>
	...

08001b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <HAL_MspInit+0x38>)
 8001b1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b20:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <HAL_MspInit+0x38>)
 8001b22:	f043 0302 	orr.w	r3, r3, #2
 8001b26:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <HAL_MspInit+0x38>)
 8001b2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	210f      	movs	r1, #15
 8001b3c:	f06f 0001 	mvn.w	r0, #1
 8001b40:	f000 fab8 	bl	80020b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	58024400 	.word	0x58024400

08001b50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08e      	sub	sp, #56	; 0x38
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b0f      	cmp	r3, #15
 8001b5c:	d842      	bhi.n	8001be4 <HAL_InitTick+0x94>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	6879      	ldr	r1, [r7, #4]
 8001b62:	2019      	movs	r0, #25
 8001b64:	f000 faa6 	bl	80020b4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001b68:	2019      	movs	r0, #25
 8001b6a:	f000 fabd 	bl	80020e8 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8001b6e:	4a23      	ldr	r2, [pc, #140]	; (8001bfc <HAL_InitTick+0xac>)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b74:	4b22      	ldr	r3, [pc, #136]	; (8001c00 <HAL_InitTick+0xb0>)
 8001b76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b7a:	4a21      	ldr	r2, [pc, #132]	; (8001c00 <HAL_InitTick+0xb0>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001b84:	4b1e      	ldr	r3, [pc, #120]	; (8001c00 <HAL_InitTick+0xb0>)
 8001b86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60bb      	str	r3, [r7, #8]
 8001b90:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b92:	f107 020c 	add.w	r2, r7, #12
 8001b96:	f107 0310 	add.w	r3, r7, #16
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f000 fc71 	bl	8002484 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ba2:	f000 fc59 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 8001ba6:	6378      	str	r0, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001baa:	4a16      	ldr	r2, [pc, #88]	; (8001c04 <HAL_InitTick+0xb4>)
 8001bac:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb0:	0c9b      	lsrs	r3, r3, #18
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bb8:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <HAL_InitTick+0xbc>)
 8001bba:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bbe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bc2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001bc4:	4a10      	ldr	r2, [pc, #64]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bc8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001bca:	4b0f      	ldr	r3, [pc, #60]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001bd6:	480c      	ldr	r0, [pc, #48]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bd8:	f000 fc96 	bl	8002508 <HAL_TIM_Base_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d107      	bne.n	8001bf2 <HAL_InitTick+0xa2>
 8001be2:	e001      	b.n	8001be8 <HAL_InitTick+0x98>
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e005      	b.n	8001bf4 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001be8:	4807      	ldr	r0, [pc, #28]	; (8001c08 <HAL_InitTick+0xb8>)
 8001bea:	f000 fcef 	bl	80025cc <HAL_TIM_Base_Start_IT>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	e000      	b.n	8001bf4 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3738      	adds	r7, #56	; 0x38
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	24000008 	.word	0x24000008
 8001c00:	58024400 	.word	0x58024400
 8001c04:	431bde83 	.word	0x431bde83
 8001c08:	24000844 	.word	0x24000844
 8001c0c:	40010000 	.word	0x40010000

08001c10 <LL_ADC_IsActiveFlag_EOC>:
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b04      	cmp	r3, #4
 8001c22:	d101      	bne.n	8001c28 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	f003 0320 	and.w	r3, r3, #32
 8001c46:	2b20      	cmp	r3, #32
 8001c48:	d101      	bne.n	8001c4e <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e000      	b.n	8001c50 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <NMI_Handler+0x4>

08001c62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c66:	e7fe      	b.n	8001c66 <HardFault_Handler+0x4>

08001c68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <MemManage_Handler+0x4>

08001c6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <BusFault_Handler+0x4>

08001c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <UsageFault_Handler+0x4>

08001c7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  if(LL_ADC_IsActiveFlag_EOC(ADC1))
 8001c8c:	4804      	ldr	r0, [pc, #16]	; (8001ca0 <ADC_IRQHandler+0x18>)
 8001c8e:	f7ff ffbf 	bl	8001c10 <LL_ADC_IsActiveFlag_EOC>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <ADC_IRQHandler+0x14>
  {
	  prvADCconversionCallback();
 8001c98:	f7ff fd3a 	bl	8001710 <prvADCconversionCallback>
  /* USER CODE END ADC_IRQn 0 */

  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40022000 	.word	0x40022000

08001ca4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ca8:	4802      	ldr	r0, [pc, #8]	; (8001cb4 <TIM1_UP_IRQHandler+0x10>)
 8001caa:	f000 fd07 	bl	80026bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	24000844 	.word	0x24000844

08001cb8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  if(LL_USART_IsActiveFlag_RXNE_RXFNE(USART3))
 8001cbc:	4804      	ldr	r0, [pc, #16]	; (8001cd0 <USART3_IRQHandler+0x18>)
 8001cbe:	f7ff ffba 	bl	8001c36 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <USART3_IRQHandler+0x14>
  {
	  prvUARTrxCallback();
 8001cc8:	f7ff fd86 	bl	80017d8 <prvUARTrxCallback>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40004800 	.word	0x40004800

08001cd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cdc:	4a14      	ldr	r2, [pc, #80]	; (8001d30 <_sbrk+0x5c>)
 8001cde:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <_sbrk+0x60>)
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce8:	4b13      	ldr	r3, [pc, #76]	; (8001d38 <_sbrk+0x64>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <_sbrk+0x64>)
 8001cf2:	4a12      	ldr	r2, [pc, #72]	; (8001d3c <_sbrk+0x68>)
 8001cf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf6:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d207      	bcs.n	8001d14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d04:	f005 fb7a 	bl	80073fc <__errno>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d12:	e009      	b.n	8001d28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d14:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1a:	4b07      	ldr	r3, [pc, #28]	; (8001d38 <_sbrk+0x64>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	4a05      	ldr	r2, [pc, #20]	; (8001d38 <_sbrk+0x64>)
 8001d24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d26:	68fb      	ldr	r3, [r7, #12]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	24080000 	.word	0x24080000
 8001d34:	00000400 	.word	0x00000400
 8001d38:	24000890 	.word	0x24000890
 8001d3c:	24004738 	.word	0x24004738

08001d40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d44:	4b37      	ldr	r3, [pc, #220]	; (8001e24 <SystemInit+0xe4>)
 8001d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4a:	4a36      	ldr	r2, [pc, #216]	; (8001e24 <SystemInit+0xe4>)
 8001d4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d54:	4b34      	ldr	r3, [pc, #208]	; (8001e28 <SystemInit+0xe8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 030f 	and.w	r3, r3, #15
 8001d5c:	2b06      	cmp	r3, #6
 8001d5e:	d807      	bhi.n	8001d70 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d60:	4b31      	ldr	r3, [pc, #196]	; (8001e28 <SystemInit+0xe8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f023 030f 	bic.w	r3, r3, #15
 8001d68:	4a2f      	ldr	r2, [pc, #188]	; (8001e28 <SystemInit+0xe8>)
 8001d6a:	f043 0307 	orr.w	r3, r3, #7
 8001d6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001d70:	4b2e      	ldr	r3, [pc, #184]	; (8001e2c <SystemInit+0xec>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a2d      	ldr	r2, [pc, #180]	; (8001e2c <SystemInit+0xec>)
 8001d76:	f043 0301 	orr.w	r3, r3, #1
 8001d7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d7c:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <SystemInit+0xec>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001d82:	4b2a      	ldr	r3, [pc, #168]	; (8001e2c <SystemInit+0xec>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4929      	ldr	r1, [pc, #164]	; (8001e2c <SystemInit+0xec>)
 8001d88:	4b29      	ldr	r3, [pc, #164]	; (8001e30 <SystemInit+0xf0>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d8e:	4b26      	ldr	r3, [pc, #152]	; (8001e28 <SystemInit+0xe8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0308 	and.w	r3, r3, #8
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d007      	beq.n	8001daa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d9a:	4b23      	ldr	r3, [pc, #140]	; (8001e28 <SystemInit+0xe8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f023 030f 	bic.w	r3, r3, #15
 8001da2:	4a21      	ldr	r2, [pc, #132]	; (8001e28 <SystemInit+0xe8>)
 8001da4:	f043 0307 	orr.w	r3, r3, #7
 8001da8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001daa:	4b20      	ldr	r3, [pc, #128]	; (8001e2c <SystemInit+0xec>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001db0:	4b1e      	ldr	r3, [pc, #120]	; (8001e2c <SystemInit+0xec>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001db6:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <SystemInit+0xec>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001dbc:	4b1b      	ldr	r3, [pc, #108]	; (8001e2c <SystemInit+0xec>)
 8001dbe:	4a1d      	ldr	r2, [pc, #116]	; (8001e34 <SystemInit+0xf4>)
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <SystemInit+0xec>)
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	; (8001e38 <SystemInit+0xf8>)
 8001dc6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001dc8:	4b18      	ldr	r3, [pc, #96]	; (8001e2c <SystemInit+0xec>)
 8001dca:	4a1c      	ldr	r2, [pc, #112]	; (8001e3c <SystemInit+0xfc>)
 8001dcc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001dce:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <SystemInit+0xec>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001dd4:	4b15      	ldr	r3, [pc, #84]	; (8001e2c <SystemInit+0xec>)
 8001dd6:	4a19      	ldr	r2, [pc, #100]	; (8001e3c <SystemInit+0xfc>)
 8001dd8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001dda:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <SystemInit+0xec>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <SystemInit+0xec>)
 8001de2:	4a16      	ldr	r2, [pc, #88]	; (8001e3c <SystemInit+0xfc>)
 8001de4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <SystemInit+0xec>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <SystemInit+0xec>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a0e      	ldr	r2, [pc, #56]	; (8001e2c <SystemInit+0xec>)
 8001df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001df6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <SystemInit+0xec>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001dfe:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <SystemInit+0x100>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <SystemInit+0x104>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e0a:	d202      	bcs.n	8001e12 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001e0c:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <SystemInit+0x108>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <SystemInit+0x10c>)
 8001e14:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001e18:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	e000ed00 	.word	0xe000ed00
 8001e28:	52002000 	.word	0x52002000
 8001e2c:	58024400 	.word	0x58024400
 8001e30:	eaf6ed7f 	.word	0xeaf6ed7f
 8001e34:	02020200 	.word	0x02020200
 8001e38:	01ff0000 	.word	0x01ff0000
 8001e3c:	01010280 	.word	0x01010280
 8001e40:	5c001000 	.word	0x5c001000
 8001e44:	ffff0000 	.word	0xffff0000
 8001e48:	51008108 	.word	0x51008108
 8001e4c:	52004000 	.word	0x52004000

08001e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001e50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e54:	f7ff ff74 	bl	8001d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e58:	480c      	ldr	r0, [pc, #48]	; (8001e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e5a:	490d      	ldr	r1, [pc, #52]	; (8001e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e5c:	4a0d      	ldr	r2, [pc, #52]	; (8001e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e60:	e002      	b.n	8001e68 <LoopCopyDataInit>

08001e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e66:	3304      	adds	r3, #4

08001e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e6c:	d3f9      	bcc.n	8001e62 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6e:	4a0a      	ldr	r2, [pc, #40]	; (8001e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e70:	4c0a      	ldr	r4, [pc, #40]	; (8001e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e74:	e001      	b.n	8001e7a <LoopFillZerobss>

08001e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e78:	3204      	adds	r2, #4

08001e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e7c:	d3fb      	bcc.n	8001e76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e7e:	f005 fac3 	bl	8007408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e82:	f7ff f8d3 	bl	800102c <main>
  bx  lr
 8001e86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e88:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001e8c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001e90:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001e94:	08007fbc 	.word	0x08007fbc
  ldr r2, =_sbss
 8001e98:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001e9c:	24004738 	.word	0x24004738

08001ea0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea0:	e7fe      	b.n	8001ea0 <ADC3_IRQHandler>
	...

08001ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eaa:	2003      	movs	r0, #3
 8001eac:	f000 f8f7 	bl	800209e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001eb0:	f000 f928 	bl	8002104 <HAL_RCC_GetSysClockFreq>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_Init+0x68>)
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	0a1b      	lsrs	r3, r3, #8
 8001ebc:	f003 030f 	and.w	r3, r3, #15
 8001ec0:	4913      	ldr	r1, [pc, #76]	; (8001f10 <HAL_Init+0x6c>)
 8001ec2:	5ccb      	ldrb	r3, [r1, r3]
 8001ec4:	f003 031f 	and.w	r3, r3, #31
 8001ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ecc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ece:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <HAL_Init+0x68>)
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	4a0e      	ldr	r2, [pc, #56]	; (8001f10 <HAL_Init+0x6c>)
 8001ed8:	5cd3      	ldrb	r3, [r2, r3]
 8001eda:	f003 031f 	and.w	r3, r3, #31
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee4:	4a0b      	ldr	r2, [pc, #44]	; (8001f14 <HAL_Init+0x70>)
 8001ee6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ee8:	4a0b      	ldr	r2, [pc, #44]	; (8001f18 <HAL_Init+0x74>)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eee:	200f      	movs	r0, #15
 8001ef0:	f7ff fe2e 	bl	8001b50 <HAL_InitTick>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e002      	b.n	8001f04 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001efe:	f7ff fe09 	bl	8001b14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	58024400 	.word	0x58024400
 8001f10:	08007ed0 	.word	0x08007ed0
 8001f14:	24000004 	.word	0x24000004
 8001f18:	24000000 	.word	0x24000000

08001f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <HAL_IncTick+0x20>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <HAL_IncTick+0x24>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a04      	ldr	r2, [pc, #16]	; (8001f40 <HAL_IncTick+0x24>)
 8001f2e:	6013      	str	r3, [r2, #0]
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	2400000c 	.word	0x2400000c
 8001f40:	24000894 	.word	0x24000894

08001f44 <__NVIC_SetPriorityGrouping>:
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <__NVIC_SetPriorityGrouping+0x40>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f60:	4013      	ands	r3, r2
 8001f62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f6c:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <__NVIC_SetPriorityGrouping+0x44>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f72:	4a04      	ldr	r2, [pc, #16]	; (8001f84 <__NVIC_SetPriorityGrouping+0x40>)
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	60d3      	str	r3, [r2, #12]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00
 8001f88:	05fa0000 	.word	0x05fa0000

08001f8c <__NVIC_GetPriorityGrouping>:
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f90:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	0a1b      	lsrs	r3, r3, #8
 8001f96:	f003 0307 	and.w	r3, r3, #7
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <__NVIC_EnableIRQ>:
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001fb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	db0b      	blt.n	8001fd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	f003 021f 	and.w	r2, r3, #31
 8001fc0:	4907      	ldr	r1, [pc, #28]	; (8001fe0 <__NVIC_EnableIRQ+0x38>)
 8001fc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fc6:	095b      	lsrs	r3, r3, #5
 8001fc8:	2001      	movs	r0, #1
 8001fca:	fa00 f202 	lsl.w	r2, r0, r2
 8001fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000e100 	.word	0xe000e100

08001fe4 <__NVIC_SetPriority>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ff0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	db0a      	blt.n	800200e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	490c      	ldr	r1, [pc, #48]	; (8002030 <__NVIC_SetPriority+0x4c>)
 8001ffe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002002:	0112      	lsls	r2, r2, #4
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	440b      	add	r3, r1
 8002008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800200c:	e00a      	b.n	8002024 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	b2da      	uxtb	r2, r3
 8002012:	4908      	ldr	r1, [pc, #32]	; (8002034 <__NVIC_SetPriority+0x50>)
 8002014:	88fb      	ldrh	r3, [r7, #6]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	3b04      	subs	r3, #4
 800201c:	0112      	lsls	r2, r2, #4
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	440b      	add	r3, r1
 8002022:	761a      	strb	r2, [r3, #24]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000e100 	.word	0xe000e100
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <NVIC_EncodePriority>:
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f1c3 0307 	rsb	r3, r3, #7
 8002052:	2b04      	cmp	r3, #4
 8002054:	bf28      	it	cs
 8002056:	2304      	movcs	r3, #4
 8002058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3304      	adds	r3, #4
 800205e:	2b06      	cmp	r3, #6
 8002060:	d902      	bls.n	8002068 <NVIC_EncodePriority+0x30>
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	3b03      	subs	r3, #3
 8002066:	e000      	b.n	800206a <NVIC_EncodePriority+0x32>
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800206c:	f04f 32ff 	mov.w	r2, #4294967295
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43da      	mvns	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002080:	f04f 31ff 	mov.w	r1, #4294967295
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	fa01 f303 	lsl.w	r3, r1, r3
 800208a:	43d9      	mvns	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	4313      	orrs	r3, r2
}
 8002092:	4618      	mov	r0, r3
 8002094:	3724      	adds	r7, #36	; 0x24
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f7ff ff4c 	bl	8001f44 <__NVIC_SetPriorityGrouping>
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
 80020c0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020c2:	f7ff ff63 	bl	8001f8c <__NVIC_GetPriorityGrouping>
 80020c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	6978      	ldr	r0, [r7, #20]
 80020ce:	f7ff ffb3 	bl	8002038 <NVIC_EncodePriority>
 80020d2:	4602      	mov	r2, r0
 80020d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff82 	bl	8001fe4 <__NVIC_SetPriority>
}
 80020e0:	bf00      	nop
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff ff56 	bl	8001fa8 <__NVIC_EnableIRQ>
}
 80020fc:	bf00      	nop
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	; 0x24
 8002108:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800210a:	4bb3      	ldr	r3, [pc, #716]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002112:	2b18      	cmp	r3, #24
 8002114:	f200 8155 	bhi.w	80023c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002118:	a201      	add	r2, pc, #4	; (adr r2, 8002120 <HAL_RCC_GetSysClockFreq+0x1c>)
 800211a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211e:	bf00      	nop
 8002120:	08002185 	.word	0x08002185
 8002124:	080023c3 	.word	0x080023c3
 8002128:	080023c3 	.word	0x080023c3
 800212c:	080023c3 	.word	0x080023c3
 8002130:	080023c3 	.word	0x080023c3
 8002134:	080023c3 	.word	0x080023c3
 8002138:	080023c3 	.word	0x080023c3
 800213c:	080023c3 	.word	0x080023c3
 8002140:	080021ab 	.word	0x080021ab
 8002144:	080023c3 	.word	0x080023c3
 8002148:	080023c3 	.word	0x080023c3
 800214c:	080023c3 	.word	0x080023c3
 8002150:	080023c3 	.word	0x080023c3
 8002154:	080023c3 	.word	0x080023c3
 8002158:	080023c3 	.word	0x080023c3
 800215c:	080023c3 	.word	0x080023c3
 8002160:	080021b1 	.word	0x080021b1
 8002164:	080023c3 	.word	0x080023c3
 8002168:	080023c3 	.word	0x080023c3
 800216c:	080023c3 	.word	0x080023c3
 8002170:	080023c3 	.word	0x080023c3
 8002174:	080023c3 	.word	0x080023c3
 8002178:	080023c3 	.word	0x080023c3
 800217c:	080023c3 	.word	0x080023c3
 8002180:	080021b7 	.word	0x080021b7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002184:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0320 	and.w	r3, r3, #32
 800218c:	2b00      	cmp	r3, #0
 800218e:	d009      	beq.n	80021a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002190:	4b91      	ldr	r3, [pc, #580]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	4a90      	ldr	r2, [pc, #576]	; (80023dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800219c:	fa22 f303 	lsr.w	r3, r2, r3
 80021a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80021a2:	e111      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80021a4:	4b8d      	ldr	r3, [pc, #564]	; (80023dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80021a6:	61bb      	str	r3, [r7, #24]
    break;
 80021a8:	e10e      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80021aa:	4b8d      	ldr	r3, [pc, #564]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80021ac:	61bb      	str	r3, [r7, #24]
    break;
 80021ae:	e10b      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80021b0:	4b8c      	ldr	r3, [pc, #560]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80021b2:	61bb      	str	r3, [r7, #24]
    break;
 80021b4:	e108      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80021b6:	4b88      	ldr	r3, [pc, #544]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80021c0:	4b85      	ldr	r3, [pc, #532]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c4:	091b      	lsrs	r3, r3, #4
 80021c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021ca:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80021cc:	4b82      	ldr	r3, [pc, #520]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d0:	f003 0301 	and.w	r3, r3, #1
 80021d4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80021d6:	4b80      	ldr	r3, [pc, #512]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021da:	08db      	lsrs	r3, r3, #3
 80021dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ee:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f000 80e1 	beq.w	80023bc <HAL_RCC_GetSysClockFreq+0x2b8>
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	f000 8083 	beq.w	8002308 <HAL_RCC_GetSysClockFreq+0x204>
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	2b02      	cmp	r3, #2
 8002206:	f200 80a1 	bhi.w	800234c <HAL_RCC_GetSysClockFreq+0x248>
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x114>
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d056      	beq.n	80022c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002216:	e099      	b.n	800234c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002218:	4b6f      	ldr	r3, [pc, #444]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0320 	and.w	r3, r3, #32
 8002220:	2b00      	cmp	r3, #0
 8002222:	d02d      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002224:	4b6c      	ldr	r3, [pc, #432]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	08db      	lsrs	r3, r3, #3
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	4a6b      	ldr	r2, [pc, #428]	; (80023dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002230:	fa22 f303 	lsr.w	r3, r2, r3
 8002234:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	ee07 3a90 	vmov	s15, r3
 800223c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800224a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800224e:	4b62      	ldr	r3, [pc, #392]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002256:	ee07 3a90 	vmov	s15, r3
 800225a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800225e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002262:	eddf 5a61 	vldr	s11, [pc, #388]	; 80023e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002266:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800226a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800226e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800227a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800227e:	e087      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800228a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80023ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800228e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002292:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800229a:	ee07 3a90 	vmov	s15, r3
 800229e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80022a6:	eddf 5a50 	vldr	s11, [pc, #320]	; 80023e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80022aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80022b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022c2:	e065      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	ee07 3a90 	vmov	s15, r3
 80022ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ce:	eddf 6a48 	vldr	s13, [pc, #288]	; 80023f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80022d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022d6:	4b40      	ldr	r3, [pc, #256]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022de:	ee07 3a90 	vmov	s15, r3
 80022e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80022ea:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80023e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80022ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80022fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002302:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002306:	e043      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	ee07 3a90 	vmov	s15, r3
 800230e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002312:	eddf 6a38 	vldr	s13, [pc, #224]	; 80023f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002316:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800231a:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002322:	ee07 3a90 	vmov	s15, r3
 8002326:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800232a:	ed97 6a02 	vldr	s12, [r7, #8]
 800232e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80023e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002332:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002336:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800233a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800233e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002346:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800234a:	e021      	b.n	8002390 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	ee07 3a90 	vmov	s15, r3
 8002352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002356:	eddf 6a26 	vldr	s13, [pc, #152]	; 80023f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800235a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800235e:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002366:	ee07 3a90 	vmov	s15, r3
 800236a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800236e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002372:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80023e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002376:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800237a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800237e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800238a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800238e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002390:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	0a5b      	lsrs	r3, r3, #9
 8002396:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800239a:	3301      	adds	r3, #1
 800239c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	ee07 3a90 	vmov	s15, r3
 80023a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80023ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023b4:	ee17 3a90 	vmov	r3, s15
 80023b8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80023ba:	e005      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80023bc:	2300      	movs	r3, #0
 80023be:	61bb      	str	r3, [r7, #24]
    break;
 80023c0:	e002      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80023c2:	4b07      	ldr	r3, [pc, #28]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80023c4:	61bb      	str	r3, [r7, #24]
    break;
 80023c6:	bf00      	nop
  }

  return sysclockfreq;
 80023c8:	69bb      	ldr	r3, [r7, #24]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3724      	adds	r7, #36	; 0x24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	58024400 	.word	0x58024400
 80023dc:	03d09000 	.word	0x03d09000
 80023e0:	003d0900 	.word	0x003d0900
 80023e4:	007a1200 	.word	0x007a1200
 80023e8:	46000000 	.word	0x46000000
 80023ec:	4c742400 	.word	0x4c742400
 80023f0:	4a742400 	.word	0x4a742400
 80023f4:	4af42400 	.word	0x4af42400

080023f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80023fe:	f7ff fe81 	bl	8002104 <HAL_RCC_GetSysClockFreq>
 8002402:	4602      	mov	r2, r0
 8002404:	4b10      	ldr	r3, [pc, #64]	; (8002448 <HAL_RCC_GetHCLKFreq+0x50>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	490f      	ldr	r1, [pc, #60]	; (800244c <HAL_RCC_GetHCLKFreq+0x54>)
 8002410:	5ccb      	ldrb	r3, [r1, r3]
 8002412:	f003 031f 	and.w	r3, r3, #31
 8002416:	fa22 f303 	lsr.w	r3, r2, r3
 800241a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800241c:	4b0a      	ldr	r3, [pc, #40]	; (8002448 <HAL_RCC_GetHCLKFreq+0x50>)
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	f003 030f 	and.w	r3, r3, #15
 8002424:	4a09      	ldr	r2, [pc, #36]	; (800244c <HAL_RCC_GetHCLKFreq+0x54>)
 8002426:	5cd3      	ldrb	r3, [r2, r3]
 8002428:	f003 031f 	and.w	r3, r3, #31
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	fa22 f303 	lsr.w	r3, r2, r3
 8002432:	4a07      	ldr	r2, [pc, #28]	; (8002450 <HAL_RCC_GetHCLKFreq+0x58>)
 8002434:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002436:	4a07      	ldr	r2, [pc, #28]	; (8002454 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <HAL_RCC_GetHCLKFreq+0x58>)
 800243e:	681b      	ldr	r3, [r3, #0]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	58024400 	.word	0x58024400
 800244c:	08007ed0 	.word	0x08007ed0
 8002450:	24000004 	.word	0x24000004
 8002454:	24000000 	.word	0x24000000

08002458 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800245c:	f7ff ffcc 	bl	80023f8 <HAL_RCC_GetHCLKFreq>
 8002460:	4602      	mov	r2, r0
 8002462:	4b06      	ldr	r3, [pc, #24]	; (800247c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	4904      	ldr	r1, [pc, #16]	; (8002480 <HAL_RCC_GetPCLK2Freq+0x28>)
 800246e:	5ccb      	ldrb	r3, [r1, r3]
 8002470:	f003 031f 	and.w	r3, r3, #31
 8002474:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002478:	4618      	mov	r0, r3
 800247a:	bd80      	pop	{r7, pc}
 800247c:	58024400 	.word	0x58024400
 8002480:	08007ed0 	.word	0x08007ed0

08002484 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	223f      	movs	r2, #63	; 0x3f
 8002492:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002494:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	f003 0207 	and.w	r2, r3, #7
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80024a0:	4b17      	ldr	r3, [pc, #92]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80024ac:	4b14      	ldr	r3, [pc, #80]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f003 020f 	and.w	r2, r3, #15
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80024b8:	4b11      	ldr	r3, [pc, #68]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80024c4:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80024d0:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 80024d2:	69db      	ldr	r3, [r3, #28]
 80024d4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80024dc:	4b08      	ldr	r3, [pc, #32]	; (8002500 <HAL_RCC_GetClockConfig+0x7c>)
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_RCC_GetClockConfig+0x80>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 020f 	and.w	r2, r3, #15
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	601a      	str	r2, [r3, #0]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	58024400 	.word	0x58024400
 8002504:	52002000 	.word	0x52002000

08002508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e049      	b.n	80025ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f841 	bl	80025b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3304      	adds	r3, #4
 8002544:	4619      	mov	r1, r3
 8002546:	4610      	mov	r0, r2
 8002548:	f000 fa00 	bl	800294c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
	...

080025cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d001      	beq.n	80025e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e054      	b.n	800268e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a26      	ldr	r2, [pc, #152]	; (800269c <HAL_TIM_Base_Start_IT+0xd0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d022      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800260e:	d01d      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a22      	ldr	r2, [pc, #136]	; (80026a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d018      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a21      	ldr	r2, [pc, #132]	; (80026a4 <HAL_TIM_Base_Start_IT+0xd8>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d013      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a1f      	ldr	r2, [pc, #124]	; (80026a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d00e      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a1e      	ldr	r2, [pc, #120]	; (80026ac <HAL_TIM_Base_Start_IT+0xe0>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d009      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a1c      	ldr	r2, [pc, #112]	; (80026b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d004      	beq.n	800264c <HAL_TIM_Base_Start_IT+0x80>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a1b      	ldr	r2, [pc, #108]	; (80026b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d115      	bne.n	8002678 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <HAL_TIM_Base_Start_IT+0xec>)
 8002654:	4013      	ands	r3, r2
 8002656:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b06      	cmp	r3, #6
 800265c:	d015      	beq.n	800268a <HAL_TIM_Base_Start_IT+0xbe>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002664:	d011      	beq.n	800268a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 0201 	orr.w	r2, r2, #1
 8002674:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002676:	e008      	b.n	800268a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	e000      	b.n	800268c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800268a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3714      	adds	r7, #20
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	40010000 	.word	0x40010000
 80026a0:	40000400 	.word	0x40000400
 80026a4:	40000800 	.word	0x40000800
 80026a8:	40000c00 	.word	0x40000c00
 80026ac:	40010400 	.word	0x40010400
 80026b0:	40001800 	.word	0x40001800
 80026b4:	40014000 	.word	0x40014000
 80026b8:	00010007 	.word	0x00010007

080026bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d122      	bne.n	8002718 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	f003 0302 	and.w	r3, r3, #2
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d11b      	bne.n	8002718 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f06f 0202 	mvn.w	r2, #2
 80026e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	f003 0303 	and.w	r3, r3, #3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f905 	bl	800290e <HAL_TIM_IC_CaptureCallback>
 8002704:	e005      	b.n	8002712 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f8f7 	bl	80028fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f908 	bl	8002922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	2b04      	cmp	r3, #4
 8002724:	d122      	bne.n	800276c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f003 0304 	and.w	r3, r3, #4
 8002730:	2b04      	cmp	r3, #4
 8002732:	d11b      	bne.n	800276c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f06f 0204 	mvn.w	r2, #4
 800273c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2202      	movs	r2, #2
 8002742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f8db 	bl	800290e <HAL_TIM_IC_CaptureCallback>
 8002758:	e005      	b.n	8002766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 f8cd 	bl	80028fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f8de 	bl	8002922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b08      	cmp	r3, #8
 8002778:	d122      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f003 0308 	and.w	r3, r3, #8
 8002784:	2b08      	cmp	r3, #8
 8002786:	d11b      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0208 	mvn.w	r2, #8
 8002790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2204      	movs	r2, #4
 8002796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	f003 0303 	and.w	r3, r3, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f8b1 	bl	800290e <HAL_TIM_IC_CaptureCallback>
 80027ac:	e005      	b.n	80027ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f8a3 	bl	80028fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f8b4 	bl	8002922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0310 	and.w	r3, r3, #16
 80027ca:	2b10      	cmp	r3, #16
 80027cc:	d122      	bne.n	8002814 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0310 	and.w	r3, r3, #16
 80027d8:	2b10      	cmp	r3, #16
 80027da:	d11b      	bne.n	8002814 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0210 	mvn.w	r2, #16
 80027e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2208      	movs	r2, #8
 80027ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f887 	bl	800290e <HAL_TIM_IC_CaptureCallback>
 8002800:	e005      	b.n	800280e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f879 	bl	80028fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f88a 	bl	8002922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b01      	cmp	r3, #1
 8002820:	d10e      	bne.n	8002840 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b01      	cmp	r3, #1
 800282e:	d107      	bne.n	8002840 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0201 	mvn.w	r2, #1
 8002838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7ff f952 	bl	8001ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800284a:	2b80      	cmp	r3, #128	; 0x80
 800284c:	d10e      	bne.n	800286c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002858:	2b80      	cmp	r3, #128	; 0x80
 800285a:	d107      	bne.n	800286c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f914 	bl	8002a94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800287a:	d10e      	bne.n	800289a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002886:	2b80      	cmp	r3, #128	; 0x80
 8002888:	d107      	bne.n	800289a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f907 	bl	8002aa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a4:	2b40      	cmp	r3, #64	; 0x40
 80028a6:	d10e      	bne.n	80028c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b2:	2b40      	cmp	r3, #64	; 0x40
 80028b4:	d107      	bne.n	80028c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f838 	bl	8002936 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	f003 0320 	and.w	r3, r3, #32
 80028d0:	2b20      	cmp	r3, #32
 80028d2:	d10e      	bne.n	80028f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f003 0320 	and.w	r3, r3, #32
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d107      	bne.n	80028f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f06f 0220 	mvn.w	r2, #32
 80028ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 f8c7 	bl	8002a80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
	...

0800294c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a40      	ldr	r2, [pc, #256]	; (8002a60 <TIM_Base_SetConfig+0x114>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d013      	beq.n	800298c <TIM_Base_SetConfig+0x40>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800296a:	d00f      	beq.n	800298c <TIM_Base_SetConfig+0x40>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a3d      	ldr	r2, [pc, #244]	; (8002a64 <TIM_Base_SetConfig+0x118>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d00b      	beq.n	800298c <TIM_Base_SetConfig+0x40>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a3c      	ldr	r2, [pc, #240]	; (8002a68 <TIM_Base_SetConfig+0x11c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d007      	beq.n	800298c <TIM_Base_SetConfig+0x40>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a3b      	ldr	r2, [pc, #236]	; (8002a6c <TIM_Base_SetConfig+0x120>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d003      	beq.n	800298c <TIM_Base_SetConfig+0x40>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a3a      	ldr	r2, [pc, #232]	; (8002a70 <TIM_Base_SetConfig+0x124>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d108      	bne.n	800299e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002992:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	4313      	orrs	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a2f      	ldr	r2, [pc, #188]	; (8002a60 <TIM_Base_SetConfig+0x114>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d01f      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ac:	d01b      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a2c      	ldr	r2, [pc, #176]	; (8002a64 <TIM_Base_SetConfig+0x118>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d017      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a2b      	ldr	r2, [pc, #172]	; (8002a68 <TIM_Base_SetConfig+0x11c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d013      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a2a      	ldr	r2, [pc, #168]	; (8002a6c <TIM_Base_SetConfig+0x120>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d00f      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a29      	ldr	r2, [pc, #164]	; (8002a70 <TIM_Base_SetConfig+0x124>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d00b      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a28      	ldr	r2, [pc, #160]	; (8002a74 <TIM_Base_SetConfig+0x128>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d007      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a27      	ldr	r2, [pc, #156]	; (8002a78 <TIM_Base_SetConfig+0x12c>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d003      	beq.n	80029e6 <TIM_Base_SetConfig+0x9a>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a26      	ldr	r2, [pc, #152]	; (8002a7c <TIM_Base_SetConfig+0x130>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d108      	bne.n	80029f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	4a10      	ldr	r2, [pc, #64]	; (8002a60 <TIM_Base_SetConfig+0x114>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d00f      	beq.n	8002a44 <TIM_Base_SetConfig+0xf8>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4a12      	ldr	r2, [pc, #72]	; (8002a70 <TIM_Base_SetConfig+0x124>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d00b      	beq.n	8002a44 <TIM_Base_SetConfig+0xf8>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a11      	ldr	r2, [pc, #68]	; (8002a74 <TIM_Base_SetConfig+0x128>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d007      	beq.n	8002a44 <TIM_Base_SetConfig+0xf8>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a10      	ldr	r2, [pc, #64]	; (8002a78 <TIM_Base_SetConfig+0x12c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d003      	beq.n	8002a44 <TIM_Base_SetConfig+0xf8>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a0f      	ldr	r2, [pc, #60]	; (8002a7c <TIM_Base_SetConfig+0x130>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d103      	bne.n	8002a4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	615a      	str	r2, [r3, #20]
}
 8002a52:	bf00      	nop
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40010000 	.word	0x40010000
 8002a64:	40000400 	.word	0x40000400
 8002a68:	40000800 	.word	0x40000800
 8002a6c:	40000c00 	.word	0x40000c00
 8002a70:	40010400 	.word	0x40010400
 8002a74:	40014000 	.word	0x40014000
 8002a78:	40014400 	.word	0x40014400
 8002a7c:	40014800 	.word	0x40014800

08002a80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_ADC_REG_SetSequencerLength>:
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	f023 020f 	bic.w	r2, r3, #15
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <LL_ADC_IsEnabled>:
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d101      	bne.n	8002afa <LL_ADC_IsEnabled+0x18>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <LL_ADC_IsEnabled+0x1a>
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002b12:	2300      	movs	r3, #0
 8002b14:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a22      	ldr	r2, [pc, #136]	; (8002ba4 <LL_ADC_CommonInit+0x9c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d10e      	bne.n	8002b3c <LL_ADC_CommonInit+0x34>
 8002b1e:	4822      	ldr	r0, [pc, #136]	; (8002ba8 <LL_ADC_CommonInit+0xa0>)
 8002b20:	f7ff ffdf 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002b24:	4604      	mov	r4, r0
 8002b26:	4821      	ldr	r0, [pc, #132]	; (8002bac <LL_ADC_CommonInit+0xa4>)
 8002b28:	f7ff ffdb 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	4323      	orrs	r3, r4
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	e008      	b.n	8002b4e <LL_ADC_CommonInit+0x46>
 8002b3c:	481c      	ldr	r0, [pc, #112]	; (8002bb0 <LL_ADC_CommonInit+0xa8>)
 8002b3e:	f7ff ffd0 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	bf0c      	ite	eq
 8002b48:	2301      	moveq	r3, #1
 8002b4a:	2300      	movne	r3, #0
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d020      	beq.n	8002b94 <LL_ADC_CommonInit+0x8c>
    /*  - multimode (if several ADC instances available on the                */
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d012      	beq.n	8002b80 <LL_ADC_CommonInit+0x78>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	4b15      	ldr	r3, [pc, #84]	; (8002bb4 <LL_ADC_CommonInit+0xac>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	6811      	ldr	r1, [r2, #0]
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	6852      	ldr	r2, [r2, #4]
 8002b6a:	4311      	orrs	r1, r2
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	6892      	ldr	r2, [r2, #8]
 8002b70:	4311      	orrs	r1, r2
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	68d2      	ldr	r2, [r2, #12]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	609a      	str	r2, [r3, #8]
 8002b7e:	e00b      	b.n	8002b98 <LL_ADC_CommonInit+0x90>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <LL_ADC_CommonInit+0xac>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	609a      	str	r2, [r3, #8]
 8002b92:	e001      	b.n	8002b98 <LL_ADC_CommonInit+0x90>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd90      	pop	{r4, r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40022300 	.word	0x40022300
 8002ba8:	40022000 	.word	0x40022000
 8002bac:	40022100 	.word	0x40022100
 8002bb0:	58026000 	.word	0x58026000
 8002bb4:	ffc030e0 	.word	0xffc030e0

08002bb8 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_LEFT_BIT_SHIFT(ADC_InitStruct->LeftBitShift));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff ff8b 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d115      	bne.n	8002bfe <LL_ADC_Init+0x46>
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
    }
#else
    MODIFY_REG(ADCx->CFGR,
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	4b0d      	ldr	r3, [pc, #52]	; (8002c0c <LL_ADC_Init+0x54>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	6811      	ldr	r1, [r2, #0]
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	6892      	ldr	r2, [r2, #8]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	431a      	orrs	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	60da      	str	r2, [r3, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
#endif

    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	611a      	str	r2, [r3, #16]
 8002bfc:	e001      	b.n	8002c02 <LL_ADC_Init+0x4a>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	ffffbfe3 	.word	0xffffbfe3

08002c10 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DATA_TRANSFER_MODE(ADC_REG_InitStruct->DataTransferMode));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff5f 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d132      	bne.n	8002c90 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d015      	beq.n	8002c5e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <LL_ADC_REG_Init+0x90>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	6811      	ldr	r1, [r2, #0]
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	6892      	ldr	r2, [r2, #8]
 8002c42:	4311      	orrs	r1, r2
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	68d2      	ldr	r2, [r2, #12]
 8002c48:	4311      	orrs	r1, r2
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	6912      	ldr	r2, [r2, #16]
 8002c4e:	4311      	orrs	r1, r2
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	6952      	ldr	r2, [r2, #20]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	60da      	str	r2, [r3, #12]
 8002c5c:	e011      	b.n	8002c82 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <LL_ADC_REG_Init+0x90>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	6811      	ldr	r1, [r2, #0]
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	68d2      	ldr	r2, [r2, #12]
 8002c6e:	4311      	orrs	r1, r2
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	6912      	ldr	r2, [r2, #16]
 8002c74:	4311      	orrs	r1, r2
 8002c76:	683a      	ldr	r2, [r7, #0]
 8002c78:	6952      	ldr	r2, [r2, #20]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	4619      	mov	r1, r3
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7ff ff17 	bl	8002abc <LL_ADC_REG_SetSequencerLength>
 8002c8e:	e001      	b.n	8002c94 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	fff0c01c 	.word	0xfff0c01c

08002ca4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002cac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002cb4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <LL_EXTI_EnableIT_32_63>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cd8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002cdc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <LL_EXTI_EnableIT_64_95>:
  *         (*) value not defined in all devices.
  *         (**) value only defined in dual core devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_64_95(uint32_t ExtiLine)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR3, ExtiLine);
 8002cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d00:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002d04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d28:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d34:	4013      	ands	r3, r2
 8002d36:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <LL_EXTI_DisableIT_32_63>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d52:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d5e:	4013      	ands	r3, r2
 8002d60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <LL_EXTI_DisableIT_64_95>:
  *         (*) value not defined in all devices.
  *         (**) value only defined in dual core devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_64_95(uint32_t ExtiLine)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR3, ExtiLine);
 8002d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d7c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d88:	4013      	ands	r3, r2
 8002d8a:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
}
 8002d8e:	bf00      	nop
 8002d90:	370c      	adds	r7, #12
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr

08002d9a <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002da2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002da6:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002daa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr

08002dc2 <LL_EXTI_EnableEvent_32_63>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b083      	sub	sp, #12
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8002dca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dce:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002dd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <LL_EXTI_EnableEvent_64_95>:
  *         (*) value not defined in all devices.
  *         (**) value only defined in dual core devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_64_95(uint32_t ExtiLine)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b083      	sub	sp, #12
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR3, ExtiLine);
 8002df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002df6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002dfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e1e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	43db      	mvns	r3, r3
 8002e26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <LL_EXTI_DisableEvent_32_63>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8002e44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e48:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e54:	4013      	ands	r3, r2
 8002e56:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <LL_EXTI_DisableEvent_64_95>:
  *         (*) value not defined in all devices.
  *         (**) value only defined in dual core devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_64_95(uint32_t ExtiLine)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR3, ExtiLine);
 8002e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e72:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e7e:	4013      	ands	r3, r2
 8002e80:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  *         @arg @ref LL_EXTI_LINE_21
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002e98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	600b      	str	r3, [r1, #0]

}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_49
  *         @arg @ref LL_EXTI_LINE_51
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ec0:	6a1a      	ldr	r2, [r3, #32]
 8002ec2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	620b      	str	r3, [r1, #32]
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <LL_EXTI_EnableRisingTrig_64_95>:
  *         (*) value only defined in dual core devices.
  *         (**) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_64_95(uint32_t ExtiLine)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR3, ExtiLine);
 8002ee0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ee4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ee6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  *         @arg @ref LL_EXTI_LINE_21
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f12:	4013      	ands	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]

}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_49
  *         @arg @ref LL_EXTI_LINE_51
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002f2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f2e:	6a1a      	ldr	r2, [r3, #32]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	43db      	mvns	r3, r3
 8002f34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f38:	4013      	ands	r3, r2
 8002f3a:	620b      	str	r3, [r1, #32]
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <LL_EXTI_DisableRisingTrig_64_95>:
  *         (*) value only defined in dual core devices.
  *         (**) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_64_95(uint32_t ExtiLine)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR3, ExtiLine);
 8002f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f5e:	4013      	ands	r3, r2
 8002f60:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002f62:	bf00      	nop
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002f76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	604b      	str	r3, [r1, #4]
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr

08002f92 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_49
  *         @arg @ref LL_EXTI_LINE_51
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8002f9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fa0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <LL_EXTI_EnableFallingTrig_64_95>:
  *         (*) value only defined in dual core devices.
  *         (**) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_64_95(uint32_t ExtiLine)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR3, ExtiLine);
 8002fbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	644b      	str	r3, [r1, #68]	; 0x44
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	b083      	sub	sp, #12
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002fe2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	43db      	mvns	r3, r3
 8002fec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	604b      	str	r3, [r1, #4]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_49
  *         @arg @ref LL_EXTI_LINE_51
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800300c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	43db      	mvns	r3, r3
 8003012:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003016:	4013      	ands	r3, r2
 8003018:	624b      	str	r3, [r1, #36]	; 0x24
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <LL_EXTI_DisableFallingTrig_64_95>:
  *         (*) value only defined in dual core devices.
  *         (**) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_64_95(uint32_t ExtiLine)
{
 8003026:	b480      	push	{r7}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR3, ExtiLine);
 800302e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003032:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	43db      	mvns	r3, r3
 8003038:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800303c:	4013      	ands	r3, r2
 800303e:	644b      	str	r3, [r1, #68]	; 0x44
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003054:	2300      	movs	r3, #0
 8003056:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_64_95(EXTI_InitStruct->Line_64_95));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	7b1b      	ldrb	r3, [r3, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 810d 	beq.w	800327c <LL_EXTI_Init+0x230>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d054      	beq.n	8003114 <LL_EXTI_Init+0xc8>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	7b5b      	ldrb	r3, [r3, #13]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d005      	beq.n	8003082 <LL_EXTI_Init+0x36>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fe12 	bl	8002ca4 <LL_EXTI_EnableIT_0_31>
 8003080:	e004      	b.n	800308c <LL_EXTI_Init+0x40>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff fe48 	bl	8002d1c <LL_EXTI_DisableIT_0_31>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	7b5b      	ldrb	r3, [r3, #13]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d005      	beq.n	80030a4 <LL_EXTI_Init+0x58>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff fe7c 	bl	8002d9a <LL_EXTI_EnableEvent_0_31>
 80030a2:	e004      	b.n	80030ae <LL_EXTI_Init+0x62>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff feb2 	bl	8002e12 <LL_EXTI_DisableEvent_0_31>
        /* Disable event on provided Lines for Cortex-M4*/
        LL_C2_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	7b9b      	ldrb	r3, [r3, #14]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d02e      	beq.n	8003114 <LL_EXTI_Init+0xc8>
      {
        switch (EXTI_InitStruct->Trigger)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	7b9b      	ldrb	r3, [r3, #14]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d01c      	beq.n	80030f8 <LL_EXTI_Init+0xac>
 80030be:	2b03      	cmp	r3, #3
 80030c0:	dc25      	bgt.n	800310e <LL_EXTI_Init+0xc2>
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d002      	beq.n	80030cc <LL_EXTI_Init+0x80>
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d00b      	beq.n	80030e2 <LL_EXTI_Init+0x96>
 80030ca:	e020      	b.n	800310e <LL_EXTI_Init+0xc2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff82 	bl	8002fda <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fed8 	bl	8002e90 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80030e0:	e019      	b.n	8003116 <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7ff ff08 	bl	8002efc <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff3c 	bl	8002f6e <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80030f6:	e00e      	b.n	8003116 <LL_EXTI_Init+0xca>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff fec7 	bl	8002e90 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff ff31 	bl	8002f6e <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800310c:	e003      	b.n	8003116 <LL_EXTI_Init+0xca>
          default:
            status = ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	73fb      	strb	r3, [r7, #15]
            break;
 8003112:	e000      	b.n	8003116 <LL_EXTI_Init+0xca>
        }
      }
 8003114:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d054      	beq.n	80031c8 <LL_EXTI_Init+0x17c>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	7b5b      	ldrb	r3, [r3, #13]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d005      	beq.n	8003136 <LL_EXTI_Init+0xea>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff fdcc 	bl	8002ccc <LL_EXTI_EnableIT_32_63>
 8003134:	e004      	b.n	8003140 <LL_EXTI_Init+0xf4>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff fe03 	bl	8002d46 <LL_EXTI_DisableIT_32_63>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7b5b      	ldrb	r3, [r3, #13]
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d005      	beq.n	8003158 <LL_EXTI_Init+0x10c>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff fe36 	bl	8002dc2 <LL_EXTI_EnableEvent_32_63>
 8003156:	e004      	b.n	8003162 <LL_EXTI_Init+0x116>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff fe6d 	bl	8002e3c <LL_EXTI_DisableEvent_32_63>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	7b9b      	ldrb	r3, [r3, #14]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d02e      	beq.n	80031c8 <LL_EXTI_Init+0x17c>
      {
        switch (EXTI_InitStruct->Trigger)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	7b9b      	ldrb	r3, [r3, #14]
 800316e:	2b03      	cmp	r3, #3
 8003170:	d01c      	beq.n	80031ac <LL_EXTI_Init+0x160>
 8003172:	2b03      	cmp	r3, #3
 8003174:	dc25      	bgt.n	80031c2 <LL_EXTI_Init+0x176>
 8003176:	2b01      	cmp	r3, #1
 8003178:	d002      	beq.n	8003180 <LL_EXTI_Init+0x134>
 800317a:	2b02      	cmp	r3, #2
 800317c:	d00b      	beq.n	8003196 <LL_EXTI_Init+0x14a>
 800317e:	e020      	b.n	80031c2 <LL_EXTI_Init+0x176>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ff3b 	bl	8003000 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff fe90 	bl	8002eb4 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8003194:	e019      	b.n	80031ca <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	4618      	mov	r0, r3
 800319c:	f7ff fec1 	bl	8002f22 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff fef4 	bl	8002f92 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80031aa:	e00e      	b.n	80031ca <LL_EXTI_Init+0x17e>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff fe7f 	bl	8002eb4 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff fee9 	bl	8002f92 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80031c0:	e003      	b.n	80031ca <LL_EXTI_Init+0x17e>
          default:
            status = ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	73fb      	strb	r3, [r7, #15]
            break;
 80031c6:	e000      	b.n	80031ca <LL_EXTI_Init+0x17e>
        }
      }
 80031c8:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 64 to 95 */
    if (EXTI_InitStruct->Line_64_95 != LL_EXTI_LINE_NONE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d073      	beq.n	80032ba <LL_EXTI_Init+0x26e>
    {
      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_IT) == LL_EXTI_MODE_IT)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	7b5b      	ldrb	r3, [r3, #13]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d005      	beq.n	80031ea <LL_EXTI_Init+0x19e>
      {
        /* Enable IT on provided Lines for Cortex-M7*/
        LL_EXTI_EnableIT_64_95(EXTI_InitStruct->Line_64_95);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff fd86 	bl	8002cf4 <LL_EXTI_EnableIT_64_95>
 80031e8:	e004      	b.n	80031f4 <LL_EXTI_Init+0x1a8>
      }
      else
      {
        /* Disable IT on provided Lines for Cortex-M7*/
        LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff fdbe 	bl	8002d70 <LL_EXTI_DisableIT_64_95>
      }

      if((EXTI_InitStruct->Mode & LL_EXTI_MODE_EVENT) == LL_EXTI_MODE_EVENT)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	7b5b      	ldrb	r3, [r3, #13]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <LL_EXTI_Init+0x1c0>
      {
        /* Enable event on provided Lines for Cortex-M7 */
        LL_EXTI_EnableEvent_64_95(EXTI_InitStruct->Line_64_95);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff fdf0 	bl	8002dea <LL_EXTI_EnableEvent_64_95>
 800320a:	e004      	b.n	8003216 <LL_EXTI_Init+0x1ca>
      }
      else
      {
        /* Disable event on provided Lines for Cortex-M7 */
        LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff fe28 	bl	8002e66 <LL_EXTI_DisableEvent_64_95>
        /* Disable event on provided Lines for Cortex-M4 */
        LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
      }
#endif /* DUAL_CORE */

      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	7b9b      	ldrb	r3, [r3, #14]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d04d      	beq.n	80032ba <LL_EXTI_Init+0x26e>
      {
        switch (EXTI_InitStruct->Trigger)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	7b9b      	ldrb	r3, [r3, #14]
 8003222:	2b03      	cmp	r3, #3
 8003224:	d01c      	beq.n	8003260 <LL_EXTI_Init+0x214>
 8003226:	2b03      	cmp	r3, #3
 8003228:	dc25      	bgt.n	8003276 <LL_EXTI_Init+0x22a>
 800322a:	2b01      	cmp	r3, #1
 800322c:	d002      	beq.n	8003234 <LL_EXTI_Init+0x1e8>
 800322e:	2b02      	cmp	r3, #2
 8003230:	d00b      	beq.n	800324a <LL_EXTI_Init+0x1fe>
 8003232:	e020      	b.n	8003276 <LL_EXTI_Init+0x22a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff fef4 	bl	8003026 <LL_EXTI_DisableFallingTrig_64_95>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fe48 	bl	8002ed8 <LL_EXTI_EnableRisingTrig_64_95>
            break;
 8003248:	e038      	b.n	80032bc <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fe7a 	bl	8002f48 <LL_EXTI_DisableRisingTrig_64_95>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	4618      	mov	r0, r3
 800325a:	f7ff feac 	bl	8002fb6 <LL_EXTI_EnableFallingTrig_64_95>
            break;
 800325e:	e02d      	b.n	80032bc <LL_EXTI_Init+0x270>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_64_95(EXTI_InitStruct->Line_64_95);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff fe37 	bl	8002ed8 <LL_EXTI_EnableRisingTrig_64_95>
            LL_EXTI_EnableFallingTrig_64_95(EXTI_InitStruct->Line_64_95);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fea1 	bl	8002fb6 <LL_EXTI_EnableFallingTrig_64_95>
            break;
 8003274:	e022      	b.n	80032bc <LL_EXTI_Init+0x270>
          default:
            status = ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	73fb      	strb	r3, [r7, #15]
            break;
 800327a:	e01f      	b.n	80032bc <LL_EXTI_Init+0x270>
    }
  }
  else /* DISABLE LineCommand */
  {
    /* Disable IT on provided Lines for Cortex-M7*/
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff fd4b 	bl	8002d1c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff fd5b 	bl	8002d46 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableIT_64_95(EXTI_InitStruct->Line_64_95);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fd6b 	bl	8002d70 <LL_EXTI_DisableIT_64_95>

    /* Disable event on provided Lines for Cortex-M7 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4618      	mov	r0, r3
 80032a0:	f7ff fdb7 	bl	8002e12 <LL_EXTI_DisableEvent_0_31>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff fdc7 	bl	8002e3c <LL_EXTI_DisableEvent_32_63>
    LL_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff fdd7 	bl	8002e66 <LL_EXTI_DisableEvent_64_95>
 80032b8:	e000      	b.n	80032bc <LL_EXTI_Init+0x270>
      }
 80032ba:	bf00      	nop
    LL_C2_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
    LL_C2_EXTI_DisableEvent_64_95(EXTI_InitStruct->Line_64_95);
#endif /* DUAL_CORE */
  }

  return status;
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}

080032c6 <LL_GPIO_SetPinMode>:
{
 80032c6:	b480      	push	{r7}
 80032c8:	b085      	sub	sp, #20
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	60b9      	str	r1, [r7, #8]
 80032d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6819      	ldr	r1, [r3, #0]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	fb03 f203 	mul.w	r2, r3, r3
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	43db      	mvns	r3, r3
 80032e4:	ea01 0203 	and.w	r2, r1, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	fb03 f303 	mul.w	r3, r3, r3
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	fb01 f303 	mul.w	r3, r1, r3
 80032f4:	431a      	orrs	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	601a      	str	r2, [r3, #0]
}
 80032fa:	bf00      	nop
 80032fc:	3714      	adds	r7, #20
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <LL_GPIO_SetPinOutputType>:
{
 8003306:	b480      	push	{r7}
 8003308:	b085      	sub	sp, #20
 800330a:	af00      	add	r7, sp, #0
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	60b9      	str	r1, [r7, #8]
 8003310:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	fb01 f303 	mul.w	r3, r1, r3
 8003324:	431a      	orrs	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	605a      	str	r2, [r3, #4]
}
 800332a:	bf00      	nop
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <LL_GPIO_SetPinSpeed>:
{
 8003336:	b480      	push	{r7}
 8003338:	b085      	sub	sp, #20
 800333a:	af00      	add	r7, sp, #0
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6899      	ldr	r1, [r3, #8]
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	fb03 f203 	mul.w	r2, r3, r3
 800334c:	4613      	mov	r3, r2
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	4413      	add	r3, r2
 8003352:	43db      	mvns	r3, r3
 8003354:	ea01 0203 	and.w	r2, r1, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	fb03 f303 	mul.w	r3, r3, r3
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	fb01 f303 	mul.w	r3, r1, r3
 8003364:	431a      	orrs	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	609a      	str	r2, [r3, #8]
}
 800336a:	bf00      	nop
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr

08003376 <LL_GPIO_SetPinPull>:
{
 8003376:	b480      	push	{r7}
 8003378:	b085      	sub	sp, #20
 800337a:	af00      	add	r7, sp, #0
 800337c:	60f8      	str	r0, [r7, #12]
 800337e:	60b9      	str	r1, [r7, #8]
 8003380:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	68d9      	ldr	r1, [r3, #12]
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	fb03 f203 	mul.w	r2, r3, r3
 800338c:	4613      	mov	r3, r2
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	4413      	add	r3, r2
 8003392:	43db      	mvns	r3, r3
 8003394:	ea01 0203 	and.w	r2, r1, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	fb03 f303 	mul.w	r3, r3, r3
 800339e:	6879      	ldr	r1, [r7, #4]
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
 80033a4:	431a      	orrs	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	60da      	str	r2, [r3, #12]
}
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <LL_GPIO_SetAFPin_0_7>:
{
 80033b6:	b480      	push	{r7}
 80033b8:	b085      	sub	sp, #20
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	60f8      	str	r0, [r7, #12]
 80033be:	60b9      	str	r1, [r7, #8]
 80033c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a19      	ldr	r1, [r3, #32]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	fb03 f303 	mul.w	r3, r3, r3
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	fb02 f303 	mul.w	r3, r2, r3
 80033d2:	68ba      	ldr	r2, [r7, #8]
 80033d4:	fb03 f202 	mul.w	r2, r3, r2
 80033d8:	4613      	mov	r3, r2
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	1a9b      	subs	r3, r3, r2
 80033de:	43db      	mvns	r3, r3
 80033e0:	ea01 0203 	and.w	r2, r1, r3
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	fb03 f303 	mul.w	r3, r3, r3
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	fb01 f303 	mul.w	r3, r1, r3
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	fb01 f303 	mul.w	r3, r1, r3
 80033f6:	6879      	ldr	r1, [r7, #4]
 80033f8:	fb01 f303 	mul.w	r3, r1, r3
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	621a      	str	r2, [r3, #32]
}
 8003402:	bf00      	nop
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr

0800340e <LL_GPIO_SetAFPin_8_15>:
{
 800340e:	b480      	push	{r7}
 8003410:	b085      	sub	sp, #20
 8003412:	af00      	add	r7, sp, #0
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	0a12      	lsrs	r2, r2, #8
 8003426:	fb02 f303 	mul.w	r3, r2, r3
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	0a12      	lsrs	r2, r2, #8
 800342e:	fb02 f303 	mul.w	r3, r2, r3
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	0a12      	lsrs	r2, r2, #8
 8003436:	fb03 f202 	mul.w	r2, r3, r2
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	43db      	mvns	r3, r3
 8003442:	ea01 0203 	and.w	r2, r1, r3
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	0a1b      	lsrs	r3, r3, #8
 800344a:	68b9      	ldr	r1, [r7, #8]
 800344c:	0a09      	lsrs	r1, r1, #8
 800344e:	fb01 f303 	mul.w	r3, r1, r3
 8003452:	68b9      	ldr	r1, [r7, #8]
 8003454:	0a09      	lsrs	r1, r1, #8
 8003456:	fb01 f303 	mul.w	r3, r1, r3
 800345a:	68b9      	ldr	r1, [r7, #8]
 800345c:	0a09      	lsrs	r1, r1, #8
 800345e:	fb01 f303 	mul.w	r3, r1, r3
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	431a      	orrs	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800346e:	bf00      	nop
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr

0800347a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b088      	sub	sp, #32
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
 8003482:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	fa93 f3a3 	rbit	r3, r3
 8003490:	60fb      	str	r3, [r7, #12]
  return result;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <LL_GPIO_Init+0x26>
    return 32U;
 800349c:	2320      	movs	r3, #32
 800349e:	e003      	b.n	80034a8 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	fab3 f383 	clz	r3, r3
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80034aa:	e048      	b.n	800353e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	2101      	movs	r1, #1
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	fa01 f303 	lsl.w	r3, r1, r3
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d03a      	beq.n	8003538 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d003      	beq.n	80034d2 <LL_GPIO_Init+0x58>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d10e      	bne.n	80034f0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	461a      	mov	r2, r3
 80034d8:	69b9      	ldr	r1, [r7, #24]
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7ff ff2b 	bl	8003336 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	6819      	ldr	r1, [r3, #0]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	461a      	mov	r2, r3
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff ff0b 	bl	8003306 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	461a      	mov	r2, r3
 80034f6:	69b9      	ldr	r1, [r7, #24]
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f7ff ff3c 	bl	8003376 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	2b02      	cmp	r3, #2
 8003504:	d111      	bne.n	800352a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	2bff      	cmp	r3, #255	; 0xff
 800350a:	d807      	bhi.n	800351c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	461a      	mov	r2, r3
 8003512:	69b9      	ldr	r1, [r7, #24]
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7ff ff4e 	bl	80033b6 <LL_GPIO_SetAFPin_0_7>
 800351a:	e006      	b.n	800352a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	461a      	mov	r2, r3
 8003522:	69b9      	ldr	r1, [r7, #24]
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff72 	bl	800340e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	461a      	mov	r2, r3
 8003530:	69b9      	ldr	r1, [r7, #24]
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7ff fec7 	bl	80032c6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	3301      	adds	r3, #1
 800353c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1af      	bne.n	80034ac <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3720      	adds	r7, #32
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
	...

08003558 <LL_RCC_HSE_IsReady>:
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 800355c:	4b07      	ldr	r3, [pc, #28]	; (800357c <LL_RCC_HSE_IsReady+0x24>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003564:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003568:	d101      	bne.n	800356e <LL_RCC_HSE_IsReady+0x16>
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <LL_RCC_HSE_IsReady+0x18>
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	58024400 	.word	0x58024400

08003580 <LL_RCC_HSI_IsReady>:
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8003584:	4b06      	ldr	r3, [pc, #24]	; (80035a0 <LL_RCC_HSI_IsReady+0x20>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b04      	cmp	r3, #4
 800358e:	d101      	bne.n	8003594 <LL_RCC_HSI_IsReady+0x14>
 8003590:	2301      	movs	r3, #1
 8003592:	e000      	b.n	8003596 <LL_RCC_HSI_IsReady+0x16>
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	58024400 	.word	0x58024400

080035a4 <LL_RCC_HSI_GetDivider>:
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 80035a8:	4b04      	ldr	r3, [pc, #16]	; (80035bc <LL_RCC_HSI_GetDivider+0x18>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0318 	and.w	r3, r3, #24
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	58024400 	.word	0x58024400

080035c0 <LL_RCC_CSI_IsReady>:
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 80035c4:	4b07      	ldr	r3, [pc, #28]	; (80035e4 <LL_RCC_CSI_IsReady+0x24>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035d0:	d101      	bne.n	80035d6 <LL_RCC_CSI_IsReady+0x16>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <LL_RCC_CSI_IsReady+0x18>
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	58024400 	.word	0x58024400

080035e8 <LL_RCC_LSE_IsReady>:
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY))?1UL:0UL);
 80035ec:	4b06      	ldr	r3, [pc, #24]	; (8003608 <LL_RCC_LSE_IsReady+0x20>)
 80035ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d101      	bne.n	80035fc <LL_RCC_LSE_IsReady+0x14>
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <LL_RCC_LSE_IsReady+0x16>
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	58024400 	.word	0x58024400

0800360c <LL_RCC_GetSysClkSource>:
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003610:	4b04      	ldr	r3, [pc, #16]	; (8003624 <LL_RCC_GetSysClkSource+0x18>)
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 8003618:	4618      	mov	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	58024400 	.word	0x58024400

08003628 <LL_RCC_GetSysPrescaler>:
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 800362c:	4b04      	ldr	r3, [pc, #16]	; (8003640 <LL_RCC_GetSysPrescaler+0x18>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8003634:	4618      	mov	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	58024400 	.word	0x58024400

08003644 <LL_RCC_GetAHBPrescaler>:
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8003648:	4b04      	ldr	r3, [pc, #16]	; (800365c <LL_RCC_GetAHBPrescaler+0x18>)
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	f003 030f 	and.w	r3, r3, #15
}
 8003650:	4618      	mov	r0, r3
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	58024400 	.word	0x58024400

08003660 <LL_RCC_GetAPB1Prescaler>:
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 8003664:	4b04      	ldr	r3, [pc, #16]	; (8003678 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	58024400 	.word	0x58024400

0800367c <LL_RCC_GetAPB2Prescaler>:
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8003680:	4b04      	ldr	r3, [pc, #16]	; (8003694 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003682:	69db      	ldr	r3, [r3, #28]
 8003684:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003688:	4618      	mov	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	58024400 	.word	0x58024400

08003698 <LL_RCC_GetClockSource>:
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	b2da      	uxtb	r2, r3
 80036a4:	4b0e      	ldr	r3, [pc, #56]	; (80036e0 <LL_RCC_GetClockSource+0x48>)
 80036a6:	4413      	add	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
  return (uint32_t) (Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT) );
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	0e19      	lsrs	r1, r3, #24
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	0a1b      	lsrs	r3, r3, #8
 80036b6:	f003 031f 	and.w	r3, r3, #31
 80036ba:	fa01 f303 	lsl.w	r3, r1, r3
 80036be:	401a      	ands	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	f003 031f 	and.w	r3, r3, #31
 80036c8:	fa22 f303 	lsr.w	r3, r2, r3
 80036cc:	041a      	lsls	r2, r3, #16
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4313      	orrs	r3, r2
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	5802444c 	.word	0x5802444c

080036e4 <LL_RCC_GetUSARTClockSource>:
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f7ff ffd3 	bl	8003698 <LL_RCC_GetClockSource>
 80036f2:	4603      	mov	r3, r0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <LL_RCC_PLL_GetSource>:
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8003700:	4b04      	ldr	r3, [pc, #16]	; (8003714 <LL_RCC_PLL_GetSource+0x18>)
 8003702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003704:	f003 0303 	and.w	r3, r3, #3
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	58024400 	.word	0x58024400

08003718 <LL_RCC_PLL1P_IsEnabled>:
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN)?1UL:0UL);
 800371c:	4b07      	ldr	r3, [pc, #28]	; (800373c <LL_RCC_PLL1P_IsEnabled+0x24>)
 800371e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003728:	d101      	bne.n	800372e <LL_RCC_PLL1P_IsEnabled+0x16>
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <LL_RCC_PLL1P_IsEnabled+0x18>
 800372e:	2300      	movs	r3, #0
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	58024400 	.word	0x58024400

08003740 <LL_RCC_PLL1Q_IsEnabled>:
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN)?1UL:0UL);
 8003744:	4b07      	ldr	r3, [pc, #28]	; (8003764 <LL_RCC_PLL1Q_IsEnabled+0x24>)
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003750:	d101      	bne.n	8003756 <LL_RCC_PLL1Q_IsEnabled+0x16>
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <LL_RCC_PLL1Q_IsEnabled+0x18>
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	58024400 	.word	0x58024400

08003768 <LL_RCC_PLL1R_IsEnabled>:
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN)?1UL:0UL);
 800376c:	4b07      	ldr	r3, [pc, #28]	; (800378c <LL_RCC_PLL1R_IsEnabled+0x24>)
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003774:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003778:	d101      	bne.n	800377e <LL_RCC_PLL1R_IsEnabled+0x16>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <LL_RCC_PLL1R_IsEnabled+0x18>
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	58024400 	.word	0x58024400

08003790 <LL_RCC_PLL1FRACN_IsEnabled>:
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN)?1UL:0UL);
 8003794:	4b06      	ldr	r3, [pc, #24]	; (80037b0 <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 8003796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b01      	cmp	r3, #1
 800379e:	d101      	bne.n	80037a4 <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 80037a0:	2301      	movs	r3, #1
 80037a2:	e000      	b.n	80037a6 <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	58024400 	.word	0x58024400

080037b4 <LL_RCC_PLL1_GetN>:
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <LL_RCC_PLL1_GetN+0x18>)
 80037ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037c0:	3301      	adds	r3, #1
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	58024400 	.word	0x58024400

080037d0 <LL_RCC_PLL1_GetM>:
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 80037d4:	4b04      	ldr	r3, [pc, #16]	; (80037e8 <LL_RCC_PLL1_GetM+0x18>)
 80037d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 80037de:	4618      	mov	r0, r3
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	58024400 	.word	0x58024400

080037ec <LL_RCC_PLL1_GetP>:
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 80037f0:	4b05      	ldr	r3, [pc, #20]	; (8003808 <LL_RCC_PLL1_GetP+0x1c>)
 80037f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f4:	0a5b      	lsrs	r3, r3, #9
 80037f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037fa:	3301      	adds	r3, #1
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	58024400 	.word	0x58024400

0800380c <LL_RCC_PLL1_GetQ>:
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 8003810:	4b05      	ldr	r3, [pc, #20]	; (8003828 <LL_RCC_PLL1_GetQ+0x1c>)
 8003812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003814:	0c1b      	lsrs	r3, r3, #16
 8003816:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800381a:	3301      	adds	r3, #1
}
 800381c:	4618      	mov	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	58024400 	.word	0x58024400

0800382c <LL_RCC_PLL1_GetR>:
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 8003830:	4b05      	ldr	r3, [pc, #20]	; (8003848 <LL_RCC_PLL1_GetR+0x1c>)
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003834:	0e1b      	lsrs	r3, r3, #24
 8003836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800383a:	3301      	adds	r3, #1
}
 800383c:	4618      	mov	r0, r3
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	58024400 	.word	0x58024400

0800384c <LL_RCC_PLL1_GetFRACN>:
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8003850:	4b04      	ldr	r3, [pc, #16]	; (8003864 <LL_RCC_PLL1_GetFRACN+0x18>)
 8003852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003854:	08db      	lsrs	r3, r3, #3
 8003856:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800385a:	4618      	mov	r0, r3
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	58024400 	.word	0x58024400

08003868 <LL_RCC_PLL2_IsReady>:
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY))?1UL:0UL);
 800386c:	4b07      	ldr	r3, [pc, #28]	; (800388c <LL_RCC_PLL2_IsReady+0x24>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003874:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003878:	d101      	bne.n	800387e <LL_RCC_PLL2_IsReady+0x16>
 800387a:	2301      	movs	r3, #1
 800387c:	e000      	b.n	8003880 <LL_RCC_PLL2_IsReady+0x18>
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	58024400 	.word	0x58024400

08003890 <LL_RCC_PLL2P_IsEnabled>:
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN)?1UL:0UL);
 8003894:	4b07      	ldr	r3, [pc, #28]	; (80038b4 <LL_RCC_PLL2P_IsEnabled+0x24>)
 8003896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003898:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800389c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80038a0:	d101      	bne.n	80038a6 <LL_RCC_PLL2P_IsEnabled+0x16>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <LL_RCC_PLL2P_IsEnabled+0x18>
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	58024400 	.word	0x58024400

080038b8 <LL_RCC_PLL2Q_IsEnabled>:
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN)?1UL:0UL);
 80038bc:	4b07      	ldr	r3, [pc, #28]	; (80038dc <LL_RCC_PLL2Q_IsEnabled+0x24>)
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038c8:	d101      	bne.n	80038ce <LL_RCC_PLL2Q_IsEnabled+0x16>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <LL_RCC_PLL2Q_IsEnabled+0x18>
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	58024400 	.word	0x58024400

080038e0 <LL_RCC_PLL2R_IsEnabled>:
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN)?1UL:0UL);
 80038e4:	4b07      	ldr	r3, [pc, #28]	; (8003904 <LL_RCC_PLL2R_IsEnabled+0x24>)
 80038e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038f0:	d101      	bne.n	80038f6 <LL_RCC_PLL2R_IsEnabled+0x16>
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <LL_RCC_PLL2R_IsEnabled+0x18>
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	58024400 	.word	0x58024400

08003908 <LL_RCC_PLL2FRACN_IsEnabled>:
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN)?1UL:0UL);
 800390c:	4b06      	ldr	r3, [pc, #24]	; (8003928 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b10      	cmp	r3, #16
 8003916:	d101      	bne.n	800391c <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 8003918:	2301      	movs	r3, #1
 800391a:	e000      	b.n	800391e <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	58024400 	.word	0x58024400

0800392c <LL_RCC_PLL2_GetN>:
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8003930:	4b04      	ldr	r3, [pc, #16]	; (8003944 <LL_RCC_PLL2_GetN+0x18>)
 8003932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003938:	3301      	adds	r3, #1
}
 800393a:	4618      	mov	r0, r3
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	58024400 	.word	0x58024400

08003948 <LL_RCC_PLL2_GetM>:
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 800394c:	4b04      	ldr	r3, [pc, #16]	; (8003960 <LL_RCC_PLL2_GetM+0x18>)
 800394e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003950:	0b1b      	lsrs	r3, r3, #12
 8003952:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003956:	4618      	mov	r0, r3
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	58024400 	.word	0x58024400

08003964 <LL_RCC_PLL2_GetP>:
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 8003968:	4b05      	ldr	r3, [pc, #20]	; (8003980 <LL_RCC_PLL2_GetP+0x1c>)
 800396a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396c:	0a5b      	lsrs	r3, r3, #9
 800396e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003972:	3301      	adds	r3, #1
}
 8003974:	4618      	mov	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	58024400 	.word	0x58024400

08003984 <LL_RCC_PLL2_GetQ>:
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 8003988:	4b05      	ldr	r3, [pc, #20]	; (80039a0 <LL_RCC_PLL2_GetQ+0x1c>)
 800398a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398c:	0c1b      	lsrs	r3, r3, #16
 800398e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003992:	3301      	adds	r3, #1
}
 8003994:	4618      	mov	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	58024400 	.word	0x58024400

080039a4 <LL_RCC_PLL2_GetR>:
{
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 80039a8:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <LL_RCC_PLL2_GetR+0x1c>)
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	0e1b      	lsrs	r3, r3, #24
 80039ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039b2:	3301      	adds	r3, #1
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	58024400 	.word	0x58024400

080039c4 <LL_RCC_PLL2_GetFRACN>:
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 80039c8:	4b04      	ldr	r3, [pc, #16]	; (80039dc <LL_RCC_PLL2_GetFRACN+0x18>)
 80039ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039cc:	08db      	lsrs	r3, r3, #3
 80039ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	58024400 	.word	0x58024400

080039e0 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY))?1UL:0UL);
 80039e4:	4b07      	ldr	r3, [pc, #28]	; (8003a04 <LL_RCC_PLL3_IsReady+0x24>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039f0:	d101      	bne.n	80039f6 <LL_RCC_PLL3_IsReady+0x16>
 80039f2:	2301      	movs	r3, #1
 80039f4:	e000      	b.n	80039f8 <LL_RCC_PLL3_IsReady+0x18>
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	58024400 	.word	0x58024400

08003a08 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL);
 8003a0c:	4b07      	ldr	r3, [pc, #28]	; (8003a2c <LL_RCC_PLL3P_IsEnabled+0x24>)
 8003a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a18:	d101      	bne.n	8003a1e <LL_RCC_PLL3P_IsEnabled+0x16>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e000      	b.n	8003a20 <LL_RCC_PLL3P_IsEnabled+0x18>
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	58024400 	.word	0x58024400

08003a30 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN)?1UL:0UL);
 8003a34:	4b07      	ldr	r3, [pc, #28]	; (8003a54 <LL_RCC_PLL3Q_IsEnabled+0x24>)
 8003a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a40:	d101      	bne.n	8003a46 <LL_RCC_PLL3Q_IsEnabled+0x16>
 8003a42:	2301      	movs	r3, #1
 8003a44:	e000      	b.n	8003a48 <LL_RCC_PLL3Q_IsEnabled+0x18>
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	58024400 	.word	0x58024400

08003a58 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN)?1UL:0UL);
 8003a5c:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <LL_RCC_PLL3R_IsEnabled+0x24>)
 8003a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a68:	d101      	bne.n	8003a6e <LL_RCC_PLL3R_IsEnabled+0x16>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <LL_RCC_PLL3R_IsEnabled+0x18>
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	58024400 	.word	0x58024400

08003a80 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 8003a84:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 8003a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a90:	d101      	bne.n	8003a96 <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e000      	b.n	8003a98 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	58024400 	.word	0x58024400

08003aa8 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 8003aac:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <LL_RCC_PLL3_GetN+0x18>)
 8003aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ab4:	3301      	adds	r3, #1
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	58024400 	.word	0x58024400

08003ac4 <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8003ac8:	4b04      	ldr	r3, [pc, #16]	; (8003adc <LL_RCC_PLL3_GetM+0x18>)
 8003aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003acc:	0d1b      	lsrs	r3, r3, #20
 8003ace:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	58024400 	.word	0x58024400

08003ae0 <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 8003ae4:	4b05      	ldr	r3, [pc, #20]	; (8003afc <LL_RCC_PLL3_GetP+0x1c>)
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	0a5b      	lsrs	r3, r3, #9
 8003aea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003aee:	3301      	adds	r3, #1
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	58024400 	.word	0x58024400

08003b00 <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 8003b04:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <LL_RCC_PLL3_GetQ+0x1c>)
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	0c1b      	lsrs	r3, r3, #16
 8003b0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b0e:	3301      	adds	r3, #1
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	58024400 	.word	0x58024400

08003b20 <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 8003b24:	4b05      	ldr	r3, [pc, #20]	; (8003b3c <LL_RCC_PLL3_GetR+0x1c>)
 8003b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b28:	0e1b      	lsrs	r3, r3, #24
 8003b2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b2e:	3301      	adds	r3, #1
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	58024400 	.word	0x58024400

08003b40 <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 8003b44:	4b04      	ldr	r3, [pc, #16]	; (8003b58 <LL_RCC_PLL3_GetFRACN+0x18>)
 8003b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b48:	08db      	lsrs	r3, r3, #3
 8003b4a:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	58024400 	.word	0x58024400

08003b5c <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b08a      	sub	sp, #40	; 0x28
 8003b60:	af02      	add	r7, sp, #8
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8003b64:	2300      	movs	r3, #0
 8003b66:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8003b6c:	f7ff fdc6 	bl	80036fc <LL_RCC_PLL_GetSource>
 8003b70:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d01f      	beq.n	8003bb8 <LL_RCC_GetPLL1ClockFreq+0x5c>
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d824      	bhi.n	8003bc8 <LL_RCC_GetPLL1ClockFreq+0x6c>
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <LL_RCC_GetPLL1ClockFreq+0x30>
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d00e      	beq.n	8003ba8 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8003b8a:	e01d      	b.n	8003bc8 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8003b8c:	f7ff fcf8 	bl	8003580 <LL_RCC_HSI_IsReady>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d01a      	beq.n	8003bcc <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8003b96:	f7ff fd05 	bl	80035a4 <LL_RCC_HSI_GetDivider>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	4a38      	ldr	r2, [pc, #224]	; (8003c80 <LL_RCC_GetPLL1ClockFreq+0x124>)
 8003ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba4:	61fb      	str	r3, [r7, #28]
      break;
 8003ba6:	e011      	b.n	8003bcc <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8003ba8:	f7ff fd0a 	bl	80035c0 <LL_RCC_CSI_IsReady>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00e      	beq.n	8003bd0 <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8003bb2:	4b34      	ldr	r3, [pc, #208]	; (8003c84 <LL_RCC_GetPLL1ClockFreq+0x128>)
 8003bb4:	61fb      	str	r3, [r7, #28]
      break;
 8003bb6:	e00b      	b.n	8003bd0 <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8003bb8:	f7ff fcce 	bl	8003558 <LL_RCC_HSE_IsReady>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d008      	beq.n	8003bd4 <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8003bc2:	4b31      	ldr	r3, [pc, #196]	; (8003c88 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 8003bc4:	61fb      	str	r3, [r7, #28]
      break;
 8003bc6:	e005      	b.n	8003bd4 <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 8003bc8:	bf00      	nop
 8003bca:	e004      	b.n	8003bd6 <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8003bcc:	bf00      	nop
 8003bce:	e002      	b.n	8003bd6 <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8003bd0:	bf00      	nop
 8003bd2:	e000      	b.n	8003bd6 <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8003bd4:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 8003be8:	f7ff fdf2 	bl	80037d0 <LL_RCC_PLL1_GetM>
 8003bec:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 8003bee:	f7ff fde1 	bl	80037b4 <LL_RCC_PLL1_GetN>
 8003bf2:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 8003bf4:	f7ff fdcc 	bl	8003790 <LL_RCC_PLL1FRACN_IsEnabled>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 8003bfe:	f7ff fe25 	bl	800384c <LL_RCC_PLL1_GetFRACN>
 8003c02:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d035      	beq.n	8003c76 <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 8003c0a:	f7ff fd85 	bl	8003718 <LL_RCC_PLL1P_IsEnabled>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00c      	beq.n	8003c2e <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 8003c14:	f7ff fdea 	bl	80037ec <LL_RCC_PLL1_GetP>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	6939      	ldr	r1, [r7, #16]
 8003c22:	69f8      	ldr	r0, [r7, #28]
 8003c24:	f000 f964 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 8003c2e:	f7ff fd87 	bl	8003740 <LL_RCC_PLL1Q_IsEnabled>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00c      	beq.n	8003c52 <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 8003c38:	f7ff fde8 	bl	800380c <LL_RCC_PLL1_GetQ>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	6939      	ldr	r1, [r7, #16]
 8003c46:	69f8      	ldr	r0, [r7, #28]
 8003c48:	f000 f952 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 8003c52:	f7ff fd89 	bl	8003768 <LL_RCC_PLL1R_IsEnabled>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00c      	beq.n	8003c76 <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 8003c5c:	f7ff fde6 	bl	800382c <LL_RCC_PLL1_GetR>
 8003c60:	4603      	mov	r3, r0
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	6939      	ldr	r1, [r7, #16]
 8003c6a:	69f8      	ldr	r0, [r7, #28]
 8003c6c:	f000 f940 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003c70:	4602      	mov	r2, r0
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	609a      	str	r2, [r3, #8]
    }
  }
}
 8003c76:	bf00      	nop
 8003c78:	3720      	adds	r7, #32
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	03d09000 	.word	0x03d09000
 8003c84:	003d0900 	.word	0x003d0900
 8003c88:	007a1200 	.word	0x007a1200

08003c8c <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	; 0x28
 8003c90:	af02      	add	r7, sp, #8
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8003c94:	2300      	movs	r3, #0
 8003c96:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8003c9c:	f7ff fd2e 	bl	80036fc <LL_RCC_PLL_GetSource>
 8003ca0:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d01f      	beq.n	8003ce8 <LL_RCC_GetPLL2ClockFreq+0x5c>
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d824      	bhi.n	8003cf8 <LL_RCC_GetPLL2ClockFreq+0x6c>
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d003      	beq.n	8003cbc <LL_RCC_GetPLL2ClockFreq+0x30>
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d00e      	beq.n	8003cd8 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8003cba:	e01d      	b.n	8003cf8 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8003cbc:	f7ff fc60 	bl	8003580 <LL_RCC_HSI_IsReady>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d01a      	beq.n	8003cfc <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8003cc6:	f7ff fc6d 	bl	80035a4 <LL_RCC_HSI_GetDivider>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	08db      	lsrs	r3, r3, #3
 8003cce:	4a38      	ldr	r2, [pc, #224]	; (8003db0 <LL_RCC_GetPLL2ClockFreq+0x124>)
 8003cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd4:	61fb      	str	r3, [r7, #28]
      break;
 8003cd6:	e011      	b.n	8003cfc <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8003cd8:	f7ff fc72 	bl	80035c0 <LL_RCC_CSI_IsReady>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00e      	beq.n	8003d00 <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8003ce2:	4b34      	ldr	r3, [pc, #208]	; (8003db4 <LL_RCC_GetPLL2ClockFreq+0x128>)
 8003ce4:	61fb      	str	r3, [r7, #28]
      break;
 8003ce6:	e00b      	b.n	8003d00 <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8003ce8:	f7ff fc36 	bl	8003558 <LL_RCC_HSE_IsReady>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d008      	beq.n	8003d04 <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8003cf2:	4b31      	ldr	r3, [pc, #196]	; (8003db8 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 8003cf4:	61fb      	str	r3, [r7, #28]
      break;
 8003cf6:	e005      	b.n	8003d04 <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 8003cf8:	bf00      	nop
 8003cfa:	e004      	b.n	8003d06 <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8003cfc:	bf00      	nop
 8003cfe:	e002      	b.n	8003d06 <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8003d00:	bf00      	nop
 8003d02:	e000      	b.n	8003d06 <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8003d04:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 8003d18:	f7ff fe16 	bl	8003948 <LL_RCC_PLL2_GetM>
 8003d1c:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8003d1e:	f7ff fe05 	bl	800392c <LL_RCC_PLL2_GetN>
 8003d22:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 8003d24:	f7ff fdf0 	bl	8003908 <LL_RCC_PLL2FRACN_IsEnabled>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d002      	beq.n	8003d34 <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 8003d2e:	f7ff fe49 	bl	80039c4 <LL_RCC_PLL2_GetFRACN>
 8003d32:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d035      	beq.n	8003da6 <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 8003d3a:	f7ff fda9 	bl	8003890 <LL_RCC_PLL2P_IsEnabled>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00c      	beq.n	8003d5e <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 8003d44:	f7ff fe0e 	bl	8003964 <LL_RCC_PLL2_GetP>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	6939      	ldr	r1, [r7, #16]
 8003d52:	69f8      	ldr	r0, [r7, #28]
 8003d54:	f000 f8cc 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8003d5e:	f7ff fdab 	bl	80038b8 <LL_RCC_PLL2Q_IsEnabled>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00c      	beq.n	8003d82 <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 8003d68:	f7ff fe0c 	bl	8003984 <LL_RCC_PLL2_GetQ>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	6939      	ldr	r1, [r7, #16]
 8003d76:	69f8      	ldr	r0, [r7, #28]
 8003d78:	f000 f8ba 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 8003d82:	f7ff fdad 	bl	80038e0 <LL_RCC_PLL2R_IsEnabled>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00c      	beq.n	8003da6 <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8003d8c:	f7ff fe0a 	bl	80039a4 <LL_RCC_PLL2_GetR>
 8003d90:	4603      	mov	r3, r0
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	6939      	ldr	r1, [r7, #16]
 8003d9a:	69f8      	ldr	r0, [r7, #28]
 8003d9c:	f000 f8a8 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003da0:	4602      	mov	r2, r0
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	609a      	str	r2, [r3, #8]
    }
  }
}
 8003da6:	bf00      	nop
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	03d09000 	.word	0x03d09000
 8003db4:	003d0900 	.word	0x003d0900
 8003db8:	007a1200 	.word	0x007a1200

08003dbc <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08a      	sub	sp, #40	; 0x28
 8003dc0:	af02      	add	r7, sp, #8
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8003dcc:	f7ff fc96 	bl	80036fc <LL_RCC_PLL_GetSource>
 8003dd0:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d01f      	beq.n	8003e18 <LL_RCC_GetPLL3ClockFreq+0x5c>
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d824      	bhi.n	8003e28 <LL_RCC_GetPLL3ClockFreq+0x6c>
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <LL_RCC_GetPLL3ClockFreq+0x30>
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d00e      	beq.n	8003e08 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8003dea:	e01d      	b.n	8003e28 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8003dec:	f7ff fbc8 	bl	8003580 <LL_RCC_HSI_IsReady>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d01a      	beq.n	8003e2c <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8003df6:	f7ff fbd5 	bl	80035a4 <LL_RCC_HSI_GetDivider>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	08db      	lsrs	r3, r3, #3
 8003dfe:	4a39      	ldr	r2, [pc, #228]	; (8003ee4 <LL_RCC_GetPLL3ClockFreq+0x128>)
 8003e00:	fa22 f303 	lsr.w	r3, r2, r3
 8003e04:	61fb      	str	r3, [r7, #28]
      break;
 8003e06:	e011      	b.n	8003e2c <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8003e08:	f7ff fbda 	bl	80035c0 <LL_RCC_CSI_IsReady>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00e      	beq.n	8003e30 <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8003e12:	4b35      	ldr	r3, [pc, #212]	; (8003ee8 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 8003e14:	61fb      	str	r3, [r7, #28]
      break;
 8003e16:	e00b      	b.n	8003e30 <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8003e18:	f7ff fb9e 	bl	8003558 <LL_RCC_HSE_IsReady>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d008      	beq.n	8003e34 <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8003e22:	4b32      	ldr	r3, [pc, #200]	; (8003eec <LL_RCC_GetPLL3ClockFreq+0x130>)
 8003e24:	61fb      	str	r3, [r7, #28]
      break;
 8003e26:	e005      	b.n	8003e34 <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 8003e28:	bf00      	nop
 8003e2a:	e004      	b.n	8003e36 <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8003e2c:	bf00      	nop
 8003e2e:	e002      	b.n	8003e36 <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8003e30:	bf00      	nop
 8003e32:	e000      	b.n	8003e36 <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8003e34:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 8003e48:	f7ff fe3c 	bl	8003ac4 <LL_RCC_PLL3_GetM>
 8003e4c:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 8003e4e:	f7ff fe2b 	bl	8003aa8 <LL_RCC_PLL3_GetN>
 8003e52:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 8003e54:	f7ff fe14 	bl	8003a80 <LL_RCC_PLL3FRACN_IsEnabled>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 8003e5e:	f7ff fe6f 	bl	8003b40 <LL_RCC_PLL3_GetFRACN>
 8003e62:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d038      	beq.n	8003edc <LL_RCC_GetPLL3ClockFreq+0x120>
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d035      	beq.n	8003edc <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 8003e70:	f7ff fdca 	bl	8003a08 <LL_RCC_PLL3P_IsEnabled>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00c      	beq.n	8003e94 <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 8003e7a:	f7ff fe31 	bl	8003ae0 <LL_RCC_PLL3_GetP>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	9300      	str	r3, [sp, #0]
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	6939      	ldr	r1, [r7, #16]
 8003e88:	69f8      	ldr	r0, [r7, #28]
 8003e8a:	f000 f831 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8003e94:	f7ff fdcc 	bl	8003a30 <LL_RCC_PLL3Q_IsEnabled>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00c      	beq.n	8003eb8 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 8003e9e:	f7ff fe2f 	bl	8003b00 <LL_RCC_PLL3_GetQ>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	6939      	ldr	r1, [r7, #16]
 8003eac:	69f8      	ldr	r0, [r7, #28]
 8003eae:	f000 f81f 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 8003eb8:	f7ff fdce 	bl	8003a58 <LL_RCC_PLL3R_IsEnabled>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00c      	beq.n	8003edc <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 8003ec2:	f7ff fe2d 	bl	8003b20 <LL_RCC_PLL3_GetR>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	6939      	ldr	r1, [r7, #16]
 8003ed0:	69f8      	ldr	r0, [r7, #28]
 8003ed2:	f000 f80d 	bl	8003ef0 <LL_RCC_CalcPLLClockFreq>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	609a      	str	r2, [r3, #8]
    }
  }
}
 8003edc:	bf00      	nop
 8003ede:	3720      	adds	r7, #32
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	03d09000 	.word	0x03d09000
 8003ee8:	003d0900 	.word	0x003d0900
 8003eec:	007a1200 	.word	0x007a1200

08003ef0 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	ee07 3a90 	vmov	s15, r3
 8003f04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	ee07 3a90 	vmov	s15, r3
 8003f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	ee07 3a90 	vmov	s15, r3
 8003f1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	ee07 3a90 	vmov	s15, r3
 8003f26:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8003f2a:	eddf 5a10 	vldr	s11, [pc, #64]	; 8003f6c <LL_RCC_CalcPLLClockFreq+0x7c>
 8003f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f3a:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq/(float_t)PQR;
 8003f3e:	6a3b      	ldr	r3, [r7, #32]
 8003f40:	ee07 3a90 	vmov	s15, r3
 8003f44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f48:	edd7 6a05 	vldr	s13, [r7, #20]
 8003f4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f50:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 8003f54:	edd7 7a05 	vldr	s15, [r7, #20]
 8003f58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f5c:	ee17 3a90 	vmov	r3, s15
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	371c      	adds	r7, #28
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	46000000 	.word	0x46000000

08003f70 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003f70:	b590      	push	{r4, r7, lr}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7ff fbb1 	bl	80036e4 <LL_RCC_GetUSARTClockSource>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4a62      	ldr	r2, [pc, #392]	; (8004110 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	f000 80a9 	beq.w	80040de <LL_RCC_GetUSARTClockFreq+0x16e>
 8003f8c:	4a60      	ldr	r2, [pc, #384]	; (8004110 <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	f200 80ae 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003f94:	4a5f      	ldr	r2, [pc, #380]	; (8004114 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	f000 80a1 	beq.w	80040de <LL_RCC_GetUSARTClockFreq+0x16e>
 8003f9c:	4a5d      	ldr	r2, [pc, #372]	; (8004114 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	f200 80a6 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003fa4:	4a5c      	ldr	r2, [pc, #368]	; (8004118 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	f000 8091 	beq.w	80040ce <LL_RCC_GetUSARTClockFreq+0x15e>
 8003fac:	4a5a      	ldr	r2, [pc, #360]	; (8004118 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	f200 809e 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003fb4:	4a59      	ldr	r2, [pc, #356]	; (800411c <LL_RCC_GetUSARTClockFreq+0x1ac>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	f000 8089 	beq.w	80040ce <LL_RCC_GetUSARTClockFreq+0x15e>
 8003fbc:	4a57      	ldr	r2, [pc, #348]	; (800411c <LL_RCC_GetUSARTClockFreq+0x1ac>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	f200 8096 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003fc4:	4a56      	ldr	r2, [pc, #344]	; (8004120 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d073      	beq.n	80040b2 <LL_RCC_GetUSARTClockFreq+0x142>
 8003fca:	4a55      	ldr	r2, [pc, #340]	; (8004120 <LL_RCC_GetUSARTClockFreq+0x1b0>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	f200 808f 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003fd2:	4a54      	ldr	r2, [pc, #336]	; (8004124 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d06c      	beq.n	80040b2 <LL_RCC_GetUSARTClockFreq+0x142>
 8003fd8:	4a52      	ldr	r2, [pc, #328]	; (8004124 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	f200 8088 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003fe0:	4a51      	ldr	r2, [pc, #324]	; (8004128 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d058      	beq.n	8004098 <LL_RCC_GetUSARTClockFreq+0x128>
 8003fe6:	4a50      	ldr	r2, [pc, #320]	; (8004128 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	f200 8081 	bhi.w	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003fee:	4a4f      	ldr	r2, [pc, #316]	; (800412c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d051      	beq.n	8004098 <LL_RCC_GetUSARTClockFreq+0x128>
 8003ff4:	4a4d      	ldr	r2, [pc, #308]	; (800412c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d87a      	bhi.n	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8003ffa:	4a4d      	ldr	r2, [pc, #308]	; (8004130 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d03e      	beq.n	800407e <LL_RCC_GetUSARTClockFreq+0x10e>
 8004000:	4a4b      	ldr	r2, [pc, #300]	; (8004130 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d874      	bhi.n	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8004006:	4a4b      	ldr	r2, [pc, #300]	; (8004134 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d038      	beq.n	800407e <LL_RCC_GetUSARTClockFreq+0x10e>
 800400c:	4a49      	ldr	r2, [pc, #292]	; (8004134 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d86e      	bhi.n	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
 8004012:	4a49      	ldr	r2, [pc, #292]	; (8004138 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d01a      	beq.n	800404e <LL_RCC_GetUSARTClockFreq+0xde>
 8004018:	4a48      	ldr	r2, [pc, #288]	; (800413c <LL_RCC_GetUSARTClockFreq+0x1cc>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d168      	bne.n	80040f0 <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 800401e:	f000 f895 	bl	800414c <RCC_GetSystemClockFreq>
 8004022:	4604      	mov	r4, r0
 8004024:	f7ff fb00 	bl	8003628 <LL_RCC_GetSysPrescaler>
 8004028:	4603      	mov	r3, r0
 800402a:	0a1b      	lsrs	r3, r3, #8
 800402c:	f003 030f 	and.w	r3, r3, #15
 8004030:	4a43      	ldr	r2, [pc, #268]	; (8004140 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8004032:	5cd3      	ldrb	r3, [r2, r3]
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	fa24 f303 	lsr.w	r3, r4, r3
 800403c:	4618      	mov	r0, r3
 800403e:	f000 f8e7 	bl	8004210 <RCC_GetHCLKClockFreq>
 8004042:	4603      	mov	r3, r0
 8004044:	4618      	mov	r0, r3
 8004046:	f000 f911 	bl	800426c <RCC_GetPCLK2ClockFreq>
 800404a:	6178      	str	r0, [r7, #20]
      break;
 800404c:	e05b      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 800404e:	f000 f87d 	bl	800414c <RCC_GetSystemClockFreq>
 8004052:	4604      	mov	r4, r0
 8004054:	f7ff fae8 	bl	8003628 <LL_RCC_GetSysPrescaler>
 8004058:	4603      	mov	r3, r0
 800405a:	0a1b      	lsrs	r3, r3, #8
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	4a37      	ldr	r2, [pc, #220]	; (8004140 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8004062:	5cd3      	ldrb	r3, [r2, r3]
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	fa24 f303 	lsr.w	r3, r4, r3
 800406c:	4618      	mov	r0, r3
 800406e:	f000 f8cf 	bl	8004210 <RCC_GetHCLKClockFreq>
 8004072:	4603      	mov	r3, r0
 8004074:	4618      	mov	r0, r3
 8004076:	f000 f8e1 	bl	800423c <RCC_GetPCLK1ClockFreq>
 800407a:	6178      	str	r0, [r7, #20]
      break;
 800407c:	e043      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 800407e:	f7ff fbf3 	bl	8003868 <LL_RCC_PLL2_IsReady>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d035      	beq.n	80040f4 <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8004088:	f107 0308 	add.w	r3, r7, #8
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff fdfd 	bl	8003c8c <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	617b      	str	r3, [r7, #20]
      }
      break;
 8004096:	e02d      	b.n	80040f4 <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 8004098:	f7ff fca2 	bl	80039e0 <LL_RCC_PLL3_IsReady>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d02a      	beq.n	80040f8 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80040a2:	f107 0308 	add.w	r3, r7, #8
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff fe88 	bl	8003dbc <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	617b      	str	r3, [r7, #20]
      }
      break;
 80040b0:	e022      	b.n	80040f8 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 80040b2:	f7ff fa65 	bl	8003580 <LL_RCC_HSI_IsReady>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d01f      	beq.n	80040fc <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 80040bc:	f7ff fa72 	bl	80035a4 <LL_RCC_HSI_GetDivider>
 80040c0:	4603      	mov	r3, r0
 80040c2:	08db      	lsrs	r3, r3, #3
 80040c4:	4a1f      	ldr	r2, [pc, #124]	; (8004144 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80040c6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ca:	617b      	str	r3, [r7, #20]
      }
      break;
 80040cc:	e016      	b.n	80040fc <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 80040ce:	f7ff fa77 	bl	80035c0 <LL_RCC_CSI_IsReady>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 80040d8:	4b1b      	ldr	r3, [pc, #108]	; (8004148 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 80040da:	617b      	str	r3, [r7, #20]
      }
      break;
 80040dc:	e010      	b.n	8004100 <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 80040de:	f7ff fa83 	bl	80035e8 <LL_RCC_LSE_IsReady>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00d      	beq.n	8004104 <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 80040e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040ec:	617b      	str	r3, [r7, #20]
      }
      break;
 80040ee:	e009      	b.n	8004104 <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 80040f0:	bf00      	nop
 80040f2:	e008      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80040f4:	bf00      	nop
 80040f6:	e006      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80040f8:	bf00      	nop
 80040fa:	e004      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80040fc:	bf00      	nop
 80040fe:	e002      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8004100:	bf00      	nop
 8004102:	e000      	b.n	8004106 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 8004104:	bf00      	nop
  }

  return usart_frequency;
 8004106:	697b      	ldr	r3, [r7, #20]
}
 8004108:	4618      	mov	r0, r3
 800410a:	371c      	adds	r7, #28
 800410c:	46bd      	mov	sp, r7
 800410e:	bd90      	pop	{r4, r7, pc}
 8004110:	07050308 	.word	0x07050308
 8004114:	07050008 	.word	0x07050008
 8004118:	07040308 	.word	0x07040308
 800411c:	07040008 	.word	0x07040008
 8004120:	07030308 	.word	0x07030308
 8004124:	07030008 	.word	0x07030008
 8004128:	07020308 	.word	0x07020308
 800412c:	07020008 	.word	0x07020008
 8004130:	07010308 	.word	0x07010308
 8004134:	07010008 	.word	0x07010008
 8004138:	07000008 	.word	0x07000008
 800413c:	07000308 	.word	0x07000308
 8004140:	08007ee0 	.word	0x08007ee0
 8004144:	03d09000 	.word	0x03d09000
 8004148:	003d0900 	.word	0x003d0900

0800414c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8004156:	f7ff fa59 	bl	800360c <LL_RCC_GetSysClkSource>
 800415a:	4603      	mov	r3, r0
 800415c:	2b18      	cmp	r3, #24
 800415e:	d84b      	bhi.n	80041f8 <RCC_GetSystemClockFreq+0xac>
 8004160:	a201      	add	r2, pc, #4	; (adr r2, 8004168 <RCC_GetSystemClockFreq+0x1c>)
 8004162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004166:	bf00      	nop
 8004168:	080041cd 	.word	0x080041cd
 800416c:	080041f9 	.word	0x080041f9
 8004170:	080041f9 	.word	0x080041f9
 8004174:	080041f9 	.word	0x080041f9
 8004178:	080041f9 	.word	0x080041f9
 800417c:	080041f9 	.word	0x080041f9
 8004180:	080041f9 	.word	0x080041f9
 8004184:	080041f9 	.word	0x080041f9
 8004188:	080041df 	.word	0x080041df
 800418c:	080041f9 	.word	0x080041f9
 8004190:	080041f9 	.word	0x080041f9
 8004194:	080041f9 	.word	0x080041f9
 8004198:	080041f9 	.word	0x080041f9
 800419c:	080041f9 	.word	0x080041f9
 80041a0:	080041f9 	.word	0x080041f9
 80041a4:	080041f9 	.word	0x080041f9
 80041a8:	080041e5 	.word	0x080041e5
 80041ac:	080041f9 	.word	0x080041f9
 80041b0:	080041f9 	.word	0x080041f9
 80041b4:	080041f9 	.word	0x080041f9
 80041b8:	080041f9 	.word	0x080041f9
 80041bc:	080041f9 	.word	0x080041f9
 80041c0:	080041f9 	.word	0x080041f9
 80041c4:	080041f9 	.word	0x080041f9
 80041c8:	080041eb 	.word	0x080041eb
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 80041cc:	f7ff f9ea 	bl	80035a4 <LL_RCC_HSI_GetDivider>
 80041d0:	4603      	mov	r3, r0
 80041d2:	08db      	lsrs	r3, r3, #3
 80041d4:	4a0b      	ldr	r2, [pc, #44]	; (8004204 <RCC_GetSystemClockFreq+0xb8>)
 80041d6:	fa22 f303 	lsr.w	r3, r2, r3
 80041da:	60fb      	str	r3, [r7, #12]
      break;
 80041dc:	e00d      	b.n	80041fa <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 80041de:	4b0a      	ldr	r3, [pc, #40]	; (8004208 <RCC_GetSystemClockFreq+0xbc>)
 80041e0:	60fb      	str	r3, [r7, #12]
      break;
 80041e2:	e00a      	b.n	80041fa <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 80041e4:	4b09      	ldr	r3, [pc, #36]	; (800420c <RCC_GetSystemClockFreq+0xc0>)
 80041e6:	60fb      	str	r3, [r7, #12]
      break;
 80041e8:	e007      	b.n	80041fa <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 80041ea:	463b      	mov	r3, r7
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff fcb5 	bl	8003b5c <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	60fb      	str	r3, [r7, #12]
      break;
 80041f6:	e000      	b.n	80041fa <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 80041f8:	bf00      	nop
  }

  return frequency;
 80041fa:	68fb      	ldr	r3, [r7, #12]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	03d09000 	.word	0x03d09000
 8004208:	003d0900 	.word	0x003d0900
 800420c:	007a1200 	.word	0x007a1200

08004210 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004218:	f7ff fa14 	bl	8003644 <LL_RCC_GetAHBPrescaler>
 800421c:	4603      	mov	r3, r0
 800421e:	f003 030f 	and.w	r3, r3, #15
 8004222:	4a05      	ldr	r2, [pc, #20]	; (8004238 <RCC_GetHCLKClockFreq+0x28>)
 8004224:	5cd3      	ldrb	r3, [r2, r3]
 8004226:	f003 031f 	and.w	r3, r3, #31
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004230:	4618      	mov	r0, r3
 8004232:	3708      	adds	r7, #8
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	08007ee0 	.word	0x08007ee0

0800423c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004244:	f7ff fa0c 	bl	8003660 <LL_RCC_GetAPB1Prescaler>
 8004248:	4603      	mov	r3, r0
 800424a:	091b      	lsrs	r3, r3, #4
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	4a05      	ldr	r2, [pc, #20]	; (8004268 <RCC_GetPCLK1ClockFreq+0x2c>)
 8004252:	5cd3      	ldrb	r3, [r2, r3]
 8004254:	f003 031f 	and.w	r3, r3, #31
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	08007ee0 	.word	0x08007ee0

0800426c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004274:	f7ff fa02 	bl	800367c <LL_RCC_GetAPB2Prescaler>
 8004278:	4603      	mov	r3, r0
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	f003 0307 	and.w	r3, r3, #7
 8004280:	4a05      	ldr	r2, [pc, #20]	; (8004298 <RCC_GetPCLK2ClockFreq+0x2c>)
 8004282:	5cd3      	ldrb	r3, [r2, r3]
 8004284:	f003 031f 	and.w	r3, r3, #31
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428e:	4618      	mov	r0, r3
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	08007ee0 	.word	0x08007ee0

0800429c <LL_USART_IsEnabled>:
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d101      	bne.n	80042b4 <LL_USART_IsEnabled+0x18>
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <LL_USART_IsEnabled+0x1a>
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <LL_USART_SetPrescaler>:
{
 80042c2:	b480      	push	{r7}
 80042c4:	b083      	sub	sp, #12
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
 80042ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d0:	f023 030f 	bic.w	r3, r3, #15
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	b292      	uxth	r2, r2
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr

080042ea <LL_USART_SetStopBitsLength>:
{
 80042ea:	b480      	push	{r7}
 80042ec:	b083      	sub	sp, #12
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
 80042f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	605a      	str	r2, [r3, #4]
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <LL_USART_SetHWFlowCtrl>:
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	431a      	orrs	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	609a      	str	r2, [r3, #8]
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <LL_USART_SetBaudRate>:
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
 8004344:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b0b      	cmp	r3, #11
 800434a:	d83c      	bhi.n	80043c6 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800434c:	6a3b      	ldr	r3, [r7, #32]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d039      	beq.n	80043c6 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004358:	d122      	bne.n	80043a0 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	b2db      	uxtb	r3, r3
 800435e:	461a      	mov	r2, r3
 8004360:	4b1c      	ldr	r3, [pc, #112]	; (80043d4 <LL_USART_SetBaudRate+0x9c>)
 8004362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	fbb2 f3f3 	udiv	r3, r2, r3
 800436c:	005a      	lsls	r2, r3, #1
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	085b      	lsrs	r3, r3, #1
 8004372:	441a      	add	r2, r3
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	fbb2 f3f3 	udiv	r3, r2, r3
 800437a:	b29b      	uxth	r3, r3
 800437c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8004384:	4013      	ands	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	b29b      	uxth	r3, r3
 800438e:	f003 0307 	and.w	r3, r3, #7
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	60da      	str	r2, [r3, #12]
}
 800439e:	e012      	b.n	80043c6 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	461a      	mov	r2, r3
 80043a6:	4b0b      	ldr	r3, [pc, #44]	; (80043d4 <LL_USART_SetBaudRate+0x9c>)
 80043a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	085b      	lsrs	r3, r3, #1
 80043b6:	441a      	add	r2, r3
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80043be:	b29b      	uxth	r3, r3
 80043c0:	461a      	mov	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	60da      	str	r2, [r3, #12]
}
 80043c6:	bf00      	nop
 80043c8:	371c      	adds	r7, #28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	08007ef0 	.word	0x08007ef0

080043d8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af02      	add	r7, sp, #8
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80043e6:	2300      	movs	r3, #0
 80043e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff ff56 	bl	800429c <LL_USART_IsEnabled>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d17f      	bne.n	80044f6 <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	4b41      	ldr	r3, [pc, #260]	; (8004500 <LL_USART_Init+0x128>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	6891      	ldr	r1, [r2, #8]
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	6912      	ldr	r2, [r2, #16]
 8004406:	4311      	orrs	r1, r2
 8004408:	683a      	ldr	r2, [r7, #0]
 800440a:	6952      	ldr	r2, [r2, #20]
 800440c:	4311      	orrs	r1, r2
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	69d2      	ldr	r2, [r2, #28]
 8004412:	430a      	orrs	r2, r1
 8004414:	431a      	orrs	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	4619      	mov	r1, r3
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f7ff ff62 	bl	80042ea <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	4619      	mov	r1, r3
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f7ff ff6f 	bl	8004310 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a33      	ldr	r2, [pc, #204]	; (8004504 <LL_USART_Init+0x12c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d104      	bne.n	8004444 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800443a:	4833      	ldr	r0, [pc, #204]	; (8004508 <LL_USART_Init+0x130>)
 800443c:	f7ff fd98 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 8004440:	60b8      	str	r0, [r7, #8]
 8004442:	e03d      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a31      	ldr	r2, [pc, #196]	; (800450c <LL_USART_Init+0x134>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d104      	bne.n	8004456 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800444c:	4830      	ldr	r0, [pc, #192]	; (8004510 <LL_USART_Init+0x138>)
 800444e:	f7ff fd8f 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 8004452:	60b8      	str	r0, [r7, #8]
 8004454:	e034      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a2e      	ldr	r2, [pc, #184]	; (8004514 <LL_USART_Init+0x13c>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d104      	bne.n	8004468 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 800445e:	482c      	ldr	r0, [pc, #176]	; (8004510 <LL_USART_Init+0x138>)
 8004460:	f7ff fd86 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 8004464:	60b8      	str	r0, [r7, #8]
 8004466:	e02b      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a2b      	ldr	r2, [pc, #172]	; (8004518 <LL_USART_Init+0x140>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d104      	bne.n	800447a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8004470:	4827      	ldr	r0, [pc, #156]	; (8004510 <LL_USART_Init+0x138>)
 8004472:	f7ff fd7d 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 8004476:	60b8      	str	r0, [r7, #8]
 8004478:	e022      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a27      	ldr	r2, [pc, #156]	; (800451c <LL_USART_Init+0x144>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d104      	bne.n	800448c <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8004482:	4823      	ldr	r0, [pc, #140]	; (8004510 <LL_USART_Init+0x138>)
 8004484:	f7ff fd74 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 8004488:	60b8      	str	r0, [r7, #8]
 800448a:	e019      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a24      	ldr	r2, [pc, #144]	; (8004520 <LL_USART_Init+0x148>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d104      	bne.n	800449e <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8004494:	481c      	ldr	r0, [pc, #112]	; (8004508 <LL_USART_Init+0x130>)
 8004496:	f7ff fd6b 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 800449a:	60b8      	str	r0, [r7, #8]
 800449c:	e010      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a20      	ldr	r2, [pc, #128]	; (8004524 <LL_USART_Init+0x14c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d104      	bne.n	80044b0 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80044a6:	481a      	ldr	r0, [pc, #104]	; (8004510 <LL_USART_Init+0x138>)
 80044a8:	f7ff fd62 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 80044ac:	60b8      	str	r0, [r7, #8]
 80044ae:	e007      	b.n	80044c0 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a1d      	ldr	r2, [pc, #116]	; (8004528 <LL_USART_Init+0x150>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d103      	bne.n	80044c0 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80044b8:	4815      	ldr	r0, [pc, #84]	; (8004510 <LL_USART_Init+0x138>)
 80044ba:	f7ff fd59 	bl	8003f70 <LL_RCC_GetUSARTClockFreq>
 80044be:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d011      	beq.n	80044ea <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00d      	beq.n	80044ea <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 80044ce:	2300      	movs	r3, #0
 80044d0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	69d9      	ldr	r1, [r3, #28]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	460b      	mov	r3, r1
 80044e2:	68b9      	ldr	r1, [r7, #8]
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f7ff ff27 	bl	8004338 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4619      	mov	r1, r3
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7ff fee6 	bl	80042c2 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	efff69f3 	.word	0xefff69f3
 8004504:	40011000 	.word	0x40011000
 8004508:	07000308 	.word	0x07000308
 800450c:	40004400 	.word	0x40004400
 8004510:	07000008 	.word	0x07000008
 8004514:	40004800 	.word	0x40004800
 8004518:	40004c00 	.word	0x40004c00
 800451c:	40005000 	.word	0x40005000
 8004520:	40011400 	.word	0x40011400
 8004524:	40007800 	.word	0x40007800
 8004528:	40007c00 	.word	0x40007c00

0800452c <LL_SetSystemCoreClock>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_SetSystemCoreClock(uint32_t CPU_Frequency)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = CPU_Frequency;
 8004534:	4a04      	ldr	r2, [pc, #16]	; (8004548 <LL_SetSystemCoreClock+0x1c>)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6013      	str	r3, [r2, #0]
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	24000000 	.word	0x24000000

0800454c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	4603      	mov	r3, r0
 8004554:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800455a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800455e:	2b84      	cmp	r3, #132	; 0x84
 8004560:	d005      	beq.n	800456e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004562:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	4413      	add	r3, r2
 800456a:	3303      	adds	r3, #3
 800456c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800456e:	68fb      	ldr	r3, [r7, #12]
}
 8004570:	4618      	mov	r0, r3
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004580:	f001 f818 	bl	80055b4 <vTaskStartScheduler>
  
  return osOK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	bd80      	pop	{r7, pc}

0800458a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800458a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800458c:	b089      	sub	sp, #36	; 0x24
 800458e:	af04      	add	r7, sp, #16
 8004590:	6078      	str	r0, [r7, #4]
 8004592:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d020      	beq.n	80045de <osThreadCreate+0x54>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d01c      	beq.n	80045de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	685c      	ldr	r4, [r3, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681d      	ldr	r5, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691e      	ldr	r6, [r3, #16]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7ff ffc8 	bl	800454c <makeFreeRtosPriority>
 80045bc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045c6:	9202      	str	r2, [sp, #8]
 80045c8:	9301      	str	r3, [sp, #4]
 80045ca:	9100      	str	r1, [sp, #0]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	4632      	mov	r2, r6
 80045d0:	4629      	mov	r1, r5
 80045d2:	4620      	mov	r0, r4
 80045d4:	f000 fe10 	bl	80051f8 <xTaskCreateStatic>
 80045d8:	4603      	mov	r3, r0
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	e01c      	b.n	8004618 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685c      	ldr	r4, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045ea:	b29e      	uxth	r6, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff ffaa 	bl	800454c <makeFreeRtosPriority>
 80045f8:	4602      	mov	r2, r0
 80045fa:	f107 030c 	add.w	r3, r7, #12
 80045fe:	9301      	str	r3, [sp, #4]
 8004600:	9200      	str	r2, [sp, #0]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	4632      	mov	r2, r6
 8004606:	4629      	mov	r1, r5
 8004608:	4620      	mov	r0, r4
 800460a:	f000 fe52 	bl	80052b2 <xTaskCreate>
 800460e:	4603      	mov	r3, r0
 8004610:	2b01      	cmp	r3, #1
 8004612:	d001      	beq.n	8004618 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004614:	2300      	movs	r3, #0
 8004616:	e000      	b.n	800461a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004618:	68fb      	ldr	r3, [r7, #12]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004622 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <osDelay+0x16>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	e000      	b.n	800463a <osDelay+0x18>
 8004638:	2301      	movs	r3, #1
 800463a:	4618      	mov	r0, r3
 800463c:	f000 ff86 	bl	800554c <vTaskDelay>
  
  return osOK;
 8004640:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f103 0208 	add.w	r2, r3, #8
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f04f 32ff 	mov.w	r2, #4294967295
 8004662:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f103 0208 	add.w	r2, r3, #8
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f103 0208 	add.w	r2, r3, #8
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	689a      	ldr	r2, [r3, #8]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	1c5a      	adds	r2, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	601a      	str	r2, [r3, #0]
}
 80046e0:	bf00      	nop
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004702:	d103      	bne.n	800470c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	e00c      	b.n	8004726 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	3308      	adds	r3, #8
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	e002      	b.n	800471a <vListInsert+0x2e>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	60fb      	str	r3, [r7, #12]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	d2f6      	bcs.n	8004714 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	601a      	str	r2, [r3, #0]
}
 8004752:	bf00      	nop
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800475e:	b480      	push	{r7}
 8004760:	b085      	sub	sp, #20
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6892      	ldr	r2, [r2, #8]
 8004774:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6852      	ldr	r2, [r2, #4]
 800477e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	429a      	cmp	r2, r3
 8004788:	d103      	bne.n	8004792 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689a      	ldr	r2, [r3, #8]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	1e5a      	subs	r2, r3, #1
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
	...

080047b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10a      	bne.n	80047de <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80047c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047cc:	f383 8811 	msr	BASEPRI, r3
 80047d0:	f3bf 8f6f 	isb	sy
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80047da:	bf00      	nop
 80047dc:	e7fe      	b.n	80047dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80047de:	f002 fb01 	bl	8006de4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ea:	68f9      	ldr	r1, [r7, #12]
 80047ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047ee:	fb01 f303 	mul.w	r3, r1, r3
 80047f2:	441a      	add	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800480e:	3b01      	subs	r3, #1
 8004810:	68f9      	ldr	r1, [r7, #12]
 8004812:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004814:	fb01 f303 	mul.w	r3, r1, r3
 8004818:	441a      	add	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	22ff      	movs	r2, #255	; 0xff
 8004822:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	22ff      	movs	r2, #255	; 0xff
 800482a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d114      	bne.n	800485e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d01a      	beq.n	8004872 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	3310      	adds	r3, #16
 8004840:	4618      	mov	r0, r3
 8004842:	f001 f94b 	bl	8005adc <xTaskRemoveFromEventList>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d012      	beq.n	8004872 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800484c:	4b0c      	ldr	r3, [pc, #48]	; (8004880 <xQueueGenericReset+0xcc>)
 800484e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	e009      	b.n	8004872 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	3310      	adds	r3, #16
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff fef1 	bl	800464a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	3324      	adds	r3, #36	; 0x24
 800486c:	4618      	mov	r0, r3
 800486e:	f7ff feec 	bl	800464a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004872:	f002 fae7 	bl	8006e44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004876:	2301      	movs	r3, #1
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	e000ed04 	.word	0xe000ed04

08004884 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08e      	sub	sp, #56	; 0x38
 8004888:	af02      	add	r7, sp, #8
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d10a      	bne.n	80048ae <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048aa:	bf00      	nop
 80048ac:	e7fe      	b.n	80048ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10a      	bne.n	80048ca <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80048c6:	bf00      	nop
 80048c8:	e7fe      	b.n	80048c8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d002      	beq.n	80048d6 <xQueueGenericCreateStatic+0x52>
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <xQueueGenericCreateStatic+0x56>
 80048d6:	2301      	movs	r3, #1
 80048d8:	e000      	b.n	80048dc <xQueueGenericCreateStatic+0x58>
 80048da:	2300      	movs	r3, #0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10a      	bne.n	80048f6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80048e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e4:	f383 8811 	msr	BASEPRI, r3
 80048e8:	f3bf 8f6f 	isb	sy
 80048ec:	f3bf 8f4f 	dsb	sy
 80048f0:	623b      	str	r3, [r7, #32]
}
 80048f2:	bf00      	nop
 80048f4:	e7fe      	b.n	80048f4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d102      	bne.n	8004902 <xQueueGenericCreateStatic+0x7e>
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <xQueueGenericCreateStatic+0x82>
 8004902:	2301      	movs	r3, #1
 8004904:	e000      	b.n	8004908 <xQueueGenericCreateStatic+0x84>
 8004906:	2300      	movs	r3, #0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10a      	bne.n	8004922 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800490c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004910:	f383 8811 	msr	BASEPRI, r3
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	f3bf 8f4f 	dsb	sy
 800491c:	61fb      	str	r3, [r7, #28]
}
 800491e:	bf00      	nop
 8004920:	e7fe      	b.n	8004920 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004922:	2348      	movs	r3, #72	; 0x48
 8004924:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	2b48      	cmp	r3, #72	; 0x48
 800492a:	d00a      	beq.n	8004942 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	61bb      	str	r3, [r7, #24]
}
 800493e:	bf00      	nop
 8004940:	e7fe      	b.n	8004940 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004942:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00d      	beq.n	800496a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800494e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004956:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800495a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	4613      	mov	r3, r2
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	68b9      	ldr	r1, [r7, #8]
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f000 f83f 	bl	80049e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800496c:	4618      	mov	r0, r3
 800496e:	3730      	adds	r7, #48	; 0x30
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08a      	sub	sp, #40	; 0x28
 8004978:	af02      	add	r7, sp, #8
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	4613      	mov	r3, r2
 8004980:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10a      	bne.n	800499e <xQueueGenericCreate+0x2a>
	__asm volatile
 8004988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	613b      	str	r3, [r7, #16]
}
 800499a:	bf00      	nop
 800499c:	e7fe      	b.n	800499c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	68ba      	ldr	r2, [r7, #8]
 80049a2:	fb02 f303 	mul.w	r3, r2, r3
 80049a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	3348      	adds	r3, #72	; 0x48
 80049ac:	4618      	mov	r0, r3
 80049ae:	f002 fb3b 	bl	8007028 <pvPortMalloc>
 80049b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d011      	beq.n	80049de <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	3348      	adds	r3, #72	; 0x48
 80049c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80049cc:	79fa      	ldrb	r2, [r7, #7]
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	4613      	mov	r3, r2
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	68b9      	ldr	r1, [r7, #8]
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f000 f805 	bl	80049e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80049de:	69bb      	ldr	r3, [r7, #24]
	}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3720      	adds	r7, #32
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d103      	bne.n	8004a04 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	e002      	b.n	8004a0a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004a16:	2101      	movs	r1, #1
 8004a18:	69b8      	ldr	r0, [r7, #24]
 8004a1a:	f7ff fecb 	bl	80047b4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004a1e:	bf00      	nop
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b08e      	sub	sp, #56	; 0x38
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004a36:	2300      	movs	r3, #0
 8004a38:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10a      	bne.n	8004a5a <xQueueGenericSend+0x32>
	__asm volatile
 8004a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a48:	f383 8811 	msr	BASEPRI, r3
 8004a4c:	f3bf 8f6f 	isb	sy
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004a56:	bf00      	nop
 8004a58:	e7fe      	b.n	8004a58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d103      	bne.n	8004a68 <xQueueGenericSend+0x40>
 8004a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <xQueueGenericSend+0x44>
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e000      	b.n	8004a6e <xQueueGenericSend+0x46>
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10a      	bne.n	8004a88 <xQueueGenericSend+0x60>
	__asm volatile
 8004a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a76:	f383 8811 	msr	BASEPRI, r3
 8004a7a:	f3bf 8f6f 	isb	sy
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004a84:	bf00      	nop
 8004a86:	e7fe      	b.n	8004a86 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d103      	bne.n	8004a96 <xQueueGenericSend+0x6e>
 8004a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d101      	bne.n	8004a9a <xQueueGenericSend+0x72>
 8004a96:	2301      	movs	r3, #1
 8004a98:	e000      	b.n	8004a9c <xQueueGenericSend+0x74>
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <xQueueGenericSend+0x8e>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	623b      	str	r3, [r7, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	e7fe      	b.n	8004ab4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ab6:	f001 f9d1 	bl	8005e5c <xTaskGetSchedulerState>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d102      	bne.n	8004ac6 <xQueueGenericSend+0x9e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <xQueueGenericSend+0xa2>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e000      	b.n	8004acc <xQueueGenericSend+0xa4>
 8004aca:	2300      	movs	r3, #0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10a      	bne.n	8004ae6 <xQueueGenericSend+0xbe>
	__asm volatile
 8004ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad4:	f383 8811 	msr	BASEPRI, r3
 8004ad8:	f3bf 8f6f 	isb	sy
 8004adc:	f3bf 8f4f 	dsb	sy
 8004ae0:	61fb      	str	r3, [r7, #28]
}
 8004ae2:	bf00      	nop
 8004ae4:	e7fe      	b.n	8004ae4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ae6:	f002 f97d 	bl	8006de4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d302      	bcc.n	8004afc <xQueueGenericSend+0xd4>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d129      	bne.n	8004b50 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004afc:	683a      	ldr	r2, [r7, #0]
 8004afe:	68b9      	ldr	r1, [r7, #8]
 8004b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b02:	f000 fa0b 	bl	8004f1c <prvCopyDataToQueue>
 8004b06:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d010      	beq.n	8004b32 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b12:	3324      	adds	r3, #36	; 0x24
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 ffe1 	bl	8005adc <xTaskRemoveFromEventList>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d013      	beq.n	8004b48 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004b20:	4b3f      	ldr	r3, [pc, #252]	; (8004c20 <xQueueGenericSend+0x1f8>)
 8004b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	e00a      	b.n	8004b48 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d007      	beq.n	8004b48 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004b38:	4b39      	ldr	r3, [pc, #228]	; (8004c20 <xQueueGenericSend+0x1f8>)
 8004b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	f3bf 8f4f 	dsb	sy
 8004b44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004b48:	f002 f97c 	bl	8006e44 <vPortExitCritical>
				return pdPASS;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e063      	b.n	8004c18 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d103      	bne.n	8004b5e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b56:	f002 f975 	bl	8006e44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	e05c      	b.n	8004c18 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d106      	bne.n	8004b72 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b64:	f107 0314 	add.w	r3, r7, #20
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f001 f819 	bl	8005ba0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b72:	f002 f967 	bl	8006e44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b76:	f000 fd8d 	bl	8005694 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b7a:	f002 f933 	bl	8006de4 <vPortEnterCritical>
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b84:	b25b      	sxtb	r3, r3
 8004b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8a:	d103      	bne.n	8004b94 <xQueueGenericSend+0x16c>
 8004b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b9a:	b25b      	sxtb	r3, r3
 8004b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba0:	d103      	bne.n	8004baa <xQueueGenericSend+0x182>
 8004ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004baa:	f002 f94b 	bl	8006e44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bae:	1d3a      	adds	r2, r7, #4
 8004bb0:	f107 0314 	add.w	r3, r7, #20
 8004bb4:	4611      	mov	r1, r2
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f001 f808 	bl	8005bcc <xTaskCheckForTimeOut>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d124      	bne.n	8004c0c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004bc2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bc4:	f000 faa2 	bl	800510c <prvIsQueueFull>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d018      	beq.n	8004c00 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bd0:	3310      	adds	r3, #16
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 ff30 	bl	8005a3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004bdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004bde:	f000 fa2d 	bl	800503c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004be2:	f000 fd65 	bl	80056b0 <xTaskResumeAll>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f47f af7c 	bne.w	8004ae6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004bee:	4b0c      	ldr	r3, [pc, #48]	; (8004c20 <xQueueGenericSend+0x1f8>)
 8004bf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bf4:	601a      	str	r2, [r3, #0]
 8004bf6:	f3bf 8f4f 	dsb	sy
 8004bfa:	f3bf 8f6f 	isb	sy
 8004bfe:	e772      	b.n	8004ae6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004c00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c02:	f000 fa1b 	bl	800503c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c06:	f000 fd53 	bl	80056b0 <xTaskResumeAll>
 8004c0a:	e76c      	b.n	8004ae6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004c0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c0e:	f000 fa15 	bl	800503c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c12:	f000 fd4d 	bl	80056b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004c16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3738      	adds	r7, #56	; 0x38
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	e000ed04 	.word	0xe000ed04

08004c24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b090      	sub	sp, #64	; 0x40
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
 8004c30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10a      	bne.n	8004c52 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c40:	f383 8811 	msr	BASEPRI, r3
 8004c44:	f3bf 8f6f 	isb	sy
 8004c48:	f3bf 8f4f 	dsb	sy
 8004c4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004c4e:	bf00      	nop
 8004c50:	e7fe      	b.n	8004c50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d103      	bne.n	8004c60 <xQueueGenericSendFromISR+0x3c>
 8004c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <xQueueGenericSendFromISR+0x40>
 8004c60:	2301      	movs	r3, #1
 8004c62:	e000      	b.n	8004c66 <xQueueGenericSendFromISR+0x42>
 8004c64:	2300      	movs	r3, #0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10a      	bne.n	8004c80 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6e:	f383 8811 	msr	BASEPRI, r3
 8004c72:	f3bf 8f6f 	isb	sy
 8004c76:	f3bf 8f4f 	dsb	sy
 8004c7a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004c7c:	bf00      	nop
 8004c7e:	e7fe      	b.n	8004c7e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d103      	bne.n	8004c8e <xQueueGenericSendFromISR+0x6a>
 8004c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d101      	bne.n	8004c92 <xQueueGenericSendFromISR+0x6e>
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e000      	b.n	8004c94 <xQueueGenericSendFromISR+0x70>
 8004c92:	2300      	movs	r3, #0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10a      	bne.n	8004cae <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9c:	f383 8811 	msr	BASEPRI, r3
 8004ca0:	f3bf 8f6f 	isb	sy
 8004ca4:	f3bf 8f4f 	dsb	sy
 8004ca8:	623b      	str	r3, [r7, #32]
}
 8004caa:	bf00      	nop
 8004cac:	e7fe      	b.n	8004cac <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004cae:	f002 f97b 	bl	8006fa8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004cb2:	f3ef 8211 	mrs	r2, BASEPRI
 8004cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cba:	f383 8811 	msr	BASEPRI, r3
 8004cbe:	f3bf 8f6f 	isb	sy
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	61fa      	str	r2, [r7, #28]
 8004cc8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004cca:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ccc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d302      	bcc.n	8004ce0 <xQueueGenericSendFromISR+0xbc>
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d12f      	bne.n	8004d40 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ce2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cee:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	68b9      	ldr	r1, [r7, #8]
 8004cf4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004cf6:	f000 f911 	bl	8004f1c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004cfa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d112      	bne.n	8004d2a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d016      	beq.n	8004d3a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d0e:	3324      	adds	r3, #36	; 0x24
 8004d10:	4618      	mov	r0, r3
 8004d12:	f000 fee3 	bl	8005adc <xTaskRemoveFromEventList>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00e      	beq.n	8004d3a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00b      	beq.n	8004d3a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	e007      	b.n	8004d3a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004d2e:	3301      	adds	r3, #1
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	b25a      	sxtb	r2, r3
 8004d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004d3e:	e001      	b.n	8004d44 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d46:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004d4e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004d50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3740      	adds	r7, #64	; 0x40
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b08c      	sub	sp, #48	; 0x30
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10a      	bne.n	8004d8c <xQueueReceive+0x30>
	__asm volatile
 8004d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7a:	f383 8811 	msr	BASEPRI, r3
 8004d7e:	f3bf 8f6f 	isb	sy
 8004d82:	f3bf 8f4f 	dsb	sy
 8004d86:	623b      	str	r3, [r7, #32]
}
 8004d88:	bf00      	nop
 8004d8a:	e7fe      	b.n	8004d8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d103      	bne.n	8004d9a <xQueueReceive+0x3e>
 8004d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <xQueueReceive+0x42>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <xQueueReceive+0x44>
 8004d9e:	2300      	movs	r3, #0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10a      	bne.n	8004dba <xQueueReceive+0x5e>
	__asm volatile
 8004da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da8:	f383 8811 	msr	BASEPRI, r3
 8004dac:	f3bf 8f6f 	isb	sy
 8004db0:	f3bf 8f4f 	dsb	sy
 8004db4:	61fb      	str	r3, [r7, #28]
}
 8004db6:	bf00      	nop
 8004db8:	e7fe      	b.n	8004db8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004dba:	f001 f84f 	bl	8005e5c <xTaskGetSchedulerState>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d102      	bne.n	8004dca <xQueueReceive+0x6e>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <xQueueReceive+0x72>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <xQueueReceive+0x74>
 8004dce:	2300      	movs	r3, #0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10a      	bne.n	8004dea <xQueueReceive+0x8e>
	__asm volatile
 8004dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd8:	f383 8811 	msr	BASEPRI, r3
 8004ddc:	f3bf 8f6f 	isb	sy
 8004de0:	f3bf 8f4f 	dsb	sy
 8004de4:	61bb      	str	r3, [r7, #24]
}
 8004de6:	bf00      	nop
 8004de8:	e7fe      	b.n	8004de8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004dea:	f001 fffb 	bl	8006de4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d01f      	beq.n	8004e3a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004dfa:	68b9      	ldr	r1, [r7, #8]
 8004dfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dfe:	f000 f8f7 	bl	8004ff0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	1e5a      	subs	r2, r3, #1
 8004e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e08:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00f      	beq.n	8004e32 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e14:	3310      	adds	r3, #16
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 fe60 	bl	8005adc <xTaskRemoveFromEventList>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d007      	beq.n	8004e32 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e22:	4b3d      	ldr	r3, [pc, #244]	; (8004f18 <xQueueReceive+0x1bc>)
 8004e24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	f3bf 8f4f 	dsb	sy
 8004e2e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e32:	f002 f807 	bl	8006e44 <vPortExitCritical>
				return pdPASS;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e069      	b.n	8004f0e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d103      	bne.n	8004e48 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e40:	f002 f800 	bl	8006e44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e44:	2300      	movs	r3, #0
 8004e46:	e062      	b.n	8004f0e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e4e:	f107 0310 	add.w	r3, r7, #16
 8004e52:	4618      	mov	r0, r3
 8004e54:	f000 fea4 	bl	8005ba0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e5c:	f001 fff2 	bl	8006e44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e60:	f000 fc18 	bl	8005694 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e64:	f001 ffbe 	bl	8006de4 <vPortEnterCritical>
 8004e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e6e:	b25b      	sxtb	r3, r3
 8004e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e74:	d103      	bne.n	8004e7e <xQueueReceive+0x122>
 8004e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e84:	b25b      	sxtb	r3, r3
 8004e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e8a:	d103      	bne.n	8004e94 <xQueueReceive+0x138>
 8004e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e94:	f001 ffd6 	bl	8006e44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e98:	1d3a      	adds	r2, r7, #4
 8004e9a:	f107 0310 	add.w	r3, r7, #16
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 fe93 	bl	8005bcc <xTaskCheckForTimeOut>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d123      	bne.n	8004ef4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004eac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eae:	f000 f917 	bl	80050e0 <prvIsQueueEmpty>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d017      	beq.n	8004ee8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eba:	3324      	adds	r3, #36	; 0x24
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	4611      	mov	r1, r2
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 fdbb 	bl	8005a3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ec6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ec8:	f000 f8b8 	bl	800503c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ecc:	f000 fbf0 	bl	80056b0 <xTaskResumeAll>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d189      	bne.n	8004dea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004ed6:	4b10      	ldr	r3, [pc, #64]	; (8004f18 <xQueueReceive+0x1bc>)
 8004ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	f3bf 8f4f 	dsb	sy
 8004ee2:	f3bf 8f6f 	isb	sy
 8004ee6:	e780      	b.n	8004dea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ee8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eea:	f000 f8a7 	bl	800503c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004eee:	f000 fbdf 	bl	80056b0 <xTaskResumeAll>
 8004ef2:	e77a      	b.n	8004dea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ef4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ef6:	f000 f8a1 	bl	800503c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004efa:	f000 fbd9 	bl	80056b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004efe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f00:	f000 f8ee 	bl	80050e0 <prvIsQueueEmpty>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f43f af6f 	beq.w	8004dea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f0c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3730      	adds	r7, #48	; 0x30
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	e000ed04 	.word	0xe000ed04

08004f1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d10d      	bne.n	8004f56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d14d      	bne.n	8004fde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 ffa6 	bl	8005e98 <xTaskPriorityDisinherit>
 8004f4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	609a      	str	r2, [r3, #8]
 8004f54:	e043      	b.n	8004fde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d119      	bne.n	8004f90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6858      	ldr	r0, [r3, #4]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f64:	461a      	mov	r2, r3
 8004f66:	68b9      	ldr	r1, [r7, #8]
 8004f68:	f002 fa74 	bl	8007454 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f74:	441a      	add	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d32b      	bcc.n	8004fde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	605a      	str	r2, [r3, #4]
 8004f8e:	e026      	b.n	8004fde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68d8      	ldr	r0, [r3, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	461a      	mov	r2, r3
 8004f9a:	68b9      	ldr	r1, [r7, #8]
 8004f9c:	f002 fa5a 	bl	8007454 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa8:	425b      	negs	r3, r3
 8004faa:	441a      	add	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d207      	bcs.n	8004fcc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc4:	425b      	negs	r3, r3
 8004fc6:	441a      	add	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d105      	bne.n	8004fde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1c5a      	adds	r2, r3, #1
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004fe6:	697b      	ldr	r3, [r7, #20]
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3718      	adds	r7, #24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d018      	beq.n	8005034 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	441a      	add	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68da      	ldr	r2, [r3, #12]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	429a      	cmp	r2, r3
 800501a:	d303      	bcc.n	8005024 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68d9      	ldr	r1, [r3, #12]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502c:	461a      	mov	r2, r3
 800502e:	6838      	ldr	r0, [r7, #0]
 8005030:	f002 fa10 	bl	8007454 <memcpy>
	}
}
 8005034:	bf00      	nop
 8005036:	3708      	adds	r7, #8
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005044:	f001 fece 	bl	8006de4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800504e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005050:	e011      	b.n	8005076 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005056:	2b00      	cmp	r3, #0
 8005058:	d012      	beq.n	8005080 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	3324      	adds	r3, #36	; 0x24
 800505e:	4618      	mov	r0, r3
 8005060:	f000 fd3c 	bl	8005adc <xTaskRemoveFromEventList>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800506a:	f000 fe11 	bl	8005c90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800506e:	7bfb      	ldrb	r3, [r7, #15]
 8005070:	3b01      	subs	r3, #1
 8005072:	b2db      	uxtb	r3, r3
 8005074:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800507a:	2b00      	cmp	r3, #0
 800507c:	dce9      	bgt.n	8005052 <prvUnlockQueue+0x16>
 800507e:	e000      	b.n	8005082 <prvUnlockQueue+0x46>
					break;
 8005080:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	22ff      	movs	r2, #255	; 0xff
 8005086:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800508a:	f001 fedb 	bl	8006e44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800508e:	f001 fea9 	bl	8006de4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005098:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800509a:	e011      	b.n	80050c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d012      	beq.n	80050ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3310      	adds	r3, #16
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fd17 	bl	8005adc <xTaskRemoveFromEventList>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80050b4:	f000 fdec 	bl	8005c90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80050b8:	7bbb      	ldrb	r3, [r7, #14]
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	dce9      	bgt.n	800509c <prvUnlockQueue+0x60>
 80050c8:	e000      	b.n	80050cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	22ff      	movs	r2, #255	; 0xff
 80050d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80050d4:	f001 feb6 	bl	8006e44 <vPortExitCritical>
}
 80050d8:	bf00      	nop
 80050da:	3710      	adds	r7, #16
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80050e8:	f001 fe7c 	bl	8006de4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d102      	bne.n	80050fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80050f4:	2301      	movs	r3, #1
 80050f6:	60fb      	str	r3, [r7, #12]
 80050f8:	e001      	b.n	80050fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80050fa:	2300      	movs	r3, #0
 80050fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80050fe:	f001 fea1 	bl	8006e44 <vPortExitCritical>

	return xReturn;
 8005102:	68fb      	ldr	r3, [r7, #12]
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005114:	f001 fe66 	bl	8006de4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005120:	429a      	cmp	r2, r3
 8005122:	d102      	bne.n	800512a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005124:	2301      	movs	r3, #1
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	e001      	b.n	800512e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800512a:	2300      	movs	r3, #0
 800512c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800512e:	f001 fe89 	bl	8006e44 <vPortExitCritical>

	return xReturn;
 8005132:	68fb      	ldr	r3, [r7, #12]
}
 8005134:	4618      	mov	r0, r3
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005146:	2300      	movs	r3, #0
 8005148:	60fb      	str	r3, [r7, #12]
 800514a:	e014      	b.n	8005176 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800514c:	4a0f      	ldr	r2, [pc, #60]	; (800518c <vQueueAddToRegistry+0x50>)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10b      	bne.n	8005170 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005158:	490c      	ldr	r1, [pc, #48]	; (800518c <vQueueAddToRegistry+0x50>)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005162:	4a0a      	ldr	r2, [pc, #40]	; (800518c <vQueueAddToRegistry+0x50>)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	00db      	lsls	r3, r3, #3
 8005168:	4413      	add	r3, r2
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800516e:	e006      	b.n	800517e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	3301      	adds	r3, #1
 8005174:	60fb      	str	r3, [r7, #12]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b07      	cmp	r3, #7
 800517a:	d9e7      	bls.n	800514c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800517c:	bf00      	nop
 800517e:	bf00      	nop
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr
 800518a:	bf00      	nop
 800518c:	24000898 	.word	0x24000898

08005190 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80051a0:	f001 fe20 	bl	8006de4 <vPortEnterCritical>
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051aa:	b25b      	sxtb	r3, r3
 80051ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b0:	d103      	bne.n	80051ba <vQueueWaitForMessageRestricted+0x2a>
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051c0:	b25b      	sxtb	r3, r3
 80051c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c6:	d103      	bne.n	80051d0 <vQueueWaitForMessageRestricted+0x40>
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051d0:	f001 fe38 	bl	8006e44 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d106      	bne.n	80051ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	3324      	adds	r3, #36	; 0x24
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 fc4d 	bl	8005a84 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80051ea:	6978      	ldr	r0, [r7, #20]
 80051ec:	f7ff ff26 	bl	800503c <prvUnlockQueue>
	}
 80051f0:	bf00      	nop
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08e      	sub	sp, #56	; 0x38
 80051fc:	af04      	add	r7, sp, #16
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10a      	bne.n	8005222 <xTaskCreateStatic+0x2a>
	__asm volatile
 800520c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005210:	f383 8811 	msr	BASEPRI, r3
 8005214:	f3bf 8f6f 	isb	sy
 8005218:	f3bf 8f4f 	dsb	sy
 800521c:	623b      	str	r3, [r7, #32]
}
 800521e:	bf00      	nop
 8005220:	e7fe      	b.n	8005220 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10a      	bne.n	800523e <xTaskCreateStatic+0x46>
	__asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	61fb      	str	r3, [r7, #28]
}
 800523a:	bf00      	nop
 800523c:	e7fe      	b.n	800523c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800523e:	23b4      	movs	r3, #180	; 0xb4
 8005240:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2bb4      	cmp	r3, #180	; 0xb4
 8005246:	d00a      	beq.n	800525e <xTaskCreateStatic+0x66>
	__asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	61bb      	str	r3, [r7, #24]
}
 800525a:	bf00      	nop
 800525c:	e7fe      	b.n	800525c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800525e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005262:	2b00      	cmp	r3, #0
 8005264:	d01e      	beq.n	80052a4 <xTaskCreateStatic+0xac>
 8005266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005268:	2b00      	cmp	r3, #0
 800526a:	d01b      	beq.n	80052a4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800526c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005274:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005278:	2202      	movs	r2, #2
 800527a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800527e:	2300      	movs	r3, #0
 8005280:	9303      	str	r3, [sp, #12]
 8005282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005284:	9302      	str	r3, [sp, #8]
 8005286:	f107 0314 	add.w	r3, r7, #20
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 f850 	bl	800533c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800529c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800529e:	f000 f8eb 	bl	8005478 <prvAddNewTaskToReadyList>
 80052a2:	e001      	b.n	80052a8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80052a8:	697b      	ldr	r3, [r7, #20]
	}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3728      	adds	r7, #40	; 0x28
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80052b2:	b580      	push	{r7, lr}
 80052b4:	b08c      	sub	sp, #48	; 0x30
 80052b6:	af04      	add	r7, sp, #16
 80052b8:	60f8      	str	r0, [r7, #12]
 80052ba:	60b9      	str	r1, [r7, #8]
 80052bc:	603b      	str	r3, [r7, #0]
 80052be:	4613      	mov	r3, r2
 80052c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	4618      	mov	r0, r3
 80052c8:	f001 feae 	bl	8007028 <pvPortMalloc>
 80052cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00e      	beq.n	80052f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052d4:	20b4      	movs	r0, #180	; 0xb4
 80052d6:	f001 fea7 	bl	8007028 <pvPortMalloc>
 80052da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	631a      	str	r2, [r3, #48]	; 0x30
 80052e8:	e005      	b.n	80052f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052ea:	6978      	ldr	r0, [r7, #20]
 80052ec:	f001 ff68 	bl	80071c0 <vPortFree>
 80052f0:	e001      	b.n	80052f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052f2:	2300      	movs	r3, #0
 80052f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d017      	beq.n	800532c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005304:	88fa      	ldrh	r2, [r7, #6]
 8005306:	2300      	movs	r3, #0
 8005308:	9303      	str	r3, [sp, #12]
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	9302      	str	r3, [sp, #8]
 800530e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005310:	9301      	str	r3, [sp, #4]
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	68b9      	ldr	r1, [r7, #8]
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f000 f80e 	bl	800533c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005320:	69f8      	ldr	r0, [r7, #28]
 8005322:	f000 f8a9 	bl	8005478 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005326:	2301      	movs	r3, #1
 8005328:	61bb      	str	r3, [r7, #24]
 800532a:	e002      	b.n	8005332 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800532c:	f04f 33ff 	mov.w	r3, #4294967295
 8005330:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005332:	69bb      	ldr	r3, [r7, #24]
	}
 8005334:	4618      	mov	r0, r3
 8005336:	3720      	adds	r7, #32
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b088      	sub	sp, #32
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800534a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800534e:	6879      	ldr	r1, [r7, #4]
 8005350:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8005354:	440b      	add	r3, r1
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	4413      	add	r3, r2
 800535a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	f023 0307 	bic.w	r3, r3, #7
 8005362:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	f003 0307 	and.w	r3, r3, #7
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <prvInitialiseNewTask+0x48>
	__asm volatile
 800536e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	f3bf 8f4f 	dsb	sy
 800537e:	617b      	str	r3, [r7, #20]
}
 8005380:	bf00      	nop
 8005382:	e7fe      	b.n	8005382 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d01f      	beq.n	80053ca <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800538a:	2300      	movs	r3, #0
 800538c:	61fb      	str	r3, [r7, #28]
 800538e:	e012      	b.n	80053b6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	4413      	add	r3, r2
 8005396:	7819      	ldrb	r1, [r3, #0]
 8005398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	4413      	add	r3, r2
 800539e:	3334      	adds	r3, #52	; 0x34
 80053a0:	460a      	mov	r2, r1
 80053a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	4413      	add	r3, r2
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d006      	beq.n	80053be <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	3301      	adds	r3, #1
 80053b4:	61fb      	str	r3, [r7, #28]
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	2b0f      	cmp	r3, #15
 80053ba:	d9e9      	bls.n	8005390 <prvInitialiseNewTask+0x54>
 80053bc:	e000      	b.n	80053c0 <prvInitialiseNewTask+0x84>
			{
				break;
 80053be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053c8:	e003      	b.n	80053d2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80053d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d4:	2b06      	cmp	r3, #6
 80053d6:	d901      	bls.n	80053dc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053d8:	2306      	movs	r3, #6
 80053da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053e6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80053e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ea:	2200      	movs	r2, #0
 80053ec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f0:	3304      	adds	r3, #4
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7ff f949 	bl	800468a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fa:	3318      	adds	r3, #24
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7ff f944 	bl	800468a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005404:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005406:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540a:	f1c3 0207 	rsb	r2, r3, #7
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005414:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005416:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800541a:	2200      	movs	r2, #0
 800541c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005422:	2200      	movs	r2, #0
 8005424:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800542a:	334c      	adds	r3, #76	; 0x4c
 800542c:	2260      	movs	r2, #96	; 0x60
 800542e:	2100      	movs	r1, #0
 8005430:	4618      	mov	r0, r3
 8005432:	f002 f81d 	bl	8007470 <memset>
 8005436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005438:	4a0c      	ldr	r2, [pc, #48]	; (800546c <prvInitialiseNewTask+0x130>)
 800543a:	651a      	str	r2, [r3, #80]	; 0x50
 800543c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543e:	4a0c      	ldr	r2, [pc, #48]	; (8005470 <prvInitialiseNewTask+0x134>)
 8005440:	655a      	str	r2, [r3, #84]	; 0x54
 8005442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005444:	4a0b      	ldr	r2, [pc, #44]	; (8005474 <prvInitialiseNewTask+0x138>)
 8005446:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	68f9      	ldr	r1, [r7, #12]
 800544c:	69b8      	ldr	r0, [r7, #24]
 800544e:	f001 fb9f 	bl	8006b90 <pxPortInitialiseStack>
 8005452:	4602      	mov	r2, r0
 8005454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005456:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800545a:	2b00      	cmp	r3, #0
 800545c:	d002      	beq.n	8005464 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800545e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005462:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005464:	bf00      	nop
 8005466:	3720      	adds	r7, #32
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	08007f40 	.word	0x08007f40
 8005470:	08007f60 	.word	0x08007f60
 8005474:	08007f20 	.word	0x08007f20

08005478 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005480:	f001 fcb0 	bl	8006de4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005484:	4b2a      	ldr	r3, [pc, #168]	; (8005530 <prvAddNewTaskToReadyList+0xb8>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3301      	adds	r3, #1
 800548a:	4a29      	ldr	r2, [pc, #164]	; (8005530 <prvAddNewTaskToReadyList+0xb8>)
 800548c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800548e:	4b29      	ldr	r3, [pc, #164]	; (8005534 <prvAddNewTaskToReadyList+0xbc>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d109      	bne.n	80054aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005496:	4a27      	ldr	r2, [pc, #156]	; (8005534 <prvAddNewTaskToReadyList+0xbc>)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800549c:	4b24      	ldr	r3, [pc, #144]	; (8005530 <prvAddNewTaskToReadyList+0xb8>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d110      	bne.n	80054c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80054a4:	f000 fc18 	bl	8005cd8 <prvInitialiseTaskLists>
 80054a8:	e00d      	b.n	80054c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80054aa:	4b23      	ldr	r3, [pc, #140]	; (8005538 <prvAddNewTaskToReadyList+0xc0>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d109      	bne.n	80054c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80054b2:	4b20      	ldr	r3, [pc, #128]	; (8005534 <prvAddNewTaskToReadyList+0xbc>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054bc:	429a      	cmp	r2, r3
 80054be:	d802      	bhi.n	80054c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80054c0:	4a1c      	ldr	r2, [pc, #112]	; (8005534 <prvAddNewTaskToReadyList+0xbc>)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80054c6:	4b1d      	ldr	r3, [pc, #116]	; (800553c <prvAddNewTaskToReadyList+0xc4>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3301      	adds	r3, #1
 80054cc:	4a1b      	ldr	r2, [pc, #108]	; (800553c <prvAddNewTaskToReadyList+0xc4>)
 80054ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d4:	2201      	movs	r2, #1
 80054d6:	409a      	lsls	r2, r3
 80054d8:	4b19      	ldr	r3, [pc, #100]	; (8005540 <prvAddNewTaskToReadyList+0xc8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4313      	orrs	r3, r2
 80054de:	4a18      	ldr	r2, [pc, #96]	; (8005540 <prvAddNewTaskToReadyList+0xc8>)
 80054e0:	6013      	str	r3, [r2, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054e6:	4613      	mov	r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	4413      	add	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4a15      	ldr	r2, [pc, #84]	; (8005544 <prvAddNewTaskToReadyList+0xcc>)
 80054f0:	441a      	add	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	3304      	adds	r3, #4
 80054f6:	4619      	mov	r1, r3
 80054f8:	4610      	mov	r0, r2
 80054fa:	f7ff f8d3 	bl	80046a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054fe:	f001 fca1 	bl	8006e44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005502:	4b0d      	ldr	r3, [pc, #52]	; (8005538 <prvAddNewTaskToReadyList+0xc0>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00e      	beq.n	8005528 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800550a:	4b0a      	ldr	r3, [pc, #40]	; (8005534 <prvAddNewTaskToReadyList+0xbc>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005514:	429a      	cmp	r2, r3
 8005516:	d207      	bcs.n	8005528 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005518:	4b0b      	ldr	r3, [pc, #44]	; (8005548 <prvAddNewTaskToReadyList+0xd0>)
 800551a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005528:	bf00      	nop
 800552a:	3708      	adds	r7, #8
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	240009d8 	.word	0x240009d8
 8005534:	240008d8 	.word	0x240008d8
 8005538:	240009e4 	.word	0x240009e4
 800553c:	240009f4 	.word	0x240009f4
 8005540:	240009e0 	.word	0x240009e0
 8005544:	240008dc 	.word	0x240008dc
 8005548:	e000ed04 	.word	0xe000ed04

0800554c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005554:	2300      	movs	r3, #0
 8005556:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d017      	beq.n	800558e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800555e:	4b13      	ldr	r3, [pc, #76]	; (80055ac <vTaskDelay+0x60>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <vTaskDelay+0x30>
	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	60bb      	str	r3, [r7, #8]
}
 8005578:	bf00      	nop
 800557a:	e7fe      	b.n	800557a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800557c:	f000 f88a 	bl	8005694 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005580:	2100      	movs	r1, #0
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 ff10 	bl	80063a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005588:	f000 f892 	bl	80056b0 <xTaskResumeAll>
 800558c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d107      	bne.n	80055a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005594:	4b06      	ldr	r3, [pc, #24]	; (80055b0 <vTaskDelay+0x64>)
 8005596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800559a:	601a      	str	r2, [r3, #0]
 800559c:	f3bf 8f4f 	dsb	sy
 80055a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80055a4:	bf00      	nop
 80055a6:	3710      	adds	r7, #16
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	24000a00 	.word	0x24000a00
 80055b0:	e000ed04 	.word	0xe000ed04

080055b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b08a      	sub	sp, #40	; 0x28
 80055b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80055ba:	2300      	movs	r3, #0
 80055bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80055be:	2300      	movs	r3, #0
 80055c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055c2:	463a      	mov	r2, r7
 80055c4:	1d39      	adds	r1, r7, #4
 80055c6:	f107 0308 	add.w	r3, r7, #8
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fa fee0 	bl	8000390 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055d0:	6839      	ldr	r1, [r7, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68ba      	ldr	r2, [r7, #8]
 80055d6:	9202      	str	r2, [sp, #8]
 80055d8:	9301      	str	r3, [sp, #4]
 80055da:	2300      	movs	r3, #0
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	2300      	movs	r3, #0
 80055e0:	460a      	mov	r2, r1
 80055e2:	4924      	ldr	r1, [pc, #144]	; (8005674 <vTaskStartScheduler+0xc0>)
 80055e4:	4824      	ldr	r0, [pc, #144]	; (8005678 <vTaskStartScheduler+0xc4>)
 80055e6:	f7ff fe07 	bl	80051f8 <xTaskCreateStatic>
 80055ea:	4603      	mov	r3, r0
 80055ec:	4a23      	ldr	r2, [pc, #140]	; (800567c <vTaskStartScheduler+0xc8>)
 80055ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055f0:	4b22      	ldr	r3, [pc, #136]	; (800567c <vTaskStartScheduler+0xc8>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d002      	beq.n	80055fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055f8:	2301      	movs	r3, #1
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	e001      	b.n	8005602 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80055fe:	2300      	movs	r3, #0
 8005600:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d102      	bne.n	800560e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005608:	f000 ff34 	bl	8006474 <xTimerCreateTimerTask>
 800560c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d11b      	bne.n	800564c <vTaskStartScheduler+0x98>
	__asm volatile
 8005614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005618:	f383 8811 	msr	BASEPRI, r3
 800561c:	f3bf 8f6f 	isb	sy
 8005620:	f3bf 8f4f 	dsb	sy
 8005624:	613b      	str	r3, [r7, #16]
}
 8005626:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005628:	4b15      	ldr	r3, [pc, #84]	; (8005680 <vTaskStartScheduler+0xcc>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	334c      	adds	r3, #76	; 0x4c
 800562e:	4a15      	ldr	r2, [pc, #84]	; (8005684 <vTaskStartScheduler+0xd0>)
 8005630:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005632:	4b15      	ldr	r3, [pc, #84]	; (8005688 <vTaskStartScheduler+0xd4>)
 8005634:	f04f 32ff 	mov.w	r2, #4294967295
 8005638:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800563a:	4b14      	ldr	r3, [pc, #80]	; (800568c <vTaskStartScheduler+0xd8>)
 800563c:	2201      	movs	r2, #1
 800563e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005640:	4b13      	ldr	r3, [pc, #76]	; (8005690 <vTaskStartScheduler+0xdc>)
 8005642:	2200      	movs	r2, #0
 8005644:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005646:	f001 fb2b 	bl	8006ca0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800564a:	e00e      	b.n	800566a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005652:	d10a      	bne.n	800566a <vTaskStartScheduler+0xb6>
	__asm volatile
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	60fb      	str	r3, [r7, #12]
}
 8005666:	bf00      	nop
 8005668:	e7fe      	b.n	8005668 <vTaskStartScheduler+0xb4>
}
 800566a:	bf00      	nop
 800566c:	3718      	adds	r7, #24
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	08007eb8 	.word	0x08007eb8
 8005678:	08005ca9 	.word	0x08005ca9
 800567c:	240009fc 	.word	0x240009fc
 8005680:	240008d8 	.word	0x240008d8
 8005684:	24000014 	.word	0x24000014
 8005688:	240009f8 	.word	0x240009f8
 800568c:	240009e4 	.word	0x240009e4
 8005690:	240009dc 	.word	0x240009dc

08005694 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005698:	4b04      	ldr	r3, [pc, #16]	; (80056ac <vTaskSuspendAll+0x18>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3301      	adds	r3, #1
 800569e:	4a03      	ldr	r2, [pc, #12]	; (80056ac <vTaskSuspendAll+0x18>)
 80056a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80056a2:	bf00      	nop
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	24000a00 	.word	0x24000a00

080056b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b084      	sub	sp, #16
 80056b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80056b6:	2300      	movs	r3, #0
 80056b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80056ba:	2300      	movs	r3, #0
 80056bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80056be:	4b41      	ldr	r3, [pc, #260]	; (80057c4 <xTaskResumeAll+0x114>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10a      	bne.n	80056dc <xTaskResumeAll+0x2c>
	__asm volatile
 80056c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ca:	f383 8811 	msr	BASEPRI, r3
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f3bf 8f4f 	dsb	sy
 80056d6:	603b      	str	r3, [r7, #0]
}
 80056d8:	bf00      	nop
 80056da:	e7fe      	b.n	80056da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80056dc:	f001 fb82 	bl	8006de4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80056e0:	4b38      	ldr	r3, [pc, #224]	; (80057c4 <xTaskResumeAll+0x114>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	4a37      	ldr	r2, [pc, #220]	; (80057c4 <xTaskResumeAll+0x114>)
 80056e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056ea:	4b36      	ldr	r3, [pc, #216]	; (80057c4 <xTaskResumeAll+0x114>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d161      	bne.n	80057b6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056f2:	4b35      	ldr	r3, [pc, #212]	; (80057c8 <xTaskResumeAll+0x118>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d05d      	beq.n	80057b6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056fa:	e02e      	b.n	800575a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056fc:	4b33      	ldr	r3, [pc, #204]	; (80057cc <xTaskResumeAll+0x11c>)
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	3318      	adds	r3, #24
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff f828 	bl	800475e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	3304      	adds	r3, #4
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff f823 	bl	800475e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571c:	2201      	movs	r2, #1
 800571e:	409a      	lsls	r2, r3
 8005720:	4b2b      	ldr	r3, [pc, #172]	; (80057d0 <xTaskResumeAll+0x120>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4313      	orrs	r3, r2
 8005726:	4a2a      	ldr	r2, [pc, #168]	; (80057d0 <xTaskResumeAll+0x120>)
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800572e:	4613      	mov	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	4413      	add	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4a27      	ldr	r2, [pc, #156]	; (80057d4 <xTaskResumeAll+0x124>)
 8005738:	441a      	add	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	3304      	adds	r3, #4
 800573e:	4619      	mov	r1, r3
 8005740:	4610      	mov	r0, r2
 8005742:	f7fe ffaf 	bl	80046a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800574a:	4b23      	ldr	r3, [pc, #140]	; (80057d8 <xTaskResumeAll+0x128>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005750:	429a      	cmp	r2, r3
 8005752:	d302      	bcc.n	800575a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005754:	4b21      	ldr	r3, [pc, #132]	; (80057dc <xTaskResumeAll+0x12c>)
 8005756:	2201      	movs	r2, #1
 8005758:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800575a:	4b1c      	ldr	r3, [pc, #112]	; (80057cc <xTaskResumeAll+0x11c>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1cc      	bne.n	80056fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005768:	f000 fb58 	bl	8005e1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800576c:	4b1c      	ldr	r3, [pc, #112]	; (80057e0 <xTaskResumeAll+0x130>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d010      	beq.n	800579a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005778:	f000 f846 	bl	8005808 <xTaskIncrementTick>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005782:	4b16      	ldr	r3, [pc, #88]	; (80057dc <xTaskResumeAll+0x12c>)
 8005784:	2201      	movs	r2, #1
 8005786:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3b01      	subs	r3, #1
 800578c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1f1      	bne.n	8005778 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005794:	4b12      	ldr	r3, [pc, #72]	; (80057e0 <xTaskResumeAll+0x130>)
 8005796:	2200      	movs	r2, #0
 8005798:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800579a:	4b10      	ldr	r3, [pc, #64]	; (80057dc <xTaskResumeAll+0x12c>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d009      	beq.n	80057b6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80057a2:	2301      	movs	r3, #1
 80057a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80057a6:	4b0f      	ldr	r3, [pc, #60]	; (80057e4 <xTaskResumeAll+0x134>)
 80057a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	f3bf 8f4f 	dsb	sy
 80057b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80057b6:	f001 fb45 	bl	8006e44 <vPortExitCritical>

	return xAlreadyYielded;
 80057ba:	68bb      	ldr	r3, [r7, #8]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	24000a00 	.word	0x24000a00
 80057c8:	240009d8 	.word	0x240009d8
 80057cc:	24000998 	.word	0x24000998
 80057d0:	240009e0 	.word	0x240009e0
 80057d4:	240008dc 	.word	0x240008dc
 80057d8:	240008d8 	.word	0x240008d8
 80057dc:	240009ec 	.word	0x240009ec
 80057e0:	240009e8 	.word	0x240009e8
 80057e4:	e000ed04 	.word	0xe000ed04

080057e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80057ee:	4b05      	ldr	r3, [pc, #20]	; (8005804 <xTaskGetTickCount+0x1c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80057f4:	687b      	ldr	r3, [r7, #4]
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	240009dc 	.word	0x240009dc

08005808 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800580e:	2300      	movs	r3, #0
 8005810:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005812:	4b4e      	ldr	r3, [pc, #312]	; (800594c <xTaskIncrementTick+0x144>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 808e 	bne.w	8005938 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800581c:	4b4c      	ldr	r3, [pc, #304]	; (8005950 <xTaskIncrementTick+0x148>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	3301      	adds	r3, #1
 8005822:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005824:	4a4a      	ldr	r2, [pc, #296]	; (8005950 <xTaskIncrementTick+0x148>)
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d120      	bne.n	8005872 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005830:	4b48      	ldr	r3, [pc, #288]	; (8005954 <xTaskIncrementTick+0x14c>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00a      	beq.n	8005850 <xTaskIncrementTick+0x48>
	__asm volatile
 800583a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583e:	f383 8811 	msr	BASEPRI, r3
 8005842:	f3bf 8f6f 	isb	sy
 8005846:	f3bf 8f4f 	dsb	sy
 800584a:	603b      	str	r3, [r7, #0]
}
 800584c:	bf00      	nop
 800584e:	e7fe      	b.n	800584e <xTaskIncrementTick+0x46>
 8005850:	4b40      	ldr	r3, [pc, #256]	; (8005954 <xTaskIncrementTick+0x14c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	4b40      	ldr	r3, [pc, #256]	; (8005958 <xTaskIncrementTick+0x150>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a3e      	ldr	r2, [pc, #248]	; (8005954 <xTaskIncrementTick+0x14c>)
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	4a3e      	ldr	r2, [pc, #248]	; (8005958 <xTaskIncrementTick+0x150>)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	6013      	str	r3, [r2, #0]
 8005864:	4b3d      	ldr	r3, [pc, #244]	; (800595c <xTaskIncrementTick+0x154>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	3301      	adds	r3, #1
 800586a:	4a3c      	ldr	r2, [pc, #240]	; (800595c <xTaskIncrementTick+0x154>)
 800586c:	6013      	str	r3, [r2, #0]
 800586e:	f000 fad5 	bl	8005e1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005872:	4b3b      	ldr	r3, [pc, #236]	; (8005960 <xTaskIncrementTick+0x158>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	429a      	cmp	r2, r3
 800587a:	d348      	bcc.n	800590e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800587c:	4b35      	ldr	r3, [pc, #212]	; (8005954 <xTaskIncrementTick+0x14c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d104      	bne.n	8005890 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005886:	4b36      	ldr	r3, [pc, #216]	; (8005960 <xTaskIncrementTick+0x158>)
 8005888:	f04f 32ff 	mov.w	r2, #4294967295
 800588c:	601a      	str	r2, [r3, #0]
					break;
 800588e:	e03e      	b.n	800590e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005890:	4b30      	ldr	r3, [pc, #192]	; (8005954 <xTaskIncrementTick+0x14c>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d203      	bcs.n	80058b0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80058a8:	4a2d      	ldr	r2, [pc, #180]	; (8005960 <xTaskIncrementTick+0x158>)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80058ae:	e02e      	b.n	800590e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	3304      	adds	r3, #4
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7fe ff52 	bl	800475e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d004      	beq.n	80058cc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	3318      	adds	r3, #24
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fe ff49 	bl	800475e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d0:	2201      	movs	r2, #1
 80058d2:	409a      	lsls	r2, r3
 80058d4:	4b23      	ldr	r3, [pc, #140]	; (8005964 <xTaskIncrementTick+0x15c>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4313      	orrs	r3, r2
 80058da:	4a22      	ldr	r2, [pc, #136]	; (8005964 <xTaskIncrementTick+0x15c>)
 80058dc:	6013      	str	r3, [r2, #0]
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058e2:	4613      	mov	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	4413      	add	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4a1f      	ldr	r2, [pc, #124]	; (8005968 <xTaskIncrementTick+0x160>)
 80058ec:	441a      	add	r2, r3
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	3304      	adds	r3, #4
 80058f2:	4619      	mov	r1, r3
 80058f4:	4610      	mov	r0, r2
 80058f6:	f7fe fed5 	bl	80046a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058fe:	4b1b      	ldr	r3, [pc, #108]	; (800596c <xTaskIncrementTick+0x164>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005904:	429a      	cmp	r2, r3
 8005906:	d3b9      	bcc.n	800587c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005908:	2301      	movs	r3, #1
 800590a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800590c:	e7b6      	b.n	800587c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800590e:	4b17      	ldr	r3, [pc, #92]	; (800596c <xTaskIncrementTick+0x164>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005914:	4914      	ldr	r1, [pc, #80]	; (8005968 <xTaskIncrementTick+0x160>)
 8005916:	4613      	mov	r3, r2
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	4413      	add	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d901      	bls.n	800592a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005926:	2301      	movs	r3, #1
 8005928:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800592a:	4b11      	ldr	r3, [pc, #68]	; (8005970 <xTaskIncrementTick+0x168>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d007      	beq.n	8005942 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005932:	2301      	movs	r3, #1
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	e004      	b.n	8005942 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005938:	4b0e      	ldr	r3, [pc, #56]	; (8005974 <xTaskIncrementTick+0x16c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3301      	adds	r3, #1
 800593e:	4a0d      	ldr	r2, [pc, #52]	; (8005974 <xTaskIncrementTick+0x16c>)
 8005940:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005942:	697b      	ldr	r3, [r7, #20]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	24000a00 	.word	0x24000a00
 8005950:	240009dc 	.word	0x240009dc
 8005954:	24000990 	.word	0x24000990
 8005958:	24000994 	.word	0x24000994
 800595c:	240009f0 	.word	0x240009f0
 8005960:	240009f8 	.word	0x240009f8
 8005964:	240009e0 	.word	0x240009e0
 8005968:	240008dc 	.word	0x240008dc
 800596c:	240008d8 	.word	0x240008d8
 8005970:	240009ec 	.word	0x240009ec
 8005974:	240009e8 	.word	0x240009e8

08005978 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005978:	b480      	push	{r7}
 800597a:	b087      	sub	sp, #28
 800597c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800597e:	4b29      	ldr	r3, [pc, #164]	; (8005a24 <vTaskSwitchContext+0xac>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005986:	4b28      	ldr	r3, [pc, #160]	; (8005a28 <vTaskSwitchContext+0xb0>)
 8005988:	2201      	movs	r2, #1
 800598a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800598c:	e044      	b.n	8005a18 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800598e:	4b26      	ldr	r3, [pc, #152]	; (8005a28 <vTaskSwitchContext+0xb0>)
 8005990:	2200      	movs	r2, #0
 8005992:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005994:	4b25      	ldr	r3, [pc, #148]	; (8005a2c <vTaskSwitchContext+0xb4>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	fab3 f383 	clz	r3, r3
 80059a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80059a2:	7afb      	ldrb	r3, [r7, #11]
 80059a4:	f1c3 031f 	rsb	r3, r3, #31
 80059a8:	617b      	str	r3, [r7, #20]
 80059aa:	4921      	ldr	r1, [pc, #132]	; (8005a30 <vTaskSwitchContext+0xb8>)
 80059ac:	697a      	ldr	r2, [r7, #20]
 80059ae:	4613      	mov	r3, r2
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	4413      	add	r3, r2
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	440b      	add	r3, r1
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10a      	bne.n	80059d4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	607b      	str	r3, [r7, #4]
}
 80059d0:	bf00      	nop
 80059d2:	e7fe      	b.n	80059d2 <vTaskSwitchContext+0x5a>
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	4613      	mov	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	4413      	add	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	4a14      	ldr	r2, [pc, #80]	; (8005a30 <vTaskSwitchContext+0xb8>)
 80059e0:	4413      	add	r3, r2
 80059e2:	613b      	str	r3, [r7, #16]
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	605a      	str	r2, [r3, #4]
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	685a      	ldr	r2, [r3, #4]
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	3308      	adds	r3, #8
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d104      	bne.n	8005a04 <vTaskSwitchContext+0x8c>
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	685a      	ldr	r2, [r3, #4]
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	605a      	str	r2, [r3, #4]
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	4a0a      	ldr	r2, [pc, #40]	; (8005a34 <vTaskSwitchContext+0xbc>)
 8005a0c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005a0e:	4b09      	ldr	r3, [pc, #36]	; (8005a34 <vTaskSwitchContext+0xbc>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	334c      	adds	r3, #76	; 0x4c
 8005a14:	4a08      	ldr	r2, [pc, #32]	; (8005a38 <vTaskSwitchContext+0xc0>)
 8005a16:	6013      	str	r3, [r2, #0]
}
 8005a18:	bf00      	nop
 8005a1a:	371c      	adds	r7, #28
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	24000a00 	.word	0x24000a00
 8005a28:	240009ec 	.word	0x240009ec
 8005a2c:	240009e0 	.word	0x240009e0
 8005a30:	240008dc 	.word	0x240008dc
 8005a34:	240008d8 	.word	0x240008d8
 8005a38:	24000014 	.word	0x24000014

08005a3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10a      	bne.n	8005a62 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a50:	f383 8811 	msr	BASEPRI, r3
 8005a54:	f3bf 8f6f 	isb	sy
 8005a58:	f3bf 8f4f 	dsb	sy
 8005a5c:	60fb      	str	r3, [r7, #12]
}
 8005a5e:	bf00      	nop
 8005a60:	e7fe      	b.n	8005a60 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a62:	4b07      	ldr	r3, [pc, #28]	; (8005a80 <vTaskPlaceOnEventList+0x44>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3318      	adds	r3, #24
 8005a68:	4619      	mov	r1, r3
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f7fe fe3e 	bl	80046ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a70:	2101      	movs	r1, #1
 8005a72:	6838      	ldr	r0, [r7, #0]
 8005a74:	f000 fc98 	bl	80063a8 <prvAddCurrentTaskToDelayedList>
}
 8005a78:	bf00      	nop
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	240008d8 	.word	0x240008d8

08005a84 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10a      	bne.n	8005aac <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8005a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a9a:	f383 8811 	msr	BASEPRI, r3
 8005a9e:	f3bf 8f6f 	isb	sy
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	617b      	str	r3, [r7, #20]
}
 8005aa8:	bf00      	nop
 8005aaa:	e7fe      	b.n	8005aaa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005aac:	4b0a      	ldr	r3, [pc, #40]	; (8005ad8 <vTaskPlaceOnEventListRestricted+0x54>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	3318      	adds	r3, #24
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f7fe fdf5 	bl	80046a4 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d002      	beq.n	8005ac6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005ac6:	6879      	ldr	r1, [r7, #4]
 8005ac8:	68b8      	ldr	r0, [r7, #8]
 8005aca:	f000 fc6d 	bl	80063a8 <prvAddCurrentTaskToDelayedList>
	}
 8005ace:	bf00      	nop
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	240008d8 	.word	0x240008d8

08005adc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10a      	bne.n	8005b08 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af6:	f383 8811 	msr	BASEPRI, r3
 8005afa:	f3bf 8f6f 	isb	sy
 8005afe:	f3bf 8f4f 	dsb	sy
 8005b02:	60fb      	str	r3, [r7, #12]
}
 8005b04:	bf00      	nop
 8005b06:	e7fe      	b.n	8005b06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	3318      	adds	r3, #24
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f7fe fe26 	bl	800475e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b12:	4b1d      	ldr	r3, [pc, #116]	; (8005b88 <xTaskRemoveFromEventList+0xac>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d11c      	bne.n	8005b54 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fe fe1d 	bl	800475e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b28:	2201      	movs	r2, #1
 8005b2a:	409a      	lsls	r2, r3
 8005b2c:	4b17      	ldr	r3, [pc, #92]	; (8005b8c <xTaskRemoveFromEventList+0xb0>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	4a16      	ldr	r2, [pc, #88]	; (8005b8c <xTaskRemoveFromEventList+0xb0>)
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	4413      	add	r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <xTaskRemoveFromEventList+0xb4>)
 8005b44:	441a      	add	r2, r3
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	3304      	adds	r3, #4
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	4610      	mov	r0, r2
 8005b4e:	f7fe fda9 	bl	80046a4 <vListInsertEnd>
 8005b52:	e005      	b.n	8005b60 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	3318      	adds	r3, #24
 8005b58:	4619      	mov	r1, r3
 8005b5a:	480e      	ldr	r0, [pc, #56]	; (8005b94 <xTaskRemoveFromEventList+0xb8>)
 8005b5c:	f7fe fda2 	bl	80046a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b64:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <xTaskRemoveFromEventList+0xbc>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d905      	bls.n	8005b7a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005b72:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <xTaskRemoveFromEventList+0xc0>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
 8005b78:	e001      	b.n	8005b7e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005b7e:	697b      	ldr	r3, [r7, #20]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	24000a00 	.word	0x24000a00
 8005b8c:	240009e0 	.word	0x240009e0
 8005b90:	240008dc 	.word	0x240008dc
 8005b94:	24000998 	.word	0x24000998
 8005b98:	240008d8 	.word	0x240008d8
 8005b9c:	240009ec 	.word	0x240009ec

08005ba0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ba8:	4b06      	ldr	r3, [pc, #24]	; (8005bc4 <vTaskInternalSetTimeOutState+0x24>)
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005bb0:	4b05      	ldr	r3, [pc, #20]	; (8005bc8 <vTaskInternalSetTimeOutState+0x28>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	605a      	str	r2, [r3, #4]
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	240009f0 	.word	0x240009f0
 8005bc8:	240009dc 	.word	0x240009dc

08005bcc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b088      	sub	sp, #32
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10a      	bne.n	8005bf2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be0:	f383 8811 	msr	BASEPRI, r3
 8005be4:	f3bf 8f6f 	isb	sy
 8005be8:	f3bf 8f4f 	dsb	sy
 8005bec:	613b      	str	r3, [r7, #16]
}
 8005bee:	bf00      	nop
 8005bf0:	e7fe      	b.n	8005bf0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10a      	bne.n	8005c0e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfc:	f383 8811 	msr	BASEPRI, r3
 8005c00:	f3bf 8f6f 	isb	sy
 8005c04:	f3bf 8f4f 	dsb	sy
 8005c08:	60fb      	str	r3, [r7, #12]
}
 8005c0a:	bf00      	nop
 8005c0c:	e7fe      	b.n	8005c0c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005c0e:	f001 f8e9 	bl	8006de4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005c12:	4b1d      	ldr	r3, [pc, #116]	; (8005c88 <xTaskCheckForTimeOut+0xbc>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2a:	d102      	bne.n	8005c32 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	61fb      	str	r3, [r7, #28]
 8005c30:	e023      	b.n	8005c7a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	4b15      	ldr	r3, [pc, #84]	; (8005c8c <xTaskCheckForTimeOut+0xc0>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d007      	beq.n	8005c4e <xTaskCheckForTimeOut+0x82>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	69ba      	ldr	r2, [r7, #24]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d302      	bcc.n	8005c4e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	61fb      	str	r3, [r7, #28]
 8005c4c:	e015      	b.n	8005c7a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d20b      	bcs.n	8005c70 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	1ad2      	subs	r2, r2, r3
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f7ff ff9b 	bl	8005ba0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	61fb      	str	r3, [r7, #28]
 8005c6e:	e004      	b.n	8005c7a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	2200      	movs	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005c76:	2301      	movs	r3, #1
 8005c78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005c7a:	f001 f8e3 	bl	8006e44 <vPortExitCritical>

	return xReturn;
 8005c7e:	69fb      	ldr	r3, [r7, #28]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3720      	adds	r7, #32
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	240009dc 	.word	0x240009dc
 8005c8c:	240009f0 	.word	0x240009f0

08005c90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005c94:	4b03      	ldr	r3, [pc, #12]	; (8005ca4 <vTaskMissedYield+0x14>)
 8005c96:	2201      	movs	r2, #1
 8005c98:	601a      	str	r2, [r3, #0]
}
 8005c9a:	bf00      	nop
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr
 8005ca4:	240009ec 	.word	0x240009ec

08005ca8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005cb0:	f000 f852 	bl	8005d58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005cb4:	4b06      	ldr	r3, [pc, #24]	; (8005cd0 <prvIdleTask+0x28>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d9f9      	bls.n	8005cb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005cbc:	4b05      	ldr	r3, [pc, #20]	; (8005cd4 <prvIdleTask+0x2c>)
 8005cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cc2:	601a      	str	r2, [r3, #0]
 8005cc4:	f3bf 8f4f 	dsb	sy
 8005cc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ccc:	e7f0      	b.n	8005cb0 <prvIdleTask+0x8>
 8005cce:	bf00      	nop
 8005cd0:	240008dc 	.word	0x240008dc
 8005cd4:	e000ed04 	.word	0xe000ed04

08005cd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cde:	2300      	movs	r3, #0
 8005ce0:	607b      	str	r3, [r7, #4]
 8005ce2:	e00c      	b.n	8005cfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	4413      	add	r3, r2
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4a12      	ldr	r2, [pc, #72]	; (8005d38 <prvInitialiseTaskLists+0x60>)
 8005cf0:	4413      	add	r3, r2
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7fe fca9 	bl	800464a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	607b      	str	r3, [r7, #4]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b06      	cmp	r3, #6
 8005d02:	d9ef      	bls.n	8005ce4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005d04:	480d      	ldr	r0, [pc, #52]	; (8005d3c <prvInitialiseTaskLists+0x64>)
 8005d06:	f7fe fca0 	bl	800464a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005d0a:	480d      	ldr	r0, [pc, #52]	; (8005d40 <prvInitialiseTaskLists+0x68>)
 8005d0c:	f7fe fc9d 	bl	800464a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005d10:	480c      	ldr	r0, [pc, #48]	; (8005d44 <prvInitialiseTaskLists+0x6c>)
 8005d12:	f7fe fc9a 	bl	800464a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005d16:	480c      	ldr	r0, [pc, #48]	; (8005d48 <prvInitialiseTaskLists+0x70>)
 8005d18:	f7fe fc97 	bl	800464a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005d1c:	480b      	ldr	r0, [pc, #44]	; (8005d4c <prvInitialiseTaskLists+0x74>)
 8005d1e:	f7fe fc94 	bl	800464a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005d22:	4b0b      	ldr	r3, [pc, #44]	; (8005d50 <prvInitialiseTaskLists+0x78>)
 8005d24:	4a05      	ldr	r2, [pc, #20]	; (8005d3c <prvInitialiseTaskLists+0x64>)
 8005d26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d28:	4b0a      	ldr	r3, [pc, #40]	; (8005d54 <prvInitialiseTaskLists+0x7c>)
 8005d2a:	4a05      	ldr	r2, [pc, #20]	; (8005d40 <prvInitialiseTaskLists+0x68>)
 8005d2c:	601a      	str	r2, [r3, #0]
}
 8005d2e:	bf00      	nop
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	240008dc 	.word	0x240008dc
 8005d3c:	24000968 	.word	0x24000968
 8005d40:	2400097c 	.word	0x2400097c
 8005d44:	24000998 	.word	0x24000998
 8005d48:	240009ac 	.word	0x240009ac
 8005d4c:	240009c4 	.word	0x240009c4
 8005d50:	24000990 	.word	0x24000990
 8005d54:	24000994 	.word	0x24000994

08005d58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d5e:	e019      	b.n	8005d94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005d60:	f001 f840 	bl	8006de4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d64:	4b10      	ldr	r3, [pc, #64]	; (8005da8 <prvCheckTasksWaitingTermination+0x50>)
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	3304      	adds	r3, #4
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7fe fcf4 	bl	800475e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005d76:	4b0d      	ldr	r3, [pc, #52]	; (8005dac <prvCheckTasksWaitingTermination+0x54>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	4a0b      	ldr	r2, [pc, #44]	; (8005dac <prvCheckTasksWaitingTermination+0x54>)
 8005d7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005d80:	4b0b      	ldr	r3, [pc, #44]	; (8005db0 <prvCheckTasksWaitingTermination+0x58>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3b01      	subs	r3, #1
 8005d86:	4a0a      	ldr	r2, [pc, #40]	; (8005db0 <prvCheckTasksWaitingTermination+0x58>)
 8005d88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d8a:	f001 f85b 	bl	8006e44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f810 	bl	8005db4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d94:	4b06      	ldr	r3, [pc, #24]	; (8005db0 <prvCheckTasksWaitingTermination+0x58>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e1      	bne.n	8005d60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005d9c:	bf00      	nop
 8005d9e:	bf00      	nop
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	240009ac 	.word	0x240009ac
 8005dac:	240009d8 	.word	0x240009d8
 8005db0:	240009c0 	.word	0x240009c0

08005db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	334c      	adds	r3, #76	; 0x4c
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f001 fbff 	bl	80075c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d108      	bne.n	8005de2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f001 f9f3 	bl	80071c0 <vPortFree>
				vPortFree( pxTCB );
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f001 f9f0 	bl	80071c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005de0:	e018      	b.n	8005e14 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d103      	bne.n	8005df4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f001 f9e7 	bl	80071c0 <vPortFree>
	}
 8005df2:	e00f      	b.n	8005e14 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d00a      	beq.n	8005e14 <prvDeleteTCB+0x60>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	60fb      	str	r3, [r7, #12]
}
 8005e10:	bf00      	nop
 8005e12:	e7fe      	b.n	8005e12 <prvDeleteTCB+0x5e>
	}
 8005e14:	bf00      	nop
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e22:	4b0c      	ldr	r3, [pc, #48]	; (8005e54 <prvResetNextTaskUnblockTime+0x38>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d104      	bne.n	8005e36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005e2c:	4b0a      	ldr	r3, [pc, #40]	; (8005e58 <prvResetNextTaskUnblockTime+0x3c>)
 8005e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005e34:	e008      	b.n	8005e48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e36:	4b07      	ldr	r3, [pc, #28]	; (8005e54 <prvResetNextTaskUnblockTime+0x38>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	4a04      	ldr	r2, [pc, #16]	; (8005e58 <prvResetNextTaskUnblockTime+0x3c>)
 8005e46:	6013      	str	r3, [r2, #0]
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	24000990 	.word	0x24000990
 8005e58:	240009f8 	.word	0x240009f8

08005e5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005e62:	4b0b      	ldr	r3, [pc, #44]	; (8005e90 <xTaskGetSchedulerState+0x34>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d102      	bne.n	8005e70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	607b      	str	r3, [r7, #4]
 8005e6e:	e008      	b.n	8005e82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e70:	4b08      	ldr	r3, [pc, #32]	; (8005e94 <xTaskGetSchedulerState+0x38>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d102      	bne.n	8005e7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	607b      	str	r3, [r7, #4]
 8005e7c:	e001      	b.n	8005e82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005e82:	687b      	ldr	r3, [r7, #4]
	}
 8005e84:	4618      	mov	r0, r3
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr
 8005e90:	240009e4 	.word	0x240009e4
 8005e94:	24000a00 	.word	0x24000a00

08005e98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d06e      	beq.n	8005f8c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005eae:	4b3a      	ldr	r3, [pc, #232]	; (8005f98 <xTaskPriorityDisinherit+0x100>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d00a      	beq.n	8005ece <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	60fb      	str	r3, [r7, #12]
}
 8005eca:	bf00      	nop
 8005ecc:	e7fe      	b.n	8005ecc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10a      	bne.n	8005eec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	60bb      	str	r3, [r7, #8]
}
 8005ee8:	bf00      	nop
 8005eea:	e7fe      	b.n	8005eea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ef0:	1e5a      	subs	r2, r3, #1
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d044      	beq.n	8005f8c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d140      	bne.n	8005f8c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fe fc25 	bl	800475e <uxListRemove>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d115      	bne.n	8005f46 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f1e:	491f      	ldr	r1, [pc, #124]	; (8005f9c <xTaskPriorityDisinherit+0x104>)
 8005f20:	4613      	mov	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	440b      	add	r3, r1
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10a      	bne.n	8005f46 <xTaskPriorityDisinherit+0xae>
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f34:	2201      	movs	r2, #1
 8005f36:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3a:	43da      	mvns	r2, r3
 8005f3c:	4b18      	ldr	r3, [pc, #96]	; (8005fa0 <xTaskPriorityDisinherit+0x108>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4013      	ands	r3, r2
 8005f42:	4a17      	ldr	r2, [pc, #92]	; (8005fa0 <xTaskPriorityDisinherit+0x108>)
 8005f44:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f52:	f1c3 0207 	rsb	r2, r3, #7
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f5e:	2201      	movs	r2, #1
 8005f60:	409a      	lsls	r2, r3
 8005f62:	4b0f      	ldr	r3, [pc, #60]	; (8005fa0 <xTaskPriorityDisinherit+0x108>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	4a0d      	ldr	r2, [pc, #52]	; (8005fa0 <xTaskPriorityDisinherit+0x108>)
 8005f6a:	6013      	str	r3, [r2, #0]
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f70:	4613      	mov	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4413      	add	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4a08      	ldr	r2, [pc, #32]	; (8005f9c <xTaskPriorityDisinherit+0x104>)
 8005f7a:	441a      	add	r2, r3
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	3304      	adds	r3, #4
 8005f80:	4619      	mov	r1, r3
 8005f82:	4610      	mov	r0, r2
 8005f84:	f7fe fb8e 	bl	80046a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f8c:	697b      	ldr	r3, [r7, #20]
	}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	240008d8 	.word	0x240008d8
 8005f9c:	240008dc 	.word	0x240008dc
 8005fa0:	240009e0 	.word	0x240009e0

08005fa4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b086      	sub	sp, #24
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
 8005fb0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8005fb2:	f000 ff17 	bl	8006de4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005fb6:	4b29      	ldr	r3, [pc, #164]	; (800605c <xTaskNotifyWait+0xb8>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d01c      	beq.n	8005ffe <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005fc4:	4b25      	ldr	r3, [pc, #148]	; (800605c <xTaskNotifyWait+0xb8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	43d2      	mvns	r2, r2
 8005fd0:	400a      	ands	r2, r1
 8005fd2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005fd6:	4b21      	ldr	r3, [pc, #132]	; (800605c <xTaskNotifyWait+0xb8>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

				if( xTicksToWait > ( TickType_t ) 0 )
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00b      	beq.n	8005ffe <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005fe6:	2101      	movs	r1, #1
 8005fe8:	6838      	ldr	r0, [r7, #0]
 8005fea:	f000 f9dd 	bl	80063a8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005fee:	4b1c      	ldr	r3, [pc, #112]	; (8006060 <xTaskNotifyWait+0xbc>)
 8005ff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff4:	601a      	str	r2, [r3, #0]
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005ffe:	f000 ff21 	bl	8006e44 <vPortExitCritical>

		taskENTER_CRITICAL();
 8006002:	f000 feef 	bl	8006de4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800600c:	4b13      	ldr	r3, [pc, #76]	; (800605c <xTaskNotifyWait+0xb8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006018:	4b10      	ldr	r3, [pc, #64]	; (800605c <xTaskNotifyWait+0xb8>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b02      	cmp	r3, #2
 8006024:	d002      	beq.n	800602c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006026:	2300      	movs	r3, #0
 8006028:	617b      	str	r3, [r7, #20]
 800602a:	e00a      	b.n	8006042 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800602c:	4b0b      	ldr	r3, [pc, #44]	; (800605c <xTaskNotifyWait+0xb8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	43d2      	mvns	r2, r2
 8006038:	400a      	ands	r2, r1
 800603a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				xReturn = pdTRUE;
 800603e:	2301      	movs	r3, #1
 8006040:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006042:	4b06      	ldr	r3, [pc, #24]	; (800605c <xTaskNotifyWait+0xb8>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		}
		taskEXIT_CRITICAL();
 800604c:	f000 fefa 	bl	8006e44 <vPortExitCritical>

		return xReturn;
 8006050:	697b      	ldr	r3, [r7, #20]
	}
 8006052:	4618      	mov	r0, r3
 8006054:	3718      	adds	r7, #24
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	240008d8 	.word	0x240008d8
 8006060:	e000ed04 	.word	0xe000ed04

08006064 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8006064:	b580      	push	{r7, lr}
 8006066:	b08a      	sub	sp, #40	; 0x28
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	4613      	mov	r3, r2
 8006072:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8006074:	2301      	movs	r3, #1
 8006076:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10a      	bne.n	8006094 <xTaskGenericNotify+0x30>
	__asm volatile
 800607e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006082:	f383 8811 	msr	BASEPRI, r3
 8006086:	f3bf 8f6f 	isb	sy
 800608a:	f3bf 8f4f 	dsb	sy
 800608e:	61bb      	str	r3, [r7, #24]
}
 8006090:	bf00      	nop
 8006092:	e7fe      	b.n	8006092 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006098:	f000 fea4 	bl	8006de4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d004      	beq.n	80060ac <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80060b2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

			switch( eAction )
 80060bc:	79fb      	ldrb	r3, [r7, #7]
 80060be:	2b04      	cmp	r3, #4
 80060c0:	d82d      	bhi.n	800611e <xTaskGenericNotify+0xba>
 80060c2:	a201      	add	r2, pc, #4	; (adr r2, 80060c8 <xTaskGenericNotify+0x64>)
 80060c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c8:	08006141 	.word	0x08006141
 80060cc:	080060dd 	.word	0x080060dd
 80060d0:	080060ef 	.word	0x080060ef
 80060d4:	080060ff 	.word	0x080060ff
 80060d8:	08006109 	.word	0x08006109
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80060dc:	6a3b      	ldr	r3, [r7, #32]
 80060de:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	431a      	orrs	r2, r3
 80060e6:	6a3b      	ldr	r3, [r7, #32]
 80060e8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 80060ec:	e02b      	b.n	8006146 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80060ee:	6a3b      	ldr	r3, [r7, #32]
 80060f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 80060fc:	e023      	b.n	8006146 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80060fe:	6a3b      	ldr	r3, [r7, #32]
 8006100:	68ba      	ldr	r2, [r7, #8]
 8006102:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8006106:	e01e      	b.n	8006146 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006108:	7ffb      	ldrb	r3, [r7, #31]
 800610a:	2b02      	cmp	r3, #2
 800610c:	d004      	beq.n	8006118 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800610e:	6a3b      	ldr	r3, [r7, #32]
 8006110:	68ba      	ldr	r2, [r7, #8]
 8006112:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006116:	e016      	b.n	8006146 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 8006118:	2300      	movs	r3, #0
 800611a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800611c:	e013      	b.n	8006146 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800611e:	6a3b      	ldr	r3, [r7, #32]
 8006120:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006128:	d00c      	beq.n	8006144 <xTaskGenericNotify+0xe0>
	__asm volatile
 800612a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612e:	f383 8811 	msr	BASEPRI, r3
 8006132:	f3bf 8f6f 	isb	sy
 8006136:	f3bf 8f4f 	dsb	sy
 800613a:	617b      	str	r3, [r7, #20]
}
 800613c:	bf00      	nop
 800613e:	e7fe      	b.n	800613e <xTaskGenericNotify+0xda>
					break;
 8006140:	bf00      	nop
 8006142:	e000      	b.n	8006146 <xTaskGenericNotify+0xe2>

					break;
 8006144:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006146:	7ffb      	ldrb	r3, [r7, #31]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d139      	bne.n	80061c0 <xTaskGenericNotify+0x15c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	3304      	adds	r3, #4
 8006150:	4618      	mov	r0, r3
 8006152:	f7fe fb04 	bl	800475e <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615a:	2201      	movs	r2, #1
 800615c:	409a      	lsls	r2, r3
 800615e:	4b1c      	ldr	r3, [pc, #112]	; (80061d0 <xTaskGenericNotify+0x16c>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4313      	orrs	r3, r2
 8006164:	4a1a      	ldr	r2, [pc, #104]	; (80061d0 <xTaskGenericNotify+0x16c>)
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	6a3b      	ldr	r3, [r7, #32]
 800616a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800616c:	4613      	mov	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4413      	add	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	4a17      	ldr	r2, [pc, #92]	; (80061d4 <xTaskGenericNotify+0x170>)
 8006176:	441a      	add	r2, r3
 8006178:	6a3b      	ldr	r3, [r7, #32]
 800617a:	3304      	adds	r3, #4
 800617c:	4619      	mov	r1, r3
 800617e:	4610      	mov	r0, r2
 8006180:	f7fe fa90 	bl	80046a4 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00a      	beq.n	80061a2 <xTaskGenericNotify+0x13e>
	__asm volatile
 800618c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006190:	f383 8811 	msr	BASEPRI, r3
 8006194:	f3bf 8f6f 	isb	sy
 8006198:	f3bf 8f4f 	dsb	sy
 800619c:	613b      	str	r3, [r7, #16]
}
 800619e:	bf00      	nop
 80061a0:	e7fe      	b.n	80061a0 <xTaskGenericNotify+0x13c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a6:	4b0c      	ldr	r3, [pc, #48]	; (80061d8 <xTaskGenericNotify+0x174>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d907      	bls.n	80061c0 <xTaskGenericNotify+0x15c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80061b0:	4b0a      	ldr	r3, [pc, #40]	; (80061dc <xTaskGenericNotify+0x178>)
 80061b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80061c0:	f000 fe40 	bl	8006e44 <vPortExitCritical>

		return xReturn;
 80061c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3728      	adds	r7, #40	; 0x28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	240009e0 	.word	0x240009e0
 80061d4:	240008dc 	.word	0x240008dc
 80061d8:	240008d8 	.word	0x240008d8
 80061dc:	e000ed04 	.word	0xe000ed04

080061e0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b08e      	sub	sp, #56	; 0x38
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	4613      	mov	r3, r2
 80061ee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80061f0:	2301      	movs	r3, #1
 80061f2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10a      	bne.n	8006210 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800620c:	bf00      	nop
 800620e:	e7fe      	b.n	800620e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006210:	f000 feca 	bl	8006fa8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8006218:	f3ef 8211 	mrs	r2, BASEPRI
 800621c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006220:	f383 8811 	msr	BASEPRI, r3
 8006224:	f3bf 8f6f 	isb	sy
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	623a      	str	r2, [r7, #32]
 800622e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006230:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006232:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d004      	beq.n	8006244 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800623a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800623c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006246:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800624e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006250:	2202      	movs	r2, #2
 8006252:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

			switch( eAction )
 8006256:	79fb      	ldrb	r3, [r7, #7]
 8006258:	2b04      	cmp	r3, #4
 800625a:	d82f      	bhi.n	80062bc <xTaskGenericNotifyFromISR+0xdc>
 800625c:	a201      	add	r2, pc, #4	; (adr r2, 8006264 <xTaskGenericNotifyFromISR+0x84>)
 800625e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006262:	bf00      	nop
 8006264:	080062df 	.word	0x080062df
 8006268:	08006279 	.word	0x08006279
 800626c:	0800628b 	.word	0x0800628b
 8006270:	0800629b 	.word	0x0800629b
 8006274:	080062a5 	.word	0x080062a5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	431a      	orrs	r2, r3
 8006282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006284:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8006288:	e02c      	b.n	80062e4 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800628a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006294:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8006298:	e024      	b.n	80062e4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800629a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 80062a2:	e01f      	b.n	80062e4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80062a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d004      	beq.n	80062b6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80062ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80062b4:	e016      	b.n	80062e4 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 80062b6:	2300      	movs	r3, #0
 80062b8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80062ba:	e013      	b.n	80062e4 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80062bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80062c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c6:	d00c      	beq.n	80062e2 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 80062c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062cc:	f383 8811 	msr	BASEPRI, r3
 80062d0:	f3bf 8f6f 	isb	sy
 80062d4:	f3bf 8f4f 	dsb	sy
 80062d8:	61bb      	str	r3, [r7, #24]
}
 80062da:	bf00      	nop
 80062dc:	e7fe      	b.n	80062dc <xTaskGenericNotifyFromISR+0xfc>
					break;
 80062de:	bf00      	nop
 80062e0:	e000      	b.n	80062e4 <xTaskGenericNotifyFromISR+0x104>
					break;
 80062e2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80062e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d145      	bne.n	8006378 <xTaskGenericNotifyFromISR+0x198>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80062ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00a      	beq.n	800630a <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	617b      	str	r3, [r7, #20]
}
 8006306:	bf00      	nop
 8006308:	e7fe      	b.n	8006308 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800630a:	4b21      	ldr	r3, [pc, #132]	; (8006390 <xTaskGenericNotifyFromISR+0x1b0>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d11c      	bne.n	800634c <xTaskGenericNotifyFromISR+0x16c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006314:	3304      	adds	r3, #4
 8006316:	4618      	mov	r0, r3
 8006318:	f7fe fa21 	bl	800475e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006320:	2201      	movs	r2, #1
 8006322:	409a      	lsls	r2, r3
 8006324:	4b1b      	ldr	r3, [pc, #108]	; (8006394 <xTaskGenericNotifyFromISR+0x1b4>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4313      	orrs	r3, r2
 800632a:	4a1a      	ldr	r2, [pc, #104]	; (8006394 <xTaskGenericNotifyFromISR+0x1b4>)
 800632c:	6013      	str	r3, [r2, #0]
 800632e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006332:	4613      	mov	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	4a17      	ldr	r2, [pc, #92]	; (8006398 <xTaskGenericNotifyFromISR+0x1b8>)
 800633c:	441a      	add	r2, r3
 800633e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006340:	3304      	adds	r3, #4
 8006342:	4619      	mov	r1, r3
 8006344:	4610      	mov	r0, r2
 8006346:	f7fe f9ad 	bl	80046a4 <vListInsertEnd>
 800634a:	e005      	b.n	8006358 <xTaskGenericNotifyFromISR+0x178>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800634c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634e:	3318      	adds	r3, #24
 8006350:	4619      	mov	r1, r3
 8006352:	4812      	ldr	r0, [pc, #72]	; (800639c <xTaskGenericNotifyFromISR+0x1bc>)
 8006354:	f7fe f9a6 	bl	80046a4 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800635c:	4b10      	ldr	r3, [pc, #64]	; (80063a0 <xTaskGenericNotifyFromISR+0x1c0>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006362:	429a      	cmp	r2, r3
 8006364:	d908      	bls.n	8006378 <xTaskGenericNotifyFromISR+0x198>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <xTaskGenericNotifyFromISR+0x192>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800636c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800636e:	2201      	movs	r2, #1
 8006370:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006372:	4b0c      	ldr	r3, [pc, #48]	; (80063a4 <xTaskGenericNotifyFromISR+0x1c4>)
 8006374:	2201      	movs	r2, #1
 8006376:	601a      	str	r2, [r3, #0]
 8006378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800637a:	613b      	str	r3, [r7, #16]
	__asm volatile
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	f383 8811 	msr	BASEPRI, r3
}
 8006382:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8006386:	4618      	mov	r0, r3
 8006388:	3738      	adds	r7, #56	; 0x38
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	24000a00 	.word	0x24000a00
 8006394:	240009e0 	.word	0x240009e0
 8006398:	240008dc 	.word	0x240008dc
 800639c:	24000998 	.word	0x24000998
 80063a0:	240008d8 	.word	0x240008d8
 80063a4:	240009ec 	.word	0x240009ec

080063a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80063b2:	4b29      	ldr	r3, [pc, #164]	; (8006458 <prvAddCurrentTaskToDelayedList+0xb0>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80063b8:	4b28      	ldr	r3, [pc, #160]	; (800645c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	3304      	adds	r3, #4
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fe f9cd 	bl	800475e <uxListRemove>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d10b      	bne.n	80063e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80063ca:	4b24      	ldr	r3, [pc, #144]	; (800645c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d0:	2201      	movs	r2, #1
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	43da      	mvns	r2, r3
 80063d8:	4b21      	ldr	r3, [pc, #132]	; (8006460 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4013      	ands	r3, r2
 80063de:	4a20      	ldr	r2, [pc, #128]	; (8006460 <prvAddCurrentTaskToDelayedList+0xb8>)
 80063e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e8:	d10a      	bne.n	8006400 <prvAddCurrentTaskToDelayedList+0x58>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d007      	beq.n	8006400 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80063f0:	4b1a      	ldr	r3, [pc, #104]	; (800645c <prvAddCurrentTaskToDelayedList+0xb4>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	3304      	adds	r3, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	481a      	ldr	r0, [pc, #104]	; (8006464 <prvAddCurrentTaskToDelayedList+0xbc>)
 80063fa:	f7fe f953 	bl	80046a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80063fe:	e026      	b.n	800644e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4413      	add	r3, r2
 8006406:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006408:	4b14      	ldr	r3, [pc, #80]	; (800645c <prvAddCurrentTaskToDelayedList+0xb4>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	429a      	cmp	r2, r3
 8006416:	d209      	bcs.n	800642c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006418:	4b13      	ldr	r3, [pc, #76]	; (8006468 <prvAddCurrentTaskToDelayedList+0xc0>)
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	4b0f      	ldr	r3, [pc, #60]	; (800645c <prvAddCurrentTaskToDelayedList+0xb4>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	3304      	adds	r3, #4
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f7fe f961 	bl	80046ec <vListInsert>
}
 800642a:	e010      	b.n	800644e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800642c:	4b0f      	ldr	r3, [pc, #60]	; (800646c <prvAddCurrentTaskToDelayedList+0xc4>)
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b0a      	ldr	r3, [pc, #40]	; (800645c <prvAddCurrentTaskToDelayedList+0xb4>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3304      	adds	r3, #4
 8006436:	4619      	mov	r1, r3
 8006438:	4610      	mov	r0, r2
 800643a:	f7fe f957 	bl	80046ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800643e:	4b0c      	ldr	r3, [pc, #48]	; (8006470 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	429a      	cmp	r2, r3
 8006446:	d202      	bcs.n	800644e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006448:	4a09      	ldr	r2, [pc, #36]	; (8006470 <prvAddCurrentTaskToDelayedList+0xc8>)
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	6013      	str	r3, [r2, #0]
}
 800644e:	bf00      	nop
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	240009dc 	.word	0x240009dc
 800645c:	240008d8 	.word	0x240008d8
 8006460:	240009e0 	.word	0x240009e0
 8006464:	240009c4 	.word	0x240009c4
 8006468:	24000994 	.word	0x24000994
 800646c:	24000990 	.word	0x24000990
 8006470:	240009f8 	.word	0x240009f8

08006474 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	; 0x28
 8006478:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800647a:	2300      	movs	r3, #0
 800647c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800647e:	f000 fb47 	bl	8006b10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006482:	4b1c      	ldr	r3, [pc, #112]	; (80064f4 <xTimerCreateTimerTask+0x80>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d021      	beq.n	80064ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800648a:	2300      	movs	r3, #0
 800648c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800648e:	2300      	movs	r3, #0
 8006490:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006492:	1d3a      	adds	r2, r7, #4
 8006494:	f107 0108 	add.w	r1, r7, #8
 8006498:	f107 030c 	add.w	r3, r7, #12
 800649c:	4618      	mov	r0, r3
 800649e:	f7f9 ff91 	bl	80003c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80064a2:	6879      	ldr	r1, [r7, #4]
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	9202      	str	r2, [sp, #8]
 80064aa:	9301      	str	r3, [sp, #4]
 80064ac:	2302      	movs	r3, #2
 80064ae:	9300      	str	r3, [sp, #0]
 80064b0:	2300      	movs	r3, #0
 80064b2:	460a      	mov	r2, r1
 80064b4:	4910      	ldr	r1, [pc, #64]	; (80064f8 <xTimerCreateTimerTask+0x84>)
 80064b6:	4811      	ldr	r0, [pc, #68]	; (80064fc <xTimerCreateTimerTask+0x88>)
 80064b8:	f7fe fe9e 	bl	80051f8 <xTaskCreateStatic>
 80064bc:	4603      	mov	r3, r0
 80064be:	4a10      	ldr	r2, [pc, #64]	; (8006500 <xTimerCreateTimerTask+0x8c>)
 80064c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80064c2:	4b0f      	ldr	r3, [pc, #60]	; (8006500 <xTimerCreateTimerTask+0x8c>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80064ca:	2301      	movs	r3, #1
 80064cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10a      	bne.n	80064ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 80064d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d8:	f383 8811 	msr	BASEPRI, r3
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f3bf 8f4f 	dsb	sy
 80064e4:	613b      	str	r3, [r7, #16]
}
 80064e6:	bf00      	nop
 80064e8:	e7fe      	b.n	80064e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80064ea:	697b      	ldr	r3, [r7, #20]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3718      	adds	r7, #24
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	24000a34 	.word	0x24000a34
 80064f8:	08007ec0 	.word	0x08007ec0
 80064fc:	080066f1 	.word	0x080066f1
 8006500:	24000a38 	.word	0x24000a38

08006504 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006504:	b580      	push	{r7, lr}
 8006506:	b088      	sub	sp, #32
 8006508:	af02      	add	r7, sp, #8
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	607a      	str	r2, [r7, #4]
 8006510:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006512:	2028      	movs	r0, #40	; 0x28
 8006514:	f000 fd88 	bl	8007028 <pvPortMalloc>
 8006518:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d00d      	beq.n	800653c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	9301      	str	r3, [sp, #4]
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	68b9      	ldr	r1, [r7, #8]
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 f805 	bl	8006546 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800653c:	697b      	ldr	r3, [r7, #20]
	}
 800653e:	4618      	mov	r0, r3
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b086      	sub	sp, #24
 800654a:	af00      	add	r7, sp, #0
 800654c:	60f8      	str	r0, [r7, #12]
 800654e:	60b9      	str	r1, [r7, #8]
 8006550:	607a      	str	r2, [r7, #4]
 8006552:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10a      	bne.n	8006570 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	617b      	str	r3, [r7, #20]
}
 800656c:	bf00      	nop
 800656e:	e7fe      	b.n	800656e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8006570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006572:	2b00      	cmp	r3, #0
 8006574:	d01e      	beq.n	80065b4 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8006576:	f000 facb 	bl	8006b10 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	68fa      	ldr	r2, [r7, #12]
 800657e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8006586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800658c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658e:	6a3a      	ldr	r2, [r7, #32]
 8006590:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006594:	3304      	adds	r3, #4
 8006596:	4618      	mov	r0, r3
 8006598:	f7fe f877 	bl	800468a <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d008      	beq.n	80065b4 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80065a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80065a8:	f043 0304 	orr.w	r3, r3, #4
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80065b4:	bf00      	nop
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b08a      	sub	sp, #40	; 0x28
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80065ca:	2300      	movs	r3, #0
 80065cc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10a      	bne.n	80065ea <xTimerGenericCommand+0x2e>
	__asm volatile
 80065d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d8:	f383 8811 	msr	BASEPRI, r3
 80065dc:	f3bf 8f6f 	isb	sy
 80065e0:	f3bf 8f4f 	dsb	sy
 80065e4:	623b      	str	r3, [r7, #32]
}
 80065e6:	bf00      	nop
 80065e8:	e7fe      	b.n	80065e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80065ea:	4b1a      	ldr	r3, [pc, #104]	; (8006654 <xTimerGenericCommand+0x98>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d02a      	beq.n	8006648 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b05      	cmp	r3, #5
 8006602:	dc18      	bgt.n	8006636 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006604:	f7ff fc2a 	bl	8005e5c <xTaskGetSchedulerState>
 8006608:	4603      	mov	r3, r0
 800660a:	2b02      	cmp	r3, #2
 800660c:	d109      	bne.n	8006622 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800660e:	4b11      	ldr	r3, [pc, #68]	; (8006654 <xTimerGenericCommand+0x98>)
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	f107 0114 	add.w	r1, r7, #20
 8006616:	2300      	movs	r3, #0
 8006618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800661a:	f7fe fa05 	bl	8004a28 <xQueueGenericSend>
 800661e:	6278      	str	r0, [r7, #36]	; 0x24
 8006620:	e012      	b.n	8006648 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006622:	4b0c      	ldr	r3, [pc, #48]	; (8006654 <xTimerGenericCommand+0x98>)
 8006624:	6818      	ldr	r0, [r3, #0]
 8006626:	f107 0114 	add.w	r1, r7, #20
 800662a:	2300      	movs	r3, #0
 800662c:	2200      	movs	r2, #0
 800662e:	f7fe f9fb 	bl	8004a28 <xQueueGenericSend>
 8006632:	6278      	str	r0, [r7, #36]	; 0x24
 8006634:	e008      	b.n	8006648 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006636:	4b07      	ldr	r3, [pc, #28]	; (8006654 <xTimerGenericCommand+0x98>)
 8006638:	6818      	ldr	r0, [r3, #0]
 800663a:	f107 0114 	add.w	r1, r7, #20
 800663e:	2300      	movs	r3, #0
 8006640:	683a      	ldr	r2, [r7, #0]
 8006642:	f7fe faef 	bl	8004c24 <xQueueGenericSendFromISR>
 8006646:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800664a:	4618      	mov	r0, r3
 800664c:	3728      	adds	r7, #40	; 0x28
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	24000a34 	.word	0x24000a34

08006658 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b088      	sub	sp, #32
 800665c:	af02      	add	r7, sp, #8
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006662:	4b22      	ldr	r3, [pc, #136]	; (80066ec <prvProcessExpiredTimer+0x94>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	3304      	adds	r3, #4
 8006670:	4618      	mov	r0, r3
 8006672:	f7fe f874 	bl	800475e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800667c:	f003 0304 	and.w	r3, r3, #4
 8006680:	2b00      	cmp	r3, #0
 8006682:	d022      	beq.n	80066ca <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	699a      	ldr	r2, [r3, #24]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	18d1      	adds	r1, r2, r3
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	6978      	ldr	r0, [r7, #20]
 8006692:	f000 f8d1 	bl	8006838 <prvInsertTimerInActiveList>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d01f      	beq.n	80066dc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800669c:	2300      	movs	r3, #0
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	2300      	movs	r3, #0
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	2100      	movs	r1, #0
 80066a6:	6978      	ldr	r0, [r7, #20]
 80066a8:	f7ff ff88 	bl	80065bc <xTimerGenericCommand>
 80066ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d113      	bne.n	80066dc <prvProcessExpiredTimer+0x84>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	60fb      	str	r3, [r7, #12]
}
 80066c6:	bf00      	nop
 80066c8:	e7fe      	b.n	80066c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80066d0:	f023 0301 	bic.w	r3, r3, #1
 80066d4:	b2da      	uxtb	r2, r3
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	6978      	ldr	r0, [r7, #20]
 80066e2:	4798      	blx	r3
}
 80066e4:	bf00      	nop
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}
 80066ec:	24000a2c 	.word	0x24000a2c

080066f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80066f8:	f107 0308 	add.w	r3, r7, #8
 80066fc:	4618      	mov	r0, r3
 80066fe:	f000 f857 	bl	80067b0 <prvGetNextExpireTime>
 8006702:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4619      	mov	r1, r3
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f000 f803 	bl	8006714 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800670e:	f000 f8d5 	bl	80068bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006712:	e7f1      	b.n	80066f8 <prvTimerTask+0x8>

08006714 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800671e:	f7fe ffb9 	bl	8005694 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006722:	f107 0308 	add.w	r3, r7, #8
 8006726:	4618      	mov	r0, r3
 8006728:	f000 f866 	bl	80067f8 <prvSampleTimeNow>
 800672c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d130      	bne.n	8006796 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10a      	bne.n	8006750 <prvProcessTimerOrBlockTask+0x3c>
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	429a      	cmp	r2, r3
 8006740:	d806      	bhi.n	8006750 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006742:	f7fe ffb5 	bl	80056b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006746:	68f9      	ldr	r1, [r7, #12]
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f7ff ff85 	bl	8006658 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800674e:	e024      	b.n	800679a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d008      	beq.n	8006768 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006756:	4b13      	ldr	r3, [pc, #76]	; (80067a4 <prvProcessTimerOrBlockTask+0x90>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <prvProcessTimerOrBlockTask+0x50>
 8006760:	2301      	movs	r3, #1
 8006762:	e000      	b.n	8006766 <prvProcessTimerOrBlockTask+0x52>
 8006764:	2300      	movs	r3, #0
 8006766:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006768:	4b0f      	ldr	r3, [pc, #60]	; (80067a8 <prvProcessTimerOrBlockTask+0x94>)
 800676a:	6818      	ldr	r0, [r3, #0]
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	683a      	ldr	r2, [r7, #0]
 8006774:	4619      	mov	r1, r3
 8006776:	f7fe fd0b 	bl	8005190 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800677a:	f7fe ff99 	bl	80056b0 <xTaskResumeAll>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10a      	bne.n	800679a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006784:	4b09      	ldr	r3, [pc, #36]	; (80067ac <prvProcessTimerOrBlockTask+0x98>)
 8006786:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	f3bf 8f6f 	isb	sy
}
 8006794:	e001      	b.n	800679a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006796:	f7fe ff8b 	bl	80056b0 <xTaskResumeAll>
}
 800679a:	bf00      	nop
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	24000a30 	.word	0x24000a30
 80067a8:	24000a34 	.word	0x24000a34
 80067ac:	e000ed04 	.word	0xe000ed04

080067b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80067b8:	4b0e      	ldr	r3, [pc, #56]	; (80067f4 <prvGetNextExpireTime+0x44>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d101      	bne.n	80067c6 <prvGetNextExpireTime+0x16>
 80067c2:	2201      	movs	r2, #1
 80067c4:	e000      	b.n	80067c8 <prvGetNextExpireTime+0x18>
 80067c6:	2200      	movs	r2, #0
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d105      	bne.n	80067e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067d4:	4b07      	ldr	r3, [pc, #28]	; (80067f4 <prvGetNextExpireTime+0x44>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	60fb      	str	r3, [r7, #12]
 80067de:	e001      	b.n	80067e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80067e0:	2300      	movs	r3, #0
 80067e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80067e4:	68fb      	ldr	r3, [r7, #12]
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3714      	adds	r7, #20
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	24000a2c 	.word	0x24000a2c

080067f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006800:	f7fe fff2 	bl	80057e8 <xTaskGetTickCount>
 8006804:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006806:	4b0b      	ldr	r3, [pc, #44]	; (8006834 <prvSampleTimeNow+0x3c>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	429a      	cmp	r2, r3
 800680e:	d205      	bcs.n	800681c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006810:	f000 f91a 	bl	8006a48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	e002      	b.n	8006822 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006822:	4a04      	ldr	r2, [pc, #16]	; (8006834 <prvSampleTimeNow+0x3c>)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006828:	68fb      	ldr	r3, [r7, #12]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	24000a3c 	.word	0x24000a3c

08006838 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
 8006844:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006846:	2300      	movs	r3, #0
 8006848:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	429a      	cmp	r2, r3
 800685c:	d812      	bhi.n	8006884 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	1ad2      	subs	r2, r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	699b      	ldr	r3, [r3, #24]
 8006868:	429a      	cmp	r2, r3
 800686a:	d302      	bcc.n	8006872 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800686c:	2301      	movs	r3, #1
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	e01b      	b.n	80068aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006872:	4b10      	ldr	r3, [pc, #64]	; (80068b4 <prvInsertTimerInActiveList+0x7c>)
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	3304      	adds	r3, #4
 800687a:	4619      	mov	r1, r3
 800687c:	4610      	mov	r0, r2
 800687e:	f7fd ff35 	bl	80046ec <vListInsert>
 8006882:	e012      	b.n	80068aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	429a      	cmp	r2, r3
 800688a:	d206      	bcs.n	800689a <prvInsertTimerInActiveList+0x62>
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	429a      	cmp	r2, r3
 8006892:	d302      	bcc.n	800689a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006894:	2301      	movs	r3, #1
 8006896:	617b      	str	r3, [r7, #20]
 8006898:	e007      	b.n	80068aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800689a:	4b07      	ldr	r3, [pc, #28]	; (80068b8 <prvInsertTimerInActiveList+0x80>)
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	3304      	adds	r3, #4
 80068a2:	4619      	mov	r1, r3
 80068a4:	4610      	mov	r0, r2
 80068a6:	f7fd ff21 	bl	80046ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 80068aa:	697b      	ldr	r3, [r7, #20]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	24000a30 	.word	0x24000a30
 80068b8:	24000a2c 	.word	0x24000a2c

080068bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08c      	sub	sp, #48	; 0x30
 80068c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80068c2:	e0ae      	b.n	8006a22 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f2c0 80aa 	blt.w	8006a20 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80068d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d2:	695b      	ldr	r3, [r3, #20]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d004      	beq.n	80068e2 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068da:	3304      	adds	r3, #4
 80068dc:	4618      	mov	r0, r3
 80068de:	f7fd ff3e 	bl	800475e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80068e2:	1d3b      	adds	r3, r7, #4
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7ff ff87 	bl	80067f8 <prvSampleTimeNow>
 80068ea:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	2b09      	cmp	r3, #9
 80068f0:	f200 8097 	bhi.w	8006a22 <prvProcessReceivedCommands+0x166>
 80068f4:	a201      	add	r2, pc, #4	; (adr r2, 80068fc <prvProcessReceivedCommands+0x40>)
 80068f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fa:	bf00      	nop
 80068fc:	08006925 	.word	0x08006925
 8006900:	08006925 	.word	0x08006925
 8006904:	08006925 	.word	0x08006925
 8006908:	08006999 	.word	0x08006999
 800690c:	080069ad 	.word	0x080069ad
 8006910:	080069f7 	.word	0x080069f7
 8006914:	08006925 	.word	0x08006925
 8006918:	08006925 	.word	0x08006925
 800691c:	08006999 	.word	0x08006999
 8006920:	080069ad 	.word	0x080069ad
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006926:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800692a:	f043 0301 	orr.w	r3, r3, #1
 800692e:	b2da      	uxtb	r2, r3
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	18d1      	adds	r1, r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6a3a      	ldr	r2, [r7, #32]
 8006942:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006944:	f7ff ff78 	bl	8006838 <prvInsertTimerInActiveList>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d069      	beq.n	8006a22 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800694e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006954:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006958:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800695c:	f003 0304 	and.w	r3, r3, #4
 8006960:	2b00      	cmp	r3, #0
 8006962:	d05e      	beq.n	8006a22 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	441a      	add	r2, r3
 800696c:	2300      	movs	r3, #0
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	2300      	movs	r3, #0
 8006972:	2100      	movs	r1, #0
 8006974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006976:	f7ff fe21 	bl	80065bc <xTimerGenericCommand>
 800697a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d14f      	bne.n	8006a22 <prvProcessReceivedCommands+0x166>
	__asm volatile
 8006982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006986:	f383 8811 	msr	BASEPRI, r3
 800698a:	f3bf 8f6f 	isb	sy
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	61bb      	str	r3, [r7, #24]
}
 8006994:	bf00      	nop
 8006996:	e7fe      	b.n	8006996 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800699e:	f023 0301 	bic.w	r3, r3, #1
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 80069aa:	e03a      	b.n	8006a22 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80069b2:	f043 0301 	orr.w	r3, r3, #1
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80069c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10a      	bne.n	80069e2 <prvProcessReceivedCommands+0x126>
	__asm volatile
 80069cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	617b      	str	r3, [r7, #20]
}
 80069de:	bf00      	nop
 80069e0:	e7fe      	b.n	80069e0 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80069e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e4:	699a      	ldr	r2, [r3, #24]
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	18d1      	adds	r1, r2, r3
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	6a3a      	ldr	r2, [r7, #32]
 80069ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80069f0:	f7ff ff22 	bl	8006838 <prvInsertTimerInActiveList>
					break;
 80069f4:	e015      	b.n	8006a22 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80069f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80069fc:	f003 0302 	and.w	r3, r3, #2
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d103      	bne.n	8006a0c <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8006a04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a06:	f000 fbdb 	bl	80071c0 <vPortFree>
 8006a0a:	e00a      	b.n	8006a22 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006a12:	f023 0301 	bic.w	r3, r3, #1
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006a1e:	e000      	b.n	8006a22 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006a20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006a22:	4b08      	ldr	r3, [pc, #32]	; (8006a44 <prvProcessReceivedCommands+0x188>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f107 0108 	add.w	r1, r7, #8
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7fe f995 	bl	8004d5c <xQueueReceive>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f47f af45 	bne.w	80068c4 <prvProcessReceivedCommands+0x8>
	}
}
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
 8006a3e:	3728      	adds	r7, #40	; 0x28
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	24000a34 	.word	0x24000a34

08006a48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b088      	sub	sp, #32
 8006a4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a4e:	e048      	b.n	8006ae2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a50:	4b2d      	ldr	r3, [pc, #180]	; (8006b08 <prvSwitchTimerLists+0xc0>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a5a:	4b2b      	ldr	r3, [pc, #172]	; (8006b08 <prvSwitchTimerLists+0xc0>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	3304      	adds	r3, #4
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7fd fe78 	bl	800475e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006a7c:	f003 0304 	and.w	r3, r3, #4
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d02e      	beq.n	8006ae2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d90e      	bls.n	8006ab4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006aa2:	4b19      	ldr	r3, [pc, #100]	; (8006b08 <prvSwitchTimerLists+0xc0>)
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	4619      	mov	r1, r3
 8006aac:	4610      	mov	r0, r2
 8006aae:	f7fd fe1d 	bl	80046ec <vListInsert>
 8006ab2:	e016      	b.n	8006ae2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	2300      	movs	r3, #0
 8006aba:	693a      	ldr	r2, [r7, #16]
 8006abc:	2100      	movs	r1, #0
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f7ff fd7c 	bl	80065bc <xTimerGenericCommand>
 8006ac4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10a      	bne.n	8006ae2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	603b      	str	r3, [r7, #0]
}
 8006ade:	bf00      	nop
 8006ae0:	e7fe      	b.n	8006ae0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ae2:	4b09      	ldr	r3, [pc, #36]	; (8006b08 <prvSwitchTimerLists+0xc0>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1b1      	bne.n	8006a50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006aec:	4b06      	ldr	r3, [pc, #24]	; (8006b08 <prvSwitchTimerLists+0xc0>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006af2:	4b06      	ldr	r3, [pc, #24]	; (8006b0c <prvSwitchTimerLists+0xc4>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a04      	ldr	r2, [pc, #16]	; (8006b08 <prvSwitchTimerLists+0xc0>)
 8006af8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006afa:	4a04      	ldr	r2, [pc, #16]	; (8006b0c <prvSwitchTimerLists+0xc4>)
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	6013      	str	r3, [r2, #0]
}
 8006b00:	bf00      	nop
 8006b02:	3718      	adds	r7, #24
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	24000a2c 	.word	0x24000a2c
 8006b0c:	24000a30 	.word	0x24000a30

08006b10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b082      	sub	sp, #8
 8006b14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006b16:	f000 f965 	bl	8006de4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006b1a:	4b15      	ldr	r3, [pc, #84]	; (8006b70 <prvCheckForValidListAndQueue+0x60>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d120      	bne.n	8006b64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006b22:	4814      	ldr	r0, [pc, #80]	; (8006b74 <prvCheckForValidListAndQueue+0x64>)
 8006b24:	f7fd fd91 	bl	800464a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006b28:	4813      	ldr	r0, [pc, #76]	; (8006b78 <prvCheckForValidListAndQueue+0x68>)
 8006b2a:	f7fd fd8e 	bl	800464a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006b2e:	4b13      	ldr	r3, [pc, #76]	; (8006b7c <prvCheckForValidListAndQueue+0x6c>)
 8006b30:	4a10      	ldr	r2, [pc, #64]	; (8006b74 <prvCheckForValidListAndQueue+0x64>)
 8006b32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006b34:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <prvCheckForValidListAndQueue+0x70>)
 8006b36:	4a10      	ldr	r2, [pc, #64]	; (8006b78 <prvCheckForValidListAndQueue+0x68>)
 8006b38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	4b11      	ldr	r3, [pc, #68]	; (8006b84 <prvCheckForValidListAndQueue+0x74>)
 8006b40:	4a11      	ldr	r2, [pc, #68]	; (8006b88 <prvCheckForValidListAndQueue+0x78>)
 8006b42:	210c      	movs	r1, #12
 8006b44:	200a      	movs	r0, #10
 8006b46:	f7fd fe9d 	bl	8004884 <xQueueGenericCreateStatic>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	4a08      	ldr	r2, [pc, #32]	; (8006b70 <prvCheckForValidListAndQueue+0x60>)
 8006b4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006b50:	4b07      	ldr	r3, [pc, #28]	; (8006b70 <prvCheckForValidListAndQueue+0x60>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d005      	beq.n	8006b64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006b58:	4b05      	ldr	r3, [pc, #20]	; (8006b70 <prvCheckForValidListAndQueue+0x60>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	490b      	ldr	r1, [pc, #44]	; (8006b8c <prvCheckForValidListAndQueue+0x7c>)
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fe faec 	bl	800513c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006b64:	f000 f96e 	bl	8006e44 <vPortExitCritical>
}
 8006b68:	bf00      	nop
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	24000a34 	.word	0x24000a34
 8006b74:	24000a04 	.word	0x24000a04
 8006b78:	24000a18 	.word	0x24000a18
 8006b7c:	24000a2c 	.word	0x24000a2c
 8006b80:	24000a30 	.word	0x24000a30
 8006b84:	24000ab8 	.word	0x24000ab8
 8006b88:	24000a40 	.word	0x24000a40
 8006b8c:	08007ec8 	.word	0x08007ec8

08006b90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	3b04      	subs	r3, #4
 8006ba0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006ba8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	3b04      	subs	r3, #4
 8006bae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	f023 0201 	bic.w	r2, r3, #1
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	3b04      	subs	r3, #4
 8006bbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006bc0:	4a0c      	ldr	r2, [pc, #48]	; (8006bf4 <pxPortInitialiseStack+0x64>)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	3b14      	subs	r3, #20
 8006bca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	3b04      	subs	r3, #4
 8006bd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f06f 0202 	mvn.w	r2, #2
 8006bde:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	3b20      	subs	r3, #32
 8006be4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006be6:	68fb      	ldr	r3, [r7, #12]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	08006bf9 	.word	0x08006bf9

08006bf8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006c02:	4b12      	ldr	r3, [pc, #72]	; (8006c4c <prvTaskExitError+0x54>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c0a:	d00a      	beq.n	8006c22 <prvTaskExitError+0x2a>
	__asm volatile
 8006c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c10:	f383 8811 	msr	BASEPRI, r3
 8006c14:	f3bf 8f6f 	isb	sy
 8006c18:	f3bf 8f4f 	dsb	sy
 8006c1c:	60fb      	str	r3, [r7, #12]
}
 8006c1e:	bf00      	nop
 8006c20:	e7fe      	b.n	8006c20 <prvTaskExitError+0x28>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	60bb      	str	r3, [r7, #8]
}
 8006c34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006c36:	bf00      	nop
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d0fc      	beq.n	8006c38 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006c3e:	bf00      	nop
 8006c40:	bf00      	nop
 8006c42:	3714      	adds	r7, #20
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	24000010 	.word	0x24000010

08006c50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006c50:	4b07      	ldr	r3, [pc, #28]	; (8006c70 <pxCurrentTCBConst2>)
 8006c52:	6819      	ldr	r1, [r3, #0]
 8006c54:	6808      	ldr	r0, [r1, #0]
 8006c56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5a:	f380 8809 	msr	PSP, r0
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	f04f 0000 	mov.w	r0, #0
 8006c66:	f380 8811 	msr	BASEPRI, r0
 8006c6a:	4770      	bx	lr
 8006c6c:	f3af 8000 	nop.w

08006c70 <pxCurrentTCBConst2>:
 8006c70:	240008d8 	.word	0x240008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006c74:	bf00      	nop
 8006c76:	bf00      	nop

08006c78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006c78:	4808      	ldr	r0, [pc, #32]	; (8006c9c <prvPortStartFirstTask+0x24>)
 8006c7a:	6800      	ldr	r0, [r0, #0]
 8006c7c:	6800      	ldr	r0, [r0, #0]
 8006c7e:	f380 8808 	msr	MSP, r0
 8006c82:	f04f 0000 	mov.w	r0, #0
 8006c86:	f380 8814 	msr	CONTROL, r0
 8006c8a:	b662      	cpsie	i
 8006c8c:	b661      	cpsie	f
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	df00      	svc	0
 8006c98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006c9a:	bf00      	nop
 8006c9c:	e000ed08 	.word	0xe000ed08

08006ca0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b086      	sub	sp, #24
 8006ca4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006ca6:	4b46      	ldr	r3, [pc, #280]	; (8006dc0 <xPortStartScheduler+0x120>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a46      	ldr	r2, [pc, #280]	; (8006dc4 <xPortStartScheduler+0x124>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d10a      	bne.n	8006cc6 <xPortStartScheduler+0x26>
	__asm volatile
 8006cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb4:	f383 8811 	msr	BASEPRI, r3
 8006cb8:	f3bf 8f6f 	isb	sy
 8006cbc:	f3bf 8f4f 	dsb	sy
 8006cc0:	613b      	str	r3, [r7, #16]
}
 8006cc2:	bf00      	nop
 8006cc4:	e7fe      	b.n	8006cc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006cc6:	4b3e      	ldr	r3, [pc, #248]	; (8006dc0 <xPortStartScheduler+0x120>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a3f      	ldr	r2, [pc, #252]	; (8006dc8 <xPortStartScheduler+0x128>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d10a      	bne.n	8006ce6 <xPortStartScheduler+0x46>
	__asm volatile
 8006cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd4:	f383 8811 	msr	BASEPRI, r3
 8006cd8:	f3bf 8f6f 	isb	sy
 8006cdc:	f3bf 8f4f 	dsb	sy
 8006ce0:	60fb      	str	r3, [r7, #12]
}
 8006ce2:	bf00      	nop
 8006ce4:	e7fe      	b.n	8006ce4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ce6:	4b39      	ldr	r3, [pc, #228]	; (8006dcc <xPortStartScheduler+0x12c>)
 8006ce8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	22ff      	movs	r2, #255	; 0xff
 8006cf6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006d00:	78fb      	ldrb	r3, [r7, #3]
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	4b31      	ldr	r3, [pc, #196]	; (8006dd0 <xPortStartScheduler+0x130>)
 8006d0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006d0e:	4b31      	ldr	r3, [pc, #196]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d10:	2207      	movs	r2, #7
 8006d12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d14:	e009      	b.n	8006d2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006d16:	4b2f      	ldr	r3, [pc, #188]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	4a2d      	ldr	r2, [pc, #180]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006d20:	78fb      	ldrb	r3, [r7, #3]
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	005b      	lsls	r3, r3, #1
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006d2a:	78fb      	ldrb	r3, [r7, #3]
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d32:	2b80      	cmp	r3, #128	; 0x80
 8006d34:	d0ef      	beq.n	8006d16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006d36:	4b27      	ldr	r3, [pc, #156]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f1c3 0307 	rsb	r3, r3, #7
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	d00a      	beq.n	8006d58 <xPortStartScheduler+0xb8>
	__asm volatile
 8006d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d46:	f383 8811 	msr	BASEPRI, r3
 8006d4a:	f3bf 8f6f 	isb	sy
 8006d4e:	f3bf 8f4f 	dsb	sy
 8006d52:	60bb      	str	r3, [r7, #8]
}
 8006d54:	bf00      	nop
 8006d56:	e7fe      	b.n	8006d56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006d58:	4b1e      	ldr	r3, [pc, #120]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	021b      	lsls	r3, r3, #8
 8006d5e:	4a1d      	ldr	r2, [pc, #116]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006d62:	4b1c      	ldr	r3, [pc, #112]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006d6a:	4a1a      	ldr	r2, [pc, #104]	; (8006dd4 <xPortStartScheduler+0x134>)
 8006d6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	b2da      	uxtb	r2, r3
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006d76:	4b18      	ldr	r3, [pc, #96]	; (8006dd8 <xPortStartScheduler+0x138>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a17      	ldr	r2, [pc, #92]	; (8006dd8 <xPortStartScheduler+0x138>)
 8006d7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006d80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006d82:	4b15      	ldr	r3, [pc, #84]	; (8006dd8 <xPortStartScheduler+0x138>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a14      	ldr	r2, [pc, #80]	; (8006dd8 <xPortStartScheduler+0x138>)
 8006d88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006d8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006d8e:	f000 f8dd 	bl	8006f4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006d92:	4b12      	ldr	r3, [pc, #72]	; (8006ddc <xPortStartScheduler+0x13c>)
 8006d94:	2200      	movs	r2, #0
 8006d96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006d98:	f000 f8fc 	bl	8006f94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006d9c:	4b10      	ldr	r3, [pc, #64]	; (8006de0 <xPortStartScheduler+0x140>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a0f      	ldr	r2, [pc, #60]	; (8006de0 <xPortStartScheduler+0x140>)
 8006da2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006da6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006da8:	f7ff ff66 	bl	8006c78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006dac:	f7fe fde4 	bl	8005978 <vTaskSwitchContext>
	prvTaskExitError();
 8006db0:	f7ff ff22 	bl	8006bf8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3718      	adds	r7, #24
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	e000ed00 	.word	0xe000ed00
 8006dc4:	410fc271 	.word	0x410fc271
 8006dc8:	410fc270 	.word	0x410fc270
 8006dcc:	e000e400 	.word	0xe000e400
 8006dd0:	24000b00 	.word	0x24000b00
 8006dd4:	24000b04 	.word	0x24000b04
 8006dd8:	e000ed20 	.word	0xe000ed20
 8006ddc:	24000010 	.word	0x24000010
 8006de0:	e000ef34 	.word	0xe000ef34

08006de4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
	__asm volatile
 8006dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dee:	f383 8811 	msr	BASEPRI, r3
 8006df2:	f3bf 8f6f 	isb	sy
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	607b      	str	r3, [r7, #4]
}
 8006dfc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006dfe:	4b0f      	ldr	r3, [pc, #60]	; (8006e3c <vPortEnterCritical+0x58>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	3301      	adds	r3, #1
 8006e04:	4a0d      	ldr	r2, [pc, #52]	; (8006e3c <vPortEnterCritical+0x58>)
 8006e06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006e08:	4b0c      	ldr	r3, [pc, #48]	; (8006e3c <vPortEnterCritical+0x58>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d10f      	bne.n	8006e30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e10:	4b0b      	ldr	r3, [pc, #44]	; (8006e40 <vPortEnterCritical+0x5c>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00a      	beq.n	8006e30 <vPortEnterCritical+0x4c>
	__asm volatile
 8006e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e1e:	f383 8811 	msr	BASEPRI, r3
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	603b      	str	r3, [r7, #0]
}
 8006e2c:	bf00      	nop
 8006e2e:	e7fe      	b.n	8006e2e <vPortEnterCritical+0x4a>
	}
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr
 8006e3c:	24000010 	.word	0x24000010
 8006e40:	e000ed04 	.word	0xe000ed04

08006e44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006e4a:	4b12      	ldr	r3, [pc, #72]	; (8006e94 <vPortExitCritical+0x50>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10a      	bne.n	8006e68 <vPortExitCritical+0x24>
	__asm volatile
 8006e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e56:	f383 8811 	msr	BASEPRI, r3
 8006e5a:	f3bf 8f6f 	isb	sy
 8006e5e:	f3bf 8f4f 	dsb	sy
 8006e62:	607b      	str	r3, [r7, #4]
}
 8006e64:	bf00      	nop
 8006e66:	e7fe      	b.n	8006e66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006e68:	4b0a      	ldr	r3, [pc, #40]	; (8006e94 <vPortExitCritical+0x50>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	4a09      	ldr	r2, [pc, #36]	; (8006e94 <vPortExitCritical+0x50>)
 8006e70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006e72:	4b08      	ldr	r3, [pc, #32]	; (8006e94 <vPortExitCritical+0x50>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d105      	bne.n	8006e86 <vPortExitCritical+0x42>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	f383 8811 	msr	BASEPRI, r3
}
 8006e84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006e86:	bf00      	nop
 8006e88:	370c      	adds	r7, #12
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	24000010 	.word	0x24000010
	...

08006ea0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006ea0:	f3ef 8009 	mrs	r0, PSP
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	4b15      	ldr	r3, [pc, #84]	; (8006f00 <pxCurrentTCBConst>)
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	f01e 0f10 	tst.w	lr, #16
 8006eb0:	bf08      	it	eq
 8006eb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006eb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eba:	6010      	str	r0, [r2, #0]
 8006ebc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ec0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006ec4:	f380 8811 	msr	BASEPRI, r0
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	f3bf 8f6f 	isb	sy
 8006ed0:	f7fe fd52 	bl	8005978 <vTaskSwitchContext>
 8006ed4:	f04f 0000 	mov.w	r0, #0
 8006ed8:	f380 8811 	msr	BASEPRI, r0
 8006edc:	bc09      	pop	{r0, r3}
 8006ede:	6819      	ldr	r1, [r3, #0]
 8006ee0:	6808      	ldr	r0, [r1, #0]
 8006ee2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee6:	f01e 0f10 	tst.w	lr, #16
 8006eea:	bf08      	it	eq
 8006eec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ef0:	f380 8809 	msr	PSP, r0
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	f3af 8000 	nop.w

08006f00 <pxCurrentTCBConst>:
 8006f00:	240008d8 	.word	0x240008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006f04:	bf00      	nop
 8006f06:	bf00      	nop

08006f08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	607b      	str	r3, [r7, #4]
}
 8006f20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006f22:	f7fe fc71 	bl	8005808 <xTaskIncrementTick>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d003      	beq.n	8006f34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f2c:	4b06      	ldr	r3, [pc, #24]	; (8006f48 <SysTick_Handler+0x40>)
 8006f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f32:	601a      	str	r2, [r3, #0]
 8006f34:	2300      	movs	r3, #0
 8006f36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	f383 8811 	msr	BASEPRI, r3
}
 8006f3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006f40:	bf00      	nop
 8006f42:	3708      	adds	r7, #8
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	e000ed04 	.word	0xe000ed04

08006f4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006f50:	4b0b      	ldr	r3, [pc, #44]	; (8006f80 <vPortSetupTimerInterrupt+0x34>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006f56:	4b0b      	ldr	r3, [pc, #44]	; (8006f84 <vPortSetupTimerInterrupt+0x38>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006f5c:	4b0a      	ldr	r3, [pc, #40]	; (8006f88 <vPortSetupTimerInterrupt+0x3c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a0a      	ldr	r2, [pc, #40]	; (8006f8c <vPortSetupTimerInterrupt+0x40>)
 8006f62:	fba2 2303 	umull	r2, r3, r2, r3
 8006f66:	099b      	lsrs	r3, r3, #6
 8006f68:	4a09      	ldr	r2, [pc, #36]	; (8006f90 <vPortSetupTimerInterrupt+0x44>)
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006f6e:	4b04      	ldr	r3, [pc, #16]	; (8006f80 <vPortSetupTimerInterrupt+0x34>)
 8006f70:	2207      	movs	r2, #7
 8006f72:	601a      	str	r2, [r3, #0]
}
 8006f74:	bf00      	nop
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	e000e010 	.word	0xe000e010
 8006f84:	e000e018 	.word	0xe000e018
 8006f88:	24000000 	.word	0x24000000
 8006f8c:	10624dd3 	.word	0x10624dd3
 8006f90:	e000e014 	.word	0xe000e014

08006f94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006f94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006fa4 <vPortEnableVFP+0x10>
 8006f98:	6801      	ldr	r1, [r0, #0]
 8006f9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006f9e:	6001      	str	r1, [r0, #0]
 8006fa0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006fa2:	bf00      	nop
 8006fa4:	e000ed88 	.word	0xe000ed88

08006fa8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006fa8:	b480      	push	{r7}
 8006faa:	b085      	sub	sp, #20
 8006fac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006fae:	f3ef 8305 	mrs	r3, IPSR
 8006fb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2b0f      	cmp	r3, #15
 8006fb8:	d914      	bls.n	8006fe4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006fba:	4a17      	ldr	r2, [pc, #92]	; (8007018 <vPortValidateInterruptPriority+0x70>)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006fc4:	4b15      	ldr	r3, [pc, #84]	; (800701c <vPortValidateInterruptPriority+0x74>)
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	7afa      	ldrb	r2, [r7, #11]
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d20a      	bcs.n	8006fe4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	607b      	str	r3, [r7, #4]
}
 8006fe0:	bf00      	nop
 8006fe2:	e7fe      	b.n	8006fe2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006fe4:	4b0e      	ldr	r3, [pc, #56]	; (8007020 <vPortValidateInterruptPriority+0x78>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006fec:	4b0d      	ldr	r3, [pc, #52]	; (8007024 <vPortValidateInterruptPriority+0x7c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d90a      	bls.n	800700a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	603b      	str	r3, [r7, #0]
}
 8007006:	bf00      	nop
 8007008:	e7fe      	b.n	8007008 <vPortValidateInterruptPriority+0x60>
	}
 800700a:	bf00      	nop
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	e000e3f0 	.word	0xe000e3f0
 800701c:	24000b00 	.word	0x24000b00
 8007020:	e000ed0c 	.word	0xe000ed0c
 8007024:	24000b04 	.word	0x24000b04

08007028 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b08a      	sub	sp, #40	; 0x28
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007030:	2300      	movs	r3, #0
 8007032:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007034:	f7fe fb2e 	bl	8005694 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007038:	4b5b      	ldr	r3, [pc, #364]	; (80071a8 <pvPortMalloc+0x180>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d101      	bne.n	8007044 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007040:	f000 f920 	bl	8007284 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007044:	4b59      	ldr	r3, [pc, #356]	; (80071ac <pvPortMalloc+0x184>)
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4013      	ands	r3, r2
 800704c:	2b00      	cmp	r3, #0
 800704e:	f040 8093 	bne.w	8007178 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d01d      	beq.n	8007094 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007058:	2208      	movs	r2, #8
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4413      	add	r3, r2
 800705e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f003 0307 	and.w	r3, r3, #7
 8007066:	2b00      	cmp	r3, #0
 8007068:	d014      	beq.n	8007094 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f023 0307 	bic.w	r3, r3, #7
 8007070:	3308      	adds	r3, #8
 8007072:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f003 0307 	and.w	r3, r3, #7
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <pvPortMalloc+0x6c>
	__asm volatile
 800707e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	617b      	str	r3, [r7, #20]
}
 8007090:	bf00      	nop
 8007092:	e7fe      	b.n	8007092 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d06e      	beq.n	8007178 <pvPortMalloc+0x150>
 800709a:	4b45      	ldr	r3, [pc, #276]	; (80071b0 <pvPortMalloc+0x188>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d869      	bhi.n	8007178 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80070a4:	4b43      	ldr	r3, [pc, #268]	; (80071b4 <pvPortMalloc+0x18c>)
 80070a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80070a8:	4b42      	ldr	r3, [pc, #264]	; (80071b4 <pvPortMalloc+0x18c>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070ae:	e004      	b.n	80070ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80070b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80070b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80070ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d903      	bls.n	80070cc <pvPortMalloc+0xa4>
 80070c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1f1      	bne.n	80070b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80070cc:	4b36      	ldr	r3, [pc, #216]	; (80071a8 <pvPortMalloc+0x180>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d050      	beq.n	8007178 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2208      	movs	r2, #8
 80070dc:	4413      	add	r3, r2
 80070de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80070e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80070e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ea:	685a      	ldr	r2, [r3, #4]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	1ad2      	subs	r2, r2, r3
 80070f0:	2308      	movs	r3, #8
 80070f2:	005b      	lsls	r3, r3, #1
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d91f      	bls.n	8007138 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80070f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4413      	add	r3, r2
 80070fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	f003 0307 	and.w	r3, r3, #7
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00a      	beq.n	8007120 <pvPortMalloc+0xf8>
	__asm volatile
 800710a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710e:	f383 8811 	msr	BASEPRI, r3
 8007112:	f3bf 8f6f 	isb	sy
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	613b      	str	r3, [r7, #16]
}
 800711c:	bf00      	nop
 800711e:	e7fe      	b.n	800711e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	1ad2      	subs	r2, r2, r3
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007132:	69b8      	ldr	r0, [r7, #24]
 8007134:	f000 f908 	bl	8007348 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007138:	4b1d      	ldr	r3, [pc, #116]	; (80071b0 <pvPortMalloc+0x188>)
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	4a1b      	ldr	r2, [pc, #108]	; (80071b0 <pvPortMalloc+0x188>)
 8007144:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007146:	4b1a      	ldr	r3, [pc, #104]	; (80071b0 <pvPortMalloc+0x188>)
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	4b1b      	ldr	r3, [pc, #108]	; (80071b8 <pvPortMalloc+0x190>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	429a      	cmp	r2, r3
 8007150:	d203      	bcs.n	800715a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007152:	4b17      	ldr	r3, [pc, #92]	; (80071b0 <pvPortMalloc+0x188>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a18      	ldr	r2, [pc, #96]	; (80071b8 <pvPortMalloc+0x190>)
 8007158:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800715a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	4b13      	ldr	r3, [pc, #76]	; (80071ac <pvPortMalloc+0x184>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	431a      	orrs	r2, r3
 8007164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007166:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716a:	2200      	movs	r2, #0
 800716c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800716e:	4b13      	ldr	r3, [pc, #76]	; (80071bc <pvPortMalloc+0x194>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	3301      	adds	r3, #1
 8007174:	4a11      	ldr	r2, [pc, #68]	; (80071bc <pvPortMalloc+0x194>)
 8007176:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007178:	f7fe fa9a 	bl	80056b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00a      	beq.n	800719c <pvPortMalloc+0x174>
	__asm volatile
 8007186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	60fb      	str	r3, [r7, #12]
}
 8007198:	bf00      	nop
 800719a:	e7fe      	b.n	800719a <pvPortMalloc+0x172>
	return pvReturn;
 800719c:	69fb      	ldr	r3, [r7, #28]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3728      	adds	r7, #40	; 0x28
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	24004710 	.word	0x24004710
 80071ac:	24004724 	.word	0x24004724
 80071b0:	24004714 	.word	0x24004714
 80071b4:	24004708 	.word	0x24004708
 80071b8:	24004718 	.word	0x24004718
 80071bc:	2400471c 	.word	0x2400471c

080071c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d04d      	beq.n	800726e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80071d2:	2308      	movs	r3, #8
 80071d4:	425b      	negs	r3, r3
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	4413      	add	r3, r2
 80071da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	4b24      	ldr	r3, [pc, #144]	; (8007278 <vPortFree+0xb8>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4013      	ands	r3, r2
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d10a      	bne.n	8007204 <vPortFree+0x44>
	__asm volatile
 80071ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f2:	f383 8811 	msr	BASEPRI, r3
 80071f6:	f3bf 8f6f 	isb	sy
 80071fa:	f3bf 8f4f 	dsb	sy
 80071fe:	60fb      	str	r3, [r7, #12]
}
 8007200:	bf00      	nop
 8007202:	e7fe      	b.n	8007202 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00a      	beq.n	8007222 <vPortFree+0x62>
	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	60bb      	str	r3, [r7, #8]
}
 800721e:	bf00      	nop
 8007220:	e7fe      	b.n	8007220 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	4b14      	ldr	r3, [pc, #80]	; (8007278 <vPortFree+0xb8>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4013      	ands	r3, r2
 800722c:	2b00      	cmp	r3, #0
 800722e:	d01e      	beq.n	800726e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d11a      	bne.n	800726e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	4b0e      	ldr	r3, [pc, #56]	; (8007278 <vPortFree+0xb8>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	43db      	mvns	r3, r3
 8007242:	401a      	ands	r2, r3
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007248:	f7fe fa24 	bl	8005694 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	685a      	ldr	r2, [r3, #4]
 8007250:	4b0a      	ldr	r3, [pc, #40]	; (800727c <vPortFree+0xbc>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4413      	add	r3, r2
 8007256:	4a09      	ldr	r2, [pc, #36]	; (800727c <vPortFree+0xbc>)
 8007258:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800725a:	6938      	ldr	r0, [r7, #16]
 800725c:	f000 f874 	bl	8007348 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007260:	4b07      	ldr	r3, [pc, #28]	; (8007280 <vPortFree+0xc0>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	3301      	adds	r3, #1
 8007266:	4a06      	ldr	r2, [pc, #24]	; (8007280 <vPortFree+0xc0>)
 8007268:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800726a:	f7fe fa21 	bl	80056b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800726e:	bf00      	nop
 8007270:	3718      	adds	r7, #24
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	24004724 	.word	0x24004724
 800727c:	24004714 	.word	0x24004714
 8007280:	24004720 	.word	0x24004720

08007284 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800728a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800728e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007290:	4b27      	ldr	r3, [pc, #156]	; (8007330 <prvHeapInit+0xac>)
 8007292:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f003 0307 	and.w	r3, r3, #7
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00c      	beq.n	80072b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	3307      	adds	r3, #7
 80072a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f023 0307 	bic.w	r3, r3, #7
 80072aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80072ac:	68ba      	ldr	r2, [r7, #8]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	1ad3      	subs	r3, r2, r3
 80072b2:	4a1f      	ldr	r2, [pc, #124]	; (8007330 <prvHeapInit+0xac>)
 80072b4:	4413      	add	r3, r2
 80072b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80072bc:	4a1d      	ldr	r2, [pc, #116]	; (8007334 <prvHeapInit+0xb0>)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80072c2:	4b1c      	ldr	r3, [pc, #112]	; (8007334 <prvHeapInit+0xb0>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	4413      	add	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80072d0:	2208      	movs	r2, #8
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	1a9b      	subs	r3, r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f023 0307 	bic.w	r3, r3, #7
 80072de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	4a15      	ldr	r2, [pc, #84]	; (8007338 <prvHeapInit+0xb4>)
 80072e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80072e6:	4b14      	ldr	r3, [pc, #80]	; (8007338 <prvHeapInit+0xb4>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2200      	movs	r2, #0
 80072ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80072ee:	4b12      	ldr	r3, [pc, #72]	; (8007338 <prvHeapInit+0xb4>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2200      	movs	r2, #0
 80072f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	1ad2      	subs	r2, r2, r3
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007304:	4b0c      	ldr	r3, [pc, #48]	; (8007338 <prvHeapInit+0xb4>)
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	4a0a      	ldr	r2, [pc, #40]	; (800733c <prvHeapInit+0xb8>)
 8007312:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	4a09      	ldr	r2, [pc, #36]	; (8007340 <prvHeapInit+0xbc>)
 800731a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800731c:	4b09      	ldr	r3, [pc, #36]	; (8007344 <prvHeapInit+0xc0>)
 800731e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007322:	601a      	str	r2, [r3, #0]
}
 8007324:	bf00      	nop
 8007326:	3714      	adds	r7, #20
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr
 8007330:	24000b08 	.word	0x24000b08
 8007334:	24004708 	.word	0x24004708
 8007338:	24004710 	.word	0x24004710
 800733c:	24004718 	.word	0x24004718
 8007340:	24004714 	.word	0x24004714
 8007344:	24004724 	.word	0x24004724

08007348 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007350:	4b28      	ldr	r3, [pc, #160]	; (80073f4 <prvInsertBlockIntoFreeList+0xac>)
 8007352:	60fb      	str	r3, [r7, #12]
 8007354:	e002      	b.n	800735c <prvInsertBlockIntoFreeList+0x14>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	60fb      	str	r3, [r7, #12]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	429a      	cmp	r2, r3
 8007364:	d8f7      	bhi.n	8007356 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	68ba      	ldr	r2, [r7, #8]
 8007370:	4413      	add	r3, r2
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	429a      	cmp	r2, r3
 8007376:	d108      	bne.n	800738a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	441a      	add	r2, r3
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	441a      	add	r2, r3
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	429a      	cmp	r2, r3
 800739c:	d118      	bne.n	80073d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	4b15      	ldr	r3, [pc, #84]	; (80073f8 <prvInsertBlockIntoFreeList+0xb0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d00d      	beq.n	80073c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	685a      	ldr	r2, [r3, #4]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	441a      	add	r2, r3
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	601a      	str	r2, [r3, #0]
 80073c4:	e008      	b.n	80073d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80073c6:	4b0c      	ldr	r3, [pc, #48]	; (80073f8 <prvInsertBlockIntoFreeList+0xb0>)
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	601a      	str	r2, [r3, #0]
 80073ce:	e003      	b.n	80073d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681a      	ldr	r2, [r3, #0]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d002      	beq.n	80073e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073e6:	bf00      	nop
 80073e8:	3714      	adds	r7, #20
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	24004708 	.word	0x24004708
 80073f8:	24004710 	.word	0x24004710

080073fc <__errno>:
 80073fc:	4b01      	ldr	r3, [pc, #4]	; (8007404 <__errno+0x8>)
 80073fe:	6818      	ldr	r0, [r3, #0]
 8007400:	4770      	bx	lr
 8007402:	bf00      	nop
 8007404:	24000014 	.word	0x24000014

08007408 <__libc_init_array>:
 8007408:	b570      	push	{r4, r5, r6, lr}
 800740a:	4d0d      	ldr	r5, [pc, #52]	; (8007440 <__libc_init_array+0x38>)
 800740c:	4c0d      	ldr	r4, [pc, #52]	; (8007444 <__libc_init_array+0x3c>)
 800740e:	1b64      	subs	r4, r4, r5
 8007410:	10a4      	asrs	r4, r4, #2
 8007412:	2600      	movs	r6, #0
 8007414:	42a6      	cmp	r6, r4
 8007416:	d109      	bne.n	800742c <__libc_init_array+0x24>
 8007418:	4d0b      	ldr	r5, [pc, #44]	; (8007448 <__libc_init_array+0x40>)
 800741a:	4c0c      	ldr	r4, [pc, #48]	; (800744c <__libc_init_array+0x44>)
 800741c:	f000 fcf8 	bl	8007e10 <_init>
 8007420:	1b64      	subs	r4, r4, r5
 8007422:	10a4      	asrs	r4, r4, #2
 8007424:	2600      	movs	r6, #0
 8007426:	42a6      	cmp	r6, r4
 8007428:	d105      	bne.n	8007436 <__libc_init_array+0x2e>
 800742a:	bd70      	pop	{r4, r5, r6, pc}
 800742c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007430:	4798      	blx	r3
 8007432:	3601      	adds	r6, #1
 8007434:	e7ee      	b.n	8007414 <__libc_init_array+0xc>
 8007436:	f855 3b04 	ldr.w	r3, [r5], #4
 800743a:	4798      	blx	r3
 800743c:	3601      	adds	r6, #1
 800743e:	e7f2      	b.n	8007426 <__libc_init_array+0x1e>
 8007440:	08007fb4 	.word	0x08007fb4
 8007444:	08007fb4 	.word	0x08007fb4
 8007448:	08007fb4 	.word	0x08007fb4
 800744c:	08007fb8 	.word	0x08007fb8

08007450 <__retarget_lock_acquire_recursive>:
 8007450:	4770      	bx	lr

08007452 <__retarget_lock_release_recursive>:
 8007452:	4770      	bx	lr

08007454 <memcpy>:
 8007454:	440a      	add	r2, r1
 8007456:	4291      	cmp	r1, r2
 8007458:	f100 33ff 	add.w	r3, r0, #4294967295
 800745c:	d100      	bne.n	8007460 <memcpy+0xc>
 800745e:	4770      	bx	lr
 8007460:	b510      	push	{r4, lr}
 8007462:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007466:	f803 4f01 	strb.w	r4, [r3, #1]!
 800746a:	4291      	cmp	r1, r2
 800746c:	d1f9      	bne.n	8007462 <memcpy+0xe>
 800746e:	bd10      	pop	{r4, pc}

08007470 <memset>:
 8007470:	4402      	add	r2, r0
 8007472:	4603      	mov	r3, r0
 8007474:	4293      	cmp	r3, r2
 8007476:	d100      	bne.n	800747a <memset+0xa>
 8007478:	4770      	bx	lr
 800747a:	f803 1b01 	strb.w	r1, [r3], #1
 800747e:	e7f9      	b.n	8007474 <memset+0x4>

08007480 <sbrk_aligned>:
 8007480:	b570      	push	{r4, r5, r6, lr}
 8007482:	4e0e      	ldr	r6, [pc, #56]	; (80074bc <sbrk_aligned+0x3c>)
 8007484:	460c      	mov	r4, r1
 8007486:	6831      	ldr	r1, [r6, #0]
 8007488:	4605      	mov	r5, r0
 800748a:	b911      	cbnz	r1, 8007492 <sbrk_aligned+0x12>
 800748c:	f000 f8f6 	bl	800767c <_sbrk_r>
 8007490:	6030      	str	r0, [r6, #0]
 8007492:	4621      	mov	r1, r4
 8007494:	4628      	mov	r0, r5
 8007496:	f000 f8f1 	bl	800767c <_sbrk_r>
 800749a:	1c43      	adds	r3, r0, #1
 800749c:	d00a      	beq.n	80074b4 <sbrk_aligned+0x34>
 800749e:	1cc4      	adds	r4, r0, #3
 80074a0:	f024 0403 	bic.w	r4, r4, #3
 80074a4:	42a0      	cmp	r0, r4
 80074a6:	d007      	beq.n	80074b8 <sbrk_aligned+0x38>
 80074a8:	1a21      	subs	r1, r4, r0
 80074aa:	4628      	mov	r0, r5
 80074ac:	f000 f8e6 	bl	800767c <_sbrk_r>
 80074b0:	3001      	adds	r0, #1
 80074b2:	d101      	bne.n	80074b8 <sbrk_aligned+0x38>
 80074b4:	f04f 34ff 	mov.w	r4, #4294967295
 80074b8:	4620      	mov	r0, r4
 80074ba:	bd70      	pop	{r4, r5, r6, pc}
 80074bc:	24004730 	.word	0x24004730

080074c0 <_malloc_r>:
 80074c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c4:	1ccd      	adds	r5, r1, #3
 80074c6:	f025 0503 	bic.w	r5, r5, #3
 80074ca:	3508      	adds	r5, #8
 80074cc:	2d0c      	cmp	r5, #12
 80074ce:	bf38      	it	cc
 80074d0:	250c      	movcc	r5, #12
 80074d2:	2d00      	cmp	r5, #0
 80074d4:	4607      	mov	r7, r0
 80074d6:	db01      	blt.n	80074dc <_malloc_r+0x1c>
 80074d8:	42a9      	cmp	r1, r5
 80074da:	d905      	bls.n	80074e8 <_malloc_r+0x28>
 80074dc:	230c      	movs	r3, #12
 80074de:	603b      	str	r3, [r7, #0]
 80074e0:	2600      	movs	r6, #0
 80074e2:	4630      	mov	r0, r6
 80074e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074e8:	4e2e      	ldr	r6, [pc, #184]	; (80075a4 <_malloc_r+0xe4>)
 80074ea:	f000 f8f7 	bl	80076dc <__malloc_lock>
 80074ee:	6833      	ldr	r3, [r6, #0]
 80074f0:	461c      	mov	r4, r3
 80074f2:	bb34      	cbnz	r4, 8007542 <_malloc_r+0x82>
 80074f4:	4629      	mov	r1, r5
 80074f6:	4638      	mov	r0, r7
 80074f8:	f7ff ffc2 	bl	8007480 <sbrk_aligned>
 80074fc:	1c43      	adds	r3, r0, #1
 80074fe:	4604      	mov	r4, r0
 8007500:	d14d      	bne.n	800759e <_malloc_r+0xde>
 8007502:	6834      	ldr	r4, [r6, #0]
 8007504:	4626      	mov	r6, r4
 8007506:	2e00      	cmp	r6, #0
 8007508:	d140      	bne.n	800758c <_malloc_r+0xcc>
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	4631      	mov	r1, r6
 800750e:	4638      	mov	r0, r7
 8007510:	eb04 0803 	add.w	r8, r4, r3
 8007514:	f000 f8b2 	bl	800767c <_sbrk_r>
 8007518:	4580      	cmp	r8, r0
 800751a:	d13a      	bne.n	8007592 <_malloc_r+0xd2>
 800751c:	6821      	ldr	r1, [r4, #0]
 800751e:	3503      	adds	r5, #3
 8007520:	1a6d      	subs	r5, r5, r1
 8007522:	f025 0503 	bic.w	r5, r5, #3
 8007526:	3508      	adds	r5, #8
 8007528:	2d0c      	cmp	r5, #12
 800752a:	bf38      	it	cc
 800752c:	250c      	movcc	r5, #12
 800752e:	4629      	mov	r1, r5
 8007530:	4638      	mov	r0, r7
 8007532:	f7ff ffa5 	bl	8007480 <sbrk_aligned>
 8007536:	3001      	adds	r0, #1
 8007538:	d02b      	beq.n	8007592 <_malloc_r+0xd2>
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	442b      	add	r3, r5
 800753e:	6023      	str	r3, [r4, #0]
 8007540:	e00e      	b.n	8007560 <_malloc_r+0xa0>
 8007542:	6822      	ldr	r2, [r4, #0]
 8007544:	1b52      	subs	r2, r2, r5
 8007546:	d41e      	bmi.n	8007586 <_malloc_r+0xc6>
 8007548:	2a0b      	cmp	r2, #11
 800754a:	d916      	bls.n	800757a <_malloc_r+0xba>
 800754c:	1961      	adds	r1, r4, r5
 800754e:	42a3      	cmp	r3, r4
 8007550:	6025      	str	r5, [r4, #0]
 8007552:	bf18      	it	ne
 8007554:	6059      	strne	r1, [r3, #4]
 8007556:	6863      	ldr	r3, [r4, #4]
 8007558:	bf08      	it	eq
 800755a:	6031      	streq	r1, [r6, #0]
 800755c:	5162      	str	r2, [r4, r5]
 800755e:	604b      	str	r3, [r1, #4]
 8007560:	4638      	mov	r0, r7
 8007562:	f104 060b 	add.w	r6, r4, #11
 8007566:	f000 f8bf 	bl	80076e8 <__malloc_unlock>
 800756a:	f026 0607 	bic.w	r6, r6, #7
 800756e:	1d23      	adds	r3, r4, #4
 8007570:	1af2      	subs	r2, r6, r3
 8007572:	d0b6      	beq.n	80074e2 <_malloc_r+0x22>
 8007574:	1b9b      	subs	r3, r3, r6
 8007576:	50a3      	str	r3, [r4, r2]
 8007578:	e7b3      	b.n	80074e2 <_malloc_r+0x22>
 800757a:	6862      	ldr	r2, [r4, #4]
 800757c:	42a3      	cmp	r3, r4
 800757e:	bf0c      	ite	eq
 8007580:	6032      	streq	r2, [r6, #0]
 8007582:	605a      	strne	r2, [r3, #4]
 8007584:	e7ec      	b.n	8007560 <_malloc_r+0xa0>
 8007586:	4623      	mov	r3, r4
 8007588:	6864      	ldr	r4, [r4, #4]
 800758a:	e7b2      	b.n	80074f2 <_malloc_r+0x32>
 800758c:	4634      	mov	r4, r6
 800758e:	6876      	ldr	r6, [r6, #4]
 8007590:	e7b9      	b.n	8007506 <_malloc_r+0x46>
 8007592:	230c      	movs	r3, #12
 8007594:	603b      	str	r3, [r7, #0]
 8007596:	4638      	mov	r0, r7
 8007598:	f000 f8a6 	bl	80076e8 <__malloc_unlock>
 800759c:	e7a1      	b.n	80074e2 <_malloc_r+0x22>
 800759e:	6025      	str	r5, [r4, #0]
 80075a0:	e7de      	b.n	8007560 <_malloc_r+0xa0>
 80075a2:	bf00      	nop
 80075a4:	2400472c 	.word	0x2400472c

080075a8 <cleanup_glue>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	460c      	mov	r4, r1
 80075ac:	6809      	ldr	r1, [r1, #0]
 80075ae:	4605      	mov	r5, r0
 80075b0:	b109      	cbz	r1, 80075b6 <cleanup_glue+0xe>
 80075b2:	f7ff fff9 	bl	80075a8 <cleanup_glue>
 80075b6:	4621      	mov	r1, r4
 80075b8:	4628      	mov	r0, r5
 80075ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075be:	f000 b899 	b.w	80076f4 <_free_r>
	...

080075c4 <_reclaim_reent>:
 80075c4:	4b2c      	ldr	r3, [pc, #176]	; (8007678 <_reclaim_reent+0xb4>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4283      	cmp	r3, r0
 80075ca:	b570      	push	{r4, r5, r6, lr}
 80075cc:	4604      	mov	r4, r0
 80075ce:	d051      	beq.n	8007674 <_reclaim_reent+0xb0>
 80075d0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80075d2:	b143      	cbz	r3, 80075e6 <_reclaim_reent+0x22>
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d14a      	bne.n	8007670 <_reclaim_reent+0xac>
 80075da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075dc:	6819      	ldr	r1, [r3, #0]
 80075de:	b111      	cbz	r1, 80075e6 <_reclaim_reent+0x22>
 80075e0:	4620      	mov	r0, r4
 80075e2:	f000 f887 	bl	80076f4 <_free_r>
 80075e6:	6961      	ldr	r1, [r4, #20]
 80075e8:	b111      	cbz	r1, 80075f0 <_reclaim_reent+0x2c>
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 f882 	bl	80076f4 <_free_r>
 80075f0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80075f2:	b111      	cbz	r1, 80075fa <_reclaim_reent+0x36>
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 f87d 	bl	80076f4 <_free_r>
 80075fa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80075fc:	b111      	cbz	r1, 8007604 <_reclaim_reent+0x40>
 80075fe:	4620      	mov	r0, r4
 8007600:	f000 f878 	bl	80076f4 <_free_r>
 8007604:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007606:	b111      	cbz	r1, 800760e <_reclaim_reent+0x4a>
 8007608:	4620      	mov	r0, r4
 800760a:	f000 f873 	bl	80076f4 <_free_r>
 800760e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007610:	b111      	cbz	r1, 8007618 <_reclaim_reent+0x54>
 8007612:	4620      	mov	r0, r4
 8007614:	f000 f86e 	bl	80076f4 <_free_r>
 8007618:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800761a:	b111      	cbz	r1, 8007622 <_reclaim_reent+0x5e>
 800761c:	4620      	mov	r0, r4
 800761e:	f000 f869 	bl	80076f4 <_free_r>
 8007622:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007624:	b111      	cbz	r1, 800762c <_reclaim_reent+0x68>
 8007626:	4620      	mov	r0, r4
 8007628:	f000 f864 	bl	80076f4 <_free_r>
 800762c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800762e:	b111      	cbz	r1, 8007636 <_reclaim_reent+0x72>
 8007630:	4620      	mov	r0, r4
 8007632:	f000 f85f 	bl	80076f4 <_free_r>
 8007636:	69a3      	ldr	r3, [r4, #24]
 8007638:	b1e3      	cbz	r3, 8007674 <_reclaim_reent+0xb0>
 800763a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800763c:	4620      	mov	r0, r4
 800763e:	4798      	blx	r3
 8007640:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007642:	b1b9      	cbz	r1, 8007674 <_reclaim_reent+0xb0>
 8007644:	4620      	mov	r0, r4
 8007646:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800764a:	f7ff bfad 	b.w	80075a8 <cleanup_glue>
 800764e:	5949      	ldr	r1, [r1, r5]
 8007650:	b941      	cbnz	r1, 8007664 <_reclaim_reent+0xa0>
 8007652:	3504      	adds	r5, #4
 8007654:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007656:	2d80      	cmp	r5, #128	; 0x80
 8007658:	68d9      	ldr	r1, [r3, #12]
 800765a:	d1f8      	bne.n	800764e <_reclaim_reent+0x8a>
 800765c:	4620      	mov	r0, r4
 800765e:	f000 f849 	bl	80076f4 <_free_r>
 8007662:	e7ba      	b.n	80075da <_reclaim_reent+0x16>
 8007664:	680e      	ldr	r6, [r1, #0]
 8007666:	4620      	mov	r0, r4
 8007668:	f000 f844 	bl	80076f4 <_free_r>
 800766c:	4631      	mov	r1, r6
 800766e:	e7ef      	b.n	8007650 <_reclaim_reent+0x8c>
 8007670:	2500      	movs	r5, #0
 8007672:	e7ef      	b.n	8007654 <_reclaim_reent+0x90>
 8007674:	bd70      	pop	{r4, r5, r6, pc}
 8007676:	bf00      	nop
 8007678:	24000014 	.word	0x24000014

0800767c <_sbrk_r>:
 800767c:	b538      	push	{r3, r4, r5, lr}
 800767e:	4d06      	ldr	r5, [pc, #24]	; (8007698 <_sbrk_r+0x1c>)
 8007680:	2300      	movs	r3, #0
 8007682:	4604      	mov	r4, r0
 8007684:	4608      	mov	r0, r1
 8007686:	602b      	str	r3, [r5, #0]
 8007688:	f7fa fb24 	bl	8001cd4 <_sbrk>
 800768c:	1c43      	adds	r3, r0, #1
 800768e:	d102      	bne.n	8007696 <_sbrk_r+0x1a>
 8007690:	682b      	ldr	r3, [r5, #0]
 8007692:	b103      	cbz	r3, 8007696 <_sbrk_r+0x1a>
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	bd38      	pop	{r3, r4, r5, pc}
 8007698:	24004734 	.word	0x24004734

0800769c <siprintf>:
 800769c:	b40e      	push	{r1, r2, r3}
 800769e:	b500      	push	{lr}
 80076a0:	b09c      	sub	sp, #112	; 0x70
 80076a2:	ab1d      	add	r3, sp, #116	; 0x74
 80076a4:	9002      	str	r0, [sp, #8]
 80076a6:	9006      	str	r0, [sp, #24]
 80076a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80076ac:	4809      	ldr	r0, [pc, #36]	; (80076d4 <siprintf+0x38>)
 80076ae:	9107      	str	r1, [sp, #28]
 80076b0:	9104      	str	r1, [sp, #16]
 80076b2:	4909      	ldr	r1, [pc, #36]	; (80076d8 <siprintf+0x3c>)
 80076b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b8:	9105      	str	r1, [sp, #20]
 80076ba:	6800      	ldr	r0, [r0, #0]
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	a902      	add	r1, sp, #8
 80076c0:	f000 f8c0 	bl	8007844 <_svfiprintf_r>
 80076c4:	9b02      	ldr	r3, [sp, #8]
 80076c6:	2200      	movs	r2, #0
 80076c8:	701a      	strb	r2, [r3, #0]
 80076ca:	b01c      	add	sp, #112	; 0x70
 80076cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80076d0:	b003      	add	sp, #12
 80076d2:	4770      	bx	lr
 80076d4:	24000014 	.word	0x24000014
 80076d8:	ffff0208 	.word	0xffff0208

080076dc <__malloc_lock>:
 80076dc:	4801      	ldr	r0, [pc, #4]	; (80076e4 <__malloc_lock+0x8>)
 80076de:	f7ff beb7 	b.w	8007450 <__retarget_lock_acquire_recursive>
 80076e2:	bf00      	nop
 80076e4:	24004728 	.word	0x24004728

080076e8 <__malloc_unlock>:
 80076e8:	4801      	ldr	r0, [pc, #4]	; (80076f0 <__malloc_unlock+0x8>)
 80076ea:	f7ff beb2 	b.w	8007452 <__retarget_lock_release_recursive>
 80076ee:	bf00      	nop
 80076f0:	24004728 	.word	0x24004728

080076f4 <_free_r>:
 80076f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076f6:	2900      	cmp	r1, #0
 80076f8:	d044      	beq.n	8007784 <_free_r+0x90>
 80076fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076fe:	9001      	str	r0, [sp, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	f1a1 0404 	sub.w	r4, r1, #4
 8007706:	bfb8      	it	lt
 8007708:	18e4      	addlt	r4, r4, r3
 800770a:	f7ff ffe7 	bl	80076dc <__malloc_lock>
 800770e:	4a1e      	ldr	r2, [pc, #120]	; (8007788 <_free_r+0x94>)
 8007710:	9801      	ldr	r0, [sp, #4]
 8007712:	6813      	ldr	r3, [r2, #0]
 8007714:	b933      	cbnz	r3, 8007724 <_free_r+0x30>
 8007716:	6063      	str	r3, [r4, #4]
 8007718:	6014      	str	r4, [r2, #0]
 800771a:	b003      	add	sp, #12
 800771c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007720:	f7ff bfe2 	b.w	80076e8 <__malloc_unlock>
 8007724:	42a3      	cmp	r3, r4
 8007726:	d908      	bls.n	800773a <_free_r+0x46>
 8007728:	6825      	ldr	r5, [r4, #0]
 800772a:	1961      	adds	r1, r4, r5
 800772c:	428b      	cmp	r3, r1
 800772e:	bf01      	itttt	eq
 8007730:	6819      	ldreq	r1, [r3, #0]
 8007732:	685b      	ldreq	r3, [r3, #4]
 8007734:	1949      	addeq	r1, r1, r5
 8007736:	6021      	streq	r1, [r4, #0]
 8007738:	e7ed      	b.n	8007716 <_free_r+0x22>
 800773a:	461a      	mov	r2, r3
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	b10b      	cbz	r3, 8007744 <_free_r+0x50>
 8007740:	42a3      	cmp	r3, r4
 8007742:	d9fa      	bls.n	800773a <_free_r+0x46>
 8007744:	6811      	ldr	r1, [r2, #0]
 8007746:	1855      	adds	r5, r2, r1
 8007748:	42a5      	cmp	r5, r4
 800774a:	d10b      	bne.n	8007764 <_free_r+0x70>
 800774c:	6824      	ldr	r4, [r4, #0]
 800774e:	4421      	add	r1, r4
 8007750:	1854      	adds	r4, r2, r1
 8007752:	42a3      	cmp	r3, r4
 8007754:	6011      	str	r1, [r2, #0]
 8007756:	d1e0      	bne.n	800771a <_free_r+0x26>
 8007758:	681c      	ldr	r4, [r3, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	6053      	str	r3, [r2, #4]
 800775e:	4421      	add	r1, r4
 8007760:	6011      	str	r1, [r2, #0]
 8007762:	e7da      	b.n	800771a <_free_r+0x26>
 8007764:	d902      	bls.n	800776c <_free_r+0x78>
 8007766:	230c      	movs	r3, #12
 8007768:	6003      	str	r3, [r0, #0]
 800776a:	e7d6      	b.n	800771a <_free_r+0x26>
 800776c:	6825      	ldr	r5, [r4, #0]
 800776e:	1961      	adds	r1, r4, r5
 8007770:	428b      	cmp	r3, r1
 8007772:	bf04      	itt	eq
 8007774:	6819      	ldreq	r1, [r3, #0]
 8007776:	685b      	ldreq	r3, [r3, #4]
 8007778:	6063      	str	r3, [r4, #4]
 800777a:	bf04      	itt	eq
 800777c:	1949      	addeq	r1, r1, r5
 800777e:	6021      	streq	r1, [r4, #0]
 8007780:	6054      	str	r4, [r2, #4]
 8007782:	e7ca      	b.n	800771a <_free_r+0x26>
 8007784:	b003      	add	sp, #12
 8007786:	bd30      	pop	{r4, r5, pc}
 8007788:	2400472c 	.word	0x2400472c

0800778c <__ssputs_r>:
 800778c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007790:	688e      	ldr	r6, [r1, #8]
 8007792:	429e      	cmp	r6, r3
 8007794:	4682      	mov	sl, r0
 8007796:	460c      	mov	r4, r1
 8007798:	4690      	mov	r8, r2
 800779a:	461f      	mov	r7, r3
 800779c:	d838      	bhi.n	8007810 <__ssputs_r+0x84>
 800779e:	898a      	ldrh	r2, [r1, #12]
 80077a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077a4:	d032      	beq.n	800780c <__ssputs_r+0x80>
 80077a6:	6825      	ldr	r5, [r4, #0]
 80077a8:	6909      	ldr	r1, [r1, #16]
 80077aa:	eba5 0901 	sub.w	r9, r5, r1
 80077ae:	6965      	ldr	r5, [r4, #20]
 80077b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077b8:	3301      	adds	r3, #1
 80077ba:	444b      	add	r3, r9
 80077bc:	106d      	asrs	r5, r5, #1
 80077be:	429d      	cmp	r5, r3
 80077c0:	bf38      	it	cc
 80077c2:	461d      	movcc	r5, r3
 80077c4:	0553      	lsls	r3, r2, #21
 80077c6:	d531      	bpl.n	800782c <__ssputs_r+0xa0>
 80077c8:	4629      	mov	r1, r5
 80077ca:	f7ff fe79 	bl	80074c0 <_malloc_r>
 80077ce:	4606      	mov	r6, r0
 80077d0:	b950      	cbnz	r0, 80077e8 <__ssputs_r+0x5c>
 80077d2:	230c      	movs	r3, #12
 80077d4:	f8ca 3000 	str.w	r3, [sl]
 80077d8:	89a3      	ldrh	r3, [r4, #12]
 80077da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077de:	81a3      	strh	r3, [r4, #12]
 80077e0:	f04f 30ff 	mov.w	r0, #4294967295
 80077e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e8:	6921      	ldr	r1, [r4, #16]
 80077ea:	464a      	mov	r2, r9
 80077ec:	f7ff fe32 	bl	8007454 <memcpy>
 80077f0:	89a3      	ldrh	r3, [r4, #12]
 80077f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077fa:	81a3      	strh	r3, [r4, #12]
 80077fc:	6126      	str	r6, [r4, #16]
 80077fe:	6165      	str	r5, [r4, #20]
 8007800:	444e      	add	r6, r9
 8007802:	eba5 0509 	sub.w	r5, r5, r9
 8007806:	6026      	str	r6, [r4, #0]
 8007808:	60a5      	str	r5, [r4, #8]
 800780a:	463e      	mov	r6, r7
 800780c:	42be      	cmp	r6, r7
 800780e:	d900      	bls.n	8007812 <__ssputs_r+0x86>
 8007810:	463e      	mov	r6, r7
 8007812:	6820      	ldr	r0, [r4, #0]
 8007814:	4632      	mov	r2, r6
 8007816:	4641      	mov	r1, r8
 8007818:	f000 faa8 	bl	8007d6c <memmove>
 800781c:	68a3      	ldr	r3, [r4, #8]
 800781e:	1b9b      	subs	r3, r3, r6
 8007820:	60a3      	str	r3, [r4, #8]
 8007822:	6823      	ldr	r3, [r4, #0]
 8007824:	4433      	add	r3, r6
 8007826:	6023      	str	r3, [r4, #0]
 8007828:	2000      	movs	r0, #0
 800782a:	e7db      	b.n	80077e4 <__ssputs_r+0x58>
 800782c:	462a      	mov	r2, r5
 800782e:	f000 fab7 	bl	8007da0 <_realloc_r>
 8007832:	4606      	mov	r6, r0
 8007834:	2800      	cmp	r0, #0
 8007836:	d1e1      	bne.n	80077fc <__ssputs_r+0x70>
 8007838:	6921      	ldr	r1, [r4, #16]
 800783a:	4650      	mov	r0, sl
 800783c:	f7ff ff5a 	bl	80076f4 <_free_r>
 8007840:	e7c7      	b.n	80077d2 <__ssputs_r+0x46>
	...

08007844 <_svfiprintf_r>:
 8007844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007848:	4698      	mov	r8, r3
 800784a:	898b      	ldrh	r3, [r1, #12]
 800784c:	061b      	lsls	r3, r3, #24
 800784e:	b09d      	sub	sp, #116	; 0x74
 8007850:	4607      	mov	r7, r0
 8007852:	460d      	mov	r5, r1
 8007854:	4614      	mov	r4, r2
 8007856:	d50e      	bpl.n	8007876 <_svfiprintf_r+0x32>
 8007858:	690b      	ldr	r3, [r1, #16]
 800785a:	b963      	cbnz	r3, 8007876 <_svfiprintf_r+0x32>
 800785c:	2140      	movs	r1, #64	; 0x40
 800785e:	f7ff fe2f 	bl	80074c0 <_malloc_r>
 8007862:	6028      	str	r0, [r5, #0]
 8007864:	6128      	str	r0, [r5, #16]
 8007866:	b920      	cbnz	r0, 8007872 <_svfiprintf_r+0x2e>
 8007868:	230c      	movs	r3, #12
 800786a:	603b      	str	r3, [r7, #0]
 800786c:	f04f 30ff 	mov.w	r0, #4294967295
 8007870:	e0d1      	b.n	8007a16 <_svfiprintf_r+0x1d2>
 8007872:	2340      	movs	r3, #64	; 0x40
 8007874:	616b      	str	r3, [r5, #20]
 8007876:	2300      	movs	r3, #0
 8007878:	9309      	str	r3, [sp, #36]	; 0x24
 800787a:	2320      	movs	r3, #32
 800787c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007880:	f8cd 800c 	str.w	r8, [sp, #12]
 8007884:	2330      	movs	r3, #48	; 0x30
 8007886:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a30 <_svfiprintf_r+0x1ec>
 800788a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800788e:	f04f 0901 	mov.w	r9, #1
 8007892:	4623      	mov	r3, r4
 8007894:	469a      	mov	sl, r3
 8007896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800789a:	b10a      	cbz	r2, 80078a0 <_svfiprintf_r+0x5c>
 800789c:	2a25      	cmp	r2, #37	; 0x25
 800789e:	d1f9      	bne.n	8007894 <_svfiprintf_r+0x50>
 80078a0:	ebba 0b04 	subs.w	fp, sl, r4
 80078a4:	d00b      	beq.n	80078be <_svfiprintf_r+0x7a>
 80078a6:	465b      	mov	r3, fp
 80078a8:	4622      	mov	r2, r4
 80078aa:	4629      	mov	r1, r5
 80078ac:	4638      	mov	r0, r7
 80078ae:	f7ff ff6d 	bl	800778c <__ssputs_r>
 80078b2:	3001      	adds	r0, #1
 80078b4:	f000 80aa 	beq.w	8007a0c <_svfiprintf_r+0x1c8>
 80078b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ba:	445a      	add	r2, fp
 80078bc:	9209      	str	r2, [sp, #36]	; 0x24
 80078be:	f89a 3000 	ldrb.w	r3, [sl]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f000 80a2 	beq.w	8007a0c <_svfiprintf_r+0x1c8>
 80078c8:	2300      	movs	r3, #0
 80078ca:	f04f 32ff 	mov.w	r2, #4294967295
 80078ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078d2:	f10a 0a01 	add.w	sl, sl, #1
 80078d6:	9304      	str	r3, [sp, #16]
 80078d8:	9307      	str	r3, [sp, #28]
 80078da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078de:	931a      	str	r3, [sp, #104]	; 0x68
 80078e0:	4654      	mov	r4, sl
 80078e2:	2205      	movs	r2, #5
 80078e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078e8:	4851      	ldr	r0, [pc, #324]	; (8007a30 <_svfiprintf_r+0x1ec>)
 80078ea:	f7f8 fd01 	bl	80002f0 <memchr>
 80078ee:	9a04      	ldr	r2, [sp, #16]
 80078f0:	b9d8      	cbnz	r0, 800792a <_svfiprintf_r+0xe6>
 80078f2:	06d0      	lsls	r0, r2, #27
 80078f4:	bf44      	itt	mi
 80078f6:	2320      	movmi	r3, #32
 80078f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078fc:	0711      	lsls	r1, r2, #28
 80078fe:	bf44      	itt	mi
 8007900:	232b      	movmi	r3, #43	; 0x2b
 8007902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007906:	f89a 3000 	ldrb.w	r3, [sl]
 800790a:	2b2a      	cmp	r3, #42	; 0x2a
 800790c:	d015      	beq.n	800793a <_svfiprintf_r+0xf6>
 800790e:	9a07      	ldr	r2, [sp, #28]
 8007910:	4654      	mov	r4, sl
 8007912:	2000      	movs	r0, #0
 8007914:	f04f 0c0a 	mov.w	ip, #10
 8007918:	4621      	mov	r1, r4
 800791a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800791e:	3b30      	subs	r3, #48	; 0x30
 8007920:	2b09      	cmp	r3, #9
 8007922:	d94e      	bls.n	80079c2 <_svfiprintf_r+0x17e>
 8007924:	b1b0      	cbz	r0, 8007954 <_svfiprintf_r+0x110>
 8007926:	9207      	str	r2, [sp, #28]
 8007928:	e014      	b.n	8007954 <_svfiprintf_r+0x110>
 800792a:	eba0 0308 	sub.w	r3, r0, r8
 800792e:	fa09 f303 	lsl.w	r3, r9, r3
 8007932:	4313      	orrs	r3, r2
 8007934:	9304      	str	r3, [sp, #16]
 8007936:	46a2      	mov	sl, r4
 8007938:	e7d2      	b.n	80078e0 <_svfiprintf_r+0x9c>
 800793a:	9b03      	ldr	r3, [sp, #12]
 800793c:	1d19      	adds	r1, r3, #4
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	9103      	str	r1, [sp, #12]
 8007942:	2b00      	cmp	r3, #0
 8007944:	bfbb      	ittet	lt
 8007946:	425b      	neglt	r3, r3
 8007948:	f042 0202 	orrlt.w	r2, r2, #2
 800794c:	9307      	strge	r3, [sp, #28]
 800794e:	9307      	strlt	r3, [sp, #28]
 8007950:	bfb8      	it	lt
 8007952:	9204      	strlt	r2, [sp, #16]
 8007954:	7823      	ldrb	r3, [r4, #0]
 8007956:	2b2e      	cmp	r3, #46	; 0x2e
 8007958:	d10c      	bne.n	8007974 <_svfiprintf_r+0x130>
 800795a:	7863      	ldrb	r3, [r4, #1]
 800795c:	2b2a      	cmp	r3, #42	; 0x2a
 800795e:	d135      	bne.n	80079cc <_svfiprintf_r+0x188>
 8007960:	9b03      	ldr	r3, [sp, #12]
 8007962:	1d1a      	adds	r2, r3, #4
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	9203      	str	r2, [sp, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	bfb8      	it	lt
 800796c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007970:	3402      	adds	r4, #2
 8007972:	9305      	str	r3, [sp, #20]
 8007974:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a40 <_svfiprintf_r+0x1fc>
 8007978:	7821      	ldrb	r1, [r4, #0]
 800797a:	2203      	movs	r2, #3
 800797c:	4650      	mov	r0, sl
 800797e:	f7f8 fcb7 	bl	80002f0 <memchr>
 8007982:	b140      	cbz	r0, 8007996 <_svfiprintf_r+0x152>
 8007984:	2340      	movs	r3, #64	; 0x40
 8007986:	eba0 000a 	sub.w	r0, r0, sl
 800798a:	fa03 f000 	lsl.w	r0, r3, r0
 800798e:	9b04      	ldr	r3, [sp, #16]
 8007990:	4303      	orrs	r3, r0
 8007992:	3401      	adds	r4, #1
 8007994:	9304      	str	r3, [sp, #16]
 8007996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800799a:	4826      	ldr	r0, [pc, #152]	; (8007a34 <_svfiprintf_r+0x1f0>)
 800799c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079a0:	2206      	movs	r2, #6
 80079a2:	f7f8 fca5 	bl	80002f0 <memchr>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	d038      	beq.n	8007a1c <_svfiprintf_r+0x1d8>
 80079aa:	4b23      	ldr	r3, [pc, #140]	; (8007a38 <_svfiprintf_r+0x1f4>)
 80079ac:	bb1b      	cbnz	r3, 80079f6 <_svfiprintf_r+0x1b2>
 80079ae:	9b03      	ldr	r3, [sp, #12]
 80079b0:	3307      	adds	r3, #7
 80079b2:	f023 0307 	bic.w	r3, r3, #7
 80079b6:	3308      	adds	r3, #8
 80079b8:	9303      	str	r3, [sp, #12]
 80079ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079bc:	4433      	add	r3, r6
 80079be:	9309      	str	r3, [sp, #36]	; 0x24
 80079c0:	e767      	b.n	8007892 <_svfiprintf_r+0x4e>
 80079c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079c6:	460c      	mov	r4, r1
 80079c8:	2001      	movs	r0, #1
 80079ca:	e7a5      	b.n	8007918 <_svfiprintf_r+0xd4>
 80079cc:	2300      	movs	r3, #0
 80079ce:	3401      	adds	r4, #1
 80079d0:	9305      	str	r3, [sp, #20]
 80079d2:	4619      	mov	r1, r3
 80079d4:	f04f 0c0a 	mov.w	ip, #10
 80079d8:	4620      	mov	r0, r4
 80079da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079de:	3a30      	subs	r2, #48	; 0x30
 80079e0:	2a09      	cmp	r2, #9
 80079e2:	d903      	bls.n	80079ec <_svfiprintf_r+0x1a8>
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d0c5      	beq.n	8007974 <_svfiprintf_r+0x130>
 80079e8:	9105      	str	r1, [sp, #20]
 80079ea:	e7c3      	b.n	8007974 <_svfiprintf_r+0x130>
 80079ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80079f0:	4604      	mov	r4, r0
 80079f2:	2301      	movs	r3, #1
 80079f4:	e7f0      	b.n	80079d8 <_svfiprintf_r+0x194>
 80079f6:	ab03      	add	r3, sp, #12
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	462a      	mov	r2, r5
 80079fc:	4b0f      	ldr	r3, [pc, #60]	; (8007a3c <_svfiprintf_r+0x1f8>)
 80079fe:	a904      	add	r1, sp, #16
 8007a00:	4638      	mov	r0, r7
 8007a02:	f3af 8000 	nop.w
 8007a06:	1c42      	adds	r2, r0, #1
 8007a08:	4606      	mov	r6, r0
 8007a0a:	d1d6      	bne.n	80079ba <_svfiprintf_r+0x176>
 8007a0c:	89ab      	ldrh	r3, [r5, #12]
 8007a0e:	065b      	lsls	r3, r3, #25
 8007a10:	f53f af2c 	bmi.w	800786c <_svfiprintf_r+0x28>
 8007a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a16:	b01d      	add	sp, #116	; 0x74
 8007a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a1c:	ab03      	add	r3, sp, #12
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	462a      	mov	r2, r5
 8007a22:	4b06      	ldr	r3, [pc, #24]	; (8007a3c <_svfiprintf_r+0x1f8>)
 8007a24:	a904      	add	r1, sp, #16
 8007a26:	4638      	mov	r0, r7
 8007a28:	f000 f87a 	bl	8007b20 <_printf_i>
 8007a2c:	e7eb      	b.n	8007a06 <_svfiprintf_r+0x1c2>
 8007a2e:	bf00      	nop
 8007a30:	08007f80 	.word	0x08007f80
 8007a34:	08007f8a 	.word	0x08007f8a
 8007a38:	00000000 	.word	0x00000000
 8007a3c:	0800778d 	.word	0x0800778d
 8007a40:	08007f86 	.word	0x08007f86

08007a44 <_printf_common>:
 8007a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a48:	4616      	mov	r6, r2
 8007a4a:	4699      	mov	r9, r3
 8007a4c:	688a      	ldr	r2, [r1, #8]
 8007a4e:	690b      	ldr	r3, [r1, #16]
 8007a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a54:	4293      	cmp	r3, r2
 8007a56:	bfb8      	it	lt
 8007a58:	4613      	movlt	r3, r2
 8007a5a:	6033      	str	r3, [r6, #0]
 8007a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a60:	4607      	mov	r7, r0
 8007a62:	460c      	mov	r4, r1
 8007a64:	b10a      	cbz	r2, 8007a6a <_printf_common+0x26>
 8007a66:	3301      	adds	r3, #1
 8007a68:	6033      	str	r3, [r6, #0]
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	0699      	lsls	r1, r3, #26
 8007a6e:	bf42      	ittt	mi
 8007a70:	6833      	ldrmi	r3, [r6, #0]
 8007a72:	3302      	addmi	r3, #2
 8007a74:	6033      	strmi	r3, [r6, #0]
 8007a76:	6825      	ldr	r5, [r4, #0]
 8007a78:	f015 0506 	ands.w	r5, r5, #6
 8007a7c:	d106      	bne.n	8007a8c <_printf_common+0x48>
 8007a7e:	f104 0a19 	add.w	sl, r4, #25
 8007a82:	68e3      	ldr	r3, [r4, #12]
 8007a84:	6832      	ldr	r2, [r6, #0]
 8007a86:	1a9b      	subs	r3, r3, r2
 8007a88:	42ab      	cmp	r3, r5
 8007a8a:	dc26      	bgt.n	8007ada <_printf_common+0x96>
 8007a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a90:	1e13      	subs	r3, r2, #0
 8007a92:	6822      	ldr	r2, [r4, #0]
 8007a94:	bf18      	it	ne
 8007a96:	2301      	movne	r3, #1
 8007a98:	0692      	lsls	r2, r2, #26
 8007a9a:	d42b      	bmi.n	8007af4 <_printf_common+0xb0>
 8007a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007aa0:	4649      	mov	r1, r9
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	47c0      	blx	r8
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d01e      	beq.n	8007ae8 <_printf_common+0xa4>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	68e5      	ldr	r5, [r4, #12]
 8007aae:	6832      	ldr	r2, [r6, #0]
 8007ab0:	f003 0306 	and.w	r3, r3, #6
 8007ab4:	2b04      	cmp	r3, #4
 8007ab6:	bf08      	it	eq
 8007ab8:	1aad      	subeq	r5, r5, r2
 8007aba:	68a3      	ldr	r3, [r4, #8]
 8007abc:	6922      	ldr	r2, [r4, #16]
 8007abe:	bf0c      	ite	eq
 8007ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ac4:	2500      	movne	r5, #0
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	bfc4      	itt	gt
 8007aca:	1a9b      	subgt	r3, r3, r2
 8007acc:	18ed      	addgt	r5, r5, r3
 8007ace:	2600      	movs	r6, #0
 8007ad0:	341a      	adds	r4, #26
 8007ad2:	42b5      	cmp	r5, r6
 8007ad4:	d11a      	bne.n	8007b0c <_printf_common+0xc8>
 8007ad6:	2000      	movs	r0, #0
 8007ad8:	e008      	b.n	8007aec <_printf_common+0xa8>
 8007ada:	2301      	movs	r3, #1
 8007adc:	4652      	mov	r2, sl
 8007ade:	4649      	mov	r1, r9
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	47c0      	blx	r8
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	d103      	bne.n	8007af0 <_printf_common+0xac>
 8007ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af0:	3501      	adds	r5, #1
 8007af2:	e7c6      	b.n	8007a82 <_printf_common+0x3e>
 8007af4:	18e1      	adds	r1, r4, r3
 8007af6:	1c5a      	adds	r2, r3, #1
 8007af8:	2030      	movs	r0, #48	; 0x30
 8007afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007afe:	4422      	add	r2, r4
 8007b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b08:	3302      	adds	r3, #2
 8007b0a:	e7c7      	b.n	8007a9c <_printf_common+0x58>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	4622      	mov	r2, r4
 8007b10:	4649      	mov	r1, r9
 8007b12:	4638      	mov	r0, r7
 8007b14:	47c0      	blx	r8
 8007b16:	3001      	adds	r0, #1
 8007b18:	d0e6      	beq.n	8007ae8 <_printf_common+0xa4>
 8007b1a:	3601      	adds	r6, #1
 8007b1c:	e7d9      	b.n	8007ad2 <_printf_common+0x8e>
	...

08007b20 <_printf_i>:
 8007b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b24:	7e0f      	ldrb	r7, [r1, #24]
 8007b26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b28:	2f78      	cmp	r7, #120	; 0x78
 8007b2a:	4691      	mov	r9, r2
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	460c      	mov	r4, r1
 8007b30:	469a      	mov	sl, r3
 8007b32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b36:	d807      	bhi.n	8007b48 <_printf_i+0x28>
 8007b38:	2f62      	cmp	r7, #98	; 0x62
 8007b3a:	d80a      	bhi.n	8007b52 <_printf_i+0x32>
 8007b3c:	2f00      	cmp	r7, #0
 8007b3e:	f000 80d8 	beq.w	8007cf2 <_printf_i+0x1d2>
 8007b42:	2f58      	cmp	r7, #88	; 0x58
 8007b44:	f000 80a3 	beq.w	8007c8e <_printf_i+0x16e>
 8007b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b50:	e03a      	b.n	8007bc8 <_printf_i+0xa8>
 8007b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b56:	2b15      	cmp	r3, #21
 8007b58:	d8f6      	bhi.n	8007b48 <_printf_i+0x28>
 8007b5a:	a101      	add	r1, pc, #4	; (adr r1, 8007b60 <_printf_i+0x40>)
 8007b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b60:	08007bb9 	.word	0x08007bb9
 8007b64:	08007bcd 	.word	0x08007bcd
 8007b68:	08007b49 	.word	0x08007b49
 8007b6c:	08007b49 	.word	0x08007b49
 8007b70:	08007b49 	.word	0x08007b49
 8007b74:	08007b49 	.word	0x08007b49
 8007b78:	08007bcd 	.word	0x08007bcd
 8007b7c:	08007b49 	.word	0x08007b49
 8007b80:	08007b49 	.word	0x08007b49
 8007b84:	08007b49 	.word	0x08007b49
 8007b88:	08007b49 	.word	0x08007b49
 8007b8c:	08007cd9 	.word	0x08007cd9
 8007b90:	08007bfd 	.word	0x08007bfd
 8007b94:	08007cbb 	.word	0x08007cbb
 8007b98:	08007b49 	.word	0x08007b49
 8007b9c:	08007b49 	.word	0x08007b49
 8007ba0:	08007cfb 	.word	0x08007cfb
 8007ba4:	08007b49 	.word	0x08007b49
 8007ba8:	08007bfd 	.word	0x08007bfd
 8007bac:	08007b49 	.word	0x08007b49
 8007bb0:	08007b49 	.word	0x08007b49
 8007bb4:	08007cc3 	.word	0x08007cc3
 8007bb8:	682b      	ldr	r3, [r5, #0]
 8007bba:	1d1a      	adds	r2, r3, #4
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	602a      	str	r2, [r5, #0]
 8007bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e0a3      	b.n	8007d14 <_printf_i+0x1f4>
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	6829      	ldr	r1, [r5, #0]
 8007bd0:	0606      	lsls	r6, r0, #24
 8007bd2:	f101 0304 	add.w	r3, r1, #4
 8007bd6:	d50a      	bpl.n	8007bee <_printf_i+0xce>
 8007bd8:	680e      	ldr	r6, [r1, #0]
 8007bda:	602b      	str	r3, [r5, #0]
 8007bdc:	2e00      	cmp	r6, #0
 8007bde:	da03      	bge.n	8007be8 <_printf_i+0xc8>
 8007be0:	232d      	movs	r3, #45	; 0x2d
 8007be2:	4276      	negs	r6, r6
 8007be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007be8:	485e      	ldr	r0, [pc, #376]	; (8007d64 <_printf_i+0x244>)
 8007bea:	230a      	movs	r3, #10
 8007bec:	e019      	b.n	8007c22 <_printf_i+0x102>
 8007bee:	680e      	ldr	r6, [r1, #0]
 8007bf0:	602b      	str	r3, [r5, #0]
 8007bf2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007bf6:	bf18      	it	ne
 8007bf8:	b236      	sxthne	r6, r6
 8007bfa:	e7ef      	b.n	8007bdc <_printf_i+0xbc>
 8007bfc:	682b      	ldr	r3, [r5, #0]
 8007bfe:	6820      	ldr	r0, [r4, #0]
 8007c00:	1d19      	adds	r1, r3, #4
 8007c02:	6029      	str	r1, [r5, #0]
 8007c04:	0601      	lsls	r1, r0, #24
 8007c06:	d501      	bpl.n	8007c0c <_printf_i+0xec>
 8007c08:	681e      	ldr	r6, [r3, #0]
 8007c0a:	e002      	b.n	8007c12 <_printf_i+0xf2>
 8007c0c:	0646      	lsls	r6, r0, #25
 8007c0e:	d5fb      	bpl.n	8007c08 <_printf_i+0xe8>
 8007c10:	881e      	ldrh	r6, [r3, #0]
 8007c12:	4854      	ldr	r0, [pc, #336]	; (8007d64 <_printf_i+0x244>)
 8007c14:	2f6f      	cmp	r7, #111	; 0x6f
 8007c16:	bf0c      	ite	eq
 8007c18:	2308      	moveq	r3, #8
 8007c1a:	230a      	movne	r3, #10
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c22:	6865      	ldr	r5, [r4, #4]
 8007c24:	60a5      	str	r5, [r4, #8]
 8007c26:	2d00      	cmp	r5, #0
 8007c28:	bfa2      	ittt	ge
 8007c2a:	6821      	ldrge	r1, [r4, #0]
 8007c2c:	f021 0104 	bicge.w	r1, r1, #4
 8007c30:	6021      	strge	r1, [r4, #0]
 8007c32:	b90e      	cbnz	r6, 8007c38 <_printf_i+0x118>
 8007c34:	2d00      	cmp	r5, #0
 8007c36:	d04d      	beq.n	8007cd4 <_printf_i+0x1b4>
 8007c38:	4615      	mov	r5, r2
 8007c3a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c3e:	fb03 6711 	mls	r7, r3, r1, r6
 8007c42:	5dc7      	ldrb	r7, [r0, r7]
 8007c44:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c48:	4637      	mov	r7, r6
 8007c4a:	42bb      	cmp	r3, r7
 8007c4c:	460e      	mov	r6, r1
 8007c4e:	d9f4      	bls.n	8007c3a <_printf_i+0x11a>
 8007c50:	2b08      	cmp	r3, #8
 8007c52:	d10b      	bne.n	8007c6c <_printf_i+0x14c>
 8007c54:	6823      	ldr	r3, [r4, #0]
 8007c56:	07de      	lsls	r6, r3, #31
 8007c58:	d508      	bpl.n	8007c6c <_printf_i+0x14c>
 8007c5a:	6923      	ldr	r3, [r4, #16]
 8007c5c:	6861      	ldr	r1, [r4, #4]
 8007c5e:	4299      	cmp	r1, r3
 8007c60:	bfde      	ittt	le
 8007c62:	2330      	movle	r3, #48	; 0x30
 8007c64:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c68:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c6c:	1b52      	subs	r2, r2, r5
 8007c6e:	6122      	str	r2, [r4, #16]
 8007c70:	f8cd a000 	str.w	sl, [sp]
 8007c74:	464b      	mov	r3, r9
 8007c76:	aa03      	add	r2, sp, #12
 8007c78:	4621      	mov	r1, r4
 8007c7a:	4640      	mov	r0, r8
 8007c7c:	f7ff fee2 	bl	8007a44 <_printf_common>
 8007c80:	3001      	adds	r0, #1
 8007c82:	d14c      	bne.n	8007d1e <_printf_i+0x1fe>
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295
 8007c88:	b004      	add	sp, #16
 8007c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c8e:	4835      	ldr	r0, [pc, #212]	; (8007d64 <_printf_i+0x244>)
 8007c90:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c94:	6829      	ldr	r1, [r5, #0]
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c9c:	6029      	str	r1, [r5, #0]
 8007c9e:	061d      	lsls	r5, r3, #24
 8007ca0:	d514      	bpl.n	8007ccc <_printf_i+0x1ac>
 8007ca2:	07df      	lsls	r7, r3, #31
 8007ca4:	bf44      	itt	mi
 8007ca6:	f043 0320 	orrmi.w	r3, r3, #32
 8007caa:	6023      	strmi	r3, [r4, #0]
 8007cac:	b91e      	cbnz	r6, 8007cb6 <_printf_i+0x196>
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	f023 0320 	bic.w	r3, r3, #32
 8007cb4:	6023      	str	r3, [r4, #0]
 8007cb6:	2310      	movs	r3, #16
 8007cb8:	e7b0      	b.n	8007c1c <_printf_i+0xfc>
 8007cba:	6823      	ldr	r3, [r4, #0]
 8007cbc:	f043 0320 	orr.w	r3, r3, #32
 8007cc0:	6023      	str	r3, [r4, #0]
 8007cc2:	2378      	movs	r3, #120	; 0x78
 8007cc4:	4828      	ldr	r0, [pc, #160]	; (8007d68 <_printf_i+0x248>)
 8007cc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007cca:	e7e3      	b.n	8007c94 <_printf_i+0x174>
 8007ccc:	0659      	lsls	r1, r3, #25
 8007cce:	bf48      	it	mi
 8007cd0:	b2b6      	uxthmi	r6, r6
 8007cd2:	e7e6      	b.n	8007ca2 <_printf_i+0x182>
 8007cd4:	4615      	mov	r5, r2
 8007cd6:	e7bb      	b.n	8007c50 <_printf_i+0x130>
 8007cd8:	682b      	ldr	r3, [r5, #0]
 8007cda:	6826      	ldr	r6, [r4, #0]
 8007cdc:	6961      	ldr	r1, [r4, #20]
 8007cde:	1d18      	adds	r0, r3, #4
 8007ce0:	6028      	str	r0, [r5, #0]
 8007ce2:	0635      	lsls	r5, r6, #24
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	d501      	bpl.n	8007cec <_printf_i+0x1cc>
 8007ce8:	6019      	str	r1, [r3, #0]
 8007cea:	e002      	b.n	8007cf2 <_printf_i+0x1d2>
 8007cec:	0670      	lsls	r0, r6, #25
 8007cee:	d5fb      	bpl.n	8007ce8 <_printf_i+0x1c8>
 8007cf0:	8019      	strh	r1, [r3, #0]
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	6123      	str	r3, [r4, #16]
 8007cf6:	4615      	mov	r5, r2
 8007cf8:	e7ba      	b.n	8007c70 <_printf_i+0x150>
 8007cfa:	682b      	ldr	r3, [r5, #0]
 8007cfc:	1d1a      	adds	r2, r3, #4
 8007cfe:	602a      	str	r2, [r5, #0]
 8007d00:	681d      	ldr	r5, [r3, #0]
 8007d02:	6862      	ldr	r2, [r4, #4]
 8007d04:	2100      	movs	r1, #0
 8007d06:	4628      	mov	r0, r5
 8007d08:	f7f8 faf2 	bl	80002f0 <memchr>
 8007d0c:	b108      	cbz	r0, 8007d12 <_printf_i+0x1f2>
 8007d0e:	1b40      	subs	r0, r0, r5
 8007d10:	6060      	str	r0, [r4, #4]
 8007d12:	6863      	ldr	r3, [r4, #4]
 8007d14:	6123      	str	r3, [r4, #16]
 8007d16:	2300      	movs	r3, #0
 8007d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d1c:	e7a8      	b.n	8007c70 <_printf_i+0x150>
 8007d1e:	6923      	ldr	r3, [r4, #16]
 8007d20:	462a      	mov	r2, r5
 8007d22:	4649      	mov	r1, r9
 8007d24:	4640      	mov	r0, r8
 8007d26:	47d0      	blx	sl
 8007d28:	3001      	adds	r0, #1
 8007d2a:	d0ab      	beq.n	8007c84 <_printf_i+0x164>
 8007d2c:	6823      	ldr	r3, [r4, #0]
 8007d2e:	079b      	lsls	r3, r3, #30
 8007d30:	d413      	bmi.n	8007d5a <_printf_i+0x23a>
 8007d32:	68e0      	ldr	r0, [r4, #12]
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	4298      	cmp	r0, r3
 8007d38:	bfb8      	it	lt
 8007d3a:	4618      	movlt	r0, r3
 8007d3c:	e7a4      	b.n	8007c88 <_printf_i+0x168>
 8007d3e:	2301      	movs	r3, #1
 8007d40:	4632      	mov	r2, r6
 8007d42:	4649      	mov	r1, r9
 8007d44:	4640      	mov	r0, r8
 8007d46:	47d0      	blx	sl
 8007d48:	3001      	adds	r0, #1
 8007d4a:	d09b      	beq.n	8007c84 <_printf_i+0x164>
 8007d4c:	3501      	adds	r5, #1
 8007d4e:	68e3      	ldr	r3, [r4, #12]
 8007d50:	9903      	ldr	r1, [sp, #12]
 8007d52:	1a5b      	subs	r3, r3, r1
 8007d54:	42ab      	cmp	r3, r5
 8007d56:	dcf2      	bgt.n	8007d3e <_printf_i+0x21e>
 8007d58:	e7eb      	b.n	8007d32 <_printf_i+0x212>
 8007d5a:	2500      	movs	r5, #0
 8007d5c:	f104 0619 	add.w	r6, r4, #25
 8007d60:	e7f5      	b.n	8007d4e <_printf_i+0x22e>
 8007d62:	bf00      	nop
 8007d64:	08007f91 	.word	0x08007f91
 8007d68:	08007fa2 	.word	0x08007fa2

08007d6c <memmove>:
 8007d6c:	4288      	cmp	r0, r1
 8007d6e:	b510      	push	{r4, lr}
 8007d70:	eb01 0402 	add.w	r4, r1, r2
 8007d74:	d902      	bls.n	8007d7c <memmove+0x10>
 8007d76:	4284      	cmp	r4, r0
 8007d78:	4623      	mov	r3, r4
 8007d7a:	d807      	bhi.n	8007d8c <memmove+0x20>
 8007d7c:	1e43      	subs	r3, r0, #1
 8007d7e:	42a1      	cmp	r1, r4
 8007d80:	d008      	beq.n	8007d94 <memmove+0x28>
 8007d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d8a:	e7f8      	b.n	8007d7e <memmove+0x12>
 8007d8c:	4402      	add	r2, r0
 8007d8e:	4601      	mov	r1, r0
 8007d90:	428a      	cmp	r2, r1
 8007d92:	d100      	bne.n	8007d96 <memmove+0x2a>
 8007d94:	bd10      	pop	{r4, pc}
 8007d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d9e:	e7f7      	b.n	8007d90 <memmove+0x24>

08007da0 <_realloc_r>:
 8007da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da4:	4680      	mov	r8, r0
 8007da6:	4614      	mov	r4, r2
 8007da8:	460e      	mov	r6, r1
 8007daa:	b921      	cbnz	r1, 8007db6 <_realloc_r+0x16>
 8007dac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007db0:	4611      	mov	r1, r2
 8007db2:	f7ff bb85 	b.w	80074c0 <_malloc_r>
 8007db6:	b92a      	cbnz	r2, 8007dc4 <_realloc_r+0x24>
 8007db8:	f7ff fc9c 	bl	80076f4 <_free_r>
 8007dbc:	4625      	mov	r5, r4
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc4:	f000 f81b 	bl	8007dfe <_malloc_usable_size_r>
 8007dc8:	4284      	cmp	r4, r0
 8007dca:	4607      	mov	r7, r0
 8007dcc:	d802      	bhi.n	8007dd4 <_realloc_r+0x34>
 8007dce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007dd2:	d812      	bhi.n	8007dfa <_realloc_r+0x5a>
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	4640      	mov	r0, r8
 8007dd8:	f7ff fb72 	bl	80074c0 <_malloc_r>
 8007ddc:	4605      	mov	r5, r0
 8007dde:	2800      	cmp	r0, #0
 8007de0:	d0ed      	beq.n	8007dbe <_realloc_r+0x1e>
 8007de2:	42bc      	cmp	r4, r7
 8007de4:	4622      	mov	r2, r4
 8007de6:	4631      	mov	r1, r6
 8007de8:	bf28      	it	cs
 8007dea:	463a      	movcs	r2, r7
 8007dec:	f7ff fb32 	bl	8007454 <memcpy>
 8007df0:	4631      	mov	r1, r6
 8007df2:	4640      	mov	r0, r8
 8007df4:	f7ff fc7e 	bl	80076f4 <_free_r>
 8007df8:	e7e1      	b.n	8007dbe <_realloc_r+0x1e>
 8007dfa:	4635      	mov	r5, r6
 8007dfc:	e7df      	b.n	8007dbe <_realloc_r+0x1e>

08007dfe <_malloc_usable_size_r>:
 8007dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e02:	1f18      	subs	r0, r3, #4
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	bfbc      	itt	lt
 8007e08:	580b      	ldrlt	r3, [r1, r0]
 8007e0a:	18c0      	addlt	r0, r0, r3
 8007e0c:	4770      	bx	lr
	...

08007e10 <_init>:
 8007e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e12:	bf00      	nop
 8007e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e16:	bc08      	pop	{r3}
 8007e18:	469e      	mov	lr, r3
 8007e1a:	4770      	bx	lr

08007e1c <_fini>:
 8007e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1e:	bf00      	nop
 8007e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e22:	bc08      	pop	{r3}
 8007e24:	469e      	mov	lr, r3
 8007e26:	4770      	bx	lr
