Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 15 09:59:21 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 5          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                                | 31         |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/fsm_01_0/inst/FSM_onehot_STATE_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/fsm_01_0/inst/FSM_onehot_STATE_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/fsm_01_0/inst/FSM_onehot_STATE_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/fsm_01_0/inst/FSM_onehot_STATE_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/fsm_01_0/inst/FSM_onehot_STATE_reg[4]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALID_reg cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALID_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[10] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[11] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[12] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[13] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[14] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[15] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[16] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[17] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[18] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[19] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[20] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[21] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[22] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[23] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[24] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[25] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[26] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[27] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[28] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[29] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[30] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[31] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[4] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[5] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[6] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[7] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[8] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/REG_VALUE_reg[9] cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/REG_VALUE_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/led_reg cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/led_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/fsm_01_0/inst/ready_reg cannot be properly analyzed as its control pin design_1_i/fsm_01_0/inst/ready_reg/G is not reached by a timing clock
Related violations: <none>


