// Seed: 1866286221
`define pp_10 0
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input supply1 id_5,
    output id_6,
    output tri0 id_7,
    output id_8,
    output id_9
);
  assign id_8[1'b0] = id_5[1];
  assign id_7[1] = 1;
endmodule
