// Seed: 3318514735
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri0  id_2
);
  assign id_2 = (1);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    output tri0 id_9,
    output tri0 id_10,
    input wire id_11,
    output wand id_12,
    output wire id_13,
    input tri0 id_14
);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
endmodule
