verilog xil_defaultlib --include "E:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../FINAL.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FINAL.gen/sources_1/bd/design_1/ipshared/abef/hdl" --include "../../../../FINAL.gen/sources_1/bd/design_1/ip/design_1_FFT_IP_1_0/drivers/FFT_IP_v1_0/src" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_BUS_A_s_axi.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_f_M_value_RAM_AUTO_1R1W.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_FFT_IP_Pipeline_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_FFT_IP_Pipeline_VITIS_LOOP_97_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_FFT_IP_Pipeline_VITIS_LOOP_112_3.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_flow_control_loop_pipe_sequential_init.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_fptrunc_64ns_32_3_no_dsp_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mul_13ns_32s_32_3_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mul_32s_32s_32_3_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mul_33ns_34ns_66_3_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mul_44s_44ns_87_3_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mul_52s_54ns_105_5_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mul_64s_64s_126_5_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_mux_42_32_1_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_Pipeline_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_Pipeline_2.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_Pipeline_3.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_s.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_srem_32ns_32ns_32_36_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_f2_M_value_RAM_AUTO_1R1W.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_Pipeline_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_Pipeline_4.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_Pipeline_5.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_Pipeline_VITIS_LOOP_44_1.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_Pipeline_VITIS_LOOP_47_2.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP_transform_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_65_3.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/verilog/FFT_IP.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/ip/FFT_IP_faddfsub_32ns_32ns_32_10_full_dsp_1_ip.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/ip/FFT_IP_fmul_32ns_32ns_32_7_max_dsp_1_ip.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/ip/FFT_IP_fptrunc_64ns_32_3_no_dsp_1_ip.v" \
"../../../../FINAL.gen/sources_1/bd/design_1/ipshared/4228/hdl/ip/FFT_IP_fsqrt_32ns_32ns_32_28_no_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_FFT_IP_1_0/sim/design_1_FFT_IP_1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_peak_finder_final_0_0/src/floating_point_0/sim/floating_point_0.v" \
"../../../bd/design_1/ipshared/eace/hdl/AXI_peak_finder_final_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/eace/src/fp_gt.v" \
"../../../bd/design_1/ipshared/eace/src/peak_finder_fp.v" \
"../../../bd/design_1/ipshared/eace/hdl/AXI_peak_finder_final_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_peak_finder_final_0_0/sim/design_1_AXI_peak_finder_final_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" \
"../../../bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" \
"../../../bd/design_1/ip/design_1_auto_ds_5/sim/design_1_auto_ds_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
