.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

/* Generated by spimdisasm 1.11.5 */

glabel guMtxL2F
/* 43800 80068400 3C013780 */  lui       $at, (0x37800000 >> 16)
/* 43804 80068404 44810000 */  mtc1      $at, $f0
/* 43808 80068408 3C19FFFF */  lui       $t9, (0xFFFF0000 >> 16)
/* 4380C 8006840C 24B80020 */  addiu     $t8, $a1, 0x20
.LPAL_80068410:
/* 43810 80068410 8CA80000 */  lw        $t0, 0x0($a1)
/* 43814 80068414 8CA90020 */  lw        $t1, 0x20($a1)
/* 43818 80068418 01195024 */  and       $t2, $t0, $t9
/* 4381C 8006841C 00095C02 */  srl       $t3, $t1, 16
/* 43820 80068420 014B6025 */  or        $t4, $t2, $t3
/* 43824 80068424 00086C00 */  sll       $t5, $t0, 16
/* 43828 80068428 312EFFFF */  andi      $t6, $t1, 0xFFFF
/* 4382C 8006842C 01AE7825 */  or        $t7, $t5, $t6
/* 43830 80068430 448C2000 */  mtc1      $t4, $f4
/* 43834 80068434 00000000 */  nop
/* 43838 80068438 468021A0 */  cvt.s.w   $f6, $f4
/* 4383C 8006843C 46003202 */  mul.s     $f8, $f6, $f0
/* 43840 80068440 448F5000 */  mtc1      $t7, $f10
/* 43844 80068444 00000000 */  nop
/* 43848 80068448 46805420 */  cvt.s.w   $f16, $f10
/* 4384C 8006844C 46008482 */  mul.s     $f18, $f16, $f0
/* 43850 80068450 E4880000 */  swc1      $f8, 0x0($a0)
/* 43854 80068454 E4920004 */  swc1      $f18, 0x4($a0)
/* 43858 80068458 24A50004 */  addiu     $a1, $a1, 0x4
/* 4385C 8006845C 14B8FFEC */  bne       $a1, $t8, .LPAL_80068410
/* 43860 80068460 24840008 */   addiu    $a0, $a0, 0x8
/* 43864 80068464 03E00008 */  jr        $ra
/* 43868 80068468 00000000 */   nop
/* 4386C 8006846C 00000000 */  nop
/* 43870 80068470 00000000 */  nop
/* 43874 80068474 00000000 */  nop
/* 43878 80068478 00000000 */  nop
/* 4387C 8006847C 00000000 */  nop
