$comment
	File created using the following command:
		vcd file clock_div.msim.vcd -direction
$end
$date
	Wed Jun 01 19:26:42 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module clock_div_vlg_vec_tst $end
$var reg 1 ! clk_in $end
$var wire 1 " clk_out $end
$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) Add0~7 $end
$var wire 1 * Add0~8_combout $end
$var wire 1 + cnt~0_combout $end
$var wire 1 , clk_in~combout $end
$var wire 1 - clk_in~clkctrl_outclk $end
$var wire 1 . Add0~0_combout $end
$var wire 1 / cnt~2_combout $end
$var wire 1 0 Add0~1 $end
$var wire 1 1 Add0~2_combout $end
$var wire 1 2 Add0~3 $end
$var wire 1 3 Add0~4_combout $end
$var wire 1 4 Add0~5 $end
$var wire 1 5 Add0~6_combout $end
$var wire 1 6 cnt~1_combout $end
$var wire 1 7 Equal0~0_combout $end
$var wire 1 8 clk_out~0_combout $end
$var wire 1 9 clk_out~reg0_regout $end
$var wire 1 : cnt [4] $end
$var wire 1 ; cnt [3] $end
$var wire 1 < cnt [2] $end
$var wire 1 = cnt [1] $end
$var wire 1 > cnt [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
1$
x%
1&
1'
1(
1)
0*
0+
x,
x-
1.
1/
00
01
12
03
04
05
06
07
08
09
0>
0=
0<
0;
0:
$end
#1000000
