m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/Lab2/Top/software/Lab2/obj/default/runtime/sim/mentor
vdec
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1640011516
!i10b 1
!s100 l?8=XcUG>0zKeS^5I]gQ`0
I1PJ_d_Gm85YUJTzI?2lzb1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 dec_sv_unit
S1
R0
Z3 w1639938930
8D:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv
FD:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1640011516.000000
!s107 D:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv|
!s90 -reportprogress|300|-sv|D:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv|-L|altera_common_sv_packages|-work|sem|
!i113 1
o-sv -L altera_common_sv_packages -work sem
Z6 tCvgOpt 0
vperiodram
R1
!i10b 1
!s100 b4fGngaz>NHCZ<lik;m1;0
Iff4kPddm9HNmkK_f54hG12
R2
R0
R3
8D:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/periodram.v
FD:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/periodram.v
L0 40
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/periodram.v|
!s90 -reportprogress|300|D:/FPGA/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/periodram.v|-work|sem|
!i113 1
o-work sem
R6
