*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: D:\Ensar\Tez\RV32I
INFO: Auto-config - VLOG: D:\Ensar\Tez\RV32I
INFO: Auto-config - Wrote:
    .dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  D:\Ensar\Tez\RV32I\.dvt\default.build
    -f d:\Ensar\Tez\RV32I\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in d:\Ensar\Tez\RV32I\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [1s.044ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_memory_selector.sv ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_memory_selector.sv [91 ms, 176 lines, SystemVerilog_2012] ...
Loading (2) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v [23 ms, 146 lines, Verilog_2001] ...
Loading (3) D:\Ensar\Tez\RV32I\digital\modules\common\src\CSA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\CSA.sv [15 ms, 63 lines, SystemVerilog_2012] ...
Loading (4) D:\Ensar\Tez\RV32I\digital\modules\common\src\FA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\FA.sv [16 ms, 26 lines, SystemVerilog_2012] ...
Loading (5) D:\Ensar\Tez\RV32I\digital\modules\common\src\HA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\HA.sv [0 ms, 12 lines, SystemVerilog_2012] ...
Loading (6) D:\Ensar\Tez\RV32I\digital\modules\common\src\RCA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\RCA.sv [0 ms, 29 lines, SystemVerilog_2012] ...
Loading (7) D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_block_negedge_write.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_block_negedge_write.sv [47 ms, 141 lines, SystemVerilog_2012] ...
Loading (8) D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_sync_reset_negedge_write.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_sync_reset_negedge_write.sv [0 ms, 23 lines, SystemVerilog_2012] ...
Loading (9) D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_decoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_decoder.sv [16 ms, 17 lines, SystemVerilog_2012] ...
Loading (10) D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_mux.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_mux.sv [0 ms, 19 lines, SystemVerilog_2012] ...
Loading (11) D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_interface.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_interface.sv [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (12) D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_pipeline_interface.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_pipeline_interface.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (13) D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\decode_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\decode_stage.sv [30 ms, 181 lines, SystemVerilog_2012] ...
Loading (14) D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\register_file.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\register_file.sv [0 ms, 43 lines, SystemVerilog_2012] ...
Loading (15) D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\rv32i_decoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\rv32i_decoder.sv [32 ms, 273 lines, SystemVerilog_2012] ...
Loading (16) D:\Ensar\Tez\RV32I\digital\modules\digital_top\src\rv32i_core.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\digital_top\src\rv32i_core.sv [31 ms, 215 lines, SystemVerilog_2012] ...
Loading (17) D:\Ensar\Tez\RV32I\digital\modules\execute\src\Branch_Controller.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\Branch_Controller.sv [0 ms, 47 lines, SystemVerilog_2012] ...
Loading (18) D:\Ensar\Tez\RV32I\digital\modules\execute\src\alu.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\alu.sv [16 ms, 58 lines, SystemVerilog_2012] ...
Loading (19) D:\Ensar\Tez\RV32I\digital\modules\execute\src\arithmetic_unit.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\arithmetic_unit.sv [15 ms, 70 lines, SystemVerilog_2012] ...
Loading (20) D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv [16 ms, 150 lines, SystemVerilog_2012] ...
Loading (21) D:\Ensar\Tez\RV32I\digital\modules\execute\src\function_unit_alu_shifter.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\function_unit_alu_shifter.sv [0 ms, 65 lines, SystemVerilog_2012] ...
Loading (22) D:\Ensar\Tez\RV32I\digital\modules\execute\src\logical_unit.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\logical_unit.sv [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (23) D:\Ensar\Tez\RV32I\digital\modules\execute\src\shifter.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\shifter.sv [23 ms, 36 lines, SystemVerilog_2012] ...
Loading (24) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv [2 ms, 39 lines, SystemVerilog_2012] ...
Loading (25) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\early_stage_immediate_decoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\early_stage_immediate_decoder.sv [6 ms, 59 lines, SystemVerilog_2012] ...
Loading (26) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\fetch_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\fetch_stage.sv [16 ms, 133 lines, SystemVerilog_2012] ...
Loading (27) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv [1 ms, 85 lines, SystemVerilog_2012] ...
Loading (28) D:\Ensar\Tez\RV32I\digital\modules\hazard\src\Data_Forward.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\hazard\src\Data_Forward.sv [0 ms, 48 lines, SystemVerilog_2012] ...
Loading (29) D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (30) D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv [19 ms, 113 lines, SystemVerilog_2012] ...
Loading (31) D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv [0 ms, 91 lines, SystemVerilog_2012] ...
Loading (32) D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv ...
Done D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv [58 ms, 567 lines, SystemVerilog_2012] ...
Loading (33) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_organizer.sv ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_organizer.sv [0 ms, 56 lines, SystemVerilog_2012] ...
Loading (34) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv [15 ms, 72 lines, SystemVerilog_2012] ...
Loading (35) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv [10 ms, 81 lines, SystemVerilog_2012] ...
Loading (36) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_tracer.sv ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_tracer.sv [4 ms, 44 lines, SystemVerilog_2012] ...
Loading (37) D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\tracer.v ...
Done D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\tracer.v [8 ms, 71 lines, Verilog_2001] ...
*** Done invocation #1 [530 ms] ***
*** Done parsing [LT 357 ms, PT 530 ms] ***
*** Total number of lines [3 374] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [3 ms] ...
Performing post full build step 2 (RI) [4 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [37 total, 37 unique, 0 optimized] ***
*** Done SystemVerilog build [768 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [3 ms] ...
*** Top designs: work.rv32i_core
Performing mixed post full build step (MIXED - ELAB) [915 ms] ...
Performing mixed post full build step (MIXED - UNEL) [114 ms] ...
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'control_signal_o' of '11-bit' type from '8'b0' of '8-bit' type
    at line 69 in D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv:69 [compile index 30]
*** Warning: UNELABORATED_MODULE: Module 'work.data_memory_selector' is not elaborated
    at line 12 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_memory_selector.sv:12 [compile index 1]
*** Warning: UNELABORATED_MODULE: Module 'work.memory_2rw_wb' is not elaborated
    at line 2 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:2 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr0][7 : 0]' in sequential logic (use non-blocking assignment)
    at line 103 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:103 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr0][15 : 8]' in sequential logic (use non-blocking assignment)
    at line 105 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:105 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr0][23 : 16]' in sequential logic (use non-blocking assignment)
    at line 107 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:107 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr0][31 : 24]' in sequential logic (use non-blocking assignment)
    at line 109 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:109 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr1][7 : 0]' in sequential logic (use non-blocking assignment)
    at line 127 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:127 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr1][15 : 8]' in sequential logic (use non-blocking assignment)
    at line 129 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:129 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr1][23 : 16]' in sequential logic (use non-blocking assignment)
    at line 131 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:131 [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'mem[addr1][31 : 24]' in sequential logic (use non-blocking assignment)
    at line 133 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:133 [compile index 2]
*** Warning: UNELABORATED_MODULE: Module 'work.dv_top' is not elaborated
    at line 14 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:14 [compile index 32]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'stuck_counter' in sequential logic (use non-blocking assignment)
    at line 546 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:546 [compile index 32]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'stuck_counter' in sequential logic (use non-blocking assignment)
    at line 560 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:560 [compile index 32]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'last_active_pc' in sequential logic (use non-blocking assignment)
    at line 561 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:561 [compile index 32]
*** Warning: UNELABORATED_MODULE: Module 'work.rv32i_data_wb_adapter' is not elaborated
    at line 10 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:10 [compile index 34]
*** Warning: UNELABORATED_MODULE: Module 'work.rv32i_inst_wb_adapter' is not elaborated
    at line 13 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:13 [compile index 35]
*** Warning: UNELABORATED_MODULE: Module 'work.rv32i_tracer' is not elaborated
    at line 10 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_tracer.sv:10 [compile index 36]
*** Warning: UNELABORATED_MODULE: Module 'work.tracer' is not elaborated
    at line 1 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\tracer.v:1 [compile index 37]
Performing mixed post full build step (VLOG - RD) [6 ms] ...
Performing mixed post full build step (VLOG - US) [126 ms] ...
*** Warning: SIGNAL_NEVER_READ: Signal 'addr_valid' is never read
    at line 71 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_memory_selector.sv:71 [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'dout0' is never used
    at line 42 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:42 [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'dout1' is never used
    at line 49 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:49 [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk0' is not an input port
    at line 98 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:98 [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk0' is not an input port
    at line 115 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:115 [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk1' is not an input port
    at line 123 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\memory_2rw_wb.v:123 [compile index 2]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'S' is not recommended
    at line 39 in D:\Ensar\Tez\RV32I\digital\modules\common\src\CSA.sv:39 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'MEM_result_WB_i' is never used
    at line 60 in D:\Ensar\Tez\RV32I\digital\modules\digital_top\src\rv32i_core.sv:60 [compile index 16]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'rs1_addr'
    at line 98 in D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv:98 [compile index 20]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'rs2_addr'
    at line 99 in D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv:99 [compile index 20]
*** Warning: SIGNAL_NEVER_USED: Signal 'instruction_valid' is never used
    at line 27 in D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv:27 [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 5 in D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv:5 [compile index 29]
*** Warning: SIGNAL_NEVER_USED: Signal 'reset' is never used
    at line 6 in D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv:6 [compile index 29]
*** Warning: PARAMETER_NEVER_USED: Parameter 'D' is never used
    at line 13 in D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv:13 [compile index 29]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'data_mem_width_sel'
    at line 54 in D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv:54 [compile index 30]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'mem_stage_destination'
    at line 58 in D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv:58 [compile index 30]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'mem_stage_we'
    at line 59 in D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv:59 [compile index 30]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'control_signal_o'
    at line 54 in D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv:54 [compile index 31]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'wb_stage_destination'
    at line 55 in D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv:55 [compile index 31]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'wb_stage_we'
    at line 56 in D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv:56 [compile index 31]
*** Warning: PARAMETER_NEVER_USED: Parameter 'DATA_WIDTH' is never used
    at line 19 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:19 [compile index 32]
*** Warning: PARAMETER_NEVER_USED: Parameter 'ADDR_WIDTH' is never used
    at line 20 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:20 [compile index 32]
*** Warning: PARAMETER_NEVER_USED: Parameter 'INST_MEM_SIZE' is never used
    at line 23 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:23 [compile index 32]
*** Warning: PARAMETER_NEVER_USED: Parameter 'D' is never used
    at line 35 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:35 [compile index 32]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'test_signature_addr_hit' is never written
    at line 458 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:458 [compile index 32]
*** Warning: SIGNAL_NEVER_READ: Signal 'pc_ctrl_current' is never read
    at line 512 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:512 [compile index 32]
*** Warning: SIGNAL_NEVER_READ: Signal 'pc_ctrl_save' is never read
    at line 513 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:513 [compile index 32]
*** Warning: SIGNAL_NEVER_READ: Signal 'fetch_jump' is never read
    at line 514 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:514 [compile index 32]
*** Warning: SIGNAL_NEVER_READ: Signal 'fetch_jalr' is never read
    at line 515 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:515 [compile index 32]
*** Warning: SIGNAL_NEVER_READ: Signal 'fetch_imm' is never read
    at line 516 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:516 [compile index 32]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 543 in D:\Ensar\Tez\RV32I\digital\testbench\riscv_dv_tb\dv_top.sv:543 [compile index 32]
*** Warning: SIGNAL_NEVER_READ: Signal 'mask2' is never read (connected to sub-instance output port)
    at line 30 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\data_organizer.sv:30 [compile index 33]
*** Warning: SIGNAL_NEVER_USED: Signal 'wb_stall_i' is never used
    at line 28 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:28 [compile index 34]
*** Warning: SIGNAL_NEVER_USED: Signal 'wb_ack_i' is never used
    at line 29 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:29 [compile index 34]
*** Warning: SIGNAL_NEVER_USED: Signal 'wb_err_i' is never used
    at line 31 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:31 [compile index 34]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'core_we_i' to 'wb_we_o'
    at line 53 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:53 [compile index 34]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'core_addr_i' to 'wb_adr_o'
    at line 54 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:54 [compile index 34]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'core_data_i' to 'wb_dat_o'
    at line 55 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_data_wb_adapter.sv:55 [compile index 34]
*** Warning: SIGNAL_NEVER_USED: Signal 'wb_stall_i' is never used
    at line 28 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:28 [compile index 35]
*** Warning: SIGNAL_NEVER_USED: Signal 'wb_err_i' is never used
    at line 31 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:31 [compile index 35]
*** Warning: SIGNAL_NEVER_READ: Signal 'instruction_data' is never read
    at line 41 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:41 [compile index 35]
*** Warning: SIGNAL_NEVER_READ: Signal 'data_valid' is never read
    at line 42 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:42 [compile index 35]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'core_addr_i' to 'wb_stb_o'
    at line 71 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:71 [compile index 35]
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'wb_dat_i' to 'core_data_o'
    at line 78 in D:\Ensar\Tez\RV32I\digital\testbench\tb_modules\rv32i_inst_wb_adapter.sv:78 [compile index 35]
*** Done mixed mode extension build [1s.339ms] ***
*** Total build time [3s.409ms] ***
