#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 19 12:42:23 2024
# Process ID: 32452
# Current directory: /home/abdul_waheed/Music/FYP
# Command line: vivado
# Log file: /home/abdul_waheed/Music/FYP/vivado.log
# Journal file: /home/abdul_waheed/Music/FYP/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/abdul_waheed/Videos/FYP/vivado_gemm/vivado_gemm.xpr
close_project
source /home/abdul_waheed/Music/FYP/project.tcl
open_project /home/abdul_waheed/Videos/FYP/vivado_gemm/vivado_gemm.xpr
close_project
source /home/abdul_waheed/Music/FYP/project.tcl
source /home/abdul_waheed/Music/FYP/project.tcl
add_files -norecurse {/home/abdul_waheed/Music/FYP/rtl/Controller/buffer_accum_ctrl.sv /home/abdul_waheed/Music/FYP/rtl/top_gemm.sv}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_gemm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property package_pin "" [get_ports [list  rst]]
export_ip_user_files -of_objects  [get_files /home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/abdul_waheed/Music/FYP/Vivado/Nexys-A7-100T-Master.xdc
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk E3
place_ports rst C12
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
file mkdir /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.srcs/constrs_1/new
close [ open /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /home/abdul_waheed/Music/FYP/vivado_gemm/vivado_gemm.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list out_inst]]
place_ports out_inst K15
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_gemm [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
current_design impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
current_design rtl_1
refresh_design
refresh_design
add_files -norecurse {/home/abdul_waheed/Music/FYP/rtl/Script/build/DCACHE.mem /home/abdul_waheed/Music/FYP/rtl/Script/build/ICACHE.mem}
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RISC_V [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
add_files -norecurse /home/abdul_waheed/Music/FYP/rtl/RISCV_Core/CEP.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CEP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_to_g[6]} {a_to_g[5]} {a_to_g[4]} {a_to_g[3]} {a_to_g[2]} {a_to_g[1]} {a_to_g[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an[7]} {an[6]} {an[5]} {an[4]} {an[3]} {an[2]} {an[1]} {an[0]}]]
place_ports {a_to_g[6]} T10
place_ports {a_to_g[5]} R10
place_ports {a_to_g[4]} K16
place_ports {a_to_g[3]} K13
place_ports {a_to_g[2]} P15
place_ports {a_to_g[1]} T11
place_ports {a_to_g[0]} L18
place_ports {an[7]} U13
place_ports {an[6]} K2
place_ports {an[5]} T14
place_ports {an[4]} P14
place_ports {an[3]} J4
place_ports {an[3]} J14
place_ports {an[2]} T9
place_ports {an[1]} J18
place_ports {an[0]} J17
save_constraints
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list ext_inter]]
set_property IOSTANDARD LVCMOS33 [get_ports [list timer_en]]
place_ports ext_inter R17
place_ports timer_en T8
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
current_design impl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
current_design rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
current_design impl_1
open_run synth_1 -name synth_1
