# RV32Icore

Making a RISC-V core for the base instruction set in VHDL


32 x registers

4 core instruction formats (R,I,S,U)

Types of instructions:

Integer computation instructions

  Integer register immediate instructions

  Integer register register instructions

  NOP instruction

Control transfer instructions 
  
  Unconditional jumps

  Conditional branches

load and store instructions

Memory ordering instructions 

Environment call and breakpoints




