

================================================================
== Vivado HLS Report for 'fir_filter_systolic'
================================================================
* Date:           Thu Apr  8 21:19:52 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        07
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.658 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    241|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|     189|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     189|    292|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |r_V_10_fu_250_p2       |     *    |      0|  0|  41|           8|           8|
    |r_V_11_fu_313_p2       |     *    |      0|  0|  41|           8|           8|
    |r_V_8_fu_133_p2        |     *    |      0|  0|  41|           8|           8|
    |r_V_9_fu_188_p2        |     *    |      0|  0|  41|           8|           8|
    |add_ln703_1_fu_268_p2  |     +    |      0|  0|  26|          19|          19|
    |add_ln703_2_fu_331_p2  |     +    |      0|  0|  26|          19|          19|
    |add_ln703_fu_206_p2    |     +    |      0|  0|  25|          18|          18|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 241|          88|          88|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  21|          4|    1|          4|
    |h_V_address0  |  15|          3|    2|          6|
    |h_V_address1  |  15|          3|    2|          6|
    +--------------+----+-----------+-----+-----------+
    |Total         |  51|         10|    5|         16|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |h_V_load_1_reg_370  |   8|   0|    8|          0|
    |h_V_load_reg_365    |   8|   0|    8|          0|
    |pe_x_V_0            |   8|   0|    8|          0|
    |pe_x_V_1            |   8|   0|    8|          0|
    |pe_x_V_2            |   8|   0|    8|          0|
    |pe_x_V_3            |   8|   0|    8|          0|
    |pe_y0_V_0           |  16|   0|   17|          1|
    |pe_y0_V_1           |  17|   0|   18|          1|
    |pe_y0_V_2           |  18|   0|   19|          1|
    |pe_y0_V_3           |  18|   0|   19|          1|
    |pe_y1_V_0           |  16|   0|   17|          1|
    |pe_y1_V_1           |  17|   0|   18|          1|
    |pe_y1_V_2           |  18|   0|   19|          1|
    |pe_y1_V_3           |  18|   0|   19|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 189|   0|  197|          8|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | fir_filter_systolic | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | fir_filter_systolic | return value |
|ap_start      |  in |    1| ap_ctrl_hs | fir_filter_systolic | return value |
|ap_done       | out |    1| ap_ctrl_hs | fir_filter_systolic | return value |
|ap_idle       | out |    1| ap_ctrl_hs | fir_filter_systolic | return value |
|ap_ready      | out |    1| ap_ctrl_hs | fir_filter_systolic | return value |
|x_V           |  in |    8|   ap_none  |         x_V         |    pointer   |
|h_V_address0  | out |    2|  ap_memory |         h_V         |     array    |
|h_V_ce0       | out |    1|  ap_memory |         h_V         |     array    |
|h_V_q0        |  in |    8|  ap_memory |         h_V         |     array    |
|h_V_address1  | out |    2|  ap_memory |         h_V         |     array    |
|h_V_ce1       | out |    1|  ap_memory |         h_V         |     array    |
|h_V_q1        |  in |    8|  ap_memory |         h_V         |     array    |
|y_V           | out |   19|   ap_vld   |         y_V         |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |         y_V         |    pointer   |
+--------------+-----+-----+------------+---------------------+--------------+

