// Seed: 2756697004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_5;
  assign id_4 = {1{1}};
  assign id_5 = id_5;
  always @(posedge id_3 / 1 or 1) id_2 = #0 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_6,
      id_1
  );
  assign modCall_1.id_4 = 0;
  wire id_9;
  wire id_10;
  always @(*) id_3 <= #id_5 1;
endmodule
