

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 20:38:35 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution11
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1185|     1185| 47.400 us | 47.400 us |  1185|  1185|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |     1184|     1184|       592|          -|          -|     2|    no    |
        | + Col_Loop         |      590|      590|       295|          -|          -|     2|    no    |
        |  ++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |  ++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |  ++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     696|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        0|      -|      96|      27|    -|
|Multiplexer      |        -|      -|       -|     446|    -|
|Register         |        -|      -|     418|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     819|    1571|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_2_U  |conv_1_conv_weighdEe  |        0|  32|   9|    0|    18|   32|     1|          576|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  96|  27|    0|    54|   96|     3|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln18_1_fu_724_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln18_2_fu_901_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln18_fu_547_p2        |     +    |      0|  0|  10|           2|           1|
    |add_ln21_1_fu_768_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_945_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_591_p2        |     +    |      0|  0|  10|           2|           1|
    |add_ln24_1_fu_814_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_991_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_637_p2        |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_955_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_11_fu_824_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_12_fu_834_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_13_fu_1001_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_14_fu_1011_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_1_fu_756_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_933_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln26_3_fu_612_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln26_4_fu_789_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln26_5_fu_966_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln26_6_fu_601_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln26_7_fu_778_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln26_8_fu_647_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln26_9_fu_657_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_579_p2        |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_519_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln34_2_fu_530_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln34_fu_487_p2        |     +    |      0|  0|  13|           4|           4|
    |c_fu_477_p2               |     +    |      0|  0|  10|           2|           1|
    |r_fu_453_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_746_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln26_2_fu_923_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln26_fu_569_p2        |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_508_p2        |     -    |      0|  0|  15|           5|           5|
    |and_ln33_1_fu_880_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln33_2_fu_1057_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_703_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_471_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln18_1_fu_718_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_2_fu_895_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_541_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_1_fu_762_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_939_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_585_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_808_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_2_fu_985_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_631_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_691_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_2_fu_862_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_868_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_4_fu_1039_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_5_fu_1045_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_685_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_447_p2        |   icmp   |      0|  0|   9|           2|           3|
    |or_ln33_1_fu_874_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln33_2_fu_1051_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_697_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln33_1_fu_886_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln33_2_fu_1063_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_fu_709_p3     |  select  |      0|  0|  32|           1|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 696|         239|         249|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         25|    1|         25|
    |c_0_reg_190        |    9|          2|    2|          4|
    |ch_0_0_reg_260     |    9|          2|    2|          4|
    |ch_0_1_reg_329     |    9|          2|    2|          4|
    |ch_0_2_reg_398     |    9|          2|    2|          4|
    |conv_out_address0  |   21|          4|    4|         16|
    |conv_out_d0        |   21|          4|   32|        128|
    |grp_fu_409_p0      |   38|          7|   32|        224|
    |grp_fu_409_p1      |   27|          5|   32|        160|
    |grp_fu_422_p0      |   21|          4|   32|        128|
    |input_r_address0   |   21|          4|    5|         20|
    |r_0_reg_178        |    9|          2|    2|          4|
    |w_sum_0_0_reg_213  |    9|          2|   32|         64|
    |w_sum_0_1_reg_282  |    9|          2|   32|         64|
    |w_sum_0_2_reg_351  |    9|          2|   32|         64|
    |w_sum_1_0_reg_225  |    9|          2|   32|         64|
    |w_sum_1_1_reg_294  |    9|          2|   32|         64|
    |w_sum_1_2_reg_363  |    9|          2|   32|         64|
    |w_sum_2_0_reg_248  |    9|          2|   32|         64|
    |w_sum_2_1_reg_317  |    9|          2|   32|         64|
    |w_sum_2_2_reg_386  |    9|          2|   32|         64|
    |wc_0_0_reg_237     |    9|          2|    2|          4|
    |wc_0_1_reg_306     |    9|          2|    2|          4|
    |wc_0_2_reg_375     |    9|          2|    2|          4|
    |wr_0_0_reg_202     |    9|          2|    2|          4|
    |wr_0_1_reg_271     |    9|          2|    2|          4|
    |wr_0_2_reg_340     |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  446|         93|  448|       1321|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_1175       |   2|   0|    2|          0|
    |add_ln18_2_reg_1239       |   2|   0|    2|          0|
    |add_ln18_reg_1111         |   2|   0|    2|          0|
    |add_ln21_1_reg_1193       |   2|   0|    2|          0|
    |add_ln21_2_reg_1257       |   2|   0|    2|          0|
    |add_ln21_reg_1129         |   2|   0|    2|          0|
    |add_ln24_1_reg_1211       |   2|   0|    2|          0|
    |add_ln24_2_reg_1275       |   2|   0|    2|          0|
    |add_ln24_reg_1147         |   2|   0|    2|          0|
    |add_ln26_1_reg_1185       |   2|   0|    2|          0|
    |add_ln26_2_reg_1249       |   2|   0|    2|          0|
    |add_ln26_reg_1121         |   2|   0|    2|          0|
    |ap_CS_fsm                 |  24|   0|   24|          0|
    |c_0_reg_190               |   2|   0|    2|          0|
    |c_reg_1088                |   2|   0|    2|          0|
    |ch_0_0_reg_260            |   2|   0|    2|          0|
    |ch_0_1_reg_329            |   2|   0|    2|          0|
    |ch_0_2_reg_398            |   2|   0|    2|          0|
    |conv_out_addr_1_reg_1098  |   4|   0|    4|          0|
    |conv_out_addr_2_reg_1103  |   4|   0|    4|          0|
    |conv_out_addr_reg_1093    |   4|   0|    4|          0|
    |r_0_reg_178               |   2|   0|    2|          0|
    |r_reg_1075                |   2|   0|    2|          0|
    |shl_ln26_1_reg_1198       |   5|   0|    6|          1|
    |shl_ln26_2_reg_1262       |   5|   0|    6|          1|
    |shl_ln26_reg_1134         |   5|   0|    6|          1|
    |w_sum_0_0_reg_213         |  32|   0|   32|          0|
    |w_sum_0_1_reg_282         |  32|   0|   32|          0|
    |w_sum_0_2_reg_351         |  32|   0|   32|          0|
    |w_sum_1_0_reg_225         |  32|   0|   32|          0|
    |w_sum_1_1_reg_294         |  32|   0|   32|          0|
    |w_sum_1_2_reg_363         |  32|   0|   32|          0|
    |w_sum_2_0_reg_248         |  32|   0|   32|          0|
    |w_sum_2_1_reg_317         |  32|   0|   32|          0|
    |w_sum_2_2_reg_386         |  32|   0|   32|          0|
    |wc_0_0_reg_237            |   2|   0|    2|          0|
    |wc_0_1_reg_306            |   2|   0|    2|          0|
    |wc_0_2_reg_375            |   2|   0|    2|          0|
    |wr_0_0_reg_202            |   2|   0|    2|          0|
    |wr_0_1_reg_271            |   2|   0|    2|          0|
    |wr_0_2_reg_340            |   2|   0|    2|          0|
    |zext_ln11_reg_1080        |   2|   0|    4|          2|
    |zext_ln24_1_reg_1203      |   4|   0|    6|          2|
    |zext_ln24_2_reg_1267      |   4|   0|    6|          2|
    |zext_ln24_reg_1139        |   4|   0|    6|          2|
    |zext_ln26_2_reg_1116      |   5|   0|    6|          1|
    |zext_ln26_5_reg_1180      |   5|   0|    6|          1|
    |zext_ln26_9_reg_1244      |   5|   0|    6|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 418|   0|  432|         14|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 10 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 17 12 
12 --> 13 11 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 24 19 
19 --> 20 18 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 29 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 30 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 32 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %15, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [conv.cpp:34]   --->   Operation 36 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i3 %tmp_11 to i4" [conv.cpp:11]   --->   Operation 37 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 38 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 39 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.92>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Filter1_Loop_end ]"   --->   Operation 40 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 41 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 42 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:11]   --->   Operation 43 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Filter1_Loop_begin" [conv.cpp:11]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 46 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln11" [conv.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 48 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 49 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 50 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_1" [conv.cpp:34]   --->   Operation 51 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i5 %sub_ln34 to i64" [conv.cpp:34]   --->   Operation 52 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_2" [conv.cpp:34]   --->   Operation 53 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.36ns)   --->   "%add_ln34_1 = add i5 1, %sub_ln34" [conv.cpp:34]   --->   Operation 54 'add' 'add_ln34_1' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 55 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_3" [conv.cpp:34]   --->   Operation 56 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.36ns)   --->   "%add_ln34_2 = add i5 2, %sub_ln34" [conv.cpp:34]   --->   Operation 57 'add' 'add_ln34_2' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_2 to i64" [conv.cpp:34]   --->   Operation 58 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 59 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 60 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:18]   --->   Operation 61 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv.cpp:40]   --->   Operation 62 'specregionend' 'empty_23' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 63 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 16.8>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv.cpp:18]   --->   Operation 64 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv.cpp:26]   --->   Operation 65 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv.cpp:18]   --->   Operation 66 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.00ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv.cpp:18]   --->   Operation 68 'add' 'add_ln18' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop, label %W_Row_Loop_begin" [conv.cpp:18]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv.cpp:19]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:19]   --->   Operation 71 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0_0 to i5" [conv.cpp:26]   --->   Operation 72 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv.cpp:26]   --->   Operation 73 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_17 to i5" [conv.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 75 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %wr_0_0, %r_0" [conv.cpp:26]   --->   Operation 77 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:21]   --->   Operation 78 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_4 : Operation 79 [2/2] (16.8ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 1.000000e+00" [conv.cpp:30]   --->   Operation 79 'fadd' 'w_sum_s' <Predicate = (icmp_ln18)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.36>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv.cpp:26]   --->   Operation 80 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv.cpp:21]   --->   Operation 81 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.00ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv.cpp:21]   --->   Operation 84 'add' 'add_ln21' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv.cpp:21]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 87 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %wc_0_0 to i6" [conv.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.36ns)   --->   "%add_ln26_6 = add i6 %zext_ln26_6, %zext_ln26_2" [conv.cpp:26]   --->   Operation 89 'add' 'add_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i6 %add_ln26_6, 1" [conv.cpp:26]   --->   Operation 90 'shl' 'shl_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.00ns)   --->   "%add_ln26_3 = add i2 %c_0, %wc_0_0" [conv.cpp:26]   --->   Operation 91 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %add_ln26_3, i1 false)" [conv.cpp:26]   --->   Operation 92 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %tmp_19 to i6" [conv.cpp:24]   --->   Operation 93 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:24]   --->   Operation 94 'br' <Predicate = (!icmp_ln21)> <Delay = 1.18>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv.cpp:29]   --->   Operation 95 'specregionend' 'empty_7' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:18]   --->   Operation 96 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.04>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv.cpp:26]   --->   Operation 97 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv.cpp:24]   --->   Operation 98 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -2" [conv.cpp:24]   --->   Operation 99 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.00ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv.cpp:24]   --->   Operation 101 'add' 'add_ln24' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv.cpp:24]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i2 %ch_0_0 to i6" [conv.cpp:26]   --->   Operation 103 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.37ns)   --->   "%add_ln26_8 = add i6 %shl_ln26, %zext_ln26_11" [conv.cpp:26]   --->   Operation 104 'add' 'add_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i6 %add_ln26_8 to i64" [conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [18 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_12" [conv.cpp:26]   --->   Operation 106 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.36ns)   --->   "%add_ln26_9 = add i6 %zext_ln24, %zext_ln26_11" [conv.cpp:26]   --->   Operation 107 'add' 'add_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i6 %add_ln26_9 to i64" [conv.cpp:26]   --->   Operation 108 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_13" [conv.cpp:26]   --->   Operation 109 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 110 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_6 : Operation 111 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 111 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv.cpp:28]   --->   Operation 112 'specregionend' 'empty_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:21]   --->   Operation 113 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.7>
ST_7 : Operation 114 [1/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 114 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_7 : Operation 115 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 115 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 116 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 116 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 26.9>
ST_8 : Operation 117 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 117 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [2/2] (16.8ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv.cpp:26]   --->   Operation 118 'fadd' 'w_sum_3' <Predicate = true> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 15.9>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv.cpp:26]   --->   Operation 120 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:24]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 33.7>
ST_10 : Operation 122 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 1.000000e+00" [conv.cpp:30]   --->   Operation 122 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum_s to i32" [conv.cpp:33]   --->   Operation 123 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 124 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 125 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp_2, -1" [conv.cpp:33]   --->   Operation 126 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 127 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 128 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (15.7ns)   --->   "%tmp_12 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv.cpp:33]   --->   Operation 129 'fcmp' 'tmp_12' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_12" [conv.cpp:33]   --->   Operation 130 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %and_ln33, float %w_sum_s, float 0.000000e+00" [conv.cpp:33]   --->   Operation 131 'select' 'select_ln33' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.42ns)   --->   "store float %select_ln33, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_1) nounwind" [conv.cpp:38]   --->   Operation 133 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 134 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (1.18ns)   --->   "br label %7" [conv.cpp:18]   --->   Operation 135 'br' <Predicate = true> <Delay = 1.18>

State 11 <SV = 5> <Delay = 16.8>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv.cpp:18]   --->   Operation 136 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv.cpp:26]   --->   Operation 137 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.61ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv.cpp:18]   --->   Operation 138 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 139 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.00ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv.cpp:18]   --->   Operation 140 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop1, label %W_Row_Loop_begin1" [conv.cpp:18]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv.cpp:19]   --->   Operation 142 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:19]   --->   Operation 143 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %wr_0_1 to i5" [conv.cpp:26]   --->   Operation 144 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv.cpp:26]   --->   Operation 145 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i4 %tmp_18 to i5" [conv.cpp:26]   --->   Operation 146 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (1.36ns)   --->   "%sub_ln26_1 = sub i5 %zext_ln26_4, %zext_ln26_3" [conv.cpp:26]   --->   Operation 147 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i5 %sub_ln26_1 to i6" [conv.cpp:26]   --->   Operation 148 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %wr_0_1, %r_0" [conv.cpp:26]   --->   Operation 149 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (1.18ns)   --->   "br label %8" [conv.cpp:21]   --->   Operation 150 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.18>
ST_11 : Operation 151 [2/2] (16.8ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 2.000000e+00" [conv.cpp:30]   --->   Operation 151 'fadd' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 1.36>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv.cpp:26]   --->   Operation 152 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv.cpp:21]   --->   Operation 153 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.61ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv.cpp:21]   --->   Operation 154 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 155 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.00ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv.cpp:21]   --->   Operation 156 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1" [conv.cpp:21]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 159 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %wc_0_1 to i6" [conv.cpp:26]   --->   Operation 160 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (1.36ns)   --->   "%add_ln26_7 = add i6 %zext_ln26_10, %zext_ln26_5" [conv.cpp:26]   --->   Operation 161 'add' 'add_ln26_7' <Predicate = (!icmp_ln21_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln26_1 = shl i6 %add_ln26_7, 1" [conv.cpp:26]   --->   Operation 162 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (1.00ns)   --->   "%add_ln26_4 = add i2 %c_0, %wc_0_1" [conv.cpp:26]   --->   Operation 163 'add' 'add_ln26_4' <Predicate = (!icmp_ln21_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26_1, i2 %add_ln26_4, i1 false)" [conv.cpp:26]   --->   Operation 164 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i5 %tmp_21 to i6" [conv.cpp:24]   --->   Operation 165 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.18ns)   --->   "br label %9" [conv.cpp:24]   --->   Operation 166 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.18>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv.cpp:29]   --->   Operation 167 'specregionend' 'empty_13' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "br label %7" [conv.cpp:18]   --->   Operation 168 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 4.04>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %10 ]" [conv.cpp:26]   --->   Operation 169 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %10 ]" [conv.cpp:24]   --->   Operation 170 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.61ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -2" [conv.cpp:24]   --->   Operation 171 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 172 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.00ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv.cpp:24]   --->   Operation 173 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %10" [conv.cpp:24]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i2 %ch_0_1 to i6" [conv.cpp:26]   --->   Operation 175 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (1.37ns)   --->   "%add_ln26_11 = add i6 %shl_ln26_1, %zext_ln26_15" [conv.cpp:26]   --->   Operation 176 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i6 %add_ln26_11 to i64" [conv.cpp:26]   --->   Operation 177 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [18 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_16" [conv.cpp:26]   --->   Operation 178 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.36ns)   --->   "%add_ln26_12 = add i6 %zext_ln24_1, %zext_ln26_15" [conv.cpp:26]   --->   Operation 179 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i6 %add_ln26_12 to i64" [conv.cpp:26]   --->   Operation 180 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_17" [conv.cpp:26]   --->   Operation 181 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 182 [2/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 182 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_13 : Operation 183 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 183 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_9) nounwind" [conv.cpp:28]   --->   Operation 184 'specregionend' 'empty_15' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "br label %8" [conv.cpp:21]   --->   Operation 185 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 12.7>
ST_14 : Operation 186 [1/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 186 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_14 : Operation 187 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 187 'load' 'input_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_14 : Operation 188 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 188 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 26.9>
ST_15 : Operation 189 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 189 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [2/2] (16.8ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 15.9>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 191 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "br label %9" [conv.cpp:24]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 33.7>
ST_17 : Operation 194 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 2.000000e+00" [conv.cpp:30]   --->   Operation 194 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast float %w_sum_1 to i32" [conv.cpp:33]   --->   Operation 195 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33_1, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 196 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33_1 to i23" [conv.cpp:33]   --->   Operation 197 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (1.12ns)   --->   "%icmp_ln33_2 = icmp ne i8 %tmp_13, -1" [conv.cpp:33]   --->   Operation 198 'icmp' 'icmp_ln33_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (1.48ns)   --->   "%icmp_ln33_3 = icmp eq i23 %trunc_ln33_1, 0" [conv.cpp:33]   --->   Operation 199 'icmp' 'icmp_ln33_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%or_ln33_1 = or i1 %icmp_ln33_3, %icmp_ln33_2" [conv.cpp:33]   --->   Operation 200 'or' 'or_ln33_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [1/1] (15.7ns)   --->   "%tmp_14 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv.cpp:33]   --->   Operation 201 'fcmp' 'tmp_14' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%and_ln33_1 = and i1 %or_ln33_1, %tmp_14" [conv.cpp:33]   --->   Operation 202 'and' 'and_ln33_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %and_ln33_1, float %w_sum_1, float 0.000000e+00" [conv.cpp:33]   --->   Operation 203 'select' 'select_ln33_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (1.42ns)   --->   "store float %select_ln33_1, float* %conv_out_addr_1, align 4" [conv.cpp:34]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv.cpp:38]   --->   Operation 205 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 206 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (1.18ns)   --->   "br label %11" [conv.cpp:18]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.18>

State 18 <SV = 7> <Delay = 16.8>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop1 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv.cpp:18]   --->   Operation 208 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop1 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv.cpp:26]   --->   Operation 209 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.61ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv.cpp:18]   --->   Operation 210 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 211 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (1.00ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv.cpp:18]   --->   Operation 212 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop_end, label %W_Row_Loop_begin2" [conv.cpp:18]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv.cpp:19]   --->   Operation 214 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv.cpp:19]   --->   Operation 215 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i2 %wr_0_2 to i5" [conv.cpp:26]   --->   Operation 216 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv.cpp:26]   --->   Operation 217 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i4 %tmp_20 to i5" [conv.cpp:26]   --->   Operation 218 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.36ns)   --->   "%sub_ln26_2 = sub i5 %zext_ln26_8, %zext_ln26_7" [conv.cpp:26]   --->   Operation 219 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i5 %sub_ln26_2 to i6" [conv.cpp:26]   --->   Operation 220 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (1.00ns)   --->   "%add_ln26_2 = add i2 %wr_0_2, %r_0" [conv.cpp:26]   --->   Operation 221 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (1.18ns)   --->   "br label %12" [conv.cpp:21]   --->   Operation 222 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.18>
ST_18 : Operation 223 [2/2] (16.8ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 1.500000e+00" [conv.cpp:30]   --->   Operation 223 'fadd' 'w_sum_2' <Predicate = (icmp_ln18_2)> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 1.36>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv.cpp:26]   --->   Operation 224 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv.cpp:21]   --->   Operation 225 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.61ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv.cpp:21]   --->   Operation 226 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 227 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (1.00ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv.cpp:21]   --->   Operation 228 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2" [conv.cpp:21]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 230 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 231 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %wc_0_2 to i6" [conv.cpp:26]   --->   Operation 232 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (1.36ns)   --->   "%add_ln26_10 = add i6 %zext_ln26_14, %zext_ln26_9" [conv.cpp:26]   --->   Operation 233 'add' 'add_ln26_10' <Predicate = (!icmp_ln21_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln26_2 = shl i6 %add_ln26_10, 1" [conv.cpp:26]   --->   Operation 234 'shl' 'shl_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (1.00ns)   --->   "%add_ln26_5 = add i2 %c_0, %wc_0_2" [conv.cpp:26]   --->   Operation 235 'add' 'add_ln26_5' <Predicate = (!icmp_ln21_2)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26_2, i2 %add_ln26_5, i1 false)" [conv.cpp:26]   --->   Operation 236 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i5 %tmp_22 to i6" [conv.cpp:24]   --->   Operation 237 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (1.18ns)   --->   "br label %13" [conv.cpp:24]   --->   Operation 238 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.18>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_8) nounwind" [conv.cpp:29]   --->   Operation 239 'specregionend' 'empty_19' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "br label %11" [conv.cpp:18]   --->   Operation 240 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 20 <SV = 9> <Delay = 4.04>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %14 ]" [conv.cpp:26]   --->   Operation 241 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %14 ]" [conv.cpp:24]   --->   Operation 242 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (0.61ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -2" [conv.cpp:24]   --->   Operation 243 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 244 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (1.00ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv.cpp:24]   --->   Operation 245 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %14" [conv.cpp:24]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i2 %ch_0_2 to i6" [conv.cpp:26]   --->   Operation 247 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (1.37ns)   --->   "%add_ln26_13 = add i6 %shl_ln26_2, %zext_ln26_18" [conv.cpp:26]   --->   Operation 248 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_2)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i6 %add_ln26_13 to i64" [conv.cpp:26]   --->   Operation 249 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [18 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_19" [conv.cpp:26]   --->   Operation 250 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (1.36ns)   --->   "%add_ln26_14 = add i6 %zext_ln24_2, %zext_ln26_18" [conv.cpp:26]   --->   Operation 251 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i6 %add_ln26_14 to i64" [conv.cpp:26]   --->   Operation 252 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_20" [conv.cpp:26]   --->   Operation 253 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 254 [2/2] (2.66ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv.cpp:26]   --->   Operation 254 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_20 : Operation 255 [2/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 255 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_10) nounwind" [conv.cpp:28]   --->   Operation 256 'specregionend' 'empty_21' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "br label %12" [conv.cpp:21]   --->   Operation 257 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 12.7>
ST_21 : Operation 258 [1/2] (2.66ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv.cpp:26]   --->   Operation 258 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_21 : Operation 259 [1/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 259 'load' 'input_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_21 : Operation 260 [2/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv.cpp:26]   --->   Operation 260 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 26.9>
ST_22 : Operation 261 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv.cpp:26]   --->   Operation 261 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [2/2] (16.8ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv.cpp:26]   --->   Operation 262 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 16.8> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 15.9>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 263 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 264 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv.cpp:26]   --->   Operation 264 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "br label %13" [conv.cpp:24]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 8> <Delay = 33.7>
ST_24 : Operation 266 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 1.500000e+00" [conv.cpp:30]   --->   Operation 266 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln33_2 = bitcast float %w_sum_2 to i32" [conv.cpp:33]   --->   Operation 267 'bitcast' 'bitcast_ln33_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33_2, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 268 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i32 %bitcast_ln33_2 to i23" [conv.cpp:33]   --->   Operation 269 'trunc' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (1.12ns)   --->   "%icmp_ln33_4 = icmp ne i8 %tmp_15, -1" [conv.cpp:33]   --->   Operation 270 'icmp' 'icmp_ln33_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (1.48ns)   --->   "%icmp_ln33_5 = icmp eq i23 %trunc_ln33_2, 0" [conv.cpp:33]   --->   Operation 271 'icmp' 'icmp_ln33_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%or_ln33_2 = or i1 %icmp_ln33_5, %icmp_ln33_4" [conv.cpp:33]   --->   Operation 272 'or' 'or_ln33_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 273 [1/1] (15.7ns)   --->   "%tmp_16 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv.cpp:33]   --->   Operation 273 'fcmp' 'tmp_16' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_2)   --->   "%and_ln33_2 = and i1 %or_ln33_2, %tmp_16" [conv.cpp:33]   --->   Operation 274 'and' 'and_ln33_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 275 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %and_ln33_2, float %w_sum_2, float 0.000000e+00" [conv.cpp:33]   --->   Operation 275 'select' 'select_ln33_2' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 276 [1/1] (1.42ns)   --->   "store float %select_ln33_2, float* %conv_out_addr_2, align 4" [conv.cpp:34]   --->   Operation 276 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_5) nounwind" [conv.cpp:38]   --->   Operation 277 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000000000000]
br_ln8              (br               ) [ 0111111111111111111111111]
r_0                 (phi              ) [ 0010111111111111111111110]
icmp_ln8            (icmp             ) [ 0011111111111111111111111]
empty               (speclooptripcount) [ 0000000000000000000000000]
r                   (add              ) [ 0111111111111111111111111]
br_ln8              (br               ) [ 0000000000000000000000000]
specloopname_ln9    (specloopname     ) [ 0000000000000000000000000]
tmp                 (specregionbegin  ) [ 0001111111111111111111111]
tmp_11              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln11           (zext             ) [ 0001111111111111111111111]
br_ln11             (br               ) [ 0011111111111111111111111]
ret_ln41            (ret              ) [ 0000000000000000000000000]
c_0                 (phi              ) [ 0001111111111111111111110]
icmp_ln11           (icmp             ) [ 0011111111111111111111111]
empty_4             (speclooptripcount) [ 0000000000000000000000000]
c                   (add              ) [ 0011111111111111111111111]
br_ln11             (br               ) [ 0000000000000000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000000000000000]
zext_ln34           (zext             ) [ 0000000000000000000000000]
add_ln34            (add              ) [ 0000000000000000000000000]
zext_ln34_1         (zext             ) [ 0000000000000000000000000]
trunc_ln34          (trunc            ) [ 0000000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000000000000000000]
sub_ln34            (sub              ) [ 0000000000000000000000000]
zext_ln34_2         (zext             ) [ 0000000000000000000000000]
conv_out_addr       (getelementptr    ) [ 0000111111100000000000000]
add_ln34_1          (add              ) [ 0000000000000000000000000]
zext_ln34_3         (zext             ) [ 0000000000000000000000000]
conv_out_addr_1     (getelementptr    ) [ 0000111111111111110000000]
add_ln34_2          (add              ) [ 0000000000000000000000000]
zext_ln34_4         (zext             ) [ 0000000000000000000000000]
conv_out_addr_2     (getelementptr    ) [ 0000111111111111111111111]
tmp_1               (specregionbegin  ) [ 0000111111100000000000000]
br_ln18             (br               ) [ 0011111111111111111111111]
empty_23            (specregionend    ) [ 0000000000000000000000000]
br_ln8              (br               ) [ 0111111111111111111111111]
wr_0_0              (phi              ) [ 0000100000000000000000000]
w_sum_0_0           (phi              ) [ 0000111111100000000000000]
icmp_ln18           (icmp             ) [ 0011111111111111111111111]
empty_6             (speclooptripcount) [ 0000000000000000000000000]
add_ln18            (add              ) [ 0011111111111111111111111]
br_ln18             (br               ) [ 0000000000000000000000000]
specloopname_ln19   (specloopname     ) [ 0000000000000000000000000]
tmp_4               (specregionbegin  ) [ 0000011111000000000000000]
zext_ln26           (zext             ) [ 0000000000000000000000000]
tmp_17              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_1         (zext             ) [ 0000000000000000000000000]
sub_ln26            (sub              ) [ 0000000000000000000000000]
zext_ln26_2         (zext             ) [ 0000011111000000000000000]
add_ln26            (add              ) [ 0000011111000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111]
w_sum_1_0           (phi              ) [ 0011111111111111111111111]
wc_0_0              (phi              ) [ 0000010000000000000000000]
icmp_ln21           (icmp             ) [ 0011111111111111111111111]
empty_8             (speclooptripcount) [ 0000000000000000000000000]
add_ln21            (add              ) [ 0011111111111111111111111]
br_ln21             (br               ) [ 0000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000000000]
tmp_7               (specregionbegin  ) [ 0000001111000000000000000]
zext_ln26_6         (zext             ) [ 0000000000000000000000000]
add_ln26_6          (add              ) [ 0000000000000000000000000]
shl_ln26            (shl              ) [ 0000001111000000000000000]
add_ln26_3          (add              ) [ 0000000000000000000000000]
tmp_19              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln24           (zext             ) [ 0000001111000000000000000]
br_ln24             (br               ) [ 0011111111111111111111111]
empty_7             (specregionend    ) [ 0000000000000000000000000]
br_ln18             (br               ) [ 0011111111111111111111111]
w_sum_2_0           (phi              ) [ 0011111111111111111111111]
ch_0_0              (phi              ) [ 0000001000000000000000000]
icmp_ln24           (icmp             ) [ 0011111111111111111111111]
empty_10            (speclooptripcount) [ 0000000000000000000000000]
add_ln24            (add              ) [ 0011111111111111111111111]
br_ln24             (br               ) [ 0000000000000000000000000]
zext_ln26_11        (zext             ) [ 0000000000000000000000000]
add_ln26_8          (add              ) [ 0000000000000000000000000]
zext_ln26_12        (zext             ) [ 0000000000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 0000000100000000000000000]
add_ln26_9          (add              ) [ 0000000000000000000000000]
zext_ln26_13        (zext             ) [ 0000000000000000000000000]
input_addr          (getelementptr    ) [ 0000000100000000000000000]
empty_9             (specregionend    ) [ 0000000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111]
conv_weights_0_load (load             ) [ 0000000010000000000000000]
input_load          (load             ) [ 0000000010000000000000000]
tmp_s               (fmul             ) [ 0000000001000000000000000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000000000]
w_sum_3             (fadd             ) [ 0011111111111111111111111]
br_ln24             (br               ) [ 0011111111111111111111111]
w_sum_s             (fadd             ) [ 0000000000000000000000000]
bitcast_ln33        (bitcast          ) [ 0000000000000000000000000]
tmp_2               (partselect       ) [ 0000000000000000000000000]
trunc_ln33          (trunc            ) [ 0000000000000000000000000]
icmp_ln33           (icmp             ) [ 0000000000000000000000000]
icmp_ln33_1         (icmp             ) [ 0000000000000000000000000]
or_ln33             (or               ) [ 0000000000000000000000000]
tmp_12              (fcmp             ) [ 0000000000000000000000000]
and_ln33            (and              ) [ 0000000000000000000000000]
select_ln33         (select           ) [ 0000000000000000000000000]
store_ln34          (store            ) [ 0000000000000000000000000]
empty_5             (specregionend    ) [ 0000000000000000000000000]
tmp_3               (specregionbegin  ) [ 0000000000011111110000000]
br_ln18             (br               ) [ 0011111111111111111111111]
wr_0_1              (phi              ) [ 0000000000010000000000000]
w_sum_0_1           (phi              ) [ 0000000000011111110000000]
icmp_ln18_1         (icmp             ) [ 0011111111111111111111111]
empty_12            (speclooptripcount) [ 0000000000000000000000000]
add_ln18_1          (add              ) [ 0011111111111111111111111]
br_ln18             (br               ) [ 0000000000000000000000000]
specloopname_ln19   (specloopname     ) [ 0000000000000000000000000]
tmp_6               (specregionbegin  ) [ 0000000000001111100000000]
zext_ln26_3         (zext             ) [ 0000000000000000000000000]
tmp_18              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_4         (zext             ) [ 0000000000000000000000000]
sub_ln26_1          (sub              ) [ 0000000000000000000000000]
zext_ln26_5         (zext             ) [ 0000000000001111100000000]
add_ln26_1          (add              ) [ 0000000000001111100000000]
br_ln21             (br               ) [ 0011111111111111111111111]
w_sum_1_1           (phi              ) [ 0011111111111111111111111]
wc_0_1              (phi              ) [ 0000000000001000000000000]
icmp_ln21_1         (icmp             ) [ 0011111111111111111111111]
empty_14            (speclooptripcount) [ 0000000000000000000000000]
add_ln21_1          (add              ) [ 0011111111111111111111111]
br_ln21             (br               ) [ 0000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000000000]
tmp_9               (specregionbegin  ) [ 0000000000000111100000000]
zext_ln26_10        (zext             ) [ 0000000000000000000000000]
add_ln26_7          (add              ) [ 0000000000000000000000000]
shl_ln26_1          (shl              ) [ 0000000000000111100000000]
add_ln26_4          (add              ) [ 0000000000000000000000000]
tmp_21              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln24_1         (zext             ) [ 0000000000000111100000000]
br_ln24             (br               ) [ 0011111111111111111111111]
empty_13            (specregionend    ) [ 0000000000000000000000000]
br_ln18             (br               ) [ 0011111111111111111111111]
w_sum_2_1           (phi              ) [ 0011111111111111111111111]
ch_0_1              (phi              ) [ 0000000000000100000000000]
icmp_ln24_1         (icmp             ) [ 0011111111111111111111111]
empty_16            (speclooptripcount) [ 0000000000000000000000000]
add_ln24_1          (add              ) [ 0011111111111111111111111]
br_ln24             (br               ) [ 0000000000000000000000000]
zext_ln26_15        (zext             ) [ 0000000000000000000000000]
add_ln26_11         (add              ) [ 0000000000000000000000000]
zext_ln26_16        (zext             ) [ 0000000000000000000000000]
conv_weights_1_addr (getelementptr    ) [ 0000000000000010000000000]
add_ln26_12         (add              ) [ 0000000000000000000000000]
zext_ln26_17        (zext             ) [ 0000000000000000000000000]
input_addr_1        (getelementptr    ) [ 0000000000000010000000000]
empty_15            (specregionend    ) [ 0000000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111]
conv_weights_1_load (load             ) [ 0000000000000001000000000]
input_load_1        (load             ) [ 0000000000000001000000000]
tmp_1_1             (fmul             ) [ 0000000000000000100000000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000000000]
w_sum_3_1           (fadd             ) [ 0011111111111111111111111]
br_ln24             (br               ) [ 0011111111111111111111111]
w_sum_1             (fadd             ) [ 0000000000000000000000000]
bitcast_ln33_1      (bitcast          ) [ 0000000000000000000000000]
tmp_13              (partselect       ) [ 0000000000000000000000000]
trunc_ln33_1        (trunc            ) [ 0000000000000000000000000]
icmp_ln33_2         (icmp             ) [ 0000000000000000000000000]
icmp_ln33_3         (icmp             ) [ 0000000000000000000000000]
or_ln33_1           (or               ) [ 0000000000000000000000000]
tmp_14              (fcmp             ) [ 0000000000000000000000000]
and_ln33_1          (and              ) [ 0000000000000000000000000]
select_ln33_1       (select           ) [ 0000000000000000000000000]
store_ln34          (store            ) [ 0000000000000000000000000]
empty_11            (specregionend    ) [ 0000000000000000000000000]
tmp_5               (specregionbegin  ) [ 0000000000000000001111111]
br_ln18             (br               ) [ 0011111111111111111111111]
wr_0_2              (phi              ) [ 0000000000000000001000000]
w_sum_0_2           (phi              ) [ 0000000000000000001111111]
icmp_ln18_2         (icmp             ) [ 0011111111111111111111111]
empty_18            (speclooptripcount) [ 0000000000000000000000000]
add_ln18_2          (add              ) [ 0011111111111111111111111]
br_ln18             (br               ) [ 0000000000000000000000000]
specloopname_ln19   (specloopname     ) [ 0000000000000000000000000]
tmp_8               (specregionbegin  ) [ 0000000000000000000111110]
zext_ln26_7         (zext             ) [ 0000000000000000000000000]
tmp_20              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln26_8         (zext             ) [ 0000000000000000000000000]
sub_ln26_2          (sub              ) [ 0000000000000000000000000]
zext_ln26_9         (zext             ) [ 0000000000000000000111110]
add_ln26_2          (add              ) [ 0000000000000000000111110]
br_ln21             (br               ) [ 0011111111111111111111111]
w_sum_1_2           (phi              ) [ 0011111111111111111111111]
wc_0_2              (phi              ) [ 0000000000000000000100000]
icmp_ln21_2         (icmp             ) [ 0011111111111111111111111]
empty_20            (speclooptripcount) [ 0000000000000000000000000]
add_ln21_2          (add              ) [ 0011111111111111111111111]
br_ln21             (br               ) [ 0000000000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000000000]
tmp_10              (specregionbegin  ) [ 0000000000000000000011110]
zext_ln26_14        (zext             ) [ 0000000000000000000000000]
add_ln26_10         (add              ) [ 0000000000000000000000000]
shl_ln26_2          (shl              ) [ 0000000000000000000011110]
add_ln26_5          (add              ) [ 0000000000000000000000000]
tmp_22              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln24_2         (zext             ) [ 0000000000000000000011110]
br_ln24             (br               ) [ 0011111111111111111111111]
empty_19            (specregionend    ) [ 0000000000000000000000000]
br_ln18             (br               ) [ 0011111111111111111111111]
w_sum_2_2           (phi              ) [ 0011111111111111111111111]
ch_0_2              (phi              ) [ 0000000000000000000010000]
icmp_ln24_2         (icmp             ) [ 0011111111111111111111111]
empty_22            (speclooptripcount) [ 0000000000000000000000000]
add_ln24_2          (add              ) [ 0011111111111111111111111]
br_ln24             (br               ) [ 0000000000000000000000000]
zext_ln26_18        (zext             ) [ 0000000000000000000000000]
add_ln26_13         (add              ) [ 0000000000000000000000000]
zext_ln26_19        (zext             ) [ 0000000000000000000000000]
conv_weights_2_addr (getelementptr    ) [ 0000000000000000000001000]
add_ln26_14         (add              ) [ 0000000000000000000000000]
zext_ln26_20        (zext             ) [ 0000000000000000000000000]
input_addr_2        (getelementptr    ) [ 0000000000000000000001000]
empty_21            (specregionend    ) [ 0000000000000000000000000]
br_ln21             (br               ) [ 0011111111111111111111111]
conv_weights_2_load (load             ) [ 0000000000000000000000100]
input_load_2        (load             ) [ 0000000000000000000000100]
tmp_1_2             (fmul             ) [ 0000000000000000000000010]
specloopname_ln25   (specloopname     ) [ 0000000000000000000000000]
w_sum_3_2           (fadd             ) [ 0011111111111111111111111]
br_ln24             (br               ) [ 0011111111111111111111111]
w_sum_2             (fadd             ) [ 0000000000000000000000000]
bitcast_ln33_2      (bitcast          ) [ 0000000000000000000000000]
tmp_15              (partselect       ) [ 0000000000000000000000000]
trunc_ln33_2        (trunc            ) [ 0000000000000000000000000]
icmp_ln33_4         (icmp             ) [ 0000000000000000000000000]
icmp_ln33_5         (icmp             ) [ 0000000000000000000000000]
or_ln33_2           (or               ) [ 0000000000000000000000000]
tmp_16              (fcmp             ) [ 0000000000000000000000000]
and_ln33_2          (and              ) [ 0000000000000000000000000]
select_ln33_2       (select           ) [ 0000000000000000000000000]
store_ln34          (store            ) [ 0000000000000000000000000]
empty_17            (specregionend    ) [ 0000000000000000000000000]
br_ln11             (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="conv_out_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv_out_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="conv_out_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr_2/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_weights_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/13 input_load_2/20 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="2"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/10 store_ln34/17 store_ln34/24 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv_weights_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="input_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/13 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/13 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_weights_2_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/20 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/20 "/>
</bind>
</comp>

<comp id="178" class="1005" name="r_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="c_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="c_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="wr_0_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="1"/>
<pin id="204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="wr_0_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="2" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0_0/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="w_sum_0_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="w_sum_0_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0_0/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="w_sum_1_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="w_sum_1_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_0/5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="wc_0_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="wc_0_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="2" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_0/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="w_sum_2_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="w_sum_2_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="ch_0_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="ch_0_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="wr_0_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0_1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="wr_0_1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0_1/11 "/>
</bind>
</comp>

<comp id="282" class="1005" name="w_sum_0_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0_1 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="w_sum_0_1_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0_1/11 "/>
</bind>
</comp>

<comp id="294" class="1005" name="w_sum_1_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="w_sum_1_1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_1/12 "/>
</bind>
</comp>

<comp id="306" class="1005" name="wc_0_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="1"/>
<pin id="308" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="wc_0_1_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="2" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_1/12 "/>
</bind>
</comp>

<comp id="317" class="1005" name="w_sum_2_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="w_sum_2_1_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="32" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/13 "/>
</bind>
</comp>

<comp id="329" class="1005" name="ch_0_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="ch_0_1_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="2" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/13 "/>
</bind>
</comp>

<comp id="340" class="1005" name="wr_0_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0_2 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="wr_0_2_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="2" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0_2/18 "/>
</bind>
</comp>

<comp id="351" class="1005" name="w_sum_0_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0_2 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="w_sum_0_2_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0_2/18 "/>
</bind>
</comp>

<comp id="363" class="1005" name="w_sum_1_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="w_sum_1_2_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_2/19 "/>
</bind>
</comp>

<comp id="375" class="1005" name="wc_0_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_2 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="wc_0_2_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="2" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_2/19 "/>
</bind>
</comp>

<comp id="386" class="1005" name="w_sum_2_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="w_sum_2_2_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="32" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/20 "/>
</bind>
</comp>

<comp id="398" class="1005" name="ch_0_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="1"/>
<pin id="400" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="ch_0_2_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="2" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/20 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_s/4 w_sum_3/8 w_sum_1/11 w_sum_3_1/15 w_sum_2/18 w_sum_3_2/22 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/14 tmp_1_2/21 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/10 tmp_14/17 tmp_16/24 "/>
</bind>
</comp>

<comp id="437" class="1005" name="reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="r_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_11_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln11_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln11_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="c_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln34_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln34_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="1"/>
<pin id="490" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln34_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln34_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_shl_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln34_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="4" slack="0"/>
<pin id="511" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln34_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln34_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln34_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln34_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln34_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln18_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="2" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln18_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln26_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_17_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln26_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln26_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="2" slack="0"/>
<pin id="572" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln26_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln26_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="0" index="1" bw="2" slack="2"/>
<pin id="582" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln21_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="2" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln21_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln26_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln26_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="1"/>
<pin id="604" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln26_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln26_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="2"/>
<pin id="614" dir="0" index="1" bw="2" slack="0"/>
<pin id="615" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_19_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="0" index="1" bw="2" slack="1"/>
<pin id="621" dir="0" index="2" bw="2" slack="0"/>
<pin id="622" dir="0" index="3" bw="1" slack="0"/>
<pin id="623" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln24_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln24_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln24_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln26_11_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln26_8_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="1"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln26_12_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln26_9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="0" index="1" bw="2" slack="0"/>
<pin id="660" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln26_13_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="bitcast_ln33_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="0" index="3" bw="6" slack="0"/>
<pin id="676" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln33_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln33_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/10 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln33_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="23" slack="0"/>
<pin id="693" dir="0" index="1" bw="23" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="or_ln33_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/10 "/>
</bind>
</comp>

<comp id="703" class="1004" name="and_ln33_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="select_ln33_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="32" slack="0"/>
<pin id="713" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/10 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln18_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="0" index="1" bw="2" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln18_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln26_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="0"/>
<pin id="732" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_18_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="0"/>
<pin id="737" dir="0" index="2" bw="1" slack="0"/>
<pin id="738" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln26_4_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sub_ln26_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="2" slack="0"/>
<pin id="749" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln26_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln26_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="0" index="1" bw="2" slack="4"/>
<pin id="759" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln21_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="2" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln21_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/12 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln26_10_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="0"/>
<pin id="776" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="add_ln26_7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="0"/>
<pin id="780" dir="0" index="1" bw="5" slack="1"/>
<pin id="781" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="shl_ln26_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_1/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln26_4_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="4"/>
<pin id="791" dir="0" index="1" bw="2" slack="0"/>
<pin id="792" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_21_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="0" index="1" bw="2" slack="1"/>
<pin id="798" dir="0" index="2" bw="2" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln24_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="0"/>
<pin id="806" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln24_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln24_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln26_15_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln26_11_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="1"/>
<pin id="826" dir="0" index="1" bw="2" slack="0"/>
<pin id="827" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln26_16_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln26_12_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="1"/>
<pin id="836" dir="0" index="1" bw="2" slack="0"/>
<pin id="837" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln26_17_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="bitcast_ln33_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_1/17 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_13_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="6" slack="0"/>
<pin id="852" dir="0" index="3" bw="6" slack="0"/>
<pin id="853" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln33_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/17 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln33_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln33_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="23" slack="0"/>
<pin id="870" dir="0" index="1" bw="23" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_3/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="or_ln33_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_1/17 "/>
</bind>
</comp>

<comp id="880" class="1004" name="and_ln33_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_1/17 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln33_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="0" index="2" bw="32" slack="0"/>
<pin id="890" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln18_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="0"/>
<pin id="897" dir="0" index="1" bw="2" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/18 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln18_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/18 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln26_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="0"/>
<pin id="909" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/18 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_20_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="0" index="1" bw="2" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln26_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/18 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sub_ln26_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="0"/>
<pin id="925" dir="0" index="1" bw="2" slack="0"/>
<pin id="926" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/18 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln26_9_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="0"/>
<pin id="931" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/18 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln26_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="2" slack="0"/>
<pin id="935" dir="0" index="1" bw="2" slack="6"/>
<pin id="936" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/18 "/>
</bind>
</comp>

<comp id="939" class="1004" name="icmp_ln21_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="2" slack="0"/>
<pin id="941" dir="0" index="1" bw="2" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/19 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln21_2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="2" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/19 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln26_14_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="0"/>
<pin id="953" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/19 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln26_10_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="0"/>
<pin id="957" dir="0" index="1" bw="5" slack="1"/>
<pin id="958" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/19 "/>
</bind>
</comp>

<comp id="960" class="1004" name="shl_ln26_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_2/19 "/>
</bind>
</comp>

<comp id="966" class="1004" name="add_ln26_5_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="2" slack="6"/>
<pin id="968" dir="0" index="1" bw="2" slack="0"/>
<pin id="969" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/19 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_22_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="5" slack="0"/>
<pin id="974" dir="0" index="1" bw="2" slack="1"/>
<pin id="975" dir="0" index="2" bw="2" slack="0"/>
<pin id="976" dir="0" index="3" bw="1" slack="0"/>
<pin id="977" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/19 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln24_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="0"/>
<pin id="983" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/19 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln24_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="2" slack="0"/>
<pin id="987" dir="0" index="1" bw="2" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/20 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln24_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/20 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln26_18_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="2" slack="0"/>
<pin id="999" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_18/20 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln26_13_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="6" slack="1"/>
<pin id="1003" dir="0" index="1" bw="2" slack="0"/>
<pin id="1004" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/20 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln26_19_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="0"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_19/20 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln26_14_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="1"/>
<pin id="1013" dir="0" index="1" bw="2" slack="0"/>
<pin id="1014" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/20 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln26_20_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="6" slack="0"/>
<pin id="1018" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_20/20 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="bitcast_ln33_2_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_2/24 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_15_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="0"/>
<pin id="1028" dir="0" index="2" bw="6" slack="0"/>
<pin id="1029" dir="0" index="3" bw="6" slack="0"/>
<pin id="1030" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/24 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln33_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="0"/>
<pin id="1037" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_2/24 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="icmp_ln33_4_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="0" index="1" bw="8" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_4/24 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="icmp_ln33_5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="23" slack="0"/>
<pin id="1047" dir="0" index="1" bw="23" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_5/24 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="or_ln33_2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_2/24 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="and_ln33_2_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33_2/24 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="select_ln33_2_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="32" slack="0"/>
<pin id="1066" dir="0" index="2" bw="32" slack="0"/>
<pin id="1067" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/24 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="r_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="2" slack="0"/>
<pin id="1077" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1080" class="1005" name="zext_ln11_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="1"/>
<pin id="1082" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="c_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="2" slack="0"/>
<pin id="1090" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1093" class="1005" name="conv_out_addr_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="4" slack="2"/>
<pin id="1095" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1098" class="1005" name="conv_out_addr_1_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="4" slack="4"/>
<pin id="1100" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr_1 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="conv_out_addr_2_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="4" slack="6"/>
<pin id="1105" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_addr_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln18_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="2" slack="0"/>
<pin id="1113" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="zext_ln26_2_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="6" slack="1"/>
<pin id="1118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_2 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="add_ln26_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="2" slack="1"/>
<pin id="1123" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="add_ln21_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="2" slack="0"/>
<pin id="1131" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="shl_ln26_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="1"/>
<pin id="1136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln26 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="zext_ln24_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="1"/>
<pin id="1141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln24_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2" slack="0"/>
<pin id="1149" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="conv_weights_0_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="1"/>
<pin id="1154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="input_addr_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="5" slack="1"/>
<pin id="1159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1162" class="1005" name="conv_weights_0_load_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="1167" class="1005" name="w_sum_3_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="add_ln18_1_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="0"/>
<pin id="1177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="zext_ln26_5_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="6" slack="1"/>
<pin id="1182" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_5 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="add_ln26_1_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="1"/>
<pin id="1187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="add_ln21_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="2" slack="0"/>
<pin id="1195" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="shl_ln26_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="6" slack="1"/>
<pin id="1200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln26_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="zext_ln24_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="6" slack="1"/>
<pin id="1205" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln24_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="2" slack="0"/>
<pin id="1213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="conv_weights_1_addr_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="5" slack="1"/>
<pin id="1218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="1221" class="1005" name="input_addr_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="5" slack="1"/>
<pin id="1223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="conv_weights_1_load_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="1"/>
<pin id="1228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="1231" class="1005" name="w_sum_3_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln18_2_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="2" slack="0"/>
<pin id="1241" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_2 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln26_9_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="6" slack="1"/>
<pin id="1246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_9 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="add_ln26_2_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="2" slack="1"/>
<pin id="1251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="add_ln21_2_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="2" slack="0"/>
<pin id="1259" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="shl_ln26_2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="6" slack="1"/>
<pin id="1264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln26_2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="zext_ln24_2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="1"/>
<pin id="1269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_2 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="add_ln24_2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="2" slack="0"/>
<pin id="1277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="conv_weights_2_addr_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="5" slack="1"/>
<pin id="1282" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="1285" class="1005" name="input_addr_2_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="1"/>
<pin id="1287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="conv_weights_2_load_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="1295" class="1005" name="w_sum_3_2_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="105" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="112" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="143" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="235"><net_src comp="213" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="258"><net_src comp="225" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="304"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="327"><net_src comp="294" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="373"><net_src comp="351" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="16" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="396"><net_src comp="363" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="390" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="217" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="248" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="286" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="317" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="355" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="386" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="426"><net_src comp="422" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="427"><net_src comp="119" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="125" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="150" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="171" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="409" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="125" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="445"><net_src comp="422" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="451"><net_src comp="182" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="182" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="24" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="182" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="194" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="194" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="24" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="194" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="38" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="16" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="492" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="508" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="534"><net_src comp="44" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="508" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="545"><net_src comp="206" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="206" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="206" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="58" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="206" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="16" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="553" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="206" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="178" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="241" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="241" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="24" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="241" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="64" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="190" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="241" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="66" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="612" pin="2"/><net_sink comp="618" pin=2"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="630"><net_src comp="618" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="264" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="18" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="264" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="24" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="264" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="661"><net_src comp="643" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="670"><net_src comp="409" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="70" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="72" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="667" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="671" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="76" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="681" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="78" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="685" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="431" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="409" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="50" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="717"><net_src comp="709" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="722"><net_src comp="275" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="52" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="275" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="24" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="275" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="58" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="275" pin="4"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="16" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="730" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="275" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="178" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="310" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="52" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="310" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="24" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="310" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="64" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="190" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="310" pin="4"/><net_sink comp="789" pin=1"/></net>

<net id="801"><net_src comp="66" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="789" pin="2"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="34" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="807"><net_src comp="795" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="333" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="18" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="333" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="24" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="333" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="838"><net_src comp="820" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="834" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="847"><net_src comp="409" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="854"><net_src comp="70" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="72" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="74" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="861"><net_src comp="844" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="848" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="76" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="858" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="78" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="862" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="431" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="409" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="50" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="894"><net_src comp="886" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="899"><net_src comp="344" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="52" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="344" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="24" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="344" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="58" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="344" pin="4"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="16" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="907" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="344" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="178" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="379" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="52" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="379" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="24" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="379" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="951" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="955" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="64" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="190" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="379" pin="4"/><net_sink comp="966" pin=1"/></net>

<net id="978"><net_src comp="66" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="966" pin="2"/><net_sink comp="972" pin=2"/></net>

<net id="980"><net_src comp="34" pin="0"/><net_sink comp="972" pin=3"/></net>

<net id="984"><net_src comp="972" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="402" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="18" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="402" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="24" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="402" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="1015"><net_src comp="997" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1019"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1024"><net_src comp="409" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1031"><net_src comp="70" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="72" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="74" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1038"><net_src comp="1021" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1025" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="76" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1035" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="78" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1039" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="431" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1068"><net_src comp="1057" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="409" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="50" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1071"><net_src comp="1063" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="1078"><net_src comp="453" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="1083"><net_src comp="467" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1091"><net_src comp="477" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1096"><net_src comp="84" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1101"><net_src comp="91" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1106"><net_src comp="98" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1114"><net_src comp="547" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1119"><net_src comp="575" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1124"><net_src comp="579" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1132"><net_src comp="591" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1137"><net_src comp="606" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1142"><net_src comp="627" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1150"><net_src comp="637" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1155"><net_src comp="105" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1160"><net_src comp="112" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1165"><net_src comp="119" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1170"><net_src comp="409" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1178"><net_src comp="724" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1183"><net_src comp="752" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1188"><net_src comp="756" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1196"><net_src comp="768" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1201"><net_src comp="783" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1206"><net_src comp="804" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1214"><net_src comp="814" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1219"><net_src comp="136" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1224"><net_src comp="143" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1229"><net_src comp="150" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1234"><net_src comp="409" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1242"><net_src comp="901" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1247"><net_src comp="929" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1252"><net_src comp="933" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1260"><net_src comp="945" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1265"><net_src comp="960" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1270"><net_src comp="981" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1278"><net_src comp="991" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1283"><net_src comp="157" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1288"><net_src comp="164" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1293"><net_src comp="171" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1298"><net_src comp="409" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="390" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {10 17 24 }
 - Input state : 
	Port: conv_1 : input_r | {6 7 13 14 20 21 }
	Port: conv_1 : conv_weights_0 | {6 7 }
	Port: conv_1 : conv_weights_1 | {13 14 }
	Port: conv_1 : conv_weights_2 | {20 21 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_11 : 1
		zext_ln11 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		trunc_ln34 : 3
		p_shl_cast : 4
		sub_ln34 : 5
		zext_ln34_2 : 6
		conv_out_addr : 7
		add_ln34_1 : 6
		zext_ln34_3 : 7
		conv_out_addr_1 : 8
		add_ln34_2 : 6
		zext_ln34_4 : 7
		conv_out_addr_2 : 8
	State 4
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_17 : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		zext_ln26_2 : 4
		add_ln26 : 1
		w_sum_s : 1
	State 5
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		zext_ln26_6 : 1
		add_ln26_6 : 2
		shl_ln26 : 3
		add_ln26_3 : 1
		tmp_19 : 2
		zext_ln24 : 3
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_11 : 1
		add_ln26_8 : 2
		zext_ln26_12 : 3
		conv_weights_0_addr : 4
		add_ln26_9 : 2
		zext_ln26_13 : 3
		input_addr : 4
		conv_weights_0_load : 5
		input_load : 5
	State 7
		tmp_s : 1
	State 8
		w_sum_3 : 1
	State 9
	State 10
		bitcast_ln33 : 1
		tmp_2 : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_12 : 1
		and_ln33 : 4
		select_ln33 : 4
		store_ln34 : 5
	State 11
		icmp_ln18_1 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		zext_ln26_3 : 1
		tmp_18 : 1
		zext_ln26_4 : 2
		sub_ln26_1 : 3
		zext_ln26_5 : 4
		add_ln26_1 : 1
		w_sum_1 : 1
	State 12
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
		zext_ln26_10 : 1
		add_ln26_7 : 2
		shl_ln26_1 : 3
		add_ln26_4 : 1
		tmp_21 : 2
		zext_ln24_1 : 3
	State 13
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_15 : 1
		add_ln26_11 : 2
		zext_ln26_16 : 3
		conv_weights_1_addr : 4
		add_ln26_12 : 2
		zext_ln26_17 : 3
		input_addr_1 : 4
		conv_weights_1_load : 5
		input_load_1 : 5
	State 14
		tmp_1_1 : 1
	State 15
		w_sum_3_1 : 1
	State 16
	State 17
		bitcast_ln33_1 : 1
		tmp_13 : 2
		trunc_ln33_1 : 2
		icmp_ln33_2 : 3
		icmp_ln33_3 : 3
		or_ln33_1 : 4
		tmp_14 : 1
		and_ln33_1 : 4
		select_ln33_1 : 4
		store_ln34 : 5
	State 18
		icmp_ln18_2 : 1
		add_ln18_2 : 1
		br_ln18 : 2
		zext_ln26_7 : 1
		tmp_20 : 1
		zext_ln26_8 : 2
		sub_ln26_2 : 3
		zext_ln26_9 : 4
		add_ln26_2 : 1
		w_sum_2 : 1
	State 19
		icmp_ln21_2 : 1
		add_ln21_2 : 1
		br_ln21 : 2
		zext_ln26_14 : 1
		add_ln26_10 : 2
		shl_ln26_2 : 3
		add_ln26_5 : 1
		tmp_22 : 2
		zext_ln24_2 : 3
	State 20
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_18 : 1
		add_ln26_13 : 2
		zext_ln26_19 : 3
		conv_weights_2_addr : 4
		add_ln26_14 : 2
		zext_ln26_20 : 3
		input_addr_2 : 4
		conv_weights_2_load : 5
		input_load_2 : 5
	State 21
		tmp_1_2 : 1
	State 22
		w_sum_3_2 : 1
	State 23
	State 24
		bitcast_ln33_2 : 1
		tmp_15 : 2
		trunc_ln33_2 : 2
		icmp_ln33_4 : 3
		icmp_ln33_5 : 3
		or_ln33_2 : 4
		tmp_16 : 1
		and_ln33_2 : 4
		select_ln33_2 : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_409      |    2    |   177   |   198   |
|----------|-----------------------|---------|---------|---------|
|          |        r_fu_453       |    0    |    0    |    10   |
|          |        c_fu_477       |    0    |    0    |    10   |
|          |    add_ln34_fu_487    |    0    |    0    |    12   |
|          |   add_ln34_1_fu_519   |    0    |    0    |    15   |
|          |   add_ln34_2_fu_530   |    0    |    0    |    15   |
|          |    add_ln18_fu_547    |    0    |    0    |    10   |
|          |    add_ln26_fu_579    |    0    |    0    |    10   |
|          |    add_ln21_fu_591    |    0    |    0    |    10   |
|          |   add_ln26_6_fu_601   |    0    |    0    |    15   |
|          |   add_ln26_3_fu_612   |    0    |    0    |    10   |
|          |    add_ln24_fu_637    |    0    |    0    |    10   |
|          |   add_ln26_8_fu_647   |    0    |    0    |    15   |
|          |   add_ln26_9_fu_657   |    0    |    0    |    15   |
|          |   add_ln18_1_fu_724   |    0    |    0    |    10   |
|    add   |   add_ln26_1_fu_756   |    0    |    0    |    10   |
|          |   add_ln21_1_fu_768   |    0    |    0    |    10   |
|          |   add_ln26_7_fu_778   |    0    |    0    |    15   |
|          |   add_ln26_4_fu_789   |    0    |    0    |    10   |
|          |   add_ln24_1_fu_814   |    0    |    0    |    10   |
|          |   add_ln26_11_fu_824  |    0    |    0    |    15   |
|          |   add_ln26_12_fu_834  |    0    |    0    |    15   |
|          |   add_ln18_2_fu_901   |    0    |    0    |    10   |
|          |   add_ln26_2_fu_933   |    0    |    0    |    10   |
|          |   add_ln21_2_fu_945   |    0    |    0    |    10   |
|          |   add_ln26_10_fu_955  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_966   |    0    |    0    |    10   |
|          |   add_ln24_2_fu_991   |    0    |    0    |    10   |
|          |  add_ln26_13_fu_1001  |    0    |    0    |    15   |
|          |  add_ln26_14_fu_1011  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_422      |    3    |   128   |   138   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_447    |    0    |    0    |    8    |
|          |    icmp_ln11_fu_471   |    0    |    0    |    8    |
|          |    icmp_ln18_fu_541   |    0    |    0    |    8    |
|          |    icmp_ln21_fu_585   |    0    |    0    |    8    |
|          |    icmp_ln24_fu_631   |    0    |    0    |    8    |
|          |    icmp_ln33_fu_685   |    0    |    0    |    11   |
|          |   icmp_ln33_1_fu_691  |    0    |    0    |    18   |
|          |   icmp_ln18_1_fu_718  |    0    |    0    |    8    |
|   icmp   |   icmp_ln21_1_fu_762  |    0    |    0    |    8    |
|          |   icmp_ln24_1_fu_808  |    0    |    0    |    8    |
|          |   icmp_ln33_2_fu_862  |    0    |    0    |    11   |
|          |   icmp_ln33_3_fu_868  |    0    |    0    |    18   |
|          |   icmp_ln18_2_fu_895  |    0    |    0    |    8    |
|          |   icmp_ln21_2_fu_939  |    0    |    0    |    8    |
|          |   icmp_ln24_2_fu_985  |    0    |    0    |    8    |
|          |  icmp_ln33_4_fu_1039  |    0    |    0    |    11   |
|          |  icmp_ln33_5_fu_1045  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln33_fu_709  |    0    |    0    |    32   |
|  select  |  select_ln33_1_fu_886 |    0    |    0    |    32   |
|          | select_ln33_2_fu_1063 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_431      |    0    |    0    |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln34_fu_508    |    0    |    0    |    15   |
|    sub   |    sub_ln26_fu_569    |    0    |    0    |    13   |
|          |   sub_ln26_1_fu_746   |    0    |    0    |    13   |
|          |   sub_ln26_2_fu_923   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln33_fu_697    |    0    |    0    |    2    |
|    or    |    or_ln33_1_fu_874   |    0    |    0    |    2    |
|          |   or_ln33_2_fu_1051   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln33_fu_703    |    0    |    0    |    2    |
|    and   |   and_ln33_1_fu_880   |    0    |    0    |    2    |
|          |   and_ln33_2_fu_1057  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_11_fu_459     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_500   |    0    |    0    |    0    |
|          |     tmp_17_fu_557     |    0    |    0    |    0    |
|bitconcatenate|     tmp_19_fu_618     |    0    |    0    |    0    |
|          |     tmp_18_fu_734     |    0    |    0    |    0    |
|          |     tmp_21_fu_795     |    0    |    0    |    0    |
|          |     tmp_20_fu_911     |    0    |    0    |    0    |
|          |     tmp_22_fu_972     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln11_fu_467   |    0    |    0    |    0    |
|          |    zext_ln34_fu_483   |    0    |    0    |    0    |
|          |   zext_ln34_1_fu_492  |    0    |    0    |    0    |
|          |   zext_ln34_2_fu_514  |    0    |    0    |    0    |
|          |   zext_ln34_3_fu_525  |    0    |    0    |    0    |
|          |   zext_ln34_4_fu_536  |    0    |    0    |    0    |
|          |    zext_ln26_fu_553   |    0    |    0    |    0    |
|          |   zext_ln26_1_fu_565  |    0    |    0    |    0    |
|          |   zext_ln26_2_fu_575  |    0    |    0    |    0    |
|          |   zext_ln26_6_fu_597  |    0    |    0    |    0    |
|          |    zext_ln24_fu_627   |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_643  |    0    |    0    |    0    |
|          |  zext_ln26_12_fu_652  |    0    |    0    |    0    |
|          |  zext_ln26_13_fu_662  |    0    |    0    |    0    |
|   zext   |   zext_ln26_3_fu_730  |    0    |    0    |    0    |
|          |   zext_ln26_4_fu_742  |    0    |    0    |    0    |
|          |   zext_ln26_5_fu_752  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_774  |    0    |    0    |    0    |
|          |   zext_ln24_1_fu_804  |    0    |    0    |    0    |
|          |  zext_ln26_15_fu_820  |    0    |    0    |    0    |
|          |  zext_ln26_16_fu_829  |    0    |    0    |    0    |
|          |  zext_ln26_17_fu_839  |    0    |    0    |    0    |
|          |   zext_ln26_7_fu_907  |    0    |    0    |    0    |
|          |   zext_ln26_8_fu_919  |    0    |    0    |    0    |
|          |   zext_ln26_9_fu_929  |    0    |    0    |    0    |
|          |  zext_ln26_14_fu_951  |    0    |    0    |    0    |
|          |   zext_ln24_2_fu_981  |    0    |    0    |    0    |
|          |  zext_ln26_18_fu_997  |    0    |    0    |    0    |
|          |  zext_ln26_19_fu_1006 |    0    |    0    |    0    |
|          |  zext_ln26_20_fu_1016 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln34_fu_496   |    0    |    0    |    0    |
|   trunc  |   trunc_ln33_fu_681   |    0    |    0    |    0    |
|          |  trunc_ln33_1_fu_858  |    0    |    0    |    0    |
|          |  trunc_ln33_2_fu_1035 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    shl_ln26_fu_606    |    0    |    0    |    0    |
|    shl   |   shl_ln26_1_fu_783   |    0    |    0    |    0    |
|          |   shl_ln26_2_fu_960   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_671     |    0    |    0    |    0    |
|partselect|     tmp_13_fu_848     |    0    |    0    |    0    |
|          |     tmp_15_fu_1025    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   305   |   1086  |
|----------|-----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv_weights_0|    0   |   32   |    9   |
|conv_weights_1|    0   |   32   |    9   |
|conv_weights_2|    0   |   32   |    9   |
+--------------+--------+--------+--------+
|     Total    |    0   |   96   |   27   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln18_1_reg_1175    |    2   |
|     add_ln18_2_reg_1239    |    2   |
|      add_ln18_reg_1111     |    2   |
|     add_ln21_1_reg_1193    |    2   |
|     add_ln21_2_reg_1257    |    2   |
|      add_ln21_reg_1129     |    2   |
|     add_ln24_1_reg_1211    |    2   |
|     add_ln24_2_reg_1275    |    2   |
|      add_ln24_reg_1147     |    2   |
|     add_ln26_1_reg_1185    |    2   |
|     add_ln26_2_reg_1249    |    2   |
|      add_ln26_reg_1121     |    2   |
|         c_0_reg_190        |    2   |
|         c_reg_1088         |    2   |
|       ch_0_0_reg_260       |    2   |
|       ch_0_1_reg_329       |    2   |
|       ch_0_2_reg_398       |    2   |
|  conv_out_addr_1_reg_1098  |    4   |
|  conv_out_addr_2_reg_1103  |    4   |
|   conv_out_addr_reg_1093   |    4   |
|conv_weights_0_addr_reg_1152|    5   |
|conv_weights_0_load_reg_1162|   32   |
|conv_weights_1_addr_reg_1216|    5   |
|conv_weights_1_load_reg_1226|   32   |
|conv_weights_2_addr_reg_1280|    5   |
|conv_weights_2_load_reg_1290|   32   |
|    input_addr_1_reg_1221   |    5   |
|    input_addr_2_reg_1285   |    5   |
|     input_addr_reg_1157    |    5   |
|         r_0_reg_178        |    2   |
|         r_reg_1075         |    2   |
|           reg_437          |   32   |
|           reg_442          |   32   |
|     shl_ln26_1_reg_1198    |    6   |
|     shl_ln26_2_reg_1262    |    6   |
|      shl_ln26_reg_1134     |    6   |
|      w_sum_0_0_reg_213     |   32   |
|      w_sum_0_1_reg_282     |   32   |
|      w_sum_0_2_reg_351     |   32   |
|      w_sum_1_0_reg_225     |   32   |
|      w_sum_1_1_reg_294     |   32   |
|      w_sum_1_2_reg_363     |   32   |
|      w_sum_2_0_reg_248     |   32   |
|      w_sum_2_1_reg_317     |   32   |
|      w_sum_2_2_reg_386     |   32   |
|     w_sum_3_1_reg_1231     |   32   |
|     w_sum_3_2_reg_1295     |   32   |
|      w_sum_3_reg_1167      |   32   |
|       wc_0_0_reg_237       |    2   |
|       wc_0_1_reg_306       |    2   |
|       wc_0_2_reg_375       |    2   |
|       wr_0_0_reg_202       |    2   |
|       wr_0_1_reg_271       |    2   |
|       wr_0_2_reg_340       |    2   |
|     zext_ln11_reg_1080     |    4   |
|    zext_ln24_1_reg_1203    |    6   |
|    zext_ln24_2_reg_1267    |    6   |
|     zext_ln24_reg_1139     |    6   |
|    zext_ln26_2_reg_1116    |    6   |
|    zext_ln26_5_reg_1180    |    6   |
|    zext_ln26_9_reg_1244    |    6   |
+----------------------------+--------+
|            Total           |   694  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_125 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_131 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_131 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_150 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   5  |   10   ||    9    |
|    r_0_reg_178    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_190    |  p0  |   2  |   2  |    4   ||    9    |
| w_sum_0_0_reg_213 |  p0  |   2  |  32  |   64   ||    9    |
| w_sum_0_1_reg_282 |  p0  |   2  |  32  |   64   ||    9    |
| w_sum_0_2_reg_351 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_409    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_409    |  p1  |   5  |  32  |   160  ||    15   |
|     grp_fu_422    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_422    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   976  || 18.7055 ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |  1086  |
|   Memory  |    0   |    -   |    -   |   96   |   27   |
|Multiplexer|    -   |    -   |   18   |    -   |   225  |
|  Register |    -   |    -   |    -   |   694  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   18   |  1095  |  1338  |
+-----------+--------+--------+--------+--------+--------+
