{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695846308851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695846308865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:25:08 2023 " "Processing started: Wed Sep 27 17:25:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695846308865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846308865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846308866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695846309846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695846309846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321836 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(426) " "Verilog HDL Module Instantiation warning at mainmodule.v(426): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 426 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695846321849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846321871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846321871 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846321885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846321885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(29) " "Verilog HDL Implicit Net warning at shipgunner.v(29): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846321885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846321885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695846322030 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED0 mainmodule.v(20) " "Output port \"LED0\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322047 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 mainmodule.v(20) " "Output port \"LED1\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322047 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 mainmodule.v(20) " "Output port \"LED2\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322047 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 mainmodule.v(20) " "Output port \"LED3\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322048 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 mainmodule.v(20) " "Output port \"LED4\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322048 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED5 mainmodule.v(20) " "Output port \"LED5\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322048 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED6 mainmodule.v(20) " "Output port \"LED6\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDA mainmodule.v(26) " "Output port \"SGDA\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDB mainmodule.v(26) " "Output port \"SGDB\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDC mainmodule.v(26) " "Output port \"SGDC\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDD mainmodule.v(26) " "Output port \"SGDD\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDE mainmodule.v(26) " "Output port \"SGDE\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDF mainmodule.v(26) " "Output port \"SGDF\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDG mainmodule.v(26) " "Output port \"SGDG\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846322055 "|mainmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower20clockdivider binpower20clockdivider:clk_div_0 " "Elaborating entity \"binpower20clockdivider\" for hierarchy \"binpower20clockdivider:clk_div_0\"" {  } { { "mainmodule.v" "clk_div_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846322255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower20clockdivider:clk_div_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower20clockdivider:clk_div_0\|tff_gate:ff00\"" {  } { { "binpower20clockdivider.v" "ff00" { Text "E:/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846322405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin_3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin_3bc_0\"" {  } { { "mainmodule.v" "bin_3bc_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846323374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablememory7by5 tablememory7by5:shiparrangement_0 " "Elaborating entity \"tablememory7by5\" for hierarchy \"tablememory7by5:shiparrangement_0\"" {  } { { "mainmodule.v" "shiparrangement_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846323524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlt_gate tablememory7by5:shiparrangement_0\|srlt_gate:cell0_0 " "Elaborating entity \"srlt_gate\" for hierarchy \"tablememory7by5:shiparrangement_0\|srlt_gate:cell0_0\"" {  } { { "tablememory7by5.v" "cell0_0" { Text "E:/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846323687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to1 multiplex35to1:shipcoordinate_mux_0 " "Elaborating entity \"multiplex35to1\" for hierarchy \"multiplex35to1:shipcoordinate_mux_0\"" {  } { { "mainmodule.v" "shipcoordinate_mux_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846323850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shipgunner shipgunner:shpart_0 " "Elaborating entity \"shipgunner\" for hierarchy \"shipgunner:shpart_0\"" {  } { { "mainmodule.v" "shpart_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846324002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex1to35 multiplex1to35:artiptmux_0 " "Elaborating entity \"multiplex1to35\" for hierarchy \"multiplex1to35:artiptmux_0\"" {  } { { "mainmodule.v" "artiptmux_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846324151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to5 multiplex35to5:shipartillerydisplaymux_0 " "Elaborating entity \"multiplex35to5\" for hierarchy \"multiplex35to5:shipartillerydisplaymux_0\"" {  } { { "mainmodule.v" "shipartillerydisplaymux_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846324301 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "41 " "Ignored 41 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "41 " "Ignored 41 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1695846326448 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1695846326448 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "59 " "59 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695846326871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDA GND " "Pin \"SGDA\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDB GND " "Pin \"SGDB\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDC GND " "Pin \"SGDC\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDD GND " "Pin \"SGDD\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDE GND " "Pin \"SGDE\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDF GND " "Pin \"SGDF\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDF"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDG GND " "Pin \"SGDG\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846327046 "|mainmodule|SGDG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695846327046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1 " "No output dependent on input pin \"CH1\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846327231 "|mainmodule|CH1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT1 " "No output dependent on input pin \"BT1\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846327231 "|mainmodule|BT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT2 " "No output dependent on input pin \"BT2\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846327231 "|mainmodule|BT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT3 " "No output dependent on input pin \"BT3\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846327231 "|mainmodule|BT3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695846327231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695846327237 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695846327237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695846327237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695846327237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695846328408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:25:28 2023 " "Processing ended: Wed Sep 27 17:25:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695846328408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695846328408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695846328408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846328408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695846331216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695846331223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:25:30 2023 " "Processing started: Wed Sep 27 17:25:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695846331223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695846331223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695846331223 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695846331608 ""}
{ "Info" "0" "" "Project  = TEC498P2" {  } {  } 0 0 "Project  = TEC498P2" 0 0 "Fitter" 0 0 1695846331612 ""}
{ "Info" "0" "" "Revision = mainmodule" {  } {  } 0 0 "Revision = mainmodule" 0 0 "Fitter" 0 0 1695846331614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695846331993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695846332000 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mainmodule EPM240T100C5 " "Selected device EPM240T100C5 for design \"mainmodule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695846332014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695846332102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695846332102 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695846332285 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695846332309 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695846332688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695846332688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695846332688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695846332688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695846332688 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695846332688 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695846332749 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695846332840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainmodule.sdc " "Synopsys Design Constraints File file not found: 'mainmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695846332851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695846332857 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_4\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332873 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_4\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332873 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332873 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332877 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332877 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332877 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332878 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332878 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332878 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332878 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~2\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332878 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~2\|dataa " "Node \"shotsfired_0\|cell0_3\|nor1_out~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332878 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332878 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332887 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332887 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332887 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell2_1\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell4_0\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell4_0\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332888 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~2\|combout " "Node \"shotsfired_0\|cell3_0\|nor1_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~2\|dataa " "Node \"shotsfired_0\|cell3_0\|nor1_out~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846332888 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695846332888 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1695846332922 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1695846332922 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q " "   1.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          BT0 " "   1.000          BT0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLKIN " "   1.000        CLKIN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695846332923 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1695846332923 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695846332943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695846332944 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1695846332953 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BT0 Global clock in PIN 14 " "Automatically promoted some destinations of signal \"BT0\" to use Global clock in PIN 14" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~0 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~0\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695846332966 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell2_0\|nor1_out~0 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell2_0\|nor1_out~0\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695846332966 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell0_3\|nor1_out~1 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell0_3\|nor1_out~1\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695846332966 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell1_3\|nor1_out~0 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell1_3\|nor1_out~0\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695846332966 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~3 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~3\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695846332966 ""}  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1695846332966 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1695846332974 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1695846332982 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1695846333017 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1695846333040 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1695846333041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1695846333041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695846333041 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.3V 12 30 0 " "Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 12 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695846333046 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695846333046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695846333046 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695846333046 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695846333046 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695846333046 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695846333046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695846333088 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695846333185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695846333406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695846333528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695846333545 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695846334552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695846334552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695846334595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "E:/JL/TEC498P2/ProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695846334763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695846334763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695846334933 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695846334933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695846334937 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695846334965 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695846334981 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1695846335009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/JL/TEC498P2/ProjectFiles/output_files/mainmodule.fit.smsg " "Generated suppressed messages file E:/JL/TEC498P2/ProjectFiles/output_files/mainmodule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695846335273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5524 " "Peak virtual memory: 5524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695846336349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:25:36 2023 " "Processing ended: Wed Sep 27 17:25:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695846336349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695846336349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695846336349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695846336349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695846338641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695846338655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:25:38 2023 " "Processing started: Wed Sep 27 17:25:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695846338655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695846338655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695846338655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695846339587 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695846339714 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695846339800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695846340805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:25:40 2023 " "Processing ended: Wed Sep 27 17:25:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695846340805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695846340805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695846340805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695846340805 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695846341725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695846343173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695846343182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:25:42 2023 " "Processing started: Wed Sep 27 17:25:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695846343182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695846343182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TEC498P2 -c mainmodule " "Command: quartus_sta TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695846343182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695846343435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695846344055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695846344055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695846344154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695846344154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695846344286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695846344411 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1695846344559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainmodule.sdc " "Synopsys Design Constraints File file not found: 'mainmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695846345052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695846345052 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BT0 BT0 " "create_clock -period 1.000 -name BT0 BT0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin3bcount:bin_3bc_0\|tff_gate:ff00\|q bin3bcount:bin_3bc_0\|tff_gate:ff00\|q " "create_clock -period 1.000 -name bin3bcount:bin_3bc_0\|tff_gate:ff00\|q bin3bcount:bin_3bc_0\|tff_gate:ff00\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q " "create_clock -period 1.000 -name binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKIN CLKIN " "create_clock -period 1.000 -name CLKIN CLKIN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695846345061 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695846345061 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_4\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345094 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell5_4\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345094 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345094 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345107 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345107 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~2\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345107 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~2\|datad " "Node \"shotsfired_0\|cell0_3\|nor1_out~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345107 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345107 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345108 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345108 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345108 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345108 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345108 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345108 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~1\|datad " "Node \"shotsfired_0\|cell2_1\|nor1_out~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~2\|combout " "Node \"shotsfired_0\|cell3_0\|nor1_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~2\|datad " "Node \"shotsfired_0\|cell3_0\|nor1_out~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345120 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell4_0\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~0\|datad " "Node \"shotsfired_0\|cell4_0\|nor1_out~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846345120 ""}  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1695846345120 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695846345127 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1695846345366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695846345376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.194 " "Worst-case setup slack is -1.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q  " "   -1.194              -1.194 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q  " "    0.466               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q  " "    0.466               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q  " "    0.466               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q  " "    0.467               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q  " "    0.808               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q  " "    0.818               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q  " "    0.825               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q  " "    0.827               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q  " "    0.827               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q  " "    0.853               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q  " "    0.959               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q  " "    1.104               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q  " "    1.271               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q  " "    1.271               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.706               0.000 CLKIN  " "    1.706               0.000 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695846345484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.760 " "Worst-case hold slack is -1.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760              -1.760 CLKIN  " "   -1.760              -1.760 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325              -1.325 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q  " "   -1.325              -1.325 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325              -1.325 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q  " "   -1.325              -1.325 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158              -1.158 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q  " "   -1.158              -1.158 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013              -1.013 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q  " "   -1.013              -1.013 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q  " "   -0.907              -0.907 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -0.881 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q  " "   -0.881              -0.881 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -0.881 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q  " "   -0.881              -0.881 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q  " "   -0.879              -0.879 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q  " "   -0.872              -0.872 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q  " "   -0.862              -0.862 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q  " "   -0.521              -0.521 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q  " "   -0.520              -0.520 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q  " "   -0.520              -0.520 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q  " "   -0.520              -0.520 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q  " "    1.640               0.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695846345594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695846345705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1695846345800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 BT0  " "   -2.289              -2.289 BT0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLKIN  " "   -2.289              -2.289 CLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q  " "    0.234               0.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q  " "    0.234               0.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695846345895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695846345895 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1695846351313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695846351748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695846351749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695846353314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:25:53 2023 " "Processing ended: Wed Sep 27 17:25:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695846353314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695846353314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695846353314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695846353314 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695846354845 ""}
