//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30, texmode_independent
.address_size 64

	// .globl	gpu_decompress

.entry gpu_decompress(
	.param .u64 .ptr .global .align 4 gpu_decompress_param_0,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_1,
	.param .u64 .ptr .global .align 4 gpu_decompress_param_2,
	.param .u64 gpu_decompress_param_3
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<44>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [gpu_decompress_param_0];
	ld.param.u64 	%rd6, [gpu_decompress_param_1];
	ld.param.u64 	%rd7, [gpu_decompress_param_2];
	ld.param.u64 	%rd8, [gpu_decompress_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	mov.u32 	%r27, %tid.x;
	add.s32 	%r1, %r26, %r27;
	cvt.s64.s32	%rd10, %r1;
	setp.ge.u64	%p1, %rd10, %rd8;
	@%p1 bra 	BB0_12;

	mul.wide.s32 	%rd11, %r1, 12;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r2, [%rd12];
	ld.global.u32 	%r3, [%rd12+4];
	ld.global.u32 	%r4, [%rd12+8];
	mov.u64 	%rd13, 0;
	st.local.u32 	[%rd1+4], %rd13;
	st.local.u32 	[%rd1], %rd13;
	st.local.u32 	[%rd1+12], %rd13;
	st.local.u32 	[%rd1+8], %rd13;
	st.local.u32 	[%rd1+20], %rd13;
	st.local.u32 	[%rd1+16], %rd13;
	st.local.u32 	[%rd1+28], %rd13;
	st.local.u32 	[%rd1+24], %rd13;
	st.local.u32 	[%rd1+36], %rd13;
	st.local.u32 	[%rd1+32], %rd13;
	st.local.u32 	[%rd1+44], %rd13;
	st.local.u32 	[%rd1+40], %rd13;
	st.local.u32 	[%rd1+52], %rd13;
	st.local.u32 	[%rd1+48], %rd13;
	st.local.u32 	[%rd1+60], %rd13;
	st.local.u32 	[%rd1+56], %rd13;
	st.local.u32 	[%rd1+68], %rd13;
	st.local.u32 	[%rd1+64], %rd13;
	st.local.u32 	[%rd1+76], %rd13;
	st.local.u32 	[%rd1+72], %rd13;
	st.local.u32 	[%rd1+84], %rd13;
	st.local.u32 	[%rd1+80], %rd13;
	st.local.u32 	[%rd1+92], %rd13;
	st.local.u32 	[%rd1+88], %rd13;
	st.local.u32 	[%rd1+100], %rd13;
	st.local.u32 	[%rd1+96], %rd13;
	st.local.u32 	[%rd1+108], %rd13;
	st.local.u32 	[%rd1+104], %rd13;
	st.local.u32 	[%rd1+116], %rd13;
	st.local.u32 	[%rd1+112], %rd13;
	st.local.u32 	[%rd1+124], %rd13;
	st.local.u32 	[%rd1+120], %rd13;
	st.local.u32 	[%rd1+132], %rd13;
	st.local.u32 	[%rd1+128], %rd13;
	st.local.u32 	[%rd1+140], %rd13;
	st.local.u32 	[%rd1+136], %rd13;
	st.local.u32 	[%rd1+148], %rd13;
	st.local.u32 	[%rd1+144], %rd13;
	st.local.u32 	[%rd1+156], %rd13;
	st.local.u32 	[%rd1+152], %rd13;
	st.local.u32 	[%rd1+164], %rd13;
	st.local.u32 	[%rd1+160], %rd13;
	st.local.u32 	[%rd1+172], %rd13;
	st.local.u32 	[%rd1+168], %rd13;
	st.local.u32 	[%rd1+180], %rd13;
	st.local.u32 	[%rd1+176], %rd13;
	st.local.u32 	[%rd1+188], %rd13;
	st.local.u32 	[%rd1+184], %rd13;
	st.local.u32 	[%rd1+196], %rd13;
	st.local.u32 	[%rd1+192], %rd13;
	st.local.u32 	[%rd1+204], %rd13;
	st.local.u32 	[%rd1+200], %rd13;
	st.local.u32 	[%rd1+212], %rd13;
	st.local.u32 	[%rd1+208], %rd13;
	st.local.u32 	[%rd1+220], %rd13;
	st.local.u32 	[%rd1+216], %rd13;
	st.local.u32 	[%rd1+228], %rd13;
	st.local.u32 	[%rd1+224], %rd13;
	st.local.u32 	[%rd1+236], %rd13;
	st.local.u32 	[%rd1+232], %rd13;
	st.local.u32 	[%rd1+244], %rd13;
	st.local.u32 	[%rd1+240], %rd13;
	st.local.u32 	[%rd1+252], %rd13;
	st.local.u32 	[%rd1+248], %rd13;
	setp.eq.s32	%p2, %r3, 0;
	@%p2 bra 	BB0_10;

	and.b32  	%r5, %r3, 3;
	setp.eq.s32	%p3, %r5, 0;
	mov.u32 	%r54, 0;
	@%p3 bra 	BB0_8;

	setp.eq.s32	%p4, %r5, 1;
	mov.u32 	%r50, 0;
	@%p4 bra 	BB0_7;

	setp.eq.s32	%p5, %r5, 2;
	mov.u32 	%r48, 0;
	@%p5 bra 	BB0_6;

	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.u32 	%r32, [%rd15];
	st.local.u32 	[%rd1], %r32;
	add.s32 	%r2, %r2, 1;
	mov.u32 	%r48, 1;

BB0_6:
	mul.wide.u32 	%rd16, %r2, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.u32 	%r33, [%rd17];
	mul.wide.u32 	%rd18, %r48, 4;
	add.s64 	%rd19, %rd1, %rd18;
	st.local.u32 	[%rd19], %r33;
	add.s32 	%r50, %r48, 1;
	add.s32 	%r2, %r2, 1;

BB0_7:
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.global.u32 	%r34, [%rd21];
	mul.wide.u32 	%rd22, %r50, 4;
	add.s64 	%rd23, %rd1, %rd22;
	st.local.u32 	[%rd23], %r34;
	add.s32 	%r54, %r50, 1;
	add.s32 	%r2, %r2, 1;

BB0_8:
	setp.lt.u32	%p6, %r3, 4;
	@%p6 bra 	BB0_10;

BB0_9:
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd6, %rd24;
	ld.global.u32 	%r35, [%rd25];
	mul.wide.u32 	%rd26, %r54, 4;
	add.s64 	%rd27, %rd1, %rd26;
	st.local.u32 	[%rd27], %r35;
	add.s32 	%r36, %r2, 1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd6, %rd28;
	ld.global.u32 	%r37, [%rd29];
	add.s32 	%r38, %r54, 1;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd1, %rd30;
	st.local.u32 	[%rd31], %r37;
	add.s32 	%r39, %r2, 2;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.u32 	%r40, [%rd33];
	add.s32 	%r41, %r54, 2;
	mul.wide.u32 	%rd34, %r41, 4;
	add.s64 	%rd35, %rd1, %rd34;
	st.local.u32 	[%rd35], %r40;
	add.s32 	%r42, %r2, 3;
	mul.wide.u32 	%rd36, %r42, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.u32 	%r43, [%rd37];
	add.s32 	%r44, %r54, 3;
	mul.wide.u32 	%rd38, %r44, 4;
	add.s64 	%rd39, %rd1, %rd38;
	st.local.u32 	[%rd39], %r43;
	add.s32 	%r2, %r2, 4;
	add.s32 	%r54, %r54, 4;
	setp.lt.u32	%p7, %r54, %r3;
	@%p7 bra 	BB0_9;

BB0_10:
	st.local.u32 	[%rd1+256], %r4;
	mul.wide.s32 	%rd40, %r1, 260;
	add.s64 	%rd4, %rd7, %rd40;
	mov.u32 	%r55, 0;
	mov.pred 	%p8, 0;
	@%p8 bra 	BB0_12;

BB0_11:
	mul.wide.s32 	%rd41, %r55, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.local.u32 	%r46, [%rd42];
	add.s64 	%rd43, %rd4, %rd41;
	st.global.u32 	[%rd43], %r46;
	add.s32 	%r55, %r55, 1;
	setp.lt.u32	%p9, %r55, 65;
	@%p9 bra 	BB0_11;

BB0_12:
	ret;
}

	// .globl	gpu_memset
.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u64 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u64 	%rd2, [gpu_memset_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd3, %r1;
	setp.ge.u64	%p1, %rd3, %rd2;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd4, %r1, 16;
	add.s64 	%rd5, %rd1, %rd4;
	st.global.v4.u32 	[%rd5], {%r2, %r2, %r2, %r2};

BB1_2:
	ret;
}

	// .globl	gpu_atinit
.entry gpu_atinit(
	.param .u64 .ptr .global .align 4 gpu_atinit_param_0,
	.param .u64 gpu_atinit_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [gpu_atinit_param_0];
	ld.param.u64 	%rd3, [gpu_atinit_param_1];
	mov.b32	%r2, %envreg3;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mad.lo.s32 	%r5, %r3, %r4, %r2;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r1, %r5, %r6;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd3;
	@%p1 bra 	BB2_2;

	cvt.u32.u64	%r7, %rd1;
	shr.u64 	%rd4, %rd1, 32;
	cvt.u32.u64	%r8, %rd4;
	xor.b32  	%r9, %r7, 1549556828;
	xor.b32  	%r10, %r8, 909522486;
	mul.wide.s32 	%rd5, %r1, 260;
	add.s64 	%rd6, %rd2, %rd5;
	st.global.u32 	[%rd6], %r9;
	st.global.u32 	[%rd6+4], %r10;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd6+8], %r11;
	st.global.u32 	[%rd6+12], %r11;
	st.global.u32 	[%rd6+16], %r11;
	st.global.u32 	[%rd6+20], %r11;
	st.global.u32 	[%rd6+24], %r11;
	st.global.u32 	[%rd6+28], %r11;
	st.global.u32 	[%rd6+32], %r11;
	st.global.u32 	[%rd6+36], %r11;
	st.global.u32 	[%rd6+40], %r11;
	st.global.u32 	[%rd6+44], %r11;
	st.global.u32 	[%rd6+48], %r11;
	st.global.u32 	[%rd6+52], %r11;
	st.global.u32 	[%rd6+56], %r11;
	st.global.u32 	[%rd6+60], %r11;
	st.global.u32 	[%rd6+64], %r11;
	st.global.u32 	[%rd6+68], %r11;
	st.global.u32 	[%rd6+72], %r11;
	st.global.u32 	[%rd6+76], %r11;
	st.global.u32 	[%rd6+80], %r11;
	st.global.u32 	[%rd6+84], %r11;
	st.global.u32 	[%rd6+88], %r11;
	st.global.u32 	[%rd6+92], %r11;
	st.global.u32 	[%rd6+96], %r11;
	st.global.u32 	[%rd6+100], %r11;
	st.global.u32 	[%rd6+104], %r11;
	st.global.u32 	[%rd6+108], %r11;
	st.global.u32 	[%rd6+112], %r11;
	st.global.u32 	[%rd6+116], %r11;
	st.global.u32 	[%rd6+120], %r11;
	st.global.u32 	[%rd6+124], %r11;
	st.global.u32 	[%rd6+128], %r11;
	st.global.u32 	[%rd6+132], %r11;
	st.global.u32 	[%rd6+136], %r11;
	st.global.u32 	[%rd6+140], %r11;
	st.global.u32 	[%rd6+144], %r11;
	st.global.u32 	[%rd6+148], %r11;
	st.global.u32 	[%rd6+152], %r11;
	st.global.u32 	[%rd6+156], %r11;
	st.global.u32 	[%rd6+160], %r11;
	st.global.u32 	[%rd6+164], %r11;
	st.global.u32 	[%rd6+168], %r11;
	st.global.u32 	[%rd6+172], %r11;
	st.global.u32 	[%rd6+176], %r11;
	st.global.u32 	[%rd6+180], %r11;
	st.global.u32 	[%rd6+184], %r11;
	st.global.u32 	[%rd6+188], %r11;
	st.global.u32 	[%rd6+192], %r11;
	st.global.u32 	[%rd6+196], %r11;
	st.global.u32 	[%rd6+200], %r11;
	st.global.u32 	[%rd6+204], %r11;
	st.global.u32 	[%rd6+208], %r11;
	st.global.u32 	[%rd6+212], %r11;
	st.global.u32 	[%rd6+216], %r11;
	st.global.u32 	[%rd6+220], %r11;
	st.global.u32 	[%rd6+224], %r11;
	st.global.u32 	[%rd6+228], %r11;
	st.global.u32 	[%rd6+232], %r11;
	st.global.u32 	[%rd6+236], %r11;
	st.global.u32 	[%rd6+240], %r11;
	st.global.u32 	[%rd6+244], %r11;
	st.global.u32 	[%rd6+248], %r11;
	st.global.u32 	[%rd6+252], %r11;
	mov.u32 	%r12, 7;
	st.global.u32 	[%rd6+256], %r12;

BB2_2:
	ret;
}

.func md5_update(
	.param .b64 md5_update_param_0,
	.param .b64 md5_update_param_1,
	.param .b32 md5_update_param_2
)
{
	.reg .pred 	%p<104>;
	.reg .b32 	%r<5505>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd2, [md5_update_param_0];
	ld.param.u64 	%rd3, [md5_update_param_1];
	ld.param.u32 	%r788, [md5_update_param_2];
	mov.u32 	%r5422, 0;
	cvta.to.local.u64 	%rd4, %rd3;
	mov.u32 	%r5423, %r5422;
	bra.uni 	BB3_1;

BB3_144:
	ld.u32 	%r4894, [%rd2+16];
	or.b32  	%r4895, %r4894, %r3;
	ld.u32 	%r4896, [%rd2+20];
	or.b32  	%r4897, %r4896, %r4;
	ld.u32 	%r4898, [%rd2+24];
	or.b32  	%r4899, %r4898, %r5;
	ld.u32 	%r4900, [%rd2+28];
	or.b32  	%r4901, %r4900, %r5489;
	ld.u32 	%r4902, [%rd2+32];
	or.b32  	%r4903, %r4902, %r7;
	ld.u32 	%r4904, [%rd2+36];
	or.b32  	%r4905, %r4904, %r8;
	ld.u32 	%r4906, [%rd2+40];
	or.b32  	%r4907, %r4906, %r9;
	ld.u32 	%r4908, [%rd2+44];
	or.b32  	%r4909, %r4908, %r10;
	ld.u32 	%r4910, [%rd2+48];
	or.b32  	%r4911, %r4910, %r11;
	ld.u32 	%r4912, [%rd2+52];
	or.b32  	%r4913, %r4912, %r12;
	ld.u32 	%r4914, [%rd2+56];
	or.b32  	%r4915, %r4914, %r13;
	ld.u32 	%r4916, [%rd2+60];
	or.b32  	%r4917, %r4916, %r14;
	ld.u32 	%r4918, [%rd2+64];
	or.b32  	%r4919, %r4918, %r15;
	ld.u32 	%r4920, [%rd2+68];
	or.b32  	%r4921, %r4920, %r16;
	ld.u32 	%r4922, [%rd2+72];
	or.b32  	%r4923, %r4922, %r17;
	ld.u32 	%r4924, [%rd2+76];
	or.b32  	%r4925, %r4924, %r18;
	ld.u32 	%r4926, [%rd2];
	add.s32 	%r4927, %r4926, %r4895;
	ld.u32 	%r4928, [%rd2+12];
	ld.u32 	%r4929, [%rd2+8];
	xor.b32  	%r4930, %r4928, %r4929;
	ld.u32 	%r4931, [%rd2+4];
	and.b32  	%r4932, %r4930, %r4931;
	xor.b32  	%r4933, %r4932, %r4928;
	add.s32 	%r4934, %r4927, %r4933;
	add.s32 	%r4935, %r4934, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4935, 7;
	shr.b32 	%rhs, %r4935, 25;
	add.u32 	%r4936, %lhs, %rhs;
	}
	add.s32 	%r4937, %r4936, %r4931;
	add.s32 	%r4938, %r4928, %r4897;
	xor.b32  	%r4939, %r4929, %r4931;
	and.b32  	%r4940, %r4937, %r4939;
	xor.b32  	%r4941, %r4940, %r4929;
	add.s32 	%r4942, %r4938, %r4941;
	add.s32 	%r4943, %r4942, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4943, 12;
	shr.b32 	%rhs, %r4943, 20;
	add.u32 	%r4944, %lhs, %rhs;
	}
	add.s32 	%r4945, %r4944, %r4937;
	add.s32 	%r4946, %r4929, %r4899;
	xor.b32  	%r4947, %r4937, %r4931;
	and.b32  	%r4948, %r4945, %r4947;
	xor.b32  	%r4949, %r4948, %r4931;
	add.s32 	%r4950, %r4946, %r4949;
	add.s32 	%r4951, %r4950, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4951, 17;
	shr.b32 	%rhs, %r4951, 15;
	add.u32 	%r4952, %lhs, %rhs;
	}
	add.s32 	%r4953, %r4952, %r4945;
	add.s32 	%r4954, %r4931, %r4901;
	xor.b32  	%r4955, %r4945, %r4937;
	and.b32  	%r4956, %r4953, %r4955;
	xor.b32  	%r4957, %r4956, %r4937;
	add.s32 	%r4958, %r4954, %r4957;
	add.s32 	%r4959, %r4958, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4959, 22;
	shr.b32 	%rhs, %r4959, 10;
	add.u32 	%r4960, %lhs, %rhs;
	}
	add.s32 	%r4961, %r4960, %r4953;
	xor.b32  	%r4962, %r4953, %r4945;
	and.b32  	%r4963, %r4961, %r4962;
	xor.b32  	%r4964, %r4963, %r4945;
	add.s32 	%r4965, %r4903, %r4937;
	add.s32 	%r4966, %r4965, %r4964;
	add.s32 	%r4967, %r4966, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4967, 7;
	shr.b32 	%rhs, %r4967, 25;
	add.u32 	%r4968, %lhs, %rhs;
	}
	add.s32 	%r4969, %r4968, %r4961;
	xor.b32  	%r4970, %r4961, %r4953;
	and.b32  	%r4971, %r4969, %r4970;
	xor.b32  	%r4972, %r4971, %r4953;
	add.s32 	%r4973, %r4905, %r4945;
	add.s32 	%r4974, %r4973, %r4972;
	add.s32 	%r4975, %r4974, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4975, 12;
	shr.b32 	%rhs, %r4975, 20;
	add.u32 	%r4976, %lhs, %rhs;
	}
	add.s32 	%r4977, %r4976, %r4969;
	xor.b32  	%r4978, %r4969, %r4961;
	and.b32  	%r4979, %r4977, %r4978;
	xor.b32  	%r4980, %r4979, %r4961;
	add.s32 	%r4981, %r4907, %r4953;
	add.s32 	%r4982, %r4981, %r4980;
	add.s32 	%r4983, %r4982, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4983, 17;
	shr.b32 	%rhs, %r4983, 15;
	add.u32 	%r4984, %lhs, %rhs;
	}
	add.s32 	%r4985, %r4984, %r4977;
	xor.b32  	%r4986, %r4977, %r4969;
	and.b32  	%r4987, %r4985, %r4986;
	xor.b32  	%r4988, %r4987, %r4969;
	add.s32 	%r4989, %r4909, %r4961;
	add.s32 	%r4990, %r4989, %r4988;
	add.s32 	%r4991, %r4990, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4991, 22;
	shr.b32 	%rhs, %r4991, 10;
	add.u32 	%r4992, %lhs, %rhs;
	}
	add.s32 	%r4993, %r4992, %r4985;
	xor.b32  	%r4994, %r4985, %r4977;
	and.b32  	%r4995, %r4993, %r4994;
	xor.b32  	%r4996, %r4995, %r4977;
	add.s32 	%r4997, %r4911, %r4969;
	add.s32 	%r4998, %r4997, %r4996;
	add.s32 	%r4999, %r4998, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4999, 7;
	shr.b32 	%rhs, %r4999, 25;
	add.u32 	%r5000, %lhs, %rhs;
	}
	add.s32 	%r5001, %r5000, %r4993;
	xor.b32  	%r5002, %r4993, %r4985;
	and.b32  	%r5003, %r5001, %r5002;
	xor.b32  	%r5004, %r5003, %r4985;
	add.s32 	%r5005, %r4913, %r4977;
	add.s32 	%r5006, %r5005, %r5004;
	add.s32 	%r5007, %r5006, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5007, 12;
	shr.b32 	%rhs, %r5007, 20;
	add.u32 	%r5008, %lhs, %rhs;
	}
	add.s32 	%r5009, %r5008, %r5001;
	xor.b32  	%r5010, %r5001, %r4993;
	and.b32  	%r5011, %r5009, %r5010;
	xor.b32  	%r5012, %r5011, %r4993;
	add.s32 	%r5013, %r4915, %r4985;
	add.s32 	%r5014, %r5013, %r5012;
	add.s32 	%r5015, %r5014, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5015, 17;
	shr.b32 	%rhs, %r5015, 15;
	add.u32 	%r5016, %lhs, %rhs;
	}
	add.s32 	%r5017, %r5016, %r5009;
	xor.b32  	%r5018, %r5009, %r5001;
	and.b32  	%r5019, %r5017, %r5018;
	xor.b32  	%r5020, %r5019, %r5001;
	add.s32 	%r5021, %r4917, %r4993;
	add.s32 	%r5022, %r5021, %r5020;
	add.s32 	%r5023, %r5022, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5023, 22;
	shr.b32 	%rhs, %r5023, 10;
	add.u32 	%r5024, %lhs, %rhs;
	}
	add.s32 	%r5025, %r5024, %r5017;
	xor.b32  	%r5026, %r5017, %r5009;
	and.b32  	%r5027, %r5025, %r5026;
	xor.b32  	%r5028, %r5027, %r5009;
	add.s32 	%r5029, %r4919, %r5001;
	add.s32 	%r5030, %r5029, %r5028;
	add.s32 	%r5031, %r5030, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5031, 7;
	shr.b32 	%rhs, %r5031, 25;
	add.u32 	%r5032, %lhs, %rhs;
	}
	add.s32 	%r5033, %r5032, %r5025;
	xor.b32  	%r5034, %r5025, %r5017;
	and.b32  	%r5035, %r5033, %r5034;
	xor.b32  	%r5036, %r5035, %r5017;
	add.s32 	%r5037, %r4921, %r5009;
	add.s32 	%r5038, %r5037, %r5036;
	add.s32 	%r5039, %r5038, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5039, 12;
	shr.b32 	%rhs, %r5039, 20;
	add.u32 	%r5040, %lhs, %rhs;
	}
	add.s32 	%r5041, %r5040, %r5033;
	xor.b32  	%r5042, %r5033, %r5025;
	and.b32  	%r5043, %r5041, %r5042;
	xor.b32  	%r5044, %r5043, %r5025;
	add.s32 	%r5045, %r4923, %r5017;
	add.s32 	%r5046, %r5045, %r5044;
	add.s32 	%r5047, %r5046, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5047, 17;
	shr.b32 	%rhs, %r5047, 15;
	add.u32 	%r5048, %lhs, %rhs;
	}
	add.s32 	%r5049, %r5048, %r5041;
	xor.b32  	%r5050, %r5041, %r5033;
	and.b32  	%r5051, %r5049, %r5050;
	xor.b32  	%r5052, %r5051, %r5033;
	add.s32 	%r5053, %r4925, %r5025;
	add.s32 	%r5054, %r5053, %r5052;
	add.s32 	%r5055, %r5054, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5055, 22;
	shr.b32 	%rhs, %r5055, 10;
	add.u32 	%r5056, %lhs, %rhs;
	}
	add.s32 	%r5057, %r5056, %r5049;
	xor.b32  	%r5058, %r5057, %r5049;
	and.b32  	%r5059, %r5058, %r5041;
	xor.b32  	%r5060, %r5059, %r5049;
	add.s32 	%r5061, %r4897, %r5033;
	add.s32 	%r5062, %r5061, %r5060;
	add.s32 	%r5063, %r5062, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5063, 5;
	shr.b32 	%rhs, %r5063, 27;
	add.u32 	%r5064, %lhs, %rhs;
	}
	add.s32 	%r5065, %r5064, %r5057;
	xor.b32  	%r5066, %r5065, %r5057;
	and.b32  	%r5067, %r5066, %r5049;
	xor.b32  	%r5068, %r5067, %r5057;
	add.s32 	%r5069, %r4907, %r5041;
	add.s32 	%r5070, %r5069, %r5068;
	add.s32 	%r5071, %r5070, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5071, 9;
	shr.b32 	%rhs, %r5071, 23;
	add.u32 	%r5072, %lhs, %rhs;
	}
	add.s32 	%r5073, %r5072, %r5065;
	xor.b32  	%r5074, %r5073, %r5065;
	and.b32  	%r5075, %r5074, %r5057;
	xor.b32  	%r5076, %r5075, %r5065;
	add.s32 	%r5077, %r4917, %r5049;
	add.s32 	%r5078, %r5077, %r5076;
	add.s32 	%r5079, %r5078, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5079, 14;
	shr.b32 	%rhs, %r5079, 18;
	add.u32 	%r5080, %lhs, %rhs;
	}
	add.s32 	%r5081, %r5080, %r5073;
	xor.b32  	%r5082, %r5081, %r5073;
	and.b32  	%r5083, %r5082, %r5065;
	xor.b32  	%r5084, %r5083, %r5073;
	add.s32 	%r5085, %r4895, %r5057;
	add.s32 	%r5086, %r5085, %r5084;
	add.s32 	%r5087, %r5086, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5087, 20;
	shr.b32 	%rhs, %r5087, 12;
	add.u32 	%r5088, %lhs, %rhs;
	}
	add.s32 	%r5089, %r5088, %r5081;
	xor.b32  	%r5090, %r5089, %r5081;
	and.b32  	%r5091, %r5090, %r5073;
	xor.b32  	%r5092, %r5091, %r5081;
	add.s32 	%r5093, %r4905, %r5065;
	add.s32 	%r5094, %r5093, %r5092;
	add.s32 	%r5095, %r5094, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5095, 5;
	shr.b32 	%rhs, %r5095, 27;
	add.u32 	%r5096, %lhs, %rhs;
	}
	add.s32 	%r5097, %r5096, %r5089;
	xor.b32  	%r5098, %r5097, %r5089;
	and.b32  	%r5099, %r5098, %r5081;
	xor.b32  	%r5100, %r5099, %r5089;
	add.s32 	%r5101, %r4915, %r5073;
	add.s32 	%r5102, %r5101, %r5100;
	add.s32 	%r5103, %r5102, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5103, 9;
	shr.b32 	%rhs, %r5103, 23;
	add.u32 	%r5104, %lhs, %rhs;
	}
	add.s32 	%r5105, %r5104, %r5097;
	xor.b32  	%r5106, %r5105, %r5097;
	and.b32  	%r5107, %r5106, %r5089;
	xor.b32  	%r5108, %r5107, %r5097;
	add.s32 	%r5109, %r4925, %r5081;
	add.s32 	%r5110, %r5109, %r5108;
	add.s32 	%r5111, %r5110, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5111, 14;
	shr.b32 	%rhs, %r5111, 18;
	add.u32 	%r5112, %lhs, %rhs;
	}
	add.s32 	%r5113, %r5112, %r5105;
	xor.b32  	%r5114, %r5113, %r5105;
	and.b32  	%r5115, %r5114, %r5097;
	xor.b32  	%r5116, %r5115, %r5105;
	add.s32 	%r5117, %r4903, %r5089;
	add.s32 	%r5118, %r5117, %r5116;
	add.s32 	%r5119, %r5118, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5119, 20;
	shr.b32 	%rhs, %r5119, 12;
	add.u32 	%r5120, %lhs, %rhs;
	}
	add.s32 	%r5121, %r5120, %r5113;
	xor.b32  	%r5122, %r5121, %r5113;
	and.b32  	%r5123, %r5122, %r5105;
	xor.b32  	%r5124, %r5123, %r5113;
	add.s32 	%r5125, %r4913, %r5097;
	add.s32 	%r5126, %r5125, %r5124;
	add.s32 	%r5127, %r5126, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5127, 5;
	shr.b32 	%rhs, %r5127, 27;
	add.u32 	%r5128, %lhs, %rhs;
	}
	add.s32 	%r5129, %r5128, %r5121;
	xor.b32  	%r5130, %r5129, %r5121;
	and.b32  	%r5131, %r5130, %r5113;
	xor.b32  	%r5132, %r5131, %r5121;
	add.s32 	%r5133, %r4923, %r5105;
	add.s32 	%r5134, %r5133, %r5132;
	add.s32 	%r5135, %r5134, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5135, 9;
	shr.b32 	%rhs, %r5135, 23;
	add.u32 	%r5136, %lhs, %rhs;
	}
	add.s32 	%r5137, %r5136, %r5129;
	xor.b32  	%r5138, %r5137, %r5129;
	and.b32  	%r5139, %r5138, %r5121;
	xor.b32  	%r5140, %r5139, %r5129;
	add.s32 	%r5141, %r4901, %r5113;
	add.s32 	%r5142, %r5141, %r5140;
	add.s32 	%r5143, %r5142, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5143, 14;
	shr.b32 	%rhs, %r5143, 18;
	add.u32 	%r5144, %lhs, %rhs;
	}
	add.s32 	%r5145, %r5144, %r5137;
	xor.b32  	%r5146, %r5145, %r5137;
	and.b32  	%r5147, %r5146, %r5129;
	xor.b32  	%r5148, %r5147, %r5137;
	add.s32 	%r5149, %r4911, %r5121;
	add.s32 	%r5150, %r5149, %r5148;
	add.s32 	%r5151, %r5150, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5151, 20;
	shr.b32 	%rhs, %r5151, 12;
	add.u32 	%r5152, %lhs, %rhs;
	}
	add.s32 	%r5153, %r5152, %r5145;
	xor.b32  	%r5154, %r5153, %r5145;
	and.b32  	%r5155, %r5154, %r5137;
	xor.b32  	%r5156, %r5155, %r5145;
	add.s32 	%r5157, %r4921, %r5129;
	add.s32 	%r5158, %r5157, %r5156;
	add.s32 	%r5159, %r5158, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5159, 5;
	shr.b32 	%rhs, %r5159, 27;
	add.u32 	%r5160, %lhs, %rhs;
	}
	add.s32 	%r5161, %r5160, %r5153;
	xor.b32  	%r5162, %r5161, %r5153;
	and.b32  	%r5163, %r5162, %r5145;
	xor.b32  	%r5164, %r5163, %r5153;
	add.s32 	%r5165, %r4899, %r5137;
	add.s32 	%r5166, %r5165, %r5164;
	add.s32 	%r5167, %r5166, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5167, 9;
	shr.b32 	%rhs, %r5167, 23;
	add.u32 	%r5168, %lhs, %rhs;
	}
	add.s32 	%r5169, %r5168, %r5161;
	xor.b32  	%r5170, %r5169, %r5161;
	and.b32  	%r5171, %r5170, %r5153;
	xor.b32  	%r5172, %r5171, %r5161;
	add.s32 	%r5173, %r4909, %r5145;
	add.s32 	%r5174, %r5173, %r5172;
	add.s32 	%r5175, %r5174, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5175, 14;
	shr.b32 	%rhs, %r5175, 18;
	add.u32 	%r5176, %lhs, %rhs;
	}
	add.s32 	%r5177, %r5176, %r5169;
	xor.b32  	%r5178, %r5177, %r5169;
	and.b32  	%r5179, %r5178, %r5161;
	xor.b32  	%r5180, %r5179, %r5169;
	add.s32 	%r5181, %r4919, %r5153;
	add.s32 	%r5182, %r5181, %r5180;
	add.s32 	%r5183, %r5182, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5183, 20;
	shr.b32 	%rhs, %r5183, 12;
	add.u32 	%r5184, %lhs, %rhs;
	}
	add.s32 	%r5185, %r5184, %r5177;
	xor.b32  	%r5186, %r5185, %r5177;
	xor.b32  	%r5187, %r5186, %r5169;
	add.s32 	%r5188, %r4905, %r5161;
	add.s32 	%r5189, %r5188, %r5187;
	add.s32 	%r5190, %r5189, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5190, 4;
	shr.b32 	%rhs, %r5190, 28;
	add.u32 	%r5191, %lhs, %rhs;
	}
	add.s32 	%r5192, %r5191, %r5185;
	xor.b32  	%r5193, %r5192, %r5186;
	add.s32 	%r5194, %r4911, %r5169;
	add.s32 	%r5195, %r5194, %r5193;
	add.s32 	%r5196, %r5195, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5196, 11;
	shr.b32 	%rhs, %r5196, 21;
	add.u32 	%r5197, %lhs, %rhs;
	}
	add.s32 	%r5198, %r5197, %r5192;
	xor.b32  	%r5199, %r5198, %r5192;
	xor.b32  	%r5200, %r5199, %r5185;
	add.s32 	%r5201, %r4917, %r5177;
	add.s32 	%r5202, %r5201, %r5200;
	add.s32 	%r5203, %r5202, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5203, 16;
	shr.b32 	%rhs, %r5203, 16;
	add.u32 	%r5204, %lhs, %rhs;
	}
	add.s32 	%r5205, %r5204, %r5198;
	xor.b32  	%r5206, %r5205, %r5199;
	add.s32 	%r5207, %r4923, %r5185;
	add.s32 	%r5208, %r5207, %r5206;
	add.s32 	%r5209, %r5208, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5209, 23;
	shr.b32 	%rhs, %r5209, 9;
	add.u32 	%r5210, %lhs, %rhs;
	}
	add.s32 	%r5211, %r5210, %r5205;
	xor.b32  	%r5212, %r5211, %r5205;
	xor.b32  	%r5213, %r5212, %r5198;
	add.s32 	%r5214, %r4897, %r5192;
	add.s32 	%r5215, %r5214, %r5213;
	add.s32 	%r5216, %r5215, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5216, 4;
	shr.b32 	%rhs, %r5216, 28;
	add.u32 	%r5217, %lhs, %rhs;
	}
	add.s32 	%r5218, %r5217, %r5211;
	xor.b32  	%r5219, %r5218, %r5212;
	add.s32 	%r5220, %r4903, %r5198;
	add.s32 	%r5221, %r5220, %r5219;
	add.s32 	%r5222, %r5221, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5222, 11;
	shr.b32 	%rhs, %r5222, 21;
	add.u32 	%r5223, %lhs, %rhs;
	}
	add.s32 	%r5224, %r5223, %r5218;
	xor.b32  	%r5225, %r5224, %r5218;
	xor.b32  	%r5226, %r5225, %r5211;
	add.s32 	%r5227, %r4909, %r5205;
	add.s32 	%r5228, %r5227, %r5226;
	add.s32 	%r5229, %r5228, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5229, 16;
	shr.b32 	%rhs, %r5229, 16;
	add.u32 	%r5230, %lhs, %rhs;
	}
	add.s32 	%r5231, %r5230, %r5224;
	xor.b32  	%r5232, %r5231, %r5225;
	add.s32 	%r5233, %r4915, %r5211;
	add.s32 	%r5234, %r5233, %r5232;
	add.s32 	%r5235, %r5234, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5235, 23;
	shr.b32 	%rhs, %r5235, 9;
	add.u32 	%r5236, %lhs, %rhs;
	}
	add.s32 	%r5237, %r5236, %r5231;
	xor.b32  	%r5238, %r5237, %r5231;
	xor.b32  	%r5239, %r5238, %r5224;
	add.s32 	%r5240, %r4921, %r5218;
	add.s32 	%r5241, %r5240, %r5239;
	add.s32 	%r5242, %r5241, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5242, 4;
	shr.b32 	%rhs, %r5242, 28;
	add.u32 	%r5243, %lhs, %rhs;
	}
	add.s32 	%r5244, %r5243, %r5237;
	xor.b32  	%r5245, %r5244, %r5238;
	add.s32 	%r5246, %r4895, %r5224;
	add.s32 	%r5247, %r5246, %r5245;
	add.s32 	%r5248, %r5247, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5248, 11;
	shr.b32 	%rhs, %r5248, 21;
	add.u32 	%r5249, %lhs, %rhs;
	}
	add.s32 	%r5250, %r5249, %r5244;
	xor.b32  	%r5251, %r5250, %r5244;
	xor.b32  	%r5252, %r5251, %r5237;
	add.s32 	%r5253, %r4901, %r5231;
	add.s32 	%r5254, %r5253, %r5252;
	add.s32 	%r5255, %r5254, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5255, 16;
	shr.b32 	%rhs, %r5255, 16;
	add.u32 	%r5256, %lhs, %rhs;
	}
	add.s32 	%r5257, %r5256, %r5250;
	xor.b32  	%r5258, %r5257, %r5251;
	add.s32 	%r5259, %r4907, %r5237;
	add.s32 	%r5260, %r5259, %r5258;
	add.s32 	%r5261, %r5260, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5261, 23;
	shr.b32 	%rhs, %r5261, 9;
	add.u32 	%r5262, %lhs, %rhs;
	}
	add.s32 	%r5263, %r5262, %r5257;
	xor.b32  	%r5264, %r5263, %r5257;
	xor.b32  	%r5265, %r5264, %r5250;
	add.s32 	%r5266, %r4913, %r5244;
	add.s32 	%r5267, %r5266, %r5265;
	add.s32 	%r5268, %r5267, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5268, 4;
	shr.b32 	%rhs, %r5268, 28;
	add.u32 	%r5269, %lhs, %rhs;
	}
	add.s32 	%r5270, %r5269, %r5263;
	xor.b32  	%r5271, %r5270, %r5264;
	add.s32 	%r5272, %r4919, %r5250;
	add.s32 	%r5273, %r5272, %r5271;
	add.s32 	%r5274, %r5273, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5274, 11;
	shr.b32 	%rhs, %r5274, 21;
	add.u32 	%r5275, %lhs, %rhs;
	}
	add.s32 	%r5276, %r5275, %r5270;
	xor.b32  	%r5277, %r5276, %r5270;
	xor.b32  	%r5278, %r5277, %r5263;
	add.s32 	%r5279, %r4925, %r5257;
	add.s32 	%r5280, %r5279, %r5278;
	add.s32 	%r5281, %r5280, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5281, 16;
	shr.b32 	%rhs, %r5281, 16;
	add.u32 	%r5282, %lhs, %rhs;
	}
	add.s32 	%r5283, %r5282, %r5276;
	xor.b32  	%r5284, %r5283, %r5277;
	add.s32 	%r5285, %r4899, %r5263;
	add.s32 	%r5286, %r5285, %r5284;
	add.s32 	%r5287, %r5286, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5287, 23;
	shr.b32 	%rhs, %r5287, 9;
	add.u32 	%r5288, %lhs, %rhs;
	}
	add.s32 	%r5289, %r5288, %r5283;
	not.b32 	%r5290, %r5276;
	or.b32  	%r5291, %r5289, %r5290;
	xor.b32  	%r5292, %r5291, %r5283;
	add.s32 	%r5293, %r4895, %r5270;
	add.s32 	%r5294, %r5293, %r5292;
	add.s32 	%r5295, %r5294, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5295, 6;
	shr.b32 	%rhs, %r5295, 26;
	add.u32 	%r5296, %lhs, %rhs;
	}
	add.s32 	%r5297, %r5296, %r5289;
	not.b32 	%r5298, %r5283;
	or.b32  	%r5299, %r5297, %r5298;
	xor.b32  	%r5300, %r5299, %r5289;
	add.s32 	%r5301, %r4909, %r5276;
	add.s32 	%r5302, %r5301, %r5300;
	add.s32 	%r5303, %r5302, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5303, 10;
	shr.b32 	%rhs, %r5303, 22;
	add.u32 	%r5304, %lhs, %rhs;
	}
	add.s32 	%r5305, %r5304, %r5297;
	not.b32 	%r5306, %r5289;
	or.b32  	%r5307, %r5305, %r5306;
	xor.b32  	%r5308, %r5307, %r5297;
	add.s32 	%r5309, %r4923, %r5283;
	add.s32 	%r5310, %r5309, %r5308;
	add.s32 	%r5311, %r5310, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5311, 15;
	shr.b32 	%rhs, %r5311, 17;
	add.u32 	%r5312, %lhs, %rhs;
	}
	add.s32 	%r5313, %r5312, %r5305;
	not.b32 	%r5314, %r5297;
	or.b32  	%r5315, %r5313, %r5314;
	xor.b32  	%r5316, %r5315, %r5305;
	add.s32 	%r5317, %r4905, %r5289;
	add.s32 	%r5318, %r5317, %r5316;
	add.s32 	%r5319, %r5318, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5319, 21;
	shr.b32 	%rhs, %r5319, 11;
	add.u32 	%r5320, %lhs, %rhs;
	}
	add.s32 	%r5321, %r5320, %r5313;
	not.b32 	%r5322, %r5305;
	or.b32  	%r5323, %r5321, %r5322;
	xor.b32  	%r5324, %r5323, %r5313;
	add.s32 	%r5325, %r4919, %r5297;
	add.s32 	%r5326, %r5325, %r5324;
	add.s32 	%r5327, %r5326, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5327, 6;
	shr.b32 	%rhs, %r5327, 26;
	add.u32 	%r5328, %lhs, %rhs;
	}
	add.s32 	%r5329, %r5328, %r5321;
	not.b32 	%r5330, %r5313;
	or.b32  	%r5331, %r5329, %r5330;
	xor.b32  	%r5332, %r5331, %r5321;
	add.s32 	%r5333, %r4901, %r5305;
	add.s32 	%r5334, %r5333, %r5332;
	add.s32 	%r5335, %r5334, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5335, 10;
	shr.b32 	%rhs, %r5335, 22;
	add.u32 	%r5336, %lhs, %rhs;
	}
	add.s32 	%r5337, %r5336, %r5329;
	not.b32 	%r5338, %r5321;
	or.b32  	%r5339, %r5337, %r5338;
	xor.b32  	%r5340, %r5339, %r5329;
	add.s32 	%r5341, %r4915, %r5313;
	add.s32 	%r5342, %r5341, %r5340;
	add.s32 	%r5343, %r5342, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5343, 15;
	shr.b32 	%rhs, %r5343, 17;
	add.u32 	%r5344, %lhs, %rhs;
	}
	add.s32 	%r5345, %r5344, %r5337;
	not.b32 	%r5346, %r5329;
	or.b32  	%r5347, %r5345, %r5346;
	xor.b32  	%r5348, %r5347, %r5337;
	add.s32 	%r5349, %r4897, %r5321;
	add.s32 	%r5350, %r5349, %r5348;
	add.s32 	%r5351, %r5350, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5351, 21;
	shr.b32 	%rhs, %r5351, 11;
	add.u32 	%r5352, %lhs, %rhs;
	}
	add.s32 	%r5353, %r5352, %r5345;
	not.b32 	%r5354, %r5337;
	or.b32  	%r5355, %r5353, %r5354;
	xor.b32  	%r5356, %r5355, %r5345;
	add.s32 	%r5357, %r4911, %r5329;
	add.s32 	%r5358, %r5357, %r5356;
	add.s32 	%r5359, %r5358, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5359, 6;
	shr.b32 	%rhs, %r5359, 26;
	add.u32 	%r5360, %lhs, %rhs;
	}
	add.s32 	%r5361, %r5360, %r5353;
	not.b32 	%r5362, %r5345;
	or.b32  	%r5363, %r5361, %r5362;
	xor.b32  	%r5364, %r5363, %r5353;
	add.s32 	%r5365, %r4925, %r5337;
	add.s32 	%r5366, %r5365, %r5364;
	add.s32 	%r5367, %r5366, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5367, 10;
	shr.b32 	%rhs, %r5367, 22;
	add.u32 	%r5368, %lhs, %rhs;
	}
	add.s32 	%r5369, %r5368, %r5361;
	not.b32 	%r5370, %r5353;
	or.b32  	%r5371, %r5369, %r5370;
	xor.b32  	%r5372, %r5371, %r5361;
	add.s32 	%r5373, %r4907, %r5345;
	add.s32 	%r5374, %r5373, %r5372;
	add.s32 	%r5375, %r5374, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5375, 15;
	shr.b32 	%rhs, %r5375, 17;
	add.u32 	%r5376, %lhs, %rhs;
	}
	add.s32 	%r5377, %r5376, %r5369;
	not.b32 	%r5378, %r5361;
	or.b32  	%r5379, %r5377, %r5378;
	xor.b32  	%r5380, %r5379, %r5369;
	add.s32 	%r5381, %r4921, %r5353;
	add.s32 	%r5382, %r5381, %r5380;
	add.s32 	%r5383, %r5382, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5383, 21;
	shr.b32 	%rhs, %r5383, 11;
	add.u32 	%r5384, %lhs, %rhs;
	}
	add.s32 	%r5385, %r5384, %r5377;
	not.b32 	%r5386, %r5369;
	or.b32  	%r5387, %r5385, %r5386;
	xor.b32  	%r5388, %r5387, %r5377;
	add.s32 	%r5389, %r4903, %r5361;
	add.s32 	%r5390, %r5389, %r5388;
	add.s32 	%r5391, %r5390, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5391, 6;
	shr.b32 	%rhs, %r5391, 26;
	add.u32 	%r5392, %lhs, %rhs;
	}
	add.s32 	%r5393, %r5392, %r5385;
	not.b32 	%r5394, %r5377;
	or.b32  	%r5395, %r5393, %r5394;
	xor.b32  	%r5396, %r5395, %r5385;
	add.s32 	%r5397, %r4917, %r5369;
	add.s32 	%r5398, %r5397, %r5396;
	add.s32 	%r5399, %r5398, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5399, 10;
	shr.b32 	%rhs, %r5399, 22;
	add.u32 	%r5400, %lhs, %rhs;
	}
	add.s32 	%r5401, %r5400, %r5393;
	not.b32 	%r5402, %r5385;
	or.b32  	%r5403, %r5401, %r5402;
	xor.b32  	%r5404, %r5403, %r5393;
	add.s32 	%r5405, %r4899, %r5377;
	add.s32 	%r5406, %r5405, %r5404;
	add.s32 	%r5407, %r5406, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5407, 15;
	shr.b32 	%rhs, %r5407, 17;
	add.u32 	%r5408, %lhs, %rhs;
	}
	add.s32 	%r5409, %r5408, %r5401;
	not.b32 	%r5410, %r5393;
	or.b32  	%r5411, %r5409, %r5410;
	xor.b32  	%r5412, %r5411, %r5401;
	add.s32 	%r5413, %r4913, %r5385;
	add.s32 	%r5414, %r5413, %r5412;
	add.s32 	%r5415, %r5414, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5415, 21;
	shr.b32 	%rhs, %r5415, 11;
	add.u32 	%r5416, %lhs, %rhs;
	}
	add.s32 	%r5417, %r5416, %r5409;
	add.s32 	%r5418, %r4926, %r5393;
	st.u32 	[%rd2], %r5418;
	add.s32 	%r5419, %r5417, %r4931;
	st.u32 	[%rd2+4], %r5419;
	add.s32 	%r5420, %r4929, %r5409;
	st.u32 	[%rd2+8], %r5420;
	add.s32 	%r5421, %r4928, %r5401;
	st.u32 	[%rd2+12], %r5421;
	st.u32 	[%rd2+16], %r5476;
	st.u32 	[%rd2+20], %r5475;
	st.u32 	[%rd2+24], %r5474;
	st.u32 	[%rd2+28], %r5473;
	st.u32 	[%rd2+32], %r5480;
	st.u32 	[%rd2+36], %r5479;
	st.u32 	[%rd2+40], %r5478;
	st.u32 	[%rd2+44], %r5477;
	st.u32 	[%rd2+48], %r5484;
	st.u32 	[%rd2+52], %r5483;
	st.u32 	[%rd2+56], %r5482;
	st.u32 	[%rd2+60], %r5481;
	st.u32 	[%rd2+64], %r5488;
	st.u32 	[%rd2+68], %r5487;
	st.u32 	[%rd2+72], %r5486;
	st.u32 	[%rd2+76], %r5485;
	add.s32 	%r5422, %r5422, 64;
	add.s32 	%r5423, %r5423, 16;

BB3_1:
	add.s32 	%r791, %r788, -64;
	setp.lt.s32	%p1, %r5422, %r791;
	mul.wide.s32 	%rd5, %r5423, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.local.u32 	%r3, [%rd6];
	ld.local.u32 	%r4, [%rd6+4];
	ld.local.u32 	%r5, [%rd6+8];
	ld.local.u32 	%r6, [%rd6+12];
	ld.local.u32 	%r7, [%rd6+16];
	ld.local.u32 	%r8, [%rd6+20];
	ld.local.u32 	%r9, [%rd6+24];
	ld.local.u32 	%r10, [%rd6+28];
	ld.local.u32 	%r11, [%rd6+32];
	ld.local.u32 	%r12, [%rd6+36];
	ld.local.u32 	%r13, [%rd6+40];
	ld.local.u32 	%r14, [%rd6+44];
	ld.local.u32 	%r15, [%rd6+48];
	ld.local.u32 	%r16, [%rd6+52];
	ld.local.u32 	%r17, [%rd6+56];
	ld.local.u32 	%r18, [%rd6+60];
	@%p1 bra 	BB3_101;
	bra.uni 	BB3_2;

BB3_101:
	ld.u32 	%r3499, [%rd2+80];
	add.s32 	%r3500, %r3499, 64;
	st.u32 	[%rd2+80], %r3500;
	and.b32  	%r480, %r3499, 3;
	mov.u32 	%r3501, 4;
	sub.s32 	%r481, %r3501, %r480;
	bfe.u32 	%r3498, %r3499, 2, 4;
	mov.u32 	%r5473, 0;
	setp.gt.s32	%p65, %r3498, 7;
	@%p65 bra 	BB3_117;

	setp.gt.s32	%p77, %r3498, 3;
	@%p77 bra 	BB3_110;

	setp.gt.s32	%p83, %r3498, 1;
	@%p83 bra 	BB3_107;

	setp.eq.s32	%p86, %r3498, 0;
	@%p86 bra 	BB3_143;
	bra.uni 	BB3_105;

BB3_143:
	and.b32  	%r4890, %r481, 3;
	shl.b32 	%r4891, %r4890, 2;
	mov.u32 	%r4892, 1985229328;
	shr.u32 	%r4893, %r4892, %r4891;
	and.b32  	%r4874, %r4893, 65535;
	mov.u32 	%r5473, 0;
	// inline asm
	prmt.b32 %r4807, %r18, %r5473, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4811, %r17, %r18, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4815, %r16, %r17, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4819, %r15, %r16, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4823, %r14, %r15, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4827, %r13, %r14, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4831, %r12, %r13, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4835, %r11, %r12, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4839, %r10, %r11, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4843, %r9, %r10, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4847, %r8, %r9, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4851, %r7, %r8, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4855, %r6, %r7, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4859, %r5, %r6, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4863, %r4, %r5, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4867, %r3, %r4, %r4874;
	// inline asm
	// inline asm
	prmt.b32 %r4871, %r5473, %r3, %r4874;
	// inline asm
	setp.eq.s32	%p103, %r480, 0;
	selp.b32	%r5476, 0, %r4807, %p103;
	selp.b32	%r5489, %r4855, %r4859, %p103;
	selp.b32	%r5, %r4859, %r4863, %p103;
	selp.b32	%r4, %r4863, %r4867, %p103;
	selp.b32	%r3, %r4867, %r4871, %p103;
	selp.b32	%r10, %r4839, %r4843, %p103;
	selp.b32	%r9, %r4843, %r4847, %p103;
	selp.b32	%r8, %r4847, %r4851, %p103;
	selp.b32	%r7, %r4851, %r4855, %p103;
	selp.b32	%r14, %r4823, %r4827, %p103;
	selp.b32	%r13, %r4827, %r4831, %p103;
	selp.b32	%r12, %r4831, %r4835, %p103;
	selp.b32	%r11, %r4835, %r4839, %p103;
	selp.b32	%r18, %r4807, %r4811, %p103;
	selp.b32	%r17, %r4811, %r4815, %p103;
	selp.b32	%r16, %r4815, %r4819, %p103;
	selp.b32	%r15, %r4819, %r4823, %p103;
	mov.u32 	%r5474, %r5473;
	mov.u32 	%r5475, %r5473;
	mov.u32 	%r5477, %r5473;
	mov.u32 	%r5478, %r5473;
	mov.u32 	%r5479, %r5473;
	mov.u32 	%r5480, %r5473;
	mov.u32 	%r5481, %r5473;
	mov.u32 	%r5482, %r5473;
	mov.u32 	%r5483, %r5473;
	mov.u32 	%r5484, %r5473;
	mov.u32 	%r5485, %r5473;
	mov.u32 	%r5486, %r5473;
	mov.u32 	%r5487, %r5473;
	mov.u32 	%r5488, %r5473;
	bra.uni 	BB3_144;

BB3_117:
	setp.gt.s32	%p66, %r3498, 11;
	@%p66 bra 	BB3_125;

	setp.gt.s32	%p72, %r3498, 9;
	@%p72 bra 	BB3_122;

	setp.eq.s32	%p75, %r3498, 8;
	@%p75 bra 	BB3_137;
	bra.uni 	BB3_120;

BB3_137:
	and.b32  	%r4194, %r481, 3;
	shl.b32 	%r4195, %r4194, 2;
	mov.u32 	%r4196, 1985229328;
	shr.u32 	%r4197, %r4196, %r4195;
	and.b32  	%r4178, %r4197, 65535;
	mov.u32 	%r5481, 0;
	// inline asm
	prmt.b32 %r4111, %r18, %r5481, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4115, %r17, %r18, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4119, %r16, %r17, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4123, %r15, %r16, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4127, %r14, %r15, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4131, %r13, %r14, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4135, %r12, %r13, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4139, %r11, %r12, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4143, %r10, %r11, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4147, %r9, %r10, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4151, %r8, %r9, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4155, %r7, %r8, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4159, %r6, %r7, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4163, %r5, %r6, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4167, %r4, %r5, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4171, %r3, %r4, %r4178;
	// inline asm
	// inline asm
	prmt.b32 %r4175, %r5481, %r3, %r4178;
	// inline asm
	setp.eq.s32	%p95, %r480, 0;
	selp.b32	%r5473, %r4127, %r4131, %p95;
	selp.b32	%r5474, %r4131, %r4135, %p95;
	selp.b32	%r5475, %r4135, %r4139, %p95;
	selp.b32	%r5476, %r4139, %r4143, %p95;
	selp.b32	%r5477, %r4111, %r4115, %p95;
	selp.b32	%r5478, %r4115, %r4119, %p95;
	selp.b32	%r5479, %r4119, %r4123, %p95;
	selp.b32	%r5480, %r4123, %r4127, %p95;
	selp.b32	%r5484, 0, %r4111, %p95;
	selp.b32	%r14, %r4159, %r4163, %p95;
	selp.b32	%r13, %r4163, %r4167, %p95;
	selp.b32	%r12, %r4167, %r4171, %p95;
	selp.b32	%r11, %r4171, %r4175, %p95;
	selp.b32	%r18, %r4143, %r4147, %p95;
	selp.b32	%r17, %r4147, %r4151, %p95;
	selp.b32	%r16, %r4151, %r4155, %p95;
	selp.b32	%r15, %r4155, %r4159, %p95;
	mov.u32 	%r5482, %r5481;
	mov.u32 	%r5483, %r5481;
	mov.u32 	%r5485, %r5481;
	mov.u32 	%r5486, %r5481;
	mov.u32 	%r5487, %r5481;
	mov.u32 	%r5488, %r5481;
	mov.u32 	%r5489, %r5481;
	mov.u32 	%r5, %r5481;
	mov.u32 	%r4, %r5481;
	mov.u32 	%r3, %r5481;
	mov.u32 	%r10, %r5481;
	bra.uni 	BB3_138;

BB3_110:
	setp.gt.s32	%p78, %r3498, 5;
	@%p78 bra 	BB3_114;

	setp.eq.s32	%p81, %r3498, 4;
	@%p81 bra 	BB3_140;
	bra.uni 	BB3_112;

BB3_140:
	and.b32  	%r4542, %r481, 3;
	shl.b32 	%r4543, %r4542, 2;
	mov.u32 	%r4544, 1985229328;
	shr.u32 	%r4545, %r4544, %r4543;
	and.b32  	%r4526, %r4545, 65535;
	mov.u32 	%r5477, 0;
	// inline asm
	prmt.b32 %r4459, %r18, %r5477, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4463, %r17, %r18, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4467, %r16, %r17, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4471, %r15, %r16, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4475, %r14, %r15, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4479, %r13, %r14, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4483, %r12, %r13, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4487, %r11, %r12, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4491, %r10, %r11, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4495, %r9, %r10, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4499, %r8, %r9, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4503, %r7, %r8, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4507, %r6, %r7, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4511, %r5, %r6, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4515, %r4, %r5, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4519, %r3, %r4, %r4526;
	// inline asm
	// inline asm
	prmt.b32 %r4523, %r5477, %r3, %r4526;
	// inline asm
	setp.eq.s32	%p99, %r480, 0;
	selp.b32	%r5473, %r4459, %r4463, %p99;
	selp.b32	%r5474, %r4463, %r4467, %p99;
	selp.b32	%r5475, %r4467, %r4471, %p99;
	selp.b32	%r5476, %r4471, %r4475, %p99;
	selp.b32	%r5480, 0, %r4459, %p99;
	selp.b32	%r10, %r4507, %r4511, %p99;
	selp.b32	%r9, %r4511, %r4515, %p99;
	selp.b32	%r8, %r4515, %r4519, %p99;
	selp.b32	%r7, %r4519, %r4523, %p99;
	selp.b32	%r14, %r4491, %r4495, %p99;
	selp.b32	%r13, %r4495, %r4499, %p99;
	selp.b32	%r12, %r4499, %r4503, %p99;
	selp.b32	%r11, %r4503, %r4507, %p99;
	selp.b32	%r18, %r4475, %r4479, %p99;
	selp.b32	%r17, %r4479, %r4483, %p99;
	selp.b32	%r16, %r4483, %r4487, %p99;
	selp.b32	%r15, %r4487, %r4491, %p99;
	mov.u32 	%r5478, %r5477;
	mov.u32 	%r5479, %r5477;
	mov.u32 	%r5481, %r5477;
	mov.u32 	%r5482, %r5477;
	mov.u32 	%r5483, %r5477;
	mov.u32 	%r5484, %r5477;
	mov.u32 	%r5485, %r5477;
	mov.u32 	%r5486, %r5477;
	mov.u32 	%r5487, %r5477;
	mov.u32 	%r5488, %r5477;
	mov.u32 	%r5489, %r5477;
	bra.uni 	BB3_141;

BB3_125:
	setp.gt.s32	%p67, %r3498, 13;
	@%p67 bra 	BB3_129;

	setp.eq.s32	%p70, %r3498, 12;
	@%p70 bra 	BB3_134;
	bra.uni 	BB3_127;

BB3_134:
	and.b32  	%r3846, %r481, 3;
	shl.b32 	%r3847, %r3846, 2;
	mov.u32 	%r3848, 1985229328;
	shr.u32 	%r3849, %r3848, %r3847;
	and.b32  	%r3830, %r3849, 65535;
	mov.u32 	%r5485, 0;
	// inline asm
	prmt.b32 %r3763, %r18, %r5485, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3767, %r17, %r18, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3771, %r16, %r17, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3775, %r15, %r16, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3779, %r14, %r15, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3783, %r13, %r14, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3787, %r12, %r13, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3791, %r11, %r12, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3795, %r10, %r11, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3799, %r9, %r10, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3803, %r8, %r9, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3807, %r7, %r8, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3811, %r6, %r7, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3815, %r5, %r6, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3819, %r4, %r5, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3823, %r3, %r4, %r3830;
	// inline asm
	// inline asm
	prmt.b32 %r3827, %r5485, %r3, %r3830;
	// inline asm
	setp.eq.s32	%p91, %r480, 0;
	selp.b32	%r5473, %r3795, %r3799, %p91;
	selp.b32	%r5474, %r3799, %r3803, %p91;
	selp.b32	%r5475, %r3803, %r3807, %p91;
	selp.b32	%r5476, %r3807, %r3811, %p91;
	selp.b32	%r5477, %r3779, %r3783, %p91;
	selp.b32	%r5478, %r3783, %r3787, %p91;
	selp.b32	%r5479, %r3787, %r3791, %p91;
	selp.b32	%r5480, %r3791, %r3795, %p91;
	selp.b32	%r5481, %r3763, %r3767, %p91;
	selp.b32	%r5482, %r3767, %r3771, %p91;
	selp.b32	%r5483, %r3771, %r3775, %p91;
	selp.b32	%r5484, %r3775, %r3779, %p91;
	selp.b32	%r5488, 0, %r3763, %p91;
	selp.b32	%r18, %r3811, %r3815, %p91;
	selp.b32	%r17, %r3815, %r3819, %p91;
	selp.b32	%r16, %r3819, %r3823, %p91;
	selp.b32	%r15, %r3823, %r3827, %p91;
	mov.u32 	%r5486, %r5485;
	mov.u32 	%r5487, %r5485;
	mov.u32 	%r5489, %r5485;
	mov.u32 	%r5, %r5485;
	mov.u32 	%r4, %r5485;
	mov.u32 	%r3, %r5485;
	mov.u32 	%r10, %r5485;
	mov.u32 	%r9, %r5485;
	mov.u32 	%r8, %r5485;
	mov.u32 	%r7, %r5485;
	mov.u32 	%r14, %r5485;
	bra.uni 	BB3_135;

BB3_107:
	setp.eq.s32	%p84, %r3498, 2;
	@%p84 bra 	BB3_142;
	bra.uni 	BB3_108;

BB3_142:
	and.b32  	%r4716, %r481, 3;
	shl.b32 	%r4717, %r4716, 2;
	mov.u32 	%r4718, 1985229328;
	shr.u32 	%r4719, %r4718, %r4717;
	and.b32  	%r4700, %r4719, 65535;
	mov.u32 	%r5473, 0;
	// inline asm
	prmt.b32 %r4633, %r18, %r5473, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4637, %r17, %r18, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4641, %r16, %r17, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4645, %r15, %r16, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4649, %r14, %r15, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4653, %r13, %r14, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4657, %r12, %r13, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4661, %r11, %r12, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4665, %r10, %r11, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4669, %r9, %r10, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4673, %r8, %r9, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4677, %r7, %r8, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4681, %r6, %r7, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4685, %r5, %r6, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4689, %r4, %r5, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4693, %r3, %r4, %r4700;
	// inline asm
	// inline asm
	prmt.b32 %r4697, %r5473, %r3, %r4700;
	// inline asm
	setp.eq.s32	%p101, %r480, 0;
	selp.b32	%r5474, 0, %r4633, %p101;
	selp.b32	%r5475, %r4633, %r4637, %p101;
	selp.b32	%r5476, %r4637, %r4641, %p101;
	selp.b32	%r5489, %r4689, %r4693, %p101;
	selp.b32	%r5, %r4693, %r4697, %p101;
	selp.b32	%r10, %r4673, %r4677, %p101;
	selp.b32	%r9, %r4677, %r4681, %p101;
	selp.b32	%r8, %r4681, %r4685, %p101;
	selp.b32	%r7, %r4685, %r4689, %p101;
	selp.b32	%r14, %r4657, %r4661, %p101;
	selp.b32	%r13, %r4661, %r4665, %p101;
	selp.b32	%r12, %r4665, %r4669, %p101;
	selp.b32	%r11, %r4669, %r4673, %p101;
	selp.b32	%r18, %r4641, %r4645, %p101;
	selp.b32	%r17, %r4645, %r4649, %p101;
	selp.b32	%r16, %r4649, %r4653, %p101;
	selp.b32	%r15, %r4653, %r4657, %p101;
	mov.u32 	%r5477, %r5473;
	mov.u32 	%r5478, %r5473;
	mov.u32 	%r5479, %r5473;
	mov.u32 	%r5480, %r5473;
	mov.u32 	%r5481, %r5473;
	mov.u32 	%r5482, %r5473;
	mov.u32 	%r5483, %r5473;
	mov.u32 	%r5484, %r5473;
	mov.u32 	%r5485, %r5473;
	mov.u32 	%r5486, %r5473;
	mov.u32 	%r5487, %r5473;
	mov.u32 	%r5488, %r5473;
	mov.u32 	%r4, %r5473;
	mov.u32 	%r3, %r5473;
	bra.uni 	BB3_144;

BB3_122:
	setp.eq.s32	%p73, %r3498, 10;
	@%p73 bra 	BB3_136;
	bra.uni 	BB3_123;

BB3_136:
	and.b32  	%r4020, %r481, 3;
	shl.b32 	%r4021, %r4020, 2;
	mov.u32 	%r4022, 1985229328;
	shr.u32 	%r4023, %r4022, %r4021;
	and.b32  	%r4004, %r4023, 65535;
	mov.u32 	%r5481, 0;
	// inline asm
	prmt.b32 %r3937, %r18, %r5481, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3941, %r17, %r18, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3945, %r16, %r17, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3949, %r15, %r16, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3953, %r14, %r15, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3957, %r13, %r14, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3961, %r12, %r13, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3965, %r11, %r12, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3969, %r10, %r11, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3973, %r9, %r10, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3977, %r8, %r9, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3981, %r7, %r8, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3985, %r6, %r7, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3989, %r5, %r6, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3993, %r4, %r5, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r3997, %r3, %r4, %r4004;
	// inline asm
	// inline asm
	prmt.b32 %r4001, %r5481, %r3, %r4004;
	// inline asm
	setp.eq.s32	%p93, %r480, 0;
	selp.b32	%r5473, %r3961, %r3965, %p93;
	selp.b32	%r5474, %r3965, %r3969, %p93;
	selp.b32	%r5475, %r3969, %r3973, %p93;
	selp.b32	%r5476, %r3973, %r3977, %p93;
	selp.b32	%r5477, %r3945, %r3949, %p93;
	selp.b32	%r5478, %r3949, %r3953, %p93;
	selp.b32	%r5479, %r3953, %r3957, %p93;
	selp.b32	%r5480, %r3957, %r3961, %p93;
	selp.b32	%r5482, 0, %r3937, %p93;
	selp.b32	%r5483, %r3937, %r3941, %p93;
	selp.b32	%r5484, %r3941, %r3945, %p93;
	selp.b32	%r14, %r3993, %r3997, %p93;
	selp.b32	%r13, %r3997, %r4001, %p93;
	selp.b32	%r18, %r3977, %r3981, %p93;
	selp.b32	%r17, %r3981, %r3985, %p93;
	selp.b32	%r16, %r3985, %r3989, %p93;
	selp.b32	%r15, %r3989, %r3993, %p93;
	mov.u32 	%r5485, %r5481;
	mov.u32 	%r5486, %r5481;
	mov.u32 	%r5487, %r5481;
	mov.u32 	%r5488, %r5481;
	mov.u32 	%r5489, %r5481;
	mov.u32 	%r5, %r5481;
	mov.u32 	%r4, %r5481;
	mov.u32 	%r3, %r5481;
	mov.u32 	%r10, %r5481;
	mov.u32 	%r9, %r5481;
	mov.u32 	%r8, %r5481;
	mov.u32 	%r7, %r5481;
	mov.u32 	%r12, %r5481;
	mov.u32 	%r11, %r5481;
	bra.uni 	BB3_144;

BB3_114:
	setp.eq.s32	%p79, %r3498, 6;
	@%p79 bra 	BB3_139;
	bra.uni 	BB3_115;

BB3_139:
	and.b32  	%r4368, %r481, 3;
	shl.b32 	%r4369, %r4368, 2;
	mov.u32 	%r4370, 1985229328;
	shr.u32 	%r4371, %r4370, %r4369;
	and.b32  	%r4352, %r4371, 65535;
	mov.u32 	%r5477, 0;
	// inline asm
	prmt.b32 %r4285, %r18, %r5477, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4289, %r17, %r18, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4293, %r16, %r17, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4297, %r15, %r16, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4301, %r14, %r15, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4305, %r13, %r14, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4309, %r12, %r13, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4313, %r11, %r12, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4317, %r10, %r11, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4321, %r9, %r10, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4325, %r8, %r9, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4329, %r7, %r8, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4333, %r6, %r7, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4337, %r5, %r6, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4341, %r4, %r5, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4345, %r3, %r4, %r4352;
	// inline asm
	// inline asm
	prmt.b32 %r4349, %r5477, %r3, %r4352;
	// inline asm
	setp.eq.s32	%p97, %r480, 0;
	selp.b32	%r5473, %r4293, %r4297, %p97;
	selp.b32	%r5474, %r4297, %r4301, %p97;
	selp.b32	%r5475, %r4301, %r4305, %p97;
	selp.b32	%r5476, %r4305, %r4309, %p97;
	selp.b32	%r5478, 0, %r4285, %p97;
	selp.b32	%r5479, %r4285, %r4289, %p97;
	selp.b32	%r5480, %r4289, %r4293, %p97;
	selp.b32	%r10, %r4341, %r4345, %p97;
	selp.b32	%r9, %r4345, %r4349, %p97;
	selp.b32	%r14, %r4325, %r4329, %p97;
	selp.b32	%r13, %r4329, %r4333, %p97;
	selp.b32	%r12, %r4333, %r4337, %p97;
	selp.b32	%r11, %r4337, %r4341, %p97;
	selp.b32	%r18, %r4309, %r4313, %p97;
	selp.b32	%r17, %r4313, %r4317, %p97;
	selp.b32	%r16, %r4317, %r4321, %p97;
	selp.b32	%r15, %r4321, %r4325, %p97;
	mov.u32 	%r5481, %r5477;
	mov.u32 	%r5482, %r5477;
	mov.u32 	%r5483, %r5477;
	mov.u32 	%r5484, %r5477;
	mov.u32 	%r5485, %r5477;
	mov.u32 	%r5486, %r5477;
	mov.u32 	%r5487, %r5477;
	mov.u32 	%r5488, %r5477;
	mov.u32 	%r5489, %r5477;
	mov.u32 	%r5, %r5477;
	mov.u32 	%r4, %r5477;
	mov.u32 	%r3, %r5477;
	mov.u32 	%r8, %r5477;
	mov.u32 	%r7, %r5477;
	bra.uni 	BB3_144;

BB3_129:
	setp.eq.s32	%p68, %r3498, 14;
	@%p68 bra 	BB3_133;
	bra.uni 	BB3_130;

BB3_133:
	and.b32  	%r3672, %r481, 3;
	shl.b32 	%r3673, %r3672, 2;
	mov.u32 	%r3674, 1985229328;
	shr.u32 	%r3675, %r3674, %r3673;
	and.b32  	%r3656, %r3675, 65535;
	mov.u32 	%r5485, 0;
	// inline asm
	prmt.b32 %r3589, %r18, %r5485, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3593, %r17, %r18, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3597, %r16, %r17, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3601, %r15, %r16, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3605, %r14, %r15, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3609, %r13, %r14, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3613, %r12, %r13, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3617, %r11, %r12, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3621, %r10, %r11, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3625, %r9, %r10, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3629, %r8, %r9, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3633, %r7, %r8, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3637, %r6, %r7, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3641, %r5, %r6, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3645, %r4, %r5, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3649, %r3, %r4, %r3656;
	// inline asm
	// inline asm
	prmt.b32 %r3653, %r5485, %r3, %r3656;
	// inline asm
	setp.eq.s32	%p89, %r480, 0;
	selp.b32	%r5473, %r3629, %r3633, %p89;
	selp.b32	%r5474, %r3633, %r3637, %p89;
	selp.b32	%r5475, %r3637, %r3641, %p89;
	selp.b32	%r5476, %r3641, %r3645, %p89;
	selp.b32	%r5477, %r3613, %r3617, %p89;
	selp.b32	%r5478, %r3617, %r3621, %p89;
	selp.b32	%r5479, %r3621, %r3625, %p89;
	selp.b32	%r5480, %r3625, %r3629, %p89;
	selp.b32	%r5481, %r3597, %r3601, %p89;
	selp.b32	%r5482, %r3601, %r3605, %p89;
	selp.b32	%r5483, %r3605, %r3609, %p89;
	selp.b32	%r5484, %r3609, %r3613, %p89;
	selp.b32	%r5486, 0, %r3589, %p89;
	selp.b32	%r5487, %r3589, %r3593, %p89;
	selp.b32	%r5488, %r3593, %r3597, %p89;
	selp.b32	%r18, %r3645, %r3649, %p89;
	selp.b32	%r17, %r3649, %r3653, %p89;
	mov.u32 	%r5489, %r5485;
	mov.u32 	%r5, %r5485;
	mov.u32 	%r4, %r5485;
	mov.u32 	%r3, %r5485;
	mov.u32 	%r10, %r5485;
	mov.u32 	%r9, %r5485;
	mov.u32 	%r8, %r5485;
	mov.u32 	%r7, %r5485;
	mov.u32 	%r14, %r5485;
	mov.u32 	%r13, %r5485;
	mov.u32 	%r12, %r5485;
	mov.u32 	%r11, %r5485;
	mov.u32 	%r16, %r5485;
	mov.u32 	%r15, %r5485;
	bra.uni 	BB3_144;

BB3_105:
	setp.eq.s32	%p87, %r3498, 1;
	@%p87 bra 	BB3_106;
	bra.uni 	BB3_131;

BB3_106:
	and.b32  	%r4803, %r481, 3;
	shl.b32 	%r4804, %r4803, 2;
	mov.u32 	%r4805, 1985229328;
	shr.u32 	%r4806, %r4805, %r4804;
	and.b32  	%r4787, %r4806, 65535;
	mov.u32 	%r5473, 0;
	// inline asm
	prmt.b32 %r4720, %r18, %r5473, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4724, %r17, %r18, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4728, %r16, %r17, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4732, %r15, %r16, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4736, %r14, %r15, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4740, %r13, %r14, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4744, %r12, %r13, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4748, %r11, %r12, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4752, %r10, %r11, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4756, %r9, %r10, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4760, %r8, %r9, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4764, %r7, %r8, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4768, %r6, %r7, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4772, %r5, %r6, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4776, %r4, %r5, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4780, %r3, %r4, %r4787;
	// inline asm
	// inline asm
	prmt.b32 %r4784, %r5473, %r3, %r4787;
	// inline asm
	setp.eq.s32	%p102, %r480, 0;
	selp.b32	%r5475, 0, %r4720, %p102;
	selp.b32	%r5476, %r4720, %r4724, %p102;
	selp.b32	%r5489, %r4772, %r4776, %p102;
	selp.b32	%r5, %r4776, %r4780, %p102;
	selp.b32	%r4, %r4780, %r4784, %p102;
	selp.b32	%r10, %r4756, %r4760, %p102;
	selp.b32	%r9, %r4760, %r4764, %p102;
	selp.b32	%r8, %r4764, %r4768, %p102;
	selp.b32	%r7, %r4768, %r4772, %p102;
	selp.b32	%r14, %r4740, %r4744, %p102;
	selp.b32	%r13, %r4744, %r4748, %p102;
	selp.b32	%r12, %r4748, %r4752, %p102;
	selp.b32	%r11, %r4752, %r4756, %p102;
	selp.b32	%r18, %r4724, %r4728, %p102;
	selp.b32	%r17, %r4728, %r4732, %p102;
	selp.b32	%r16, %r4732, %r4736, %p102;
	selp.b32	%r15, %r4736, %r4740, %p102;
	mov.u32 	%r5474, %r5473;
	mov.u32 	%r5477, %r5473;
	mov.u32 	%r5478, %r5473;
	mov.u32 	%r5479, %r5473;
	mov.u32 	%r5480, %r5473;
	mov.u32 	%r5481, %r5473;
	mov.u32 	%r5482, %r5473;
	mov.u32 	%r5483, %r5473;
	mov.u32 	%r5484, %r5473;
	mov.u32 	%r5485, %r5473;
	mov.u32 	%r5486, %r5473;
	mov.u32 	%r5487, %r5473;
	mov.u32 	%r5488, %r5473;
	mov.u32 	%r3, %r5473;
	bra.uni 	BB3_144;

BB3_120:
	setp.eq.s32	%p76, %r3498, 9;
	@%p76 bra 	BB3_121;
	bra.uni 	BB3_131;

BB3_121:
	and.b32  	%r4107, %r481, 3;
	shl.b32 	%r4108, %r4107, 2;
	mov.u32 	%r4109, 1985229328;
	shr.u32 	%r4110, %r4109, %r4108;
	and.b32  	%r4091, %r4110, 65535;
	mov.u32 	%r5481, 0;
	// inline asm
	prmt.b32 %r4024, %r18, %r5481, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4028, %r17, %r18, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4032, %r16, %r17, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4036, %r15, %r16, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4040, %r14, %r15, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4044, %r13, %r14, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4048, %r12, %r13, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4052, %r11, %r12, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4056, %r10, %r11, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4060, %r9, %r10, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4064, %r8, %r9, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4068, %r7, %r8, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4072, %r6, %r7, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4076, %r5, %r6, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4080, %r4, %r5, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4084, %r3, %r4, %r4091;
	// inline asm
	// inline asm
	prmt.b32 %r4088, %r5481, %r3, %r4091;
	// inline asm
	setp.eq.s32	%p94, %r480, 0;
	selp.b32	%r5473, %r4044, %r4048, %p94;
	selp.b32	%r5474, %r4048, %r4052, %p94;
	selp.b32	%r5475, %r4052, %r4056, %p94;
	selp.b32	%r5476, %r4056, %r4060, %p94;
	selp.b32	%r5477, %r4028, %r4032, %p94;
	selp.b32	%r5478, %r4032, %r4036, %p94;
	selp.b32	%r5479, %r4036, %r4040, %p94;
	selp.b32	%r5480, %r4040, %r4044, %p94;
	selp.b32	%r5483, 0, %r4024, %p94;
	selp.b32	%r5484, %r4024, %r4028, %p94;
	selp.b32	%r14, %r4076, %r4080, %p94;
	selp.b32	%r13, %r4080, %r4084, %p94;
	selp.b32	%r12, %r4084, %r4088, %p94;
	selp.b32	%r18, %r4060, %r4064, %p94;
	selp.b32	%r17, %r4064, %r4068, %p94;
	selp.b32	%r16, %r4068, %r4072, %p94;
	selp.b32	%r15, %r4072, %r4076, %p94;
	mov.u32 	%r5482, %r5481;
	mov.u32 	%r5485, %r5481;
	mov.u32 	%r5486, %r5481;
	mov.u32 	%r5487, %r5481;
	mov.u32 	%r5488, %r5481;
	mov.u32 	%r5489, %r5481;
	mov.u32 	%r5, %r5481;
	mov.u32 	%r4, %r5481;
	mov.u32 	%r3, %r5481;
	mov.u32 	%r10, %r5481;
	mov.u32 	%r9, %r5481;
	mov.u32 	%r8, %r5481;
	mov.u32 	%r7, %r5481;
	mov.u32 	%r11, %r5481;
	bra.uni 	BB3_144;

BB3_112:
	setp.eq.s32	%p82, %r3498, 5;
	@%p82 bra 	BB3_113;
	bra.uni 	BB3_131;

BB3_113:
	and.b32  	%r4455, %r481, 3;
	shl.b32 	%r4456, %r4455, 2;
	mov.u32 	%r4457, 1985229328;
	shr.u32 	%r4458, %r4457, %r4456;
	and.b32  	%r4439, %r4458, 65535;
	mov.u32 	%r5477, 0;
	// inline asm
	prmt.b32 %r4372, %r18, %r5477, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4376, %r17, %r18, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4380, %r16, %r17, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4384, %r15, %r16, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4388, %r14, %r15, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4392, %r13, %r14, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4396, %r12, %r13, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4400, %r11, %r12, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4404, %r10, %r11, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4408, %r9, %r10, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4412, %r8, %r9, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4416, %r7, %r8, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4420, %r6, %r7, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4424, %r5, %r6, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4428, %r4, %r5, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4432, %r3, %r4, %r4439;
	// inline asm
	// inline asm
	prmt.b32 %r4436, %r5477, %r3, %r4439;
	// inline asm
	setp.eq.s32	%p98, %r480, 0;
	selp.b32	%r5473, %r4376, %r4380, %p98;
	selp.b32	%r5474, %r4380, %r4384, %p98;
	selp.b32	%r5475, %r4384, %r4388, %p98;
	selp.b32	%r5476, %r4388, %r4392, %p98;
	selp.b32	%r5479, 0, %r4372, %p98;
	selp.b32	%r5480, %r4372, %r4376, %p98;
	selp.b32	%r10, %r4424, %r4428, %p98;
	selp.b32	%r9, %r4428, %r4432, %p98;
	selp.b32	%r8, %r4432, %r4436, %p98;
	selp.b32	%r14, %r4408, %r4412, %p98;
	selp.b32	%r13, %r4412, %r4416, %p98;
	selp.b32	%r12, %r4416, %r4420, %p98;
	selp.b32	%r11, %r4420, %r4424, %p98;
	selp.b32	%r18, %r4392, %r4396, %p98;
	selp.b32	%r17, %r4396, %r4400, %p98;
	selp.b32	%r16, %r4400, %r4404, %p98;
	selp.b32	%r15, %r4404, %r4408, %p98;
	mov.u32 	%r5478, %r5477;
	mov.u32 	%r5481, %r5477;
	mov.u32 	%r5482, %r5477;
	mov.u32 	%r5483, %r5477;
	mov.u32 	%r5484, %r5477;
	mov.u32 	%r5485, %r5477;
	mov.u32 	%r5486, %r5477;
	mov.u32 	%r5487, %r5477;
	mov.u32 	%r5488, %r5477;
	mov.u32 	%r5489, %r5477;
	mov.u32 	%r5, %r5477;
	mov.u32 	%r4, %r5477;
	mov.u32 	%r3, %r5477;
	mov.u32 	%r7, %r5477;
	bra.uni 	BB3_144;

BB3_127:
	setp.eq.s32	%p71, %r3498, 13;
	@%p71 bra 	BB3_128;
	bra.uni 	BB3_131;

BB3_128:
	and.b32  	%r3759, %r481, 3;
	shl.b32 	%r3760, %r3759, 2;
	mov.u32 	%r3761, 1985229328;
	shr.u32 	%r3762, %r3761, %r3760;
	and.b32  	%r3743, %r3762, 65535;
	mov.u32 	%r5485, 0;
	// inline asm
	prmt.b32 %r3676, %r18, %r5485, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3680, %r17, %r18, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3684, %r16, %r17, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3688, %r15, %r16, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3692, %r14, %r15, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3696, %r13, %r14, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3700, %r12, %r13, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3704, %r11, %r12, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3708, %r10, %r11, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3712, %r9, %r10, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3716, %r8, %r9, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3720, %r7, %r8, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3724, %r6, %r7, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3728, %r5, %r6, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3732, %r4, %r5, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3736, %r3, %r4, %r3743;
	// inline asm
	// inline asm
	prmt.b32 %r3740, %r5485, %r3, %r3743;
	// inline asm
	setp.eq.s32	%p90, %r480, 0;
	selp.b32	%r5473, %r3712, %r3716, %p90;
	selp.b32	%r5474, %r3716, %r3720, %p90;
	selp.b32	%r5475, %r3720, %r3724, %p90;
	selp.b32	%r5476, %r3724, %r3728, %p90;
	selp.b32	%r5477, %r3696, %r3700, %p90;
	selp.b32	%r5478, %r3700, %r3704, %p90;
	selp.b32	%r5479, %r3704, %r3708, %p90;
	selp.b32	%r5480, %r3708, %r3712, %p90;
	selp.b32	%r5481, %r3680, %r3684, %p90;
	selp.b32	%r5482, %r3684, %r3688, %p90;
	selp.b32	%r5483, %r3688, %r3692, %p90;
	selp.b32	%r5484, %r3692, %r3696, %p90;
	selp.b32	%r5487, 0, %r3676, %p90;
	selp.b32	%r5488, %r3676, %r3680, %p90;
	selp.b32	%r18, %r3728, %r3732, %p90;
	selp.b32	%r17, %r3732, %r3736, %p90;
	selp.b32	%r16, %r3736, %r3740, %p90;
	mov.u32 	%r5486, %r5485;
	mov.u32 	%r5489, %r5485;
	mov.u32 	%r5, %r5485;
	mov.u32 	%r4, %r5485;
	mov.u32 	%r3, %r5485;
	mov.u32 	%r10, %r5485;
	mov.u32 	%r9, %r5485;
	mov.u32 	%r8, %r5485;
	mov.u32 	%r7, %r5485;
	mov.u32 	%r14, %r5485;
	mov.u32 	%r13, %r5485;
	mov.u32 	%r12, %r5485;
	mov.u32 	%r11, %r5485;
	mov.u32 	%r15, %r5485;
	bra.uni 	BB3_144;

BB3_108:
	setp.eq.s32	%p85, %r3498, 3;
	@%p85 bra 	BB3_109;
	bra.uni 	BB3_131;

BB3_109:
	and.b32  	%r4629, %r481, 3;
	shl.b32 	%r4630, %r4629, 2;
	mov.u32 	%r4631, 1985229328;
	shr.u32 	%r4632, %r4631, %r4630;
	and.b32  	%r4613, %r4632, 65535;
	mov.u32 	%r5477, 0;
	// inline asm
	prmt.b32 %r4546, %r18, %r5477, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4550, %r17, %r18, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4554, %r16, %r17, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4558, %r15, %r16, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r14, %r15, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r13, %r14, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r12, %r13, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4574, %r11, %r12, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4578, %r10, %r11, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4582, %r9, %r10, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4586, %r8, %r9, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4590, %r7, %r8, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4594, %r6, %r7, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4598, %r5, %r6, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4602, %r4, %r5, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4606, %r3, %r4, %r4613;
	// inline asm
	// inline asm
	prmt.b32 %r4610, %r5477, %r3, %r4613;
	// inline asm
	setp.eq.s32	%p100, %r480, 0;
	selp.b32	%r5473, 0, %r4546, %p100;
	selp.b32	%r5474, %r4546, %r4550, %p100;
	selp.b32	%r5475, %r4550, %r4554, %p100;
	selp.b32	%r5476, %r4554, %r4558, %p100;
	selp.b32	%r5489, %r4606, %r4610, %p100;
	selp.b32	%r10, %r4590, %r4594, %p100;
	selp.b32	%r9, %r4594, %r4598, %p100;
	selp.b32	%r8, %r4598, %r4602, %p100;
	selp.b32	%r7, %r4602, %r4606, %p100;
	selp.b32	%r14, %r4574, %r4578, %p100;
	selp.b32	%r13, %r4578, %r4582, %p100;
	selp.b32	%r12, %r4582, %r4586, %p100;
	selp.b32	%r11, %r4586, %r4590, %p100;
	selp.b32	%r18, %r4558, %r4562, %p100;
	selp.b32	%r17, %r4562, %r4566, %p100;
	selp.b32	%r16, %r4566, %r4570, %p100;
	selp.b32	%r15, %r4570, %r4574, %p100;
	mov.u32 	%r5478, %r5477;
	mov.u32 	%r5479, %r5477;
	mov.u32 	%r5480, %r5477;
	mov.u32 	%r5481, %r5477;
	mov.u32 	%r5482, %r5477;
	mov.u32 	%r5483, %r5477;
	mov.u32 	%r5484, %r5477;
	mov.u32 	%r5485, %r5477;
	mov.u32 	%r5486, %r5477;
	mov.u32 	%r5487, %r5477;
	mov.u32 	%r5488, %r5477;

BB3_141:
	mov.u32 	%r5, %r5477;
	mov.u32 	%r4, %r5477;
	mov.u32 	%r3, %r5477;
	bra.uni 	BB3_144;

BB3_123:
	setp.eq.s32	%p74, %r3498, 11;
	@%p74 bra 	BB3_124;
	bra.uni 	BB3_131;

BB3_124:
	and.b32  	%r3933, %r481, 3;
	shl.b32 	%r3934, %r3933, 2;
	mov.u32 	%r3935, 1985229328;
	shr.u32 	%r3936, %r3935, %r3934;
	and.b32  	%r3917, %r3936, 65535;
	mov.u32 	%r5485, 0;
	// inline asm
	prmt.b32 %r3850, %r18, %r5485, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3854, %r17, %r18, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3858, %r16, %r17, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3862, %r15, %r16, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3866, %r14, %r15, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3870, %r13, %r14, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3874, %r12, %r13, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3878, %r11, %r12, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3882, %r10, %r11, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3886, %r9, %r10, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3890, %r8, %r9, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3894, %r7, %r8, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3898, %r6, %r7, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3902, %r5, %r6, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3906, %r4, %r5, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3910, %r3, %r4, %r3917;
	// inline asm
	// inline asm
	prmt.b32 %r3914, %r5485, %r3, %r3917;
	// inline asm
	setp.eq.s32	%p92, %r480, 0;
	selp.b32	%r5473, %r3878, %r3882, %p92;
	selp.b32	%r5474, %r3882, %r3886, %p92;
	selp.b32	%r5475, %r3886, %r3890, %p92;
	selp.b32	%r5476, %r3890, %r3894, %p92;
	selp.b32	%r5477, %r3862, %r3866, %p92;
	selp.b32	%r5478, %r3866, %r3870, %p92;
	selp.b32	%r5479, %r3870, %r3874, %p92;
	selp.b32	%r5480, %r3874, %r3878, %p92;
	selp.b32	%r5481, 0, %r3850, %p92;
	selp.b32	%r5482, %r3850, %r3854, %p92;
	selp.b32	%r5483, %r3854, %r3858, %p92;
	selp.b32	%r5484, %r3858, %r3862, %p92;
	selp.b32	%r14, %r3910, %r3914, %p92;
	selp.b32	%r18, %r3894, %r3898, %p92;
	selp.b32	%r17, %r3898, %r3902, %p92;
	selp.b32	%r16, %r3902, %r3906, %p92;
	selp.b32	%r15, %r3906, %r3910, %p92;
	mov.u32 	%r5486, %r5485;
	mov.u32 	%r5487, %r5485;
	mov.u32 	%r5488, %r5485;
	mov.u32 	%r5489, %r5485;
	mov.u32 	%r5, %r5485;
	mov.u32 	%r4, %r5485;
	mov.u32 	%r3, %r5485;
	mov.u32 	%r10, %r5485;
	mov.u32 	%r9, %r5485;
	mov.u32 	%r8, %r5485;
	mov.u32 	%r7, %r5485;

BB3_135:
	mov.u32 	%r13, %r5485;
	mov.u32 	%r12, %r5485;
	mov.u32 	%r11, %r5485;
	bra.uni 	BB3_144;

BB3_115:
	setp.eq.s32	%p80, %r3498, 7;
	@%p80 bra 	BB3_116;
	bra.uni 	BB3_131;

BB3_116:
	and.b32  	%r4281, %r481, 3;
	shl.b32 	%r4282, %r4281, 2;
	mov.u32 	%r4283, 1985229328;
	shr.u32 	%r4284, %r4283, %r4282;
	and.b32  	%r4265, %r4284, 65535;
	mov.u32 	%r5481, 0;
	// inline asm
	prmt.b32 %r4198, %r18, %r5481, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4202, %r17, %r18, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4206, %r16, %r17, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4210, %r15, %r16, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4214, %r14, %r15, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4218, %r13, %r14, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4222, %r12, %r13, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4226, %r11, %r12, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4230, %r10, %r11, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4234, %r9, %r10, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4238, %r8, %r9, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4242, %r7, %r8, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4246, %r6, %r7, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4250, %r5, %r6, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4254, %r4, %r5, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4258, %r3, %r4, %r4265;
	// inline asm
	// inline asm
	prmt.b32 %r4262, %r5481, %r3, %r4265;
	// inline asm
	setp.eq.s32	%p96, %r480, 0;
	selp.b32	%r5473, %r4210, %r4214, %p96;
	selp.b32	%r5474, %r4214, %r4218, %p96;
	selp.b32	%r5475, %r4218, %r4222, %p96;
	selp.b32	%r5476, %r4222, %r4226, %p96;
	selp.b32	%r5477, 0, %r4198, %p96;
	selp.b32	%r5478, %r4198, %r4202, %p96;
	selp.b32	%r5479, %r4202, %r4206, %p96;
	selp.b32	%r5480, %r4206, %r4210, %p96;
	selp.b32	%r10, %r4258, %r4262, %p96;
	selp.b32	%r14, %r4242, %r4246, %p96;
	selp.b32	%r13, %r4246, %r4250, %p96;
	selp.b32	%r12, %r4250, %r4254, %p96;
	selp.b32	%r11, %r4254, %r4258, %p96;
	selp.b32	%r18, %r4226, %r4230, %p96;
	selp.b32	%r17, %r4230, %r4234, %p96;
	selp.b32	%r16, %r4234, %r4238, %p96;
	selp.b32	%r15, %r4238, %r4242, %p96;
	mov.u32 	%r5482, %r5481;
	mov.u32 	%r5483, %r5481;
	mov.u32 	%r5484, %r5481;
	mov.u32 	%r5485, %r5481;
	mov.u32 	%r5486, %r5481;
	mov.u32 	%r5487, %r5481;
	mov.u32 	%r5488, %r5481;
	mov.u32 	%r5489, %r5481;
	mov.u32 	%r5, %r5481;
	mov.u32 	%r4, %r5481;
	mov.u32 	%r3, %r5481;

BB3_138:
	mov.u32 	%r9, %r5481;
	mov.u32 	%r8, %r5481;
	mov.u32 	%r7, %r5481;
	bra.uni 	BB3_144;

BB3_130:
	setp.ne.s32	%p69, %r3498, 15;
	@%p69 bra 	BB3_131;

	and.b32  	%r3585, %r481, 3;
	shl.b32 	%r3586, %r3585, 2;
	mov.u32 	%r3587, 1985229328;
	shr.u32 	%r3588, %r3587, %r3586;
	and.b32  	%r3569, %r3588, 65535;
	mov.u32 	%r5489, 0;
	// inline asm
	prmt.b32 %r3502, %r18, %r5489, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3506, %r17, %r18, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3510, %r16, %r17, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3514, %r15, %r16, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3518, %r14, %r15, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3522, %r13, %r14, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3526, %r12, %r13, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3530, %r11, %r12, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3534, %r10, %r11, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3538, %r9, %r10, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3542, %r8, %r9, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3546, %r7, %r8, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3550, %r6, %r7, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3554, %r5, %r6, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3558, %r4, %r5, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3562, %r3, %r4, %r3569;
	// inline asm
	// inline asm
	prmt.b32 %r3566, %r5489, %r3, %r3569;
	// inline asm
	setp.eq.s32	%p88, %r480, 0;
	selp.b32	%r5473, %r3546, %r3550, %p88;
	selp.b32	%r5474, %r3550, %r3554, %p88;
	selp.b32	%r5475, %r3554, %r3558, %p88;
	selp.b32	%r5476, %r3558, %r3562, %p88;
	selp.b32	%r5477, %r3530, %r3534, %p88;
	selp.b32	%r5478, %r3534, %r3538, %p88;
	selp.b32	%r5479, %r3538, %r3542, %p88;
	selp.b32	%r5480, %r3542, %r3546, %p88;
	selp.b32	%r5481, %r3514, %r3518, %p88;
	selp.b32	%r5482, %r3518, %r3522, %p88;
	selp.b32	%r5483, %r3522, %r3526, %p88;
	selp.b32	%r5484, %r3526, %r3530, %p88;
	selp.b32	%r5485, 0, %r3502, %p88;
	selp.b32	%r5486, %r3502, %r3506, %p88;
	selp.b32	%r5487, %r3506, %r3510, %p88;
	selp.b32	%r5488, %r3510, %r3514, %p88;
	selp.b32	%r18, %r3562, %r3566, %p88;
	mov.u32 	%r5, %r5489;
	mov.u32 	%r4, %r5489;
	mov.u32 	%r3, %r5489;
	mov.u32 	%r10, %r5489;
	mov.u32 	%r9, %r5489;
	mov.u32 	%r8, %r5489;
	mov.u32 	%r7, %r5489;
	mov.u32 	%r14, %r5489;
	mov.u32 	%r13, %r5489;
	mov.u32 	%r12, %r5489;
	mov.u32 	%r11, %r5489;
	mov.u32 	%r17, %r5489;
	mov.u32 	%r16, %r5489;
	mov.u32 	%r15, %r5489;
	bra.uni 	BB3_144;

BB3_131:
	mov.u32 	%r5474, %r5473;
	mov.u32 	%r5475, %r5473;
	mov.u32 	%r5476, %r5473;
	mov.u32 	%r5477, %r5473;
	mov.u32 	%r5478, %r5473;
	mov.u32 	%r5479, %r5473;
	mov.u32 	%r5480, %r5473;
	mov.u32 	%r5481, %r5473;
	mov.u32 	%r5482, %r5473;
	mov.u32 	%r5483, %r5473;
	mov.u32 	%r5484, %r5473;
	mov.u32 	%r5485, %r5473;
	mov.u32 	%r5486, %r5473;
	mov.u32 	%r5487, %r5473;
	mov.u32 	%r5488, %r5473;
	mov.u32 	%r5489, %r6;
	bra.uni 	BB3_144;

BB3_2:
	sub.s32 	%r792, %r788, %r5422;
	ld.u32 	%r19, [%rd2+80];
	and.b32  	%r20, %r19, 63;
	add.s32 	%r793, %r19, %r792;
	st.u32 	[%rd2+80], %r793;
	add.s32 	%r794, %r20, %r792;
	setp.lt.s32	%p2, %r794, 64;
	@%p2 bra 	BB3_47;
	bra.uni 	BB3_3;

BB3_47:
	and.b32  	%r2781, %r19, 3;
	mov.u32 	%r2782, 4;
	sub.s32 	%r2783, %r2782, %r2781;
	shl.b32 	%r2784, %r2783, 2;
	mov.u32 	%r2785, 1985229328;
	shr.u32 	%r2786, %r2785, %r2784;
	and.b32  	%r325, %r2786, 65535;
	shr.u32 	%r2780, %r20, 2;
	setp.gt.s32	%p42, %r2780, 7;
	@%p42 bra 	BB3_63;

	setp.gt.s32	%p54, %r2780, 3;
	@%p54 bra 	BB3_56;

	setp.gt.s32	%p60, %r2780, 1;
	@%p60 bra 	BB3_53;

	setp.eq.s32	%p63, %r2780, 0;
	@%p63 bra 	BB3_98;
	bra.uni 	BB3_51;

BB3_98:
	// inline asm
	prmt.b32 %r18, %r17, %r18, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r16, %r17, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r15, %r16, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r14, %r15, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r13, %r14, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r12, %r13, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r8, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r7, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r6, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r5, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r4, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r3448, 0;
	// inline asm
	prmt.b32 %r5459, %r3448, %r3, %r325;
	// inline asm
	bra.uni 	BB3_99;

BB3_3:
	bfe.u32 	%r811, %r19, 2, 4;
	mov.u32 	%r5424, 0;
	setp.gt.s32	%p3, %r811, 7;
	@%p3 bra 	BB3_19;

	setp.gt.s32	%p15, %r811, 3;
	@%p15 bra 	BB3_12;

	setp.gt.s32	%p21, %r811, 1;
	@%p21 bra 	BB3_9;

	setp.eq.s32	%p24, %r811, 0;
	@%p24 bra 	BB3_45;
	bra.uni 	BB3_7;

BB3_45:
	and.b32  	%r2245, %r19, 3;
	mov.u32 	%r2246, 4;
	sub.s32 	%r2247, %r2246, %r2245;
	and.b32  	%r2248, %r2247, 3;
	shl.b32 	%r2249, %r2248, 2;
	mov.u32 	%r2250, 1985229328;
	shr.u32 	%r2251, %r2250, %r2249;
	and.b32  	%r2229, %r2251, 65535;
	mov.u32 	%r5424, 0;
	// inline asm
	prmt.b32 %r2162, %r18, %r5424, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2166, %r17, %r18, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2170, %r16, %r17, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2174, %r15, %r16, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2178, %r14, %r15, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2182, %r13, %r14, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2186, %r12, %r13, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2190, %r11, %r12, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2194, %r10, %r11, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2198, %r9, %r10, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2202, %r8, %r9, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2206, %r7, %r8, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2210, %r6, %r7, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2214, %r5, %r6, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2218, %r4, %r5, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2222, %r3, %r4, %r2229;
	// inline asm
	// inline asm
	prmt.b32 %r2226, %r5424, %r3, %r2229;
	// inline asm
	setp.eq.s32	%p41, %r2245, 0;
	selp.b32	%r5427, 0, %r2162, %p41;
	selp.b32	%r5440, %r2210, %r2214, %p41;
	selp.b32	%r5, %r2214, %r2218, %p41;
	selp.b32	%r4, %r2218, %r2222, %p41;
	selp.b32	%r3, %r2222, %r2226, %p41;
	selp.b32	%r10, %r2194, %r2198, %p41;
	selp.b32	%r9, %r2198, %r2202, %p41;
	selp.b32	%r8, %r2202, %r2206, %p41;
	selp.b32	%r7, %r2206, %r2210, %p41;
	selp.b32	%r14, %r2178, %r2182, %p41;
	selp.b32	%r13, %r2182, %r2186, %p41;
	selp.b32	%r12, %r2186, %r2190, %p41;
	selp.b32	%r11, %r2190, %r2194, %p41;
	selp.b32	%r18, %r2162, %r2166, %p41;
	selp.b32	%r17, %r2166, %r2170, %p41;
	selp.b32	%r16, %r2170, %r2174, %p41;
	selp.b32	%r15, %r2174, %r2178, %p41;
	mov.u32 	%r5425, %r5424;
	mov.u32 	%r5426, %r5424;
	mov.u32 	%r5428, %r5424;
	mov.u32 	%r5429, %r5424;
	mov.u32 	%r5430, %r5424;
	mov.u32 	%r5431, %r5424;
	mov.u32 	%r5432, %r5424;
	mov.u32 	%r5433, %r5424;
	mov.u32 	%r5434, %r5424;
	mov.u32 	%r5435, %r5424;
	mov.u32 	%r5436, %r5424;
	mov.u32 	%r5437, %r5424;
	mov.u32 	%r5438, %r5424;
	mov.u32 	%r5439, %r5424;
	bra.uni 	BB3_46;

BB3_63:
	setp.gt.s32	%p43, %r2780, 11;
	@%p43 bra 	BB3_71;

	setp.gt.s32	%p49, %r2780, 9;
	@%p49 bra 	BB3_68;

	setp.eq.s32	%p52, %r2780, 8;
	@%p52 bra 	BB3_88;
	bra.uni 	BB3_66;

BB3_88:
	// inline asm
	prmt.b32 %r18, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r11, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	bra.uni 	BB3_89;

BB3_19:
	setp.gt.s32	%p4, %r811, 11;
	@%p4 bra 	BB3_27;

	setp.gt.s32	%p10, %r811, 9;
	@%p10 bra 	BB3_24;

	setp.eq.s32	%p13, %r811, 8;
	@%p13 bra 	BB3_39;
	bra.uni 	BB3_22;

BB3_39:
	and.b32  	%r1525, %r19, 3;
	mov.u32 	%r1526, 4;
	sub.s32 	%r1527, %r1526, %r1525;
	and.b32  	%r1528, %r1527, 3;
	shl.b32 	%r1529, %r1528, 2;
	mov.u32 	%r1530, 1985229328;
	shr.u32 	%r1531, %r1530, %r1529;
	and.b32  	%r1509, %r1531, 65535;
	mov.u32 	%r5432, 0;
	// inline asm
	prmt.b32 %r1442, %r18, %r5432, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1446, %r17, %r18, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1450, %r16, %r17, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1454, %r15, %r16, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1458, %r14, %r15, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1462, %r13, %r14, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1466, %r12, %r13, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1470, %r11, %r12, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1474, %r10, %r11, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1478, %r9, %r10, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1482, %r8, %r9, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1486, %r7, %r8, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1490, %r6, %r7, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1494, %r5, %r6, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1498, %r4, %r5, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1502, %r3, %r4, %r1509;
	// inline asm
	// inline asm
	prmt.b32 %r1506, %r5432, %r3, %r1509;
	// inline asm
	setp.eq.s32	%p33, %r1525, 0;
	selp.b32	%r5424, %r1458, %r1462, %p33;
	selp.b32	%r5425, %r1462, %r1466, %p33;
	selp.b32	%r5426, %r1466, %r1470, %p33;
	selp.b32	%r5427, %r1470, %r1474, %p33;
	selp.b32	%r5428, %r1442, %r1446, %p33;
	selp.b32	%r5429, %r1446, %r1450, %p33;
	selp.b32	%r5430, %r1450, %r1454, %p33;
	selp.b32	%r5431, %r1454, %r1458, %p33;
	selp.b32	%r5435, 0, %r1442, %p33;
	selp.b32	%r14, %r1490, %r1494, %p33;
	selp.b32	%r13, %r1494, %r1498, %p33;
	selp.b32	%r12, %r1498, %r1502, %p33;
	selp.b32	%r11, %r1502, %r1506, %p33;
	selp.b32	%r18, %r1474, %r1478, %p33;
	selp.b32	%r17, %r1478, %r1482, %p33;
	selp.b32	%r16, %r1482, %r1486, %p33;
	selp.b32	%r15, %r1486, %r1490, %p33;
	mov.u32 	%r5433, %r5432;
	mov.u32 	%r5434, %r5432;
	mov.u32 	%r5436, %r5432;
	mov.u32 	%r5437, %r5432;
	mov.u32 	%r5438, %r5432;
	mov.u32 	%r5439, %r5432;
	mov.u32 	%r5440, %r5432;
	mov.u32 	%r5, %r5432;
	mov.u32 	%r4, %r5432;
	mov.u32 	%r3, %r5432;
	mov.u32 	%r10, %r5432;
	bra.uni 	BB3_40;

BB3_56:
	setp.gt.s32	%p55, %r2780, 5;
	@%p55 bra 	BB3_60;

	setp.eq.s32	%p58, %r2780, 4;
	@%p58 bra 	BB3_94;
	bra.uni 	BB3_58;

BB3_94:
	// inline asm
	prmt.b32 %r18, %r13, %r14, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r12, %r13, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r8, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r7, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	bra.uni 	BB3_99;

BB3_12:
	setp.gt.s32	%p16, %r811, 5;
	@%p16 bra 	BB3_16;

	setp.eq.s32	%p19, %r811, 4;
	@%p19 bra 	BB3_42;
	bra.uni 	BB3_14;

BB3_42:
	and.b32  	%r1885, %r19, 3;
	mov.u32 	%r1886, 4;
	sub.s32 	%r1887, %r1886, %r1885;
	and.b32  	%r1888, %r1887, 3;
	shl.b32 	%r1889, %r1888, 2;
	mov.u32 	%r1890, 1985229328;
	shr.u32 	%r1891, %r1890, %r1889;
	and.b32  	%r1869, %r1891, 65535;
	mov.u32 	%r5428, 0;
	// inline asm
	prmt.b32 %r1802, %r18, %r5428, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1806, %r17, %r18, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1810, %r16, %r17, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1814, %r15, %r16, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1818, %r14, %r15, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1822, %r13, %r14, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1826, %r12, %r13, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1830, %r11, %r12, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1834, %r10, %r11, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1838, %r9, %r10, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1842, %r8, %r9, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1846, %r7, %r8, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1850, %r6, %r7, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1854, %r5, %r6, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1858, %r4, %r5, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1862, %r3, %r4, %r1869;
	// inline asm
	// inline asm
	prmt.b32 %r1866, %r5428, %r3, %r1869;
	// inline asm
	setp.eq.s32	%p37, %r1885, 0;
	selp.b32	%r5424, %r1802, %r1806, %p37;
	selp.b32	%r5425, %r1806, %r1810, %p37;
	selp.b32	%r5426, %r1810, %r1814, %p37;
	selp.b32	%r5427, %r1814, %r1818, %p37;
	selp.b32	%r5431, 0, %r1802, %p37;
	selp.b32	%r10, %r1850, %r1854, %p37;
	selp.b32	%r9, %r1854, %r1858, %p37;
	selp.b32	%r8, %r1858, %r1862, %p37;
	selp.b32	%r7, %r1862, %r1866, %p37;
	selp.b32	%r14, %r1834, %r1838, %p37;
	selp.b32	%r13, %r1838, %r1842, %p37;
	selp.b32	%r12, %r1842, %r1846, %p37;
	selp.b32	%r11, %r1846, %r1850, %p37;
	selp.b32	%r18, %r1818, %r1822, %p37;
	selp.b32	%r17, %r1822, %r1826, %p37;
	selp.b32	%r16, %r1826, %r1830, %p37;
	selp.b32	%r15, %r1830, %r1834, %p37;
	mov.u32 	%r5429, %r5428;
	mov.u32 	%r5430, %r5428;
	mov.u32 	%r5432, %r5428;
	mov.u32 	%r5433, %r5428;
	mov.u32 	%r5434, %r5428;
	mov.u32 	%r5435, %r5428;
	mov.u32 	%r5436, %r5428;
	mov.u32 	%r5437, %r5428;
	mov.u32 	%r5438, %r5428;
	mov.u32 	%r5439, %r5428;
	mov.u32 	%r5440, %r5428;
	bra.uni 	BB3_43;

BB3_71:
	setp.gt.s32	%p44, %r2780, 13;
	@%p44 bra 	BB3_75;

	setp.eq.s32	%p47, %r2780, 12;
	@%p47 bra 	BB3_82;
	bra.uni 	BB3_73;

BB3_82:
	// inline asm
	prmt.b32 %r18, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r15, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	mov.u32 	%r14, %r6;
	bra.uni 	BB3_83;

BB3_27:
	setp.gt.s32	%p5, %r811, 13;
	@%p5 bra 	BB3_31;

	setp.eq.s32	%p8, %r811, 12;
	@%p8 bra 	BB3_36;
	bra.uni 	BB3_29;

BB3_36:
	and.b32  	%r1165, %r19, 3;
	mov.u32 	%r1166, 4;
	sub.s32 	%r1167, %r1166, %r1165;
	and.b32  	%r1168, %r1167, 3;
	shl.b32 	%r1169, %r1168, 2;
	mov.u32 	%r1170, 1985229328;
	shr.u32 	%r1171, %r1170, %r1169;
	and.b32  	%r1149, %r1171, 65535;
	mov.u32 	%r5436, 0;
	// inline asm
	prmt.b32 %r1082, %r18, %r5436, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1086, %r17, %r18, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1090, %r16, %r17, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1094, %r15, %r16, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1098, %r14, %r15, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1102, %r13, %r14, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1106, %r12, %r13, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1110, %r11, %r12, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1114, %r10, %r11, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1118, %r9, %r10, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1122, %r8, %r9, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1126, %r7, %r8, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1130, %r6, %r7, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1134, %r5, %r6, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1138, %r4, %r5, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1142, %r3, %r4, %r1149;
	// inline asm
	// inline asm
	prmt.b32 %r1146, %r5436, %r3, %r1149;
	// inline asm
	setp.eq.s32	%p29, %r1165, 0;
	selp.b32	%r5424, %r1114, %r1118, %p29;
	selp.b32	%r5425, %r1118, %r1122, %p29;
	selp.b32	%r5426, %r1122, %r1126, %p29;
	selp.b32	%r5427, %r1126, %r1130, %p29;
	selp.b32	%r5428, %r1098, %r1102, %p29;
	selp.b32	%r5429, %r1102, %r1106, %p29;
	selp.b32	%r5430, %r1106, %r1110, %p29;
	selp.b32	%r5431, %r1110, %r1114, %p29;
	selp.b32	%r5432, %r1082, %r1086, %p29;
	selp.b32	%r5433, %r1086, %r1090, %p29;
	selp.b32	%r5434, %r1090, %r1094, %p29;
	selp.b32	%r5435, %r1094, %r1098, %p29;
	selp.b32	%r5439, 0, %r1082, %p29;
	selp.b32	%r18, %r1130, %r1134, %p29;
	selp.b32	%r17, %r1134, %r1138, %p29;
	selp.b32	%r16, %r1138, %r1142, %p29;
	selp.b32	%r15, %r1142, %r1146, %p29;
	mov.u32 	%r5437, %r5436;
	mov.u32 	%r5438, %r5436;
	mov.u32 	%r5440, %r5436;
	mov.u32 	%r5, %r5436;
	mov.u32 	%r4, %r5436;
	mov.u32 	%r3, %r5436;
	mov.u32 	%r10, %r5436;
	mov.u32 	%r9, %r5436;
	mov.u32 	%r8, %r5436;
	mov.u32 	%r7, %r5436;
	mov.u32 	%r14, %r5436;
	bra.uni 	BB3_37;

BB3_53:
	setp.eq.s32	%p61, %r2780, 2;
	@%p61 bra 	BB3_96;
	bra.uni 	BB3_54;

BB3_96:
	// inline asm
	prmt.b32 %r18, %r15, %r16, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r14, %r15, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r13, %r14, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r12, %r13, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r8, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r7, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r6, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r4, 0;
	// inline asm
	prmt.b32 %r5, %r4, %r3, %r325;
	// inline asm
	mov.u32 	%r5459, %r4;
	bra.uni 	BB3_99;

BB3_9:
	setp.eq.s32	%p22, %r811, 2;
	@%p22 bra 	BB3_44;
	bra.uni 	BB3_10;

BB3_44:
	and.b32  	%r2065, %r19, 3;
	mov.u32 	%r2066, 4;
	sub.s32 	%r2067, %r2066, %r2065;
	and.b32  	%r2068, %r2067, 3;
	shl.b32 	%r2069, %r2068, 2;
	mov.u32 	%r2070, 1985229328;
	shr.u32 	%r2071, %r2070, %r2069;
	and.b32  	%r2049, %r2071, 65535;
	mov.u32 	%r5424, 0;
	// inline asm
	prmt.b32 %r1982, %r18, %r5424, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r1986, %r17, %r18, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r1990, %r16, %r17, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r1994, %r15, %r16, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r1998, %r14, %r15, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2002, %r13, %r14, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2006, %r12, %r13, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2010, %r11, %r12, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2014, %r10, %r11, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2018, %r9, %r10, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2022, %r8, %r9, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2026, %r7, %r8, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2030, %r6, %r7, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2034, %r5, %r6, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2038, %r4, %r5, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2042, %r3, %r4, %r2049;
	// inline asm
	// inline asm
	prmt.b32 %r2046, %r5424, %r3, %r2049;
	// inline asm
	setp.eq.s32	%p39, %r2065, 0;
	selp.b32	%r5425, 0, %r1982, %p39;
	selp.b32	%r5426, %r1982, %r1986, %p39;
	selp.b32	%r5427, %r1986, %r1990, %p39;
	selp.b32	%r5440, %r2038, %r2042, %p39;
	selp.b32	%r5, %r2042, %r2046, %p39;
	selp.b32	%r10, %r2022, %r2026, %p39;
	selp.b32	%r9, %r2026, %r2030, %p39;
	selp.b32	%r8, %r2030, %r2034, %p39;
	selp.b32	%r7, %r2034, %r2038, %p39;
	selp.b32	%r14, %r2006, %r2010, %p39;
	selp.b32	%r13, %r2010, %r2014, %p39;
	selp.b32	%r12, %r2014, %r2018, %p39;
	selp.b32	%r11, %r2018, %r2022, %p39;
	selp.b32	%r18, %r1990, %r1994, %p39;
	selp.b32	%r17, %r1994, %r1998, %p39;
	selp.b32	%r16, %r1998, %r2002, %p39;
	selp.b32	%r15, %r2002, %r2006, %p39;
	mov.u32 	%r5428, %r5424;
	mov.u32 	%r5429, %r5424;
	mov.u32 	%r5430, %r5424;
	mov.u32 	%r5431, %r5424;
	mov.u32 	%r5432, %r5424;
	mov.u32 	%r5433, %r5424;
	mov.u32 	%r5434, %r5424;
	mov.u32 	%r5435, %r5424;
	mov.u32 	%r5436, %r5424;
	mov.u32 	%r5437, %r5424;
	mov.u32 	%r5438, %r5424;
	mov.u32 	%r5439, %r5424;
	mov.u32 	%r4, %r5424;
	mov.u32 	%r3, %r5424;
	bra.uni 	BB3_46;

BB3_68:
	setp.eq.s32	%p50, %r2780, 10;
	@%p50 bra 	BB3_86;
	bra.uni 	BB3_69;

BB3_86:
	// inline asm
	prmt.b32 %r18, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r13, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	bra.uni 	BB3_84;

BB3_24:
	setp.eq.s32	%p11, %r811, 10;
	@%p11 bra 	BB3_38;
	bra.uni 	BB3_25;

BB3_38:
	and.b32  	%r1345, %r19, 3;
	mov.u32 	%r1346, 4;
	sub.s32 	%r1347, %r1346, %r1345;
	and.b32  	%r1348, %r1347, 3;
	shl.b32 	%r1349, %r1348, 2;
	mov.u32 	%r1350, 1985229328;
	shr.u32 	%r1351, %r1350, %r1349;
	and.b32  	%r1329, %r1351, 65535;
	mov.u32 	%r5432, 0;
	// inline asm
	prmt.b32 %r1262, %r18, %r5432, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1266, %r17, %r18, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1270, %r16, %r17, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1274, %r15, %r16, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1278, %r14, %r15, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1282, %r13, %r14, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1286, %r12, %r13, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1290, %r11, %r12, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1294, %r10, %r11, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1298, %r9, %r10, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1302, %r8, %r9, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1306, %r7, %r8, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1310, %r6, %r7, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1314, %r5, %r6, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1318, %r4, %r5, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1322, %r3, %r4, %r1329;
	// inline asm
	// inline asm
	prmt.b32 %r1326, %r5432, %r3, %r1329;
	// inline asm
	setp.eq.s32	%p31, %r1345, 0;
	selp.b32	%r5424, %r1286, %r1290, %p31;
	selp.b32	%r5425, %r1290, %r1294, %p31;
	selp.b32	%r5426, %r1294, %r1298, %p31;
	selp.b32	%r5427, %r1298, %r1302, %p31;
	selp.b32	%r5428, %r1270, %r1274, %p31;
	selp.b32	%r5429, %r1274, %r1278, %p31;
	selp.b32	%r5430, %r1278, %r1282, %p31;
	selp.b32	%r5431, %r1282, %r1286, %p31;
	selp.b32	%r5433, 0, %r1262, %p31;
	selp.b32	%r5434, %r1262, %r1266, %p31;
	selp.b32	%r5435, %r1266, %r1270, %p31;
	selp.b32	%r14, %r1318, %r1322, %p31;
	selp.b32	%r13, %r1322, %r1326, %p31;
	selp.b32	%r18, %r1302, %r1306, %p31;
	selp.b32	%r17, %r1306, %r1310, %p31;
	selp.b32	%r16, %r1310, %r1314, %p31;
	selp.b32	%r15, %r1314, %r1318, %p31;
	mov.u32 	%r5436, %r5432;
	mov.u32 	%r5437, %r5432;
	mov.u32 	%r5438, %r5432;
	mov.u32 	%r5439, %r5432;
	mov.u32 	%r5440, %r5432;
	mov.u32 	%r5, %r5432;
	mov.u32 	%r4, %r5432;
	mov.u32 	%r3, %r5432;
	mov.u32 	%r10, %r5432;
	mov.u32 	%r9, %r5432;
	mov.u32 	%r8, %r5432;
	mov.u32 	%r7, %r5432;
	mov.u32 	%r12, %r5432;
	mov.u32 	%r11, %r5432;
	bra.uni 	BB3_46;

BB3_60:
	setp.eq.s32	%p56, %r2780, 6;
	@%p56 bra 	BB3_92;
	bra.uni 	BB3_61;

BB3_92:
	// inline asm
	prmt.b32 %r18, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r9, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	bra.uni 	BB3_90;

BB3_16:
	setp.eq.s32	%p17, %r811, 6;
	@%p17 bra 	BB3_41;
	bra.uni 	BB3_17;

BB3_41:
	and.b32  	%r1705, %r19, 3;
	mov.u32 	%r1706, 4;
	sub.s32 	%r1707, %r1706, %r1705;
	and.b32  	%r1708, %r1707, 3;
	shl.b32 	%r1709, %r1708, 2;
	mov.u32 	%r1710, 1985229328;
	shr.u32 	%r1711, %r1710, %r1709;
	and.b32  	%r1689, %r1711, 65535;
	mov.u32 	%r5428, 0;
	// inline asm
	prmt.b32 %r1622, %r18, %r5428, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1626, %r17, %r18, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1630, %r16, %r17, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1634, %r15, %r16, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1638, %r14, %r15, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1642, %r13, %r14, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1646, %r12, %r13, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1650, %r11, %r12, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1654, %r10, %r11, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1658, %r9, %r10, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1662, %r8, %r9, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1666, %r7, %r8, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1670, %r6, %r7, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1674, %r5, %r6, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1678, %r4, %r5, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1682, %r3, %r4, %r1689;
	// inline asm
	// inline asm
	prmt.b32 %r1686, %r5428, %r3, %r1689;
	// inline asm
	setp.eq.s32	%p35, %r1705, 0;
	selp.b32	%r5424, %r1630, %r1634, %p35;
	selp.b32	%r5425, %r1634, %r1638, %p35;
	selp.b32	%r5426, %r1638, %r1642, %p35;
	selp.b32	%r5427, %r1642, %r1646, %p35;
	selp.b32	%r5429, 0, %r1622, %p35;
	selp.b32	%r5430, %r1622, %r1626, %p35;
	selp.b32	%r5431, %r1626, %r1630, %p35;
	selp.b32	%r10, %r1678, %r1682, %p35;
	selp.b32	%r9, %r1682, %r1686, %p35;
	selp.b32	%r14, %r1662, %r1666, %p35;
	selp.b32	%r13, %r1666, %r1670, %p35;
	selp.b32	%r12, %r1670, %r1674, %p35;
	selp.b32	%r11, %r1674, %r1678, %p35;
	selp.b32	%r18, %r1646, %r1650, %p35;
	selp.b32	%r17, %r1650, %r1654, %p35;
	selp.b32	%r16, %r1654, %r1658, %p35;
	selp.b32	%r15, %r1658, %r1662, %p35;
	mov.u32 	%r5432, %r5428;
	mov.u32 	%r5433, %r5428;
	mov.u32 	%r5434, %r5428;
	mov.u32 	%r5435, %r5428;
	mov.u32 	%r5436, %r5428;
	mov.u32 	%r5437, %r5428;
	mov.u32 	%r5438, %r5428;
	mov.u32 	%r5439, %r5428;
	mov.u32 	%r5440, %r5428;
	mov.u32 	%r5, %r5428;
	mov.u32 	%r4, %r5428;
	mov.u32 	%r3, %r5428;
	mov.u32 	%r8, %r5428;
	mov.u32 	%r7, %r5428;
	bra.uni 	BB3_46;

BB3_75:
	setp.eq.s32	%p45, %r2780, 14;
	@%p45 bra 	BB3_80;
	bra.uni 	BB3_76;

BB3_80:
	// inline asm
	prmt.b32 %r18, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r17, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	mov.u32 	%r14, %r6;
	mov.u32 	%r13, %r6;
	mov.u32 	%r12, %r6;
	mov.u32 	%r11, %r6;
	bra.uni 	BB3_79;

BB3_31:
	setp.eq.s32	%p6, %r811, 14;
	@%p6 bra 	BB3_35;
	bra.uni 	BB3_32;

BB3_35:
	and.b32  	%r985, %r19, 3;
	mov.u32 	%r986, 4;
	sub.s32 	%r987, %r986, %r985;
	and.b32  	%r988, %r987, 3;
	shl.b32 	%r989, %r988, 2;
	mov.u32 	%r990, 1985229328;
	shr.u32 	%r991, %r990, %r989;
	and.b32  	%r969, %r991, 65535;
	mov.u32 	%r5436, 0;
	// inline asm
	prmt.b32 %r902, %r18, %r5436, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r906, %r17, %r18, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r910, %r16, %r17, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r914, %r15, %r16, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r918, %r14, %r15, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r922, %r13, %r14, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r926, %r12, %r13, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r930, %r11, %r12, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r934, %r10, %r11, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r938, %r9, %r10, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r942, %r8, %r9, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r946, %r7, %r8, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r950, %r6, %r7, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r954, %r5, %r6, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r958, %r4, %r5, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r962, %r3, %r4, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r966, %r5436, %r3, %r969;
	// inline asm
	setp.eq.s32	%p27, %r985, 0;
	selp.b32	%r5424, %r942, %r946, %p27;
	selp.b32	%r5425, %r946, %r950, %p27;
	selp.b32	%r5426, %r950, %r954, %p27;
	selp.b32	%r5427, %r954, %r958, %p27;
	selp.b32	%r5428, %r926, %r930, %p27;
	selp.b32	%r5429, %r930, %r934, %p27;
	selp.b32	%r5430, %r934, %r938, %p27;
	selp.b32	%r5431, %r938, %r942, %p27;
	selp.b32	%r5432, %r910, %r914, %p27;
	selp.b32	%r5433, %r914, %r918, %p27;
	selp.b32	%r5434, %r918, %r922, %p27;
	selp.b32	%r5435, %r922, %r926, %p27;
	selp.b32	%r5437, 0, %r902, %p27;
	selp.b32	%r5438, %r902, %r906, %p27;
	selp.b32	%r5439, %r906, %r910, %p27;
	selp.b32	%r18, %r958, %r962, %p27;
	selp.b32	%r17, %r962, %r966, %p27;
	mov.u32 	%r5440, %r5436;
	mov.u32 	%r5, %r5436;
	mov.u32 	%r4, %r5436;
	mov.u32 	%r3, %r5436;
	mov.u32 	%r10, %r5436;
	mov.u32 	%r9, %r5436;
	mov.u32 	%r8, %r5436;
	mov.u32 	%r7, %r5436;
	mov.u32 	%r14, %r5436;
	mov.u32 	%r13, %r5436;
	mov.u32 	%r12, %r5436;
	mov.u32 	%r11, %r5436;
	mov.u32 	%r16, %r5436;
	mov.u32 	%r15, %r5436;
	bra.uni 	BB3_46;

BB3_51:
	setp.eq.s32	%p64, %r2780, 1;
	@%p64 bra 	BB3_97;
	bra.uni 	BB3_52;

BB3_97:
	// inline asm
	prmt.b32 %r18, %r16, %r17, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r15, %r16, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r14, %r15, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r13, %r14, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r12, %r13, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r8, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r7, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r6, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r5, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r5459, 0;
	// inline asm
	prmt.b32 %r4, %r5459, %r3, %r325;
	// inline asm
	bra.uni 	BB3_99;

BB3_7:
	setp.eq.s32	%p25, %r811, 1;
	@%p25 bra 	BB3_8;
	bra.uni 	BB3_33;

BB3_8:
	and.b32  	%r2155, %r19, 3;
	mov.u32 	%r2156, 4;
	sub.s32 	%r2157, %r2156, %r2155;
	and.b32  	%r2158, %r2157, 3;
	shl.b32 	%r2159, %r2158, 2;
	mov.u32 	%r2160, 1985229328;
	shr.u32 	%r2161, %r2160, %r2159;
	and.b32  	%r2139, %r2161, 65535;
	mov.u32 	%r5424, 0;
	// inline asm
	prmt.b32 %r2072, %r18, %r5424, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2076, %r17, %r18, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2080, %r16, %r17, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2084, %r15, %r16, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2088, %r14, %r15, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2092, %r13, %r14, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2096, %r12, %r13, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2100, %r11, %r12, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2104, %r10, %r11, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2108, %r9, %r10, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2112, %r8, %r9, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2116, %r7, %r8, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2120, %r6, %r7, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2124, %r5, %r6, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2128, %r4, %r5, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2132, %r3, %r4, %r2139;
	// inline asm
	// inline asm
	prmt.b32 %r2136, %r5424, %r3, %r2139;
	// inline asm
	setp.eq.s32	%p40, %r2155, 0;
	selp.b32	%r5426, 0, %r2072, %p40;
	selp.b32	%r5427, %r2072, %r2076, %p40;
	selp.b32	%r5440, %r2124, %r2128, %p40;
	selp.b32	%r5, %r2128, %r2132, %p40;
	selp.b32	%r4, %r2132, %r2136, %p40;
	selp.b32	%r10, %r2108, %r2112, %p40;
	selp.b32	%r9, %r2112, %r2116, %p40;
	selp.b32	%r8, %r2116, %r2120, %p40;
	selp.b32	%r7, %r2120, %r2124, %p40;
	selp.b32	%r14, %r2092, %r2096, %p40;
	selp.b32	%r13, %r2096, %r2100, %p40;
	selp.b32	%r12, %r2100, %r2104, %p40;
	selp.b32	%r11, %r2104, %r2108, %p40;
	selp.b32	%r18, %r2076, %r2080, %p40;
	selp.b32	%r17, %r2080, %r2084, %p40;
	selp.b32	%r16, %r2084, %r2088, %p40;
	selp.b32	%r15, %r2088, %r2092, %p40;
	mov.u32 	%r5425, %r5424;
	mov.u32 	%r5428, %r5424;
	mov.u32 	%r5429, %r5424;
	mov.u32 	%r5430, %r5424;
	mov.u32 	%r5431, %r5424;
	mov.u32 	%r5432, %r5424;
	mov.u32 	%r5433, %r5424;
	mov.u32 	%r5434, %r5424;
	mov.u32 	%r5435, %r5424;
	mov.u32 	%r5436, %r5424;
	mov.u32 	%r5437, %r5424;
	mov.u32 	%r5438, %r5424;
	mov.u32 	%r5439, %r5424;
	mov.u32 	%r3, %r5424;
	bra.uni 	BB3_46;

BB3_66:
	setp.eq.s32	%p53, %r2780, 9;
	@%p53 bra 	BB3_87;
	bra.uni 	BB3_67;

BB3_87:
	// inline asm
	prmt.b32 %r18, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r12, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	mov.u32 	%r11, %r6;
	bra.uni 	BB3_99;

BB3_22:
	setp.eq.s32	%p14, %r811, 9;
	@%p14 bra 	BB3_23;
	bra.uni 	BB3_33;

BB3_23:
	and.b32  	%r1435, %r19, 3;
	mov.u32 	%r1436, 4;
	sub.s32 	%r1437, %r1436, %r1435;
	and.b32  	%r1438, %r1437, 3;
	shl.b32 	%r1439, %r1438, 2;
	mov.u32 	%r1440, 1985229328;
	shr.u32 	%r1441, %r1440, %r1439;
	and.b32  	%r1419, %r1441, 65535;
	mov.u32 	%r5432, 0;
	// inline asm
	prmt.b32 %r1352, %r18, %r5432, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1356, %r17, %r18, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1360, %r16, %r17, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1364, %r15, %r16, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1368, %r14, %r15, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1372, %r13, %r14, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1376, %r12, %r13, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1380, %r11, %r12, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1384, %r10, %r11, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1388, %r9, %r10, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1392, %r8, %r9, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1396, %r7, %r8, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1400, %r6, %r7, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1404, %r5, %r6, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1408, %r4, %r5, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1412, %r3, %r4, %r1419;
	// inline asm
	// inline asm
	prmt.b32 %r1416, %r5432, %r3, %r1419;
	// inline asm
	setp.eq.s32	%p32, %r1435, 0;
	selp.b32	%r5424, %r1372, %r1376, %p32;
	selp.b32	%r5425, %r1376, %r1380, %p32;
	selp.b32	%r5426, %r1380, %r1384, %p32;
	selp.b32	%r5427, %r1384, %r1388, %p32;
	selp.b32	%r5428, %r1356, %r1360, %p32;
	selp.b32	%r5429, %r1360, %r1364, %p32;
	selp.b32	%r5430, %r1364, %r1368, %p32;
	selp.b32	%r5431, %r1368, %r1372, %p32;
	selp.b32	%r5434, 0, %r1352, %p32;
	selp.b32	%r5435, %r1352, %r1356, %p32;
	selp.b32	%r14, %r1404, %r1408, %p32;
	selp.b32	%r13, %r1408, %r1412, %p32;
	selp.b32	%r12, %r1412, %r1416, %p32;
	selp.b32	%r18, %r1388, %r1392, %p32;
	selp.b32	%r17, %r1392, %r1396, %p32;
	selp.b32	%r16, %r1396, %r1400, %p32;
	selp.b32	%r15, %r1400, %r1404, %p32;
	mov.u32 	%r5433, %r5432;
	mov.u32 	%r5436, %r5432;
	mov.u32 	%r5437, %r5432;
	mov.u32 	%r5438, %r5432;
	mov.u32 	%r5439, %r5432;
	mov.u32 	%r5440, %r5432;
	mov.u32 	%r5, %r5432;
	mov.u32 	%r4, %r5432;
	mov.u32 	%r3, %r5432;
	mov.u32 	%r10, %r5432;
	mov.u32 	%r9, %r5432;
	mov.u32 	%r8, %r5432;
	mov.u32 	%r7, %r5432;
	mov.u32 	%r11, %r5432;
	bra.uni 	BB3_46;

BB3_58:
	setp.eq.s32	%p59, %r2780, 5;
	@%p59 bra 	BB3_93;
	bra.uni 	BB3_59;

BB3_93:
	// inline asm
	prmt.b32 %r18, %r12, %r13, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r8, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r7, %r6;
	bra.uni 	BB3_99;

BB3_14:
	setp.eq.s32	%p20, %r811, 5;
	@%p20 bra 	BB3_15;
	bra.uni 	BB3_33;

BB3_15:
	and.b32  	%r1795, %r19, 3;
	mov.u32 	%r1796, 4;
	sub.s32 	%r1797, %r1796, %r1795;
	and.b32  	%r1798, %r1797, 3;
	shl.b32 	%r1799, %r1798, 2;
	mov.u32 	%r1800, 1985229328;
	shr.u32 	%r1801, %r1800, %r1799;
	and.b32  	%r1779, %r1801, 65535;
	mov.u32 	%r5428, 0;
	// inline asm
	prmt.b32 %r1712, %r18, %r5428, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1716, %r17, %r18, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1720, %r16, %r17, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1724, %r15, %r16, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1728, %r14, %r15, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1732, %r13, %r14, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1736, %r12, %r13, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1740, %r11, %r12, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1744, %r10, %r11, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1748, %r9, %r10, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1752, %r8, %r9, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1756, %r7, %r8, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1760, %r6, %r7, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1764, %r5, %r6, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1768, %r4, %r5, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1772, %r3, %r4, %r1779;
	// inline asm
	// inline asm
	prmt.b32 %r1776, %r5428, %r3, %r1779;
	// inline asm
	setp.eq.s32	%p36, %r1795, 0;
	selp.b32	%r5424, %r1716, %r1720, %p36;
	selp.b32	%r5425, %r1720, %r1724, %p36;
	selp.b32	%r5426, %r1724, %r1728, %p36;
	selp.b32	%r5427, %r1728, %r1732, %p36;
	selp.b32	%r5430, 0, %r1712, %p36;
	selp.b32	%r5431, %r1712, %r1716, %p36;
	selp.b32	%r10, %r1764, %r1768, %p36;
	selp.b32	%r9, %r1768, %r1772, %p36;
	selp.b32	%r8, %r1772, %r1776, %p36;
	selp.b32	%r14, %r1748, %r1752, %p36;
	selp.b32	%r13, %r1752, %r1756, %p36;
	selp.b32	%r12, %r1756, %r1760, %p36;
	selp.b32	%r11, %r1760, %r1764, %p36;
	selp.b32	%r18, %r1732, %r1736, %p36;
	selp.b32	%r17, %r1736, %r1740, %p36;
	selp.b32	%r16, %r1740, %r1744, %p36;
	selp.b32	%r15, %r1744, %r1748, %p36;
	mov.u32 	%r5429, %r5428;
	mov.u32 	%r5432, %r5428;
	mov.u32 	%r5433, %r5428;
	mov.u32 	%r5434, %r5428;
	mov.u32 	%r5435, %r5428;
	mov.u32 	%r5436, %r5428;
	mov.u32 	%r5437, %r5428;
	mov.u32 	%r5438, %r5428;
	mov.u32 	%r5439, %r5428;
	mov.u32 	%r5440, %r5428;
	mov.u32 	%r5, %r5428;
	mov.u32 	%r4, %r5428;
	mov.u32 	%r3, %r5428;
	mov.u32 	%r7, %r5428;
	bra.uni 	BB3_46;

BB3_73:
	setp.eq.s32	%p48, %r2780, 13;
	@%p48 bra 	BB3_81;
	bra.uni 	BB3_74;

BB3_81:
	// inline asm
	prmt.b32 %r18, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r16, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	mov.u32 	%r14, %r6;
	mov.u32 	%r13, %r6;
	mov.u32 	%r12, %r6;
	mov.u32 	%r11, %r6;
	mov.u32 	%r15, %r6;
	bra.uni 	BB3_99;

BB3_29:
	setp.eq.s32	%p9, %r811, 13;
	@%p9 bra 	BB3_30;
	bra.uni 	BB3_33;

BB3_30:
	and.b32  	%r1075, %r19, 3;
	mov.u32 	%r1076, 4;
	sub.s32 	%r1077, %r1076, %r1075;
	and.b32  	%r1078, %r1077, 3;
	shl.b32 	%r1079, %r1078, 2;
	mov.u32 	%r1080, 1985229328;
	shr.u32 	%r1081, %r1080, %r1079;
	and.b32  	%r1059, %r1081, 65535;
	mov.u32 	%r5436, 0;
	// inline asm
	prmt.b32 %r992, %r18, %r5436, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r996, %r17, %r18, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1000, %r16, %r17, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1004, %r15, %r16, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1008, %r14, %r15, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1012, %r13, %r14, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1016, %r12, %r13, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1020, %r11, %r12, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1024, %r10, %r11, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1028, %r9, %r10, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1032, %r8, %r9, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1036, %r7, %r8, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1040, %r6, %r7, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1044, %r5, %r6, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1048, %r4, %r5, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1052, %r3, %r4, %r1059;
	// inline asm
	// inline asm
	prmt.b32 %r1056, %r5436, %r3, %r1059;
	// inline asm
	setp.eq.s32	%p28, %r1075, 0;
	selp.b32	%r5424, %r1028, %r1032, %p28;
	selp.b32	%r5425, %r1032, %r1036, %p28;
	selp.b32	%r5426, %r1036, %r1040, %p28;
	selp.b32	%r5427, %r1040, %r1044, %p28;
	selp.b32	%r5428, %r1012, %r1016, %p28;
	selp.b32	%r5429, %r1016, %r1020, %p28;
	selp.b32	%r5430, %r1020, %r1024, %p28;
	selp.b32	%r5431, %r1024, %r1028, %p28;
	selp.b32	%r5432, %r996, %r1000, %p28;
	selp.b32	%r5433, %r1000, %r1004, %p28;
	selp.b32	%r5434, %r1004, %r1008, %p28;
	selp.b32	%r5435, %r1008, %r1012, %p28;
	selp.b32	%r5438, 0, %r992, %p28;
	selp.b32	%r5439, %r992, %r996, %p28;
	selp.b32	%r18, %r1044, %r1048, %p28;
	selp.b32	%r17, %r1048, %r1052, %p28;
	selp.b32	%r16, %r1052, %r1056, %p28;
	mov.u32 	%r5437, %r5436;
	mov.u32 	%r5440, %r5436;
	mov.u32 	%r5, %r5436;
	mov.u32 	%r4, %r5436;
	mov.u32 	%r3, %r5436;
	mov.u32 	%r10, %r5436;
	mov.u32 	%r9, %r5436;
	mov.u32 	%r8, %r5436;
	mov.u32 	%r7, %r5436;
	mov.u32 	%r14, %r5436;
	mov.u32 	%r13, %r5436;
	mov.u32 	%r12, %r5436;
	mov.u32 	%r11, %r5436;
	mov.u32 	%r15, %r5436;
	bra.uni 	BB3_46;

BB3_54:
	setp.eq.s32	%p62, %r2780, 3;
	@%p62 bra 	BB3_95;
	bra.uni 	BB3_55;

BB3_95:
	// inline asm
	prmt.b32 %r18, %r14, %r15, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r13, %r14, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r12, %r13, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r11, %r12, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r10, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r9, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r8, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r7, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r5, 0;
	// inline asm
	prmt.b32 %r6, %r5, %r3, %r325;
	// inline asm
	mov.u32 	%r4, %r5;
	mov.u32 	%r5459, %r5;
	bra.uni 	BB3_99;

BB3_10:
	setp.eq.s32	%p23, %r811, 3;
	@%p23 bra 	BB3_11;
	bra.uni 	BB3_33;

BB3_11:
	and.b32  	%r1975, %r19, 3;
	mov.u32 	%r1976, 4;
	sub.s32 	%r1977, %r1976, %r1975;
	and.b32  	%r1978, %r1977, 3;
	shl.b32 	%r1979, %r1978, 2;
	mov.u32 	%r1980, 1985229328;
	shr.u32 	%r1981, %r1980, %r1979;
	and.b32  	%r1959, %r1981, 65535;
	mov.u32 	%r5428, 0;
	// inline asm
	prmt.b32 %r1892, %r18, %r5428, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1896, %r17, %r18, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1900, %r16, %r17, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1904, %r15, %r16, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1908, %r14, %r15, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1912, %r13, %r14, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1916, %r12, %r13, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1920, %r11, %r12, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1924, %r10, %r11, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1928, %r9, %r10, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1932, %r8, %r9, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1936, %r7, %r8, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1940, %r6, %r7, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1944, %r5, %r6, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1948, %r4, %r5, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1952, %r3, %r4, %r1959;
	// inline asm
	// inline asm
	prmt.b32 %r1956, %r5428, %r3, %r1959;
	// inline asm
	setp.eq.s32	%p38, %r1975, 0;
	selp.b32	%r5424, 0, %r1892, %p38;
	selp.b32	%r5425, %r1892, %r1896, %p38;
	selp.b32	%r5426, %r1896, %r1900, %p38;
	selp.b32	%r5427, %r1900, %r1904, %p38;
	selp.b32	%r5440, %r1952, %r1956, %p38;
	selp.b32	%r10, %r1936, %r1940, %p38;
	selp.b32	%r9, %r1940, %r1944, %p38;
	selp.b32	%r8, %r1944, %r1948, %p38;
	selp.b32	%r7, %r1948, %r1952, %p38;
	selp.b32	%r14, %r1920, %r1924, %p38;
	selp.b32	%r13, %r1924, %r1928, %p38;
	selp.b32	%r12, %r1928, %r1932, %p38;
	selp.b32	%r11, %r1932, %r1936, %p38;
	selp.b32	%r18, %r1904, %r1908, %p38;
	selp.b32	%r17, %r1908, %r1912, %p38;
	selp.b32	%r16, %r1912, %r1916, %p38;
	selp.b32	%r15, %r1916, %r1920, %p38;
	mov.u32 	%r5429, %r5428;
	mov.u32 	%r5430, %r5428;
	mov.u32 	%r5431, %r5428;
	mov.u32 	%r5432, %r5428;
	mov.u32 	%r5433, %r5428;
	mov.u32 	%r5434, %r5428;
	mov.u32 	%r5435, %r5428;
	mov.u32 	%r5436, %r5428;
	mov.u32 	%r5437, %r5428;
	mov.u32 	%r5438, %r5428;
	mov.u32 	%r5439, %r5428;

BB3_43:
	mov.u32 	%r5, %r5428;
	mov.u32 	%r4, %r5428;
	mov.u32 	%r3, %r5428;
	bra.uni 	BB3_46;

BB3_69:
	setp.eq.s32	%p51, %r2780, 11;
	@%p51 bra 	BB3_85;
	bra.uni 	BB3_70;

BB3_85:
	// inline asm
	prmt.b32 %r18, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r14, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;

BB3_83:
	mov.u32 	%r13, %r6;

BB3_84:
	mov.u32 	%r12, %r6;
	mov.u32 	%r11, %r6;
	bra.uni 	BB3_99;

BB3_25:
	setp.eq.s32	%p12, %r811, 11;
	@%p12 bra 	BB3_26;
	bra.uni 	BB3_33;

BB3_26:
	and.b32  	%r1255, %r19, 3;
	mov.u32 	%r1256, 4;
	sub.s32 	%r1257, %r1256, %r1255;
	and.b32  	%r1258, %r1257, 3;
	shl.b32 	%r1259, %r1258, 2;
	mov.u32 	%r1260, 1985229328;
	shr.u32 	%r1261, %r1260, %r1259;
	and.b32  	%r1239, %r1261, 65535;
	mov.u32 	%r5436, 0;
	// inline asm
	prmt.b32 %r1172, %r18, %r5436, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1176, %r17, %r18, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1180, %r16, %r17, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1184, %r15, %r16, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1188, %r14, %r15, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1192, %r13, %r14, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1196, %r12, %r13, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1200, %r11, %r12, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1204, %r10, %r11, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1208, %r9, %r10, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1212, %r8, %r9, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1216, %r7, %r8, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1220, %r6, %r7, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1224, %r5, %r6, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1228, %r4, %r5, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1232, %r3, %r4, %r1239;
	// inline asm
	// inline asm
	prmt.b32 %r1236, %r5436, %r3, %r1239;
	// inline asm
	setp.eq.s32	%p30, %r1255, 0;
	selp.b32	%r5424, %r1200, %r1204, %p30;
	selp.b32	%r5425, %r1204, %r1208, %p30;
	selp.b32	%r5426, %r1208, %r1212, %p30;
	selp.b32	%r5427, %r1212, %r1216, %p30;
	selp.b32	%r5428, %r1184, %r1188, %p30;
	selp.b32	%r5429, %r1188, %r1192, %p30;
	selp.b32	%r5430, %r1192, %r1196, %p30;
	selp.b32	%r5431, %r1196, %r1200, %p30;
	selp.b32	%r5432, 0, %r1172, %p30;
	selp.b32	%r5433, %r1172, %r1176, %p30;
	selp.b32	%r5434, %r1176, %r1180, %p30;
	selp.b32	%r5435, %r1180, %r1184, %p30;
	selp.b32	%r14, %r1232, %r1236, %p30;
	selp.b32	%r18, %r1216, %r1220, %p30;
	selp.b32	%r17, %r1220, %r1224, %p30;
	selp.b32	%r16, %r1224, %r1228, %p30;
	selp.b32	%r15, %r1228, %r1232, %p30;
	mov.u32 	%r5437, %r5436;
	mov.u32 	%r5438, %r5436;
	mov.u32 	%r5439, %r5436;
	mov.u32 	%r5440, %r5436;
	mov.u32 	%r5, %r5436;
	mov.u32 	%r4, %r5436;
	mov.u32 	%r3, %r5436;
	mov.u32 	%r10, %r5436;
	mov.u32 	%r9, %r5436;
	mov.u32 	%r8, %r5436;
	mov.u32 	%r7, %r5436;

BB3_37:
	mov.u32 	%r13, %r5436;
	mov.u32 	%r12, %r5436;
	mov.u32 	%r11, %r5436;
	bra.uni 	BB3_46;

BB3_61:
	setp.eq.s32	%p57, %r2780, 7;
	@%p57 bra 	BB3_91;
	bra.uni 	BB3_62;

BB3_91:
	// inline asm
	prmt.b32 %r18, %r10, %r11, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r17, %r9, %r10, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r16, %r8, %r9, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r15, %r7, %r8, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r14, %r6, %r7, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r13, %r5, %r6, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r12, %r4, %r5, %r325;
	// inline asm
	// inline asm
	prmt.b32 %r11, %r3, %r4, %r325;
	// inline asm
	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r10, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;

BB3_89:
	mov.u32 	%r9, %r6;

BB3_90:
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	bra.uni 	BB3_99;

BB3_17:
	setp.eq.s32	%p18, %r811, 7;
	@%p18 bra 	BB3_18;
	bra.uni 	BB3_33;

BB3_18:
	and.b32  	%r1615, %r19, 3;
	mov.u32 	%r1616, 4;
	sub.s32 	%r1617, %r1616, %r1615;
	and.b32  	%r1618, %r1617, 3;
	shl.b32 	%r1619, %r1618, 2;
	mov.u32 	%r1620, 1985229328;
	shr.u32 	%r1621, %r1620, %r1619;
	and.b32  	%r1599, %r1621, 65535;
	mov.u32 	%r5432, 0;
	// inline asm
	prmt.b32 %r1532, %r18, %r5432, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1536, %r17, %r18, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1540, %r16, %r17, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1544, %r15, %r16, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1548, %r14, %r15, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1552, %r13, %r14, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1556, %r12, %r13, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1560, %r11, %r12, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1564, %r10, %r11, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1568, %r9, %r10, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1572, %r8, %r9, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1576, %r7, %r8, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1580, %r6, %r7, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1584, %r5, %r6, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1588, %r4, %r5, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1592, %r3, %r4, %r1599;
	// inline asm
	// inline asm
	prmt.b32 %r1596, %r5432, %r3, %r1599;
	// inline asm
	setp.eq.s32	%p34, %r1615, 0;
	selp.b32	%r5424, %r1544, %r1548, %p34;
	selp.b32	%r5425, %r1548, %r1552, %p34;
	selp.b32	%r5426, %r1552, %r1556, %p34;
	selp.b32	%r5427, %r1556, %r1560, %p34;
	selp.b32	%r5428, 0, %r1532, %p34;
	selp.b32	%r5429, %r1532, %r1536, %p34;
	selp.b32	%r5430, %r1536, %r1540, %p34;
	selp.b32	%r5431, %r1540, %r1544, %p34;
	selp.b32	%r10, %r1592, %r1596, %p34;
	selp.b32	%r14, %r1576, %r1580, %p34;
	selp.b32	%r13, %r1580, %r1584, %p34;
	selp.b32	%r12, %r1584, %r1588, %p34;
	selp.b32	%r11, %r1588, %r1592, %p34;
	selp.b32	%r18, %r1560, %r1564, %p34;
	selp.b32	%r17, %r1564, %r1568, %p34;
	selp.b32	%r16, %r1568, %r1572, %p34;
	selp.b32	%r15, %r1572, %r1576, %p34;
	mov.u32 	%r5433, %r5432;
	mov.u32 	%r5434, %r5432;
	mov.u32 	%r5435, %r5432;
	mov.u32 	%r5436, %r5432;
	mov.u32 	%r5437, %r5432;
	mov.u32 	%r5438, %r5432;
	mov.u32 	%r5439, %r5432;
	mov.u32 	%r5440, %r5432;
	mov.u32 	%r5, %r5432;
	mov.u32 	%r4, %r5432;
	mov.u32 	%r3, %r5432;

BB3_40:
	mov.u32 	%r9, %r5432;
	mov.u32 	%r8, %r5432;
	mov.u32 	%r7, %r5432;
	bra.uni 	BB3_46;

BB3_76:
	setp.ne.s32	%p46, %r2780, 15;
	@%p46 bra 	BB3_77;

	mov.u32 	%r6, 0;
	// inline asm
	prmt.b32 %r18, %r6, %r3, %r325;
	// inline asm
	mov.u32 	%r5, %r6;
	mov.u32 	%r4, %r6;
	mov.u32 	%r5459, %r6;
	mov.u32 	%r10, %r6;
	mov.u32 	%r9, %r6;
	mov.u32 	%r8, %r6;
	mov.u32 	%r7, %r6;
	mov.u32 	%r14, %r6;
	mov.u32 	%r13, %r6;
	mov.u32 	%r12, %r6;
	mov.u32 	%r11, %r6;
	mov.u32 	%r17, %r6;

BB3_79:
	mov.u32 	%r16, %r6;
	mov.u32 	%r15, %r6;
	bra.uni 	BB3_99;

BB3_32:
	setp.ne.s32	%p7, %r811, 15;
	@%p7 bra 	BB3_33;

	and.b32  	%r895, %r19, 3;
	mov.u32 	%r896, 4;
	sub.s32 	%r897, %r896, %r895;
	and.b32  	%r898, %r897, 3;
	shl.b32 	%r899, %r898, 2;
	mov.u32 	%r900, 1985229328;
	shr.u32 	%r901, %r900, %r899;
	and.b32  	%r879, %r901, 65535;
	mov.u32 	%r5440, 0;
	// inline asm
	prmt.b32 %r812, %r18, %r5440, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r816, %r17, %r18, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r820, %r16, %r17, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r824, %r15, %r16, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r828, %r14, %r15, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r832, %r13, %r14, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r836, %r12, %r13, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r840, %r11, %r12, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r844, %r10, %r11, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r848, %r9, %r10, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r852, %r8, %r9, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r856, %r7, %r8, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r860, %r6, %r7, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r864, %r5, %r6, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r868, %r4, %r5, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r872, %r3, %r4, %r879;
	// inline asm
	// inline asm
	prmt.b32 %r876, %r5440, %r3, %r879;
	// inline asm
	setp.eq.s32	%p26, %r895, 0;
	selp.b32	%r5424, %r856, %r860, %p26;
	selp.b32	%r5425, %r860, %r864, %p26;
	selp.b32	%r5426, %r864, %r868, %p26;
	selp.b32	%r5427, %r868, %r872, %p26;
	selp.b32	%r5428, %r840, %r844, %p26;
	selp.b32	%r5429, %r844, %r848, %p26;
	selp.b32	%r5430, %r848, %r852, %p26;
	selp.b32	%r5431, %r852, %r856, %p26;
	selp.b32	%r5432, %r824, %r828, %p26;
	selp.b32	%r5433, %r828, %r832, %p26;
	selp.b32	%r5434, %r832, %r836, %p26;
	selp.b32	%r5435, %r836, %r840, %p26;
	selp.b32	%r5436, 0, %r812, %p26;
	selp.b32	%r5437, %r812, %r816, %p26;
	selp.b32	%r5438, %r816, %r820, %p26;
	selp.b32	%r5439, %r820, %r824, %p26;
	selp.b32	%r18, %r872, %r876, %p26;
	mov.u32 	%r5, %r5440;
	mov.u32 	%r4, %r5440;
	mov.u32 	%r3, %r5440;
	mov.u32 	%r10, %r5440;
	mov.u32 	%r9, %r5440;
	mov.u32 	%r8, %r5440;
	mov.u32 	%r7, %r5440;
	mov.u32 	%r14, %r5440;
	mov.u32 	%r13, %r5440;
	mov.u32 	%r12, %r5440;
	mov.u32 	%r11, %r5440;
	mov.u32 	%r17, %r5440;
	mov.u32 	%r16, %r5440;
	mov.u32 	%r15, %r5440;
	bra.uni 	BB3_46;

BB3_33:
	mov.u32 	%r5425, %r5424;
	mov.u32 	%r5426, %r5424;
	mov.u32 	%r5427, %r5424;
	mov.u32 	%r5428, %r5424;
	mov.u32 	%r5429, %r5424;
	mov.u32 	%r5430, %r5424;
	mov.u32 	%r5431, %r5424;
	mov.u32 	%r5432, %r5424;
	mov.u32 	%r5433, %r5424;
	mov.u32 	%r5434, %r5424;
	mov.u32 	%r5435, %r5424;
	mov.u32 	%r5436, %r5424;
	mov.u32 	%r5437, %r5424;
	mov.u32 	%r5438, %r5424;
	mov.u32 	%r5439, %r5424;
	mov.u32 	%r5440, %r6;

BB3_46:
	ld.u32 	%r2252, [%rd2+16];
	or.b32  	%r2253, %r2252, %r3;
	ld.u32 	%r2254, [%rd2+20];
	or.b32  	%r2255, %r2254, %r4;
	ld.u32 	%r2256, [%rd2+24];
	or.b32  	%r2257, %r2256, %r5;
	ld.u32 	%r2258, [%rd2+28];
	or.b32  	%r2259, %r2258, %r5440;
	ld.u32 	%r2260, [%rd2+32];
	or.b32  	%r2261, %r2260, %r7;
	ld.u32 	%r2262, [%rd2+36];
	or.b32  	%r2263, %r2262, %r8;
	ld.u32 	%r2264, [%rd2+40];
	or.b32  	%r2265, %r2264, %r9;
	ld.u32 	%r2266, [%rd2+44];
	or.b32  	%r2267, %r2266, %r10;
	ld.u32 	%r2268, [%rd2+48];
	or.b32  	%r2269, %r2268, %r11;
	ld.u32 	%r2270, [%rd2+52];
	or.b32  	%r2271, %r2270, %r12;
	ld.u32 	%r2272, [%rd2+56];
	or.b32  	%r2273, %r2272, %r13;
	ld.u32 	%r2274, [%rd2+60];
	or.b32  	%r2275, %r2274, %r14;
	ld.u32 	%r2276, [%rd2+64];
	or.b32  	%r2277, %r2276, %r15;
	ld.u32 	%r2278, [%rd2+68];
	or.b32  	%r2279, %r2278, %r16;
	ld.u32 	%r2280, [%rd2+72];
	or.b32  	%r2281, %r2280, %r17;
	ld.u32 	%r2282, [%rd2+76];
	or.b32  	%r2283, %r2282, %r18;
	ld.u32 	%r2284, [%rd2];
	ld.u32 	%r2285, [%rd2+12];
	ld.u32 	%r2286, [%rd2+8];
	ld.u32 	%r2287, [%rd2+4];
	st.u32 	[%rd2+76], %r2283;
	add.s32 	%r2288, %r2284, %r2253;
	xor.b32  	%r2289, %r2285, %r2286;
	and.b32  	%r2290, %r2289, %r2287;
	xor.b32  	%r2291, %r2290, %r2285;
	add.s32 	%r2292, %r2288, %r2291;
	add.s32 	%r2293, %r2292, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2293, 7;
	shr.b32 	%rhs, %r2293, 25;
	add.u32 	%r2294, %lhs, %rhs;
	}
	add.s32 	%r2295, %r2294, %r2287;
	add.s32 	%r2296, %r2285, %r2255;
	xor.b32  	%r2297, %r2286, %r2287;
	and.b32  	%r2298, %r2295, %r2297;
	xor.b32  	%r2299, %r2298, %r2286;
	add.s32 	%r2300, %r2296, %r2299;
	add.s32 	%r2301, %r2300, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2301, 12;
	shr.b32 	%rhs, %r2301, 20;
	add.u32 	%r2302, %lhs, %rhs;
	}
	add.s32 	%r2303, %r2302, %r2295;
	add.s32 	%r2304, %r2286, %r2257;
	xor.b32  	%r2305, %r2295, %r2287;
	and.b32  	%r2306, %r2303, %r2305;
	xor.b32  	%r2307, %r2306, %r2287;
	add.s32 	%r2308, %r2304, %r2307;
	add.s32 	%r2309, %r2308, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2309, 17;
	shr.b32 	%rhs, %r2309, 15;
	add.u32 	%r2310, %lhs, %rhs;
	}
	add.s32 	%r2311, %r2310, %r2303;
	add.s32 	%r2312, %r2287, %r2259;
	xor.b32  	%r2313, %r2303, %r2295;
	and.b32  	%r2314, %r2311, %r2313;
	xor.b32  	%r2315, %r2314, %r2295;
	add.s32 	%r2316, %r2312, %r2315;
	add.s32 	%r2317, %r2316, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2317, 22;
	shr.b32 	%rhs, %r2317, 10;
	add.u32 	%r2318, %lhs, %rhs;
	}
	add.s32 	%r2319, %r2318, %r2311;
	xor.b32  	%r2320, %r2311, %r2303;
	and.b32  	%r2321, %r2319, %r2320;
	xor.b32  	%r2322, %r2321, %r2303;
	add.s32 	%r2323, %r2261, %r2295;
	add.s32 	%r2324, %r2323, %r2322;
	add.s32 	%r2325, %r2324, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2325, 7;
	shr.b32 	%rhs, %r2325, 25;
	add.u32 	%r2326, %lhs, %rhs;
	}
	add.s32 	%r2327, %r2326, %r2319;
	xor.b32  	%r2328, %r2319, %r2311;
	and.b32  	%r2329, %r2327, %r2328;
	xor.b32  	%r2330, %r2329, %r2311;
	add.s32 	%r2331, %r2263, %r2303;
	add.s32 	%r2332, %r2331, %r2330;
	add.s32 	%r2333, %r2332, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2333, 12;
	shr.b32 	%rhs, %r2333, 20;
	add.u32 	%r2334, %lhs, %rhs;
	}
	add.s32 	%r2335, %r2334, %r2327;
	xor.b32  	%r2336, %r2327, %r2319;
	and.b32  	%r2337, %r2335, %r2336;
	xor.b32  	%r2338, %r2337, %r2319;
	add.s32 	%r2339, %r2265, %r2311;
	add.s32 	%r2340, %r2339, %r2338;
	add.s32 	%r2341, %r2340, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2341, 17;
	shr.b32 	%rhs, %r2341, 15;
	add.u32 	%r2342, %lhs, %rhs;
	}
	add.s32 	%r2343, %r2342, %r2335;
	xor.b32  	%r2344, %r2335, %r2327;
	and.b32  	%r2345, %r2343, %r2344;
	xor.b32  	%r2346, %r2345, %r2327;
	add.s32 	%r2347, %r2267, %r2319;
	add.s32 	%r2348, %r2347, %r2346;
	add.s32 	%r2349, %r2348, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2349, 22;
	shr.b32 	%rhs, %r2349, 10;
	add.u32 	%r2350, %lhs, %rhs;
	}
	add.s32 	%r2351, %r2350, %r2343;
	xor.b32  	%r2352, %r2343, %r2335;
	and.b32  	%r2353, %r2351, %r2352;
	xor.b32  	%r2354, %r2353, %r2335;
	add.s32 	%r2355, %r2269, %r2327;
	add.s32 	%r2356, %r2355, %r2354;
	add.s32 	%r2357, %r2356, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 7;
	shr.b32 	%rhs, %r2357, 25;
	add.u32 	%r2358, %lhs, %rhs;
	}
	add.s32 	%r2359, %r2358, %r2351;
	xor.b32  	%r2360, %r2351, %r2343;
	and.b32  	%r2361, %r2359, %r2360;
	xor.b32  	%r2362, %r2361, %r2343;
	add.s32 	%r2363, %r2271, %r2335;
	add.s32 	%r2364, %r2363, %r2362;
	add.s32 	%r2365, %r2364, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2365, 12;
	shr.b32 	%rhs, %r2365, 20;
	add.u32 	%r2366, %lhs, %rhs;
	}
	add.s32 	%r2367, %r2366, %r2359;
	xor.b32  	%r2368, %r2359, %r2351;
	and.b32  	%r2369, %r2367, %r2368;
	xor.b32  	%r2370, %r2369, %r2351;
	add.s32 	%r2371, %r2273, %r2343;
	add.s32 	%r2372, %r2371, %r2370;
	add.s32 	%r2373, %r2372, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2373, 17;
	shr.b32 	%rhs, %r2373, 15;
	add.u32 	%r2374, %lhs, %rhs;
	}
	add.s32 	%r2375, %r2374, %r2367;
	xor.b32  	%r2376, %r2367, %r2359;
	and.b32  	%r2377, %r2375, %r2376;
	xor.b32  	%r2378, %r2377, %r2359;
	add.s32 	%r2379, %r2275, %r2351;
	add.s32 	%r2380, %r2379, %r2378;
	add.s32 	%r2381, %r2380, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2381, 22;
	shr.b32 	%rhs, %r2381, 10;
	add.u32 	%r2382, %lhs, %rhs;
	}
	add.s32 	%r2383, %r2382, %r2375;
	xor.b32  	%r2384, %r2375, %r2367;
	and.b32  	%r2385, %r2383, %r2384;
	xor.b32  	%r2386, %r2385, %r2367;
	add.s32 	%r2387, %r2277, %r2359;
	add.s32 	%r2388, %r2387, %r2386;
	add.s32 	%r2389, %r2388, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2389, 7;
	shr.b32 	%rhs, %r2389, 25;
	add.u32 	%r2390, %lhs, %rhs;
	}
	add.s32 	%r2391, %r2390, %r2383;
	xor.b32  	%r2392, %r2383, %r2375;
	and.b32  	%r2393, %r2391, %r2392;
	xor.b32  	%r2394, %r2393, %r2375;
	add.s32 	%r2395, %r2279, %r2367;
	add.s32 	%r2396, %r2395, %r2394;
	add.s32 	%r2397, %r2396, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 12;
	shr.b32 	%rhs, %r2397, 20;
	add.u32 	%r2398, %lhs, %rhs;
	}
	add.s32 	%r2399, %r2398, %r2391;
	xor.b32  	%r2400, %r2391, %r2383;
	and.b32  	%r2401, %r2399, %r2400;
	xor.b32  	%r2402, %r2401, %r2383;
	add.s32 	%r2403, %r2281, %r2375;
	add.s32 	%r2404, %r2403, %r2402;
	add.s32 	%r2405, %r2404, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2405, 17;
	shr.b32 	%rhs, %r2405, 15;
	add.u32 	%r2406, %lhs, %rhs;
	}
	add.s32 	%r2407, %r2406, %r2399;
	xor.b32  	%r2408, %r2399, %r2391;
	and.b32  	%r2409, %r2407, %r2408;
	xor.b32  	%r2410, %r2409, %r2391;
	add.s32 	%r2411, %r2283, %r2383;
	add.s32 	%r2412, %r2411, %r2410;
	add.s32 	%r2413, %r2412, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2413, 22;
	shr.b32 	%rhs, %r2413, 10;
	add.u32 	%r2414, %lhs, %rhs;
	}
	add.s32 	%r2415, %r2414, %r2407;
	xor.b32  	%r2416, %r2415, %r2407;
	and.b32  	%r2417, %r2416, %r2399;
	xor.b32  	%r2418, %r2417, %r2407;
	add.s32 	%r2419, %r2255, %r2391;
	add.s32 	%r2420, %r2419, %r2418;
	add.s32 	%r2421, %r2420, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2421, 5;
	shr.b32 	%rhs, %r2421, 27;
	add.u32 	%r2422, %lhs, %rhs;
	}
	add.s32 	%r2423, %r2422, %r2415;
	xor.b32  	%r2424, %r2423, %r2415;
	and.b32  	%r2425, %r2424, %r2407;
	xor.b32  	%r2426, %r2425, %r2415;
	add.s32 	%r2427, %r2265, %r2399;
	add.s32 	%r2428, %r2427, %r2426;
	add.s32 	%r2429, %r2428, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2429, 9;
	shr.b32 	%rhs, %r2429, 23;
	add.u32 	%r2430, %lhs, %rhs;
	}
	add.s32 	%r2431, %r2430, %r2423;
	xor.b32  	%r2432, %r2431, %r2423;
	and.b32  	%r2433, %r2432, %r2415;
	xor.b32  	%r2434, %r2433, %r2423;
	add.s32 	%r2435, %r2275, %r2407;
	add.s32 	%r2436, %r2435, %r2434;
	add.s32 	%r2437, %r2436, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2437, 14;
	shr.b32 	%rhs, %r2437, 18;
	add.u32 	%r2438, %lhs, %rhs;
	}
	add.s32 	%r2439, %r2438, %r2431;
	xor.b32  	%r2440, %r2439, %r2431;
	and.b32  	%r2441, %r2440, %r2423;
	xor.b32  	%r2442, %r2441, %r2431;
	add.s32 	%r2443, %r2253, %r2415;
	add.s32 	%r2444, %r2443, %r2442;
	add.s32 	%r2445, %r2444, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 20;
	shr.b32 	%rhs, %r2445, 12;
	add.u32 	%r2446, %lhs, %rhs;
	}
	add.s32 	%r2447, %r2446, %r2439;
	xor.b32  	%r2448, %r2447, %r2439;
	and.b32  	%r2449, %r2448, %r2431;
	xor.b32  	%r2450, %r2449, %r2439;
	add.s32 	%r2451, %r2263, %r2423;
	add.s32 	%r2452, %r2451, %r2450;
	add.s32 	%r2453, %r2452, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2453, 5;
	shr.b32 	%rhs, %r2453, 27;
	add.u32 	%r2454, %lhs, %rhs;
	}
	add.s32 	%r2455, %r2454, %r2447;
	xor.b32  	%r2456, %r2455, %r2447;
	and.b32  	%r2457, %r2456, %r2439;
	xor.b32  	%r2458, %r2457, %r2447;
	add.s32 	%r2459, %r2273, %r2431;
	add.s32 	%r2460, %r2459, %r2458;
	add.s32 	%r2461, %r2460, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2461, 9;
	shr.b32 	%rhs, %r2461, 23;
	add.u32 	%r2462, %lhs, %rhs;
	}
	add.s32 	%r2463, %r2462, %r2455;
	xor.b32  	%r2464, %r2463, %r2455;
	and.b32  	%r2465, %r2464, %r2447;
	xor.b32  	%r2466, %r2465, %r2455;
	add.s32 	%r2467, %r2283, %r2439;
	add.s32 	%r2468, %r2467, %r2466;
	add.s32 	%r2469, %r2468, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2469, 14;
	shr.b32 	%rhs, %r2469, 18;
	add.u32 	%r2470, %lhs, %rhs;
	}
	add.s32 	%r2471, %r2470, %r2463;
	xor.b32  	%r2472, %r2471, %r2463;
	and.b32  	%r2473, %r2472, %r2455;
	xor.b32  	%r2474, %r2473, %r2463;
	add.s32 	%r2475, %r2261, %r2447;
	add.s32 	%r2476, %r2475, %r2474;
	add.s32 	%r2477, %r2476, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2477, 20;
	shr.b32 	%rhs, %r2477, 12;
	add.u32 	%r2478, %lhs, %rhs;
	}
	add.s32 	%r2479, %r2478, %r2471;
	xor.b32  	%r2480, %r2479, %r2471;
	and.b32  	%r2481, %r2480, %r2463;
	xor.b32  	%r2482, %r2481, %r2471;
	add.s32 	%r2483, %r2271, %r2455;
	add.s32 	%r2484, %r2483, %r2482;
	add.s32 	%r2485, %r2484, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2485, 5;
	shr.b32 	%rhs, %r2485, 27;
	add.u32 	%r2486, %lhs, %rhs;
	}
	add.s32 	%r2487, %r2486, %r2479;
	xor.b32  	%r2488, %r2487, %r2479;
	and.b32  	%r2489, %r2488, %r2471;
	xor.b32  	%r2490, %r2489, %r2479;
	add.s32 	%r2491, %r2281, %r2463;
	add.s32 	%r2492, %r2491, %r2490;
	add.s32 	%r2493, %r2492, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2493, 9;
	shr.b32 	%rhs, %r2493, 23;
	add.u32 	%r2494, %lhs, %rhs;
	}
	add.s32 	%r2495, %r2494, %r2487;
	xor.b32  	%r2496, %r2495, %r2487;
	and.b32  	%r2497, %r2496, %r2479;
	xor.b32  	%r2498, %r2497, %r2487;
	add.s32 	%r2499, %r2259, %r2471;
	add.s32 	%r2500, %r2499, %r2498;
	add.s32 	%r2501, %r2500, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2501, 14;
	shr.b32 	%rhs, %r2501, 18;
	add.u32 	%r2502, %lhs, %rhs;
	}
	add.s32 	%r2503, %r2502, %r2495;
	xor.b32  	%r2504, %r2503, %r2495;
	and.b32  	%r2505, %r2504, %r2487;
	xor.b32  	%r2506, %r2505, %r2495;
	add.s32 	%r2507, %r2269, %r2479;
	add.s32 	%r2508, %r2507, %r2506;
	add.s32 	%r2509, %r2508, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2509, 20;
	shr.b32 	%rhs, %r2509, 12;
	add.u32 	%r2510, %lhs, %rhs;
	}
	add.s32 	%r2511, %r2510, %r2503;
	xor.b32  	%r2512, %r2511, %r2503;
	and.b32  	%r2513, %r2512, %r2495;
	xor.b32  	%r2514, %r2513, %r2503;
	add.s32 	%r2515, %r2279, %r2487;
	add.s32 	%r2516, %r2515, %r2514;
	add.s32 	%r2517, %r2516, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2517, 5;
	shr.b32 	%rhs, %r2517, 27;
	add.u32 	%r2518, %lhs, %rhs;
	}
	add.s32 	%r2519, %r2518, %r2511;
	xor.b32  	%r2520, %r2519, %r2511;
	and.b32  	%r2521, %r2520, %r2503;
	xor.b32  	%r2522, %r2521, %r2511;
	add.s32 	%r2523, %r2257, %r2495;
	add.s32 	%r2524, %r2523, %r2522;
	add.s32 	%r2525, %r2524, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2525, 9;
	shr.b32 	%rhs, %r2525, 23;
	add.u32 	%r2526, %lhs, %rhs;
	}
	add.s32 	%r2527, %r2526, %r2519;
	xor.b32  	%r2528, %r2527, %r2519;
	and.b32  	%r2529, %r2528, %r2511;
	xor.b32  	%r2530, %r2529, %r2519;
	add.s32 	%r2531, %r2267, %r2503;
	add.s32 	%r2532, %r2531, %r2530;
	add.s32 	%r2533, %r2532, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 14;
	shr.b32 	%rhs, %r2533, 18;
	add.u32 	%r2534, %lhs, %rhs;
	}
	add.s32 	%r2535, %r2534, %r2527;
	xor.b32  	%r2536, %r2535, %r2527;
	and.b32  	%r2537, %r2536, %r2519;
	xor.b32  	%r2538, %r2537, %r2527;
	add.s32 	%r2539, %r2277, %r2511;
	add.s32 	%r2540, %r2539, %r2538;
	add.s32 	%r2541, %r2540, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2541, 20;
	shr.b32 	%rhs, %r2541, 12;
	add.u32 	%r2542, %lhs, %rhs;
	}
	add.s32 	%r2543, %r2542, %r2535;
	xor.b32  	%r2544, %r2543, %r2535;
	xor.b32  	%r2545, %r2544, %r2527;
	add.s32 	%r2546, %r2263, %r2519;
	add.s32 	%r2547, %r2546, %r2545;
	add.s32 	%r2548, %r2547, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2548, 4;
	shr.b32 	%rhs, %r2548, 28;
	add.u32 	%r2549, %lhs, %rhs;
	}
	add.s32 	%r2550, %r2549, %r2543;
	xor.b32  	%r2551, %r2550, %r2544;
	add.s32 	%r2552, %r2269, %r2527;
	add.s32 	%r2553, %r2552, %r2551;
	add.s32 	%r2554, %r2553, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 11;
	shr.b32 	%rhs, %r2554, 21;
	add.u32 	%r2555, %lhs, %rhs;
	}
	add.s32 	%r2556, %r2555, %r2550;
	xor.b32  	%r2557, %r2556, %r2550;
	xor.b32  	%r2558, %r2557, %r2543;
	add.s32 	%r2559, %r2275, %r2535;
	add.s32 	%r2560, %r2559, %r2558;
	add.s32 	%r2561, %r2560, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2561, 16;
	shr.b32 	%rhs, %r2561, 16;
	add.u32 	%r2562, %lhs, %rhs;
	}
	add.s32 	%r2563, %r2562, %r2556;
	xor.b32  	%r2564, %r2563, %r2557;
	add.s32 	%r2565, %r2281, %r2543;
	add.s32 	%r2566, %r2565, %r2564;
	add.s32 	%r2567, %r2566, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 23;
	shr.b32 	%rhs, %r2567, 9;
	add.u32 	%r2568, %lhs, %rhs;
	}
	add.s32 	%r2569, %r2568, %r2563;
	xor.b32  	%r2570, %r2569, %r2563;
	xor.b32  	%r2571, %r2570, %r2556;
	add.s32 	%r2572, %r2255, %r2550;
	add.s32 	%r2573, %r2572, %r2571;
	add.s32 	%r2574, %r2573, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 4;
	shr.b32 	%rhs, %r2574, 28;
	add.u32 	%r2575, %lhs, %rhs;
	}
	add.s32 	%r2576, %r2575, %r2569;
	xor.b32  	%r2577, %r2576, %r2570;
	add.s32 	%r2578, %r2261, %r2556;
	add.s32 	%r2579, %r2578, %r2577;
	add.s32 	%r2580, %r2579, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2580, 11;
	shr.b32 	%rhs, %r2580, 21;
	add.u32 	%r2581, %lhs, %rhs;
	}
	add.s32 	%r2582, %r2581, %r2576;
	xor.b32  	%r2583, %r2582, %r2576;
	xor.b32  	%r2584, %r2583, %r2569;
	add.s32 	%r2585, %r2267, %r2563;
	add.s32 	%r2586, %r2585, %r2584;
	add.s32 	%r2587, %r2586, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 16;
	shr.b32 	%rhs, %r2587, 16;
	add.u32 	%r2588, %lhs, %rhs;
	}
	add.s32 	%r2589, %r2588, %r2582;
	xor.b32  	%r2590, %r2589, %r2583;
	add.s32 	%r2591, %r2273, %r2569;
	add.s32 	%r2592, %r2591, %r2590;
	add.s32 	%r2593, %r2592, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 23;
	shr.b32 	%rhs, %r2593, 9;
	add.u32 	%r2594, %lhs, %rhs;
	}
	add.s32 	%r2595, %r2594, %r2589;
	xor.b32  	%r2596, %r2595, %r2589;
	xor.b32  	%r2597, %r2596, %r2582;
	add.s32 	%r2598, %r2279, %r2576;
	add.s32 	%r2599, %r2598, %r2597;
	add.s32 	%r2600, %r2599, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2600, 4;
	shr.b32 	%rhs, %r2600, 28;
	add.u32 	%r2601, %lhs, %rhs;
	}
	add.s32 	%r2602, %r2601, %r2595;
	xor.b32  	%r2603, %r2602, %r2596;
	add.s32 	%r2604, %r2253, %r2582;
	add.s32 	%r2605, %r2604, %r2603;
	add.s32 	%r2606, %r2605, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2606, 11;
	shr.b32 	%rhs, %r2606, 21;
	add.u32 	%r2607, %lhs, %rhs;
	}
	add.s32 	%r2608, %r2607, %r2602;
	xor.b32  	%r2609, %r2608, %r2602;
	xor.b32  	%r2610, %r2609, %r2595;
	add.s32 	%r2611, %r2259, %r2589;
	add.s32 	%r2612, %r2611, %r2610;
	add.s32 	%r2613, %r2612, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2613, 16;
	shr.b32 	%rhs, %r2613, 16;
	add.u32 	%r2614, %lhs, %rhs;
	}
	add.s32 	%r2615, %r2614, %r2608;
	xor.b32  	%r2616, %r2615, %r2609;
	add.s32 	%r2617, %r2265, %r2595;
	add.s32 	%r2618, %r2617, %r2616;
	add.s32 	%r2619, %r2618, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2619, 23;
	shr.b32 	%rhs, %r2619, 9;
	add.u32 	%r2620, %lhs, %rhs;
	}
	add.s32 	%r2621, %r2620, %r2615;
	xor.b32  	%r2622, %r2621, %r2615;
	xor.b32  	%r2623, %r2622, %r2608;
	add.s32 	%r2624, %r2271, %r2602;
	add.s32 	%r2625, %r2624, %r2623;
	add.s32 	%r2626, %r2625, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2626, 4;
	shr.b32 	%rhs, %r2626, 28;
	add.u32 	%r2627, %lhs, %rhs;
	}
	add.s32 	%r2628, %r2627, %r2621;
	xor.b32  	%r2629, %r2628, %r2622;
	add.s32 	%r2630, %r2277, %r2608;
	add.s32 	%r2631, %r2630, %r2629;
	add.s32 	%r2632, %r2631, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2632, 11;
	shr.b32 	%rhs, %r2632, 21;
	add.u32 	%r2633, %lhs, %rhs;
	}
	add.s32 	%r2634, %r2633, %r2628;
	xor.b32  	%r2635, %r2634, %r2628;
	xor.b32  	%r2636, %r2635, %r2621;
	add.s32 	%r2637, %r2283, %r2615;
	add.s32 	%r2638, %r2637, %r2636;
	add.s32 	%r2639, %r2638, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2639, 16;
	shr.b32 	%rhs, %r2639, 16;
	add.u32 	%r2640, %lhs, %rhs;
	}
	add.s32 	%r2641, %r2640, %r2634;
	xor.b32  	%r2642, %r2641, %r2635;
	add.s32 	%r2643, %r2257, %r2621;
	add.s32 	%r2644, %r2643, %r2642;
	add.s32 	%r2645, %r2644, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2645, 23;
	shr.b32 	%rhs, %r2645, 9;
	add.u32 	%r2646, %lhs, %rhs;
	}
	add.s32 	%r2647, %r2646, %r2641;
	not.b32 	%r2648, %r2634;
	or.b32  	%r2649, %r2647, %r2648;
	xor.b32  	%r2650, %r2649, %r2641;
	add.s32 	%r2651, %r2253, %r2628;
	add.s32 	%r2652, %r2651, %r2650;
	add.s32 	%r2653, %r2652, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2653, 6;
	shr.b32 	%rhs, %r2653, 26;
	add.u32 	%r2654, %lhs, %rhs;
	}
	add.s32 	%r2655, %r2654, %r2647;
	not.b32 	%r2656, %r2641;
	or.b32  	%r2657, %r2655, %r2656;
	xor.b32  	%r2658, %r2657, %r2647;
	add.s32 	%r2659, %r2267, %r2634;
	add.s32 	%r2660, %r2659, %r2658;
	add.s32 	%r2661, %r2660, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2661, 10;
	shr.b32 	%rhs, %r2661, 22;
	add.u32 	%r2662, %lhs, %rhs;
	}
	add.s32 	%r2663, %r2662, %r2655;
	not.b32 	%r2664, %r2647;
	or.b32  	%r2665, %r2663, %r2664;
	xor.b32  	%r2666, %r2665, %r2655;
	add.s32 	%r2667, %r2281, %r2641;
	add.s32 	%r2668, %r2667, %r2666;
	add.s32 	%r2669, %r2668, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2669, 15;
	shr.b32 	%rhs, %r2669, 17;
	add.u32 	%r2670, %lhs, %rhs;
	}
	add.s32 	%r2671, %r2670, %r2663;
	not.b32 	%r2672, %r2655;
	or.b32  	%r2673, %r2671, %r2672;
	xor.b32  	%r2674, %r2673, %r2663;
	add.s32 	%r2675, %r2263, %r2647;
	add.s32 	%r2676, %r2675, %r2674;
	add.s32 	%r2677, %r2676, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 21;
	shr.b32 	%rhs, %r2677, 11;
	add.u32 	%r2678, %lhs, %rhs;
	}
	add.s32 	%r2679, %r2678, %r2671;
	not.b32 	%r2680, %r2663;
	or.b32  	%r2681, %r2679, %r2680;
	xor.b32  	%r2682, %r2681, %r2671;
	add.s32 	%r2683, %r2277, %r2655;
	add.s32 	%r2684, %r2683, %r2682;
	add.s32 	%r2685, %r2684, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2685, 6;
	shr.b32 	%rhs, %r2685, 26;
	add.u32 	%r2686, %lhs, %rhs;
	}
	add.s32 	%r2687, %r2686, %r2679;
	not.b32 	%r2688, %r2671;
	or.b32  	%r2689, %r2687, %r2688;
	xor.b32  	%r2690, %r2689, %r2679;
	add.s32 	%r2691, %r2259, %r2663;
	add.s32 	%r2692, %r2691, %r2690;
	add.s32 	%r2693, %r2692, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2693, 10;
	shr.b32 	%rhs, %r2693, 22;
	add.u32 	%r2694, %lhs, %rhs;
	}
	add.s32 	%r2695, %r2694, %r2687;
	not.b32 	%r2696, %r2679;
	or.b32  	%r2697, %r2695, %r2696;
	xor.b32  	%r2698, %r2697, %r2687;
	add.s32 	%r2699, %r2273, %r2671;
	add.s32 	%r2700, %r2699, %r2698;
	add.s32 	%r2701, %r2700, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 15;
	shr.b32 	%rhs, %r2701, 17;
	add.u32 	%r2702, %lhs, %rhs;
	}
	add.s32 	%r2703, %r2702, %r2695;
	not.b32 	%r2704, %r2687;
	or.b32  	%r2705, %r2703, %r2704;
	xor.b32  	%r2706, %r2705, %r2695;
	add.s32 	%r2707, %r2255, %r2679;
	add.s32 	%r2708, %r2707, %r2706;
	add.s32 	%r2709, %r2708, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2709, 21;
	shr.b32 	%rhs, %r2709, 11;
	add.u32 	%r2710, %lhs, %rhs;
	}
	add.s32 	%r2711, %r2710, %r2703;
	not.b32 	%r2712, %r2695;
	or.b32  	%r2713, %r2711, %r2712;
	xor.b32  	%r2714, %r2713, %r2703;
	add.s32 	%r2715, %r2269, %r2687;
	add.s32 	%r2716, %r2715, %r2714;
	add.s32 	%r2717, %r2716, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2717, 6;
	shr.b32 	%rhs, %r2717, 26;
	add.u32 	%r2718, %lhs, %rhs;
	}
	add.s32 	%r2719, %r2718, %r2711;
	not.b32 	%r2720, %r2703;
	or.b32  	%r2721, %r2719, %r2720;
	xor.b32  	%r2722, %r2721, %r2711;
	add.s32 	%r2723, %r2283, %r2695;
	add.s32 	%r2724, %r2723, %r2722;
	add.s32 	%r2725, %r2724, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2725, 10;
	shr.b32 	%rhs, %r2725, 22;
	add.u32 	%r2726, %lhs, %rhs;
	}
	add.s32 	%r2727, %r2726, %r2719;
	not.b32 	%r2728, %r2711;
	or.b32  	%r2729, %r2727, %r2728;
	xor.b32  	%r2730, %r2729, %r2719;
	add.s32 	%r2731, %r2265, %r2703;
	add.s32 	%r2732, %r2731, %r2730;
	add.s32 	%r2733, %r2732, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2733, 15;
	shr.b32 	%rhs, %r2733, 17;
	add.u32 	%r2734, %lhs, %rhs;
	}
	add.s32 	%r2735, %r2734, %r2727;
	not.b32 	%r2736, %r2719;
	or.b32  	%r2737, %r2735, %r2736;
	xor.b32  	%r2738, %r2737, %r2727;
	add.s32 	%r2739, %r2279, %r2711;
	add.s32 	%r2740, %r2739, %r2738;
	add.s32 	%r2741, %r2740, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2741, 21;
	shr.b32 	%rhs, %r2741, 11;
	add.u32 	%r2742, %lhs, %rhs;
	}
	add.s32 	%r2743, %r2742, %r2735;
	not.b32 	%r2744, %r2727;
	or.b32  	%r2745, %r2743, %r2744;
	xor.b32  	%r2746, %r2745, %r2735;
	add.s32 	%r2747, %r2261, %r2719;
	add.s32 	%r2748, %r2747, %r2746;
	add.s32 	%r2749, %r2748, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2749, 6;
	shr.b32 	%rhs, %r2749, 26;
	add.u32 	%r2750, %lhs, %rhs;
	}
	add.s32 	%r2751, %r2750, %r2743;
	not.b32 	%r2752, %r2735;
	or.b32  	%r2753, %r2751, %r2752;
	xor.b32  	%r2754, %r2753, %r2743;
	add.s32 	%r2755, %r2275, %r2727;
	add.s32 	%r2756, %r2755, %r2754;
	add.s32 	%r2757, %r2756, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2757, 10;
	shr.b32 	%rhs, %r2757, 22;
	add.u32 	%r2758, %lhs, %rhs;
	}
	add.s32 	%r2759, %r2758, %r2751;
	not.b32 	%r2760, %r2743;
	or.b32  	%r2761, %r2759, %r2760;
	xor.b32  	%r2762, %r2761, %r2751;
	add.s32 	%r2763, %r2257, %r2735;
	add.s32 	%r2764, %r2763, %r2762;
	add.s32 	%r2765, %r2764, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 15;
	shr.b32 	%rhs, %r2765, 17;
	add.u32 	%r2766, %lhs, %rhs;
	}
	add.s32 	%r2767, %r2766, %r2759;
	not.b32 	%r2768, %r2751;
	or.b32  	%r2769, %r2767, %r2768;
	xor.b32  	%r2770, %r2769, %r2759;
	add.s32 	%r2771, %r2271, %r2743;
	add.s32 	%r2772, %r2771, %r2770;
	add.s32 	%r2773, %r2772, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2773, 21;
	shr.b32 	%rhs, %r2773, 11;
	add.u32 	%r2774, %lhs, %rhs;
	}
	add.s32 	%r2775, %r2774, %r2767;
	add.s32 	%r2776, %r2284, %r2751;
	st.u32 	[%rd2], %r2776;
	add.s32 	%r2777, %r2775, %r2287;
	st.u32 	[%rd2+4], %r2777;
	add.s32 	%r2778, %r2286, %r2767;
	st.u32 	[%rd2+8], %r2778;
	add.s32 	%r2779, %r2285, %r2759;
	st.u32 	[%rd2+12], %r2779;
	st.u32 	[%rd2+16], %r5427;
	st.u32 	[%rd2+20], %r5426;
	st.u32 	[%rd2+24], %r5425;
	st.u32 	[%rd2+28], %r5424;
	st.u32 	[%rd2+32], %r5431;
	st.u32 	[%rd2+36], %r5430;
	st.u32 	[%rd2+40], %r5429;
	st.u32 	[%rd2+44], %r5428;
	st.u32 	[%rd2+48], %r5435;
	st.u32 	[%rd2+52], %r5434;
	st.u32 	[%rd2+56], %r5433;
	st.u32 	[%rd2+60], %r5432;
	st.u32 	[%rd2+64], %r5439;
	st.u32 	[%rd2+68], %r5438;
	st.u32 	[%rd2+72], %r5437;
	bra.uni 	BB3_100;

BB3_52:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_67:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_59:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_74:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_55:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_70:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_62:
	mov.u32 	%r5459, %r3;
	bra.uni 	BB3_99;

BB3_77:
	mov.u32 	%r5459, %r3;

BB3_99:
	ld.u32 	%r3451, [%rd2+16];
	or.b32  	%r3452, %r3451, %r5459;
	ld.u32 	%r3453, [%rd2+20];
	ld.u32 	%r3454, [%rd2+24];
	ld.u32 	%r3455, [%rd2+28];
	ld.u32 	%r3456, [%rd2+32];
	ld.u32 	%r3457, [%rd2+36];
	ld.u32 	%r3458, [%rd2+40];
	ld.u32 	%r3459, [%rd2+44];
	ld.u32 	%r3460, [%rd2+48];
	ld.u32 	%r3461, [%rd2+52];
	ld.u32 	%r3462, [%rd2+56];
	ld.u32 	%r3463, [%rd2+60];
	ld.u32 	%r3464, [%rd2+64];
	ld.u32 	%r3465, [%rd2+68];
	ld.u32 	%r3466, [%rd2+72];
	ld.u32 	%r3467, [%rd2+76];
	st.u32 	[%rd2+16], %r3452;
	or.b32  	%r3468, %r3453, %r4;
	st.u32 	[%rd2+20], %r3468;
	or.b32  	%r3469, %r3454, %r5;
	st.u32 	[%rd2+24], %r3469;
	or.b32  	%r3470, %r3455, %r6;
	st.u32 	[%rd2+28], %r3470;
	or.b32  	%r3471, %r3456, %r7;
	st.u32 	[%rd2+32], %r3471;
	or.b32  	%r3472, %r3457, %r8;
	st.u32 	[%rd2+36], %r3472;
	or.b32  	%r3473, %r3458, %r9;
	st.u32 	[%rd2+40], %r3473;
	or.b32  	%r3474, %r3459, %r10;
	st.u32 	[%rd2+44], %r3474;
	or.b32  	%r3475, %r3460, %r11;
	st.u32 	[%rd2+48], %r3475;
	or.b32  	%r3476, %r3461, %r12;
	st.u32 	[%rd2+52], %r3476;
	or.b32  	%r3477, %r3462, %r13;
	st.u32 	[%rd2+56], %r3477;
	or.b32  	%r3478, %r3463, %r14;
	st.u32 	[%rd2+60], %r3478;
	or.b32  	%r3479, %r3464, %r15;
	st.u32 	[%rd2+64], %r3479;
	or.b32  	%r3480, %r3465, %r16;
	st.u32 	[%rd2+68], %r3480;
	or.b32  	%r3481, %r3466, %r17;
	st.u32 	[%rd2+72], %r3481;
	or.b32  	%r5436, %r3467, %r18;

BB3_100:
	ld.param.u64 	%rd7, [md5_update_param_0];
	st.u32 	[%rd7+76], %r5436;
	ret;
}

	// .globl	m00500_init
.entry m00500_init(
	.param .u64 .ptr .global .align 4 m00500_init_param_0,
	.param .u64 .ptr .global .align 4 m00500_init_param_1,
	.param .u64 .ptr .global .align 4 m00500_init_param_2,
	.param .u64 .ptr .global .align 4 m00500_init_param_3,
	.param .u64 .ptr .global .align 4 m00500_init_param_4,
	.param .u64 .ptr .global .align 1 m00500_init_param_5,
	.param .u64 .ptr .global .align 4 m00500_init_param_6,
	.param .u64 .ptr .global .align 4 m00500_init_param_7,
	.param .u64 .ptr .global .align 4 m00500_init_param_8,
	.param .u64 .ptr .global .align 4 m00500_init_param_9,
	.param .u64 .ptr .global .align 4 m00500_init_param_10,
	.param .u64 .ptr .global .align 4 m00500_init_param_11,
	.param .u64 .ptr .global .align 4 m00500_init_param_12,
	.param .u64 .ptr .global .align 4 m00500_init_param_13,
	.param .u64 .ptr .global .align 8 m00500_init_param_14,
	.param .u64 .ptr .global .align 4 m00500_init_param_15,
	.param .u64 .ptr .global .align 4 m00500_init_param_16,
	.param .u64 .ptr .global .align 4 m00500_init_param_17,
	.param .u64 .ptr .global .align 1 m00500_init_param_18,
	.param .u64 .ptr .global .align 4 m00500_init_param_19,
	.param .u64 .ptr .global .align 16 m00500_init_param_20,
	.param .u64 .ptr .global .align 16 m00500_init_param_21,
	.param .u64 .ptr .global .align 16 m00500_init_param_22,
	.param .u64 .ptr .global .align 16 m00500_init_param_23,
	.param .u32 m00500_init_param_24,
	.param .u32 m00500_init_param_25,
	.param .u32 m00500_init_param_26,
	.param .u32 m00500_init_param_27,
	.param .u32 m00500_init_param_28,
	.param .u32 m00500_init_param_29,
	.param .u32 m00500_init_param_30,
	.param .u32 m00500_init_param_31,
	.param .u32 m00500_init_param_32,
	.param .u32 m00500_init_param_33,
	.param .u64 m00500_init_param_34
)
{
	.local .align 16 .b8 	__local_depot4[736];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<344>;
	.reg .b32 	%r<19120>;
	.reg .b64 	%rd<118>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd22, [m00500_init_param_0];
	ld.param.u64 	%rd24, [m00500_init_param_17];
	ld.param.u32 	%r2468, [m00500_init_param_27];
	ld.param.u64 	%rd25, [m00500_init_param_34];
	add.u64 	%rd26, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd26;
	add.u64 	%rd27, %SP, 256;
	cvta.to.local.u64 	%rd2, %rd27;
	mov.u32 	%r2469, %ctaid.x;
	mov.u32 	%r2470, %ntid.x;
	mov.b32	%r2471, %envreg3;
	mad.lo.s32 	%r2472, %r2469, %r2470, %r2471;
	mov.u32 	%r2473, %tid.x;
	add.s32 	%r1, %r2472, %r2473;
	cvt.s64.s32	%rd28, %r1;
	setp.ge.u64	%p1, %rd28, %rd25;
	@%p1 bra 	BB4_385;

	mul.wide.s32 	%rd30, %r1, 260;
	add.s64 	%rd31, %rd22, %rd30;
	add.s64 	%rd3, %rd31, 256;
	ld.global.u8 	%r18955, [%rd31+256];
	mov.u64 	%rd114, 0;
	mov.pred 	%p2, 0;
	@%p2 bra 	BB4_3;

BB4_2:
	shl.b64 	%rd33, %rd114, 2;
	add.s64 	%rd34, %rd1, %rd33;
	mov.u32 	%r2474, 0;
	st.local.u32 	[%rd34], %r2474;
	add.s64 	%rd114, %rd114, 1;
	setp.lt.u64	%p3, %rd114, 64;
	@%p3 bra 	BB4_2;

BB4_3:
	setp.eq.s32	%p4, %r18955, 0;
	@%p4 bra 	BB4_12;

	add.s32 	%r2477, %r18955, -1;
	shr.u32 	%r2478, %r2477, 2;
	add.s32 	%r3, %r2478, 1;
	and.b32  	%r4, %r3, 3;
	setp.eq.s32	%p5, %r4, 0;
	mov.u32 	%r18713, 0;
	mov.u32 	%r18714, %r18713;
	@%p5 bra 	BB4_10;

	setp.eq.s32	%p6, %r4, 1;
	mov.u32 	%r18709, 0;
	mov.u32 	%r18710, %r18709;
	@%p6 bra 	BB4_9;

	setp.eq.s32	%p7, %r4, 2;
	mov.u32 	%r18710, 4;
	mov.u32 	%r18707, 0;
	@%p7 bra 	BB4_8;

	ld.global.u32 	%r2485, [%rd3+-256];
	st.local.u32 	[%rd1], %r2485;
	mov.u32 	%r18710, 8;
	mov.u32 	%r18707, 1;

BB4_8:
	mul.wide.u32 	%rd37, %r18707, 4;
	add.s64 	%rd38, %rd31, %rd37;
	ld.global.u32 	%r2486, [%rd38];
	add.s64 	%rd39, %rd1, %rd37;
	st.local.u32 	[%rd39], %r2486;
	add.s32 	%r18709, %r18707, 1;

BB4_9:
	mul.wide.s32 	%rd42, %r18709, 4;
	add.s64 	%rd43, %rd31, %rd42;
	ld.global.u32 	%r2487, [%rd43];
	add.s64 	%rd44, %rd1, %rd42;
	st.local.u32 	[%rd44], %r2487;
	add.s32 	%r18714, %r18710, 4;
	add.s32 	%r18713, %r18709, 1;

BB4_10:
	setp.lt.u32	%p8, %r3, 4;
	@%p8 bra 	BB4_12;

BB4_11:
	mul.wide.s32 	%rd47, %r18713, 4;
	add.s64 	%rd48, %rd31, %rd47;
	ld.global.u32 	%r2488, [%rd48];
	add.s64 	%rd49, %rd1, %rd47;
	ld.global.u32 	%r2489, [%rd48+4];
	ld.global.u32 	%r2490, [%rd48+8];
	ld.global.u32 	%r2491, [%rd48+12];
	st.local.u32 	[%rd49], %r2488;
	st.local.u32 	[%rd49+4], %r2489;
	st.local.u32 	[%rd49+8], %r2490;
	st.local.u32 	[%rd49+12], %r2491;
	add.s32 	%r18713, %r18713, 4;
	add.s32 	%r18714, %r18714, 16;
	setp.lt.u32	%p9, %r18714, %r18955;
	@%p9 bra 	BB4_11;

BB4_12:
	cvt.u64.u32	%rd8, %r2468;
	mul.wide.u32 	%rd51, %r2468, 560;
	add.s64 	%rd52, %rd24, %rd51;
	add.s64 	%rd9, %rd52, 512;
	ld.global.u32 	%r18, [%rd52+512];
	mov.u64 	%rd115, 0;
	@%p2 bra 	BB4_14;

BB4_13:
	shl.b64 	%rd54, %rd115, 2;
	add.s64 	%rd55, %rd2, %rd54;
	mov.u32 	%r2492, 0;
	st.local.u32 	[%rd55], %r2492;
	add.s64 	%rd115, %rd115, 1;
	setp.lt.u64	%p11, %rd115, 64;
	@%p11 bra 	BB4_13;

BB4_14:
	setp.eq.s32	%p12, %r18, 0;
	@%p12 bra 	BB4_25;

	add.s32 	%r2500, %r18, -1;
	shr.u32 	%r2501, %r2500, 2;
	add.s32 	%r19, %r2501, 1;
	and.b32  	%r2499, %r19, 3;
	mov.u32 	%r18716, 4;
	mov.u32 	%r18715, 0;
	setp.eq.s32	%p13, %r2499, 0;
	@%p13 bra 	BB4_16;

	setp.eq.s32	%p14, %r2499, 1;
	@%p14 bra 	BB4_18;
	bra.uni 	BB4_19;

BB4_18:
	mov.u32 	%r18716, %r18715;
	bra.uni 	BB4_22;

BB4_16:
	mov.u32 	%r18722, %r18715;
	bra.uni 	BB4_23;

BB4_19:
	setp.eq.s32	%p15, %r2499, 2;
	@%p15 bra 	BB4_21;

	ld.global.u32 	%r2504, [%rd9+-512];
	st.local.u32 	[%rd2], %r2504;
	mov.u32 	%r18716, 8;
	mov.u32 	%r18715, 1;

BB4_21:
	mul.lo.s64 	%rd56, %rd8, 560;
	add.s64 	%rd57, %rd24, %rd56;
	mul.wide.u32 	%rd58, %r18715, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.u32 	%r2505, [%rd59];
	add.s64 	%rd60, %rd2, %rd58;
	st.local.u32 	[%rd60], %r2505;
	add.s32 	%r18715, %r18715, 1;

BB4_22:
	mul.lo.s64 	%rd61, %rd8, 560;
	add.s64 	%rd62, %rd24, %rd61;
	mul.wide.s32 	%rd63, %r18715, 4;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.u32 	%r2506, [%rd64];
	add.s64 	%rd65, %rd2, %rd63;
	st.local.u32 	[%rd65], %r2506;
	add.s32 	%r18722, %r18716, 4;
	add.s32 	%r18715, %r18715, 1;

BB4_23:
	setp.lt.u32	%p16, %r19, 4;
	@%p16 bra 	BB4_25;

BB4_24:
	mul.lo.s64 	%rd66, %rd8, 560;
	add.s64 	%rd67, %rd24, %rd66;
	mul.wide.s32 	%rd68, %r18715, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.u32 	%r2507, [%rd69];
	add.s64 	%rd70, %rd2, %rd68;
	ld.global.u32 	%r2508, [%rd69+4];
	ld.global.u32 	%r2509, [%rd69+8];
	ld.global.u32 	%r2510, [%rd69+12];
	st.local.u32 	[%rd70], %r2507;
	st.local.u32 	[%rd70+4], %r2508;
	st.local.u32 	[%rd70+8], %r2509;
	st.local.u32 	[%rd70+12], %r2510;
	add.s32 	%r18715, %r18715, 4;
	add.s32 	%r18722, %r18722, 16;
	setp.lt.u32	%p17, %r18722, %r18;
	@%p17 bra 	BB4_24;

BB4_25:
	mov.u32 	%r18723, 0;
	mov.u32 	%r18840, 1732584193;
	mov.u32 	%r18839, -271733879;
	mov.u32 	%r18838, -1732584194;
	mov.u32 	%r18837, 271733878;
	mov.u32 	%r18728, %r18723;
	bra.uni 	BB4_26;

BB4_475:
	add.s32 	%r18723, %r18723, 64;
	mov.u32 	%r18144, 0;
	mov.u32 	%r18205, 12816;
	// inline asm
	prmt.b32 %r18142, %r2533, %r18144, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18146, %r2532, %r2533, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18150, %r2531, %r2532, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18154, %r2530, %r2531, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18158, %r2529, %r2530, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18162, %r2528, %r2529, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18166, %r2527, %r2528, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18170, %r2526, %r2527, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18174, %r2525, %r2526, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18178, %r2524, %r2525, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18182, %r2523, %r2524, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18186, %r2522, %r2523, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18190, %r2521, %r2522, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18194, %r2520, %r2521, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18198, %r2519, %r2520, %r18205;
	// inline asm
	// inline asm
	prmt.b32 %r18202, %r2518, %r2519, %r18205;
	// inline asm
	xor.b32  	%r18210, %r18838, %r18837;
	and.b32  	%r18211, %r18839, %r18210;
	xor.b32  	%r18212, %r18211, %r18837;
	add.s32 	%r18213, %r18840, %r18212;
	add.s32 	%r18214, %r18213, %r18202;
	add.s32 	%r18215, %r18214, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18215, 7;
	shr.b32 	%rhs, %r18215, 25;
	add.u32 	%r18216, %lhs, %rhs;
	}
	add.s32 	%r18217, %r18216, %r18839;
	xor.b32  	%r18218, %r18839, %r18838;
	and.b32  	%r18219, %r18217, %r18218;
	xor.b32  	%r18220, %r18219, %r18838;
	add.s32 	%r18221, %r18837, %r18198;
	add.s32 	%r18222, %r18221, %r18220;
	add.s32 	%r18223, %r18222, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18223, 12;
	shr.b32 	%rhs, %r18223, 20;
	add.u32 	%r18224, %lhs, %rhs;
	}
	add.s32 	%r18225, %r18224, %r18217;
	xor.b32  	%r18226, %r18217, %r18839;
	and.b32  	%r18227, %r18225, %r18226;
	xor.b32  	%r18228, %r18227, %r18839;
	add.s32 	%r18229, %r18838, %r18194;
	add.s32 	%r18230, %r18229, %r18228;
	add.s32 	%r18231, %r18230, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18231, 17;
	shr.b32 	%rhs, %r18231, 15;
	add.u32 	%r18232, %lhs, %rhs;
	}
	add.s32 	%r18233, %r18232, %r18225;
	xor.b32  	%r18234, %r18225, %r18217;
	and.b32  	%r18235, %r18233, %r18234;
	xor.b32  	%r18236, %r18235, %r18217;
	add.s32 	%r18237, %r18839, %r18190;
	add.s32 	%r18238, %r18237, %r18236;
	add.s32 	%r18239, %r18238, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18239, 22;
	shr.b32 	%rhs, %r18239, 10;
	add.u32 	%r18240, %lhs, %rhs;
	}
	add.s32 	%r18241, %r18240, %r18233;
	xor.b32  	%r18242, %r18233, %r18225;
	and.b32  	%r18243, %r18241, %r18242;
	xor.b32  	%r18244, %r18243, %r18225;
	add.s32 	%r18245, %r18186, %r18217;
	add.s32 	%r18246, %r18245, %r18244;
	add.s32 	%r18247, %r18246, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18247, 7;
	shr.b32 	%rhs, %r18247, 25;
	add.u32 	%r18248, %lhs, %rhs;
	}
	add.s32 	%r18249, %r18248, %r18241;
	xor.b32  	%r18250, %r18241, %r18233;
	and.b32  	%r18251, %r18249, %r18250;
	xor.b32  	%r18252, %r18251, %r18233;
	add.s32 	%r18253, %r18182, %r18225;
	add.s32 	%r18254, %r18253, %r18252;
	add.s32 	%r18255, %r18254, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18255, 12;
	shr.b32 	%rhs, %r18255, 20;
	add.u32 	%r18256, %lhs, %rhs;
	}
	add.s32 	%r18257, %r18256, %r18249;
	xor.b32  	%r18258, %r18249, %r18241;
	and.b32  	%r18259, %r18257, %r18258;
	xor.b32  	%r18260, %r18259, %r18241;
	add.s32 	%r18261, %r18178, %r18233;
	add.s32 	%r18262, %r18261, %r18260;
	add.s32 	%r18263, %r18262, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18263, 17;
	shr.b32 	%rhs, %r18263, 15;
	add.u32 	%r18264, %lhs, %rhs;
	}
	add.s32 	%r18265, %r18264, %r18257;
	xor.b32  	%r18266, %r18257, %r18249;
	and.b32  	%r18267, %r18265, %r18266;
	xor.b32  	%r18268, %r18267, %r18249;
	add.s32 	%r18269, %r18174, %r18241;
	add.s32 	%r18270, %r18269, %r18268;
	add.s32 	%r18271, %r18270, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18271, 22;
	shr.b32 	%rhs, %r18271, 10;
	add.u32 	%r18272, %lhs, %rhs;
	}
	add.s32 	%r18273, %r18272, %r18265;
	xor.b32  	%r18274, %r18265, %r18257;
	and.b32  	%r18275, %r18273, %r18274;
	xor.b32  	%r18276, %r18275, %r18257;
	add.s32 	%r18277, %r18170, %r18249;
	add.s32 	%r18278, %r18277, %r18276;
	add.s32 	%r18279, %r18278, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18279, 7;
	shr.b32 	%rhs, %r18279, 25;
	add.u32 	%r18280, %lhs, %rhs;
	}
	add.s32 	%r18281, %r18280, %r18273;
	xor.b32  	%r18282, %r18273, %r18265;
	and.b32  	%r18283, %r18281, %r18282;
	xor.b32  	%r18284, %r18283, %r18265;
	add.s32 	%r18285, %r18166, %r18257;
	add.s32 	%r18286, %r18285, %r18284;
	add.s32 	%r18287, %r18286, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18287, 12;
	shr.b32 	%rhs, %r18287, 20;
	add.u32 	%r18288, %lhs, %rhs;
	}
	add.s32 	%r18289, %r18288, %r18281;
	xor.b32  	%r18290, %r18281, %r18273;
	and.b32  	%r18291, %r18289, %r18290;
	xor.b32  	%r18292, %r18291, %r18273;
	add.s32 	%r18293, %r18162, %r18265;
	add.s32 	%r18294, %r18293, %r18292;
	add.s32 	%r18295, %r18294, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18295, 17;
	shr.b32 	%rhs, %r18295, 15;
	add.u32 	%r18296, %lhs, %rhs;
	}
	add.s32 	%r18297, %r18296, %r18289;
	xor.b32  	%r18298, %r18289, %r18281;
	and.b32  	%r18299, %r18297, %r18298;
	xor.b32  	%r18300, %r18299, %r18281;
	add.s32 	%r18301, %r18158, %r18273;
	add.s32 	%r18302, %r18301, %r18300;
	add.s32 	%r18303, %r18302, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18303, 22;
	shr.b32 	%rhs, %r18303, 10;
	add.u32 	%r18304, %lhs, %rhs;
	}
	add.s32 	%r18305, %r18304, %r18297;
	xor.b32  	%r18306, %r18297, %r18289;
	and.b32  	%r18307, %r18305, %r18306;
	xor.b32  	%r18308, %r18307, %r18289;
	add.s32 	%r18309, %r18154, %r18281;
	add.s32 	%r18310, %r18309, %r18308;
	add.s32 	%r18311, %r18310, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18311, 7;
	shr.b32 	%rhs, %r18311, 25;
	add.u32 	%r18312, %lhs, %rhs;
	}
	add.s32 	%r18313, %r18312, %r18305;
	xor.b32  	%r18314, %r18305, %r18297;
	and.b32  	%r18315, %r18313, %r18314;
	xor.b32  	%r18316, %r18315, %r18297;
	add.s32 	%r18317, %r18150, %r18289;
	add.s32 	%r18318, %r18317, %r18316;
	add.s32 	%r18319, %r18318, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18319, 12;
	shr.b32 	%rhs, %r18319, 20;
	add.u32 	%r18320, %lhs, %rhs;
	}
	add.s32 	%r18321, %r18320, %r18313;
	xor.b32  	%r18322, %r18313, %r18305;
	and.b32  	%r18323, %r18321, %r18322;
	xor.b32  	%r18324, %r18323, %r18305;
	add.s32 	%r18325, %r18146, %r18297;
	add.s32 	%r18326, %r18325, %r18324;
	add.s32 	%r18327, %r18326, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18327, 17;
	shr.b32 	%rhs, %r18327, 15;
	add.u32 	%r18328, %lhs, %rhs;
	}
	add.s32 	%r18329, %r18328, %r18321;
	xor.b32  	%r18330, %r18321, %r18313;
	and.b32  	%r18331, %r18329, %r18330;
	xor.b32  	%r18332, %r18331, %r18313;
	add.s32 	%r18333, %r18142, %r18305;
	add.s32 	%r18334, %r18333, %r18332;
	add.s32 	%r18335, %r18334, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18335, 22;
	shr.b32 	%rhs, %r18335, 10;
	add.u32 	%r18336, %lhs, %rhs;
	}
	add.s32 	%r18337, %r18336, %r18329;
	xor.b32  	%r18338, %r18337, %r18329;
	and.b32  	%r18339, %r18338, %r18321;
	xor.b32  	%r18340, %r18339, %r18329;
	add.s32 	%r18341, %r18198, %r18313;
	add.s32 	%r18342, %r18341, %r18340;
	add.s32 	%r18343, %r18342, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18343, 5;
	shr.b32 	%rhs, %r18343, 27;
	add.u32 	%r18344, %lhs, %rhs;
	}
	add.s32 	%r18345, %r18344, %r18337;
	xor.b32  	%r18346, %r18345, %r18337;
	and.b32  	%r18347, %r18346, %r18329;
	xor.b32  	%r18348, %r18347, %r18337;
	add.s32 	%r18349, %r18178, %r18321;
	add.s32 	%r18350, %r18349, %r18348;
	add.s32 	%r18351, %r18350, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18351, 9;
	shr.b32 	%rhs, %r18351, 23;
	add.u32 	%r18352, %lhs, %rhs;
	}
	add.s32 	%r18353, %r18352, %r18345;
	xor.b32  	%r18354, %r18353, %r18345;
	and.b32  	%r18355, %r18354, %r18337;
	xor.b32  	%r18356, %r18355, %r18345;
	add.s32 	%r18357, %r18158, %r18329;
	add.s32 	%r18358, %r18357, %r18356;
	add.s32 	%r18359, %r18358, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18359, 14;
	shr.b32 	%rhs, %r18359, 18;
	add.u32 	%r18360, %lhs, %rhs;
	}
	add.s32 	%r18361, %r18360, %r18353;
	xor.b32  	%r18362, %r18361, %r18353;
	and.b32  	%r18363, %r18362, %r18345;
	xor.b32  	%r18364, %r18363, %r18353;
	add.s32 	%r18365, %r18202, %r18337;
	add.s32 	%r18366, %r18365, %r18364;
	add.s32 	%r18367, %r18366, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18367, 20;
	shr.b32 	%rhs, %r18367, 12;
	add.u32 	%r18368, %lhs, %rhs;
	}
	add.s32 	%r18369, %r18368, %r18361;
	xor.b32  	%r18370, %r18369, %r18361;
	and.b32  	%r18371, %r18370, %r18353;
	xor.b32  	%r18372, %r18371, %r18361;
	add.s32 	%r18373, %r18182, %r18345;
	add.s32 	%r18374, %r18373, %r18372;
	add.s32 	%r18375, %r18374, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18375, 5;
	shr.b32 	%rhs, %r18375, 27;
	add.u32 	%r18376, %lhs, %rhs;
	}
	add.s32 	%r18377, %r18376, %r18369;
	xor.b32  	%r18378, %r18377, %r18369;
	and.b32  	%r18379, %r18378, %r18361;
	xor.b32  	%r18380, %r18379, %r18369;
	add.s32 	%r18381, %r18162, %r18353;
	add.s32 	%r18382, %r18381, %r18380;
	add.s32 	%r18383, %r18382, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18383, 9;
	shr.b32 	%rhs, %r18383, 23;
	add.u32 	%r18384, %lhs, %rhs;
	}
	add.s32 	%r18385, %r18384, %r18377;
	xor.b32  	%r18386, %r18385, %r18377;
	and.b32  	%r18387, %r18386, %r18369;
	xor.b32  	%r18388, %r18387, %r18377;
	add.s32 	%r18389, %r18142, %r18361;
	add.s32 	%r18390, %r18389, %r18388;
	add.s32 	%r18391, %r18390, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18391, 14;
	shr.b32 	%rhs, %r18391, 18;
	add.u32 	%r18392, %lhs, %rhs;
	}
	add.s32 	%r18393, %r18392, %r18385;
	xor.b32  	%r18394, %r18393, %r18385;
	and.b32  	%r18395, %r18394, %r18377;
	xor.b32  	%r18396, %r18395, %r18385;
	add.s32 	%r18397, %r18186, %r18369;
	add.s32 	%r18398, %r18397, %r18396;
	add.s32 	%r18399, %r18398, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18399, 20;
	shr.b32 	%rhs, %r18399, 12;
	add.u32 	%r18400, %lhs, %rhs;
	}
	add.s32 	%r18401, %r18400, %r18393;
	xor.b32  	%r18402, %r18401, %r18393;
	and.b32  	%r18403, %r18402, %r18385;
	xor.b32  	%r18404, %r18403, %r18393;
	add.s32 	%r18405, %r18166, %r18377;
	add.s32 	%r18406, %r18405, %r18404;
	add.s32 	%r18407, %r18406, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18407, 5;
	shr.b32 	%rhs, %r18407, 27;
	add.u32 	%r18408, %lhs, %rhs;
	}
	add.s32 	%r18409, %r18408, %r18401;
	xor.b32  	%r18410, %r18409, %r18401;
	and.b32  	%r18411, %r18410, %r18393;
	xor.b32  	%r18412, %r18411, %r18401;
	add.s32 	%r18413, %r18146, %r18385;
	add.s32 	%r18414, %r18413, %r18412;
	add.s32 	%r18415, %r18414, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18415, 9;
	shr.b32 	%rhs, %r18415, 23;
	add.u32 	%r18416, %lhs, %rhs;
	}
	add.s32 	%r18417, %r18416, %r18409;
	xor.b32  	%r18418, %r18417, %r18409;
	and.b32  	%r18419, %r18418, %r18401;
	xor.b32  	%r18420, %r18419, %r18409;
	add.s32 	%r18421, %r18190, %r18393;
	add.s32 	%r18422, %r18421, %r18420;
	add.s32 	%r18423, %r18422, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18423, 14;
	shr.b32 	%rhs, %r18423, 18;
	add.u32 	%r18424, %lhs, %rhs;
	}
	add.s32 	%r18425, %r18424, %r18417;
	xor.b32  	%r18426, %r18425, %r18417;
	and.b32  	%r18427, %r18426, %r18409;
	xor.b32  	%r18428, %r18427, %r18417;
	add.s32 	%r18429, %r18170, %r18401;
	add.s32 	%r18430, %r18429, %r18428;
	add.s32 	%r18431, %r18430, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18431, 20;
	shr.b32 	%rhs, %r18431, 12;
	add.u32 	%r18432, %lhs, %rhs;
	}
	add.s32 	%r18433, %r18432, %r18425;
	xor.b32  	%r18434, %r18433, %r18425;
	and.b32  	%r18435, %r18434, %r18417;
	xor.b32  	%r18436, %r18435, %r18425;
	add.s32 	%r18437, %r18150, %r18409;
	add.s32 	%r18438, %r18437, %r18436;
	add.s32 	%r18439, %r18438, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18439, 5;
	shr.b32 	%rhs, %r18439, 27;
	add.u32 	%r18440, %lhs, %rhs;
	}
	add.s32 	%r18441, %r18440, %r18433;
	xor.b32  	%r18442, %r18441, %r18433;
	and.b32  	%r18443, %r18442, %r18425;
	xor.b32  	%r18444, %r18443, %r18433;
	add.s32 	%r18445, %r18194, %r18417;
	add.s32 	%r18446, %r18445, %r18444;
	add.s32 	%r18447, %r18446, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18447, 9;
	shr.b32 	%rhs, %r18447, 23;
	add.u32 	%r18448, %lhs, %rhs;
	}
	add.s32 	%r18449, %r18448, %r18441;
	xor.b32  	%r18450, %r18449, %r18441;
	and.b32  	%r18451, %r18450, %r18433;
	xor.b32  	%r18452, %r18451, %r18441;
	add.s32 	%r18453, %r18174, %r18425;
	add.s32 	%r18454, %r18453, %r18452;
	add.s32 	%r18455, %r18454, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18455, 14;
	shr.b32 	%rhs, %r18455, 18;
	add.u32 	%r18456, %lhs, %rhs;
	}
	add.s32 	%r18457, %r18456, %r18449;
	xor.b32  	%r18458, %r18457, %r18449;
	and.b32  	%r18459, %r18458, %r18441;
	xor.b32  	%r18460, %r18459, %r18449;
	add.s32 	%r18461, %r18154, %r18433;
	add.s32 	%r18462, %r18461, %r18460;
	add.s32 	%r18463, %r18462, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18463, 20;
	shr.b32 	%rhs, %r18463, 12;
	add.u32 	%r18464, %lhs, %rhs;
	}
	add.s32 	%r18465, %r18464, %r18457;
	xor.b32  	%r18466, %r18465, %r18457;
	xor.b32  	%r18467, %r18466, %r18449;
	add.s32 	%r18468, %r18182, %r18441;
	add.s32 	%r18469, %r18468, %r18467;
	add.s32 	%r18470, %r18469, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18470, 4;
	shr.b32 	%rhs, %r18470, 28;
	add.u32 	%r18471, %lhs, %rhs;
	}
	add.s32 	%r18472, %r18471, %r18465;
	xor.b32  	%r18473, %r18472, %r18466;
	add.s32 	%r18474, %r18170, %r18449;
	add.s32 	%r18475, %r18474, %r18473;
	add.s32 	%r18476, %r18475, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18476, 11;
	shr.b32 	%rhs, %r18476, 21;
	add.u32 	%r18477, %lhs, %rhs;
	}
	add.s32 	%r18478, %r18477, %r18472;
	xor.b32  	%r18479, %r18478, %r18472;
	xor.b32  	%r18480, %r18479, %r18465;
	add.s32 	%r18481, %r18158, %r18457;
	add.s32 	%r18482, %r18481, %r18480;
	add.s32 	%r18483, %r18482, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18483, 16;
	shr.b32 	%rhs, %r18483, 16;
	add.u32 	%r18484, %lhs, %rhs;
	}
	add.s32 	%r18485, %r18484, %r18478;
	xor.b32  	%r18486, %r18485, %r18479;
	add.s32 	%r18487, %r18146, %r18465;
	add.s32 	%r18488, %r18487, %r18486;
	add.s32 	%r18489, %r18488, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18489, 23;
	shr.b32 	%rhs, %r18489, 9;
	add.u32 	%r18490, %lhs, %rhs;
	}
	add.s32 	%r18491, %r18490, %r18485;
	xor.b32  	%r18492, %r18491, %r18485;
	xor.b32  	%r18493, %r18492, %r18478;
	add.s32 	%r18494, %r18198, %r18472;
	add.s32 	%r18495, %r18494, %r18493;
	add.s32 	%r18496, %r18495, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18496, 4;
	shr.b32 	%rhs, %r18496, 28;
	add.u32 	%r18497, %lhs, %rhs;
	}
	add.s32 	%r18498, %r18497, %r18491;
	xor.b32  	%r18499, %r18498, %r18492;
	add.s32 	%r18500, %r18186, %r18478;
	add.s32 	%r18501, %r18500, %r18499;
	add.s32 	%r18502, %r18501, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18502, 11;
	shr.b32 	%rhs, %r18502, 21;
	add.u32 	%r18503, %lhs, %rhs;
	}
	add.s32 	%r18504, %r18503, %r18498;
	xor.b32  	%r18505, %r18504, %r18498;
	xor.b32  	%r18506, %r18505, %r18491;
	add.s32 	%r18507, %r18174, %r18485;
	add.s32 	%r18508, %r18507, %r18506;
	add.s32 	%r18509, %r18508, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18509, 16;
	shr.b32 	%rhs, %r18509, 16;
	add.u32 	%r18510, %lhs, %rhs;
	}
	add.s32 	%r18511, %r18510, %r18504;
	xor.b32  	%r18512, %r18511, %r18505;
	add.s32 	%r18513, %r18162, %r18491;
	add.s32 	%r18514, %r18513, %r18512;
	add.s32 	%r18515, %r18514, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18515, 23;
	shr.b32 	%rhs, %r18515, 9;
	add.u32 	%r18516, %lhs, %rhs;
	}
	add.s32 	%r18517, %r18516, %r18511;
	xor.b32  	%r18518, %r18517, %r18511;
	xor.b32  	%r18519, %r18518, %r18504;
	add.s32 	%r18520, %r18150, %r18498;
	add.s32 	%r18521, %r18520, %r18519;
	add.s32 	%r18522, %r18521, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18522, 4;
	shr.b32 	%rhs, %r18522, 28;
	add.u32 	%r18523, %lhs, %rhs;
	}
	add.s32 	%r18524, %r18523, %r18517;
	xor.b32  	%r18525, %r18524, %r18518;
	add.s32 	%r18526, %r18202, %r18504;
	add.s32 	%r18527, %r18526, %r18525;
	add.s32 	%r18528, %r18527, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18528, 11;
	shr.b32 	%rhs, %r18528, 21;
	add.u32 	%r18529, %lhs, %rhs;
	}
	add.s32 	%r18530, %r18529, %r18524;
	xor.b32  	%r18531, %r18530, %r18524;
	xor.b32  	%r18532, %r18531, %r18517;
	add.s32 	%r18533, %r18190, %r18511;
	add.s32 	%r18534, %r18533, %r18532;
	add.s32 	%r18535, %r18534, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18535, 16;
	shr.b32 	%rhs, %r18535, 16;
	add.u32 	%r18536, %lhs, %rhs;
	}
	add.s32 	%r18537, %r18536, %r18530;
	xor.b32  	%r18538, %r18537, %r18531;
	add.s32 	%r18539, %r18178, %r18517;
	add.s32 	%r18540, %r18539, %r18538;
	add.s32 	%r18541, %r18540, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18541, 23;
	shr.b32 	%rhs, %r18541, 9;
	add.u32 	%r18542, %lhs, %rhs;
	}
	add.s32 	%r18543, %r18542, %r18537;
	xor.b32  	%r18544, %r18543, %r18537;
	xor.b32  	%r18545, %r18544, %r18530;
	add.s32 	%r18546, %r18166, %r18524;
	add.s32 	%r18547, %r18546, %r18545;
	add.s32 	%r18548, %r18547, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18548, 4;
	shr.b32 	%rhs, %r18548, 28;
	add.u32 	%r18549, %lhs, %rhs;
	}
	add.s32 	%r18550, %r18549, %r18543;
	xor.b32  	%r18551, %r18550, %r18544;
	add.s32 	%r18552, %r18154, %r18530;
	add.s32 	%r18553, %r18552, %r18551;
	add.s32 	%r18554, %r18553, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18554, 11;
	shr.b32 	%rhs, %r18554, 21;
	add.u32 	%r18555, %lhs, %rhs;
	}
	add.s32 	%r18556, %r18555, %r18550;
	xor.b32  	%r18557, %r18556, %r18550;
	xor.b32  	%r18558, %r18557, %r18543;
	add.s32 	%r18559, %r18142, %r18537;
	add.s32 	%r18560, %r18559, %r18558;
	add.s32 	%r18561, %r18560, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18561, 16;
	shr.b32 	%rhs, %r18561, 16;
	add.u32 	%r18562, %lhs, %rhs;
	}
	add.s32 	%r18563, %r18562, %r18556;
	xor.b32  	%r18564, %r18563, %r18557;
	add.s32 	%r18565, %r18194, %r18543;
	add.s32 	%r18566, %r18565, %r18564;
	add.s32 	%r18567, %r18566, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18567, 23;
	shr.b32 	%rhs, %r18567, 9;
	add.u32 	%r18568, %lhs, %rhs;
	}
	add.s32 	%r18569, %r18568, %r18563;
	not.b32 	%r18570, %r18556;
	or.b32  	%r18571, %r18569, %r18570;
	xor.b32  	%r18572, %r18571, %r18563;
	add.s32 	%r18573, %r18202, %r18550;
	add.s32 	%r18574, %r18573, %r18572;
	add.s32 	%r18575, %r18574, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18575, 6;
	shr.b32 	%rhs, %r18575, 26;
	add.u32 	%r18576, %lhs, %rhs;
	}
	add.s32 	%r18577, %r18576, %r18569;
	not.b32 	%r18578, %r18563;
	or.b32  	%r18579, %r18577, %r18578;
	xor.b32  	%r18580, %r18579, %r18569;
	add.s32 	%r18581, %r18174, %r18556;
	add.s32 	%r18582, %r18581, %r18580;
	add.s32 	%r18583, %r18582, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18583, 10;
	shr.b32 	%rhs, %r18583, 22;
	add.u32 	%r18584, %lhs, %rhs;
	}
	add.s32 	%r18585, %r18584, %r18577;
	not.b32 	%r18586, %r18569;
	or.b32  	%r18587, %r18585, %r18586;
	xor.b32  	%r18588, %r18587, %r18577;
	add.s32 	%r18589, %r18146, %r18563;
	add.s32 	%r18590, %r18589, %r18588;
	add.s32 	%r18591, %r18590, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18591, 15;
	shr.b32 	%rhs, %r18591, 17;
	add.u32 	%r18592, %lhs, %rhs;
	}
	add.s32 	%r18593, %r18592, %r18585;
	not.b32 	%r18594, %r18577;
	or.b32  	%r18595, %r18593, %r18594;
	xor.b32  	%r18596, %r18595, %r18585;
	add.s32 	%r18597, %r18182, %r18569;
	add.s32 	%r18598, %r18597, %r18596;
	add.s32 	%r18599, %r18598, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18599, 21;
	shr.b32 	%rhs, %r18599, 11;
	add.u32 	%r18600, %lhs, %rhs;
	}
	add.s32 	%r18601, %r18600, %r18593;
	not.b32 	%r18602, %r18585;
	or.b32  	%r18603, %r18601, %r18602;
	xor.b32  	%r18604, %r18603, %r18593;
	add.s32 	%r18605, %r18154, %r18577;
	add.s32 	%r18606, %r18605, %r18604;
	add.s32 	%r18607, %r18606, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18607, 6;
	shr.b32 	%rhs, %r18607, 26;
	add.u32 	%r18608, %lhs, %rhs;
	}
	add.s32 	%r18609, %r18608, %r18601;
	not.b32 	%r18610, %r18593;
	or.b32  	%r18611, %r18609, %r18610;
	xor.b32  	%r18612, %r18611, %r18601;
	add.s32 	%r18613, %r18190, %r18585;
	add.s32 	%r18614, %r18613, %r18612;
	add.s32 	%r18615, %r18614, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18615, 10;
	shr.b32 	%rhs, %r18615, 22;
	add.u32 	%r18616, %lhs, %rhs;
	}
	add.s32 	%r18617, %r18616, %r18609;
	not.b32 	%r18618, %r18601;
	or.b32  	%r18619, %r18617, %r18618;
	xor.b32  	%r18620, %r18619, %r18609;
	add.s32 	%r18621, %r18162, %r18593;
	add.s32 	%r18622, %r18621, %r18620;
	add.s32 	%r18623, %r18622, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18623, 15;
	shr.b32 	%rhs, %r18623, 17;
	add.u32 	%r18624, %lhs, %rhs;
	}
	add.s32 	%r18625, %r18624, %r18617;
	not.b32 	%r18626, %r18609;
	or.b32  	%r18627, %r18625, %r18626;
	xor.b32  	%r18628, %r18627, %r18617;
	add.s32 	%r18629, %r18198, %r18601;
	add.s32 	%r18630, %r18629, %r18628;
	add.s32 	%r18631, %r18630, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18631, 21;
	shr.b32 	%rhs, %r18631, 11;
	add.u32 	%r18632, %lhs, %rhs;
	}
	add.s32 	%r18633, %r18632, %r18625;
	not.b32 	%r18634, %r18617;
	or.b32  	%r18635, %r18633, %r18634;
	xor.b32  	%r18636, %r18635, %r18625;
	add.s32 	%r18637, %r18170, %r18609;
	add.s32 	%r18638, %r18637, %r18636;
	add.s32 	%r18639, %r18638, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18639, 6;
	shr.b32 	%rhs, %r18639, 26;
	add.u32 	%r18640, %lhs, %rhs;
	}
	add.s32 	%r18641, %r18640, %r18633;
	not.b32 	%r18642, %r18625;
	or.b32  	%r18643, %r18641, %r18642;
	xor.b32  	%r18644, %r18643, %r18633;
	add.s32 	%r18645, %r18142, %r18617;
	add.s32 	%r18646, %r18645, %r18644;
	add.s32 	%r18647, %r18646, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18647, 10;
	shr.b32 	%rhs, %r18647, 22;
	add.u32 	%r18648, %lhs, %rhs;
	}
	add.s32 	%r18649, %r18648, %r18641;
	not.b32 	%r18650, %r18633;
	or.b32  	%r18651, %r18649, %r18650;
	xor.b32  	%r18652, %r18651, %r18641;
	add.s32 	%r18653, %r18178, %r18625;
	add.s32 	%r18654, %r18653, %r18652;
	add.s32 	%r18655, %r18654, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18655, 15;
	shr.b32 	%rhs, %r18655, 17;
	add.u32 	%r18656, %lhs, %rhs;
	}
	add.s32 	%r18657, %r18656, %r18649;
	not.b32 	%r18658, %r18641;
	or.b32  	%r18659, %r18657, %r18658;
	xor.b32  	%r18660, %r18659, %r18649;
	add.s32 	%r18661, %r18150, %r18633;
	add.s32 	%r18662, %r18661, %r18660;
	add.s32 	%r18663, %r18662, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18663, 21;
	shr.b32 	%rhs, %r18663, 11;
	add.u32 	%r18664, %lhs, %rhs;
	}
	add.s32 	%r18665, %r18664, %r18657;
	not.b32 	%r18666, %r18649;
	or.b32  	%r18667, %r18665, %r18666;
	xor.b32  	%r18668, %r18667, %r18657;
	add.s32 	%r18669, %r18186, %r18641;
	add.s32 	%r18670, %r18669, %r18668;
	add.s32 	%r18671, %r18670, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18671, 6;
	shr.b32 	%rhs, %r18671, 26;
	add.u32 	%r18672, %lhs, %rhs;
	}
	add.s32 	%r18673, %r18672, %r18665;
	not.b32 	%r18674, %r18657;
	or.b32  	%r18675, %r18673, %r18674;
	xor.b32  	%r18676, %r18675, %r18665;
	add.s32 	%r18677, %r18158, %r18649;
	add.s32 	%r18678, %r18677, %r18676;
	add.s32 	%r18679, %r18678, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18679, 10;
	shr.b32 	%rhs, %r18679, 22;
	add.u32 	%r18680, %lhs, %rhs;
	}
	add.s32 	%r18681, %r18680, %r18673;
	not.b32 	%r18682, %r18665;
	or.b32  	%r18683, %r18681, %r18682;
	xor.b32  	%r18684, %r18683, %r18673;
	add.s32 	%r18685, %r18194, %r18657;
	add.s32 	%r18686, %r18685, %r18684;
	add.s32 	%r18687, %r18686, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18687, 15;
	shr.b32 	%rhs, %r18687, 17;
	add.u32 	%r18688, %lhs, %rhs;
	}
	add.s32 	%r18689, %r18688, %r18681;
	not.b32 	%r18690, %r18673;
	or.b32  	%r18691, %r18689, %r18690;
	xor.b32  	%r18692, %r18691, %r18681;
	add.s32 	%r18693, %r18166, %r18665;
	add.s32 	%r18694, %r18693, %r18692;
	add.s32 	%r18695, %r18694, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18695, 21;
	shr.b32 	%rhs, %r18695, 11;
	add.u32 	%r18696, %lhs, %rhs;
	}
	add.s32 	%r18840, %r18673, %r18840;
	add.s32 	%r18697, %r18689, %r18839;
	add.s32 	%r18839, %r18697, %r18696;
	add.s32 	%r18838, %r18689, %r18838;
	add.s32 	%r18837, %r18681, %r18837;
	add.s32 	%r18728, %r18728, 16;

BB4_26:
	add.s32 	%r2517, %r18955, -64;
	setp.lt.s32	%p18, %r18723, %r2517;
	mul.wide.s32 	%rd71, %r18728, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.v4.u32 	{%r2518, %r2519, %r2520, %r2521}, [%rd72];
	ld.local.v4.u32 	{%r2522, %r2523, %r2524, %r2525}, [%rd72+16];
	ld.local.v4.u32 	{%r2526, %r2527, %r2528, %r2529}, [%rd72+32];
	ld.local.v4.u32 	{%r2530, %r2531, %r2532, %r2533}, [%rd72+48];
	@%p18 bra 	BB4_475;

	sub.s32 	%r2534, %r18955, %r18723;
	setp.lt.s32	%p19, %r2534, 64;
	@%p19 bra 	BB4_29;
	bra.uni 	BB4_28;

BB4_29:
	mov.u32 	%r3170, 30292;
	// inline asm
	prmt.b32 %r19096, %r2532, %r2533, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19097, %r2531, %r2532, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19098, %r2530, %r2531, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19099, %r2529, %r2530, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19092, %r2528, %r2529, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19093, %r2527, %r2528, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19094, %r2526, %r2527, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19095, %r2525, %r2526, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19088, %r2524, %r2525, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19089, %r2523, %r2524, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19090, %r2522, %r2523, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19091, %r2521, %r2522, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19116, %r2520, %r2521, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19117, %r2519, %r2520, %r3170;
	// inline asm
	// inline asm
	prmt.b32 %r19118, %r2518, %r2519, %r3170;
	// inline asm
	mov.u32 	%r3168, 0;
	// inline asm
	prmt.b32 %r19119, %r3168, %r2518, %r3170;
	// inline asm
	bra.uni 	BB4_30;

BB4_28:
	mov.u32 	%r19096, 0;
	mov.u32 	%r2598, 12816;
	// inline asm
	prmt.b32 %r2535, %r2533, %r19096, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2539, %r2532, %r2533, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2543, %r2531, %r2532, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2547, %r2530, %r2531, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2551, %r2529, %r2530, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2555, %r2528, %r2529, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2559, %r2527, %r2528, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2563, %r2526, %r2527, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2567, %r2525, %r2526, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2571, %r2524, %r2525, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2575, %r2523, %r2524, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2579, %r2522, %r2523, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2583, %r2521, %r2522, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2587, %r2520, %r2521, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2591, %r2519, %r2520, %r2598;
	// inline asm
	// inline asm
	prmt.b32 %r2595, %r2518, %r2519, %r2598;
	// inline asm
	xor.b32  	%r2619, %r18838, %r18837;
	and.b32  	%r2620, %r18839, %r2619;
	xor.b32  	%r2621, %r2620, %r18837;
	add.s32 	%r2622, %r18840, %r2621;
	add.s32 	%r2623, %r2622, %r2595;
	add.s32 	%r2624, %r2623, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2624, 7;
	shr.b32 	%rhs, %r2624, 25;
	add.u32 	%r2625, %lhs, %rhs;
	}
	add.s32 	%r2626, %r2625, %r18839;
	xor.b32  	%r2627, %r18839, %r18838;
	and.b32  	%r2628, %r2626, %r2627;
	xor.b32  	%r2629, %r2628, %r18838;
	add.s32 	%r2630, %r18837, %r2591;
	add.s32 	%r2631, %r2630, %r2629;
	add.s32 	%r2632, %r2631, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2632, 12;
	shr.b32 	%rhs, %r2632, 20;
	add.u32 	%r2633, %lhs, %rhs;
	}
	add.s32 	%r2634, %r2633, %r2626;
	xor.b32  	%r2635, %r2626, %r18839;
	and.b32  	%r2636, %r2634, %r2635;
	xor.b32  	%r2637, %r2636, %r18839;
	add.s32 	%r2638, %r18838, %r2587;
	add.s32 	%r2639, %r2638, %r2637;
	add.s32 	%r2640, %r2639, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2640, 17;
	shr.b32 	%rhs, %r2640, 15;
	add.u32 	%r2641, %lhs, %rhs;
	}
	add.s32 	%r2642, %r2641, %r2634;
	xor.b32  	%r2643, %r2634, %r2626;
	and.b32  	%r2644, %r2642, %r2643;
	xor.b32  	%r2645, %r2644, %r2626;
	add.s32 	%r2646, %r18839, %r2583;
	add.s32 	%r2647, %r2646, %r2645;
	add.s32 	%r2648, %r2647, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2648, 22;
	shr.b32 	%rhs, %r2648, 10;
	add.u32 	%r2649, %lhs, %rhs;
	}
	add.s32 	%r2650, %r2649, %r2642;
	xor.b32  	%r2651, %r2642, %r2634;
	and.b32  	%r2652, %r2650, %r2651;
	xor.b32  	%r2653, %r2652, %r2634;
	add.s32 	%r2654, %r2579, %r2626;
	add.s32 	%r2655, %r2654, %r2653;
	add.s32 	%r2656, %r2655, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2656, 7;
	shr.b32 	%rhs, %r2656, 25;
	add.u32 	%r2657, %lhs, %rhs;
	}
	add.s32 	%r2658, %r2657, %r2650;
	xor.b32  	%r2659, %r2650, %r2642;
	and.b32  	%r2660, %r2658, %r2659;
	xor.b32  	%r2661, %r2660, %r2642;
	add.s32 	%r2662, %r2575, %r2634;
	add.s32 	%r2663, %r2662, %r2661;
	add.s32 	%r2664, %r2663, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2664, 12;
	shr.b32 	%rhs, %r2664, 20;
	add.u32 	%r2665, %lhs, %rhs;
	}
	add.s32 	%r2666, %r2665, %r2658;
	xor.b32  	%r2667, %r2658, %r2650;
	and.b32  	%r2668, %r2666, %r2667;
	xor.b32  	%r2669, %r2668, %r2650;
	add.s32 	%r2670, %r2571, %r2642;
	add.s32 	%r2671, %r2670, %r2669;
	add.s32 	%r2672, %r2671, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2672, 17;
	shr.b32 	%rhs, %r2672, 15;
	add.u32 	%r2673, %lhs, %rhs;
	}
	add.s32 	%r2674, %r2673, %r2666;
	xor.b32  	%r2675, %r2666, %r2658;
	and.b32  	%r2676, %r2674, %r2675;
	xor.b32  	%r2677, %r2676, %r2658;
	add.s32 	%r2678, %r2567, %r2650;
	add.s32 	%r2679, %r2678, %r2677;
	add.s32 	%r2680, %r2679, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2680, 22;
	shr.b32 	%rhs, %r2680, 10;
	add.u32 	%r2681, %lhs, %rhs;
	}
	add.s32 	%r2682, %r2681, %r2674;
	xor.b32  	%r2683, %r2674, %r2666;
	and.b32  	%r2684, %r2682, %r2683;
	xor.b32  	%r2685, %r2684, %r2666;
	add.s32 	%r2686, %r2563, %r2658;
	add.s32 	%r2687, %r2686, %r2685;
	add.s32 	%r2688, %r2687, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2688, 7;
	shr.b32 	%rhs, %r2688, 25;
	add.u32 	%r2689, %lhs, %rhs;
	}
	add.s32 	%r2690, %r2689, %r2682;
	xor.b32  	%r2691, %r2682, %r2674;
	and.b32  	%r2692, %r2690, %r2691;
	xor.b32  	%r2693, %r2692, %r2674;
	add.s32 	%r2694, %r2559, %r2666;
	add.s32 	%r2695, %r2694, %r2693;
	add.s32 	%r2696, %r2695, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2696, 12;
	shr.b32 	%rhs, %r2696, 20;
	add.u32 	%r2697, %lhs, %rhs;
	}
	add.s32 	%r2698, %r2697, %r2690;
	xor.b32  	%r2699, %r2690, %r2682;
	and.b32  	%r2700, %r2698, %r2699;
	xor.b32  	%r2701, %r2700, %r2682;
	add.s32 	%r2702, %r2555, %r2674;
	add.s32 	%r2703, %r2702, %r2701;
	add.s32 	%r2704, %r2703, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2704, 17;
	shr.b32 	%rhs, %r2704, 15;
	add.u32 	%r2705, %lhs, %rhs;
	}
	add.s32 	%r2706, %r2705, %r2698;
	xor.b32  	%r2707, %r2698, %r2690;
	and.b32  	%r2708, %r2706, %r2707;
	xor.b32  	%r2709, %r2708, %r2690;
	add.s32 	%r2710, %r2551, %r2682;
	add.s32 	%r2711, %r2710, %r2709;
	add.s32 	%r2712, %r2711, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2712, 22;
	shr.b32 	%rhs, %r2712, 10;
	add.u32 	%r2713, %lhs, %rhs;
	}
	add.s32 	%r2714, %r2713, %r2706;
	xor.b32  	%r2715, %r2706, %r2698;
	and.b32  	%r2716, %r2714, %r2715;
	xor.b32  	%r2717, %r2716, %r2698;
	add.s32 	%r2718, %r2547, %r2690;
	add.s32 	%r2719, %r2718, %r2717;
	add.s32 	%r2720, %r2719, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2720, 7;
	shr.b32 	%rhs, %r2720, 25;
	add.u32 	%r2721, %lhs, %rhs;
	}
	add.s32 	%r2722, %r2721, %r2714;
	xor.b32  	%r2723, %r2714, %r2706;
	and.b32  	%r2724, %r2722, %r2723;
	xor.b32  	%r2725, %r2724, %r2706;
	add.s32 	%r2726, %r2543, %r2698;
	add.s32 	%r2727, %r2726, %r2725;
	add.s32 	%r2728, %r2727, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2728, 12;
	shr.b32 	%rhs, %r2728, 20;
	add.u32 	%r2729, %lhs, %rhs;
	}
	add.s32 	%r2730, %r2729, %r2722;
	xor.b32  	%r2731, %r2722, %r2714;
	and.b32  	%r2732, %r2730, %r2731;
	xor.b32  	%r2733, %r2732, %r2714;
	add.s32 	%r2734, %r2539, %r2706;
	add.s32 	%r2735, %r2734, %r2733;
	add.s32 	%r2736, %r2735, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2736, 17;
	shr.b32 	%rhs, %r2736, 15;
	add.u32 	%r2737, %lhs, %rhs;
	}
	add.s32 	%r2738, %r2737, %r2730;
	xor.b32  	%r2739, %r2730, %r2722;
	and.b32  	%r2740, %r2738, %r2739;
	xor.b32  	%r2741, %r2740, %r2722;
	add.s32 	%r2742, %r2535, %r2714;
	add.s32 	%r2743, %r2742, %r2741;
	add.s32 	%r2744, %r2743, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2744, 22;
	shr.b32 	%rhs, %r2744, 10;
	add.u32 	%r2745, %lhs, %rhs;
	}
	add.s32 	%r2746, %r2745, %r2738;
	xor.b32  	%r2747, %r2746, %r2738;
	and.b32  	%r2748, %r2747, %r2730;
	xor.b32  	%r2749, %r2748, %r2738;
	add.s32 	%r2750, %r2591, %r2722;
	add.s32 	%r2751, %r2750, %r2749;
	add.s32 	%r2752, %r2751, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 5;
	shr.b32 	%rhs, %r2752, 27;
	add.u32 	%r2753, %lhs, %rhs;
	}
	add.s32 	%r2754, %r2753, %r2746;
	xor.b32  	%r2755, %r2754, %r2746;
	and.b32  	%r2756, %r2755, %r2738;
	xor.b32  	%r2757, %r2756, %r2746;
	add.s32 	%r2758, %r2571, %r2730;
	add.s32 	%r2759, %r2758, %r2757;
	add.s32 	%r2760, %r2759, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2760, 9;
	shr.b32 	%rhs, %r2760, 23;
	add.u32 	%r2761, %lhs, %rhs;
	}
	add.s32 	%r2762, %r2761, %r2754;
	xor.b32  	%r2763, %r2762, %r2754;
	and.b32  	%r2764, %r2763, %r2746;
	xor.b32  	%r2765, %r2764, %r2754;
	add.s32 	%r2766, %r2551, %r2738;
	add.s32 	%r2767, %r2766, %r2765;
	add.s32 	%r2768, %r2767, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2768, 14;
	shr.b32 	%rhs, %r2768, 18;
	add.u32 	%r2769, %lhs, %rhs;
	}
	add.s32 	%r2770, %r2769, %r2762;
	xor.b32  	%r2771, %r2770, %r2762;
	and.b32  	%r2772, %r2771, %r2754;
	xor.b32  	%r2773, %r2772, %r2762;
	add.s32 	%r2774, %r2595, %r2746;
	add.s32 	%r2775, %r2774, %r2773;
	add.s32 	%r2776, %r2775, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2776, 20;
	shr.b32 	%rhs, %r2776, 12;
	add.u32 	%r2777, %lhs, %rhs;
	}
	add.s32 	%r2778, %r2777, %r2770;
	xor.b32  	%r2779, %r2778, %r2770;
	and.b32  	%r2780, %r2779, %r2762;
	xor.b32  	%r2781, %r2780, %r2770;
	add.s32 	%r2782, %r2575, %r2754;
	add.s32 	%r2783, %r2782, %r2781;
	add.s32 	%r2784, %r2783, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2784, 5;
	shr.b32 	%rhs, %r2784, 27;
	add.u32 	%r2785, %lhs, %rhs;
	}
	add.s32 	%r2786, %r2785, %r2778;
	xor.b32  	%r2787, %r2786, %r2778;
	and.b32  	%r2788, %r2787, %r2770;
	xor.b32  	%r2789, %r2788, %r2778;
	add.s32 	%r2790, %r2555, %r2762;
	add.s32 	%r2791, %r2790, %r2789;
	add.s32 	%r2792, %r2791, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2792, 9;
	shr.b32 	%rhs, %r2792, 23;
	add.u32 	%r2793, %lhs, %rhs;
	}
	add.s32 	%r2794, %r2793, %r2786;
	xor.b32  	%r2795, %r2794, %r2786;
	and.b32  	%r2796, %r2795, %r2778;
	xor.b32  	%r2797, %r2796, %r2786;
	add.s32 	%r2798, %r2535, %r2770;
	add.s32 	%r2799, %r2798, %r2797;
	add.s32 	%r2800, %r2799, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 14;
	shr.b32 	%rhs, %r2800, 18;
	add.u32 	%r2801, %lhs, %rhs;
	}
	add.s32 	%r2802, %r2801, %r2794;
	xor.b32  	%r2803, %r2802, %r2794;
	and.b32  	%r2804, %r2803, %r2786;
	xor.b32  	%r2805, %r2804, %r2794;
	add.s32 	%r2806, %r2579, %r2778;
	add.s32 	%r2807, %r2806, %r2805;
	add.s32 	%r2808, %r2807, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2808, 20;
	shr.b32 	%rhs, %r2808, 12;
	add.u32 	%r2809, %lhs, %rhs;
	}
	add.s32 	%r2810, %r2809, %r2802;
	xor.b32  	%r2811, %r2810, %r2802;
	and.b32  	%r2812, %r2811, %r2794;
	xor.b32  	%r2813, %r2812, %r2802;
	add.s32 	%r2814, %r2559, %r2786;
	add.s32 	%r2815, %r2814, %r2813;
	add.s32 	%r2816, %r2815, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2816, 5;
	shr.b32 	%rhs, %r2816, 27;
	add.u32 	%r2817, %lhs, %rhs;
	}
	add.s32 	%r2818, %r2817, %r2810;
	xor.b32  	%r2819, %r2818, %r2810;
	and.b32  	%r2820, %r2819, %r2802;
	xor.b32  	%r2821, %r2820, %r2810;
	add.s32 	%r2822, %r2539, %r2794;
	add.s32 	%r2823, %r2822, %r2821;
	add.s32 	%r2824, %r2823, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2824, 9;
	shr.b32 	%rhs, %r2824, 23;
	add.u32 	%r2825, %lhs, %rhs;
	}
	add.s32 	%r2826, %r2825, %r2818;
	xor.b32  	%r2827, %r2826, %r2818;
	and.b32  	%r2828, %r2827, %r2810;
	xor.b32  	%r2829, %r2828, %r2818;
	add.s32 	%r2830, %r2583, %r2802;
	add.s32 	%r2831, %r2830, %r2829;
	add.s32 	%r2832, %r2831, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2832, 14;
	shr.b32 	%rhs, %r2832, 18;
	add.u32 	%r2833, %lhs, %rhs;
	}
	add.s32 	%r2834, %r2833, %r2826;
	xor.b32  	%r2835, %r2834, %r2826;
	and.b32  	%r2836, %r2835, %r2818;
	xor.b32  	%r2837, %r2836, %r2826;
	add.s32 	%r2838, %r2563, %r2810;
	add.s32 	%r2839, %r2838, %r2837;
	add.s32 	%r2840, %r2839, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2840, 20;
	shr.b32 	%rhs, %r2840, 12;
	add.u32 	%r2841, %lhs, %rhs;
	}
	add.s32 	%r2842, %r2841, %r2834;
	xor.b32  	%r2843, %r2842, %r2834;
	and.b32  	%r2844, %r2843, %r2826;
	xor.b32  	%r2845, %r2844, %r2834;
	add.s32 	%r2846, %r2543, %r2818;
	add.s32 	%r2847, %r2846, %r2845;
	add.s32 	%r2848, %r2847, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2848, 5;
	shr.b32 	%rhs, %r2848, 27;
	add.u32 	%r2849, %lhs, %rhs;
	}
	add.s32 	%r2850, %r2849, %r2842;
	xor.b32  	%r2851, %r2850, %r2842;
	and.b32  	%r2852, %r2851, %r2834;
	xor.b32  	%r2853, %r2852, %r2842;
	add.s32 	%r2854, %r2587, %r2826;
	add.s32 	%r2855, %r2854, %r2853;
	add.s32 	%r2856, %r2855, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2856, 9;
	shr.b32 	%rhs, %r2856, 23;
	add.u32 	%r2857, %lhs, %rhs;
	}
	add.s32 	%r2858, %r2857, %r2850;
	xor.b32  	%r2859, %r2858, %r2850;
	and.b32  	%r2860, %r2859, %r2842;
	xor.b32  	%r2861, %r2860, %r2850;
	add.s32 	%r2862, %r2567, %r2834;
	add.s32 	%r2863, %r2862, %r2861;
	add.s32 	%r2864, %r2863, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2864, 14;
	shr.b32 	%rhs, %r2864, 18;
	add.u32 	%r2865, %lhs, %rhs;
	}
	add.s32 	%r2866, %r2865, %r2858;
	xor.b32  	%r2867, %r2866, %r2858;
	and.b32  	%r2868, %r2867, %r2850;
	xor.b32  	%r2869, %r2868, %r2858;
	add.s32 	%r2870, %r2547, %r2842;
	add.s32 	%r2871, %r2870, %r2869;
	add.s32 	%r2872, %r2871, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2872, 20;
	shr.b32 	%rhs, %r2872, 12;
	add.u32 	%r2873, %lhs, %rhs;
	}
	add.s32 	%r2874, %r2873, %r2866;
	xor.b32  	%r2875, %r2874, %r2866;
	xor.b32  	%r2876, %r2875, %r2858;
	add.s32 	%r2877, %r2575, %r2850;
	add.s32 	%r2878, %r2877, %r2876;
	add.s32 	%r2879, %r2878, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 4;
	shr.b32 	%rhs, %r2879, 28;
	add.u32 	%r2880, %lhs, %rhs;
	}
	add.s32 	%r2881, %r2880, %r2874;
	xor.b32  	%r2882, %r2881, %r2875;
	add.s32 	%r2883, %r2563, %r2858;
	add.s32 	%r2884, %r2883, %r2882;
	add.s32 	%r2885, %r2884, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2885, 11;
	shr.b32 	%rhs, %r2885, 21;
	add.u32 	%r2886, %lhs, %rhs;
	}
	add.s32 	%r2887, %r2886, %r2881;
	xor.b32  	%r2888, %r2887, %r2881;
	xor.b32  	%r2889, %r2888, %r2874;
	add.s32 	%r2890, %r2551, %r2866;
	add.s32 	%r2891, %r2890, %r2889;
	add.s32 	%r2892, %r2891, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2892, 16;
	shr.b32 	%rhs, %r2892, 16;
	add.u32 	%r2893, %lhs, %rhs;
	}
	add.s32 	%r2894, %r2893, %r2887;
	xor.b32  	%r2895, %r2894, %r2888;
	add.s32 	%r2896, %r2539, %r2874;
	add.s32 	%r2897, %r2896, %r2895;
	add.s32 	%r2898, %r2897, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2898, 23;
	shr.b32 	%rhs, %r2898, 9;
	add.u32 	%r2899, %lhs, %rhs;
	}
	add.s32 	%r2900, %r2899, %r2894;
	xor.b32  	%r2901, %r2900, %r2894;
	xor.b32  	%r2902, %r2901, %r2887;
	add.s32 	%r2903, %r2591, %r2881;
	add.s32 	%r2904, %r2903, %r2902;
	add.s32 	%r2905, %r2904, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2905, 4;
	shr.b32 	%rhs, %r2905, 28;
	add.u32 	%r2906, %lhs, %rhs;
	}
	add.s32 	%r2907, %r2906, %r2900;
	xor.b32  	%r2908, %r2907, %r2901;
	add.s32 	%r2909, %r2579, %r2887;
	add.s32 	%r2910, %r2909, %r2908;
	add.s32 	%r2911, %r2910, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2911, 11;
	shr.b32 	%rhs, %r2911, 21;
	add.u32 	%r2912, %lhs, %rhs;
	}
	add.s32 	%r2913, %r2912, %r2907;
	xor.b32  	%r2914, %r2913, %r2907;
	xor.b32  	%r2915, %r2914, %r2900;
	add.s32 	%r2916, %r2567, %r2894;
	add.s32 	%r2917, %r2916, %r2915;
	add.s32 	%r2918, %r2917, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2918, 16;
	shr.b32 	%rhs, %r2918, 16;
	add.u32 	%r2919, %lhs, %rhs;
	}
	add.s32 	%r2920, %r2919, %r2913;
	xor.b32  	%r2921, %r2920, %r2914;
	add.s32 	%r2922, %r2555, %r2900;
	add.s32 	%r2923, %r2922, %r2921;
	add.s32 	%r2924, %r2923, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2924, 23;
	shr.b32 	%rhs, %r2924, 9;
	add.u32 	%r2925, %lhs, %rhs;
	}
	add.s32 	%r2926, %r2925, %r2920;
	xor.b32  	%r2927, %r2926, %r2920;
	xor.b32  	%r2928, %r2927, %r2913;
	add.s32 	%r2929, %r2543, %r2907;
	add.s32 	%r2930, %r2929, %r2928;
	add.s32 	%r2931, %r2930, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 4;
	shr.b32 	%rhs, %r2931, 28;
	add.u32 	%r2932, %lhs, %rhs;
	}
	add.s32 	%r2933, %r2932, %r2926;
	xor.b32  	%r2934, %r2933, %r2927;
	add.s32 	%r2935, %r2595, %r2913;
	add.s32 	%r2936, %r2935, %r2934;
	add.s32 	%r2937, %r2936, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2937, 11;
	shr.b32 	%rhs, %r2937, 21;
	add.u32 	%r2938, %lhs, %rhs;
	}
	add.s32 	%r2939, %r2938, %r2933;
	xor.b32  	%r2940, %r2939, %r2933;
	xor.b32  	%r2941, %r2940, %r2926;
	add.s32 	%r2942, %r2583, %r2920;
	add.s32 	%r2943, %r2942, %r2941;
	add.s32 	%r2944, %r2943, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2944, 16;
	shr.b32 	%rhs, %r2944, 16;
	add.u32 	%r2945, %lhs, %rhs;
	}
	add.s32 	%r2946, %r2945, %r2939;
	xor.b32  	%r2947, %r2946, %r2940;
	add.s32 	%r2948, %r2571, %r2926;
	add.s32 	%r2949, %r2948, %r2947;
	add.s32 	%r2950, %r2949, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2950, 23;
	shr.b32 	%rhs, %r2950, 9;
	add.u32 	%r2951, %lhs, %rhs;
	}
	add.s32 	%r2952, %r2951, %r2946;
	xor.b32  	%r2953, %r2952, %r2946;
	xor.b32  	%r2954, %r2953, %r2939;
	add.s32 	%r2955, %r2559, %r2933;
	add.s32 	%r2956, %r2955, %r2954;
	add.s32 	%r2957, %r2956, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2957, 4;
	shr.b32 	%rhs, %r2957, 28;
	add.u32 	%r2958, %lhs, %rhs;
	}
	add.s32 	%r2959, %r2958, %r2952;
	xor.b32  	%r2960, %r2959, %r2953;
	add.s32 	%r2961, %r2547, %r2939;
	add.s32 	%r2962, %r2961, %r2960;
	add.s32 	%r2963, %r2962, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 11;
	shr.b32 	%rhs, %r2963, 21;
	add.u32 	%r2964, %lhs, %rhs;
	}
	add.s32 	%r2965, %r2964, %r2959;
	xor.b32  	%r2966, %r2965, %r2959;
	xor.b32  	%r2967, %r2966, %r2952;
	add.s32 	%r2968, %r2535, %r2946;
	add.s32 	%r2969, %r2968, %r2967;
	add.s32 	%r2970, %r2969, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2970, 16;
	shr.b32 	%rhs, %r2970, 16;
	add.u32 	%r2971, %lhs, %rhs;
	}
	add.s32 	%r2972, %r2971, %r2965;
	xor.b32  	%r2973, %r2972, %r2966;
	add.s32 	%r2974, %r2587, %r2952;
	add.s32 	%r2975, %r2974, %r2973;
	add.s32 	%r2976, %r2975, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2976, 23;
	shr.b32 	%rhs, %r2976, 9;
	add.u32 	%r2977, %lhs, %rhs;
	}
	add.s32 	%r2978, %r2977, %r2972;
	not.b32 	%r2979, %r2965;
	or.b32  	%r2980, %r2978, %r2979;
	xor.b32  	%r2981, %r2980, %r2972;
	add.s32 	%r2982, %r2595, %r2959;
	add.s32 	%r2983, %r2982, %r2981;
	add.s32 	%r2984, %r2983, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2984, 6;
	shr.b32 	%rhs, %r2984, 26;
	add.u32 	%r2985, %lhs, %rhs;
	}
	add.s32 	%r2986, %r2985, %r2978;
	not.b32 	%r2987, %r2972;
	or.b32  	%r2988, %r2986, %r2987;
	xor.b32  	%r2989, %r2988, %r2978;
	add.s32 	%r2990, %r2567, %r2965;
	add.s32 	%r2991, %r2990, %r2989;
	add.s32 	%r2992, %r2991, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2992, 10;
	shr.b32 	%rhs, %r2992, 22;
	add.u32 	%r2993, %lhs, %rhs;
	}
	add.s32 	%r2994, %r2993, %r2986;
	not.b32 	%r2995, %r2978;
	or.b32  	%r2996, %r2994, %r2995;
	xor.b32  	%r2997, %r2996, %r2986;
	add.s32 	%r2998, %r2539, %r2972;
	add.s32 	%r2999, %r2998, %r2997;
	add.s32 	%r3000, %r2999, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3000, 15;
	shr.b32 	%rhs, %r3000, 17;
	add.u32 	%r3001, %lhs, %rhs;
	}
	add.s32 	%r3002, %r3001, %r2994;
	not.b32 	%r3003, %r2986;
	or.b32  	%r3004, %r3002, %r3003;
	xor.b32  	%r3005, %r3004, %r2994;
	add.s32 	%r3006, %r2575, %r2978;
	add.s32 	%r3007, %r3006, %r3005;
	add.s32 	%r3008, %r3007, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3008, 21;
	shr.b32 	%rhs, %r3008, 11;
	add.u32 	%r3009, %lhs, %rhs;
	}
	add.s32 	%r3010, %r3009, %r3002;
	not.b32 	%r3011, %r2994;
	or.b32  	%r3012, %r3010, %r3011;
	xor.b32  	%r3013, %r3012, %r3002;
	add.s32 	%r3014, %r2547, %r2986;
	add.s32 	%r3015, %r3014, %r3013;
	add.s32 	%r3016, %r3015, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3016, 6;
	shr.b32 	%rhs, %r3016, 26;
	add.u32 	%r3017, %lhs, %rhs;
	}
	add.s32 	%r3018, %r3017, %r3010;
	not.b32 	%r3019, %r3002;
	or.b32  	%r3020, %r3018, %r3019;
	xor.b32  	%r3021, %r3020, %r3010;
	add.s32 	%r3022, %r2583, %r2994;
	add.s32 	%r3023, %r3022, %r3021;
	add.s32 	%r3024, %r3023, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3024, 10;
	shr.b32 	%rhs, %r3024, 22;
	add.u32 	%r3025, %lhs, %rhs;
	}
	add.s32 	%r3026, %r3025, %r3018;
	not.b32 	%r3027, %r3010;
	or.b32  	%r3028, %r3026, %r3027;
	xor.b32  	%r3029, %r3028, %r3018;
	add.s32 	%r3030, %r2555, %r3002;
	add.s32 	%r3031, %r3030, %r3029;
	add.s32 	%r3032, %r3031, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3032, 15;
	shr.b32 	%rhs, %r3032, 17;
	add.u32 	%r3033, %lhs, %rhs;
	}
	add.s32 	%r3034, %r3033, %r3026;
	not.b32 	%r3035, %r3018;
	or.b32  	%r3036, %r3034, %r3035;
	xor.b32  	%r3037, %r3036, %r3026;
	add.s32 	%r3038, %r2591, %r3010;
	add.s32 	%r3039, %r3038, %r3037;
	add.s32 	%r3040, %r3039, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3040, 21;
	shr.b32 	%rhs, %r3040, 11;
	add.u32 	%r3041, %lhs, %rhs;
	}
	add.s32 	%r3042, %r3041, %r3034;
	not.b32 	%r3043, %r3026;
	or.b32  	%r3044, %r3042, %r3043;
	xor.b32  	%r3045, %r3044, %r3034;
	add.s32 	%r3046, %r2563, %r3018;
	add.s32 	%r3047, %r3046, %r3045;
	add.s32 	%r3048, %r3047, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3048, 6;
	shr.b32 	%rhs, %r3048, 26;
	add.u32 	%r3049, %lhs, %rhs;
	}
	add.s32 	%r3050, %r3049, %r3042;
	not.b32 	%r3051, %r3034;
	or.b32  	%r3052, %r3050, %r3051;
	xor.b32  	%r3053, %r3052, %r3042;
	add.s32 	%r3054, %r2535, %r3026;
	add.s32 	%r3055, %r3054, %r3053;
	add.s32 	%r3056, %r3055, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3056, 10;
	shr.b32 	%rhs, %r3056, 22;
	add.u32 	%r3057, %lhs, %rhs;
	}
	add.s32 	%r3058, %r3057, %r3050;
	not.b32 	%r3059, %r3042;
	or.b32  	%r3060, %r3058, %r3059;
	xor.b32  	%r3061, %r3060, %r3050;
	add.s32 	%r3062, %r2571, %r3034;
	add.s32 	%r3063, %r3062, %r3061;
	add.s32 	%r3064, %r3063, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3064, 15;
	shr.b32 	%rhs, %r3064, 17;
	add.u32 	%r3065, %lhs, %rhs;
	}
	add.s32 	%r3066, %r3065, %r3058;
	not.b32 	%r3067, %r3050;
	or.b32  	%r3068, %r3066, %r3067;
	xor.b32  	%r3069, %r3068, %r3058;
	add.s32 	%r3070, %r2543, %r3042;
	add.s32 	%r3071, %r3070, %r3069;
	add.s32 	%r3072, %r3071, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3072, 21;
	shr.b32 	%rhs, %r3072, 11;
	add.u32 	%r3073, %lhs, %rhs;
	}
	add.s32 	%r3074, %r3073, %r3066;
	not.b32 	%r3075, %r3058;
	or.b32  	%r3076, %r3074, %r3075;
	xor.b32  	%r3077, %r3076, %r3066;
	add.s32 	%r3078, %r2579, %r3050;
	add.s32 	%r3079, %r3078, %r3077;
	add.s32 	%r3080, %r3079, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 6;
	shr.b32 	%rhs, %r3080, 26;
	add.u32 	%r3081, %lhs, %rhs;
	}
	add.s32 	%r3082, %r3081, %r3074;
	not.b32 	%r3083, %r3066;
	or.b32  	%r3084, %r3082, %r3083;
	xor.b32  	%r3085, %r3084, %r3074;
	add.s32 	%r3086, %r2551, %r3058;
	add.s32 	%r3087, %r3086, %r3085;
	add.s32 	%r3088, %r3087, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3088, 10;
	shr.b32 	%rhs, %r3088, 22;
	add.u32 	%r3089, %lhs, %rhs;
	}
	add.s32 	%r3090, %r3089, %r3082;
	not.b32 	%r3091, %r3074;
	or.b32  	%r3092, %r3090, %r3091;
	xor.b32  	%r3093, %r3092, %r3082;
	add.s32 	%r3094, %r2587, %r3066;
	add.s32 	%r3095, %r3094, %r3093;
	add.s32 	%r3096, %r3095, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3096, 15;
	shr.b32 	%rhs, %r3096, 17;
	add.u32 	%r3097, %lhs, %rhs;
	}
	add.s32 	%r3098, %r3097, %r3090;
	not.b32 	%r3099, %r3082;
	or.b32  	%r3100, %r3098, %r3099;
	xor.b32  	%r3101, %r3100, %r3090;
	add.s32 	%r3102, %r2559, %r3074;
	add.s32 	%r3103, %r3102, %r3101;
	add.s32 	%r3104, %r3103, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3104, 21;
	shr.b32 	%rhs, %r3104, 11;
	add.u32 	%r3105, %lhs, %rhs;
	}
	add.s32 	%r18840, %r3082, %r18840;
	add.s32 	%r3106, %r3098, %r18839;
	add.s32 	%r18839, %r3106, %r3105;
	add.s32 	%r18838, %r3098, %r18838;
	add.s32 	%r18837, %r3090, %r18837;
	mov.u32 	%r19097, %r19096;
	mov.u32 	%r19098, %r19096;
	mov.u32 	%r19099, %r19096;
	mov.u32 	%r19092, %r19096;
	mov.u32 	%r19093, %r19096;
	mov.u32 	%r19094, %r19096;
	mov.u32 	%r19095, %r19096;
	mov.u32 	%r19088, %r19096;
	mov.u32 	%r19089, %r19096;
	mov.u32 	%r19090, %r19096;
	mov.u32 	%r19091, %r19096;
	mov.u32 	%r19116, %r19096;
	mov.u32 	%r19117, %r19096;
	mov.u32 	%r19118, %r19096;
	mov.u32 	%r19119, %r19096;

BB4_30:
	add.s32 	%r96, %r18, -64;
	mov.u32 	%r18770, 0;
	mov.u32 	%r18749, %r18955;
	mov.u32 	%r18771, %r18770;
	bra.uni 	BB4_31;

BB4_474:
	xor.b32  	%r17638, %r18838, %r18837;
	and.b32  	%r17639, %r18839, %r17638;
	xor.b32  	%r17640, %r17639, %r18837;
	add.s32 	%r17641, %r18840, %r17640;
	or.b32  	%r17642, %r3173, %r113;
	add.s32 	%r17643, %r17641, %r17642;
	add.s32 	%r17644, %r17643, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17644, 7;
	shr.b32 	%rhs, %r17644, 25;
	add.u32 	%r17645, %lhs, %rhs;
	}
	add.s32 	%r17646, %r17645, %r18839;
	xor.b32  	%r17647, %r18839, %r18838;
	and.b32  	%r17648, %r17646, %r17647;
	xor.b32  	%r17649, %r17648, %r18838;
	or.b32  	%r17650, %r3174, %r112;
	add.s32 	%r17651, %r18837, %r17650;
	add.s32 	%r17652, %r17651, %r17649;
	add.s32 	%r17653, %r17652, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17653, 12;
	shr.b32 	%rhs, %r17653, 20;
	add.u32 	%r17654, %lhs, %rhs;
	}
	add.s32 	%r17655, %r17654, %r17646;
	xor.b32  	%r17656, %r17646, %r18839;
	and.b32  	%r17657, %r17655, %r17656;
	xor.b32  	%r17658, %r17657, %r18839;
	or.b32  	%r17659, %r3175, %r111;
	add.s32 	%r17660, %r18838, %r17659;
	add.s32 	%r17661, %r17660, %r17658;
	add.s32 	%r17662, %r17661, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17662, 17;
	shr.b32 	%rhs, %r17662, 15;
	add.u32 	%r17663, %lhs, %rhs;
	}
	add.s32 	%r17664, %r17663, %r17655;
	xor.b32  	%r17665, %r17655, %r17646;
	and.b32  	%r17666, %r17664, %r17665;
	xor.b32  	%r17667, %r17666, %r17646;
	or.b32  	%r17668, %r19100, %r110;
	add.s32 	%r17669, %r18839, %r17668;
	add.s32 	%r17670, %r17669, %r17667;
	add.s32 	%r17671, %r17670, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17671, 22;
	shr.b32 	%rhs, %r17671, 10;
	add.u32 	%r17672, %lhs, %rhs;
	}
	add.s32 	%r17673, %r17672, %r17664;
	xor.b32  	%r17674, %r17664, %r17655;
	and.b32  	%r17675, %r17673, %r17674;
	xor.b32  	%r17676, %r17675, %r17655;
	or.b32  	%r17677, %r3177, %r109;
	add.s32 	%r17678, %r17677, %r17646;
	add.s32 	%r17679, %r17678, %r17676;
	add.s32 	%r17680, %r17679, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17680, 7;
	shr.b32 	%rhs, %r17680, 25;
	add.u32 	%r17681, %lhs, %rhs;
	}
	add.s32 	%r17682, %r17681, %r17673;
	xor.b32  	%r17683, %r17673, %r17664;
	and.b32  	%r17684, %r17682, %r17683;
	xor.b32  	%r17685, %r17684, %r17664;
	or.b32  	%r17686, %r3178, %r108;
	add.s32 	%r17687, %r17686, %r17655;
	add.s32 	%r17688, %r17687, %r17685;
	add.s32 	%r17689, %r17688, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17689, 12;
	shr.b32 	%rhs, %r17689, 20;
	add.u32 	%r17690, %lhs, %rhs;
	}
	add.s32 	%r17691, %r17690, %r17682;
	xor.b32  	%r17692, %r17682, %r17673;
	and.b32  	%r17693, %r17691, %r17692;
	xor.b32  	%r17694, %r17693, %r17673;
	or.b32  	%r17695, %r3179, %r107;
	add.s32 	%r17696, %r17695, %r17664;
	add.s32 	%r17697, %r17696, %r17694;
	add.s32 	%r17698, %r17697, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17698, 17;
	shr.b32 	%rhs, %r17698, 15;
	add.u32 	%r17699, %lhs, %rhs;
	}
	add.s32 	%r17700, %r17699, %r17691;
	xor.b32  	%r17701, %r17691, %r17682;
	and.b32  	%r17702, %r17700, %r17701;
	xor.b32  	%r17703, %r17702, %r17682;
	or.b32  	%r17704, %r3180, %r106;
	add.s32 	%r17705, %r17704, %r17673;
	add.s32 	%r17706, %r17705, %r17703;
	add.s32 	%r17707, %r17706, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17707, 22;
	shr.b32 	%rhs, %r17707, 10;
	add.u32 	%r17708, %lhs, %rhs;
	}
	add.s32 	%r17709, %r17708, %r17700;
	xor.b32  	%r17710, %r17700, %r17691;
	and.b32  	%r17711, %r17709, %r17710;
	xor.b32  	%r17712, %r17711, %r17691;
	or.b32  	%r17713, %r3181, %r105;
	add.s32 	%r17714, %r17713, %r17682;
	add.s32 	%r17715, %r17714, %r17712;
	add.s32 	%r17716, %r17715, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17716, 7;
	shr.b32 	%rhs, %r17716, 25;
	add.u32 	%r17717, %lhs, %rhs;
	}
	add.s32 	%r17718, %r17717, %r17709;
	xor.b32  	%r17719, %r17709, %r17700;
	and.b32  	%r17720, %r17718, %r17719;
	xor.b32  	%r17721, %r17720, %r17700;
	or.b32  	%r17722, %r3182, %r104;
	add.s32 	%r17723, %r17722, %r17691;
	add.s32 	%r17724, %r17723, %r17721;
	add.s32 	%r17725, %r17724, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17725, 12;
	shr.b32 	%rhs, %r17725, 20;
	add.u32 	%r17726, %lhs, %rhs;
	}
	add.s32 	%r17727, %r17726, %r17718;
	xor.b32  	%r17728, %r17718, %r17709;
	and.b32  	%r17729, %r17727, %r17728;
	xor.b32  	%r17730, %r17729, %r17709;
	or.b32  	%r17731, %r3183, %r103;
	add.s32 	%r17732, %r17731, %r17700;
	add.s32 	%r17733, %r17732, %r17730;
	add.s32 	%r17734, %r17733, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17734, 17;
	shr.b32 	%rhs, %r17734, 15;
	add.u32 	%r17735, %lhs, %rhs;
	}
	add.s32 	%r17736, %r17735, %r17727;
	xor.b32  	%r17737, %r17727, %r17718;
	and.b32  	%r17738, %r17736, %r17737;
	xor.b32  	%r17739, %r17738, %r17718;
	or.b32  	%r17740, %r3184, %r102;
	add.s32 	%r17741, %r17740, %r17709;
	add.s32 	%r17742, %r17741, %r17739;
	add.s32 	%r17743, %r17742, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17743, 22;
	shr.b32 	%rhs, %r17743, 10;
	add.u32 	%r17744, %lhs, %rhs;
	}
	add.s32 	%r17745, %r17744, %r17736;
	xor.b32  	%r17746, %r17736, %r17727;
	and.b32  	%r17747, %r17745, %r17746;
	xor.b32  	%r17748, %r17747, %r17727;
	or.b32  	%r17749, %r3185, %r101;
	add.s32 	%r17750, %r17749, %r17718;
	add.s32 	%r17751, %r17750, %r17748;
	add.s32 	%r17752, %r17751, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17752, 7;
	shr.b32 	%rhs, %r17752, 25;
	add.u32 	%r17753, %lhs, %rhs;
	}
	add.s32 	%r17754, %r17753, %r17745;
	xor.b32  	%r17755, %r17745, %r17736;
	and.b32  	%r17756, %r17754, %r17755;
	xor.b32  	%r17757, %r17756, %r17736;
	or.b32  	%r17758, %r3186, %r100;
	add.s32 	%r17759, %r17758, %r17727;
	add.s32 	%r17760, %r17759, %r17757;
	add.s32 	%r17761, %r17760, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17761, 12;
	shr.b32 	%rhs, %r17761, 20;
	add.u32 	%r17762, %lhs, %rhs;
	}
	add.s32 	%r17763, %r17762, %r17754;
	xor.b32  	%r17764, %r17754, %r17745;
	and.b32  	%r17765, %r17763, %r17764;
	xor.b32  	%r17766, %r17765, %r17745;
	or.b32  	%r17767, %r3187, %r99;
	add.s32 	%r17768, %r17767, %r17736;
	add.s32 	%r17769, %r17768, %r17766;
	add.s32 	%r17770, %r17769, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17770, 17;
	shr.b32 	%rhs, %r17770, 15;
	add.u32 	%r17771, %lhs, %rhs;
	}
	add.s32 	%r17772, %r17771, %r17763;
	xor.b32  	%r17773, %r17763, %r17754;
	and.b32  	%r17774, %r17772, %r17773;
	xor.b32  	%r17775, %r17774, %r17754;
	or.b32  	%r17776, %r3188, %r98;
	add.s32 	%r17777, %r17776, %r17745;
	add.s32 	%r17778, %r17777, %r17775;
	add.s32 	%r17779, %r17778, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17779, 22;
	shr.b32 	%rhs, %r17779, 10;
	add.u32 	%r17780, %lhs, %rhs;
	}
	add.s32 	%r17781, %r17780, %r17772;
	xor.b32  	%r17782, %r17781, %r17772;
	and.b32  	%r17783, %r17782, %r17763;
	xor.b32  	%r17784, %r17783, %r17772;
	add.s32 	%r17785, %r17650, %r17754;
	add.s32 	%r17786, %r17785, %r17784;
	add.s32 	%r17787, %r17786, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17787, 5;
	shr.b32 	%rhs, %r17787, 27;
	add.u32 	%r17788, %lhs, %rhs;
	}
	add.s32 	%r17789, %r17788, %r17781;
	xor.b32  	%r17790, %r17789, %r17781;
	and.b32  	%r17791, %r17790, %r17772;
	xor.b32  	%r17792, %r17791, %r17781;
	add.s32 	%r17793, %r17695, %r17763;
	add.s32 	%r17794, %r17793, %r17792;
	add.s32 	%r17795, %r17794, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17795, 9;
	shr.b32 	%rhs, %r17795, 23;
	add.u32 	%r17796, %lhs, %rhs;
	}
	add.s32 	%r17797, %r17796, %r17789;
	xor.b32  	%r17798, %r17797, %r17789;
	and.b32  	%r17799, %r17798, %r17781;
	xor.b32  	%r17800, %r17799, %r17789;
	add.s32 	%r17801, %r17740, %r17772;
	add.s32 	%r17802, %r17801, %r17800;
	add.s32 	%r17803, %r17802, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17803, 14;
	shr.b32 	%rhs, %r17803, 18;
	add.u32 	%r17804, %lhs, %rhs;
	}
	add.s32 	%r17805, %r17804, %r17797;
	xor.b32  	%r17806, %r17805, %r17797;
	and.b32  	%r17807, %r17806, %r17789;
	xor.b32  	%r17808, %r17807, %r17797;
	add.s32 	%r17809, %r17642, %r17781;
	add.s32 	%r17810, %r17809, %r17808;
	add.s32 	%r17811, %r17810, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17811, 20;
	shr.b32 	%rhs, %r17811, 12;
	add.u32 	%r17812, %lhs, %rhs;
	}
	add.s32 	%r17813, %r17812, %r17805;
	xor.b32  	%r17814, %r17813, %r17805;
	and.b32  	%r17815, %r17814, %r17797;
	xor.b32  	%r17816, %r17815, %r17805;
	add.s32 	%r17817, %r17686, %r17789;
	add.s32 	%r17818, %r17817, %r17816;
	add.s32 	%r17819, %r17818, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17819, 5;
	shr.b32 	%rhs, %r17819, 27;
	add.u32 	%r17820, %lhs, %rhs;
	}
	add.s32 	%r17821, %r17820, %r17813;
	xor.b32  	%r17822, %r17821, %r17813;
	and.b32  	%r17823, %r17822, %r17805;
	xor.b32  	%r17824, %r17823, %r17813;
	add.s32 	%r17825, %r17731, %r17797;
	add.s32 	%r17826, %r17825, %r17824;
	add.s32 	%r17827, %r17826, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17827, 9;
	shr.b32 	%rhs, %r17827, 23;
	add.u32 	%r17828, %lhs, %rhs;
	}
	add.s32 	%r17829, %r17828, %r17821;
	xor.b32  	%r17830, %r17829, %r17821;
	and.b32  	%r17831, %r17830, %r17813;
	xor.b32  	%r17832, %r17831, %r17821;
	add.s32 	%r17833, %r17776, %r17805;
	add.s32 	%r17834, %r17833, %r17832;
	add.s32 	%r17835, %r17834, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17835, 14;
	shr.b32 	%rhs, %r17835, 18;
	add.u32 	%r17836, %lhs, %rhs;
	}
	add.s32 	%r17837, %r17836, %r17829;
	xor.b32  	%r17838, %r17837, %r17829;
	and.b32  	%r17839, %r17838, %r17821;
	xor.b32  	%r17840, %r17839, %r17829;
	add.s32 	%r17841, %r17677, %r17813;
	add.s32 	%r17842, %r17841, %r17840;
	add.s32 	%r17843, %r17842, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17843, 20;
	shr.b32 	%rhs, %r17843, 12;
	add.u32 	%r17844, %lhs, %rhs;
	}
	add.s32 	%r17845, %r17844, %r17837;
	xor.b32  	%r17846, %r17845, %r17837;
	and.b32  	%r17847, %r17846, %r17829;
	xor.b32  	%r17848, %r17847, %r17837;
	add.s32 	%r17849, %r17722, %r17821;
	add.s32 	%r17850, %r17849, %r17848;
	add.s32 	%r17851, %r17850, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17851, 5;
	shr.b32 	%rhs, %r17851, 27;
	add.u32 	%r17852, %lhs, %rhs;
	}
	add.s32 	%r17853, %r17852, %r17845;
	xor.b32  	%r17854, %r17853, %r17845;
	and.b32  	%r17855, %r17854, %r17837;
	xor.b32  	%r17856, %r17855, %r17845;
	add.s32 	%r17857, %r17767, %r17829;
	add.s32 	%r17858, %r17857, %r17856;
	add.s32 	%r17859, %r17858, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17859, 9;
	shr.b32 	%rhs, %r17859, 23;
	add.u32 	%r17860, %lhs, %rhs;
	}
	add.s32 	%r17861, %r17860, %r17853;
	xor.b32  	%r17862, %r17861, %r17853;
	and.b32  	%r17863, %r17862, %r17845;
	xor.b32  	%r17864, %r17863, %r17853;
	add.s32 	%r17865, %r17668, %r17837;
	add.s32 	%r17866, %r17865, %r17864;
	add.s32 	%r17867, %r17866, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17867, 14;
	shr.b32 	%rhs, %r17867, 18;
	add.u32 	%r17868, %lhs, %rhs;
	}
	add.s32 	%r17869, %r17868, %r17861;
	xor.b32  	%r17870, %r17869, %r17861;
	and.b32  	%r17871, %r17870, %r17853;
	xor.b32  	%r17872, %r17871, %r17861;
	add.s32 	%r17873, %r17713, %r17845;
	add.s32 	%r17874, %r17873, %r17872;
	add.s32 	%r17875, %r17874, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17875, 20;
	shr.b32 	%rhs, %r17875, 12;
	add.u32 	%r17876, %lhs, %rhs;
	}
	add.s32 	%r17877, %r17876, %r17869;
	xor.b32  	%r17878, %r17877, %r17869;
	and.b32  	%r17879, %r17878, %r17861;
	xor.b32  	%r17880, %r17879, %r17869;
	add.s32 	%r17881, %r17758, %r17853;
	add.s32 	%r17882, %r17881, %r17880;
	add.s32 	%r17883, %r17882, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17883, 5;
	shr.b32 	%rhs, %r17883, 27;
	add.u32 	%r17884, %lhs, %rhs;
	}
	add.s32 	%r17885, %r17884, %r17877;
	xor.b32  	%r17886, %r17885, %r17877;
	and.b32  	%r17887, %r17886, %r17869;
	xor.b32  	%r17888, %r17887, %r17877;
	add.s32 	%r17889, %r17659, %r17861;
	add.s32 	%r17890, %r17889, %r17888;
	add.s32 	%r17891, %r17890, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17891, 9;
	shr.b32 	%rhs, %r17891, 23;
	add.u32 	%r17892, %lhs, %rhs;
	}
	add.s32 	%r17893, %r17892, %r17885;
	xor.b32  	%r17894, %r17893, %r17885;
	and.b32  	%r17895, %r17894, %r17877;
	xor.b32  	%r17896, %r17895, %r17885;
	add.s32 	%r17897, %r17704, %r17869;
	add.s32 	%r17898, %r17897, %r17896;
	add.s32 	%r17899, %r17898, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17899, 14;
	shr.b32 	%rhs, %r17899, 18;
	add.u32 	%r17900, %lhs, %rhs;
	}
	add.s32 	%r17901, %r17900, %r17893;
	xor.b32  	%r17902, %r17901, %r17893;
	and.b32  	%r17903, %r17902, %r17885;
	xor.b32  	%r17904, %r17903, %r17893;
	add.s32 	%r17905, %r17749, %r17877;
	add.s32 	%r17906, %r17905, %r17904;
	add.s32 	%r17907, %r17906, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17907, 20;
	shr.b32 	%rhs, %r17907, 12;
	add.u32 	%r17908, %lhs, %rhs;
	}
	add.s32 	%r17909, %r17908, %r17901;
	xor.b32  	%r17910, %r17909, %r17901;
	xor.b32  	%r17911, %r17910, %r17893;
	add.s32 	%r17912, %r17686, %r17885;
	add.s32 	%r17913, %r17912, %r17911;
	add.s32 	%r17914, %r17913, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17914, 4;
	shr.b32 	%rhs, %r17914, 28;
	add.u32 	%r17915, %lhs, %rhs;
	}
	add.s32 	%r17916, %r17915, %r17909;
	xor.b32  	%r17917, %r17916, %r17910;
	add.s32 	%r17918, %r17713, %r17893;
	add.s32 	%r17919, %r17918, %r17917;
	add.s32 	%r17920, %r17919, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17920, 11;
	shr.b32 	%rhs, %r17920, 21;
	add.u32 	%r17921, %lhs, %rhs;
	}
	add.s32 	%r17922, %r17921, %r17916;
	xor.b32  	%r17923, %r17922, %r17916;
	xor.b32  	%r17924, %r17923, %r17909;
	add.s32 	%r17925, %r17740, %r17901;
	add.s32 	%r17926, %r17925, %r17924;
	add.s32 	%r17927, %r17926, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17927, 16;
	shr.b32 	%rhs, %r17927, 16;
	add.u32 	%r17928, %lhs, %rhs;
	}
	add.s32 	%r17929, %r17928, %r17922;
	xor.b32  	%r17930, %r17929, %r17923;
	add.s32 	%r17931, %r17767, %r17909;
	add.s32 	%r17932, %r17931, %r17930;
	add.s32 	%r17933, %r17932, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17933, 23;
	shr.b32 	%rhs, %r17933, 9;
	add.u32 	%r17934, %lhs, %rhs;
	}
	add.s32 	%r17935, %r17934, %r17929;
	xor.b32  	%r17936, %r17935, %r17929;
	xor.b32  	%r17937, %r17936, %r17922;
	add.s32 	%r17938, %r17650, %r17916;
	add.s32 	%r17939, %r17938, %r17937;
	add.s32 	%r17940, %r17939, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17940, 4;
	shr.b32 	%rhs, %r17940, 28;
	add.u32 	%r17941, %lhs, %rhs;
	}
	add.s32 	%r17942, %r17941, %r17935;
	xor.b32  	%r17943, %r17942, %r17936;
	add.s32 	%r17944, %r17677, %r17922;
	add.s32 	%r17945, %r17944, %r17943;
	add.s32 	%r17946, %r17945, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17946, 11;
	shr.b32 	%rhs, %r17946, 21;
	add.u32 	%r17947, %lhs, %rhs;
	}
	add.s32 	%r17948, %r17947, %r17942;
	xor.b32  	%r17949, %r17948, %r17942;
	xor.b32  	%r17950, %r17949, %r17935;
	add.s32 	%r17951, %r17704, %r17929;
	add.s32 	%r17952, %r17951, %r17950;
	add.s32 	%r17953, %r17952, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17953, 16;
	shr.b32 	%rhs, %r17953, 16;
	add.u32 	%r17954, %lhs, %rhs;
	}
	add.s32 	%r17955, %r17954, %r17948;
	xor.b32  	%r17956, %r17955, %r17949;
	add.s32 	%r17957, %r17731, %r17935;
	add.s32 	%r17958, %r17957, %r17956;
	add.s32 	%r17959, %r17958, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17959, 23;
	shr.b32 	%rhs, %r17959, 9;
	add.u32 	%r17960, %lhs, %rhs;
	}
	add.s32 	%r17961, %r17960, %r17955;
	xor.b32  	%r17962, %r17961, %r17955;
	xor.b32  	%r17963, %r17962, %r17948;
	add.s32 	%r17964, %r17758, %r17942;
	add.s32 	%r17965, %r17964, %r17963;
	add.s32 	%r17966, %r17965, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17966, 4;
	shr.b32 	%rhs, %r17966, 28;
	add.u32 	%r17967, %lhs, %rhs;
	}
	add.s32 	%r17968, %r17967, %r17961;
	xor.b32  	%r17969, %r17968, %r17962;
	add.s32 	%r17970, %r17642, %r17948;
	add.s32 	%r17971, %r17970, %r17969;
	add.s32 	%r17972, %r17971, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17972, 11;
	shr.b32 	%rhs, %r17972, 21;
	add.u32 	%r17973, %lhs, %rhs;
	}
	add.s32 	%r17974, %r17973, %r17968;
	xor.b32  	%r17975, %r17974, %r17968;
	xor.b32  	%r17976, %r17975, %r17961;
	add.s32 	%r17977, %r17668, %r17955;
	add.s32 	%r17978, %r17977, %r17976;
	add.s32 	%r17979, %r17978, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17979, 16;
	shr.b32 	%rhs, %r17979, 16;
	add.u32 	%r17980, %lhs, %rhs;
	}
	add.s32 	%r17981, %r17980, %r17974;
	xor.b32  	%r17982, %r17981, %r17975;
	add.s32 	%r17983, %r17695, %r17961;
	add.s32 	%r17984, %r17983, %r17982;
	add.s32 	%r17985, %r17984, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17985, 23;
	shr.b32 	%rhs, %r17985, 9;
	add.u32 	%r17986, %lhs, %rhs;
	}
	add.s32 	%r17987, %r17986, %r17981;
	xor.b32  	%r17988, %r17987, %r17981;
	xor.b32  	%r17989, %r17988, %r17974;
	add.s32 	%r17990, %r17722, %r17968;
	add.s32 	%r17991, %r17990, %r17989;
	add.s32 	%r17992, %r17991, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17992, 4;
	shr.b32 	%rhs, %r17992, 28;
	add.u32 	%r17993, %lhs, %rhs;
	}
	add.s32 	%r17994, %r17993, %r17987;
	xor.b32  	%r17995, %r17994, %r17988;
	add.s32 	%r17996, %r17749, %r17974;
	add.s32 	%r17997, %r17996, %r17995;
	add.s32 	%r17998, %r17997, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17998, 11;
	shr.b32 	%rhs, %r17998, 21;
	add.u32 	%r17999, %lhs, %rhs;
	}
	add.s32 	%r18000, %r17999, %r17994;
	xor.b32  	%r18001, %r18000, %r17994;
	xor.b32  	%r18002, %r18001, %r17987;
	add.s32 	%r18003, %r17776, %r17981;
	add.s32 	%r18004, %r18003, %r18002;
	add.s32 	%r18005, %r18004, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18005, 16;
	shr.b32 	%rhs, %r18005, 16;
	add.u32 	%r18006, %lhs, %rhs;
	}
	add.s32 	%r18007, %r18006, %r18000;
	xor.b32  	%r18008, %r18007, %r18001;
	add.s32 	%r18009, %r17659, %r17987;
	add.s32 	%r18010, %r18009, %r18008;
	add.s32 	%r18011, %r18010, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18011, 23;
	shr.b32 	%rhs, %r18011, 9;
	add.u32 	%r18012, %lhs, %rhs;
	}
	add.s32 	%r18013, %r18012, %r18007;
	not.b32 	%r18014, %r18000;
	or.b32  	%r18015, %r18013, %r18014;
	xor.b32  	%r18016, %r18015, %r18007;
	add.s32 	%r18017, %r17642, %r17994;
	add.s32 	%r18018, %r18017, %r18016;
	add.s32 	%r18019, %r18018, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18019, 6;
	shr.b32 	%rhs, %r18019, 26;
	add.u32 	%r18020, %lhs, %rhs;
	}
	add.s32 	%r18021, %r18020, %r18013;
	not.b32 	%r18022, %r18007;
	or.b32  	%r18023, %r18021, %r18022;
	xor.b32  	%r18024, %r18023, %r18013;
	add.s32 	%r18025, %r17704, %r18000;
	add.s32 	%r18026, %r18025, %r18024;
	add.s32 	%r18027, %r18026, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18027, 10;
	shr.b32 	%rhs, %r18027, 22;
	add.u32 	%r18028, %lhs, %rhs;
	}
	add.s32 	%r18029, %r18028, %r18021;
	not.b32 	%r18030, %r18013;
	or.b32  	%r18031, %r18029, %r18030;
	xor.b32  	%r18032, %r18031, %r18021;
	add.s32 	%r18033, %r17767, %r18007;
	add.s32 	%r18034, %r18033, %r18032;
	add.s32 	%r18035, %r18034, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18035, 15;
	shr.b32 	%rhs, %r18035, 17;
	add.u32 	%r18036, %lhs, %rhs;
	}
	add.s32 	%r18037, %r18036, %r18029;
	not.b32 	%r18038, %r18021;
	or.b32  	%r18039, %r18037, %r18038;
	xor.b32  	%r18040, %r18039, %r18029;
	add.s32 	%r18041, %r17686, %r18013;
	add.s32 	%r18042, %r18041, %r18040;
	add.s32 	%r18043, %r18042, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18043, 21;
	shr.b32 	%rhs, %r18043, 11;
	add.u32 	%r18044, %lhs, %rhs;
	}
	add.s32 	%r18045, %r18044, %r18037;
	not.b32 	%r18046, %r18029;
	or.b32  	%r18047, %r18045, %r18046;
	xor.b32  	%r18048, %r18047, %r18037;
	add.s32 	%r18049, %r17749, %r18021;
	add.s32 	%r18050, %r18049, %r18048;
	add.s32 	%r18051, %r18050, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18051, 6;
	shr.b32 	%rhs, %r18051, 26;
	add.u32 	%r18052, %lhs, %rhs;
	}
	add.s32 	%r18053, %r18052, %r18045;
	not.b32 	%r18054, %r18037;
	or.b32  	%r18055, %r18053, %r18054;
	xor.b32  	%r18056, %r18055, %r18045;
	add.s32 	%r18057, %r17668, %r18029;
	add.s32 	%r18058, %r18057, %r18056;
	add.s32 	%r18059, %r18058, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18059, 10;
	shr.b32 	%rhs, %r18059, 22;
	add.u32 	%r18060, %lhs, %rhs;
	}
	add.s32 	%r18061, %r18060, %r18053;
	not.b32 	%r18062, %r18045;
	or.b32  	%r18063, %r18061, %r18062;
	xor.b32  	%r18064, %r18063, %r18053;
	add.s32 	%r18065, %r17731, %r18037;
	add.s32 	%r18066, %r18065, %r18064;
	add.s32 	%r18067, %r18066, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18067, 15;
	shr.b32 	%rhs, %r18067, 17;
	add.u32 	%r18068, %lhs, %rhs;
	}
	add.s32 	%r18069, %r18068, %r18061;
	not.b32 	%r18070, %r18053;
	or.b32  	%r18071, %r18069, %r18070;
	xor.b32  	%r18072, %r18071, %r18061;
	add.s32 	%r18073, %r17650, %r18045;
	add.s32 	%r18074, %r18073, %r18072;
	add.s32 	%r18075, %r18074, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18075, 21;
	shr.b32 	%rhs, %r18075, 11;
	add.u32 	%r18076, %lhs, %rhs;
	}
	add.s32 	%r18077, %r18076, %r18069;
	not.b32 	%r18078, %r18061;
	or.b32  	%r18079, %r18077, %r18078;
	xor.b32  	%r18080, %r18079, %r18069;
	add.s32 	%r18081, %r17713, %r18053;
	add.s32 	%r18082, %r18081, %r18080;
	add.s32 	%r18083, %r18082, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18083, 6;
	shr.b32 	%rhs, %r18083, 26;
	add.u32 	%r18084, %lhs, %rhs;
	}
	add.s32 	%r18085, %r18084, %r18077;
	not.b32 	%r18086, %r18069;
	or.b32  	%r18087, %r18085, %r18086;
	xor.b32  	%r18088, %r18087, %r18077;
	add.s32 	%r18089, %r17776, %r18061;
	add.s32 	%r18090, %r18089, %r18088;
	add.s32 	%r18091, %r18090, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18091, 10;
	shr.b32 	%rhs, %r18091, 22;
	add.u32 	%r18092, %lhs, %rhs;
	}
	add.s32 	%r18093, %r18092, %r18085;
	not.b32 	%r18094, %r18077;
	or.b32  	%r18095, %r18093, %r18094;
	xor.b32  	%r18096, %r18095, %r18085;
	add.s32 	%r18097, %r17695, %r18069;
	add.s32 	%r18098, %r18097, %r18096;
	add.s32 	%r18099, %r18098, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18099, 15;
	shr.b32 	%rhs, %r18099, 17;
	add.u32 	%r18100, %lhs, %rhs;
	}
	add.s32 	%r18101, %r18100, %r18093;
	not.b32 	%r18102, %r18085;
	or.b32  	%r18103, %r18101, %r18102;
	xor.b32  	%r18104, %r18103, %r18093;
	add.s32 	%r18105, %r17758, %r18077;
	add.s32 	%r18106, %r18105, %r18104;
	add.s32 	%r18107, %r18106, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18107, 21;
	shr.b32 	%rhs, %r18107, 11;
	add.u32 	%r18108, %lhs, %rhs;
	}
	add.s32 	%r18109, %r18108, %r18101;
	not.b32 	%r18110, %r18093;
	or.b32  	%r18111, %r18109, %r18110;
	xor.b32  	%r18112, %r18111, %r18101;
	add.s32 	%r18113, %r17677, %r18085;
	add.s32 	%r18114, %r18113, %r18112;
	add.s32 	%r18115, %r18114, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18115, 6;
	shr.b32 	%rhs, %r18115, 26;
	add.u32 	%r18116, %lhs, %rhs;
	}
	add.s32 	%r18117, %r18116, %r18109;
	not.b32 	%r18118, %r18101;
	or.b32  	%r18119, %r18117, %r18118;
	xor.b32  	%r18120, %r18119, %r18109;
	add.s32 	%r18121, %r17740, %r18093;
	add.s32 	%r18122, %r18121, %r18120;
	add.s32 	%r18123, %r18122, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18123, 10;
	shr.b32 	%rhs, %r18123, 22;
	add.u32 	%r18124, %lhs, %rhs;
	}
	add.s32 	%r18125, %r18124, %r18117;
	not.b32 	%r18126, %r18109;
	or.b32  	%r18127, %r18125, %r18126;
	xor.b32  	%r18128, %r18127, %r18117;
	add.s32 	%r18129, %r17659, %r18101;
	add.s32 	%r18130, %r18129, %r18128;
	add.s32 	%r18131, %r18130, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18131, 15;
	shr.b32 	%rhs, %r18131, 17;
	add.u32 	%r18132, %lhs, %rhs;
	}
	add.s32 	%r18133, %r18132, %r18125;
	not.b32 	%r18134, %r18117;
	or.b32  	%r18135, %r18133, %r18134;
	xor.b32  	%r18136, %r18135, %r18125;
	add.s32 	%r18137, %r17722, %r18109;
	add.s32 	%r18138, %r18137, %r18136;
	add.s32 	%r18139, %r18138, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18139, 21;
	shr.b32 	%rhs, %r18139, 11;
	add.u32 	%r18140, %lhs, %rhs;
	}
	add.s32 	%r18840, %r18117, %r18840;
	add.s32 	%r18141, %r18133, %r18839;
	add.s32 	%r18839, %r18141, %r18140;
	add.s32 	%r18838, %r18133, %r18838;
	add.s32 	%r18837, %r18125, %r18837;
	add.s32 	%r18770, %r18770, 64;
	add.s32 	%r18771, %r18771, 16;
	add.s32 	%r18749, %r18749, 64;

BB4_31:
	mov.u32 	%r113, %r19119;
	mov.u32 	%r112, %r19118;
	mov.u32 	%r111, %r19117;
	mov.u32 	%r110, %r19116;
	mov.u32 	%r109, %r19091;
	mov.u32 	%r108, %r19090;
	mov.u32 	%r107, %r19089;
	mov.u32 	%r106, %r19088;
	mov.u32 	%r105, %r19095;
	mov.u32 	%r104, %r19094;
	mov.u32 	%r103, %r19093;
	mov.u32 	%r102, %r19092;
	mov.u32 	%r101, %r19099;
	mov.u32 	%r100, %r19098;
	mov.u32 	%r99, %r19097;
	mov.u32 	%r98, %r19096;
	mul.wide.s32 	%rd75, %r18771, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.local.v4.u32 	{%r3173, %r3174, %r3175, %r3176}, [%rd76];
	ld.local.v4.u32 	{%r3177, %r3178, %r3179, %r3180}, [%rd76+16];
	ld.local.v4.u32 	{%r3181, %r3182, %r3183, %r3184}, [%rd76+32];
	ld.local.v4.u32 	{%r3185, %r3186, %r3187, %r3188}, [%rd76+48];
	and.b32  	%r136, %r18749, 3;
	mov.u32 	%r3189, 4;
	sub.s32 	%r137, %r3189, %r136;
	setp.lt.s32	%p20, %r18770, %r96;
	@%p20 bra 	BB4_431;
	bra.uni 	BB4_32;

BB4_431:
	bfe.u32 	%r16245, %r18749, 2, 4;
	mov.u32 	%r19088, 0;
	setp.gt.s32	%p302, %r16245, 7;
	@%p302 bra 	BB4_447;

	setp.gt.s32	%p314, %r16245, 3;
	@%p314 bra 	BB4_440;

	setp.gt.s32	%p320, %r16245, 1;
	@%p320 bra 	BB4_437;

	setp.eq.s32	%p323, %r16245, 0;
	@%p323 bra 	BB4_473;
	bra.uni 	BB4_435;

BB4_473:
	and.b32  	%r17634, %r137, 3;
	shl.b32 	%r17635, %r17634, 2;
	mov.u32 	%r17636, 1985229328;
	shr.u32 	%r17637, %r17636, %r17635;
	and.b32  	%r17618, %r17637, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17551, %r3188, %r19088, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17555, %r3187, %r3188, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17559, %r3186, %r3187, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17563, %r3185, %r3186, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17567, %r3184, %r3185, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17571, %r3183, %r3184, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17575, %r3182, %r3183, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17579, %r3181, %r3182, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17583, %r3180, %r3181, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17587, %r3179, %r3180, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17591, %r3178, %r3179, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17595, %r3177, %r3178, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17599, %r3176, %r3177, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17603, %r3175, %r3176, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17607, %r3174, %r3175, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17611, %r3173, %r3174, %r17618;
	// inline asm
	// inline asm
	prmt.b32 %r17615, %r19088, %r3173, %r17618;
	// inline asm
	setp.eq.s32	%p340, %r136, 0;
	selp.b32	%r19100, %r17599, %r17603, %p340;
	selp.b32	%r3175, %r17603, %r17607, %p340;
	selp.b32	%r3174, %r17607, %r17611, %p340;
	selp.b32	%r3173, %r17611, %r17615, %p340;
	selp.b32	%r3180, %r17583, %r17587, %p340;
	selp.b32	%r3179, %r17587, %r17591, %p340;
	selp.b32	%r3178, %r17591, %r17595, %p340;
	selp.b32	%r3177, %r17595, %r17599, %p340;
	selp.b32	%r3184, %r17567, %r17571, %p340;
	selp.b32	%r3183, %r17571, %r17575, %p340;
	selp.b32	%r3182, %r17575, %r17579, %p340;
	selp.b32	%r3181, %r17579, %r17583, %p340;
	selp.b32	%r3188, %r17551, %r17555, %p340;
	selp.b32	%r3187, %r17555, %r17559, %p340;
	selp.b32	%r3186, %r17559, %r17563, %p340;
	selp.b32	%r3185, %r17563, %r17567, %p340;
	selp.b32	%r19119, 0, %r17551, %p340;
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19090, %r19088;
	mov.u32 	%r19091, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r19116, %r19088;
	mov.u32 	%r19117, %r19088;
	mov.u32 	%r19118, %r19088;
	bra.uni 	BB4_474;

BB4_447:
	setp.gt.s32	%p303, %r16245, 11;
	@%p303 bra 	BB4_455;

	setp.gt.s32	%p309, %r16245, 9;
	@%p309 bra 	BB4_452;

	setp.eq.s32	%p312, %r16245, 8;
	@%p312 bra 	BB4_467;
	bra.uni 	BB4_450;

BB4_467:
	and.b32  	%r16938, %r137, 3;
	shl.b32 	%r16939, %r16938, 2;
	mov.u32 	%r16940, 1985229328;
	shr.u32 	%r16941, %r16940, %r16939;
	and.b32  	%r16922, %r16941, 65535;
	mov.u32 	%r19092, 0;
	// inline asm
	prmt.b32 %r16855, %r3188, %r19092, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16859, %r3187, %r3188, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16863, %r3186, %r3187, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16867, %r3185, %r3186, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16871, %r3184, %r3185, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16875, %r3183, %r3184, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16879, %r3182, %r3183, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16883, %r3181, %r3182, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16887, %r3180, %r3181, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16891, %r3179, %r3180, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16895, %r3178, %r3179, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16899, %r3177, %r3178, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16903, %r3176, %r3177, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16907, %r3175, %r3176, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16911, %r3174, %r3175, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16915, %r3173, %r3174, %r16922;
	// inline asm
	// inline asm
	prmt.b32 %r16919, %r19092, %r3173, %r16922;
	// inline asm
	setp.eq.s32	%p332, %r136, 0;
	selp.b32	%r19088, %r16855, %r16859, %p332;
	selp.b32	%r19089, %r16859, %r16863, %p332;
	selp.b32	%r19090, %r16863, %r16867, %p332;
	selp.b32	%r19091, %r16867, %r16871, %p332;
	selp.b32	%r19095, 0, %r16855, %p332;
	selp.b32	%r3184, %r16903, %r16907, %p332;
	selp.b32	%r3183, %r16907, %r16911, %p332;
	selp.b32	%r3182, %r16911, %r16915, %p332;
	selp.b32	%r3181, %r16915, %r16919, %p332;
	selp.b32	%r3188, %r16887, %r16891, %p332;
	selp.b32	%r3187, %r16891, %r16895, %p332;
	selp.b32	%r3186, %r16895, %r16899, %p332;
	selp.b32	%r3185, %r16899, %r16903, %p332;
	selp.b32	%r19116, %r16871, %r16875, %p332;
	selp.b32	%r19117, %r16875, %r16879, %p332;
	selp.b32	%r19118, %r16879, %r16883, %p332;
	selp.b32	%r19119, %r16883, %r16887, %p332;
	mov.u32 	%r19093, %r19092;
	mov.u32 	%r19094, %r19092;
	mov.u32 	%r19096, %r19092;
	mov.u32 	%r19097, %r19092;
	mov.u32 	%r19098, %r19092;
	mov.u32 	%r19099, %r19092;
	mov.u32 	%r19100, %r19092;
	mov.u32 	%r3175, %r19092;
	mov.u32 	%r3174, %r19092;
	mov.u32 	%r3173, %r19092;
	mov.u32 	%r3180, %r19092;
	bra.uni 	BB4_468;

BB4_440:
	setp.gt.s32	%p315, %r16245, 5;
	@%p315 bra 	BB4_444;

	setp.eq.s32	%p318, %r16245, 4;
	@%p318 bra 	BB4_470;
	bra.uni 	BB4_442;

BB4_470:
	and.b32  	%r17286, %r137, 3;
	shl.b32 	%r17287, %r17286, 2;
	mov.u32 	%r17288, 1985229328;
	shr.u32 	%r17289, %r17288, %r17287;
	and.b32  	%r17270, %r17289, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17203, %r3188, %r19088, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17207, %r3187, %r3188, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17211, %r3186, %r3187, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17215, %r3185, %r3186, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17219, %r3184, %r3185, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17223, %r3183, %r3184, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17227, %r3182, %r3183, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17231, %r3181, %r3182, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17235, %r3180, %r3181, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17239, %r3179, %r3180, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17243, %r3178, %r3179, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17247, %r3177, %r3178, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17251, %r3176, %r3177, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17255, %r3175, %r3176, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17259, %r3174, %r3175, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17263, %r3173, %r3174, %r17270;
	// inline asm
	// inline asm
	prmt.b32 %r17267, %r19088, %r3173, %r17270;
	// inline asm
	setp.eq.s32	%p336, %r136, 0;
	selp.b32	%r19091, 0, %r17203, %p336;
	selp.b32	%r3180, %r17251, %r17255, %p336;
	selp.b32	%r3179, %r17255, %r17259, %p336;
	selp.b32	%r3178, %r17259, %r17263, %p336;
	selp.b32	%r3177, %r17263, %r17267, %p336;
	selp.b32	%r3184, %r17235, %r17239, %p336;
	selp.b32	%r3183, %r17239, %r17243, %p336;
	selp.b32	%r3182, %r17243, %r17247, %p336;
	selp.b32	%r3181, %r17247, %r17251, %p336;
	selp.b32	%r3188, %r17219, %r17223, %p336;
	selp.b32	%r3187, %r17223, %r17227, %p336;
	selp.b32	%r3186, %r17227, %r17231, %p336;
	selp.b32	%r3185, %r17231, %r17235, %p336;
	selp.b32	%r19116, %r17203, %r17207, %p336;
	selp.b32	%r19117, %r17207, %r17211, %p336;
	selp.b32	%r19118, %r17211, %r17215, %p336;
	selp.b32	%r19119, %r17215, %r17219, %p336;
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19090, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r19100, %r19088;
	bra.uni 	BB4_471;

BB4_455:
	setp.gt.s32	%p304, %r16245, 13;
	@%p304 bra 	BB4_459;

	setp.eq.s32	%p307, %r16245, 12;
	@%p307 bra 	BB4_464;
	bra.uni 	BB4_457;

BB4_464:
	and.b32  	%r16590, %r137, 3;
	shl.b32 	%r16591, %r16590, 2;
	mov.u32 	%r16592, 1985229328;
	shr.u32 	%r16593, %r16592, %r16591;
	and.b32  	%r16574, %r16593, 65535;
	mov.u32 	%r19096, 0;
	// inline asm
	prmt.b32 %r16507, %r3188, %r19096, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16511, %r3187, %r3188, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16515, %r3186, %r3187, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16519, %r3185, %r3186, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16523, %r3184, %r3185, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16527, %r3183, %r3184, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16531, %r3182, %r3183, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16535, %r3181, %r3182, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16539, %r3180, %r3181, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16543, %r3179, %r3180, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16547, %r3178, %r3179, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16551, %r3177, %r3178, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16555, %r3176, %r3177, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16559, %r3175, %r3176, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16563, %r3174, %r3175, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16567, %r3173, %r3174, %r16574;
	// inline asm
	// inline asm
	prmt.b32 %r16571, %r19096, %r3173, %r16574;
	// inline asm
	setp.eq.s32	%p328, %r136, 0;
	selp.b32	%r19088, %r16523, %r16527, %p328;
	selp.b32	%r19089, %r16527, %r16531, %p328;
	selp.b32	%r19090, %r16531, %r16535, %p328;
	selp.b32	%r19091, %r16535, %r16539, %p328;
	selp.b32	%r19092, %r16507, %r16511, %p328;
	selp.b32	%r19093, %r16511, %r16515, %p328;
	selp.b32	%r19094, %r16515, %r16519, %p328;
	selp.b32	%r19095, %r16519, %r16523, %p328;
	selp.b32	%r19099, 0, %r16507, %p328;
	selp.b32	%r3188, %r16555, %r16559, %p328;
	selp.b32	%r3187, %r16559, %r16563, %p328;
	selp.b32	%r3186, %r16563, %r16567, %p328;
	selp.b32	%r3185, %r16567, %r16571, %p328;
	selp.b32	%r19116, %r16539, %r16543, %p328;
	selp.b32	%r19117, %r16543, %r16547, %p328;
	selp.b32	%r19118, %r16547, %r16551, %p328;
	selp.b32	%r19119, %r16551, %r16555, %p328;
	mov.u32 	%r19097, %r19096;
	mov.u32 	%r19098, %r19096;
	mov.u32 	%r19100, %r19096;
	mov.u32 	%r3175, %r19096;
	mov.u32 	%r3174, %r19096;
	mov.u32 	%r3173, %r19096;
	mov.u32 	%r3180, %r19096;
	mov.u32 	%r3179, %r19096;
	mov.u32 	%r3178, %r19096;
	mov.u32 	%r3177, %r19096;
	mov.u32 	%r3184, %r19096;
	bra.uni 	BB4_465;

BB4_437:
	setp.eq.s32	%p321, %r16245, 2;
	@%p321 bra 	BB4_472;
	bra.uni 	BB4_438;

BB4_472:
	and.b32  	%r17460, %r137, 3;
	shl.b32 	%r17461, %r17460, 2;
	mov.u32 	%r17462, 1985229328;
	shr.u32 	%r17463, %r17462, %r17461;
	and.b32  	%r17444, %r17463, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17377, %r3188, %r19088, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17381, %r3187, %r3188, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17385, %r3186, %r3187, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17389, %r3185, %r3186, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17393, %r3184, %r3185, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17397, %r3183, %r3184, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17401, %r3182, %r3183, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17405, %r3181, %r3182, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17409, %r3180, %r3181, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17413, %r3179, %r3180, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17417, %r3178, %r3179, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17421, %r3177, %r3178, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17425, %r3176, %r3177, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17429, %r3175, %r3176, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17433, %r3174, %r3175, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17437, %r3173, %r3174, %r17444;
	// inline asm
	// inline asm
	prmt.b32 %r17441, %r19088, %r3173, %r17444;
	// inline asm
	setp.eq.s32	%p338, %r136, 0;
	selp.b32	%r19100, %r17433, %r17437, %p338;
	selp.b32	%r3175, %r17437, %r17441, %p338;
	selp.b32	%r3180, %r17417, %r17421, %p338;
	selp.b32	%r3179, %r17421, %r17425, %p338;
	selp.b32	%r3178, %r17425, %r17429, %p338;
	selp.b32	%r3177, %r17429, %r17433, %p338;
	selp.b32	%r3184, %r17401, %r17405, %p338;
	selp.b32	%r3183, %r17405, %r17409, %p338;
	selp.b32	%r3182, %r17409, %r17413, %p338;
	selp.b32	%r3181, %r17413, %r17417, %p338;
	selp.b32	%r3188, %r17385, %r17389, %p338;
	selp.b32	%r3187, %r17389, %r17393, %p338;
	selp.b32	%r3186, %r17393, %r17397, %p338;
	selp.b32	%r3185, %r17397, %r17401, %p338;
	selp.b32	%r19117, 0, %r17377, %p338;
	selp.b32	%r19118, %r17377, %r17381, %p338;
	selp.b32	%r19119, %r17381, %r17385, %p338;
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19090, %r19088;
	mov.u32 	%r19091, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r3174, %r19088;
	mov.u32 	%r3173, %r19088;
	mov.u32 	%r19116, %r19088;
	bra.uni 	BB4_474;

BB4_452:
	setp.eq.s32	%p310, %r16245, 10;
	@%p310 bra 	BB4_466;
	bra.uni 	BB4_453;

BB4_466:
	and.b32  	%r16764, %r137, 3;
	shl.b32 	%r16765, %r16764, 2;
	mov.u32 	%r16766, 1985229328;
	shr.u32 	%r16767, %r16766, %r16765;
	and.b32  	%r16748, %r16767, 65535;
	mov.u32 	%r19092, 0;
	// inline asm
	prmt.b32 %r16681, %r3188, %r19092, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16685, %r3187, %r3188, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16689, %r3186, %r3187, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16693, %r3185, %r3186, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16697, %r3184, %r3185, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16701, %r3183, %r3184, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16705, %r3182, %r3183, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16709, %r3181, %r3182, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16713, %r3180, %r3181, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16717, %r3179, %r3180, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16721, %r3178, %r3179, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16725, %r3177, %r3178, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16729, %r3176, %r3177, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16733, %r3175, %r3176, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16737, %r3174, %r3175, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16741, %r3173, %r3174, %r16748;
	// inline asm
	// inline asm
	prmt.b32 %r16745, %r19092, %r3173, %r16748;
	// inline asm
	setp.eq.s32	%p330, %r136, 0;
	selp.b32	%r19088, %r16689, %r16693, %p330;
	selp.b32	%r19089, %r16693, %r16697, %p330;
	selp.b32	%r19090, %r16697, %r16701, %p330;
	selp.b32	%r19091, %r16701, %r16705, %p330;
	selp.b32	%r19093, 0, %r16681, %p330;
	selp.b32	%r19094, %r16681, %r16685, %p330;
	selp.b32	%r19095, %r16685, %r16689, %p330;
	selp.b32	%r3184, %r16737, %r16741, %p330;
	selp.b32	%r3183, %r16741, %r16745, %p330;
	selp.b32	%r3188, %r16721, %r16725, %p330;
	selp.b32	%r3187, %r16725, %r16729, %p330;
	selp.b32	%r3186, %r16729, %r16733, %p330;
	selp.b32	%r3185, %r16733, %r16737, %p330;
	selp.b32	%r19116, %r16705, %r16709, %p330;
	selp.b32	%r19117, %r16709, %r16713, %p330;
	selp.b32	%r19118, %r16713, %r16717, %p330;
	selp.b32	%r19119, %r16717, %r16721, %p330;
	mov.u32 	%r19096, %r19092;
	mov.u32 	%r19097, %r19092;
	mov.u32 	%r19098, %r19092;
	mov.u32 	%r19099, %r19092;
	mov.u32 	%r19100, %r19092;
	mov.u32 	%r3175, %r19092;
	mov.u32 	%r3174, %r19092;
	mov.u32 	%r3173, %r19092;
	mov.u32 	%r3180, %r19092;
	mov.u32 	%r3179, %r19092;
	mov.u32 	%r3178, %r19092;
	mov.u32 	%r3177, %r19092;
	mov.u32 	%r3182, %r19092;
	mov.u32 	%r3181, %r19092;
	bra.uni 	BB4_474;

BB4_444:
	setp.eq.s32	%p316, %r16245, 6;
	@%p316 bra 	BB4_469;
	bra.uni 	BB4_445;

BB4_469:
	and.b32  	%r17112, %r137, 3;
	shl.b32 	%r17113, %r17112, 2;
	mov.u32 	%r17114, 1985229328;
	shr.u32 	%r17115, %r17114, %r17113;
	and.b32  	%r17096, %r17115, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17029, %r3188, %r19088, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17033, %r3187, %r3188, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17037, %r3186, %r3187, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17041, %r3185, %r3186, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17045, %r3184, %r3185, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17049, %r3183, %r3184, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17053, %r3182, %r3183, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17057, %r3181, %r3182, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17061, %r3180, %r3181, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17065, %r3179, %r3180, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17069, %r3178, %r3179, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17073, %r3177, %r3178, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17077, %r3176, %r3177, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17081, %r3175, %r3176, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17085, %r3174, %r3175, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17089, %r3173, %r3174, %r17096;
	// inline asm
	// inline asm
	prmt.b32 %r17093, %r19088, %r3173, %r17096;
	// inline asm
	setp.eq.s32	%p334, %r136, 0;
	selp.b32	%r19089, 0, %r17029, %p334;
	selp.b32	%r19090, %r17029, %r17033, %p334;
	selp.b32	%r19091, %r17033, %r17037, %p334;
	selp.b32	%r3180, %r17085, %r17089, %p334;
	selp.b32	%r3179, %r17089, %r17093, %p334;
	selp.b32	%r3184, %r17069, %r17073, %p334;
	selp.b32	%r3183, %r17073, %r17077, %p334;
	selp.b32	%r3182, %r17077, %r17081, %p334;
	selp.b32	%r3181, %r17081, %r17085, %p334;
	selp.b32	%r3188, %r17053, %r17057, %p334;
	selp.b32	%r3187, %r17057, %r17061, %p334;
	selp.b32	%r3186, %r17061, %r17065, %p334;
	selp.b32	%r3185, %r17065, %r17069, %p334;
	selp.b32	%r19116, %r17037, %r17041, %p334;
	selp.b32	%r19117, %r17041, %r17045, %p334;
	selp.b32	%r19118, %r17045, %r17049, %p334;
	selp.b32	%r19119, %r17049, %r17053, %p334;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r19100, %r19088;
	mov.u32 	%r3175, %r19088;
	mov.u32 	%r3174, %r19088;
	mov.u32 	%r3173, %r19088;
	mov.u32 	%r3178, %r19088;
	mov.u32 	%r3177, %r19088;
	bra.uni 	BB4_474;

BB4_459:
	setp.eq.s32	%p305, %r16245, 14;
	@%p305 bra 	BB4_463;
	bra.uni 	BB4_460;

BB4_463:
	and.b32  	%r16416, %r137, 3;
	shl.b32 	%r16417, %r16416, 2;
	mov.u32 	%r16418, 1985229328;
	shr.u32 	%r16419, %r16418, %r16417;
	and.b32  	%r16400, %r16419, 65535;
	mov.u32 	%r19096, 0;
	// inline asm
	prmt.b32 %r16333, %r3188, %r19096, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16337, %r3187, %r3188, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16341, %r3186, %r3187, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16345, %r3185, %r3186, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16349, %r3184, %r3185, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16353, %r3183, %r3184, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16357, %r3182, %r3183, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16361, %r3181, %r3182, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16365, %r3180, %r3181, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16369, %r3179, %r3180, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16373, %r3178, %r3179, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16377, %r3177, %r3178, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16381, %r3176, %r3177, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16385, %r3175, %r3176, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16389, %r3174, %r3175, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16393, %r3173, %r3174, %r16400;
	// inline asm
	// inline asm
	prmt.b32 %r16397, %r19096, %r3173, %r16400;
	// inline asm
	setp.eq.s32	%p326, %r136, 0;
	selp.b32	%r19088, %r16357, %r16361, %p326;
	selp.b32	%r19089, %r16361, %r16365, %p326;
	selp.b32	%r19090, %r16365, %r16369, %p326;
	selp.b32	%r19091, %r16369, %r16373, %p326;
	selp.b32	%r19092, %r16341, %r16345, %p326;
	selp.b32	%r19093, %r16345, %r16349, %p326;
	selp.b32	%r19094, %r16349, %r16353, %p326;
	selp.b32	%r19095, %r16353, %r16357, %p326;
	selp.b32	%r19097, 0, %r16333, %p326;
	selp.b32	%r19098, %r16333, %r16337, %p326;
	selp.b32	%r19099, %r16337, %r16341, %p326;
	selp.b32	%r3188, %r16389, %r16393, %p326;
	selp.b32	%r3187, %r16393, %r16397, %p326;
	selp.b32	%r19116, %r16373, %r16377, %p326;
	selp.b32	%r19117, %r16377, %r16381, %p326;
	selp.b32	%r19118, %r16381, %r16385, %p326;
	selp.b32	%r19119, %r16385, %r16389, %p326;
	mov.u32 	%r19100, %r19096;
	mov.u32 	%r3175, %r19096;
	mov.u32 	%r3174, %r19096;
	mov.u32 	%r3173, %r19096;
	mov.u32 	%r3180, %r19096;
	mov.u32 	%r3179, %r19096;
	mov.u32 	%r3178, %r19096;
	mov.u32 	%r3177, %r19096;
	mov.u32 	%r3184, %r19096;
	mov.u32 	%r3183, %r19096;
	mov.u32 	%r3182, %r19096;
	mov.u32 	%r3181, %r19096;
	mov.u32 	%r3186, %r19096;
	mov.u32 	%r3185, %r19096;
	bra.uni 	BB4_474;

BB4_435:
	setp.eq.s32	%p324, %r16245, 1;
	@%p324 bra 	BB4_436;
	bra.uni 	BB4_461;

BB4_436:
	and.b32  	%r17547, %r137, 3;
	shl.b32 	%r17548, %r17547, 2;
	mov.u32 	%r17549, 1985229328;
	shr.u32 	%r17550, %r17549, %r17548;
	and.b32  	%r17531, %r17550, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17464, %r3188, %r19088, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17468, %r3187, %r3188, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17472, %r3186, %r3187, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17476, %r3185, %r3186, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17480, %r3184, %r3185, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17484, %r3183, %r3184, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17488, %r3182, %r3183, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17492, %r3181, %r3182, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17496, %r3180, %r3181, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17500, %r3179, %r3180, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17504, %r3178, %r3179, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17508, %r3177, %r3178, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17512, %r3176, %r3177, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17516, %r3175, %r3176, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17520, %r3174, %r3175, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17524, %r3173, %r3174, %r17531;
	// inline asm
	// inline asm
	prmt.b32 %r17528, %r19088, %r3173, %r17531;
	// inline asm
	setp.eq.s32	%p339, %r136, 0;
	selp.b32	%r19100, %r17516, %r17520, %p339;
	selp.b32	%r3175, %r17520, %r17524, %p339;
	selp.b32	%r3174, %r17524, %r17528, %p339;
	selp.b32	%r3180, %r17500, %r17504, %p339;
	selp.b32	%r3179, %r17504, %r17508, %p339;
	selp.b32	%r3178, %r17508, %r17512, %p339;
	selp.b32	%r3177, %r17512, %r17516, %p339;
	selp.b32	%r3184, %r17484, %r17488, %p339;
	selp.b32	%r3183, %r17488, %r17492, %p339;
	selp.b32	%r3182, %r17492, %r17496, %p339;
	selp.b32	%r3181, %r17496, %r17500, %p339;
	selp.b32	%r3188, %r17468, %r17472, %p339;
	selp.b32	%r3187, %r17472, %r17476, %p339;
	selp.b32	%r3186, %r17476, %r17480, %p339;
	selp.b32	%r3185, %r17480, %r17484, %p339;
	selp.b32	%r19118, 0, %r17464, %p339;
	selp.b32	%r19119, %r17464, %r17468, %p339;
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19090, %r19088;
	mov.u32 	%r19091, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r3173, %r19088;
	mov.u32 	%r19116, %r19088;
	mov.u32 	%r19117, %r19088;
	bra.uni 	BB4_474;

BB4_450:
	setp.eq.s32	%p313, %r16245, 9;
	@%p313 bra 	BB4_451;
	bra.uni 	BB4_461;

BB4_451:
	and.b32  	%r16851, %r137, 3;
	shl.b32 	%r16852, %r16851, 2;
	mov.u32 	%r16853, 1985229328;
	shr.u32 	%r16854, %r16853, %r16852;
	and.b32  	%r16835, %r16854, 65535;
	mov.u32 	%r19092, 0;
	// inline asm
	prmt.b32 %r16768, %r3188, %r19092, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16772, %r3187, %r3188, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16776, %r3186, %r3187, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16780, %r3185, %r3186, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16784, %r3184, %r3185, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16788, %r3183, %r3184, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16792, %r3182, %r3183, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16796, %r3181, %r3182, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16800, %r3180, %r3181, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16804, %r3179, %r3180, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16808, %r3178, %r3179, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16812, %r3177, %r3178, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16816, %r3176, %r3177, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16820, %r3175, %r3176, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16824, %r3174, %r3175, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16828, %r3173, %r3174, %r16835;
	// inline asm
	// inline asm
	prmt.b32 %r16832, %r19092, %r3173, %r16835;
	// inline asm
	setp.eq.s32	%p331, %r136, 0;
	selp.b32	%r19088, %r16772, %r16776, %p331;
	selp.b32	%r19089, %r16776, %r16780, %p331;
	selp.b32	%r19090, %r16780, %r16784, %p331;
	selp.b32	%r19091, %r16784, %r16788, %p331;
	selp.b32	%r19094, 0, %r16768, %p331;
	selp.b32	%r19095, %r16768, %r16772, %p331;
	selp.b32	%r3184, %r16820, %r16824, %p331;
	selp.b32	%r3183, %r16824, %r16828, %p331;
	selp.b32	%r3182, %r16828, %r16832, %p331;
	selp.b32	%r3188, %r16804, %r16808, %p331;
	selp.b32	%r3187, %r16808, %r16812, %p331;
	selp.b32	%r3186, %r16812, %r16816, %p331;
	selp.b32	%r3185, %r16816, %r16820, %p331;
	selp.b32	%r19116, %r16788, %r16792, %p331;
	selp.b32	%r19117, %r16792, %r16796, %p331;
	selp.b32	%r19118, %r16796, %r16800, %p331;
	selp.b32	%r19119, %r16800, %r16804, %p331;
	mov.u32 	%r19093, %r19092;
	mov.u32 	%r19096, %r19092;
	mov.u32 	%r19097, %r19092;
	mov.u32 	%r19098, %r19092;
	mov.u32 	%r19099, %r19092;
	mov.u32 	%r19100, %r19092;
	mov.u32 	%r3175, %r19092;
	mov.u32 	%r3174, %r19092;
	mov.u32 	%r3173, %r19092;
	mov.u32 	%r3180, %r19092;
	mov.u32 	%r3179, %r19092;
	mov.u32 	%r3178, %r19092;
	mov.u32 	%r3177, %r19092;
	mov.u32 	%r3181, %r19092;
	bra.uni 	BB4_474;

BB4_442:
	setp.eq.s32	%p319, %r16245, 5;
	@%p319 bra 	BB4_443;
	bra.uni 	BB4_461;

BB4_443:
	and.b32  	%r17199, %r137, 3;
	shl.b32 	%r17200, %r17199, 2;
	mov.u32 	%r17201, 1985229328;
	shr.u32 	%r17202, %r17201, %r17200;
	and.b32  	%r17183, %r17202, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17116, %r3188, %r19088, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17120, %r3187, %r3188, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17124, %r3186, %r3187, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17128, %r3185, %r3186, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17132, %r3184, %r3185, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17136, %r3183, %r3184, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17140, %r3182, %r3183, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17144, %r3181, %r3182, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17148, %r3180, %r3181, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17152, %r3179, %r3180, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17156, %r3178, %r3179, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17160, %r3177, %r3178, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17164, %r3176, %r3177, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17168, %r3175, %r3176, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17172, %r3174, %r3175, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17176, %r3173, %r3174, %r17183;
	// inline asm
	// inline asm
	prmt.b32 %r17180, %r19088, %r3173, %r17183;
	// inline asm
	setp.eq.s32	%p335, %r136, 0;
	selp.b32	%r19090, 0, %r17116, %p335;
	selp.b32	%r19091, %r17116, %r17120, %p335;
	selp.b32	%r3180, %r17168, %r17172, %p335;
	selp.b32	%r3179, %r17172, %r17176, %p335;
	selp.b32	%r3178, %r17176, %r17180, %p335;
	selp.b32	%r3184, %r17152, %r17156, %p335;
	selp.b32	%r3183, %r17156, %r17160, %p335;
	selp.b32	%r3182, %r17160, %r17164, %p335;
	selp.b32	%r3181, %r17164, %r17168, %p335;
	selp.b32	%r3188, %r17136, %r17140, %p335;
	selp.b32	%r3187, %r17140, %r17144, %p335;
	selp.b32	%r3186, %r17144, %r17148, %p335;
	selp.b32	%r3185, %r17148, %r17152, %p335;
	selp.b32	%r19116, %r17120, %r17124, %p335;
	selp.b32	%r19117, %r17124, %r17128, %p335;
	selp.b32	%r19118, %r17128, %r17132, %p335;
	selp.b32	%r19119, %r17132, %r17136, %p335;
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r19100, %r19088;
	mov.u32 	%r3175, %r19088;
	mov.u32 	%r3174, %r19088;
	mov.u32 	%r3173, %r19088;
	mov.u32 	%r3177, %r19088;
	bra.uni 	BB4_474;

BB4_457:
	setp.eq.s32	%p308, %r16245, 13;
	@%p308 bra 	BB4_458;
	bra.uni 	BB4_461;

BB4_458:
	and.b32  	%r16503, %r137, 3;
	shl.b32 	%r16504, %r16503, 2;
	mov.u32 	%r16505, 1985229328;
	shr.u32 	%r16506, %r16505, %r16504;
	and.b32  	%r16487, %r16506, 65535;
	mov.u32 	%r19096, 0;
	// inline asm
	prmt.b32 %r16420, %r3188, %r19096, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16424, %r3187, %r3188, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16428, %r3186, %r3187, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16432, %r3185, %r3186, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16436, %r3184, %r3185, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16440, %r3183, %r3184, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16444, %r3182, %r3183, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16448, %r3181, %r3182, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16452, %r3180, %r3181, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16456, %r3179, %r3180, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16460, %r3178, %r3179, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16464, %r3177, %r3178, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16468, %r3176, %r3177, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16472, %r3175, %r3176, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16476, %r3174, %r3175, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16480, %r3173, %r3174, %r16487;
	// inline asm
	// inline asm
	prmt.b32 %r16484, %r19096, %r3173, %r16487;
	// inline asm
	setp.eq.s32	%p327, %r136, 0;
	selp.b32	%r19088, %r16440, %r16444, %p327;
	selp.b32	%r19089, %r16444, %r16448, %p327;
	selp.b32	%r19090, %r16448, %r16452, %p327;
	selp.b32	%r19091, %r16452, %r16456, %p327;
	selp.b32	%r19092, %r16424, %r16428, %p327;
	selp.b32	%r19093, %r16428, %r16432, %p327;
	selp.b32	%r19094, %r16432, %r16436, %p327;
	selp.b32	%r19095, %r16436, %r16440, %p327;
	selp.b32	%r19098, 0, %r16420, %p327;
	selp.b32	%r19099, %r16420, %r16424, %p327;
	selp.b32	%r3188, %r16472, %r16476, %p327;
	selp.b32	%r3187, %r16476, %r16480, %p327;
	selp.b32	%r3186, %r16480, %r16484, %p327;
	selp.b32	%r19116, %r16456, %r16460, %p327;
	selp.b32	%r19117, %r16460, %r16464, %p327;
	selp.b32	%r19118, %r16464, %r16468, %p327;
	selp.b32	%r19119, %r16468, %r16472, %p327;
	mov.u32 	%r19097, %r19096;
	mov.u32 	%r19100, %r19096;
	mov.u32 	%r3175, %r19096;
	mov.u32 	%r3174, %r19096;
	mov.u32 	%r3173, %r19096;
	mov.u32 	%r3180, %r19096;
	mov.u32 	%r3179, %r19096;
	mov.u32 	%r3178, %r19096;
	mov.u32 	%r3177, %r19096;
	mov.u32 	%r3184, %r19096;
	mov.u32 	%r3183, %r19096;
	mov.u32 	%r3182, %r19096;
	mov.u32 	%r3181, %r19096;
	mov.u32 	%r3185, %r19096;
	bra.uni 	BB4_474;

BB4_438:
	setp.eq.s32	%p322, %r16245, 3;
	@%p322 bra 	BB4_439;
	bra.uni 	BB4_461;

BB4_439:
	and.b32  	%r17373, %r137, 3;
	shl.b32 	%r17374, %r17373, 2;
	mov.u32 	%r17375, 1985229328;
	shr.u32 	%r17376, %r17375, %r17374;
	and.b32  	%r17357, %r17376, 65535;
	mov.u32 	%r19088, 0;
	// inline asm
	prmt.b32 %r17290, %r3188, %r19088, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17294, %r3187, %r3188, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17298, %r3186, %r3187, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17302, %r3185, %r3186, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17306, %r3184, %r3185, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17310, %r3183, %r3184, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17314, %r3182, %r3183, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17318, %r3181, %r3182, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17322, %r3180, %r3181, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17326, %r3179, %r3180, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17330, %r3178, %r3179, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17334, %r3177, %r3178, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17338, %r3176, %r3177, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17342, %r3175, %r3176, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17346, %r3174, %r3175, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17350, %r3173, %r3174, %r17357;
	// inline asm
	// inline asm
	prmt.b32 %r17354, %r19088, %r3173, %r17357;
	// inline asm
	setp.eq.s32	%p337, %r136, 0;
	selp.b32	%r19100, %r17350, %r17354, %p337;
	selp.b32	%r3180, %r17334, %r17338, %p337;
	selp.b32	%r3179, %r17338, %r17342, %p337;
	selp.b32	%r3178, %r17342, %r17346, %p337;
	selp.b32	%r3177, %r17346, %r17350, %p337;
	selp.b32	%r3184, %r17318, %r17322, %p337;
	selp.b32	%r3183, %r17322, %r17326, %p337;
	selp.b32	%r3182, %r17326, %r17330, %p337;
	selp.b32	%r3181, %r17330, %r17334, %p337;
	selp.b32	%r3188, %r17302, %r17306, %p337;
	selp.b32	%r3187, %r17306, %r17310, %p337;
	selp.b32	%r3186, %r17310, %r17314, %p337;
	selp.b32	%r3185, %r17314, %r17318, %p337;
	selp.b32	%r19116, 0, %r17290, %p337;
	selp.b32	%r19117, %r17290, %r17294, %p337;
	selp.b32	%r19118, %r17294, %r17298, %p337;
	selp.b32	%r19119, %r17298, %r17302, %p337;
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19090, %r19088;
	mov.u32 	%r19091, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;

BB4_471:
	mov.u32 	%r3175, %r19088;
	mov.u32 	%r3174, %r19088;
	mov.u32 	%r3173, %r19088;
	bra.uni 	BB4_474;

BB4_453:
	setp.eq.s32	%p311, %r16245, 11;
	@%p311 bra 	BB4_454;
	bra.uni 	BB4_461;

BB4_454:
	and.b32  	%r16677, %r137, 3;
	shl.b32 	%r16678, %r16677, 2;
	mov.u32 	%r16679, 1985229328;
	shr.u32 	%r16680, %r16679, %r16678;
	and.b32  	%r16661, %r16680, 65535;
	mov.u32 	%r19096, 0;
	// inline asm
	prmt.b32 %r16594, %r3188, %r19096, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16598, %r3187, %r3188, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16602, %r3186, %r3187, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16606, %r3185, %r3186, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16610, %r3184, %r3185, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16614, %r3183, %r3184, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16618, %r3182, %r3183, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16622, %r3181, %r3182, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16626, %r3180, %r3181, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16630, %r3179, %r3180, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16634, %r3178, %r3179, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16638, %r3177, %r3178, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16642, %r3176, %r3177, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16646, %r3175, %r3176, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16650, %r3174, %r3175, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16654, %r3173, %r3174, %r16661;
	// inline asm
	// inline asm
	prmt.b32 %r16658, %r19096, %r3173, %r16661;
	// inline asm
	setp.eq.s32	%p329, %r136, 0;
	selp.b32	%r19088, %r16606, %r16610, %p329;
	selp.b32	%r19089, %r16610, %r16614, %p329;
	selp.b32	%r19090, %r16614, %r16618, %p329;
	selp.b32	%r19091, %r16618, %r16622, %p329;
	selp.b32	%r19092, 0, %r16594, %p329;
	selp.b32	%r19093, %r16594, %r16598, %p329;
	selp.b32	%r19094, %r16598, %r16602, %p329;
	selp.b32	%r19095, %r16602, %r16606, %p329;
	selp.b32	%r3184, %r16654, %r16658, %p329;
	selp.b32	%r3188, %r16638, %r16642, %p329;
	selp.b32	%r3187, %r16642, %r16646, %p329;
	selp.b32	%r3186, %r16646, %r16650, %p329;
	selp.b32	%r3185, %r16650, %r16654, %p329;
	selp.b32	%r19116, %r16622, %r16626, %p329;
	selp.b32	%r19117, %r16626, %r16630, %p329;
	selp.b32	%r19118, %r16630, %r16634, %p329;
	selp.b32	%r19119, %r16634, %r16638, %p329;
	mov.u32 	%r19097, %r19096;
	mov.u32 	%r19098, %r19096;
	mov.u32 	%r19099, %r19096;
	mov.u32 	%r19100, %r19096;
	mov.u32 	%r3175, %r19096;
	mov.u32 	%r3174, %r19096;
	mov.u32 	%r3173, %r19096;
	mov.u32 	%r3180, %r19096;
	mov.u32 	%r3179, %r19096;
	mov.u32 	%r3178, %r19096;
	mov.u32 	%r3177, %r19096;

BB4_465:
	mov.u32 	%r3183, %r19096;
	mov.u32 	%r3182, %r19096;
	mov.u32 	%r3181, %r19096;
	bra.uni 	BB4_474;

BB4_445:
	setp.eq.s32	%p317, %r16245, 7;
	@%p317 bra 	BB4_446;
	bra.uni 	BB4_461;

BB4_446:
	and.b32  	%r17025, %r137, 3;
	shl.b32 	%r17026, %r17025, 2;
	mov.u32 	%r17027, 1985229328;
	shr.u32 	%r17028, %r17027, %r17026;
	and.b32  	%r17009, %r17028, 65535;
	mov.u32 	%r19092, 0;
	// inline asm
	prmt.b32 %r16942, %r3188, %r19092, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16946, %r3187, %r3188, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16950, %r3186, %r3187, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16954, %r3185, %r3186, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16958, %r3184, %r3185, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16962, %r3183, %r3184, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16966, %r3182, %r3183, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16970, %r3181, %r3182, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16974, %r3180, %r3181, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16978, %r3179, %r3180, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16982, %r3178, %r3179, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16986, %r3177, %r3178, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16990, %r3176, %r3177, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16994, %r3175, %r3176, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r16998, %r3174, %r3175, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r17002, %r3173, %r3174, %r17009;
	// inline asm
	// inline asm
	prmt.b32 %r17006, %r19092, %r3173, %r17009;
	// inline asm
	setp.eq.s32	%p333, %r136, 0;
	selp.b32	%r19088, 0, %r16942, %p333;
	selp.b32	%r19089, %r16942, %r16946, %p333;
	selp.b32	%r19090, %r16946, %r16950, %p333;
	selp.b32	%r19091, %r16950, %r16954, %p333;
	selp.b32	%r3180, %r17002, %r17006, %p333;
	selp.b32	%r3184, %r16986, %r16990, %p333;
	selp.b32	%r3183, %r16990, %r16994, %p333;
	selp.b32	%r3182, %r16994, %r16998, %p333;
	selp.b32	%r3181, %r16998, %r17002, %p333;
	selp.b32	%r3188, %r16970, %r16974, %p333;
	selp.b32	%r3187, %r16974, %r16978, %p333;
	selp.b32	%r3186, %r16978, %r16982, %p333;
	selp.b32	%r3185, %r16982, %r16986, %p333;
	selp.b32	%r19116, %r16954, %r16958, %p333;
	selp.b32	%r19117, %r16958, %r16962, %p333;
	selp.b32	%r19118, %r16962, %r16966, %p333;
	selp.b32	%r19119, %r16966, %r16970, %p333;
	mov.u32 	%r19093, %r19092;
	mov.u32 	%r19094, %r19092;
	mov.u32 	%r19095, %r19092;
	mov.u32 	%r19096, %r19092;
	mov.u32 	%r19097, %r19092;
	mov.u32 	%r19098, %r19092;
	mov.u32 	%r19099, %r19092;
	mov.u32 	%r19100, %r19092;
	mov.u32 	%r3175, %r19092;
	mov.u32 	%r3174, %r19092;
	mov.u32 	%r3173, %r19092;

BB4_468:
	mov.u32 	%r3179, %r19092;
	mov.u32 	%r3178, %r19092;
	mov.u32 	%r3177, %r19092;
	bra.uni 	BB4_474;

BB4_460:
	setp.ne.s32	%p306, %r16245, 15;
	@%p306 bra 	BB4_461;

	and.b32  	%r16329, %r137, 3;
	shl.b32 	%r16330, %r16329, 2;
	mov.u32 	%r16331, 1985229328;
	shr.u32 	%r16332, %r16331, %r16330;
	and.b32  	%r16313, %r16332, 65535;
	mov.u32 	%r19100, 0;
	// inline asm
	prmt.b32 %r16246, %r3188, %r19100, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16250, %r3187, %r3188, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16254, %r3186, %r3187, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16258, %r3185, %r3186, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16262, %r3184, %r3185, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16266, %r3183, %r3184, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16270, %r3182, %r3183, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16274, %r3181, %r3182, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16278, %r3180, %r3181, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16282, %r3179, %r3180, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16286, %r3178, %r3179, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16290, %r3177, %r3178, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16294, %r3176, %r3177, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16298, %r3175, %r3176, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16302, %r3174, %r3175, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16306, %r3173, %r3174, %r16313;
	// inline asm
	// inline asm
	prmt.b32 %r16310, %r19100, %r3173, %r16313;
	// inline asm
	setp.eq.s32	%p325, %r136, 0;
	selp.b32	%r19088, %r16274, %r16278, %p325;
	selp.b32	%r19089, %r16278, %r16282, %p325;
	selp.b32	%r19090, %r16282, %r16286, %p325;
	selp.b32	%r19091, %r16286, %r16290, %p325;
	selp.b32	%r19092, %r16258, %r16262, %p325;
	selp.b32	%r19093, %r16262, %r16266, %p325;
	selp.b32	%r19094, %r16266, %r16270, %p325;
	selp.b32	%r19095, %r16270, %r16274, %p325;
	selp.b32	%r19096, 0, %r16246, %p325;
	selp.b32	%r19097, %r16246, %r16250, %p325;
	selp.b32	%r19098, %r16250, %r16254, %p325;
	selp.b32	%r19099, %r16254, %r16258, %p325;
	selp.b32	%r3188, %r16306, %r16310, %p325;
	selp.b32	%r19116, %r16290, %r16294, %p325;
	selp.b32	%r19117, %r16294, %r16298, %p325;
	selp.b32	%r19118, %r16298, %r16302, %p325;
	selp.b32	%r19119, %r16302, %r16306, %p325;
	mov.u32 	%r3175, %r19100;
	mov.u32 	%r3174, %r19100;
	mov.u32 	%r3173, %r19100;
	mov.u32 	%r3180, %r19100;
	mov.u32 	%r3179, %r19100;
	mov.u32 	%r3178, %r19100;
	mov.u32 	%r3177, %r19100;
	mov.u32 	%r3184, %r19100;
	mov.u32 	%r3183, %r19100;
	mov.u32 	%r3182, %r19100;
	mov.u32 	%r3181, %r19100;
	mov.u32 	%r3187, %r19100;
	mov.u32 	%r3186, %r19100;
	mov.u32 	%r3185, %r19100;
	bra.uni 	BB4_474;

BB4_461:
	mov.u32 	%r19089, %r19088;
	mov.u32 	%r19090, %r19088;
	mov.u32 	%r19091, %r19088;
	mov.u32 	%r19092, %r19088;
	mov.u32 	%r19093, %r19088;
	mov.u32 	%r19094, %r19088;
	mov.u32 	%r19095, %r19088;
	mov.u32 	%r19096, %r19088;
	mov.u32 	%r19097, %r19088;
	mov.u32 	%r19098, %r19088;
	mov.u32 	%r19099, %r19088;
	mov.u32 	%r19100, %r3176;
	mov.u32 	%r19116, %r19088;
	mov.u32 	%r19117, %r19088;
	mov.u32 	%r19118, %r19088;
	mov.u32 	%r19119, %r19088;
	bra.uni 	BB4_474;

BB4_32:
	sub.s32 	%r3190, %r18, %r18770;
	add.s32 	%r18820, %r3190, %r18749;
	and.b32  	%r3191, %r18749, 63;
	add.s32 	%r3192, %r3190, %r3191;
	setp.lt.s32	%p21, %r3192, 64;
	bfe.u32 	%r139, %r18749, 2, 4;
	@%p21 bra 	BB4_77;
	bra.uni 	BB4_33;

BB4_77:
	shl.b32 	%r5107, %r137, 2;
	mov.u32 	%r5108, 1985229328;
	shr.u32 	%r5109, %r5108, %r5107;
	and.b32  	%r448, %r5109, 65535;
	setp.gt.s32	%p61, %r139, 7;
	@%p61 bra 	BB4_93;

	setp.gt.s32	%p73, %r139, 3;
	@%p73 bra 	BB4_86;

	setp.gt.s32	%p79, %r139, 1;
	@%p79 bra 	BB4_83;

	setp.eq.s32	%p82, %r139, 0;
	@%p82 bra 	BB4_128;
	bra.uni 	BB4_81;

BB4_128:
	// inline asm
	prmt.b32 %r3188, %r3187, %r3188, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3186, %r3187, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3185, %r3186, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3184, %r3185, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3183, %r3184, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3182, %r3183, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3179, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3178, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3177, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3176, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3175, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3174, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r5771, 0;
	// inline asm
	prmt.b32 %r18807, %r5771, %r3173, %r448;
	// inline asm
	bra.uni 	BB4_129;

BB4_33:
	mov.u32 	%r18841, 0;
	setp.gt.s32	%p22, %r139, 7;
	@%p22 bra 	BB4_49;

	setp.gt.s32	%p34, %r139, 3;
	@%p34 bra 	BB4_42;

	setp.gt.s32	%p40, %r139, 1;
	@%p40 bra 	BB4_39;

	setp.eq.s32	%p43, %r139, 0;
	@%p43 bra 	BB4_75;
	bra.uni 	BB4_37;

BB4_75:
	and.b32  	%r4597, %r137, 3;
	shl.b32 	%r4598, %r4597, 2;
	mov.u32 	%r4599, 1985229328;
	shr.u32 	%r4600, %r4599, %r4598;
	and.b32  	%r4581, %r4600, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r4514, %r3188, %r19060, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4518, %r3187, %r3188, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4522, %r3186, %r3187, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4526, %r3185, %r3186, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4530, %r3184, %r3185, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4534, %r3183, %r3184, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4538, %r3182, %r3183, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4542, %r3181, %r3182, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4546, %r3180, %r3181, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4550, %r3179, %r3180, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4554, %r3178, %r3179, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4558, %r3177, %r3178, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r3176, %r3177, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r3175, %r3176, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r3174, %r3175, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4574, %r3173, %r3174, %r4581;
	// inline asm
	// inline asm
	prmt.b32 %r4578, %r19060, %r3173, %r4581;
	// inline asm
	setp.eq.s32	%p60, %r136, 0;
	selp.b32	%r18784, %r4562, %r4566, %p60;
	selp.b32	%r3175, %r4566, %r4570, %p60;
	selp.b32	%r3174, %r4570, %r4574, %p60;
	selp.b32	%r3173, %r4574, %r4578, %p60;
	selp.b32	%r3180, %r4546, %r4550, %p60;
	selp.b32	%r3179, %r4550, %r4554, %p60;
	selp.b32	%r3178, %r4554, %r4558, %p60;
	selp.b32	%r3177, %r4558, %r4562, %p60;
	selp.b32	%r3184, %r4530, %r4534, %p60;
	selp.b32	%r3183, %r4534, %r4538, %p60;
	selp.b32	%r3182, %r4538, %r4542, %p60;
	selp.b32	%r3181, %r4542, %r4546, %p60;
	selp.b32	%r3188, %r4514, %r4518, %p60;
	selp.b32	%r3187, %r4518, %r4522, %p60;
	selp.b32	%r3186, %r4522, %r4526, %p60;
	selp.b32	%r3185, %r4526, %r4530, %p60;
	selp.b32	%r19059, 0, %r4514, %p60;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19063, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r18800, %r19060;
	mov.u32 	%r19057, %r19060;
	mov.u32 	%r19058, %r19060;
	bra.uni 	BB4_76;

BB4_93:
	setp.gt.s32	%p62, %r139, 11;
	@%p62 bra 	BB4_101;

	setp.gt.s32	%p68, %r139, 9;
	@%p68 bra 	BB4_98;

	setp.eq.s32	%p71, %r139, 8;
	@%p71 bra 	BB4_118;
	bra.uni 	BB4_96;

BB4_118:
	// inline asm
	prmt.b32 %r3188, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3181, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	bra.uni 	BB4_119;

BB4_49:
	setp.gt.s32	%p23, %r139, 11;
	@%p23 bra 	BB4_57;

	setp.gt.s32	%p29, %r139, 9;
	@%p29 bra 	BB4_54;

	setp.eq.s32	%p32, %r139, 8;
	@%p32 bra 	BB4_69;
	bra.uni 	BB4_52;

BB4_69:
	and.b32  	%r3901, %r137, 3;
	shl.b32 	%r3902, %r3901, 2;
	mov.u32 	%r3903, 1985229328;
	shr.u32 	%r3904, %r3903, %r3902;
	and.b32  	%r3885, %r3904, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r3818, %r3188, %r19064, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3822, %r3187, %r3188, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3826, %r3186, %r3187, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3830, %r3185, %r3186, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3834, %r3184, %r3185, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3838, %r3183, %r3184, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3842, %r3182, %r3183, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3846, %r3181, %r3182, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3850, %r3180, %r3181, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3854, %r3179, %r3180, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3858, %r3178, %r3179, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3862, %r3177, %r3178, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3866, %r3176, %r3177, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3870, %r3175, %r3176, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3874, %r3174, %r3175, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3878, %r3173, %r3174, %r3885;
	// inline asm
	// inline asm
	prmt.b32 %r3882, %r19064, %r3173, %r3885;
	// inline asm
	setp.eq.s32	%p52, %r136, 0;
	selp.b32	%r19060, %r3818, %r3822, %p52;
	selp.b32	%r19061, %r3822, %r3826, %p52;
	selp.b32	%r19062, %r3826, %r3830, %p52;
	selp.b32	%r19063, %r3830, %r3834, %p52;
	selp.b32	%r19067, 0, %r3818, %p52;
	selp.b32	%r3184, %r3866, %r3870, %p52;
	selp.b32	%r3183, %r3870, %r3874, %p52;
	selp.b32	%r3182, %r3874, %r3878, %p52;
	selp.b32	%r3181, %r3878, %r3882, %p52;
	selp.b32	%r3188, %r3850, %r3854, %p52;
	selp.b32	%r3187, %r3854, %r3858, %p52;
	selp.b32	%r3186, %r3858, %r3862, %p52;
	selp.b32	%r3185, %r3862, %r3866, %p52;
	selp.b32	%r18800, %r3834, %r3838, %p52;
	selp.b32	%r19057, %r3838, %r3842, %p52;
	selp.b32	%r19058, %r3842, %r3846, %p52;
	selp.b32	%r19059, %r3846, %r3850, %p52;
	mov.u32 	%r19065, %r19064;
	mov.u32 	%r19066, %r19064;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r18784, %r19064;
	mov.u32 	%r3175, %r19064;
	mov.u32 	%r3174, %r19064;
	mov.u32 	%r3173, %r19064;
	mov.u32 	%r3180, %r19064;
	bra.uni 	BB4_70;

BB4_86:
	setp.gt.s32	%p74, %r139, 5;
	@%p74 bra 	BB4_90;

	setp.eq.s32	%p77, %r139, 4;
	@%p77 bra 	BB4_124;
	bra.uni 	BB4_88;

BB4_124:
	// inline asm
	prmt.b32 %r3188, %r3183, %r3184, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3182, %r3183, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3179, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3178, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3177, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	bra.uni 	BB4_129;

BB4_42:
	setp.gt.s32	%p35, %r139, 5;
	@%p35 bra 	BB4_46;

	setp.eq.s32	%p38, %r139, 4;
	@%p38 bra 	BB4_72;
	bra.uni 	BB4_44;

BB4_72:
	and.b32  	%r4249, %r137, 3;
	shl.b32 	%r4250, %r4249, 2;
	mov.u32 	%r4251, 1985229328;
	shr.u32 	%r4252, %r4251, %r4250;
	and.b32  	%r4233, %r4252, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r4166, %r3188, %r19060, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4170, %r3187, %r3188, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4174, %r3186, %r3187, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4178, %r3185, %r3186, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4182, %r3184, %r3185, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4186, %r3183, %r3184, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4190, %r3182, %r3183, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4194, %r3181, %r3182, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4198, %r3180, %r3181, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4202, %r3179, %r3180, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4206, %r3178, %r3179, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4210, %r3177, %r3178, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4214, %r3176, %r3177, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4218, %r3175, %r3176, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4222, %r3174, %r3175, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4226, %r3173, %r3174, %r4233;
	// inline asm
	// inline asm
	prmt.b32 %r4230, %r19060, %r3173, %r4233;
	// inline asm
	setp.eq.s32	%p56, %r136, 0;
	selp.b32	%r19063, 0, %r4166, %p56;
	selp.b32	%r3180, %r4214, %r4218, %p56;
	selp.b32	%r3179, %r4218, %r4222, %p56;
	selp.b32	%r3178, %r4222, %r4226, %p56;
	selp.b32	%r3177, %r4226, %r4230, %p56;
	selp.b32	%r3184, %r4198, %r4202, %p56;
	selp.b32	%r3183, %r4202, %r4206, %p56;
	selp.b32	%r3182, %r4206, %r4210, %p56;
	selp.b32	%r3181, %r4210, %r4214, %p56;
	selp.b32	%r3188, %r4182, %r4186, %p56;
	selp.b32	%r3187, %r4186, %r4190, %p56;
	selp.b32	%r3186, %r4190, %r4194, %p56;
	selp.b32	%r3185, %r4194, %r4198, %p56;
	selp.b32	%r18800, %r4166, %r4170, %p56;
	selp.b32	%r19057, %r4170, %r4174, %p56;
	selp.b32	%r19058, %r4174, %r4178, %p56;
	selp.b32	%r19059, %r4178, %r4182, %p56;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r18784, %r19060;
	bra.uni 	BB4_73;

BB4_101:
	setp.gt.s32	%p63, %r139, 13;
	@%p63 bra 	BB4_105;

	setp.eq.s32	%p66, %r139, 12;
	@%p66 bra 	BB4_112;
	bra.uni 	BB4_103;

BB4_112:
	// inline asm
	prmt.b32 %r3188, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3185, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	mov.u32 	%r3184, %r3176;
	bra.uni 	BB4_113;

BB4_57:
	setp.gt.s32	%p24, %r139, 13;
	@%p24 bra 	BB4_61;

	setp.eq.s32	%p27, %r139, 12;
	@%p27 bra 	BB4_66;
	bra.uni 	BB4_59;

BB4_66:
	and.b32  	%r3553, %r137, 3;
	shl.b32 	%r3554, %r3553, 2;
	mov.u32 	%r3555, 1985229328;
	shr.u32 	%r3556, %r3555, %r3554;
	and.b32  	%r3537, %r3556, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r3470, %r3188, %r19068, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3474, %r3187, %r3188, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3478, %r3186, %r3187, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3482, %r3185, %r3186, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3486, %r3184, %r3185, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3490, %r3183, %r3184, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3494, %r3182, %r3183, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3498, %r3181, %r3182, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3502, %r3180, %r3181, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3506, %r3179, %r3180, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3510, %r3178, %r3179, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3514, %r3177, %r3178, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3518, %r3176, %r3177, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3522, %r3175, %r3176, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3526, %r3174, %r3175, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3530, %r3173, %r3174, %r3537;
	// inline asm
	// inline asm
	prmt.b32 %r3534, %r19068, %r3173, %r3537;
	// inline asm
	setp.eq.s32	%p48, %r136, 0;
	selp.b32	%r19060, %r3486, %r3490, %p48;
	selp.b32	%r19061, %r3490, %r3494, %p48;
	selp.b32	%r19062, %r3494, %r3498, %p48;
	selp.b32	%r19063, %r3498, %r3502, %p48;
	selp.b32	%r19064, %r3470, %r3474, %p48;
	selp.b32	%r19065, %r3474, %r3478, %p48;
	selp.b32	%r19066, %r3478, %r3482, %p48;
	selp.b32	%r19067, %r3482, %r3486, %p48;
	selp.b32	%r19071, 0, %r3470, %p48;
	selp.b32	%r3188, %r3518, %r3522, %p48;
	selp.b32	%r3187, %r3522, %r3526, %p48;
	selp.b32	%r3186, %r3526, %r3530, %p48;
	selp.b32	%r3185, %r3530, %r3534, %p48;
	selp.b32	%r18800, %r3502, %r3506, %p48;
	selp.b32	%r19057, %r3506, %r3510, %p48;
	selp.b32	%r19058, %r3510, %r3514, %p48;
	selp.b32	%r19059, %r3514, %r3518, %p48;
	mov.u32 	%r19069, %r19068;
	mov.u32 	%r19070, %r19068;
	mov.u32 	%r18784, %r19068;
	mov.u32 	%r3175, %r19068;
	mov.u32 	%r3174, %r19068;
	mov.u32 	%r3173, %r19068;
	mov.u32 	%r3180, %r19068;
	mov.u32 	%r3179, %r19068;
	mov.u32 	%r3178, %r19068;
	mov.u32 	%r3177, %r19068;
	mov.u32 	%r3184, %r19068;
	bra.uni 	BB4_67;

BB4_83:
	setp.eq.s32	%p80, %r139, 2;
	@%p80 bra 	BB4_126;
	bra.uni 	BB4_84;

BB4_126:
	// inline asm
	prmt.b32 %r3188, %r3185, %r3186, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3184, %r3185, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3183, %r3184, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3182, %r3183, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3179, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3178, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3177, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3176, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3174, 0;
	// inline asm
	prmt.b32 %r3175, %r3174, %r3173, %r448;
	// inline asm
	mov.u32 	%r18807, %r3174;
	bra.uni 	BB4_129;

BB4_39:
	setp.eq.s32	%p41, %r139, 2;
	@%p41 bra 	BB4_74;
	bra.uni 	BB4_40;

BB4_74:
	and.b32  	%r4423, %r137, 3;
	shl.b32 	%r4424, %r4423, 2;
	mov.u32 	%r4425, 1985229328;
	shr.u32 	%r4426, %r4425, %r4424;
	and.b32  	%r4407, %r4426, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r4340, %r3188, %r19060, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4344, %r3187, %r3188, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4348, %r3186, %r3187, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4352, %r3185, %r3186, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4356, %r3184, %r3185, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4360, %r3183, %r3184, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4364, %r3182, %r3183, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4368, %r3181, %r3182, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4372, %r3180, %r3181, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4376, %r3179, %r3180, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4380, %r3178, %r3179, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4384, %r3177, %r3178, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4388, %r3176, %r3177, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4392, %r3175, %r3176, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4396, %r3174, %r3175, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4400, %r3173, %r3174, %r4407;
	// inline asm
	// inline asm
	prmt.b32 %r4404, %r19060, %r3173, %r4407;
	// inline asm
	setp.eq.s32	%p58, %r136, 0;
	selp.b32	%r18784, %r4396, %r4400, %p58;
	selp.b32	%r3175, %r4400, %r4404, %p58;
	selp.b32	%r3180, %r4380, %r4384, %p58;
	selp.b32	%r3179, %r4384, %r4388, %p58;
	selp.b32	%r3178, %r4388, %r4392, %p58;
	selp.b32	%r3177, %r4392, %r4396, %p58;
	selp.b32	%r3184, %r4364, %r4368, %p58;
	selp.b32	%r3183, %r4368, %r4372, %p58;
	selp.b32	%r3182, %r4372, %r4376, %p58;
	selp.b32	%r3181, %r4376, %r4380, %p58;
	selp.b32	%r3188, %r4348, %r4352, %p58;
	selp.b32	%r3187, %r4352, %r4356, %p58;
	selp.b32	%r3186, %r4356, %r4360, %p58;
	selp.b32	%r3185, %r4360, %r4364, %p58;
	selp.b32	%r19057, 0, %r4340, %p58;
	selp.b32	%r19058, %r4340, %r4344, %p58;
	selp.b32	%r19059, %r4344, %r4348, %p58;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19063, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r3174, %r19060;
	mov.u32 	%r3173, %r19060;
	mov.u32 	%r18800, %r19060;
	bra.uni 	BB4_76;

BB4_98:
	setp.eq.s32	%p69, %r139, 10;
	@%p69 bra 	BB4_116;
	bra.uni 	BB4_99;

BB4_116:
	// inline asm
	prmt.b32 %r3188, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3183, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	bra.uni 	BB4_114;

BB4_54:
	setp.eq.s32	%p30, %r139, 10;
	@%p30 bra 	BB4_68;
	bra.uni 	BB4_55;

BB4_68:
	and.b32  	%r3727, %r137, 3;
	shl.b32 	%r3728, %r3727, 2;
	mov.u32 	%r3729, 1985229328;
	shr.u32 	%r3730, %r3729, %r3728;
	and.b32  	%r3711, %r3730, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r3644, %r3188, %r19064, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3648, %r3187, %r3188, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3652, %r3186, %r3187, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3656, %r3185, %r3186, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3660, %r3184, %r3185, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3664, %r3183, %r3184, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3668, %r3182, %r3183, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3672, %r3181, %r3182, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3676, %r3180, %r3181, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3680, %r3179, %r3180, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3684, %r3178, %r3179, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3688, %r3177, %r3178, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3692, %r3176, %r3177, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3696, %r3175, %r3176, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3700, %r3174, %r3175, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3704, %r3173, %r3174, %r3711;
	// inline asm
	// inline asm
	prmt.b32 %r3708, %r19064, %r3173, %r3711;
	// inline asm
	setp.eq.s32	%p50, %r136, 0;
	selp.b32	%r19060, %r3652, %r3656, %p50;
	selp.b32	%r19061, %r3656, %r3660, %p50;
	selp.b32	%r19062, %r3660, %r3664, %p50;
	selp.b32	%r19063, %r3664, %r3668, %p50;
	selp.b32	%r19065, 0, %r3644, %p50;
	selp.b32	%r19066, %r3644, %r3648, %p50;
	selp.b32	%r19067, %r3648, %r3652, %p50;
	selp.b32	%r3184, %r3700, %r3704, %p50;
	selp.b32	%r3183, %r3704, %r3708, %p50;
	selp.b32	%r3188, %r3684, %r3688, %p50;
	selp.b32	%r3187, %r3688, %r3692, %p50;
	selp.b32	%r3186, %r3692, %r3696, %p50;
	selp.b32	%r3185, %r3696, %r3700, %p50;
	selp.b32	%r18800, %r3668, %r3672, %p50;
	selp.b32	%r19057, %r3672, %r3676, %p50;
	selp.b32	%r19058, %r3676, %r3680, %p50;
	selp.b32	%r19059, %r3680, %r3684, %p50;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r18784, %r19064;
	mov.u32 	%r3175, %r19064;
	mov.u32 	%r3174, %r19064;
	mov.u32 	%r3173, %r19064;
	mov.u32 	%r3180, %r19064;
	mov.u32 	%r3179, %r19064;
	mov.u32 	%r3178, %r19064;
	mov.u32 	%r3177, %r19064;
	mov.u32 	%r3182, %r19064;
	mov.u32 	%r3181, %r19064;
	bra.uni 	BB4_76;

BB4_90:
	setp.eq.s32	%p75, %r139, 6;
	@%p75 bra 	BB4_122;
	bra.uni 	BB4_91;

BB4_122:
	// inline asm
	prmt.b32 %r3188, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3179, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	bra.uni 	BB4_120;

BB4_46:
	setp.eq.s32	%p36, %r139, 6;
	@%p36 bra 	BB4_71;
	bra.uni 	BB4_47;

BB4_71:
	and.b32  	%r4075, %r137, 3;
	shl.b32 	%r4076, %r4075, 2;
	mov.u32 	%r4077, 1985229328;
	shr.u32 	%r4078, %r4077, %r4076;
	and.b32  	%r4059, %r4078, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r3992, %r3188, %r19060, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r3996, %r3187, %r3188, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4000, %r3186, %r3187, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4004, %r3185, %r3186, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4008, %r3184, %r3185, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4012, %r3183, %r3184, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4016, %r3182, %r3183, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4020, %r3181, %r3182, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4024, %r3180, %r3181, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4028, %r3179, %r3180, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4032, %r3178, %r3179, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4036, %r3177, %r3178, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4040, %r3176, %r3177, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4044, %r3175, %r3176, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4048, %r3174, %r3175, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4052, %r3173, %r3174, %r4059;
	// inline asm
	// inline asm
	prmt.b32 %r4056, %r19060, %r3173, %r4059;
	// inline asm
	setp.eq.s32	%p54, %r136, 0;
	selp.b32	%r19061, 0, %r3992, %p54;
	selp.b32	%r19062, %r3992, %r3996, %p54;
	selp.b32	%r19063, %r3996, %r4000, %p54;
	selp.b32	%r3180, %r4048, %r4052, %p54;
	selp.b32	%r3179, %r4052, %r4056, %p54;
	selp.b32	%r3184, %r4032, %r4036, %p54;
	selp.b32	%r3183, %r4036, %r4040, %p54;
	selp.b32	%r3182, %r4040, %r4044, %p54;
	selp.b32	%r3181, %r4044, %r4048, %p54;
	selp.b32	%r3188, %r4016, %r4020, %p54;
	selp.b32	%r3187, %r4020, %r4024, %p54;
	selp.b32	%r3186, %r4024, %r4028, %p54;
	selp.b32	%r3185, %r4028, %r4032, %p54;
	selp.b32	%r18800, %r4000, %r4004, %p54;
	selp.b32	%r19057, %r4004, %r4008, %p54;
	selp.b32	%r19058, %r4008, %r4012, %p54;
	selp.b32	%r19059, %r4012, %r4016, %p54;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r18784, %r19060;
	mov.u32 	%r3175, %r19060;
	mov.u32 	%r3174, %r19060;
	mov.u32 	%r3173, %r19060;
	mov.u32 	%r3178, %r19060;
	mov.u32 	%r3177, %r19060;
	bra.uni 	BB4_76;

BB4_105:
	setp.eq.s32	%p64, %r139, 14;
	@%p64 bra 	BB4_110;
	bra.uni 	BB4_106;

BB4_110:
	// inline asm
	prmt.b32 %r3188, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3187, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	mov.u32 	%r3184, %r3176;
	mov.u32 	%r3183, %r3176;
	mov.u32 	%r3182, %r3176;
	mov.u32 	%r3181, %r3176;
	bra.uni 	BB4_109;

BB4_61:
	setp.eq.s32	%p25, %r139, 14;
	@%p25 bra 	BB4_65;
	bra.uni 	BB4_62;

BB4_65:
	and.b32  	%r3379, %r137, 3;
	shl.b32 	%r3380, %r3379, 2;
	mov.u32 	%r3381, 1985229328;
	shr.u32 	%r3382, %r3381, %r3380;
	and.b32  	%r3363, %r3382, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r3296, %r3188, %r19068, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3300, %r3187, %r3188, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3304, %r3186, %r3187, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3308, %r3185, %r3186, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3312, %r3184, %r3185, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3316, %r3183, %r3184, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3320, %r3182, %r3183, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3324, %r3181, %r3182, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3328, %r3180, %r3181, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3332, %r3179, %r3180, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3336, %r3178, %r3179, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3340, %r3177, %r3178, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3344, %r3176, %r3177, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3348, %r3175, %r3176, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3352, %r3174, %r3175, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3356, %r3173, %r3174, %r3363;
	// inline asm
	// inline asm
	prmt.b32 %r3360, %r19068, %r3173, %r3363;
	// inline asm
	setp.eq.s32	%p46, %r136, 0;
	selp.b32	%r19060, %r3320, %r3324, %p46;
	selp.b32	%r19061, %r3324, %r3328, %p46;
	selp.b32	%r19062, %r3328, %r3332, %p46;
	selp.b32	%r19063, %r3332, %r3336, %p46;
	selp.b32	%r19064, %r3304, %r3308, %p46;
	selp.b32	%r19065, %r3308, %r3312, %p46;
	selp.b32	%r19066, %r3312, %r3316, %p46;
	selp.b32	%r19067, %r3316, %r3320, %p46;
	selp.b32	%r19069, 0, %r3296, %p46;
	selp.b32	%r19070, %r3296, %r3300, %p46;
	selp.b32	%r19071, %r3300, %r3304, %p46;
	selp.b32	%r3188, %r3352, %r3356, %p46;
	selp.b32	%r3187, %r3356, %r3360, %p46;
	selp.b32	%r18800, %r3336, %r3340, %p46;
	selp.b32	%r19057, %r3340, %r3344, %p46;
	selp.b32	%r19058, %r3344, %r3348, %p46;
	selp.b32	%r19059, %r3348, %r3352, %p46;
	mov.u32 	%r18784, %r19068;
	mov.u32 	%r3175, %r19068;
	mov.u32 	%r3174, %r19068;
	mov.u32 	%r3173, %r19068;
	mov.u32 	%r3180, %r19068;
	mov.u32 	%r3179, %r19068;
	mov.u32 	%r3178, %r19068;
	mov.u32 	%r3177, %r19068;
	mov.u32 	%r3184, %r19068;
	mov.u32 	%r3183, %r19068;
	mov.u32 	%r3182, %r19068;
	mov.u32 	%r3181, %r19068;
	mov.u32 	%r3186, %r19068;
	mov.u32 	%r3185, %r19068;
	bra.uni 	BB4_76;

BB4_81:
	setp.eq.s32	%p83, %r139, 1;
	@%p83 bra 	BB4_127;
	bra.uni 	BB4_82;

BB4_127:
	// inline asm
	prmt.b32 %r3188, %r3186, %r3187, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3185, %r3186, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3184, %r3185, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3183, %r3184, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3182, %r3183, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3179, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3178, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3177, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3176, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3175, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r18807, 0;
	// inline asm
	prmt.b32 %r3174, %r18807, %r3173, %r448;
	// inline asm
	bra.uni 	BB4_129;

BB4_37:
	setp.eq.s32	%p44, %r139, 1;
	@%p44 bra 	BB4_38;
	bra.uni 	BB4_63;

BB4_38:
	and.b32  	%r4510, %r137, 3;
	shl.b32 	%r4511, %r4510, 2;
	mov.u32 	%r4512, 1985229328;
	shr.u32 	%r4513, %r4512, %r4511;
	and.b32  	%r4494, %r4513, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r4427, %r3188, %r19060, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4431, %r3187, %r3188, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4435, %r3186, %r3187, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4439, %r3185, %r3186, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4443, %r3184, %r3185, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4447, %r3183, %r3184, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4451, %r3182, %r3183, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4455, %r3181, %r3182, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4459, %r3180, %r3181, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4463, %r3179, %r3180, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4467, %r3178, %r3179, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4471, %r3177, %r3178, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4475, %r3176, %r3177, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4479, %r3175, %r3176, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4483, %r3174, %r3175, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4487, %r3173, %r3174, %r4494;
	// inline asm
	// inline asm
	prmt.b32 %r4491, %r19060, %r3173, %r4494;
	// inline asm
	setp.eq.s32	%p59, %r136, 0;
	selp.b32	%r18784, %r4479, %r4483, %p59;
	selp.b32	%r3175, %r4483, %r4487, %p59;
	selp.b32	%r3174, %r4487, %r4491, %p59;
	selp.b32	%r3180, %r4463, %r4467, %p59;
	selp.b32	%r3179, %r4467, %r4471, %p59;
	selp.b32	%r3178, %r4471, %r4475, %p59;
	selp.b32	%r3177, %r4475, %r4479, %p59;
	selp.b32	%r3184, %r4447, %r4451, %p59;
	selp.b32	%r3183, %r4451, %r4455, %p59;
	selp.b32	%r3182, %r4455, %r4459, %p59;
	selp.b32	%r3181, %r4459, %r4463, %p59;
	selp.b32	%r3188, %r4431, %r4435, %p59;
	selp.b32	%r3187, %r4435, %r4439, %p59;
	selp.b32	%r3186, %r4439, %r4443, %p59;
	selp.b32	%r3185, %r4443, %r4447, %p59;
	selp.b32	%r19058, 0, %r4427, %p59;
	selp.b32	%r19059, %r4427, %r4431, %p59;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19063, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r3173, %r19060;
	mov.u32 	%r18800, %r19060;
	mov.u32 	%r19057, %r19060;
	bra.uni 	BB4_76;

BB4_96:
	setp.eq.s32	%p72, %r139, 9;
	@%p72 bra 	BB4_117;
	bra.uni 	BB4_97;

BB4_117:
	// inline asm
	prmt.b32 %r3188, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3182, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	mov.u32 	%r3181, %r3176;
	bra.uni 	BB4_129;

BB4_52:
	setp.eq.s32	%p33, %r139, 9;
	@%p33 bra 	BB4_53;
	bra.uni 	BB4_63;

BB4_53:
	and.b32  	%r3814, %r137, 3;
	shl.b32 	%r3815, %r3814, 2;
	mov.u32 	%r3816, 1985229328;
	shr.u32 	%r3817, %r3816, %r3815;
	and.b32  	%r3798, %r3817, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r3731, %r3188, %r19064, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3735, %r3187, %r3188, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3739, %r3186, %r3187, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3743, %r3185, %r3186, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3747, %r3184, %r3185, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3751, %r3183, %r3184, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3755, %r3182, %r3183, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3759, %r3181, %r3182, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3763, %r3180, %r3181, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3767, %r3179, %r3180, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3771, %r3178, %r3179, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3775, %r3177, %r3178, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3779, %r3176, %r3177, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3783, %r3175, %r3176, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3787, %r3174, %r3175, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3791, %r3173, %r3174, %r3798;
	// inline asm
	// inline asm
	prmt.b32 %r3795, %r19064, %r3173, %r3798;
	// inline asm
	setp.eq.s32	%p51, %r136, 0;
	selp.b32	%r19060, %r3735, %r3739, %p51;
	selp.b32	%r19061, %r3739, %r3743, %p51;
	selp.b32	%r19062, %r3743, %r3747, %p51;
	selp.b32	%r19063, %r3747, %r3751, %p51;
	selp.b32	%r19066, 0, %r3731, %p51;
	selp.b32	%r19067, %r3731, %r3735, %p51;
	selp.b32	%r3184, %r3783, %r3787, %p51;
	selp.b32	%r3183, %r3787, %r3791, %p51;
	selp.b32	%r3182, %r3791, %r3795, %p51;
	selp.b32	%r3188, %r3767, %r3771, %p51;
	selp.b32	%r3187, %r3771, %r3775, %p51;
	selp.b32	%r3186, %r3775, %r3779, %p51;
	selp.b32	%r3185, %r3779, %r3783, %p51;
	selp.b32	%r18800, %r3751, %r3755, %p51;
	selp.b32	%r19057, %r3755, %r3759, %p51;
	selp.b32	%r19058, %r3759, %r3763, %p51;
	selp.b32	%r19059, %r3763, %r3767, %p51;
	mov.u32 	%r19065, %r19064;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r18784, %r19064;
	mov.u32 	%r3175, %r19064;
	mov.u32 	%r3174, %r19064;
	mov.u32 	%r3173, %r19064;
	mov.u32 	%r3180, %r19064;
	mov.u32 	%r3179, %r19064;
	mov.u32 	%r3178, %r19064;
	mov.u32 	%r3177, %r19064;
	mov.u32 	%r3181, %r19064;
	bra.uni 	BB4_76;

BB4_88:
	setp.eq.s32	%p78, %r139, 5;
	@%p78 bra 	BB4_123;
	bra.uni 	BB4_89;

BB4_123:
	// inline asm
	prmt.b32 %r3188, %r3182, %r3183, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3179, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3178, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3177, %r3176;
	bra.uni 	BB4_129;

BB4_44:
	setp.eq.s32	%p39, %r139, 5;
	@%p39 bra 	BB4_45;
	bra.uni 	BB4_63;

BB4_45:
	and.b32  	%r4162, %r137, 3;
	shl.b32 	%r4163, %r4162, 2;
	mov.u32 	%r4164, 1985229328;
	shr.u32 	%r4165, %r4164, %r4163;
	and.b32  	%r4146, %r4165, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r4079, %r3188, %r19060, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4083, %r3187, %r3188, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4087, %r3186, %r3187, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4091, %r3185, %r3186, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4095, %r3184, %r3185, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4099, %r3183, %r3184, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4103, %r3182, %r3183, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4107, %r3181, %r3182, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4111, %r3180, %r3181, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4115, %r3179, %r3180, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4119, %r3178, %r3179, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4123, %r3177, %r3178, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4127, %r3176, %r3177, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4131, %r3175, %r3176, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4135, %r3174, %r3175, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4139, %r3173, %r3174, %r4146;
	// inline asm
	// inline asm
	prmt.b32 %r4143, %r19060, %r3173, %r4146;
	// inline asm
	setp.eq.s32	%p55, %r136, 0;
	selp.b32	%r19062, 0, %r4079, %p55;
	selp.b32	%r19063, %r4079, %r4083, %p55;
	selp.b32	%r3180, %r4131, %r4135, %p55;
	selp.b32	%r3179, %r4135, %r4139, %p55;
	selp.b32	%r3178, %r4139, %r4143, %p55;
	selp.b32	%r3184, %r4115, %r4119, %p55;
	selp.b32	%r3183, %r4119, %r4123, %p55;
	selp.b32	%r3182, %r4123, %r4127, %p55;
	selp.b32	%r3181, %r4127, %r4131, %p55;
	selp.b32	%r3188, %r4099, %r4103, %p55;
	selp.b32	%r3187, %r4103, %r4107, %p55;
	selp.b32	%r3186, %r4107, %r4111, %p55;
	selp.b32	%r3185, %r4111, %r4115, %p55;
	selp.b32	%r18800, %r4083, %r4087, %p55;
	selp.b32	%r19057, %r4087, %r4091, %p55;
	selp.b32	%r19058, %r4091, %r4095, %p55;
	selp.b32	%r19059, %r4095, %r4099, %p55;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r18784, %r19060;
	mov.u32 	%r3175, %r19060;
	mov.u32 	%r3174, %r19060;
	mov.u32 	%r3173, %r19060;
	mov.u32 	%r3177, %r19060;
	bra.uni 	BB4_76;

BB4_103:
	setp.eq.s32	%p67, %r139, 13;
	@%p67 bra 	BB4_111;
	bra.uni 	BB4_104;

BB4_111:
	// inline asm
	prmt.b32 %r3188, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3186, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	mov.u32 	%r3184, %r3176;
	mov.u32 	%r3183, %r3176;
	mov.u32 	%r3182, %r3176;
	mov.u32 	%r3181, %r3176;
	mov.u32 	%r3185, %r3176;
	bra.uni 	BB4_129;

BB4_59:
	setp.eq.s32	%p28, %r139, 13;
	@%p28 bra 	BB4_60;
	bra.uni 	BB4_63;

BB4_60:
	and.b32  	%r3466, %r137, 3;
	shl.b32 	%r3467, %r3466, 2;
	mov.u32 	%r3468, 1985229328;
	shr.u32 	%r3469, %r3468, %r3467;
	and.b32  	%r3450, %r3469, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r3383, %r3188, %r19068, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3387, %r3187, %r3188, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3391, %r3186, %r3187, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3395, %r3185, %r3186, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3399, %r3184, %r3185, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3403, %r3183, %r3184, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3407, %r3182, %r3183, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3411, %r3181, %r3182, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3415, %r3180, %r3181, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3419, %r3179, %r3180, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3423, %r3178, %r3179, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3427, %r3177, %r3178, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3431, %r3176, %r3177, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3435, %r3175, %r3176, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3439, %r3174, %r3175, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3443, %r3173, %r3174, %r3450;
	// inline asm
	// inline asm
	prmt.b32 %r3447, %r19068, %r3173, %r3450;
	// inline asm
	setp.eq.s32	%p47, %r136, 0;
	selp.b32	%r19060, %r3403, %r3407, %p47;
	selp.b32	%r19061, %r3407, %r3411, %p47;
	selp.b32	%r19062, %r3411, %r3415, %p47;
	selp.b32	%r19063, %r3415, %r3419, %p47;
	selp.b32	%r19064, %r3387, %r3391, %p47;
	selp.b32	%r19065, %r3391, %r3395, %p47;
	selp.b32	%r19066, %r3395, %r3399, %p47;
	selp.b32	%r19067, %r3399, %r3403, %p47;
	selp.b32	%r19070, 0, %r3383, %p47;
	selp.b32	%r19071, %r3383, %r3387, %p47;
	selp.b32	%r3188, %r3435, %r3439, %p47;
	selp.b32	%r3187, %r3439, %r3443, %p47;
	selp.b32	%r3186, %r3443, %r3447, %p47;
	selp.b32	%r18800, %r3419, %r3423, %p47;
	selp.b32	%r19057, %r3423, %r3427, %p47;
	selp.b32	%r19058, %r3427, %r3431, %p47;
	selp.b32	%r19059, %r3431, %r3435, %p47;
	mov.u32 	%r19069, %r19068;
	mov.u32 	%r18784, %r19068;
	mov.u32 	%r3175, %r19068;
	mov.u32 	%r3174, %r19068;
	mov.u32 	%r3173, %r19068;
	mov.u32 	%r3180, %r19068;
	mov.u32 	%r3179, %r19068;
	mov.u32 	%r3178, %r19068;
	mov.u32 	%r3177, %r19068;
	mov.u32 	%r3184, %r19068;
	mov.u32 	%r3183, %r19068;
	mov.u32 	%r3182, %r19068;
	mov.u32 	%r3181, %r19068;
	mov.u32 	%r3185, %r19068;
	bra.uni 	BB4_76;

BB4_84:
	setp.eq.s32	%p81, %r139, 3;
	@%p81 bra 	BB4_125;
	bra.uni 	BB4_85;

BB4_125:
	// inline asm
	prmt.b32 %r3188, %r3184, %r3185, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3183, %r3184, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3182, %r3183, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3181, %r3182, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3180, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3179, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3178, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3177, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3175, 0;
	// inline asm
	prmt.b32 %r3176, %r3175, %r3173, %r448;
	// inline asm
	mov.u32 	%r3174, %r3175;
	mov.u32 	%r18807, %r3175;
	bra.uni 	BB4_129;

BB4_40:
	setp.eq.s32	%p42, %r139, 3;
	@%p42 bra 	BB4_41;
	bra.uni 	BB4_63;

BB4_41:
	and.b32  	%r4336, %r137, 3;
	shl.b32 	%r4337, %r4336, 2;
	mov.u32 	%r4338, 1985229328;
	shr.u32 	%r4339, %r4338, %r4337;
	and.b32  	%r4320, %r4339, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r4253, %r3188, %r19060, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4257, %r3187, %r3188, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4261, %r3186, %r3187, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4265, %r3185, %r3186, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4269, %r3184, %r3185, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4273, %r3183, %r3184, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4277, %r3182, %r3183, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4281, %r3181, %r3182, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4285, %r3180, %r3181, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4289, %r3179, %r3180, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4293, %r3178, %r3179, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4297, %r3177, %r3178, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4301, %r3176, %r3177, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4305, %r3175, %r3176, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4309, %r3174, %r3175, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4313, %r3173, %r3174, %r4320;
	// inline asm
	// inline asm
	prmt.b32 %r4317, %r19060, %r3173, %r4320;
	// inline asm
	setp.eq.s32	%p57, %r136, 0;
	selp.b32	%r18784, %r4313, %r4317, %p57;
	selp.b32	%r3180, %r4297, %r4301, %p57;
	selp.b32	%r3179, %r4301, %r4305, %p57;
	selp.b32	%r3178, %r4305, %r4309, %p57;
	selp.b32	%r3177, %r4309, %r4313, %p57;
	selp.b32	%r3184, %r4281, %r4285, %p57;
	selp.b32	%r3183, %r4285, %r4289, %p57;
	selp.b32	%r3182, %r4289, %r4293, %p57;
	selp.b32	%r3181, %r4293, %r4297, %p57;
	selp.b32	%r3188, %r4265, %r4269, %p57;
	selp.b32	%r3187, %r4269, %r4273, %p57;
	selp.b32	%r3186, %r4273, %r4277, %p57;
	selp.b32	%r3185, %r4277, %r4281, %p57;
	selp.b32	%r18800, 0, %r4253, %p57;
	selp.b32	%r19057, %r4253, %r4257, %p57;
	selp.b32	%r19058, %r4257, %r4261, %p57;
	selp.b32	%r19059, %r4261, %r4265, %p57;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19063, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;

BB4_73:
	mov.u32 	%r3175, %r19060;
	mov.u32 	%r3174, %r19060;
	mov.u32 	%r3173, %r19060;
	bra.uni 	BB4_76;

BB4_99:
	setp.eq.s32	%p70, %r139, 11;
	@%p70 bra 	BB4_115;
	bra.uni 	BB4_100;

BB4_115:
	// inline asm
	prmt.b32 %r3188, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3184, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;

BB4_113:
	mov.u32 	%r3183, %r3176;

BB4_114:
	mov.u32 	%r3182, %r3176;
	mov.u32 	%r3181, %r3176;
	bra.uni 	BB4_129;

BB4_55:
	setp.eq.s32	%p31, %r139, 11;
	@%p31 bra 	BB4_56;
	bra.uni 	BB4_63;

BB4_56:
	and.b32  	%r3640, %r137, 3;
	shl.b32 	%r3641, %r3640, 2;
	mov.u32 	%r3642, 1985229328;
	shr.u32 	%r3643, %r3642, %r3641;
	and.b32  	%r3624, %r3643, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r3557, %r3188, %r19068, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3561, %r3187, %r3188, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3565, %r3186, %r3187, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3569, %r3185, %r3186, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3573, %r3184, %r3185, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3577, %r3183, %r3184, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3581, %r3182, %r3183, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3585, %r3181, %r3182, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3589, %r3180, %r3181, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3593, %r3179, %r3180, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3597, %r3178, %r3179, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3601, %r3177, %r3178, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3605, %r3176, %r3177, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3609, %r3175, %r3176, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3613, %r3174, %r3175, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3617, %r3173, %r3174, %r3624;
	// inline asm
	// inline asm
	prmt.b32 %r3621, %r19068, %r3173, %r3624;
	// inline asm
	setp.eq.s32	%p49, %r136, 0;
	selp.b32	%r19060, %r3569, %r3573, %p49;
	selp.b32	%r19061, %r3573, %r3577, %p49;
	selp.b32	%r19062, %r3577, %r3581, %p49;
	selp.b32	%r19063, %r3581, %r3585, %p49;
	selp.b32	%r19064, 0, %r3557, %p49;
	selp.b32	%r19065, %r3557, %r3561, %p49;
	selp.b32	%r19066, %r3561, %r3565, %p49;
	selp.b32	%r19067, %r3565, %r3569, %p49;
	selp.b32	%r3184, %r3617, %r3621, %p49;
	selp.b32	%r3188, %r3601, %r3605, %p49;
	selp.b32	%r3187, %r3605, %r3609, %p49;
	selp.b32	%r3186, %r3609, %r3613, %p49;
	selp.b32	%r3185, %r3613, %r3617, %p49;
	selp.b32	%r18800, %r3585, %r3589, %p49;
	selp.b32	%r19057, %r3589, %r3593, %p49;
	selp.b32	%r19058, %r3593, %r3597, %p49;
	selp.b32	%r19059, %r3597, %r3601, %p49;
	mov.u32 	%r19069, %r19068;
	mov.u32 	%r19070, %r19068;
	mov.u32 	%r19071, %r19068;
	mov.u32 	%r18784, %r19068;
	mov.u32 	%r3175, %r19068;
	mov.u32 	%r3174, %r19068;
	mov.u32 	%r3173, %r19068;
	mov.u32 	%r3180, %r19068;
	mov.u32 	%r3179, %r19068;
	mov.u32 	%r3178, %r19068;
	mov.u32 	%r3177, %r19068;

BB4_67:
	mov.u32 	%r3183, %r19068;
	mov.u32 	%r3182, %r19068;
	mov.u32 	%r3181, %r19068;
	bra.uni 	BB4_76;

BB4_91:
	setp.eq.s32	%p76, %r139, 7;
	@%p76 bra 	BB4_121;
	bra.uni 	BB4_92;

BB4_121:
	// inline asm
	prmt.b32 %r3188, %r3180, %r3181, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3187, %r3179, %r3180, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3186, %r3178, %r3179, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3185, %r3177, %r3178, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3184, %r3176, %r3177, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3183, %r3175, %r3176, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3182, %r3174, %r3175, %r448;
	// inline asm
	// inline asm
	prmt.b32 %r3181, %r3173, %r3174, %r448;
	// inline asm
	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3180, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;

BB4_119:
	mov.u32 	%r3179, %r3176;

BB4_120:
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	bra.uni 	BB4_129;

BB4_47:
	setp.eq.s32	%p37, %r139, 7;
	@%p37 bra 	BB4_48;
	bra.uni 	BB4_63;

BB4_48:
	and.b32  	%r3988, %r137, 3;
	shl.b32 	%r3989, %r3988, 2;
	mov.u32 	%r3990, 1985229328;
	shr.u32 	%r3991, %r3990, %r3989;
	and.b32  	%r3972, %r3991, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r3905, %r3188, %r19064, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3909, %r3187, %r3188, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3913, %r3186, %r3187, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3917, %r3185, %r3186, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3921, %r3184, %r3185, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3925, %r3183, %r3184, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3929, %r3182, %r3183, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3933, %r3181, %r3182, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3937, %r3180, %r3181, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3941, %r3179, %r3180, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3945, %r3178, %r3179, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3949, %r3177, %r3178, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3953, %r3176, %r3177, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3957, %r3175, %r3176, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3961, %r3174, %r3175, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3965, %r3173, %r3174, %r3972;
	// inline asm
	// inline asm
	prmt.b32 %r3969, %r19064, %r3173, %r3972;
	// inline asm
	setp.eq.s32	%p53, %r136, 0;
	selp.b32	%r19060, 0, %r3905, %p53;
	selp.b32	%r19061, %r3905, %r3909, %p53;
	selp.b32	%r19062, %r3909, %r3913, %p53;
	selp.b32	%r19063, %r3913, %r3917, %p53;
	selp.b32	%r3180, %r3965, %r3969, %p53;
	selp.b32	%r3184, %r3949, %r3953, %p53;
	selp.b32	%r3183, %r3953, %r3957, %p53;
	selp.b32	%r3182, %r3957, %r3961, %p53;
	selp.b32	%r3181, %r3961, %r3965, %p53;
	selp.b32	%r3188, %r3933, %r3937, %p53;
	selp.b32	%r3187, %r3937, %r3941, %p53;
	selp.b32	%r3186, %r3941, %r3945, %p53;
	selp.b32	%r3185, %r3945, %r3949, %p53;
	selp.b32	%r18800, %r3917, %r3921, %p53;
	selp.b32	%r19057, %r3921, %r3925, %p53;
	selp.b32	%r19058, %r3925, %r3929, %p53;
	selp.b32	%r19059, %r3929, %r3933, %p53;
	mov.u32 	%r19065, %r19064;
	mov.u32 	%r19066, %r19064;
	mov.u32 	%r19067, %r19064;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r18784, %r19064;
	mov.u32 	%r3175, %r19064;
	mov.u32 	%r3174, %r19064;
	mov.u32 	%r3173, %r19064;

BB4_70:
	mov.u32 	%r3179, %r19064;
	mov.u32 	%r3178, %r19064;
	mov.u32 	%r3177, %r19064;
	bra.uni 	BB4_76;

BB4_106:
	setp.ne.s32	%p65, %r139, 15;
	@%p65 bra 	BB4_107;

	mov.u32 	%r3176, 0;
	// inline asm
	prmt.b32 %r3188, %r3176, %r3173, %r448;
	// inline asm
	mov.u32 	%r3175, %r3176;
	mov.u32 	%r3174, %r3176;
	mov.u32 	%r18807, %r3176;
	mov.u32 	%r3180, %r3176;
	mov.u32 	%r3179, %r3176;
	mov.u32 	%r3178, %r3176;
	mov.u32 	%r3177, %r3176;
	mov.u32 	%r3184, %r3176;
	mov.u32 	%r3183, %r3176;
	mov.u32 	%r3182, %r3176;
	mov.u32 	%r3181, %r3176;
	mov.u32 	%r3187, %r3176;

BB4_109:
	mov.u32 	%r3186, %r3176;
	mov.u32 	%r3185, %r3176;
	bra.uni 	BB4_129;

BB4_62:
	setp.ne.s32	%p26, %r139, 15;
	@%p26 bra 	BB4_63;

	and.b32  	%r3292, %r137, 3;
	shl.b32 	%r3293, %r3292, 2;
	mov.u32 	%r3294, 1985229328;
	shr.u32 	%r3295, %r3294, %r3293;
	and.b32  	%r3276, %r3295, 65535;
	mov.u32 	%r18784, 0;
	// inline asm
	prmt.b32 %r3209, %r3188, %r18784, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3213, %r3187, %r3188, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3217, %r3186, %r3187, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3221, %r3185, %r3186, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3225, %r3184, %r3185, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3229, %r3183, %r3184, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3233, %r3182, %r3183, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3237, %r3181, %r3182, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3241, %r3180, %r3181, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3245, %r3179, %r3180, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3249, %r3178, %r3179, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3253, %r3177, %r3178, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3257, %r3176, %r3177, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3261, %r3175, %r3176, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3265, %r3174, %r3175, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3269, %r3173, %r3174, %r3276;
	// inline asm
	// inline asm
	prmt.b32 %r3273, %r18784, %r3173, %r3276;
	// inline asm
	setp.eq.s32	%p45, %r136, 0;
	selp.b32	%r19060, %r3237, %r3241, %p45;
	selp.b32	%r19061, %r3241, %r3245, %p45;
	selp.b32	%r19062, %r3245, %r3249, %p45;
	selp.b32	%r19063, %r3249, %r3253, %p45;
	selp.b32	%r19064, %r3221, %r3225, %p45;
	selp.b32	%r19065, %r3225, %r3229, %p45;
	selp.b32	%r19066, %r3229, %r3233, %p45;
	selp.b32	%r19067, %r3233, %r3237, %p45;
	selp.b32	%r19068, 0, %r3209, %p45;
	selp.b32	%r19069, %r3209, %r3213, %p45;
	selp.b32	%r19070, %r3213, %r3217, %p45;
	selp.b32	%r19071, %r3217, %r3221, %p45;
	selp.b32	%r3188, %r3269, %r3273, %p45;
	selp.b32	%r18800, %r3253, %r3257, %p45;
	selp.b32	%r19057, %r3257, %r3261, %p45;
	selp.b32	%r19058, %r3261, %r3265, %p45;
	selp.b32	%r19059, %r3265, %r3269, %p45;
	mov.u32 	%r3175, %r18784;
	mov.u32 	%r3174, %r18784;
	mov.u32 	%r3173, %r18784;
	mov.u32 	%r3180, %r18784;
	mov.u32 	%r3179, %r18784;
	mov.u32 	%r3178, %r18784;
	mov.u32 	%r3177, %r18784;
	mov.u32 	%r3184, %r18784;
	mov.u32 	%r3183, %r18784;
	mov.u32 	%r3182, %r18784;
	mov.u32 	%r3181, %r18784;
	mov.u32 	%r3187, %r18784;
	mov.u32 	%r3186, %r18784;
	mov.u32 	%r3185, %r18784;
	bra.uni 	BB4_76;

BB4_63:
	mov.u32 	%r19060, %r18841;
	mov.u32 	%r19061, %r18841;
	mov.u32 	%r19062, %r18841;
	mov.u32 	%r19063, %r18841;
	mov.u32 	%r19064, %r18841;
	mov.u32 	%r19065, %r18841;
	mov.u32 	%r19066, %r18841;
	mov.u32 	%r19067, %r18841;
	mov.u32 	%r19068, %r18841;
	mov.u32 	%r19069, %r18841;
	mov.u32 	%r19070, %r18841;
	mov.u32 	%r19071, %r18841;
	mov.u32 	%r18784, %r3176;
	mov.u32 	%r18800, %r18841;
	mov.u32 	%r19057, %r18841;
	mov.u32 	%r19058, %r18841;
	mov.u32 	%r19059, %r18841;

BB4_76:
	xor.b32  	%r4603, %r18838, %r18837;
	and.b32  	%r4604, %r18839, %r4603;
	xor.b32  	%r4605, %r4604, %r18837;
	add.s32 	%r4606, %r18840, %r4605;
	or.b32  	%r4607, %r3173, %r113;
	add.s32 	%r4608, %r4606, %r4607;
	add.s32 	%r4609, %r4608, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4609, 7;
	shr.b32 	%rhs, %r4609, 25;
	add.u32 	%r4610, %lhs, %rhs;
	}
	add.s32 	%r4611, %r4610, %r18839;
	xor.b32  	%r4612, %r18839, %r18838;
	and.b32  	%r4613, %r4611, %r4612;
	xor.b32  	%r4614, %r4613, %r18838;
	or.b32  	%r4615, %r3174, %r112;
	add.s32 	%r4616, %r18837, %r4615;
	add.s32 	%r4617, %r4616, %r4614;
	add.s32 	%r4618, %r4617, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4618, 12;
	shr.b32 	%rhs, %r4618, 20;
	add.u32 	%r4619, %lhs, %rhs;
	}
	add.s32 	%r4620, %r4619, %r4611;
	xor.b32  	%r4621, %r4611, %r18839;
	and.b32  	%r4622, %r4620, %r4621;
	xor.b32  	%r4623, %r4622, %r18839;
	or.b32  	%r4624, %r3175, %r111;
	add.s32 	%r4625, %r18838, %r4624;
	add.s32 	%r4626, %r4625, %r4623;
	add.s32 	%r4627, %r4626, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4627, 17;
	shr.b32 	%rhs, %r4627, 15;
	add.u32 	%r4628, %lhs, %rhs;
	}
	add.s32 	%r4629, %r4628, %r4620;
	xor.b32  	%r4630, %r4620, %r4611;
	and.b32  	%r4631, %r4629, %r4630;
	xor.b32  	%r4632, %r4631, %r4611;
	or.b32  	%r4633, %r18784, %r110;
	add.s32 	%r4634, %r18839, %r4633;
	add.s32 	%r4635, %r4634, %r4632;
	add.s32 	%r4636, %r4635, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4636, 22;
	shr.b32 	%rhs, %r4636, 10;
	add.u32 	%r4637, %lhs, %rhs;
	}
	add.s32 	%r4638, %r4637, %r4629;
	xor.b32  	%r4639, %r4629, %r4620;
	and.b32  	%r4640, %r4638, %r4639;
	xor.b32  	%r4641, %r4640, %r4620;
	or.b32  	%r4642, %r3177, %r109;
	add.s32 	%r4643, %r4642, %r4611;
	add.s32 	%r4644, %r4643, %r4641;
	add.s32 	%r4645, %r4644, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4645, 7;
	shr.b32 	%rhs, %r4645, 25;
	add.u32 	%r4646, %lhs, %rhs;
	}
	add.s32 	%r4647, %r4646, %r4638;
	xor.b32  	%r4648, %r4638, %r4629;
	and.b32  	%r4649, %r4647, %r4648;
	xor.b32  	%r4650, %r4649, %r4629;
	or.b32  	%r4651, %r3178, %r108;
	add.s32 	%r4652, %r4651, %r4620;
	add.s32 	%r4653, %r4652, %r4650;
	add.s32 	%r4654, %r4653, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4654, 12;
	shr.b32 	%rhs, %r4654, 20;
	add.u32 	%r4655, %lhs, %rhs;
	}
	add.s32 	%r4656, %r4655, %r4647;
	xor.b32  	%r4657, %r4647, %r4638;
	and.b32  	%r4658, %r4656, %r4657;
	xor.b32  	%r4659, %r4658, %r4638;
	or.b32  	%r4660, %r3179, %r107;
	add.s32 	%r4661, %r4660, %r4629;
	add.s32 	%r4662, %r4661, %r4659;
	add.s32 	%r4663, %r4662, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4663, 17;
	shr.b32 	%rhs, %r4663, 15;
	add.u32 	%r4664, %lhs, %rhs;
	}
	add.s32 	%r4665, %r4664, %r4656;
	xor.b32  	%r4666, %r4656, %r4647;
	and.b32  	%r4667, %r4665, %r4666;
	xor.b32  	%r4668, %r4667, %r4647;
	or.b32  	%r4669, %r3180, %r106;
	add.s32 	%r4670, %r4669, %r4638;
	add.s32 	%r4671, %r4670, %r4668;
	add.s32 	%r4672, %r4671, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4672, 22;
	shr.b32 	%rhs, %r4672, 10;
	add.u32 	%r4673, %lhs, %rhs;
	}
	add.s32 	%r4674, %r4673, %r4665;
	xor.b32  	%r4675, %r4665, %r4656;
	and.b32  	%r4676, %r4674, %r4675;
	xor.b32  	%r4677, %r4676, %r4656;
	or.b32  	%r4678, %r3181, %r105;
	add.s32 	%r4679, %r4678, %r4647;
	add.s32 	%r4680, %r4679, %r4677;
	add.s32 	%r4681, %r4680, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4681, 7;
	shr.b32 	%rhs, %r4681, 25;
	add.u32 	%r4682, %lhs, %rhs;
	}
	add.s32 	%r4683, %r4682, %r4674;
	xor.b32  	%r4684, %r4674, %r4665;
	and.b32  	%r4685, %r4683, %r4684;
	xor.b32  	%r4686, %r4685, %r4665;
	or.b32  	%r4687, %r3182, %r104;
	add.s32 	%r4688, %r4687, %r4656;
	add.s32 	%r4689, %r4688, %r4686;
	add.s32 	%r4690, %r4689, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4690, 12;
	shr.b32 	%rhs, %r4690, 20;
	add.u32 	%r4691, %lhs, %rhs;
	}
	add.s32 	%r4692, %r4691, %r4683;
	xor.b32  	%r4693, %r4683, %r4674;
	and.b32  	%r4694, %r4692, %r4693;
	xor.b32  	%r4695, %r4694, %r4674;
	or.b32  	%r4696, %r3183, %r103;
	add.s32 	%r4697, %r4696, %r4665;
	add.s32 	%r4698, %r4697, %r4695;
	add.s32 	%r4699, %r4698, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4699, 17;
	shr.b32 	%rhs, %r4699, 15;
	add.u32 	%r4700, %lhs, %rhs;
	}
	add.s32 	%r4701, %r4700, %r4692;
	xor.b32  	%r4702, %r4692, %r4683;
	and.b32  	%r4703, %r4701, %r4702;
	xor.b32  	%r4704, %r4703, %r4683;
	or.b32  	%r4705, %r3184, %r102;
	add.s32 	%r4706, %r4705, %r4674;
	add.s32 	%r4707, %r4706, %r4704;
	add.s32 	%r4708, %r4707, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4708, 22;
	shr.b32 	%rhs, %r4708, 10;
	add.u32 	%r4709, %lhs, %rhs;
	}
	add.s32 	%r4710, %r4709, %r4701;
	xor.b32  	%r4711, %r4701, %r4692;
	and.b32  	%r4712, %r4710, %r4711;
	xor.b32  	%r4713, %r4712, %r4692;
	or.b32  	%r4714, %r3185, %r101;
	add.s32 	%r4715, %r4714, %r4683;
	add.s32 	%r4716, %r4715, %r4713;
	add.s32 	%r4717, %r4716, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4717, 7;
	shr.b32 	%rhs, %r4717, 25;
	add.u32 	%r4718, %lhs, %rhs;
	}
	add.s32 	%r4719, %r4718, %r4710;
	xor.b32  	%r4720, %r4710, %r4701;
	and.b32  	%r4721, %r4719, %r4720;
	xor.b32  	%r4722, %r4721, %r4701;
	or.b32  	%r4723, %r3186, %r100;
	add.s32 	%r4724, %r4723, %r4692;
	add.s32 	%r4725, %r4724, %r4722;
	add.s32 	%r4726, %r4725, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4726, 12;
	shr.b32 	%rhs, %r4726, 20;
	add.u32 	%r4727, %lhs, %rhs;
	}
	add.s32 	%r4728, %r4727, %r4719;
	xor.b32  	%r4729, %r4719, %r4710;
	and.b32  	%r4730, %r4728, %r4729;
	xor.b32  	%r4731, %r4730, %r4710;
	or.b32  	%r4732, %r3187, %r99;
	add.s32 	%r4733, %r4732, %r4701;
	add.s32 	%r4734, %r4733, %r4731;
	add.s32 	%r4735, %r4734, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4735, 17;
	shr.b32 	%rhs, %r4735, 15;
	add.u32 	%r4736, %lhs, %rhs;
	}
	add.s32 	%r4737, %r4736, %r4728;
	xor.b32  	%r4738, %r4728, %r4719;
	and.b32  	%r4739, %r4737, %r4738;
	xor.b32  	%r4740, %r4739, %r4719;
	or.b32  	%r4741, %r3188, %r98;
	add.s32 	%r4742, %r4741, %r4710;
	add.s32 	%r4743, %r4742, %r4740;
	add.s32 	%r4744, %r4743, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4744, 22;
	shr.b32 	%rhs, %r4744, 10;
	add.u32 	%r4745, %lhs, %rhs;
	}
	add.s32 	%r4746, %r4745, %r4737;
	xor.b32  	%r4747, %r4746, %r4737;
	and.b32  	%r4748, %r4747, %r4728;
	xor.b32  	%r4749, %r4748, %r4737;
	add.s32 	%r4750, %r4615, %r4719;
	add.s32 	%r4751, %r4750, %r4749;
	add.s32 	%r4752, %r4751, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4752, 5;
	shr.b32 	%rhs, %r4752, 27;
	add.u32 	%r4753, %lhs, %rhs;
	}
	add.s32 	%r4754, %r4753, %r4746;
	xor.b32  	%r4755, %r4754, %r4746;
	and.b32  	%r4756, %r4755, %r4737;
	xor.b32  	%r4757, %r4756, %r4746;
	add.s32 	%r4758, %r4660, %r4728;
	add.s32 	%r4759, %r4758, %r4757;
	add.s32 	%r4760, %r4759, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4760, 9;
	shr.b32 	%rhs, %r4760, 23;
	add.u32 	%r4761, %lhs, %rhs;
	}
	add.s32 	%r4762, %r4761, %r4754;
	xor.b32  	%r4763, %r4762, %r4754;
	and.b32  	%r4764, %r4763, %r4746;
	xor.b32  	%r4765, %r4764, %r4754;
	add.s32 	%r4766, %r4705, %r4737;
	add.s32 	%r4767, %r4766, %r4765;
	add.s32 	%r4768, %r4767, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4768, 14;
	shr.b32 	%rhs, %r4768, 18;
	add.u32 	%r4769, %lhs, %rhs;
	}
	add.s32 	%r4770, %r4769, %r4762;
	xor.b32  	%r4771, %r4770, %r4762;
	and.b32  	%r4772, %r4771, %r4754;
	xor.b32  	%r4773, %r4772, %r4762;
	add.s32 	%r4774, %r4607, %r4746;
	add.s32 	%r4775, %r4774, %r4773;
	add.s32 	%r4776, %r4775, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4776, 20;
	shr.b32 	%rhs, %r4776, 12;
	add.u32 	%r4777, %lhs, %rhs;
	}
	add.s32 	%r4778, %r4777, %r4770;
	xor.b32  	%r4779, %r4778, %r4770;
	and.b32  	%r4780, %r4779, %r4762;
	xor.b32  	%r4781, %r4780, %r4770;
	add.s32 	%r4782, %r4651, %r4754;
	add.s32 	%r4783, %r4782, %r4781;
	add.s32 	%r4784, %r4783, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4784, 5;
	shr.b32 	%rhs, %r4784, 27;
	add.u32 	%r4785, %lhs, %rhs;
	}
	add.s32 	%r4786, %r4785, %r4778;
	xor.b32  	%r4787, %r4786, %r4778;
	and.b32  	%r4788, %r4787, %r4770;
	xor.b32  	%r4789, %r4788, %r4778;
	add.s32 	%r4790, %r4696, %r4762;
	add.s32 	%r4791, %r4790, %r4789;
	add.s32 	%r4792, %r4791, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4792, 9;
	shr.b32 	%rhs, %r4792, 23;
	add.u32 	%r4793, %lhs, %rhs;
	}
	add.s32 	%r4794, %r4793, %r4786;
	xor.b32  	%r4795, %r4794, %r4786;
	and.b32  	%r4796, %r4795, %r4778;
	xor.b32  	%r4797, %r4796, %r4786;
	add.s32 	%r4798, %r4741, %r4770;
	add.s32 	%r4799, %r4798, %r4797;
	add.s32 	%r4800, %r4799, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4800, 14;
	shr.b32 	%rhs, %r4800, 18;
	add.u32 	%r4801, %lhs, %rhs;
	}
	add.s32 	%r4802, %r4801, %r4794;
	xor.b32  	%r4803, %r4802, %r4794;
	and.b32  	%r4804, %r4803, %r4786;
	xor.b32  	%r4805, %r4804, %r4794;
	add.s32 	%r4806, %r4642, %r4778;
	add.s32 	%r4807, %r4806, %r4805;
	add.s32 	%r4808, %r4807, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4808, 20;
	shr.b32 	%rhs, %r4808, 12;
	add.u32 	%r4809, %lhs, %rhs;
	}
	add.s32 	%r4810, %r4809, %r4802;
	xor.b32  	%r4811, %r4810, %r4802;
	and.b32  	%r4812, %r4811, %r4794;
	xor.b32  	%r4813, %r4812, %r4802;
	add.s32 	%r4814, %r4687, %r4786;
	add.s32 	%r4815, %r4814, %r4813;
	add.s32 	%r4816, %r4815, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4816, 5;
	shr.b32 	%rhs, %r4816, 27;
	add.u32 	%r4817, %lhs, %rhs;
	}
	add.s32 	%r4818, %r4817, %r4810;
	xor.b32  	%r4819, %r4818, %r4810;
	and.b32  	%r4820, %r4819, %r4802;
	xor.b32  	%r4821, %r4820, %r4810;
	add.s32 	%r4822, %r4732, %r4794;
	add.s32 	%r4823, %r4822, %r4821;
	add.s32 	%r4824, %r4823, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4824, 9;
	shr.b32 	%rhs, %r4824, 23;
	add.u32 	%r4825, %lhs, %rhs;
	}
	add.s32 	%r4826, %r4825, %r4818;
	xor.b32  	%r4827, %r4826, %r4818;
	and.b32  	%r4828, %r4827, %r4810;
	xor.b32  	%r4829, %r4828, %r4818;
	add.s32 	%r4830, %r4633, %r4802;
	add.s32 	%r4831, %r4830, %r4829;
	add.s32 	%r4832, %r4831, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4832, 14;
	shr.b32 	%rhs, %r4832, 18;
	add.u32 	%r4833, %lhs, %rhs;
	}
	add.s32 	%r4834, %r4833, %r4826;
	xor.b32  	%r4835, %r4834, %r4826;
	and.b32  	%r4836, %r4835, %r4818;
	xor.b32  	%r4837, %r4836, %r4826;
	add.s32 	%r4838, %r4678, %r4810;
	add.s32 	%r4839, %r4838, %r4837;
	add.s32 	%r4840, %r4839, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4840, 20;
	shr.b32 	%rhs, %r4840, 12;
	add.u32 	%r4841, %lhs, %rhs;
	}
	add.s32 	%r4842, %r4841, %r4834;
	xor.b32  	%r4843, %r4842, %r4834;
	and.b32  	%r4844, %r4843, %r4826;
	xor.b32  	%r4845, %r4844, %r4834;
	add.s32 	%r4846, %r4723, %r4818;
	add.s32 	%r4847, %r4846, %r4845;
	add.s32 	%r4848, %r4847, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4848, 5;
	shr.b32 	%rhs, %r4848, 27;
	add.u32 	%r4849, %lhs, %rhs;
	}
	add.s32 	%r4850, %r4849, %r4842;
	xor.b32  	%r4851, %r4850, %r4842;
	and.b32  	%r4852, %r4851, %r4834;
	xor.b32  	%r4853, %r4852, %r4842;
	add.s32 	%r4854, %r4624, %r4826;
	add.s32 	%r4855, %r4854, %r4853;
	add.s32 	%r4856, %r4855, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4856, 9;
	shr.b32 	%rhs, %r4856, 23;
	add.u32 	%r4857, %lhs, %rhs;
	}
	add.s32 	%r4858, %r4857, %r4850;
	xor.b32  	%r4859, %r4858, %r4850;
	and.b32  	%r4860, %r4859, %r4842;
	xor.b32  	%r4861, %r4860, %r4850;
	add.s32 	%r4862, %r4669, %r4834;
	add.s32 	%r4863, %r4862, %r4861;
	add.s32 	%r4864, %r4863, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4864, 14;
	shr.b32 	%rhs, %r4864, 18;
	add.u32 	%r4865, %lhs, %rhs;
	}
	add.s32 	%r4866, %r4865, %r4858;
	xor.b32  	%r4867, %r4866, %r4858;
	and.b32  	%r4868, %r4867, %r4850;
	xor.b32  	%r4869, %r4868, %r4858;
	add.s32 	%r4870, %r4714, %r4842;
	add.s32 	%r4871, %r4870, %r4869;
	add.s32 	%r4872, %r4871, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4872, 20;
	shr.b32 	%rhs, %r4872, 12;
	add.u32 	%r4873, %lhs, %rhs;
	}
	add.s32 	%r4874, %r4873, %r4866;
	xor.b32  	%r4875, %r4874, %r4866;
	xor.b32  	%r4876, %r4875, %r4858;
	add.s32 	%r4877, %r4651, %r4850;
	add.s32 	%r4878, %r4877, %r4876;
	add.s32 	%r4879, %r4878, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4879, 4;
	shr.b32 	%rhs, %r4879, 28;
	add.u32 	%r4880, %lhs, %rhs;
	}
	add.s32 	%r4881, %r4880, %r4874;
	xor.b32  	%r4882, %r4881, %r4875;
	add.s32 	%r4883, %r4678, %r4858;
	add.s32 	%r4884, %r4883, %r4882;
	add.s32 	%r4885, %r4884, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4885, 11;
	shr.b32 	%rhs, %r4885, 21;
	add.u32 	%r4886, %lhs, %rhs;
	}
	add.s32 	%r4887, %r4886, %r4881;
	xor.b32  	%r4888, %r4887, %r4881;
	xor.b32  	%r4889, %r4888, %r4874;
	add.s32 	%r4890, %r4705, %r4866;
	add.s32 	%r4891, %r4890, %r4889;
	add.s32 	%r4892, %r4891, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4892, 16;
	shr.b32 	%rhs, %r4892, 16;
	add.u32 	%r4893, %lhs, %rhs;
	}
	add.s32 	%r4894, %r4893, %r4887;
	xor.b32  	%r4895, %r4894, %r4888;
	add.s32 	%r4896, %r4732, %r4874;
	add.s32 	%r4897, %r4896, %r4895;
	add.s32 	%r4898, %r4897, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4898, 23;
	shr.b32 	%rhs, %r4898, 9;
	add.u32 	%r4899, %lhs, %rhs;
	}
	add.s32 	%r4900, %r4899, %r4894;
	xor.b32  	%r4901, %r4900, %r4894;
	xor.b32  	%r4902, %r4901, %r4887;
	add.s32 	%r4903, %r4615, %r4881;
	add.s32 	%r4904, %r4903, %r4902;
	add.s32 	%r4905, %r4904, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4905, 4;
	shr.b32 	%rhs, %r4905, 28;
	add.u32 	%r4906, %lhs, %rhs;
	}
	add.s32 	%r4907, %r4906, %r4900;
	xor.b32  	%r4908, %r4907, %r4901;
	add.s32 	%r4909, %r4642, %r4887;
	add.s32 	%r4910, %r4909, %r4908;
	add.s32 	%r4911, %r4910, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4911, 11;
	shr.b32 	%rhs, %r4911, 21;
	add.u32 	%r4912, %lhs, %rhs;
	}
	add.s32 	%r4913, %r4912, %r4907;
	xor.b32  	%r4914, %r4913, %r4907;
	xor.b32  	%r4915, %r4914, %r4900;
	add.s32 	%r4916, %r4669, %r4894;
	add.s32 	%r4917, %r4916, %r4915;
	add.s32 	%r4918, %r4917, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4918, 16;
	shr.b32 	%rhs, %r4918, 16;
	add.u32 	%r4919, %lhs, %rhs;
	}
	add.s32 	%r4920, %r4919, %r4913;
	xor.b32  	%r4921, %r4920, %r4914;
	add.s32 	%r4922, %r4696, %r4900;
	add.s32 	%r4923, %r4922, %r4921;
	add.s32 	%r4924, %r4923, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4924, 23;
	shr.b32 	%rhs, %r4924, 9;
	add.u32 	%r4925, %lhs, %rhs;
	}
	add.s32 	%r4926, %r4925, %r4920;
	xor.b32  	%r4927, %r4926, %r4920;
	xor.b32  	%r4928, %r4927, %r4913;
	add.s32 	%r4929, %r4723, %r4907;
	add.s32 	%r4930, %r4929, %r4928;
	add.s32 	%r4931, %r4930, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4931, 4;
	shr.b32 	%rhs, %r4931, 28;
	add.u32 	%r4932, %lhs, %rhs;
	}
	add.s32 	%r4933, %r4932, %r4926;
	xor.b32  	%r4934, %r4933, %r4927;
	add.s32 	%r4935, %r4607, %r4913;
	add.s32 	%r4936, %r4935, %r4934;
	add.s32 	%r4937, %r4936, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4937, 11;
	shr.b32 	%rhs, %r4937, 21;
	add.u32 	%r4938, %lhs, %rhs;
	}
	add.s32 	%r4939, %r4938, %r4933;
	xor.b32  	%r4940, %r4939, %r4933;
	xor.b32  	%r4941, %r4940, %r4926;
	add.s32 	%r4942, %r4633, %r4920;
	add.s32 	%r4943, %r4942, %r4941;
	add.s32 	%r4944, %r4943, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4944, 16;
	shr.b32 	%rhs, %r4944, 16;
	add.u32 	%r4945, %lhs, %rhs;
	}
	add.s32 	%r4946, %r4945, %r4939;
	xor.b32  	%r4947, %r4946, %r4940;
	add.s32 	%r4948, %r4660, %r4926;
	add.s32 	%r4949, %r4948, %r4947;
	add.s32 	%r4950, %r4949, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4950, 23;
	shr.b32 	%rhs, %r4950, 9;
	add.u32 	%r4951, %lhs, %rhs;
	}
	add.s32 	%r4952, %r4951, %r4946;
	xor.b32  	%r4953, %r4952, %r4946;
	xor.b32  	%r4954, %r4953, %r4939;
	add.s32 	%r4955, %r4687, %r4933;
	add.s32 	%r4956, %r4955, %r4954;
	add.s32 	%r4957, %r4956, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4957, 4;
	shr.b32 	%rhs, %r4957, 28;
	add.u32 	%r4958, %lhs, %rhs;
	}
	add.s32 	%r4959, %r4958, %r4952;
	xor.b32  	%r4960, %r4959, %r4953;
	add.s32 	%r4961, %r4714, %r4939;
	add.s32 	%r4962, %r4961, %r4960;
	add.s32 	%r4963, %r4962, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4963, 11;
	shr.b32 	%rhs, %r4963, 21;
	add.u32 	%r4964, %lhs, %rhs;
	}
	add.s32 	%r4965, %r4964, %r4959;
	xor.b32  	%r4966, %r4965, %r4959;
	xor.b32  	%r4967, %r4966, %r4952;
	add.s32 	%r4968, %r4741, %r4946;
	add.s32 	%r4969, %r4968, %r4967;
	add.s32 	%r4970, %r4969, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4970, 16;
	shr.b32 	%rhs, %r4970, 16;
	add.u32 	%r4971, %lhs, %rhs;
	}
	add.s32 	%r4972, %r4971, %r4965;
	xor.b32  	%r4973, %r4972, %r4966;
	add.s32 	%r4974, %r4624, %r4952;
	add.s32 	%r4975, %r4974, %r4973;
	add.s32 	%r4976, %r4975, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4976, 23;
	shr.b32 	%rhs, %r4976, 9;
	add.u32 	%r4977, %lhs, %rhs;
	}
	add.s32 	%r4978, %r4977, %r4972;
	not.b32 	%r4979, %r4965;
	or.b32  	%r4980, %r4978, %r4979;
	xor.b32  	%r4981, %r4980, %r4972;
	add.s32 	%r4982, %r4607, %r4959;
	add.s32 	%r4983, %r4982, %r4981;
	add.s32 	%r4984, %r4983, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4984, 6;
	shr.b32 	%rhs, %r4984, 26;
	add.u32 	%r4985, %lhs, %rhs;
	}
	add.s32 	%r4986, %r4985, %r4978;
	not.b32 	%r4987, %r4972;
	or.b32  	%r4988, %r4986, %r4987;
	xor.b32  	%r4989, %r4988, %r4978;
	add.s32 	%r4990, %r4669, %r4965;
	add.s32 	%r4991, %r4990, %r4989;
	add.s32 	%r4992, %r4991, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4992, 10;
	shr.b32 	%rhs, %r4992, 22;
	add.u32 	%r4993, %lhs, %rhs;
	}
	add.s32 	%r4994, %r4993, %r4986;
	not.b32 	%r4995, %r4978;
	or.b32  	%r4996, %r4994, %r4995;
	xor.b32  	%r4997, %r4996, %r4986;
	add.s32 	%r4998, %r4732, %r4972;
	add.s32 	%r4999, %r4998, %r4997;
	add.s32 	%r5000, %r4999, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5000, 15;
	shr.b32 	%rhs, %r5000, 17;
	add.u32 	%r5001, %lhs, %rhs;
	}
	add.s32 	%r5002, %r5001, %r4994;
	not.b32 	%r5003, %r4986;
	or.b32  	%r5004, %r5002, %r5003;
	xor.b32  	%r5005, %r5004, %r4994;
	add.s32 	%r5006, %r4651, %r4978;
	add.s32 	%r5007, %r5006, %r5005;
	add.s32 	%r5008, %r5007, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5008, 21;
	shr.b32 	%rhs, %r5008, 11;
	add.u32 	%r5009, %lhs, %rhs;
	}
	add.s32 	%r5010, %r5009, %r5002;
	not.b32 	%r5011, %r4994;
	or.b32  	%r5012, %r5010, %r5011;
	xor.b32  	%r5013, %r5012, %r5002;
	add.s32 	%r5014, %r4714, %r4986;
	add.s32 	%r5015, %r5014, %r5013;
	add.s32 	%r5016, %r5015, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5016, 6;
	shr.b32 	%rhs, %r5016, 26;
	add.u32 	%r5017, %lhs, %rhs;
	}
	add.s32 	%r5018, %r5017, %r5010;
	not.b32 	%r5019, %r5002;
	or.b32  	%r5020, %r5018, %r5019;
	xor.b32  	%r5021, %r5020, %r5010;
	add.s32 	%r5022, %r4633, %r4994;
	add.s32 	%r5023, %r5022, %r5021;
	add.s32 	%r5024, %r5023, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 10;
	shr.b32 	%rhs, %r5024, 22;
	add.u32 	%r5025, %lhs, %rhs;
	}
	add.s32 	%r5026, %r5025, %r5018;
	not.b32 	%r5027, %r5010;
	or.b32  	%r5028, %r5026, %r5027;
	xor.b32  	%r5029, %r5028, %r5018;
	add.s32 	%r5030, %r4696, %r5002;
	add.s32 	%r5031, %r5030, %r5029;
	add.s32 	%r5032, %r5031, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5032, 15;
	shr.b32 	%rhs, %r5032, 17;
	add.u32 	%r5033, %lhs, %rhs;
	}
	add.s32 	%r5034, %r5033, %r5026;
	not.b32 	%r5035, %r5018;
	or.b32  	%r5036, %r5034, %r5035;
	xor.b32  	%r5037, %r5036, %r5026;
	add.s32 	%r5038, %r4615, %r5010;
	add.s32 	%r5039, %r5038, %r5037;
	add.s32 	%r5040, %r5039, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 21;
	shr.b32 	%rhs, %r5040, 11;
	add.u32 	%r5041, %lhs, %rhs;
	}
	add.s32 	%r5042, %r5041, %r5034;
	not.b32 	%r5043, %r5026;
	or.b32  	%r5044, %r5042, %r5043;
	xor.b32  	%r5045, %r5044, %r5034;
	add.s32 	%r5046, %r4678, %r5018;
	add.s32 	%r5047, %r5046, %r5045;
	add.s32 	%r5048, %r5047, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5048, 6;
	shr.b32 	%rhs, %r5048, 26;
	add.u32 	%r5049, %lhs, %rhs;
	}
	add.s32 	%r5050, %r5049, %r5042;
	not.b32 	%r5051, %r5034;
	or.b32  	%r5052, %r5050, %r5051;
	xor.b32  	%r5053, %r5052, %r5042;
	add.s32 	%r5054, %r4741, %r5026;
	add.s32 	%r5055, %r5054, %r5053;
	add.s32 	%r5056, %r5055, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5056, 10;
	shr.b32 	%rhs, %r5056, 22;
	add.u32 	%r5057, %lhs, %rhs;
	}
	add.s32 	%r5058, %r5057, %r5050;
	not.b32 	%r5059, %r5042;
	or.b32  	%r5060, %r5058, %r5059;
	xor.b32  	%r5061, %r5060, %r5050;
	add.s32 	%r5062, %r4660, %r5034;
	add.s32 	%r5063, %r5062, %r5061;
	add.s32 	%r5064, %r5063, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5064, 15;
	shr.b32 	%rhs, %r5064, 17;
	add.u32 	%r5065, %lhs, %rhs;
	}
	add.s32 	%r5066, %r5065, %r5058;
	not.b32 	%r5067, %r5050;
	or.b32  	%r5068, %r5066, %r5067;
	xor.b32  	%r5069, %r5068, %r5058;
	add.s32 	%r5070, %r4723, %r5042;
	add.s32 	%r5071, %r5070, %r5069;
	add.s32 	%r5072, %r5071, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5072, 21;
	shr.b32 	%rhs, %r5072, 11;
	add.u32 	%r5073, %lhs, %rhs;
	}
	add.s32 	%r5074, %r5073, %r5066;
	not.b32 	%r5075, %r5058;
	or.b32  	%r5076, %r5074, %r5075;
	xor.b32  	%r5077, %r5076, %r5066;
	add.s32 	%r5078, %r4642, %r5050;
	add.s32 	%r5079, %r5078, %r5077;
	add.s32 	%r5080, %r5079, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5080, 6;
	shr.b32 	%rhs, %r5080, 26;
	add.u32 	%r5081, %lhs, %rhs;
	}
	add.s32 	%r5082, %r5081, %r5074;
	not.b32 	%r5083, %r5066;
	or.b32  	%r5084, %r5082, %r5083;
	xor.b32  	%r5085, %r5084, %r5074;
	add.s32 	%r5086, %r4705, %r5058;
	add.s32 	%r5087, %r5086, %r5085;
	add.s32 	%r5088, %r5087, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5088, 10;
	shr.b32 	%rhs, %r5088, 22;
	add.u32 	%r5089, %lhs, %rhs;
	}
	add.s32 	%r5090, %r5089, %r5082;
	not.b32 	%r5091, %r5074;
	or.b32  	%r5092, %r5090, %r5091;
	xor.b32  	%r5093, %r5092, %r5082;
	add.s32 	%r5094, %r4624, %r5066;
	add.s32 	%r5095, %r5094, %r5093;
	add.s32 	%r5096, %r5095, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5096, 15;
	shr.b32 	%rhs, %r5096, 17;
	add.u32 	%r5097, %lhs, %rhs;
	}
	add.s32 	%r5098, %r5097, %r5090;
	not.b32 	%r5099, %r5082;
	or.b32  	%r5100, %r5098, %r5099;
	xor.b32  	%r5101, %r5100, %r5090;
	add.s32 	%r5102, %r4687, %r5074;
	add.s32 	%r5103, %r5102, %r5101;
	add.s32 	%r5104, %r5103, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5104, 21;
	shr.b32 	%rhs, %r5104, 11;
	add.u32 	%r5105, %lhs, %rhs;
	}
	add.s32 	%r18840, %r5082, %r18840;
	add.s32 	%r5106, %r5098, %r18839;
	add.s32 	%r18839, %r5106, %r5105;
	add.s32 	%r18838, %r5098, %r18838;
	add.s32 	%r18837, %r5090, %r18837;
	bra.uni 	BB4_130;

BB4_82:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_97:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_89:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_104:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_85:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_100:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_92:
	mov.u32 	%r18807, %r3173;
	bra.uni 	BB4_129;

BB4_107:
	mov.u32 	%r18807, %r3173;

BB4_129:
	or.b32  	%r19059, %r18807, %r113;
	or.b32  	%r19058, %r3174, %r112;
	or.b32  	%r19057, %r3175, %r111;
	or.b32  	%r18800, %r3176, %r110;
	or.b32  	%r19063, %r3177, %r109;
	or.b32  	%r19062, %r3178, %r108;
	or.b32  	%r19061, %r3179, %r107;
	or.b32  	%r19060, %r3180, %r106;
	or.b32  	%r19067, %r3181, %r105;
	or.b32  	%r19066, %r3182, %r104;
	or.b32  	%r19065, %r3183, %r103;
	or.b32  	%r19064, %r3184, %r102;
	or.b32  	%r19071, %r3185, %r101;
	or.b32  	%r19070, %r3186, %r100;
	or.b32  	%r19069, %r3187, %r99;
	or.b32  	%r19068, %r3188, %r98;
	mov.u32 	%r18841, 0;

BB4_130:
	mov.u32 	%r18842, %r18841;
	bra.uni 	BB4_131;

BB4_430:
	xor.b32  	%r15725, %r18838, %r18837;
	and.b32  	%r15726, %r15725, %r18839;
	xor.b32  	%r15727, %r15726, %r18837;
	add.s32 	%r15728, %r18840, %r15727;
	or.b32  	%r15729, %r5776, %r633;
	add.s32 	%r15730, %r15728, %r15729;
	add.s32 	%r15731, %r15730, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15731, 7;
	shr.b32 	%rhs, %r15731, 25;
	add.u32 	%r15732, %lhs, %rhs;
	}
	add.s32 	%r15733, %r15732, %r18839;
	xor.b32  	%r15734, %r18839, %r18838;
	and.b32  	%r15735, %r15733, %r15734;
	xor.b32  	%r15736, %r15735, %r18838;
	or.b32  	%r15737, %r5777, %r632;
	add.s32 	%r15738, %r18837, %r15737;
	add.s32 	%r15739, %r15738, %r15736;
	add.s32 	%r15740, %r15739, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15740, 12;
	shr.b32 	%rhs, %r15740, 20;
	add.u32 	%r15741, %lhs, %rhs;
	}
	add.s32 	%r15742, %r15741, %r15733;
	xor.b32  	%r15743, %r15733, %r18839;
	and.b32  	%r15744, %r15742, %r15743;
	xor.b32  	%r15745, %r15744, %r18839;
	or.b32  	%r15746, %r5778, %r631;
	add.s32 	%r15747, %r18838, %r15746;
	add.s32 	%r15748, %r15747, %r15745;
	add.s32 	%r15749, %r15748, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15749, 17;
	shr.b32 	%rhs, %r15749, 15;
	add.u32 	%r15750, %lhs, %rhs;
	}
	add.s32 	%r15751, %r15750, %r15742;
	xor.b32  	%r15752, %r15742, %r15733;
	and.b32  	%r15753, %r15751, %r15752;
	xor.b32  	%r15754, %r15753, %r15733;
	or.b32  	%r15755, %r19072, %r630;
	add.s32 	%r15756, %r18839, %r15755;
	add.s32 	%r15757, %r15756, %r15754;
	add.s32 	%r15758, %r15757, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15758, 22;
	shr.b32 	%rhs, %r15758, 10;
	add.u32 	%r15759, %lhs, %rhs;
	}
	add.s32 	%r15760, %r15759, %r15751;
	xor.b32  	%r15761, %r15751, %r15742;
	and.b32  	%r15762, %r15760, %r15761;
	xor.b32  	%r15763, %r15762, %r15742;
	or.b32  	%r15764, %r5780, %r629;
	add.s32 	%r15765, %r15764, %r15733;
	add.s32 	%r15766, %r15765, %r15763;
	add.s32 	%r15767, %r15766, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15767, 7;
	shr.b32 	%rhs, %r15767, 25;
	add.u32 	%r15768, %lhs, %rhs;
	}
	add.s32 	%r15769, %r15768, %r15760;
	xor.b32  	%r15770, %r15760, %r15751;
	and.b32  	%r15771, %r15769, %r15770;
	xor.b32  	%r15772, %r15771, %r15751;
	or.b32  	%r15773, %r5781, %r628;
	add.s32 	%r15774, %r15773, %r15742;
	add.s32 	%r15775, %r15774, %r15772;
	add.s32 	%r15776, %r15775, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15776, 12;
	shr.b32 	%rhs, %r15776, 20;
	add.u32 	%r15777, %lhs, %rhs;
	}
	add.s32 	%r15778, %r15777, %r15769;
	xor.b32  	%r15779, %r15769, %r15760;
	and.b32  	%r15780, %r15778, %r15779;
	xor.b32  	%r15781, %r15780, %r15760;
	or.b32  	%r15782, %r5782, %r627;
	add.s32 	%r15783, %r15782, %r15751;
	add.s32 	%r15784, %r15783, %r15781;
	add.s32 	%r15785, %r15784, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15785, 17;
	shr.b32 	%rhs, %r15785, 15;
	add.u32 	%r15786, %lhs, %rhs;
	}
	add.s32 	%r15787, %r15786, %r15778;
	xor.b32  	%r15788, %r15778, %r15769;
	and.b32  	%r15789, %r15787, %r15788;
	xor.b32  	%r15790, %r15789, %r15769;
	or.b32  	%r15791, %r5783, %r626;
	add.s32 	%r15792, %r15791, %r15760;
	add.s32 	%r15793, %r15792, %r15790;
	add.s32 	%r15794, %r15793, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15794, 22;
	shr.b32 	%rhs, %r15794, 10;
	add.u32 	%r15795, %lhs, %rhs;
	}
	add.s32 	%r15796, %r15795, %r15787;
	xor.b32  	%r15797, %r15787, %r15778;
	and.b32  	%r15798, %r15796, %r15797;
	xor.b32  	%r15799, %r15798, %r15778;
	or.b32  	%r15800, %r5784, %r625;
	add.s32 	%r15801, %r15800, %r15769;
	add.s32 	%r15802, %r15801, %r15799;
	add.s32 	%r15803, %r15802, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15803, 7;
	shr.b32 	%rhs, %r15803, 25;
	add.u32 	%r15804, %lhs, %rhs;
	}
	add.s32 	%r15805, %r15804, %r15796;
	xor.b32  	%r15806, %r15796, %r15787;
	and.b32  	%r15807, %r15805, %r15806;
	xor.b32  	%r15808, %r15807, %r15787;
	or.b32  	%r15809, %r5785, %r624;
	add.s32 	%r15810, %r15809, %r15778;
	add.s32 	%r15811, %r15810, %r15808;
	add.s32 	%r15812, %r15811, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15812, 12;
	shr.b32 	%rhs, %r15812, 20;
	add.u32 	%r15813, %lhs, %rhs;
	}
	add.s32 	%r15814, %r15813, %r15805;
	xor.b32  	%r15815, %r15805, %r15796;
	and.b32  	%r15816, %r15814, %r15815;
	xor.b32  	%r15817, %r15816, %r15796;
	or.b32  	%r15818, %r5786, %r623;
	add.s32 	%r15819, %r15818, %r15787;
	add.s32 	%r15820, %r15819, %r15817;
	add.s32 	%r15821, %r15820, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15821, 17;
	shr.b32 	%rhs, %r15821, 15;
	add.u32 	%r15822, %lhs, %rhs;
	}
	add.s32 	%r15823, %r15822, %r15814;
	xor.b32  	%r15824, %r15814, %r15805;
	and.b32  	%r15825, %r15823, %r15824;
	xor.b32  	%r15826, %r15825, %r15805;
	or.b32  	%r15827, %r5787, %r622;
	add.s32 	%r15828, %r15827, %r15796;
	add.s32 	%r15829, %r15828, %r15826;
	add.s32 	%r15830, %r15829, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15830, 22;
	shr.b32 	%rhs, %r15830, 10;
	add.u32 	%r15831, %lhs, %rhs;
	}
	add.s32 	%r15832, %r15831, %r15823;
	xor.b32  	%r15833, %r15823, %r15814;
	and.b32  	%r15834, %r15832, %r15833;
	xor.b32  	%r15835, %r15834, %r15814;
	or.b32  	%r15836, %r5788, %r621;
	add.s32 	%r15837, %r15836, %r15805;
	add.s32 	%r15838, %r15837, %r15835;
	add.s32 	%r15839, %r15838, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15839, 7;
	shr.b32 	%rhs, %r15839, 25;
	add.u32 	%r15840, %lhs, %rhs;
	}
	add.s32 	%r15841, %r15840, %r15832;
	xor.b32  	%r15842, %r15832, %r15823;
	and.b32  	%r15843, %r15841, %r15842;
	xor.b32  	%r15844, %r15843, %r15823;
	or.b32  	%r15845, %r5789, %r620;
	add.s32 	%r15846, %r15845, %r15814;
	add.s32 	%r15847, %r15846, %r15844;
	add.s32 	%r15848, %r15847, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15848, 12;
	shr.b32 	%rhs, %r15848, 20;
	add.u32 	%r15849, %lhs, %rhs;
	}
	add.s32 	%r15850, %r15849, %r15841;
	xor.b32  	%r15851, %r15841, %r15832;
	and.b32  	%r15852, %r15850, %r15851;
	xor.b32  	%r15853, %r15852, %r15832;
	or.b32  	%r15854, %r5790, %r619;
	add.s32 	%r15855, %r15854, %r15823;
	add.s32 	%r15856, %r15855, %r15853;
	add.s32 	%r15857, %r15856, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15857, 17;
	shr.b32 	%rhs, %r15857, 15;
	add.u32 	%r15858, %lhs, %rhs;
	}
	add.s32 	%r15859, %r15858, %r15850;
	xor.b32  	%r15860, %r15850, %r15841;
	and.b32  	%r15861, %r15859, %r15860;
	xor.b32  	%r15862, %r15861, %r15841;
	or.b32  	%r15863, %r5791, %r618;
	add.s32 	%r15864, %r15863, %r15832;
	add.s32 	%r15865, %r15864, %r15862;
	add.s32 	%r15866, %r15865, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15866, 22;
	shr.b32 	%rhs, %r15866, 10;
	add.u32 	%r15867, %lhs, %rhs;
	}
	add.s32 	%r15868, %r15867, %r15859;
	xor.b32  	%r15869, %r15868, %r15859;
	and.b32  	%r15870, %r15869, %r15850;
	xor.b32  	%r15871, %r15870, %r15859;
	add.s32 	%r15872, %r15737, %r15841;
	add.s32 	%r15873, %r15872, %r15871;
	add.s32 	%r15874, %r15873, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15874, 5;
	shr.b32 	%rhs, %r15874, 27;
	add.u32 	%r15875, %lhs, %rhs;
	}
	add.s32 	%r15876, %r15875, %r15868;
	xor.b32  	%r15877, %r15876, %r15868;
	and.b32  	%r15878, %r15877, %r15859;
	xor.b32  	%r15879, %r15878, %r15868;
	add.s32 	%r15880, %r15782, %r15850;
	add.s32 	%r15881, %r15880, %r15879;
	add.s32 	%r15882, %r15881, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15882, 9;
	shr.b32 	%rhs, %r15882, 23;
	add.u32 	%r15883, %lhs, %rhs;
	}
	add.s32 	%r15884, %r15883, %r15876;
	xor.b32  	%r15885, %r15884, %r15876;
	and.b32  	%r15886, %r15885, %r15868;
	xor.b32  	%r15887, %r15886, %r15876;
	add.s32 	%r15888, %r15827, %r15859;
	add.s32 	%r15889, %r15888, %r15887;
	add.s32 	%r15890, %r15889, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15890, 14;
	shr.b32 	%rhs, %r15890, 18;
	add.u32 	%r15891, %lhs, %rhs;
	}
	add.s32 	%r15892, %r15891, %r15884;
	xor.b32  	%r15893, %r15892, %r15884;
	and.b32  	%r15894, %r15893, %r15876;
	xor.b32  	%r15895, %r15894, %r15884;
	add.s32 	%r15896, %r15729, %r15868;
	add.s32 	%r15897, %r15896, %r15895;
	add.s32 	%r15898, %r15897, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15898, 20;
	shr.b32 	%rhs, %r15898, 12;
	add.u32 	%r15899, %lhs, %rhs;
	}
	add.s32 	%r15900, %r15899, %r15892;
	xor.b32  	%r15901, %r15900, %r15892;
	and.b32  	%r15902, %r15901, %r15884;
	xor.b32  	%r15903, %r15902, %r15892;
	add.s32 	%r15904, %r15773, %r15876;
	add.s32 	%r15905, %r15904, %r15903;
	add.s32 	%r15906, %r15905, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15906, 5;
	shr.b32 	%rhs, %r15906, 27;
	add.u32 	%r15907, %lhs, %rhs;
	}
	add.s32 	%r15908, %r15907, %r15900;
	xor.b32  	%r15909, %r15908, %r15900;
	and.b32  	%r15910, %r15909, %r15892;
	xor.b32  	%r15911, %r15910, %r15900;
	add.s32 	%r15912, %r15818, %r15884;
	add.s32 	%r15913, %r15912, %r15911;
	add.s32 	%r15914, %r15913, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15914, 9;
	shr.b32 	%rhs, %r15914, 23;
	add.u32 	%r15915, %lhs, %rhs;
	}
	add.s32 	%r15916, %r15915, %r15908;
	xor.b32  	%r15917, %r15916, %r15908;
	and.b32  	%r15918, %r15917, %r15900;
	xor.b32  	%r15919, %r15918, %r15908;
	add.s32 	%r15920, %r15863, %r15892;
	add.s32 	%r15921, %r15920, %r15919;
	add.s32 	%r15922, %r15921, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15922, 14;
	shr.b32 	%rhs, %r15922, 18;
	add.u32 	%r15923, %lhs, %rhs;
	}
	add.s32 	%r15924, %r15923, %r15916;
	xor.b32  	%r15925, %r15924, %r15916;
	and.b32  	%r15926, %r15925, %r15908;
	xor.b32  	%r15927, %r15926, %r15916;
	add.s32 	%r15928, %r15764, %r15900;
	add.s32 	%r15929, %r15928, %r15927;
	add.s32 	%r15930, %r15929, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15930, 20;
	shr.b32 	%rhs, %r15930, 12;
	add.u32 	%r15931, %lhs, %rhs;
	}
	add.s32 	%r15932, %r15931, %r15924;
	xor.b32  	%r15933, %r15932, %r15924;
	and.b32  	%r15934, %r15933, %r15916;
	xor.b32  	%r15935, %r15934, %r15924;
	add.s32 	%r15936, %r15809, %r15908;
	add.s32 	%r15937, %r15936, %r15935;
	add.s32 	%r15938, %r15937, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15938, 5;
	shr.b32 	%rhs, %r15938, 27;
	add.u32 	%r15939, %lhs, %rhs;
	}
	add.s32 	%r15940, %r15939, %r15932;
	xor.b32  	%r15941, %r15940, %r15932;
	and.b32  	%r15942, %r15941, %r15924;
	xor.b32  	%r15943, %r15942, %r15932;
	add.s32 	%r15944, %r15854, %r15916;
	add.s32 	%r15945, %r15944, %r15943;
	add.s32 	%r15946, %r15945, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15946, 9;
	shr.b32 	%rhs, %r15946, 23;
	add.u32 	%r15947, %lhs, %rhs;
	}
	add.s32 	%r15948, %r15947, %r15940;
	xor.b32  	%r15949, %r15948, %r15940;
	and.b32  	%r15950, %r15949, %r15932;
	xor.b32  	%r15951, %r15950, %r15940;
	add.s32 	%r15952, %r15755, %r15924;
	add.s32 	%r15953, %r15952, %r15951;
	add.s32 	%r15954, %r15953, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15954, 14;
	shr.b32 	%rhs, %r15954, 18;
	add.u32 	%r15955, %lhs, %rhs;
	}
	add.s32 	%r15956, %r15955, %r15948;
	xor.b32  	%r15957, %r15956, %r15948;
	and.b32  	%r15958, %r15957, %r15940;
	xor.b32  	%r15959, %r15958, %r15948;
	add.s32 	%r15960, %r15800, %r15932;
	add.s32 	%r15961, %r15960, %r15959;
	add.s32 	%r15962, %r15961, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15962, 20;
	shr.b32 	%rhs, %r15962, 12;
	add.u32 	%r15963, %lhs, %rhs;
	}
	add.s32 	%r15964, %r15963, %r15956;
	xor.b32  	%r15965, %r15964, %r15956;
	and.b32  	%r15966, %r15965, %r15948;
	xor.b32  	%r15967, %r15966, %r15956;
	add.s32 	%r15968, %r15845, %r15940;
	add.s32 	%r15969, %r15968, %r15967;
	add.s32 	%r15970, %r15969, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15970, 5;
	shr.b32 	%rhs, %r15970, 27;
	add.u32 	%r15971, %lhs, %rhs;
	}
	add.s32 	%r15972, %r15971, %r15964;
	xor.b32  	%r15973, %r15972, %r15964;
	and.b32  	%r15974, %r15973, %r15956;
	xor.b32  	%r15975, %r15974, %r15964;
	add.s32 	%r15976, %r15746, %r15948;
	add.s32 	%r15977, %r15976, %r15975;
	add.s32 	%r15978, %r15977, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15978, 9;
	shr.b32 	%rhs, %r15978, 23;
	add.u32 	%r15979, %lhs, %rhs;
	}
	add.s32 	%r15980, %r15979, %r15972;
	xor.b32  	%r15981, %r15980, %r15972;
	and.b32  	%r15982, %r15981, %r15964;
	xor.b32  	%r15983, %r15982, %r15972;
	add.s32 	%r15984, %r15791, %r15956;
	add.s32 	%r15985, %r15984, %r15983;
	add.s32 	%r15986, %r15985, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15986, 14;
	shr.b32 	%rhs, %r15986, 18;
	add.u32 	%r15987, %lhs, %rhs;
	}
	add.s32 	%r15988, %r15987, %r15980;
	xor.b32  	%r15989, %r15988, %r15980;
	and.b32  	%r15990, %r15989, %r15972;
	xor.b32  	%r15991, %r15990, %r15980;
	add.s32 	%r15992, %r15836, %r15964;
	add.s32 	%r15993, %r15992, %r15991;
	add.s32 	%r15994, %r15993, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15994, 20;
	shr.b32 	%rhs, %r15994, 12;
	add.u32 	%r15995, %lhs, %rhs;
	}
	add.s32 	%r15996, %r15995, %r15988;
	xor.b32  	%r15997, %r15996, %r15988;
	xor.b32  	%r15998, %r15997, %r15980;
	add.s32 	%r15999, %r15773, %r15972;
	add.s32 	%r16000, %r15999, %r15998;
	add.s32 	%r16001, %r16000, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16001, 4;
	shr.b32 	%rhs, %r16001, 28;
	add.u32 	%r16002, %lhs, %rhs;
	}
	add.s32 	%r16003, %r16002, %r15996;
	xor.b32  	%r16004, %r16003, %r15997;
	add.s32 	%r16005, %r15800, %r15980;
	add.s32 	%r16006, %r16005, %r16004;
	add.s32 	%r16007, %r16006, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16007, 11;
	shr.b32 	%rhs, %r16007, 21;
	add.u32 	%r16008, %lhs, %rhs;
	}
	add.s32 	%r16009, %r16008, %r16003;
	xor.b32  	%r16010, %r16009, %r16003;
	xor.b32  	%r16011, %r16010, %r15996;
	add.s32 	%r16012, %r15827, %r15988;
	add.s32 	%r16013, %r16012, %r16011;
	add.s32 	%r16014, %r16013, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16014, 16;
	shr.b32 	%rhs, %r16014, 16;
	add.u32 	%r16015, %lhs, %rhs;
	}
	add.s32 	%r16016, %r16015, %r16009;
	xor.b32  	%r16017, %r16016, %r16010;
	add.s32 	%r16018, %r15854, %r15996;
	add.s32 	%r16019, %r16018, %r16017;
	add.s32 	%r16020, %r16019, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16020, 23;
	shr.b32 	%rhs, %r16020, 9;
	add.u32 	%r16021, %lhs, %rhs;
	}
	add.s32 	%r16022, %r16021, %r16016;
	xor.b32  	%r16023, %r16022, %r16016;
	xor.b32  	%r16024, %r16023, %r16009;
	add.s32 	%r16025, %r15737, %r16003;
	add.s32 	%r16026, %r16025, %r16024;
	add.s32 	%r16027, %r16026, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16027, 4;
	shr.b32 	%rhs, %r16027, 28;
	add.u32 	%r16028, %lhs, %rhs;
	}
	add.s32 	%r16029, %r16028, %r16022;
	xor.b32  	%r16030, %r16029, %r16023;
	add.s32 	%r16031, %r15764, %r16009;
	add.s32 	%r16032, %r16031, %r16030;
	add.s32 	%r16033, %r16032, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16033, 11;
	shr.b32 	%rhs, %r16033, 21;
	add.u32 	%r16034, %lhs, %rhs;
	}
	add.s32 	%r16035, %r16034, %r16029;
	xor.b32  	%r16036, %r16035, %r16029;
	xor.b32  	%r16037, %r16036, %r16022;
	add.s32 	%r16038, %r15791, %r16016;
	add.s32 	%r16039, %r16038, %r16037;
	add.s32 	%r16040, %r16039, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16040, 16;
	shr.b32 	%rhs, %r16040, 16;
	add.u32 	%r16041, %lhs, %rhs;
	}
	add.s32 	%r16042, %r16041, %r16035;
	xor.b32  	%r16043, %r16042, %r16036;
	add.s32 	%r16044, %r15818, %r16022;
	add.s32 	%r16045, %r16044, %r16043;
	add.s32 	%r16046, %r16045, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16046, 23;
	shr.b32 	%rhs, %r16046, 9;
	add.u32 	%r16047, %lhs, %rhs;
	}
	add.s32 	%r16048, %r16047, %r16042;
	xor.b32  	%r16049, %r16048, %r16042;
	xor.b32  	%r16050, %r16049, %r16035;
	add.s32 	%r16051, %r15845, %r16029;
	add.s32 	%r16052, %r16051, %r16050;
	add.s32 	%r16053, %r16052, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16053, 4;
	shr.b32 	%rhs, %r16053, 28;
	add.u32 	%r16054, %lhs, %rhs;
	}
	add.s32 	%r16055, %r16054, %r16048;
	xor.b32  	%r16056, %r16055, %r16049;
	add.s32 	%r16057, %r15729, %r16035;
	add.s32 	%r16058, %r16057, %r16056;
	add.s32 	%r16059, %r16058, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16059, 11;
	shr.b32 	%rhs, %r16059, 21;
	add.u32 	%r16060, %lhs, %rhs;
	}
	add.s32 	%r16061, %r16060, %r16055;
	xor.b32  	%r16062, %r16061, %r16055;
	xor.b32  	%r16063, %r16062, %r16048;
	add.s32 	%r16064, %r15755, %r16042;
	add.s32 	%r16065, %r16064, %r16063;
	add.s32 	%r16066, %r16065, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16066, 16;
	shr.b32 	%rhs, %r16066, 16;
	add.u32 	%r16067, %lhs, %rhs;
	}
	add.s32 	%r16068, %r16067, %r16061;
	xor.b32  	%r16069, %r16068, %r16062;
	add.s32 	%r16070, %r15782, %r16048;
	add.s32 	%r16071, %r16070, %r16069;
	add.s32 	%r16072, %r16071, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16072, 23;
	shr.b32 	%rhs, %r16072, 9;
	add.u32 	%r16073, %lhs, %rhs;
	}
	add.s32 	%r16074, %r16073, %r16068;
	xor.b32  	%r16075, %r16074, %r16068;
	xor.b32  	%r16076, %r16075, %r16061;
	add.s32 	%r16077, %r15809, %r16055;
	add.s32 	%r16078, %r16077, %r16076;
	add.s32 	%r16079, %r16078, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16079, 4;
	shr.b32 	%rhs, %r16079, 28;
	add.u32 	%r16080, %lhs, %rhs;
	}
	add.s32 	%r16081, %r16080, %r16074;
	xor.b32  	%r16082, %r16081, %r16075;
	add.s32 	%r16083, %r15836, %r16061;
	add.s32 	%r16084, %r16083, %r16082;
	add.s32 	%r16085, %r16084, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16085, 11;
	shr.b32 	%rhs, %r16085, 21;
	add.u32 	%r16086, %lhs, %rhs;
	}
	add.s32 	%r16087, %r16086, %r16081;
	xor.b32  	%r16088, %r16087, %r16081;
	xor.b32  	%r16089, %r16088, %r16074;
	add.s32 	%r16090, %r15863, %r16068;
	add.s32 	%r16091, %r16090, %r16089;
	add.s32 	%r16092, %r16091, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16092, 16;
	shr.b32 	%rhs, %r16092, 16;
	add.u32 	%r16093, %lhs, %rhs;
	}
	add.s32 	%r16094, %r16093, %r16087;
	xor.b32  	%r16095, %r16094, %r16088;
	add.s32 	%r16096, %r15746, %r16074;
	add.s32 	%r16097, %r16096, %r16095;
	add.s32 	%r16098, %r16097, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16098, 23;
	shr.b32 	%rhs, %r16098, 9;
	add.u32 	%r16099, %lhs, %rhs;
	}
	add.s32 	%r16100, %r16099, %r16094;
	not.b32 	%r16101, %r16087;
	or.b32  	%r16102, %r16100, %r16101;
	xor.b32  	%r16103, %r16102, %r16094;
	add.s32 	%r16104, %r15729, %r16081;
	add.s32 	%r16105, %r16104, %r16103;
	add.s32 	%r16106, %r16105, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16106, 6;
	shr.b32 	%rhs, %r16106, 26;
	add.u32 	%r16107, %lhs, %rhs;
	}
	add.s32 	%r16108, %r16107, %r16100;
	not.b32 	%r16109, %r16094;
	or.b32  	%r16110, %r16108, %r16109;
	xor.b32  	%r16111, %r16110, %r16100;
	add.s32 	%r16112, %r15791, %r16087;
	add.s32 	%r16113, %r16112, %r16111;
	add.s32 	%r16114, %r16113, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16114, 10;
	shr.b32 	%rhs, %r16114, 22;
	add.u32 	%r16115, %lhs, %rhs;
	}
	add.s32 	%r16116, %r16115, %r16108;
	not.b32 	%r16117, %r16100;
	or.b32  	%r16118, %r16116, %r16117;
	xor.b32  	%r16119, %r16118, %r16108;
	add.s32 	%r16120, %r15854, %r16094;
	add.s32 	%r16121, %r16120, %r16119;
	add.s32 	%r16122, %r16121, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16122, 15;
	shr.b32 	%rhs, %r16122, 17;
	add.u32 	%r16123, %lhs, %rhs;
	}
	add.s32 	%r16124, %r16123, %r16116;
	not.b32 	%r16125, %r16108;
	or.b32  	%r16126, %r16124, %r16125;
	xor.b32  	%r16127, %r16126, %r16116;
	add.s32 	%r16128, %r15773, %r16100;
	add.s32 	%r16129, %r16128, %r16127;
	add.s32 	%r16130, %r16129, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16130, 21;
	shr.b32 	%rhs, %r16130, 11;
	add.u32 	%r16131, %lhs, %rhs;
	}
	add.s32 	%r16132, %r16131, %r16124;
	not.b32 	%r16133, %r16116;
	or.b32  	%r16134, %r16132, %r16133;
	xor.b32  	%r16135, %r16134, %r16124;
	add.s32 	%r16136, %r15836, %r16108;
	add.s32 	%r16137, %r16136, %r16135;
	add.s32 	%r16138, %r16137, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16138, 6;
	shr.b32 	%rhs, %r16138, 26;
	add.u32 	%r16139, %lhs, %rhs;
	}
	add.s32 	%r16140, %r16139, %r16132;
	not.b32 	%r16141, %r16124;
	or.b32  	%r16142, %r16140, %r16141;
	xor.b32  	%r16143, %r16142, %r16132;
	add.s32 	%r16144, %r15755, %r16116;
	add.s32 	%r16145, %r16144, %r16143;
	add.s32 	%r16146, %r16145, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16146, 10;
	shr.b32 	%rhs, %r16146, 22;
	add.u32 	%r16147, %lhs, %rhs;
	}
	add.s32 	%r16148, %r16147, %r16140;
	not.b32 	%r16149, %r16132;
	or.b32  	%r16150, %r16148, %r16149;
	xor.b32  	%r16151, %r16150, %r16140;
	add.s32 	%r16152, %r15818, %r16124;
	add.s32 	%r16153, %r16152, %r16151;
	add.s32 	%r16154, %r16153, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16154, 15;
	shr.b32 	%rhs, %r16154, 17;
	add.u32 	%r16155, %lhs, %rhs;
	}
	add.s32 	%r16156, %r16155, %r16148;
	not.b32 	%r16157, %r16140;
	or.b32  	%r16158, %r16156, %r16157;
	xor.b32  	%r16159, %r16158, %r16148;
	add.s32 	%r16160, %r15737, %r16132;
	add.s32 	%r16161, %r16160, %r16159;
	add.s32 	%r16162, %r16161, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16162, 21;
	shr.b32 	%rhs, %r16162, 11;
	add.u32 	%r16163, %lhs, %rhs;
	}
	add.s32 	%r16164, %r16163, %r16156;
	not.b32 	%r16165, %r16148;
	or.b32  	%r16166, %r16164, %r16165;
	xor.b32  	%r16167, %r16166, %r16156;
	add.s32 	%r16168, %r15800, %r16140;
	add.s32 	%r16169, %r16168, %r16167;
	add.s32 	%r16170, %r16169, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16170, 6;
	shr.b32 	%rhs, %r16170, 26;
	add.u32 	%r16171, %lhs, %rhs;
	}
	add.s32 	%r16172, %r16171, %r16164;
	not.b32 	%r16173, %r16156;
	or.b32  	%r16174, %r16172, %r16173;
	xor.b32  	%r16175, %r16174, %r16164;
	add.s32 	%r16176, %r15863, %r16148;
	add.s32 	%r16177, %r16176, %r16175;
	add.s32 	%r16178, %r16177, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16178, 10;
	shr.b32 	%rhs, %r16178, 22;
	add.u32 	%r16179, %lhs, %rhs;
	}
	add.s32 	%r16180, %r16179, %r16172;
	not.b32 	%r16181, %r16164;
	or.b32  	%r16182, %r16180, %r16181;
	xor.b32  	%r16183, %r16182, %r16172;
	add.s32 	%r16184, %r15782, %r16156;
	add.s32 	%r16185, %r16184, %r16183;
	add.s32 	%r16186, %r16185, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16186, 15;
	shr.b32 	%rhs, %r16186, 17;
	add.u32 	%r16187, %lhs, %rhs;
	}
	add.s32 	%r16188, %r16187, %r16180;
	not.b32 	%r16189, %r16172;
	or.b32  	%r16190, %r16188, %r16189;
	xor.b32  	%r16191, %r16190, %r16180;
	add.s32 	%r16192, %r15845, %r16164;
	add.s32 	%r16193, %r16192, %r16191;
	add.s32 	%r16194, %r16193, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16194, 21;
	shr.b32 	%rhs, %r16194, 11;
	add.u32 	%r16195, %lhs, %rhs;
	}
	add.s32 	%r16196, %r16195, %r16188;
	not.b32 	%r16197, %r16180;
	or.b32  	%r16198, %r16196, %r16197;
	xor.b32  	%r16199, %r16198, %r16188;
	add.s32 	%r16200, %r15764, %r16172;
	add.s32 	%r16201, %r16200, %r16199;
	add.s32 	%r16202, %r16201, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16202, 6;
	shr.b32 	%rhs, %r16202, 26;
	add.u32 	%r16203, %lhs, %rhs;
	}
	add.s32 	%r16204, %r16203, %r16196;
	not.b32 	%r16205, %r16188;
	or.b32  	%r16206, %r16204, %r16205;
	xor.b32  	%r16207, %r16206, %r16196;
	add.s32 	%r16208, %r15827, %r16180;
	add.s32 	%r16209, %r16208, %r16207;
	add.s32 	%r16210, %r16209, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16210, 10;
	shr.b32 	%rhs, %r16210, 22;
	add.u32 	%r16211, %lhs, %rhs;
	}
	add.s32 	%r16212, %r16211, %r16204;
	not.b32 	%r16213, %r16196;
	or.b32  	%r16214, %r16212, %r16213;
	xor.b32  	%r16215, %r16214, %r16204;
	add.s32 	%r16216, %r15746, %r16188;
	add.s32 	%r16217, %r16216, %r16215;
	add.s32 	%r16218, %r16217, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16218, 15;
	shr.b32 	%rhs, %r16218, 17;
	add.u32 	%r16219, %lhs, %rhs;
	}
	add.s32 	%r16220, %r16219, %r16212;
	not.b32 	%r16221, %r16204;
	or.b32  	%r16222, %r16220, %r16221;
	xor.b32  	%r16223, %r16222, %r16212;
	add.s32 	%r16224, %r15809, %r16196;
	add.s32 	%r16225, %r16224, %r16223;
	add.s32 	%r16226, %r16225, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16226, 21;
	shr.b32 	%rhs, %r16226, 11;
	add.u32 	%r16227, %lhs, %rhs;
	}
	add.s32 	%r18840, %r16204, %r18840;
	add.s32 	%r16228, %r16220, %r18839;
	add.s32 	%r18839, %r16228, %r16227;
	add.s32 	%r18838, %r16220, %r18838;
	add.s32 	%r18837, %r16212, %r18837;
	add.s32 	%r18841, %r18841, 64;
	add.s32 	%r18842, %r18842, 16;
	add.s32 	%r18820, %r18820, 64;

BB4_131:
	mov.u32 	%r633, %r19059;
	mov.u32 	%r632, %r19058;
	mov.u32 	%r631, %r19057;
	mov.u32 	%r630, %r18800;
	mov.u32 	%r629, %r19063;
	mov.u32 	%r628, %r19062;
	mov.u32 	%r627, %r19061;
	mov.u32 	%r626, %r19060;
	mov.u32 	%r625, %r19067;
	mov.u32 	%r624, %r19066;
	mov.u32 	%r623, %r19065;
	mov.u32 	%r622, %r19064;
	mov.u32 	%r621, %r19071;
	mov.u32 	%r620, %r19070;
	mov.u32 	%r619, %r19069;
	mov.u32 	%r618, %r19068;
	add.s32 	%r18699, %r18955, -64;
	setp.lt.s32	%p84, %r18841, %r18699;
	mul.wide.s32 	%rd77, %r18842, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.local.v4.u32 	{%r5776, %r5777, %r5778, %r5779}, [%rd78];
	ld.local.v4.u32 	{%r5780, %r5781, %r5782, %r5783}, [%rd78+16];
	ld.local.v4.u32 	{%r5784, %r5785, %r5786, %r5787}, [%rd78+32];
	ld.local.v4.u32 	{%r5788, %r5789, %r5790, %r5791}, [%rd78+48];
	and.b32  	%r657, %r18820, 3;
	sub.s32 	%r658, %r3189, %r657;
	@%p84 bra 	BB4_387;
	bra.uni 	BB4_132;

BB4_387:
	bfe.u32 	%r14332, %r18820, 2, 4;
	mov.u32 	%r18800, 0;
	setp.gt.s32	%p263, %r14332, 7;
	@%p263 bra 	BB4_403;

	setp.gt.s32	%p275, %r14332, 3;
	@%p275 bra 	BB4_396;

	setp.gt.s32	%p281, %r14332, 1;
	@%p281 bra 	BB4_393;

	setp.eq.s32	%p284, %r14332, 0;
	@%p284 bra 	BB4_429;
	bra.uni 	BB4_391;

BB4_429:
	and.b32  	%r15721, %r658, 3;
	shl.b32 	%r15722, %r15721, 2;
	mov.u32 	%r15723, 1985229328;
	shr.u32 	%r15724, %r15723, %r15722;
	and.b32  	%r15705, %r15724, 65535;
	mov.u32 	%r18800, 0;
	// inline asm
	prmt.b32 %r15638, %r5791, %r18800, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15642, %r5790, %r5791, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15646, %r5789, %r5790, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15650, %r5788, %r5789, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15654, %r5787, %r5788, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15658, %r5786, %r5787, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15662, %r5785, %r5786, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15666, %r5784, %r5785, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15670, %r5783, %r5784, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15674, %r5782, %r5783, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15678, %r5781, %r5782, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15682, %r5780, %r5781, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15686, %r5779, %r5780, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15690, %r5778, %r5779, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15694, %r5777, %r5778, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15698, %r5776, %r5777, %r15705;
	// inline asm
	// inline asm
	prmt.b32 %r15702, %r18800, %r5776, %r15705;
	// inline asm
	setp.eq.s32	%p301, %r657, 0;
	selp.b32	%r19059, 0, %r15638, %p301;
	selp.b32	%r19072, %r15686, %r15690, %p301;
	selp.b32	%r5778, %r15690, %r15694, %p301;
	selp.b32	%r5777, %r15694, %r15698, %p301;
	selp.b32	%r5776, %r15698, %r15702, %p301;
	selp.b32	%r5783, %r15670, %r15674, %p301;
	selp.b32	%r5782, %r15674, %r15678, %p301;
	selp.b32	%r5781, %r15678, %r15682, %p301;
	selp.b32	%r5780, %r15682, %r15686, %p301;
	selp.b32	%r5787, %r15654, %r15658, %p301;
	selp.b32	%r5786, %r15658, %r15662, %p301;
	selp.b32	%r5785, %r15662, %r15666, %p301;
	selp.b32	%r5784, %r15666, %r15670, %p301;
	selp.b32	%r5791, %r15638, %r15642, %p301;
	selp.b32	%r5790, %r15642, %r15646, %p301;
	selp.b32	%r5789, %r15646, %r15650, %p301;
	selp.b32	%r5788, %r15650, %r15654, %p301;
	mov.u32 	%r19057, %r18800;
	mov.u32 	%r19058, %r18800;
	mov.u32 	%r19060, %r18800;
	mov.u32 	%r19061, %r18800;
	mov.u32 	%r19062, %r18800;
	mov.u32 	%r19063, %r18800;
	mov.u32 	%r19064, %r18800;
	mov.u32 	%r19065, %r18800;
	mov.u32 	%r19066, %r18800;
	mov.u32 	%r19067, %r18800;
	mov.u32 	%r19068, %r18800;
	mov.u32 	%r19069, %r18800;
	mov.u32 	%r19070, %r18800;
	mov.u32 	%r19071, %r18800;
	bra.uni 	BB4_430;

BB4_403:
	setp.gt.s32	%p264, %r14332, 11;
	@%p264 bra 	BB4_411;

	setp.gt.s32	%p270, %r14332, 9;
	@%p270 bra 	BB4_408;

	setp.eq.s32	%p273, %r14332, 8;
	@%p273 bra 	BB4_423;
	bra.uni 	BB4_406;

BB4_423:
	and.b32  	%r15025, %r658, 3;
	shl.b32 	%r15026, %r15025, 2;
	mov.u32 	%r15027, 1985229328;
	shr.u32 	%r15028, %r15027, %r15026;
	and.b32  	%r15009, %r15028, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r14942, %r5791, %r19064, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14946, %r5790, %r5791, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14950, %r5789, %r5790, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14954, %r5788, %r5789, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14958, %r5787, %r5788, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14962, %r5786, %r5787, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14966, %r5785, %r5786, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14970, %r5784, %r5785, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14974, %r5783, %r5784, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14978, %r5782, %r5783, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14982, %r5781, %r5782, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14986, %r5780, %r5781, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14990, %r5779, %r5780, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14994, %r5778, %r5779, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r14998, %r5777, %r5778, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r15002, %r5776, %r5777, %r15009;
	// inline asm
	// inline asm
	prmt.b32 %r15006, %r19064, %r5776, %r15009;
	// inline asm
	setp.eq.s32	%p293, %r657, 0;
	selp.b32	%r18800, %r14958, %r14962, %p293;
	selp.b32	%r19057, %r14962, %r14966, %p293;
	selp.b32	%r19058, %r14966, %r14970, %p293;
	selp.b32	%r19059, %r14970, %r14974, %p293;
	selp.b32	%r19060, %r14942, %r14946, %p293;
	selp.b32	%r19061, %r14946, %r14950, %p293;
	selp.b32	%r19062, %r14950, %r14954, %p293;
	selp.b32	%r19063, %r14954, %r14958, %p293;
	selp.b32	%r19067, 0, %r14942, %p293;
	selp.b32	%r5787, %r14990, %r14994, %p293;
	selp.b32	%r5786, %r14994, %r14998, %p293;
	selp.b32	%r5785, %r14998, %r15002, %p293;
	selp.b32	%r5784, %r15002, %r15006, %p293;
	selp.b32	%r5791, %r14974, %r14978, %p293;
	selp.b32	%r5790, %r14978, %r14982, %p293;
	selp.b32	%r5789, %r14982, %r14986, %p293;
	selp.b32	%r5788, %r14986, %r14990, %p293;
	mov.u32 	%r19065, %r19064;
	mov.u32 	%r19066, %r19064;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r19072, %r19064;
	mov.u32 	%r5778, %r19064;
	mov.u32 	%r5777, %r19064;
	mov.u32 	%r5776, %r19064;
	mov.u32 	%r5783, %r19064;
	bra.uni 	BB4_424;

BB4_396:
	setp.gt.s32	%p276, %r14332, 5;
	@%p276 bra 	BB4_400;

	setp.eq.s32	%p279, %r14332, 4;
	@%p279 bra 	BB4_426;
	bra.uni 	BB4_398;

BB4_426:
	and.b32  	%r15373, %r658, 3;
	shl.b32 	%r15374, %r15373, 2;
	mov.u32 	%r15375, 1985229328;
	shr.u32 	%r15376, %r15375, %r15374;
	and.b32  	%r15357, %r15376, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r15290, %r5791, %r19060, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15294, %r5790, %r5791, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15298, %r5789, %r5790, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15302, %r5788, %r5789, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15306, %r5787, %r5788, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15310, %r5786, %r5787, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15314, %r5785, %r5786, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15318, %r5784, %r5785, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15322, %r5783, %r5784, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15326, %r5782, %r5783, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15330, %r5781, %r5782, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15334, %r5780, %r5781, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15338, %r5779, %r5780, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15342, %r5778, %r5779, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15346, %r5777, %r5778, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15350, %r5776, %r5777, %r15357;
	// inline asm
	// inline asm
	prmt.b32 %r15354, %r19060, %r5776, %r15357;
	// inline asm
	setp.eq.s32	%p297, %r657, 0;
	selp.b32	%r18800, %r15290, %r15294, %p297;
	selp.b32	%r19057, %r15294, %r15298, %p297;
	selp.b32	%r19058, %r15298, %r15302, %p297;
	selp.b32	%r19059, %r15302, %r15306, %p297;
	selp.b32	%r19063, 0, %r15290, %p297;
	selp.b32	%r5783, %r15338, %r15342, %p297;
	selp.b32	%r5782, %r15342, %r15346, %p297;
	selp.b32	%r5781, %r15346, %r15350, %p297;
	selp.b32	%r5780, %r15350, %r15354, %p297;
	selp.b32	%r5787, %r15322, %r15326, %p297;
	selp.b32	%r5786, %r15326, %r15330, %p297;
	selp.b32	%r5785, %r15330, %r15334, %p297;
	selp.b32	%r5784, %r15334, %r15338, %p297;
	selp.b32	%r5791, %r15306, %r15310, %p297;
	selp.b32	%r5790, %r15310, %r15314, %p297;
	selp.b32	%r5789, %r15314, %r15318, %p297;
	selp.b32	%r5788, %r15318, %r15322, %p297;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r19072, %r19060;
	bra.uni 	BB4_427;

BB4_411:
	setp.gt.s32	%p265, %r14332, 13;
	@%p265 bra 	BB4_415;

	setp.eq.s32	%p268, %r14332, 12;
	@%p268 bra 	BB4_420;
	bra.uni 	BB4_413;

BB4_420:
	and.b32  	%r14677, %r658, 3;
	shl.b32 	%r14678, %r14677, 2;
	mov.u32 	%r14679, 1985229328;
	shr.u32 	%r14680, %r14679, %r14678;
	and.b32  	%r14661, %r14680, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r14594, %r5791, %r19068, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14598, %r5790, %r5791, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14602, %r5789, %r5790, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14606, %r5788, %r5789, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14610, %r5787, %r5788, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14614, %r5786, %r5787, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14618, %r5785, %r5786, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14622, %r5784, %r5785, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14626, %r5783, %r5784, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14630, %r5782, %r5783, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14634, %r5781, %r5782, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14638, %r5780, %r5781, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14642, %r5779, %r5780, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14646, %r5778, %r5779, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14650, %r5777, %r5778, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14654, %r5776, %r5777, %r14661;
	// inline asm
	// inline asm
	prmt.b32 %r14658, %r19068, %r5776, %r14661;
	// inline asm
	setp.eq.s32	%p289, %r657, 0;
	selp.b32	%r18800, %r14626, %r14630, %p289;
	selp.b32	%r19057, %r14630, %r14634, %p289;
	selp.b32	%r19058, %r14634, %r14638, %p289;
	selp.b32	%r19059, %r14638, %r14642, %p289;
	selp.b32	%r19060, %r14610, %r14614, %p289;
	selp.b32	%r19061, %r14614, %r14618, %p289;
	selp.b32	%r19062, %r14618, %r14622, %p289;
	selp.b32	%r19063, %r14622, %r14626, %p289;
	selp.b32	%r19064, %r14594, %r14598, %p289;
	selp.b32	%r19065, %r14598, %r14602, %p289;
	selp.b32	%r19066, %r14602, %r14606, %p289;
	selp.b32	%r19067, %r14606, %r14610, %p289;
	selp.b32	%r19071, 0, %r14594, %p289;
	selp.b32	%r5791, %r14642, %r14646, %p289;
	selp.b32	%r5790, %r14646, %r14650, %p289;
	selp.b32	%r5789, %r14650, %r14654, %p289;
	selp.b32	%r5788, %r14654, %r14658, %p289;
	mov.u32 	%r19069, %r19068;
	mov.u32 	%r19070, %r19068;
	mov.u32 	%r19072, %r19068;
	mov.u32 	%r5778, %r19068;
	mov.u32 	%r5777, %r19068;
	mov.u32 	%r5776, %r19068;
	mov.u32 	%r5783, %r19068;
	mov.u32 	%r5782, %r19068;
	mov.u32 	%r5781, %r19068;
	mov.u32 	%r5780, %r19068;
	mov.u32 	%r5787, %r19068;
	bra.uni 	BB4_421;

BB4_393:
	setp.eq.s32	%p282, %r14332, 2;
	@%p282 bra 	BB4_428;
	bra.uni 	BB4_394;

BB4_428:
	and.b32  	%r15547, %r658, 3;
	shl.b32 	%r15548, %r15547, 2;
	mov.u32 	%r15549, 1985229328;
	shr.u32 	%r15550, %r15549, %r15548;
	and.b32  	%r15531, %r15550, 65535;
	mov.u32 	%r18800, 0;
	// inline asm
	prmt.b32 %r15464, %r5791, %r18800, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15468, %r5790, %r5791, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15472, %r5789, %r5790, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15476, %r5788, %r5789, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15480, %r5787, %r5788, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15484, %r5786, %r5787, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15488, %r5785, %r5786, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15492, %r5784, %r5785, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15496, %r5783, %r5784, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15500, %r5782, %r5783, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15504, %r5781, %r5782, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15508, %r5780, %r5781, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15512, %r5779, %r5780, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15516, %r5778, %r5779, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15520, %r5777, %r5778, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15524, %r5776, %r5777, %r15531;
	// inline asm
	// inline asm
	prmt.b32 %r15528, %r18800, %r5776, %r15531;
	// inline asm
	setp.eq.s32	%p299, %r657, 0;
	selp.b32	%r19057, 0, %r15464, %p299;
	selp.b32	%r19058, %r15464, %r15468, %p299;
	selp.b32	%r19059, %r15468, %r15472, %p299;
	selp.b32	%r19072, %r15520, %r15524, %p299;
	selp.b32	%r5778, %r15524, %r15528, %p299;
	selp.b32	%r5783, %r15504, %r15508, %p299;
	selp.b32	%r5782, %r15508, %r15512, %p299;
	selp.b32	%r5781, %r15512, %r15516, %p299;
	selp.b32	%r5780, %r15516, %r15520, %p299;
	selp.b32	%r5787, %r15488, %r15492, %p299;
	selp.b32	%r5786, %r15492, %r15496, %p299;
	selp.b32	%r5785, %r15496, %r15500, %p299;
	selp.b32	%r5784, %r15500, %r15504, %p299;
	selp.b32	%r5791, %r15472, %r15476, %p299;
	selp.b32	%r5790, %r15476, %r15480, %p299;
	selp.b32	%r5789, %r15480, %r15484, %p299;
	selp.b32	%r5788, %r15484, %r15488, %p299;
	mov.u32 	%r19060, %r18800;
	mov.u32 	%r19061, %r18800;
	mov.u32 	%r19062, %r18800;
	mov.u32 	%r19063, %r18800;
	mov.u32 	%r19064, %r18800;
	mov.u32 	%r19065, %r18800;
	mov.u32 	%r19066, %r18800;
	mov.u32 	%r19067, %r18800;
	mov.u32 	%r19068, %r18800;
	mov.u32 	%r19069, %r18800;
	mov.u32 	%r19070, %r18800;
	mov.u32 	%r19071, %r18800;
	mov.u32 	%r5777, %r18800;
	mov.u32 	%r5776, %r18800;
	bra.uni 	BB4_430;

BB4_408:
	setp.eq.s32	%p271, %r14332, 10;
	@%p271 bra 	BB4_422;
	bra.uni 	BB4_409;

BB4_422:
	and.b32  	%r14851, %r658, 3;
	shl.b32 	%r14852, %r14851, 2;
	mov.u32 	%r14853, 1985229328;
	shr.u32 	%r14854, %r14853, %r14852;
	and.b32  	%r14835, %r14854, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r14768, %r5791, %r19064, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14772, %r5790, %r5791, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14776, %r5789, %r5790, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14780, %r5788, %r5789, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14784, %r5787, %r5788, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14788, %r5786, %r5787, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14792, %r5785, %r5786, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14796, %r5784, %r5785, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14800, %r5783, %r5784, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14804, %r5782, %r5783, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14808, %r5781, %r5782, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14812, %r5780, %r5781, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14816, %r5779, %r5780, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14820, %r5778, %r5779, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14824, %r5777, %r5778, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14828, %r5776, %r5777, %r14835;
	// inline asm
	// inline asm
	prmt.b32 %r14832, %r19064, %r5776, %r14835;
	// inline asm
	setp.eq.s32	%p291, %r657, 0;
	selp.b32	%r18800, %r14792, %r14796, %p291;
	selp.b32	%r19057, %r14796, %r14800, %p291;
	selp.b32	%r19058, %r14800, %r14804, %p291;
	selp.b32	%r19059, %r14804, %r14808, %p291;
	selp.b32	%r19060, %r14776, %r14780, %p291;
	selp.b32	%r19061, %r14780, %r14784, %p291;
	selp.b32	%r19062, %r14784, %r14788, %p291;
	selp.b32	%r19063, %r14788, %r14792, %p291;
	selp.b32	%r19065, 0, %r14768, %p291;
	selp.b32	%r19066, %r14768, %r14772, %p291;
	selp.b32	%r19067, %r14772, %r14776, %p291;
	selp.b32	%r5787, %r14824, %r14828, %p291;
	selp.b32	%r5786, %r14828, %r14832, %p291;
	selp.b32	%r5791, %r14808, %r14812, %p291;
	selp.b32	%r5790, %r14812, %r14816, %p291;
	selp.b32	%r5789, %r14816, %r14820, %p291;
	selp.b32	%r5788, %r14820, %r14824, %p291;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r19072, %r19064;
	mov.u32 	%r5778, %r19064;
	mov.u32 	%r5777, %r19064;
	mov.u32 	%r5776, %r19064;
	mov.u32 	%r5783, %r19064;
	mov.u32 	%r5782, %r19064;
	mov.u32 	%r5781, %r19064;
	mov.u32 	%r5780, %r19064;
	mov.u32 	%r5785, %r19064;
	mov.u32 	%r5784, %r19064;
	bra.uni 	BB4_430;

BB4_400:
	setp.eq.s32	%p277, %r14332, 6;
	@%p277 bra 	BB4_425;
	bra.uni 	BB4_401;

BB4_425:
	and.b32  	%r15199, %r658, 3;
	shl.b32 	%r15200, %r15199, 2;
	mov.u32 	%r15201, 1985229328;
	shr.u32 	%r15202, %r15201, %r15200;
	and.b32  	%r15183, %r15202, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r15116, %r5791, %r19060, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15120, %r5790, %r5791, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15124, %r5789, %r5790, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15128, %r5788, %r5789, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15132, %r5787, %r5788, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15136, %r5786, %r5787, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15140, %r5785, %r5786, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15144, %r5784, %r5785, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15148, %r5783, %r5784, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15152, %r5782, %r5783, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15156, %r5781, %r5782, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15160, %r5780, %r5781, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15164, %r5779, %r5780, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15168, %r5778, %r5779, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15172, %r5777, %r5778, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15176, %r5776, %r5777, %r15183;
	// inline asm
	// inline asm
	prmt.b32 %r15180, %r19060, %r5776, %r15183;
	// inline asm
	setp.eq.s32	%p295, %r657, 0;
	selp.b32	%r18800, %r15124, %r15128, %p295;
	selp.b32	%r19057, %r15128, %r15132, %p295;
	selp.b32	%r19058, %r15132, %r15136, %p295;
	selp.b32	%r19059, %r15136, %r15140, %p295;
	selp.b32	%r19061, 0, %r15116, %p295;
	selp.b32	%r19062, %r15116, %r15120, %p295;
	selp.b32	%r19063, %r15120, %r15124, %p295;
	selp.b32	%r5783, %r15172, %r15176, %p295;
	selp.b32	%r5782, %r15176, %r15180, %p295;
	selp.b32	%r5787, %r15156, %r15160, %p295;
	selp.b32	%r5786, %r15160, %r15164, %p295;
	selp.b32	%r5785, %r15164, %r15168, %p295;
	selp.b32	%r5784, %r15168, %r15172, %p295;
	selp.b32	%r5791, %r15140, %r15144, %p295;
	selp.b32	%r5790, %r15144, %r15148, %p295;
	selp.b32	%r5789, %r15148, %r15152, %p295;
	selp.b32	%r5788, %r15152, %r15156, %p295;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r19072, %r19060;
	mov.u32 	%r5778, %r19060;
	mov.u32 	%r5777, %r19060;
	mov.u32 	%r5776, %r19060;
	mov.u32 	%r5781, %r19060;
	mov.u32 	%r5780, %r19060;
	bra.uni 	BB4_430;

BB4_415:
	setp.eq.s32	%p266, %r14332, 14;
	@%p266 bra 	BB4_419;
	bra.uni 	BB4_416;

BB4_419:
	and.b32  	%r14503, %r658, 3;
	shl.b32 	%r14504, %r14503, 2;
	mov.u32 	%r14505, 1985229328;
	shr.u32 	%r14506, %r14505, %r14504;
	and.b32  	%r14487, %r14506, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r14420, %r5791, %r19068, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14424, %r5790, %r5791, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14428, %r5789, %r5790, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14432, %r5788, %r5789, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14436, %r5787, %r5788, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14440, %r5786, %r5787, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14444, %r5785, %r5786, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14448, %r5784, %r5785, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14452, %r5783, %r5784, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14456, %r5782, %r5783, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14460, %r5781, %r5782, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14464, %r5780, %r5781, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14468, %r5779, %r5780, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14472, %r5778, %r5779, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14476, %r5777, %r5778, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14480, %r5776, %r5777, %r14487;
	// inline asm
	// inline asm
	prmt.b32 %r14484, %r19068, %r5776, %r14487;
	// inline asm
	setp.eq.s32	%p287, %r657, 0;
	selp.b32	%r18800, %r14460, %r14464, %p287;
	selp.b32	%r19057, %r14464, %r14468, %p287;
	selp.b32	%r19058, %r14468, %r14472, %p287;
	selp.b32	%r19059, %r14472, %r14476, %p287;
	selp.b32	%r19060, %r14444, %r14448, %p287;
	selp.b32	%r19061, %r14448, %r14452, %p287;
	selp.b32	%r19062, %r14452, %r14456, %p287;
	selp.b32	%r19063, %r14456, %r14460, %p287;
	selp.b32	%r19064, %r14428, %r14432, %p287;
	selp.b32	%r19065, %r14432, %r14436, %p287;
	selp.b32	%r19066, %r14436, %r14440, %p287;
	selp.b32	%r19067, %r14440, %r14444, %p287;
	selp.b32	%r19069, 0, %r14420, %p287;
	selp.b32	%r19070, %r14420, %r14424, %p287;
	selp.b32	%r19071, %r14424, %r14428, %p287;
	selp.b32	%r5791, %r14476, %r14480, %p287;
	selp.b32	%r5790, %r14480, %r14484, %p287;
	mov.u32 	%r19072, %r19068;
	mov.u32 	%r5778, %r19068;
	mov.u32 	%r5777, %r19068;
	mov.u32 	%r5776, %r19068;
	mov.u32 	%r5783, %r19068;
	mov.u32 	%r5782, %r19068;
	mov.u32 	%r5781, %r19068;
	mov.u32 	%r5780, %r19068;
	mov.u32 	%r5787, %r19068;
	mov.u32 	%r5786, %r19068;
	mov.u32 	%r5785, %r19068;
	mov.u32 	%r5784, %r19068;
	mov.u32 	%r5789, %r19068;
	mov.u32 	%r5788, %r19068;
	bra.uni 	BB4_430;

BB4_391:
	setp.eq.s32	%p285, %r14332, 1;
	@%p285 bra 	BB4_392;
	bra.uni 	BB4_417;

BB4_392:
	and.b32  	%r15634, %r658, 3;
	shl.b32 	%r15635, %r15634, 2;
	mov.u32 	%r15636, 1985229328;
	shr.u32 	%r15637, %r15636, %r15635;
	and.b32  	%r15618, %r15637, 65535;
	mov.u32 	%r18800, 0;
	// inline asm
	prmt.b32 %r15551, %r5791, %r18800, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15555, %r5790, %r5791, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15559, %r5789, %r5790, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15563, %r5788, %r5789, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15567, %r5787, %r5788, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15571, %r5786, %r5787, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15575, %r5785, %r5786, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15579, %r5784, %r5785, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15583, %r5783, %r5784, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15587, %r5782, %r5783, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15591, %r5781, %r5782, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15595, %r5780, %r5781, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15599, %r5779, %r5780, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15603, %r5778, %r5779, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15607, %r5777, %r5778, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15611, %r5776, %r5777, %r15618;
	// inline asm
	// inline asm
	prmt.b32 %r15615, %r18800, %r5776, %r15618;
	// inline asm
	setp.eq.s32	%p300, %r657, 0;
	selp.b32	%r19058, 0, %r15551, %p300;
	selp.b32	%r19059, %r15551, %r15555, %p300;
	selp.b32	%r19072, %r15603, %r15607, %p300;
	selp.b32	%r5778, %r15607, %r15611, %p300;
	selp.b32	%r5777, %r15611, %r15615, %p300;
	selp.b32	%r5783, %r15587, %r15591, %p300;
	selp.b32	%r5782, %r15591, %r15595, %p300;
	selp.b32	%r5781, %r15595, %r15599, %p300;
	selp.b32	%r5780, %r15599, %r15603, %p300;
	selp.b32	%r5787, %r15571, %r15575, %p300;
	selp.b32	%r5786, %r15575, %r15579, %p300;
	selp.b32	%r5785, %r15579, %r15583, %p300;
	selp.b32	%r5784, %r15583, %r15587, %p300;
	selp.b32	%r5791, %r15555, %r15559, %p300;
	selp.b32	%r5790, %r15559, %r15563, %p300;
	selp.b32	%r5789, %r15563, %r15567, %p300;
	selp.b32	%r5788, %r15567, %r15571, %p300;
	mov.u32 	%r19057, %r18800;
	mov.u32 	%r19060, %r18800;
	mov.u32 	%r19061, %r18800;
	mov.u32 	%r19062, %r18800;
	mov.u32 	%r19063, %r18800;
	mov.u32 	%r19064, %r18800;
	mov.u32 	%r19065, %r18800;
	mov.u32 	%r19066, %r18800;
	mov.u32 	%r19067, %r18800;
	mov.u32 	%r19068, %r18800;
	mov.u32 	%r19069, %r18800;
	mov.u32 	%r19070, %r18800;
	mov.u32 	%r19071, %r18800;
	mov.u32 	%r5776, %r18800;
	bra.uni 	BB4_430;

BB4_406:
	setp.eq.s32	%p274, %r14332, 9;
	@%p274 bra 	BB4_407;
	bra.uni 	BB4_417;

BB4_407:
	and.b32  	%r14938, %r658, 3;
	shl.b32 	%r14939, %r14938, 2;
	mov.u32 	%r14940, 1985229328;
	shr.u32 	%r14941, %r14940, %r14939;
	and.b32  	%r14922, %r14941, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r14855, %r5791, %r19064, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14859, %r5790, %r5791, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14863, %r5789, %r5790, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14867, %r5788, %r5789, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14871, %r5787, %r5788, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14875, %r5786, %r5787, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14879, %r5785, %r5786, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14883, %r5784, %r5785, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14887, %r5783, %r5784, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14891, %r5782, %r5783, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14895, %r5781, %r5782, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14899, %r5780, %r5781, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14903, %r5779, %r5780, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14907, %r5778, %r5779, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14911, %r5777, %r5778, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14915, %r5776, %r5777, %r14922;
	// inline asm
	// inline asm
	prmt.b32 %r14919, %r19064, %r5776, %r14922;
	// inline asm
	setp.eq.s32	%p292, %r657, 0;
	selp.b32	%r18800, %r14875, %r14879, %p292;
	selp.b32	%r19057, %r14879, %r14883, %p292;
	selp.b32	%r19058, %r14883, %r14887, %p292;
	selp.b32	%r19059, %r14887, %r14891, %p292;
	selp.b32	%r19060, %r14859, %r14863, %p292;
	selp.b32	%r19061, %r14863, %r14867, %p292;
	selp.b32	%r19062, %r14867, %r14871, %p292;
	selp.b32	%r19063, %r14871, %r14875, %p292;
	selp.b32	%r19066, 0, %r14855, %p292;
	selp.b32	%r19067, %r14855, %r14859, %p292;
	selp.b32	%r5787, %r14907, %r14911, %p292;
	selp.b32	%r5786, %r14911, %r14915, %p292;
	selp.b32	%r5785, %r14915, %r14919, %p292;
	selp.b32	%r5791, %r14891, %r14895, %p292;
	selp.b32	%r5790, %r14895, %r14899, %p292;
	selp.b32	%r5789, %r14899, %r14903, %p292;
	selp.b32	%r5788, %r14903, %r14907, %p292;
	mov.u32 	%r19065, %r19064;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r19072, %r19064;
	mov.u32 	%r5778, %r19064;
	mov.u32 	%r5777, %r19064;
	mov.u32 	%r5776, %r19064;
	mov.u32 	%r5783, %r19064;
	mov.u32 	%r5782, %r19064;
	mov.u32 	%r5781, %r19064;
	mov.u32 	%r5780, %r19064;
	mov.u32 	%r5784, %r19064;
	bra.uni 	BB4_430;

BB4_398:
	setp.eq.s32	%p280, %r14332, 5;
	@%p280 bra 	BB4_399;
	bra.uni 	BB4_417;

BB4_399:
	and.b32  	%r15286, %r658, 3;
	shl.b32 	%r15287, %r15286, 2;
	mov.u32 	%r15288, 1985229328;
	shr.u32 	%r15289, %r15288, %r15287;
	and.b32  	%r15270, %r15289, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r15203, %r5791, %r19060, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15207, %r5790, %r5791, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15211, %r5789, %r5790, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15215, %r5788, %r5789, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15219, %r5787, %r5788, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15223, %r5786, %r5787, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15227, %r5785, %r5786, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15231, %r5784, %r5785, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15235, %r5783, %r5784, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15239, %r5782, %r5783, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15243, %r5781, %r5782, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15247, %r5780, %r5781, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15251, %r5779, %r5780, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15255, %r5778, %r5779, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15259, %r5777, %r5778, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15263, %r5776, %r5777, %r15270;
	// inline asm
	// inline asm
	prmt.b32 %r15267, %r19060, %r5776, %r15270;
	// inline asm
	setp.eq.s32	%p296, %r657, 0;
	selp.b32	%r18800, %r15207, %r15211, %p296;
	selp.b32	%r19057, %r15211, %r15215, %p296;
	selp.b32	%r19058, %r15215, %r15219, %p296;
	selp.b32	%r19059, %r15219, %r15223, %p296;
	selp.b32	%r19062, 0, %r15203, %p296;
	selp.b32	%r19063, %r15203, %r15207, %p296;
	selp.b32	%r5783, %r15255, %r15259, %p296;
	selp.b32	%r5782, %r15259, %r15263, %p296;
	selp.b32	%r5781, %r15263, %r15267, %p296;
	selp.b32	%r5787, %r15239, %r15243, %p296;
	selp.b32	%r5786, %r15243, %r15247, %p296;
	selp.b32	%r5785, %r15247, %r15251, %p296;
	selp.b32	%r5784, %r15251, %r15255, %p296;
	selp.b32	%r5791, %r15223, %r15227, %p296;
	selp.b32	%r5790, %r15227, %r15231, %p296;
	selp.b32	%r5789, %r15231, %r15235, %p296;
	selp.b32	%r5788, %r15235, %r15239, %p296;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;
	mov.u32 	%r19072, %r19060;
	mov.u32 	%r5778, %r19060;
	mov.u32 	%r5777, %r19060;
	mov.u32 	%r5776, %r19060;
	mov.u32 	%r5780, %r19060;
	bra.uni 	BB4_430;

BB4_413:
	setp.eq.s32	%p269, %r14332, 13;
	@%p269 bra 	BB4_414;
	bra.uni 	BB4_417;

BB4_414:
	and.b32  	%r14590, %r658, 3;
	shl.b32 	%r14591, %r14590, 2;
	mov.u32 	%r14592, 1985229328;
	shr.u32 	%r14593, %r14592, %r14591;
	and.b32  	%r14574, %r14593, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r14507, %r5791, %r19068, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14511, %r5790, %r5791, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14515, %r5789, %r5790, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14519, %r5788, %r5789, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14523, %r5787, %r5788, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14527, %r5786, %r5787, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14531, %r5785, %r5786, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14535, %r5784, %r5785, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14539, %r5783, %r5784, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14543, %r5782, %r5783, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14547, %r5781, %r5782, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14551, %r5780, %r5781, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14555, %r5779, %r5780, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14559, %r5778, %r5779, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14563, %r5777, %r5778, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14567, %r5776, %r5777, %r14574;
	// inline asm
	// inline asm
	prmt.b32 %r14571, %r19068, %r5776, %r14574;
	// inline asm
	setp.eq.s32	%p288, %r657, 0;
	selp.b32	%r18800, %r14543, %r14547, %p288;
	selp.b32	%r19057, %r14547, %r14551, %p288;
	selp.b32	%r19058, %r14551, %r14555, %p288;
	selp.b32	%r19059, %r14555, %r14559, %p288;
	selp.b32	%r19060, %r14527, %r14531, %p288;
	selp.b32	%r19061, %r14531, %r14535, %p288;
	selp.b32	%r19062, %r14535, %r14539, %p288;
	selp.b32	%r19063, %r14539, %r14543, %p288;
	selp.b32	%r19064, %r14511, %r14515, %p288;
	selp.b32	%r19065, %r14515, %r14519, %p288;
	selp.b32	%r19066, %r14519, %r14523, %p288;
	selp.b32	%r19067, %r14523, %r14527, %p288;
	selp.b32	%r19070, 0, %r14507, %p288;
	selp.b32	%r19071, %r14507, %r14511, %p288;
	selp.b32	%r5791, %r14559, %r14563, %p288;
	selp.b32	%r5790, %r14563, %r14567, %p288;
	selp.b32	%r5789, %r14567, %r14571, %p288;
	mov.u32 	%r19069, %r19068;
	mov.u32 	%r19072, %r19068;
	mov.u32 	%r5778, %r19068;
	mov.u32 	%r5777, %r19068;
	mov.u32 	%r5776, %r19068;
	mov.u32 	%r5783, %r19068;
	mov.u32 	%r5782, %r19068;
	mov.u32 	%r5781, %r19068;
	mov.u32 	%r5780, %r19068;
	mov.u32 	%r5787, %r19068;
	mov.u32 	%r5786, %r19068;
	mov.u32 	%r5785, %r19068;
	mov.u32 	%r5784, %r19068;
	mov.u32 	%r5788, %r19068;
	bra.uni 	BB4_430;

BB4_394:
	setp.eq.s32	%p283, %r14332, 3;
	@%p283 bra 	BB4_395;
	bra.uni 	BB4_417;

BB4_395:
	and.b32  	%r15460, %r658, 3;
	shl.b32 	%r15461, %r15460, 2;
	mov.u32 	%r15462, 1985229328;
	shr.u32 	%r15463, %r15462, %r15461;
	and.b32  	%r15444, %r15463, 65535;
	mov.u32 	%r19060, 0;
	// inline asm
	prmt.b32 %r15377, %r5791, %r19060, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15381, %r5790, %r5791, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15385, %r5789, %r5790, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15389, %r5788, %r5789, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15393, %r5787, %r5788, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15397, %r5786, %r5787, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15401, %r5785, %r5786, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15405, %r5784, %r5785, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15409, %r5783, %r5784, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15413, %r5782, %r5783, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15417, %r5781, %r5782, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15421, %r5780, %r5781, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15425, %r5779, %r5780, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15429, %r5778, %r5779, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15433, %r5777, %r5778, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15437, %r5776, %r5777, %r15444;
	// inline asm
	// inline asm
	prmt.b32 %r15441, %r19060, %r5776, %r15444;
	// inline asm
	setp.eq.s32	%p298, %r657, 0;
	selp.b32	%r18800, 0, %r15377, %p298;
	selp.b32	%r19057, %r15377, %r15381, %p298;
	selp.b32	%r19058, %r15381, %r15385, %p298;
	selp.b32	%r19059, %r15385, %r15389, %p298;
	selp.b32	%r19072, %r15437, %r15441, %p298;
	selp.b32	%r5783, %r15421, %r15425, %p298;
	selp.b32	%r5782, %r15425, %r15429, %p298;
	selp.b32	%r5781, %r15429, %r15433, %p298;
	selp.b32	%r5780, %r15433, %r15437, %p298;
	selp.b32	%r5787, %r15405, %r15409, %p298;
	selp.b32	%r5786, %r15409, %r15413, %p298;
	selp.b32	%r5785, %r15413, %r15417, %p298;
	selp.b32	%r5784, %r15417, %r15421, %p298;
	selp.b32	%r5791, %r15389, %r15393, %p298;
	selp.b32	%r5790, %r15393, %r15397, %p298;
	selp.b32	%r5789, %r15397, %r15401, %p298;
	selp.b32	%r5788, %r15401, %r15405, %p298;
	mov.u32 	%r19061, %r19060;
	mov.u32 	%r19062, %r19060;
	mov.u32 	%r19063, %r19060;
	mov.u32 	%r19064, %r19060;
	mov.u32 	%r19065, %r19060;
	mov.u32 	%r19066, %r19060;
	mov.u32 	%r19067, %r19060;
	mov.u32 	%r19068, %r19060;
	mov.u32 	%r19069, %r19060;
	mov.u32 	%r19070, %r19060;
	mov.u32 	%r19071, %r19060;

BB4_427:
	mov.u32 	%r5778, %r19060;
	mov.u32 	%r5777, %r19060;
	mov.u32 	%r5776, %r19060;
	bra.uni 	BB4_430;

BB4_409:
	setp.eq.s32	%p272, %r14332, 11;
	@%p272 bra 	BB4_410;
	bra.uni 	BB4_417;

BB4_410:
	and.b32  	%r14764, %r658, 3;
	shl.b32 	%r14765, %r14764, 2;
	mov.u32 	%r14766, 1985229328;
	shr.u32 	%r14767, %r14766, %r14765;
	and.b32  	%r14748, %r14767, 65535;
	mov.u32 	%r19068, 0;
	// inline asm
	prmt.b32 %r14681, %r5791, %r19068, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14685, %r5790, %r5791, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14689, %r5789, %r5790, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14693, %r5788, %r5789, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14697, %r5787, %r5788, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14701, %r5786, %r5787, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14705, %r5785, %r5786, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14709, %r5784, %r5785, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14713, %r5783, %r5784, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14717, %r5782, %r5783, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14721, %r5781, %r5782, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14725, %r5780, %r5781, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14729, %r5779, %r5780, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14733, %r5778, %r5779, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14737, %r5777, %r5778, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14741, %r5776, %r5777, %r14748;
	// inline asm
	// inline asm
	prmt.b32 %r14745, %r19068, %r5776, %r14748;
	// inline asm
	setp.eq.s32	%p290, %r657, 0;
	selp.b32	%r18800, %r14709, %r14713, %p290;
	selp.b32	%r19057, %r14713, %r14717, %p290;
	selp.b32	%r19058, %r14717, %r14721, %p290;
	selp.b32	%r19059, %r14721, %r14725, %p290;
	selp.b32	%r19060, %r14693, %r14697, %p290;
	selp.b32	%r19061, %r14697, %r14701, %p290;
	selp.b32	%r19062, %r14701, %r14705, %p290;
	selp.b32	%r19063, %r14705, %r14709, %p290;
	selp.b32	%r19064, 0, %r14681, %p290;
	selp.b32	%r19065, %r14681, %r14685, %p290;
	selp.b32	%r19066, %r14685, %r14689, %p290;
	selp.b32	%r19067, %r14689, %r14693, %p290;
	selp.b32	%r5787, %r14741, %r14745, %p290;
	selp.b32	%r5791, %r14725, %r14729, %p290;
	selp.b32	%r5790, %r14729, %r14733, %p290;
	selp.b32	%r5789, %r14733, %r14737, %p290;
	selp.b32	%r5788, %r14737, %r14741, %p290;
	mov.u32 	%r19069, %r19068;
	mov.u32 	%r19070, %r19068;
	mov.u32 	%r19071, %r19068;
	mov.u32 	%r19072, %r19068;
	mov.u32 	%r5778, %r19068;
	mov.u32 	%r5777, %r19068;
	mov.u32 	%r5776, %r19068;
	mov.u32 	%r5783, %r19068;
	mov.u32 	%r5782, %r19068;
	mov.u32 	%r5781, %r19068;
	mov.u32 	%r5780, %r19068;

BB4_421:
	mov.u32 	%r5786, %r19068;
	mov.u32 	%r5785, %r19068;
	mov.u32 	%r5784, %r19068;
	bra.uni 	BB4_430;

BB4_401:
	setp.eq.s32	%p278, %r14332, 7;
	@%p278 bra 	BB4_402;
	bra.uni 	BB4_417;

BB4_402:
	and.b32  	%r15112, %r658, 3;
	shl.b32 	%r15113, %r15112, 2;
	mov.u32 	%r15114, 1985229328;
	shr.u32 	%r15115, %r15114, %r15113;
	and.b32  	%r15096, %r15115, 65535;
	mov.u32 	%r19064, 0;
	// inline asm
	prmt.b32 %r15029, %r5791, %r19064, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15033, %r5790, %r5791, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15037, %r5789, %r5790, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15041, %r5788, %r5789, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15045, %r5787, %r5788, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15049, %r5786, %r5787, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15053, %r5785, %r5786, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15057, %r5784, %r5785, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15061, %r5783, %r5784, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15065, %r5782, %r5783, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15069, %r5781, %r5782, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15073, %r5780, %r5781, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15077, %r5779, %r5780, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15081, %r5778, %r5779, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15085, %r5777, %r5778, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15089, %r5776, %r5777, %r15096;
	// inline asm
	// inline asm
	prmt.b32 %r15093, %r19064, %r5776, %r15096;
	// inline asm
	setp.eq.s32	%p294, %r657, 0;
	selp.b32	%r18800, %r15041, %r15045, %p294;
	selp.b32	%r19057, %r15045, %r15049, %p294;
	selp.b32	%r19058, %r15049, %r15053, %p294;
	selp.b32	%r19059, %r15053, %r15057, %p294;
	selp.b32	%r19060, 0, %r15029, %p294;
	selp.b32	%r19061, %r15029, %r15033, %p294;
	selp.b32	%r19062, %r15033, %r15037, %p294;
	selp.b32	%r19063, %r15037, %r15041, %p294;
	selp.b32	%r5783, %r15089, %r15093, %p294;
	selp.b32	%r5787, %r15073, %r15077, %p294;
	selp.b32	%r5786, %r15077, %r15081, %p294;
	selp.b32	%r5785, %r15081, %r15085, %p294;
	selp.b32	%r5784, %r15085, %r15089, %p294;
	selp.b32	%r5791, %r15057, %r15061, %p294;
	selp.b32	%r5790, %r15061, %r15065, %p294;
	selp.b32	%r5789, %r15065, %r15069, %p294;
	selp.b32	%r5788, %r15069, %r15073, %p294;
	mov.u32 	%r19065, %r19064;
	mov.u32 	%r19066, %r19064;
	mov.u32 	%r19067, %r19064;
	mov.u32 	%r19068, %r19064;
	mov.u32 	%r19069, %r19064;
	mov.u32 	%r19070, %r19064;
	mov.u32 	%r19071, %r19064;
	mov.u32 	%r19072, %r19064;
	mov.u32 	%r5778, %r19064;
	mov.u32 	%r5777, %r19064;
	mov.u32 	%r5776, %r19064;

BB4_424:
	mov.u32 	%r5782, %r19064;
	mov.u32 	%r5781, %r19064;
	mov.u32 	%r5780, %r19064;
	bra.uni 	BB4_430;

BB4_416:
	setp.ne.s32	%p267, %r14332, 15;
	@%p267 bra 	BB4_417;

	and.b32  	%r14416, %r658, 3;
	shl.b32 	%r14417, %r14416, 2;
	mov.u32 	%r14418, 1985229328;
	shr.u32 	%r14419, %r14418, %r14417;
	and.b32  	%r14400, %r14419, 65535;
	mov.u32 	%r19072, 0;
	// inline asm
	prmt.b32 %r14333, %r5791, %r19072, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14337, %r5790, %r5791, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14341, %r5789, %r5790, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14345, %r5788, %r5789, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14349, %r5787, %r5788, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14353, %r5786, %r5787, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14357, %r5785, %r5786, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14361, %r5784, %r5785, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14365, %r5783, %r5784, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14369, %r5782, %r5783, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14373, %r5781, %r5782, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14377, %r5780, %r5781, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14381, %r5779, %r5780, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14385, %r5778, %r5779, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14389, %r5777, %r5778, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14393, %r5776, %r5777, %r14400;
	// inline asm
	// inline asm
	prmt.b32 %r14397, %r19072, %r5776, %r14400;
	// inline asm
	setp.eq.s32	%p286, %r657, 0;
	selp.b32	%r18800, %r14377, %r14381, %p286;
	selp.b32	%r19057, %r14381, %r14385, %p286;
	selp.b32	%r19058, %r14385, %r14389, %p286;
	selp.b32	%r19059, %r14389, %r14393, %p286;
	selp.b32	%r19060, %r14361, %r14365, %p286;
	selp.b32	%r19061, %r14365, %r14369, %p286;
	selp.b32	%r19062, %r14369, %r14373, %p286;
	selp.b32	%r19063, %r14373, %r14377, %p286;
	selp.b32	%r19064, %r14345, %r14349, %p286;
	selp.b32	%r19065, %r14349, %r14353, %p286;
	selp.b32	%r19066, %r14353, %r14357, %p286;
	selp.b32	%r19067, %r14357, %r14361, %p286;
	selp.b32	%r19068, 0, %r14333, %p286;
	selp.b32	%r19069, %r14333, %r14337, %p286;
	selp.b32	%r19070, %r14337, %r14341, %p286;
	selp.b32	%r19071, %r14341, %r14345, %p286;
	selp.b32	%r5791, %r14393, %r14397, %p286;
	mov.u32 	%r5778, %r19072;
	mov.u32 	%r5777, %r19072;
	mov.u32 	%r5776, %r19072;
	mov.u32 	%r5783, %r19072;
	mov.u32 	%r5782, %r19072;
	mov.u32 	%r5781, %r19072;
	mov.u32 	%r5780, %r19072;
	mov.u32 	%r5787, %r19072;
	mov.u32 	%r5786, %r19072;
	mov.u32 	%r5785, %r19072;
	mov.u32 	%r5784, %r19072;
	mov.u32 	%r5790, %r19072;
	mov.u32 	%r5789, %r19072;
	mov.u32 	%r5788, %r19072;
	bra.uni 	BB4_430;

BB4_417:
	mov.u32 	%r19057, %r18800;
	mov.u32 	%r19058, %r18800;
	mov.u32 	%r19059, %r18800;
	mov.u32 	%r19060, %r18800;
	mov.u32 	%r19061, %r18800;
	mov.u32 	%r19062, %r18800;
	mov.u32 	%r19063, %r18800;
	mov.u32 	%r19064, %r18800;
	mov.u32 	%r19065, %r18800;
	mov.u32 	%r19066, %r18800;
	mov.u32 	%r19067, %r18800;
	mov.u32 	%r19068, %r18800;
	mov.u32 	%r19069, %r18800;
	mov.u32 	%r19070, %r18800;
	mov.u32 	%r19071, %r18800;
	mov.u32 	%r19072, %r5779;
	bra.uni 	BB4_430;

BB4_132:
	sub.s32 	%r5793, %r18955, %r18841;
	add.s32 	%r659, %r5793, %r18820;
	and.b32  	%r5794, %r18820, 63;
	add.s32 	%r5795, %r5793, %r5794;
	setp.lt.s32	%p85, %r5795, 64;
	bfe.u32 	%r660, %r18820, 2, 4;
	@%p85 bra 	BB4_177;
	bra.uni 	BB4_133;

BB4_177:
	shl.b32 	%r7708, %r658, 2;
	mov.u32 	%r7709, 1985229328;
	shr.u32 	%r7710, %r7709, %r7708;
	and.b32  	%r969, %r7710, 65535;
	setp.gt.s32	%p125, %r660, 7;
	@%p125 bra 	BB4_193;

	setp.gt.s32	%p137, %r660, 3;
	@%p137 bra 	BB4_186;

	setp.gt.s32	%p143, %r660, 1;
	@%p143 bra 	BB4_183;

	setp.eq.s32	%p146, %r660, 0;
	@%p146 bra 	BB4_228;
	bra.uni 	BB4_181;

BB4_228:
	// inline asm
	prmt.b32 %r5791, %r5790, %r5791, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5789, %r5790, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5788, %r5789, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5787, %r5788, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5786, %r5787, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5785, %r5786, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5782, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5781, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5780, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5779, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5778, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5777, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r8372, 0;
	// inline asm
	prmt.b32 %r18878, %r8372, %r5776, %r969;
	// inline asm
	bra.uni 	BB4_229;

BB4_133:
	mov.u32 	%r18843, 0;
	setp.gt.s32	%p86, %r660, 7;
	@%p86 bra 	BB4_149;

	setp.gt.s32	%p98, %r660, 3;
	@%p98 bra 	BB4_142;

	setp.gt.s32	%p104, %r660, 1;
	@%p104 bra 	BB4_139;

	setp.eq.s32	%p107, %r660, 0;
	@%p107 bra 	BB4_175;
	bra.uni 	BB4_137;

BB4_175:
	and.b32  	%r7200, %r658, 3;
	shl.b32 	%r7201, %r7200, 2;
	mov.u32 	%r7202, 1985229328;
	shr.u32 	%r7203, %r7202, %r7201;
	and.b32  	%r7184, %r7203, 65535;
	mov.u32 	%r18843, 0;
	// inline asm
	prmt.b32 %r7117, %r5791, %r18843, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7121, %r5790, %r5791, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7125, %r5789, %r5790, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7129, %r5788, %r5789, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7133, %r5787, %r5788, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7137, %r5786, %r5787, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7141, %r5785, %r5786, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7145, %r5784, %r5785, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7149, %r5783, %r5784, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7153, %r5782, %r5783, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7157, %r5781, %r5782, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7161, %r5780, %r5781, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7165, %r5779, %r5780, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7169, %r5778, %r5779, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7173, %r5777, %r5778, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7177, %r5776, %r5777, %r7184;
	// inline asm
	// inline asm
	prmt.b32 %r7181, %r18843, %r5776, %r7184;
	// inline asm
	setp.eq.s32	%p124, %r657, 0;
	selp.b32	%r18846, 0, %r7117, %p124;
	selp.b32	%r18859, %r7165, %r7169, %p124;
	selp.b32	%r5778, %r7169, %r7173, %p124;
	selp.b32	%r5777, %r7173, %r7177, %p124;
	selp.b32	%r5776, %r7177, %r7181, %p124;
	selp.b32	%r5783, %r7149, %r7153, %p124;
	selp.b32	%r5782, %r7153, %r7157, %p124;
	selp.b32	%r5781, %r7157, %r7161, %p124;
	selp.b32	%r5780, %r7161, %r7165, %p124;
	selp.b32	%r5787, %r7133, %r7137, %p124;
	selp.b32	%r5786, %r7137, %r7141, %p124;
	selp.b32	%r5785, %r7141, %r7145, %p124;
	selp.b32	%r5784, %r7145, %r7149, %p124;
	selp.b32	%r5791, %r7117, %r7121, %p124;
	selp.b32	%r5790, %r7121, %r7125, %p124;
	selp.b32	%r5789, %r7125, %r7129, %p124;
	selp.b32	%r5788, %r7129, %r7133, %p124;
	mov.u32 	%r18844, %r18843;
	mov.u32 	%r18845, %r18843;
	mov.u32 	%r18847, %r18843;
	mov.u32 	%r18848, %r18843;
	mov.u32 	%r18849, %r18843;
	mov.u32 	%r18850, %r18843;
	mov.u32 	%r18851, %r18843;
	mov.u32 	%r18852, %r18843;
	mov.u32 	%r18853, %r18843;
	mov.u32 	%r18854, %r18843;
	mov.u32 	%r18855, %r18843;
	mov.u32 	%r18856, %r18843;
	mov.u32 	%r18857, %r18843;
	mov.u32 	%r18858, %r18843;
	bra.uni 	BB4_176;

BB4_193:
	setp.gt.s32	%p126, %r660, 11;
	@%p126 bra 	BB4_201;

	setp.gt.s32	%p132, %r660, 9;
	@%p132 bra 	BB4_198;

	setp.eq.s32	%p135, %r660, 8;
	@%p135 bra 	BB4_218;
	bra.uni 	BB4_196;

BB4_218:
	// inline asm
	prmt.b32 %r5791, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5784, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	bra.uni 	BB4_219;

BB4_149:
	setp.gt.s32	%p87, %r660, 11;
	@%p87 bra 	BB4_157;

	setp.gt.s32	%p93, %r660, 9;
	@%p93 bra 	BB4_154;

	setp.eq.s32	%p96, %r660, 8;
	@%p96 bra 	BB4_169;
	bra.uni 	BB4_152;

BB4_169:
	and.b32  	%r6504, %r658, 3;
	shl.b32 	%r6505, %r6504, 2;
	mov.u32 	%r6506, 1985229328;
	shr.u32 	%r6507, %r6506, %r6505;
	and.b32  	%r6488, %r6507, 65535;
	mov.u32 	%r18851, 0;
	// inline asm
	prmt.b32 %r6421, %r5791, %r18851, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6425, %r5790, %r5791, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6429, %r5789, %r5790, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6433, %r5788, %r5789, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6437, %r5787, %r5788, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6441, %r5786, %r5787, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6445, %r5785, %r5786, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6449, %r5784, %r5785, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6453, %r5783, %r5784, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6457, %r5782, %r5783, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6461, %r5781, %r5782, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6465, %r5780, %r5781, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6469, %r5779, %r5780, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6473, %r5778, %r5779, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6477, %r5777, %r5778, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6481, %r5776, %r5777, %r6488;
	// inline asm
	// inline asm
	prmt.b32 %r6485, %r18851, %r5776, %r6488;
	// inline asm
	setp.eq.s32	%p116, %r657, 0;
	selp.b32	%r18843, %r6437, %r6441, %p116;
	selp.b32	%r18844, %r6441, %r6445, %p116;
	selp.b32	%r18845, %r6445, %r6449, %p116;
	selp.b32	%r18846, %r6449, %r6453, %p116;
	selp.b32	%r18847, %r6421, %r6425, %p116;
	selp.b32	%r18848, %r6425, %r6429, %p116;
	selp.b32	%r18849, %r6429, %r6433, %p116;
	selp.b32	%r18850, %r6433, %r6437, %p116;
	selp.b32	%r18854, 0, %r6421, %p116;
	selp.b32	%r5787, %r6469, %r6473, %p116;
	selp.b32	%r5786, %r6473, %r6477, %p116;
	selp.b32	%r5785, %r6477, %r6481, %p116;
	selp.b32	%r5784, %r6481, %r6485, %p116;
	selp.b32	%r5791, %r6453, %r6457, %p116;
	selp.b32	%r5790, %r6457, %r6461, %p116;
	selp.b32	%r5789, %r6461, %r6465, %p116;
	selp.b32	%r5788, %r6465, %r6469, %p116;
	mov.u32 	%r18852, %r18851;
	mov.u32 	%r18853, %r18851;
	mov.u32 	%r18855, %r18851;
	mov.u32 	%r18856, %r18851;
	mov.u32 	%r18857, %r18851;
	mov.u32 	%r18858, %r18851;
	mov.u32 	%r18859, %r18851;
	mov.u32 	%r5778, %r18851;
	mov.u32 	%r5777, %r18851;
	mov.u32 	%r5776, %r18851;
	mov.u32 	%r5783, %r18851;
	bra.uni 	BB4_170;

BB4_186:
	setp.gt.s32	%p138, %r660, 5;
	@%p138 bra 	BB4_190;

	setp.eq.s32	%p141, %r660, 4;
	@%p141 bra 	BB4_224;
	bra.uni 	BB4_188;

BB4_224:
	// inline asm
	prmt.b32 %r5791, %r5786, %r5787, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5785, %r5786, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5782, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5781, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5780, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	bra.uni 	BB4_229;

BB4_142:
	setp.gt.s32	%p99, %r660, 5;
	@%p99 bra 	BB4_146;

	setp.eq.s32	%p102, %r660, 4;
	@%p102 bra 	BB4_172;
	bra.uni 	BB4_144;

BB4_172:
	and.b32  	%r6852, %r658, 3;
	shl.b32 	%r6853, %r6852, 2;
	mov.u32 	%r6854, 1985229328;
	shr.u32 	%r6855, %r6854, %r6853;
	and.b32  	%r6836, %r6855, 65535;
	mov.u32 	%r18847, 0;
	// inline asm
	prmt.b32 %r6769, %r5791, %r18847, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6773, %r5790, %r5791, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6777, %r5789, %r5790, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6781, %r5788, %r5789, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6785, %r5787, %r5788, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6789, %r5786, %r5787, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6793, %r5785, %r5786, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6797, %r5784, %r5785, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6801, %r5783, %r5784, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6805, %r5782, %r5783, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6809, %r5781, %r5782, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6813, %r5780, %r5781, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6817, %r5779, %r5780, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6821, %r5778, %r5779, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6825, %r5777, %r5778, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6829, %r5776, %r5777, %r6836;
	// inline asm
	// inline asm
	prmt.b32 %r6833, %r18847, %r5776, %r6836;
	// inline asm
	setp.eq.s32	%p120, %r657, 0;
	selp.b32	%r18843, %r6769, %r6773, %p120;
	selp.b32	%r18844, %r6773, %r6777, %p120;
	selp.b32	%r18845, %r6777, %r6781, %p120;
	selp.b32	%r18846, %r6781, %r6785, %p120;
	selp.b32	%r18850, 0, %r6769, %p120;
	selp.b32	%r5783, %r6817, %r6821, %p120;
	selp.b32	%r5782, %r6821, %r6825, %p120;
	selp.b32	%r5781, %r6825, %r6829, %p120;
	selp.b32	%r5780, %r6829, %r6833, %p120;
	selp.b32	%r5787, %r6801, %r6805, %p120;
	selp.b32	%r5786, %r6805, %r6809, %p120;
	selp.b32	%r5785, %r6809, %r6813, %p120;
	selp.b32	%r5784, %r6813, %r6817, %p120;
	selp.b32	%r5791, %r6785, %r6789, %p120;
	selp.b32	%r5790, %r6789, %r6793, %p120;
	selp.b32	%r5789, %r6793, %r6797, %p120;
	selp.b32	%r5788, %r6797, %r6801, %p120;
	mov.u32 	%r18848, %r18847;
	mov.u32 	%r18849, %r18847;
	mov.u32 	%r18851, %r18847;
	mov.u32 	%r18852, %r18847;
	mov.u32 	%r18853, %r18847;
	mov.u32 	%r18854, %r18847;
	mov.u32 	%r18855, %r18847;
	mov.u32 	%r18856, %r18847;
	mov.u32 	%r18857, %r18847;
	mov.u32 	%r18858, %r18847;
	mov.u32 	%r18859, %r18847;
	bra.uni 	BB4_173;

BB4_201:
	setp.gt.s32	%p127, %r660, 13;
	@%p127 bra 	BB4_205;

	setp.eq.s32	%p130, %r660, 12;
	@%p130 bra 	BB4_212;
	bra.uni 	BB4_203;

BB4_212:
	// inline asm
	prmt.b32 %r5791, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5788, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	mov.u32 	%r5787, %r5779;
	bra.uni 	BB4_213;

BB4_157:
	setp.gt.s32	%p88, %r660, 13;
	@%p88 bra 	BB4_161;

	setp.eq.s32	%p91, %r660, 12;
	@%p91 bra 	BB4_166;
	bra.uni 	BB4_159;

BB4_166:
	and.b32  	%r6156, %r658, 3;
	shl.b32 	%r6157, %r6156, 2;
	mov.u32 	%r6158, 1985229328;
	shr.u32 	%r6159, %r6158, %r6157;
	and.b32  	%r6140, %r6159, 65535;
	mov.u32 	%r18855, 0;
	// inline asm
	prmt.b32 %r6073, %r5791, %r18855, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6077, %r5790, %r5791, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6081, %r5789, %r5790, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6085, %r5788, %r5789, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6089, %r5787, %r5788, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6093, %r5786, %r5787, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6097, %r5785, %r5786, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6101, %r5784, %r5785, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6105, %r5783, %r5784, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6109, %r5782, %r5783, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6113, %r5781, %r5782, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6117, %r5780, %r5781, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6121, %r5779, %r5780, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6125, %r5778, %r5779, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6129, %r5777, %r5778, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6133, %r5776, %r5777, %r6140;
	// inline asm
	// inline asm
	prmt.b32 %r6137, %r18855, %r5776, %r6140;
	// inline asm
	setp.eq.s32	%p112, %r657, 0;
	selp.b32	%r18843, %r6105, %r6109, %p112;
	selp.b32	%r18844, %r6109, %r6113, %p112;
	selp.b32	%r18845, %r6113, %r6117, %p112;
	selp.b32	%r18846, %r6117, %r6121, %p112;
	selp.b32	%r18847, %r6089, %r6093, %p112;
	selp.b32	%r18848, %r6093, %r6097, %p112;
	selp.b32	%r18849, %r6097, %r6101, %p112;
	selp.b32	%r18850, %r6101, %r6105, %p112;
	selp.b32	%r18851, %r6073, %r6077, %p112;
	selp.b32	%r18852, %r6077, %r6081, %p112;
	selp.b32	%r18853, %r6081, %r6085, %p112;
	selp.b32	%r18854, %r6085, %r6089, %p112;
	selp.b32	%r18858, 0, %r6073, %p112;
	selp.b32	%r5791, %r6121, %r6125, %p112;
	selp.b32	%r5790, %r6125, %r6129, %p112;
	selp.b32	%r5789, %r6129, %r6133, %p112;
	selp.b32	%r5788, %r6133, %r6137, %p112;
	mov.u32 	%r18856, %r18855;
	mov.u32 	%r18857, %r18855;
	mov.u32 	%r18859, %r18855;
	mov.u32 	%r5778, %r18855;
	mov.u32 	%r5777, %r18855;
	mov.u32 	%r5776, %r18855;
	mov.u32 	%r5783, %r18855;
	mov.u32 	%r5782, %r18855;
	mov.u32 	%r5781, %r18855;
	mov.u32 	%r5780, %r18855;
	mov.u32 	%r5787, %r18855;
	bra.uni 	BB4_167;

BB4_183:
	setp.eq.s32	%p144, %r660, 2;
	@%p144 bra 	BB4_226;
	bra.uni 	BB4_184;

BB4_226:
	// inline asm
	prmt.b32 %r5791, %r5788, %r5789, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5787, %r5788, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5786, %r5787, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5785, %r5786, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5782, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5781, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5780, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5779, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5777, 0;
	// inline asm
	prmt.b32 %r5778, %r5777, %r5776, %r969;
	// inline asm
	mov.u32 	%r18878, %r5777;
	bra.uni 	BB4_229;

BB4_139:
	setp.eq.s32	%p105, %r660, 2;
	@%p105 bra 	BB4_174;
	bra.uni 	BB4_140;

BB4_174:
	and.b32  	%r7026, %r658, 3;
	shl.b32 	%r7027, %r7026, 2;
	mov.u32 	%r7028, 1985229328;
	shr.u32 	%r7029, %r7028, %r7027;
	and.b32  	%r7010, %r7029, 65535;
	mov.u32 	%r18843, 0;
	// inline asm
	prmt.b32 %r6943, %r5791, %r18843, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6947, %r5790, %r5791, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6951, %r5789, %r5790, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6955, %r5788, %r5789, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6959, %r5787, %r5788, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6963, %r5786, %r5787, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6967, %r5785, %r5786, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6971, %r5784, %r5785, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6975, %r5783, %r5784, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6979, %r5782, %r5783, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6983, %r5781, %r5782, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6987, %r5780, %r5781, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6991, %r5779, %r5780, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6995, %r5778, %r5779, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r6999, %r5777, %r5778, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r7003, %r5776, %r5777, %r7010;
	// inline asm
	// inline asm
	prmt.b32 %r7007, %r18843, %r5776, %r7010;
	// inline asm
	setp.eq.s32	%p122, %r657, 0;
	selp.b32	%r18844, 0, %r6943, %p122;
	selp.b32	%r18845, %r6943, %r6947, %p122;
	selp.b32	%r18846, %r6947, %r6951, %p122;
	selp.b32	%r18859, %r6999, %r7003, %p122;
	selp.b32	%r5778, %r7003, %r7007, %p122;
	selp.b32	%r5783, %r6983, %r6987, %p122;
	selp.b32	%r5782, %r6987, %r6991, %p122;
	selp.b32	%r5781, %r6991, %r6995, %p122;
	selp.b32	%r5780, %r6995, %r6999, %p122;
	selp.b32	%r5787, %r6967, %r6971, %p122;
	selp.b32	%r5786, %r6971, %r6975, %p122;
	selp.b32	%r5785, %r6975, %r6979, %p122;
	selp.b32	%r5784, %r6979, %r6983, %p122;
	selp.b32	%r5791, %r6951, %r6955, %p122;
	selp.b32	%r5790, %r6955, %r6959, %p122;
	selp.b32	%r5789, %r6959, %r6963, %p122;
	selp.b32	%r5788, %r6963, %r6967, %p122;
	mov.u32 	%r18847, %r18843;
	mov.u32 	%r18848, %r18843;
	mov.u32 	%r18849, %r18843;
	mov.u32 	%r18850, %r18843;
	mov.u32 	%r18851, %r18843;
	mov.u32 	%r18852, %r18843;
	mov.u32 	%r18853, %r18843;
	mov.u32 	%r18854, %r18843;
	mov.u32 	%r18855, %r18843;
	mov.u32 	%r18856, %r18843;
	mov.u32 	%r18857, %r18843;
	mov.u32 	%r18858, %r18843;
	mov.u32 	%r5777, %r18843;
	mov.u32 	%r5776, %r18843;
	bra.uni 	BB4_176;

BB4_198:
	setp.eq.s32	%p133, %r660, 10;
	@%p133 bra 	BB4_216;
	bra.uni 	BB4_199;

BB4_216:
	// inline asm
	prmt.b32 %r5791, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5786, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	bra.uni 	BB4_214;

BB4_154:
	setp.eq.s32	%p94, %r660, 10;
	@%p94 bra 	BB4_168;
	bra.uni 	BB4_155;

BB4_168:
	and.b32  	%r6330, %r658, 3;
	shl.b32 	%r6331, %r6330, 2;
	mov.u32 	%r6332, 1985229328;
	shr.u32 	%r6333, %r6332, %r6331;
	and.b32  	%r6314, %r6333, 65535;
	mov.u32 	%r18851, 0;
	// inline asm
	prmt.b32 %r6247, %r5791, %r18851, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6251, %r5790, %r5791, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6255, %r5789, %r5790, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6259, %r5788, %r5789, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6263, %r5787, %r5788, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6267, %r5786, %r5787, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6271, %r5785, %r5786, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6275, %r5784, %r5785, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6279, %r5783, %r5784, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6283, %r5782, %r5783, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6287, %r5781, %r5782, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6291, %r5780, %r5781, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6295, %r5779, %r5780, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6299, %r5778, %r5779, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6303, %r5777, %r5778, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6307, %r5776, %r5777, %r6314;
	// inline asm
	// inline asm
	prmt.b32 %r6311, %r18851, %r5776, %r6314;
	// inline asm
	setp.eq.s32	%p114, %r657, 0;
	selp.b32	%r18843, %r6271, %r6275, %p114;
	selp.b32	%r18844, %r6275, %r6279, %p114;
	selp.b32	%r18845, %r6279, %r6283, %p114;
	selp.b32	%r18846, %r6283, %r6287, %p114;
	selp.b32	%r18847, %r6255, %r6259, %p114;
	selp.b32	%r18848, %r6259, %r6263, %p114;
	selp.b32	%r18849, %r6263, %r6267, %p114;
	selp.b32	%r18850, %r6267, %r6271, %p114;
	selp.b32	%r18852, 0, %r6247, %p114;
	selp.b32	%r18853, %r6247, %r6251, %p114;
	selp.b32	%r18854, %r6251, %r6255, %p114;
	selp.b32	%r5787, %r6303, %r6307, %p114;
	selp.b32	%r5786, %r6307, %r6311, %p114;
	selp.b32	%r5791, %r6287, %r6291, %p114;
	selp.b32	%r5790, %r6291, %r6295, %p114;
	selp.b32	%r5789, %r6295, %r6299, %p114;
	selp.b32	%r5788, %r6299, %r6303, %p114;
	mov.u32 	%r18855, %r18851;
	mov.u32 	%r18856, %r18851;
	mov.u32 	%r18857, %r18851;
	mov.u32 	%r18858, %r18851;
	mov.u32 	%r18859, %r18851;
	mov.u32 	%r5778, %r18851;
	mov.u32 	%r5777, %r18851;
	mov.u32 	%r5776, %r18851;
	mov.u32 	%r5783, %r18851;
	mov.u32 	%r5782, %r18851;
	mov.u32 	%r5781, %r18851;
	mov.u32 	%r5780, %r18851;
	mov.u32 	%r5785, %r18851;
	mov.u32 	%r5784, %r18851;
	bra.uni 	BB4_176;

BB4_190:
	setp.eq.s32	%p139, %r660, 6;
	@%p139 bra 	BB4_222;
	bra.uni 	BB4_191;

BB4_222:
	// inline asm
	prmt.b32 %r5791, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5782, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	bra.uni 	BB4_220;

BB4_146:
	setp.eq.s32	%p100, %r660, 6;
	@%p100 bra 	BB4_171;
	bra.uni 	BB4_147;

BB4_171:
	and.b32  	%r6678, %r658, 3;
	shl.b32 	%r6679, %r6678, 2;
	mov.u32 	%r6680, 1985229328;
	shr.u32 	%r6681, %r6680, %r6679;
	and.b32  	%r6662, %r6681, 65535;
	mov.u32 	%r18847, 0;
	// inline asm
	prmt.b32 %r6595, %r5791, %r18847, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6599, %r5790, %r5791, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6603, %r5789, %r5790, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6607, %r5788, %r5789, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6611, %r5787, %r5788, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6615, %r5786, %r5787, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6619, %r5785, %r5786, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6623, %r5784, %r5785, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6627, %r5783, %r5784, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6631, %r5782, %r5783, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6635, %r5781, %r5782, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6639, %r5780, %r5781, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6643, %r5779, %r5780, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6647, %r5778, %r5779, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6651, %r5777, %r5778, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6655, %r5776, %r5777, %r6662;
	// inline asm
	// inline asm
	prmt.b32 %r6659, %r18847, %r5776, %r6662;
	// inline asm
	setp.eq.s32	%p118, %r657, 0;
	selp.b32	%r18843, %r6603, %r6607, %p118;
	selp.b32	%r18844, %r6607, %r6611, %p118;
	selp.b32	%r18845, %r6611, %r6615, %p118;
	selp.b32	%r18846, %r6615, %r6619, %p118;
	selp.b32	%r18848, 0, %r6595, %p118;
	selp.b32	%r18849, %r6595, %r6599, %p118;
	selp.b32	%r18850, %r6599, %r6603, %p118;
	selp.b32	%r5783, %r6651, %r6655, %p118;
	selp.b32	%r5782, %r6655, %r6659, %p118;
	selp.b32	%r5787, %r6635, %r6639, %p118;
	selp.b32	%r5786, %r6639, %r6643, %p118;
	selp.b32	%r5785, %r6643, %r6647, %p118;
	selp.b32	%r5784, %r6647, %r6651, %p118;
	selp.b32	%r5791, %r6619, %r6623, %p118;
	selp.b32	%r5790, %r6623, %r6627, %p118;
	selp.b32	%r5789, %r6627, %r6631, %p118;
	selp.b32	%r5788, %r6631, %r6635, %p118;
	mov.u32 	%r18851, %r18847;
	mov.u32 	%r18852, %r18847;
	mov.u32 	%r18853, %r18847;
	mov.u32 	%r18854, %r18847;
	mov.u32 	%r18855, %r18847;
	mov.u32 	%r18856, %r18847;
	mov.u32 	%r18857, %r18847;
	mov.u32 	%r18858, %r18847;
	mov.u32 	%r18859, %r18847;
	mov.u32 	%r5778, %r18847;
	mov.u32 	%r5777, %r18847;
	mov.u32 	%r5776, %r18847;
	mov.u32 	%r5781, %r18847;
	mov.u32 	%r5780, %r18847;
	bra.uni 	BB4_176;

BB4_205:
	setp.eq.s32	%p128, %r660, 14;
	@%p128 bra 	BB4_210;
	bra.uni 	BB4_206;

BB4_210:
	// inline asm
	prmt.b32 %r5791, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5790, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	mov.u32 	%r5787, %r5779;
	mov.u32 	%r5786, %r5779;
	mov.u32 	%r5785, %r5779;
	mov.u32 	%r5784, %r5779;
	bra.uni 	BB4_209;

BB4_161:
	setp.eq.s32	%p89, %r660, 14;
	@%p89 bra 	BB4_165;
	bra.uni 	BB4_162;

BB4_165:
	and.b32  	%r5982, %r658, 3;
	shl.b32 	%r5983, %r5982, 2;
	mov.u32 	%r5984, 1985229328;
	shr.u32 	%r5985, %r5984, %r5983;
	and.b32  	%r5966, %r5985, 65535;
	mov.u32 	%r18855, 0;
	// inline asm
	prmt.b32 %r5899, %r5791, %r18855, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5903, %r5790, %r5791, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5907, %r5789, %r5790, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5911, %r5788, %r5789, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5915, %r5787, %r5788, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5919, %r5786, %r5787, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5923, %r5785, %r5786, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5927, %r5784, %r5785, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5931, %r5783, %r5784, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5935, %r5782, %r5783, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5939, %r5781, %r5782, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5943, %r5780, %r5781, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5947, %r5779, %r5780, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5951, %r5778, %r5779, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5955, %r5777, %r5778, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5959, %r5776, %r5777, %r5966;
	// inline asm
	// inline asm
	prmt.b32 %r5963, %r18855, %r5776, %r5966;
	// inline asm
	setp.eq.s32	%p110, %r657, 0;
	selp.b32	%r18843, %r5939, %r5943, %p110;
	selp.b32	%r18844, %r5943, %r5947, %p110;
	selp.b32	%r18845, %r5947, %r5951, %p110;
	selp.b32	%r18846, %r5951, %r5955, %p110;
	selp.b32	%r18847, %r5923, %r5927, %p110;
	selp.b32	%r18848, %r5927, %r5931, %p110;
	selp.b32	%r18849, %r5931, %r5935, %p110;
	selp.b32	%r18850, %r5935, %r5939, %p110;
	selp.b32	%r18851, %r5907, %r5911, %p110;
	selp.b32	%r18852, %r5911, %r5915, %p110;
	selp.b32	%r18853, %r5915, %r5919, %p110;
	selp.b32	%r18854, %r5919, %r5923, %p110;
	selp.b32	%r18856, 0, %r5899, %p110;
	selp.b32	%r18857, %r5899, %r5903, %p110;
	selp.b32	%r18858, %r5903, %r5907, %p110;
	selp.b32	%r5791, %r5955, %r5959, %p110;
	selp.b32	%r5790, %r5959, %r5963, %p110;
	mov.u32 	%r18859, %r18855;
	mov.u32 	%r5778, %r18855;
	mov.u32 	%r5777, %r18855;
	mov.u32 	%r5776, %r18855;
	mov.u32 	%r5783, %r18855;
	mov.u32 	%r5782, %r18855;
	mov.u32 	%r5781, %r18855;
	mov.u32 	%r5780, %r18855;
	mov.u32 	%r5787, %r18855;
	mov.u32 	%r5786, %r18855;
	mov.u32 	%r5785, %r18855;
	mov.u32 	%r5784, %r18855;
	mov.u32 	%r5789, %r18855;
	mov.u32 	%r5788, %r18855;
	bra.uni 	BB4_176;

BB4_181:
	setp.eq.s32	%p147, %r660, 1;
	@%p147 bra 	BB4_227;
	bra.uni 	BB4_182;

BB4_227:
	// inline asm
	prmt.b32 %r5791, %r5789, %r5790, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5788, %r5789, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5787, %r5788, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5786, %r5787, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5785, %r5786, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5782, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5781, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5780, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5779, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5778, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r18878, 0;
	// inline asm
	prmt.b32 %r5777, %r18878, %r5776, %r969;
	// inline asm
	bra.uni 	BB4_229;

BB4_137:
	setp.eq.s32	%p108, %r660, 1;
	@%p108 bra 	BB4_138;
	bra.uni 	BB4_163;

BB4_138:
	and.b32  	%r7113, %r658, 3;
	shl.b32 	%r7114, %r7113, 2;
	mov.u32 	%r7115, 1985229328;
	shr.u32 	%r7116, %r7115, %r7114;
	and.b32  	%r7097, %r7116, 65535;
	mov.u32 	%r18843, 0;
	// inline asm
	prmt.b32 %r7030, %r5791, %r18843, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7034, %r5790, %r5791, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7038, %r5789, %r5790, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7042, %r5788, %r5789, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7046, %r5787, %r5788, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7050, %r5786, %r5787, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7054, %r5785, %r5786, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7058, %r5784, %r5785, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7062, %r5783, %r5784, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7066, %r5782, %r5783, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7070, %r5781, %r5782, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7074, %r5780, %r5781, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7078, %r5779, %r5780, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7082, %r5778, %r5779, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7086, %r5777, %r5778, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7090, %r5776, %r5777, %r7097;
	// inline asm
	// inline asm
	prmt.b32 %r7094, %r18843, %r5776, %r7097;
	// inline asm
	setp.eq.s32	%p123, %r657, 0;
	selp.b32	%r18845, 0, %r7030, %p123;
	selp.b32	%r18846, %r7030, %r7034, %p123;
	selp.b32	%r18859, %r7082, %r7086, %p123;
	selp.b32	%r5778, %r7086, %r7090, %p123;
	selp.b32	%r5777, %r7090, %r7094, %p123;
	selp.b32	%r5783, %r7066, %r7070, %p123;
	selp.b32	%r5782, %r7070, %r7074, %p123;
	selp.b32	%r5781, %r7074, %r7078, %p123;
	selp.b32	%r5780, %r7078, %r7082, %p123;
	selp.b32	%r5787, %r7050, %r7054, %p123;
	selp.b32	%r5786, %r7054, %r7058, %p123;
	selp.b32	%r5785, %r7058, %r7062, %p123;
	selp.b32	%r5784, %r7062, %r7066, %p123;
	selp.b32	%r5791, %r7034, %r7038, %p123;
	selp.b32	%r5790, %r7038, %r7042, %p123;
	selp.b32	%r5789, %r7042, %r7046, %p123;
	selp.b32	%r5788, %r7046, %r7050, %p123;
	mov.u32 	%r18844, %r18843;
	mov.u32 	%r18847, %r18843;
	mov.u32 	%r18848, %r18843;
	mov.u32 	%r18849, %r18843;
	mov.u32 	%r18850, %r18843;
	mov.u32 	%r18851, %r18843;
	mov.u32 	%r18852, %r18843;
	mov.u32 	%r18853, %r18843;
	mov.u32 	%r18854, %r18843;
	mov.u32 	%r18855, %r18843;
	mov.u32 	%r18856, %r18843;
	mov.u32 	%r18857, %r18843;
	mov.u32 	%r18858, %r18843;
	mov.u32 	%r5776, %r18843;
	bra.uni 	BB4_176;

BB4_196:
	setp.eq.s32	%p136, %r660, 9;
	@%p136 bra 	BB4_217;
	bra.uni 	BB4_197;

BB4_217:
	// inline asm
	prmt.b32 %r5791, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5785, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	mov.u32 	%r5784, %r5779;
	bra.uni 	BB4_229;

BB4_152:
	setp.eq.s32	%p97, %r660, 9;
	@%p97 bra 	BB4_153;
	bra.uni 	BB4_163;

BB4_153:
	and.b32  	%r6417, %r658, 3;
	shl.b32 	%r6418, %r6417, 2;
	mov.u32 	%r6419, 1985229328;
	shr.u32 	%r6420, %r6419, %r6418;
	and.b32  	%r6401, %r6420, 65535;
	mov.u32 	%r18851, 0;
	// inline asm
	prmt.b32 %r6334, %r5791, %r18851, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6338, %r5790, %r5791, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6342, %r5789, %r5790, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6346, %r5788, %r5789, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6350, %r5787, %r5788, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6354, %r5786, %r5787, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6358, %r5785, %r5786, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6362, %r5784, %r5785, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6366, %r5783, %r5784, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6370, %r5782, %r5783, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6374, %r5781, %r5782, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6378, %r5780, %r5781, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6382, %r5779, %r5780, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6386, %r5778, %r5779, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6390, %r5777, %r5778, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6394, %r5776, %r5777, %r6401;
	// inline asm
	// inline asm
	prmt.b32 %r6398, %r18851, %r5776, %r6401;
	// inline asm
	setp.eq.s32	%p115, %r657, 0;
	selp.b32	%r18843, %r6354, %r6358, %p115;
	selp.b32	%r18844, %r6358, %r6362, %p115;
	selp.b32	%r18845, %r6362, %r6366, %p115;
	selp.b32	%r18846, %r6366, %r6370, %p115;
	selp.b32	%r18847, %r6338, %r6342, %p115;
	selp.b32	%r18848, %r6342, %r6346, %p115;
	selp.b32	%r18849, %r6346, %r6350, %p115;
	selp.b32	%r18850, %r6350, %r6354, %p115;
	selp.b32	%r18853, 0, %r6334, %p115;
	selp.b32	%r18854, %r6334, %r6338, %p115;
	selp.b32	%r5787, %r6386, %r6390, %p115;
	selp.b32	%r5786, %r6390, %r6394, %p115;
	selp.b32	%r5785, %r6394, %r6398, %p115;
	selp.b32	%r5791, %r6370, %r6374, %p115;
	selp.b32	%r5790, %r6374, %r6378, %p115;
	selp.b32	%r5789, %r6378, %r6382, %p115;
	selp.b32	%r5788, %r6382, %r6386, %p115;
	mov.u32 	%r18852, %r18851;
	mov.u32 	%r18855, %r18851;
	mov.u32 	%r18856, %r18851;
	mov.u32 	%r18857, %r18851;
	mov.u32 	%r18858, %r18851;
	mov.u32 	%r18859, %r18851;
	mov.u32 	%r5778, %r18851;
	mov.u32 	%r5777, %r18851;
	mov.u32 	%r5776, %r18851;
	mov.u32 	%r5783, %r18851;
	mov.u32 	%r5782, %r18851;
	mov.u32 	%r5781, %r18851;
	mov.u32 	%r5780, %r18851;
	mov.u32 	%r5784, %r18851;
	bra.uni 	BB4_176;

BB4_188:
	setp.eq.s32	%p142, %r660, 5;
	@%p142 bra 	BB4_223;
	bra.uni 	BB4_189;

BB4_223:
	// inline asm
	prmt.b32 %r5791, %r5785, %r5786, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5782, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5781, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5780, %r5779;
	bra.uni 	BB4_229;

BB4_144:
	setp.eq.s32	%p103, %r660, 5;
	@%p103 bra 	BB4_145;
	bra.uni 	BB4_163;

BB4_145:
	and.b32  	%r6765, %r658, 3;
	shl.b32 	%r6766, %r6765, 2;
	mov.u32 	%r6767, 1985229328;
	shr.u32 	%r6768, %r6767, %r6766;
	and.b32  	%r6749, %r6768, 65535;
	mov.u32 	%r18847, 0;
	// inline asm
	prmt.b32 %r6682, %r5791, %r18847, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6686, %r5790, %r5791, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6690, %r5789, %r5790, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6694, %r5788, %r5789, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6698, %r5787, %r5788, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6702, %r5786, %r5787, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6706, %r5785, %r5786, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6710, %r5784, %r5785, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6714, %r5783, %r5784, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6718, %r5782, %r5783, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6722, %r5781, %r5782, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6726, %r5780, %r5781, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6730, %r5779, %r5780, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6734, %r5778, %r5779, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6738, %r5777, %r5778, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6742, %r5776, %r5777, %r6749;
	// inline asm
	// inline asm
	prmt.b32 %r6746, %r18847, %r5776, %r6749;
	// inline asm
	setp.eq.s32	%p119, %r657, 0;
	selp.b32	%r18843, %r6686, %r6690, %p119;
	selp.b32	%r18844, %r6690, %r6694, %p119;
	selp.b32	%r18845, %r6694, %r6698, %p119;
	selp.b32	%r18846, %r6698, %r6702, %p119;
	selp.b32	%r18849, 0, %r6682, %p119;
	selp.b32	%r18850, %r6682, %r6686, %p119;
	selp.b32	%r5783, %r6734, %r6738, %p119;
	selp.b32	%r5782, %r6738, %r6742, %p119;
	selp.b32	%r5781, %r6742, %r6746, %p119;
	selp.b32	%r5787, %r6718, %r6722, %p119;
	selp.b32	%r5786, %r6722, %r6726, %p119;
	selp.b32	%r5785, %r6726, %r6730, %p119;
	selp.b32	%r5784, %r6730, %r6734, %p119;
	selp.b32	%r5791, %r6702, %r6706, %p119;
	selp.b32	%r5790, %r6706, %r6710, %p119;
	selp.b32	%r5789, %r6710, %r6714, %p119;
	selp.b32	%r5788, %r6714, %r6718, %p119;
	mov.u32 	%r18848, %r18847;
	mov.u32 	%r18851, %r18847;
	mov.u32 	%r18852, %r18847;
	mov.u32 	%r18853, %r18847;
	mov.u32 	%r18854, %r18847;
	mov.u32 	%r18855, %r18847;
	mov.u32 	%r18856, %r18847;
	mov.u32 	%r18857, %r18847;
	mov.u32 	%r18858, %r18847;
	mov.u32 	%r18859, %r18847;
	mov.u32 	%r5778, %r18847;
	mov.u32 	%r5777, %r18847;
	mov.u32 	%r5776, %r18847;
	mov.u32 	%r5780, %r18847;
	bra.uni 	BB4_176;

BB4_203:
	setp.eq.s32	%p131, %r660, 13;
	@%p131 bra 	BB4_211;
	bra.uni 	BB4_204;

BB4_211:
	// inline asm
	prmt.b32 %r5791, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5789, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	mov.u32 	%r5787, %r5779;
	mov.u32 	%r5786, %r5779;
	mov.u32 	%r5785, %r5779;
	mov.u32 	%r5784, %r5779;
	mov.u32 	%r5788, %r5779;
	bra.uni 	BB4_229;

BB4_159:
	setp.eq.s32	%p92, %r660, 13;
	@%p92 bra 	BB4_160;
	bra.uni 	BB4_163;

BB4_160:
	and.b32  	%r6069, %r658, 3;
	shl.b32 	%r6070, %r6069, 2;
	mov.u32 	%r6071, 1985229328;
	shr.u32 	%r6072, %r6071, %r6070;
	and.b32  	%r6053, %r6072, 65535;
	mov.u32 	%r18855, 0;
	// inline asm
	prmt.b32 %r5986, %r5791, %r18855, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r5990, %r5790, %r5791, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r5994, %r5789, %r5790, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r5998, %r5788, %r5789, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6002, %r5787, %r5788, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6006, %r5786, %r5787, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6010, %r5785, %r5786, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6014, %r5784, %r5785, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6018, %r5783, %r5784, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6022, %r5782, %r5783, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6026, %r5781, %r5782, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6030, %r5780, %r5781, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6034, %r5779, %r5780, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6038, %r5778, %r5779, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6042, %r5777, %r5778, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6046, %r5776, %r5777, %r6053;
	// inline asm
	// inline asm
	prmt.b32 %r6050, %r18855, %r5776, %r6053;
	// inline asm
	setp.eq.s32	%p111, %r657, 0;
	selp.b32	%r18843, %r6022, %r6026, %p111;
	selp.b32	%r18844, %r6026, %r6030, %p111;
	selp.b32	%r18845, %r6030, %r6034, %p111;
	selp.b32	%r18846, %r6034, %r6038, %p111;
	selp.b32	%r18847, %r6006, %r6010, %p111;
	selp.b32	%r18848, %r6010, %r6014, %p111;
	selp.b32	%r18849, %r6014, %r6018, %p111;
	selp.b32	%r18850, %r6018, %r6022, %p111;
	selp.b32	%r18851, %r5990, %r5994, %p111;
	selp.b32	%r18852, %r5994, %r5998, %p111;
	selp.b32	%r18853, %r5998, %r6002, %p111;
	selp.b32	%r18854, %r6002, %r6006, %p111;
	selp.b32	%r18857, 0, %r5986, %p111;
	selp.b32	%r18858, %r5986, %r5990, %p111;
	selp.b32	%r5791, %r6038, %r6042, %p111;
	selp.b32	%r5790, %r6042, %r6046, %p111;
	selp.b32	%r5789, %r6046, %r6050, %p111;
	mov.u32 	%r18856, %r18855;
	mov.u32 	%r18859, %r18855;
	mov.u32 	%r5778, %r18855;
	mov.u32 	%r5777, %r18855;
	mov.u32 	%r5776, %r18855;
	mov.u32 	%r5783, %r18855;
	mov.u32 	%r5782, %r18855;
	mov.u32 	%r5781, %r18855;
	mov.u32 	%r5780, %r18855;
	mov.u32 	%r5787, %r18855;
	mov.u32 	%r5786, %r18855;
	mov.u32 	%r5785, %r18855;
	mov.u32 	%r5784, %r18855;
	mov.u32 	%r5788, %r18855;
	bra.uni 	BB4_176;

BB4_184:
	setp.eq.s32	%p145, %r660, 3;
	@%p145 bra 	BB4_225;
	bra.uni 	BB4_185;

BB4_225:
	// inline asm
	prmt.b32 %r5791, %r5787, %r5788, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5786, %r5787, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5785, %r5786, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5784, %r5785, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5782, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5781, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5780, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5778, 0;
	// inline asm
	prmt.b32 %r5779, %r5778, %r5776, %r969;
	// inline asm
	mov.u32 	%r5777, %r5778;
	mov.u32 	%r18878, %r5778;
	bra.uni 	BB4_229;

BB4_140:
	setp.eq.s32	%p106, %r660, 3;
	@%p106 bra 	BB4_141;
	bra.uni 	BB4_163;

BB4_141:
	and.b32  	%r6939, %r658, 3;
	shl.b32 	%r6940, %r6939, 2;
	mov.u32 	%r6941, 1985229328;
	shr.u32 	%r6942, %r6941, %r6940;
	and.b32  	%r6923, %r6942, 65535;
	mov.u32 	%r18847, 0;
	// inline asm
	prmt.b32 %r6856, %r5791, %r18847, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6860, %r5790, %r5791, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6864, %r5789, %r5790, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6868, %r5788, %r5789, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6872, %r5787, %r5788, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6876, %r5786, %r5787, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6880, %r5785, %r5786, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6884, %r5784, %r5785, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6888, %r5783, %r5784, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6892, %r5782, %r5783, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6896, %r5781, %r5782, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6900, %r5780, %r5781, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6904, %r5779, %r5780, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6908, %r5778, %r5779, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6912, %r5777, %r5778, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6916, %r5776, %r5777, %r6923;
	// inline asm
	// inline asm
	prmt.b32 %r6920, %r18847, %r5776, %r6923;
	// inline asm
	setp.eq.s32	%p121, %r657, 0;
	selp.b32	%r18843, 0, %r6856, %p121;
	selp.b32	%r18844, %r6856, %r6860, %p121;
	selp.b32	%r18845, %r6860, %r6864, %p121;
	selp.b32	%r18846, %r6864, %r6868, %p121;
	selp.b32	%r18859, %r6916, %r6920, %p121;
	selp.b32	%r5783, %r6900, %r6904, %p121;
	selp.b32	%r5782, %r6904, %r6908, %p121;
	selp.b32	%r5781, %r6908, %r6912, %p121;
	selp.b32	%r5780, %r6912, %r6916, %p121;
	selp.b32	%r5787, %r6884, %r6888, %p121;
	selp.b32	%r5786, %r6888, %r6892, %p121;
	selp.b32	%r5785, %r6892, %r6896, %p121;
	selp.b32	%r5784, %r6896, %r6900, %p121;
	selp.b32	%r5791, %r6868, %r6872, %p121;
	selp.b32	%r5790, %r6872, %r6876, %p121;
	selp.b32	%r5789, %r6876, %r6880, %p121;
	selp.b32	%r5788, %r6880, %r6884, %p121;
	mov.u32 	%r18848, %r18847;
	mov.u32 	%r18849, %r18847;
	mov.u32 	%r18850, %r18847;
	mov.u32 	%r18851, %r18847;
	mov.u32 	%r18852, %r18847;
	mov.u32 	%r18853, %r18847;
	mov.u32 	%r18854, %r18847;
	mov.u32 	%r18855, %r18847;
	mov.u32 	%r18856, %r18847;
	mov.u32 	%r18857, %r18847;
	mov.u32 	%r18858, %r18847;

BB4_173:
	mov.u32 	%r5778, %r18847;
	mov.u32 	%r5777, %r18847;
	mov.u32 	%r5776, %r18847;
	bra.uni 	BB4_176;

BB4_199:
	setp.eq.s32	%p134, %r660, 11;
	@%p134 bra 	BB4_215;
	bra.uni 	BB4_200;

BB4_215:
	// inline asm
	prmt.b32 %r5791, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5787, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;

BB4_213:
	mov.u32 	%r5786, %r5779;

BB4_214:
	mov.u32 	%r5785, %r5779;
	mov.u32 	%r5784, %r5779;
	bra.uni 	BB4_229;

BB4_155:
	setp.eq.s32	%p95, %r660, 11;
	@%p95 bra 	BB4_156;
	bra.uni 	BB4_163;

BB4_156:
	and.b32  	%r6243, %r658, 3;
	shl.b32 	%r6244, %r6243, 2;
	mov.u32 	%r6245, 1985229328;
	shr.u32 	%r6246, %r6245, %r6244;
	and.b32  	%r6227, %r6246, 65535;
	mov.u32 	%r18855, 0;
	// inline asm
	prmt.b32 %r6160, %r5791, %r18855, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6164, %r5790, %r5791, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6168, %r5789, %r5790, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6172, %r5788, %r5789, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6176, %r5787, %r5788, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6180, %r5786, %r5787, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6184, %r5785, %r5786, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6188, %r5784, %r5785, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6192, %r5783, %r5784, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6196, %r5782, %r5783, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6200, %r5781, %r5782, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6204, %r5780, %r5781, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6208, %r5779, %r5780, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6212, %r5778, %r5779, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6216, %r5777, %r5778, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6220, %r5776, %r5777, %r6227;
	// inline asm
	// inline asm
	prmt.b32 %r6224, %r18855, %r5776, %r6227;
	// inline asm
	setp.eq.s32	%p113, %r657, 0;
	selp.b32	%r18843, %r6188, %r6192, %p113;
	selp.b32	%r18844, %r6192, %r6196, %p113;
	selp.b32	%r18845, %r6196, %r6200, %p113;
	selp.b32	%r18846, %r6200, %r6204, %p113;
	selp.b32	%r18847, %r6172, %r6176, %p113;
	selp.b32	%r18848, %r6176, %r6180, %p113;
	selp.b32	%r18849, %r6180, %r6184, %p113;
	selp.b32	%r18850, %r6184, %r6188, %p113;
	selp.b32	%r18851, 0, %r6160, %p113;
	selp.b32	%r18852, %r6160, %r6164, %p113;
	selp.b32	%r18853, %r6164, %r6168, %p113;
	selp.b32	%r18854, %r6168, %r6172, %p113;
	selp.b32	%r5787, %r6220, %r6224, %p113;
	selp.b32	%r5791, %r6204, %r6208, %p113;
	selp.b32	%r5790, %r6208, %r6212, %p113;
	selp.b32	%r5789, %r6212, %r6216, %p113;
	selp.b32	%r5788, %r6216, %r6220, %p113;
	mov.u32 	%r18856, %r18855;
	mov.u32 	%r18857, %r18855;
	mov.u32 	%r18858, %r18855;
	mov.u32 	%r18859, %r18855;
	mov.u32 	%r5778, %r18855;
	mov.u32 	%r5777, %r18855;
	mov.u32 	%r5776, %r18855;
	mov.u32 	%r5783, %r18855;
	mov.u32 	%r5782, %r18855;
	mov.u32 	%r5781, %r18855;
	mov.u32 	%r5780, %r18855;

BB4_167:
	mov.u32 	%r5786, %r18855;
	mov.u32 	%r5785, %r18855;
	mov.u32 	%r5784, %r18855;
	bra.uni 	BB4_176;

BB4_191:
	setp.eq.s32	%p140, %r660, 7;
	@%p140 bra 	BB4_221;
	bra.uni 	BB4_192;

BB4_221:
	// inline asm
	prmt.b32 %r5791, %r5783, %r5784, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5790, %r5782, %r5783, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5789, %r5781, %r5782, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5788, %r5780, %r5781, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r5779, %r5780, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5786, %r5778, %r5779, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5785, %r5777, %r5778, %r969;
	// inline asm
	// inline asm
	prmt.b32 %r5784, %r5776, %r5777, %r969;
	// inline asm
	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5783, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;

BB4_219:
	mov.u32 	%r5782, %r5779;

BB4_220:
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	bra.uni 	BB4_229;

BB4_147:
	setp.eq.s32	%p101, %r660, 7;
	@%p101 bra 	BB4_148;
	bra.uni 	BB4_163;

BB4_148:
	and.b32  	%r6591, %r658, 3;
	shl.b32 	%r6592, %r6591, 2;
	mov.u32 	%r6593, 1985229328;
	shr.u32 	%r6594, %r6593, %r6592;
	and.b32  	%r6575, %r6594, 65535;
	mov.u32 	%r18851, 0;
	// inline asm
	prmt.b32 %r6508, %r5791, %r18851, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6512, %r5790, %r5791, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6516, %r5789, %r5790, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6520, %r5788, %r5789, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6524, %r5787, %r5788, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6528, %r5786, %r5787, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6532, %r5785, %r5786, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6536, %r5784, %r5785, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6540, %r5783, %r5784, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6544, %r5782, %r5783, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6548, %r5781, %r5782, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6552, %r5780, %r5781, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6556, %r5779, %r5780, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6560, %r5778, %r5779, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6564, %r5777, %r5778, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6568, %r5776, %r5777, %r6575;
	// inline asm
	// inline asm
	prmt.b32 %r6572, %r18851, %r5776, %r6575;
	// inline asm
	setp.eq.s32	%p117, %r657, 0;
	selp.b32	%r18843, %r6520, %r6524, %p117;
	selp.b32	%r18844, %r6524, %r6528, %p117;
	selp.b32	%r18845, %r6528, %r6532, %p117;
	selp.b32	%r18846, %r6532, %r6536, %p117;
	selp.b32	%r18847, 0, %r6508, %p117;
	selp.b32	%r18848, %r6508, %r6512, %p117;
	selp.b32	%r18849, %r6512, %r6516, %p117;
	selp.b32	%r18850, %r6516, %r6520, %p117;
	selp.b32	%r5783, %r6568, %r6572, %p117;
	selp.b32	%r5787, %r6552, %r6556, %p117;
	selp.b32	%r5786, %r6556, %r6560, %p117;
	selp.b32	%r5785, %r6560, %r6564, %p117;
	selp.b32	%r5784, %r6564, %r6568, %p117;
	selp.b32	%r5791, %r6536, %r6540, %p117;
	selp.b32	%r5790, %r6540, %r6544, %p117;
	selp.b32	%r5789, %r6544, %r6548, %p117;
	selp.b32	%r5788, %r6548, %r6552, %p117;
	mov.u32 	%r18852, %r18851;
	mov.u32 	%r18853, %r18851;
	mov.u32 	%r18854, %r18851;
	mov.u32 	%r18855, %r18851;
	mov.u32 	%r18856, %r18851;
	mov.u32 	%r18857, %r18851;
	mov.u32 	%r18858, %r18851;
	mov.u32 	%r18859, %r18851;
	mov.u32 	%r5778, %r18851;
	mov.u32 	%r5777, %r18851;
	mov.u32 	%r5776, %r18851;

BB4_170:
	mov.u32 	%r5782, %r18851;
	mov.u32 	%r5781, %r18851;
	mov.u32 	%r5780, %r18851;
	bra.uni 	BB4_176;

BB4_206:
	setp.ne.s32	%p129, %r660, 15;
	@%p129 bra 	BB4_207;

	mov.u32 	%r5779, 0;
	// inline asm
	prmt.b32 %r5791, %r5779, %r5776, %r969;
	// inline asm
	mov.u32 	%r5778, %r5779;
	mov.u32 	%r5777, %r5779;
	mov.u32 	%r18878, %r5779;
	mov.u32 	%r5783, %r5779;
	mov.u32 	%r5782, %r5779;
	mov.u32 	%r5781, %r5779;
	mov.u32 	%r5780, %r5779;
	mov.u32 	%r5787, %r5779;
	mov.u32 	%r5786, %r5779;
	mov.u32 	%r5785, %r5779;
	mov.u32 	%r5784, %r5779;
	mov.u32 	%r5790, %r5779;

BB4_209:
	mov.u32 	%r5789, %r5779;
	mov.u32 	%r5788, %r5779;
	bra.uni 	BB4_229;

BB4_162:
	setp.ne.s32	%p90, %r660, 15;
	@%p90 bra 	BB4_163;

	and.b32  	%r5895, %r658, 3;
	shl.b32 	%r5896, %r5895, 2;
	mov.u32 	%r5897, 1985229328;
	shr.u32 	%r5898, %r5897, %r5896;
	and.b32  	%r5879, %r5898, 65535;
	mov.u32 	%r18859, 0;
	// inline asm
	prmt.b32 %r5812, %r5791, %r18859, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5816, %r5790, %r5791, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5820, %r5789, %r5790, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5824, %r5788, %r5789, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5828, %r5787, %r5788, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5832, %r5786, %r5787, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5836, %r5785, %r5786, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5840, %r5784, %r5785, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5844, %r5783, %r5784, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5848, %r5782, %r5783, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5852, %r5781, %r5782, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5856, %r5780, %r5781, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5860, %r5779, %r5780, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5864, %r5778, %r5779, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5868, %r5777, %r5778, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5872, %r5776, %r5777, %r5879;
	// inline asm
	// inline asm
	prmt.b32 %r5876, %r18859, %r5776, %r5879;
	// inline asm
	setp.eq.s32	%p109, %r657, 0;
	selp.b32	%r18843, %r5856, %r5860, %p109;
	selp.b32	%r18844, %r5860, %r5864, %p109;
	selp.b32	%r18845, %r5864, %r5868, %p109;
	selp.b32	%r18846, %r5868, %r5872, %p109;
	selp.b32	%r18847, %r5840, %r5844, %p109;
	selp.b32	%r18848, %r5844, %r5848, %p109;
	selp.b32	%r18849, %r5848, %r5852, %p109;
	selp.b32	%r18850, %r5852, %r5856, %p109;
	selp.b32	%r18851, %r5824, %r5828, %p109;
	selp.b32	%r18852, %r5828, %r5832, %p109;
	selp.b32	%r18853, %r5832, %r5836, %p109;
	selp.b32	%r18854, %r5836, %r5840, %p109;
	selp.b32	%r18855, 0, %r5812, %p109;
	selp.b32	%r18856, %r5812, %r5816, %p109;
	selp.b32	%r18857, %r5816, %r5820, %p109;
	selp.b32	%r18858, %r5820, %r5824, %p109;
	selp.b32	%r5791, %r5872, %r5876, %p109;
	mov.u32 	%r5778, %r18859;
	mov.u32 	%r5777, %r18859;
	mov.u32 	%r5776, %r18859;
	mov.u32 	%r5783, %r18859;
	mov.u32 	%r5782, %r18859;
	mov.u32 	%r5781, %r18859;
	mov.u32 	%r5780, %r18859;
	mov.u32 	%r5787, %r18859;
	mov.u32 	%r5786, %r18859;
	mov.u32 	%r5785, %r18859;
	mov.u32 	%r5784, %r18859;
	mov.u32 	%r5790, %r18859;
	mov.u32 	%r5789, %r18859;
	mov.u32 	%r5788, %r18859;
	bra.uni 	BB4_176;

BB4_163:
	mov.u32 	%r18844, %r18843;
	mov.u32 	%r18845, %r18843;
	mov.u32 	%r18846, %r18843;
	mov.u32 	%r18847, %r18843;
	mov.u32 	%r18848, %r18843;
	mov.u32 	%r18849, %r18843;
	mov.u32 	%r18850, %r18843;
	mov.u32 	%r18851, %r18843;
	mov.u32 	%r18852, %r18843;
	mov.u32 	%r18853, %r18843;
	mov.u32 	%r18854, %r18843;
	mov.u32 	%r18855, %r18843;
	mov.u32 	%r18856, %r18843;
	mov.u32 	%r18857, %r18843;
	mov.u32 	%r18858, %r18843;
	mov.u32 	%r18859, %r5779;

BB4_176:
	xor.b32  	%r7204, %r18838, %r18837;
	and.b32  	%r7205, %r7204, %r18839;
	xor.b32  	%r7206, %r7205, %r18837;
	add.s32 	%r7207, %r18840, %r7206;
	or.b32  	%r7208, %r5776, %r633;
	add.s32 	%r7209, %r7207, %r7208;
	add.s32 	%r7210, %r7209, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7210, 7;
	shr.b32 	%rhs, %r7210, 25;
	add.u32 	%r7211, %lhs, %rhs;
	}
	add.s32 	%r7212, %r7211, %r18839;
	xor.b32  	%r7213, %r18839, %r18838;
	and.b32  	%r7214, %r7212, %r7213;
	xor.b32  	%r7215, %r7214, %r18838;
	or.b32  	%r7216, %r5777, %r632;
	add.s32 	%r7217, %r18837, %r7216;
	add.s32 	%r7218, %r7217, %r7215;
	add.s32 	%r7219, %r7218, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7219, 12;
	shr.b32 	%rhs, %r7219, 20;
	add.u32 	%r7220, %lhs, %rhs;
	}
	add.s32 	%r7221, %r7220, %r7212;
	xor.b32  	%r7222, %r7212, %r18839;
	and.b32  	%r7223, %r7221, %r7222;
	xor.b32  	%r7224, %r7223, %r18839;
	or.b32  	%r7225, %r5778, %r631;
	add.s32 	%r7226, %r18838, %r7225;
	add.s32 	%r7227, %r7226, %r7224;
	add.s32 	%r7228, %r7227, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7228, 17;
	shr.b32 	%rhs, %r7228, 15;
	add.u32 	%r7229, %lhs, %rhs;
	}
	add.s32 	%r7230, %r7229, %r7221;
	xor.b32  	%r7231, %r7221, %r7212;
	and.b32  	%r7232, %r7230, %r7231;
	xor.b32  	%r7233, %r7232, %r7212;
	or.b32  	%r7234, %r18859, %r630;
	add.s32 	%r7235, %r18839, %r7234;
	add.s32 	%r7236, %r7235, %r7233;
	add.s32 	%r7237, %r7236, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7237, 22;
	shr.b32 	%rhs, %r7237, 10;
	add.u32 	%r7238, %lhs, %rhs;
	}
	add.s32 	%r7239, %r7238, %r7230;
	xor.b32  	%r7240, %r7230, %r7221;
	and.b32  	%r7241, %r7239, %r7240;
	xor.b32  	%r7242, %r7241, %r7221;
	or.b32  	%r7243, %r5780, %r629;
	add.s32 	%r7244, %r7243, %r7212;
	add.s32 	%r7245, %r7244, %r7242;
	add.s32 	%r7246, %r7245, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7246, 7;
	shr.b32 	%rhs, %r7246, 25;
	add.u32 	%r7247, %lhs, %rhs;
	}
	add.s32 	%r7248, %r7247, %r7239;
	xor.b32  	%r7249, %r7239, %r7230;
	and.b32  	%r7250, %r7248, %r7249;
	xor.b32  	%r7251, %r7250, %r7230;
	or.b32  	%r7252, %r5781, %r628;
	add.s32 	%r7253, %r7252, %r7221;
	add.s32 	%r7254, %r7253, %r7251;
	add.s32 	%r7255, %r7254, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7255, 12;
	shr.b32 	%rhs, %r7255, 20;
	add.u32 	%r7256, %lhs, %rhs;
	}
	add.s32 	%r7257, %r7256, %r7248;
	xor.b32  	%r7258, %r7248, %r7239;
	and.b32  	%r7259, %r7257, %r7258;
	xor.b32  	%r7260, %r7259, %r7239;
	or.b32  	%r7261, %r5782, %r627;
	add.s32 	%r7262, %r7261, %r7230;
	add.s32 	%r7263, %r7262, %r7260;
	add.s32 	%r7264, %r7263, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7264, 17;
	shr.b32 	%rhs, %r7264, 15;
	add.u32 	%r7265, %lhs, %rhs;
	}
	add.s32 	%r7266, %r7265, %r7257;
	xor.b32  	%r7267, %r7257, %r7248;
	and.b32  	%r7268, %r7266, %r7267;
	xor.b32  	%r7269, %r7268, %r7248;
	or.b32  	%r7270, %r5783, %r626;
	add.s32 	%r7271, %r7270, %r7239;
	add.s32 	%r7272, %r7271, %r7269;
	add.s32 	%r7273, %r7272, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7273, 22;
	shr.b32 	%rhs, %r7273, 10;
	add.u32 	%r7274, %lhs, %rhs;
	}
	add.s32 	%r7275, %r7274, %r7266;
	xor.b32  	%r7276, %r7266, %r7257;
	and.b32  	%r7277, %r7275, %r7276;
	xor.b32  	%r7278, %r7277, %r7257;
	or.b32  	%r7279, %r5784, %r625;
	add.s32 	%r7280, %r7279, %r7248;
	add.s32 	%r7281, %r7280, %r7278;
	add.s32 	%r7282, %r7281, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 7;
	shr.b32 	%rhs, %r7282, 25;
	add.u32 	%r7283, %lhs, %rhs;
	}
	add.s32 	%r7284, %r7283, %r7275;
	xor.b32  	%r7285, %r7275, %r7266;
	and.b32  	%r7286, %r7284, %r7285;
	xor.b32  	%r7287, %r7286, %r7266;
	or.b32  	%r7288, %r5785, %r624;
	add.s32 	%r7289, %r7288, %r7257;
	add.s32 	%r7290, %r7289, %r7287;
	add.s32 	%r7291, %r7290, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7291, 12;
	shr.b32 	%rhs, %r7291, 20;
	add.u32 	%r7292, %lhs, %rhs;
	}
	add.s32 	%r7293, %r7292, %r7284;
	xor.b32  	%r7294, %r7284, %r7275;
	and.b32  	%r7295, %r7293, %r7294;
	xor.b32  	%r7296, %r7295, %r7275;
	or.b32  	%r7297, %r5786, %r623;
	add.s32 	%r7298, %r7297, %r7266;
	add.s32 	%r7299, %r7298, %r7296;
	add.s32 	%r7300, %r7299, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7300, 17;
	shr.b32 	%rhs, %r7300, 15;
	add.u32 	%r7301, %lhs, %rhs;
	}
	add.s32 	%r7302, %r7301, %r7293;
	xor.b32  	%r7303, %r7293, %r7284;
	and.b32  	%r7304, %r7302, %r7303;
	xor.b32  	%r7305, %r7304, %r7284;
	or.b32  	%r7306, %r5787, %r622;
	add.s32 	%r7307, %r7306, %r7275;
	add.s32 	%r7308, %r7307, %r7305;
	add.s32 	%r7309, %r7308, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7309, 22;
	shr.b32 	%rhs, %r7309, 10;
	add.u32 	%r7310, %lhs, %rhs;
	}
	add.s32 	%r7311, %r7310, %r7302;
	xor.b32  	%r7312, %r7302, %r7293;
	and.b32  	%r7313, %r7311, %r7312;
	xor.b32  	%r7314, %r7313, %r7293;
	or.b32  	%r7315, %r5788, %r621;
	add.s32 	%r7316, %r7315, %r7284;
	add.s32 	%r7317, %r7316, %r7314;
	add.s32 	%r7318, %r7317, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7318, 7;
	shr.b32 	%rhs, %r7318, 25;
	add.u32 	%r7319, %lhs, %rhs;
	}
	add.s32 	%r7320, %r7319, %r7311;
	xor.b32  	%r7321, %r7311, %r7302;
	and.b32  	%r7322, %r7320, %r7321;
	xor.b32  	%r7323, %r7322, %r7302;
	or.b32  	%r7324, %r5789, %r620;
	add.s32 	%r7325, %r7324, %r7293;
	add.s32 	%r7326, %r7325, %r7323;
	add.s32 	%r7327, %r7326, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7327, 12;
	shr.b32 	%rhs, %r7327, 20;
	add.u32 	%r7328, %lhs, %rhs;
	}
	add.s32 	%r7329, %r7328, %r7320;
	xor.b32  	%r7330, %r7320, %r7311;
	and.b32  	%r7331, %r7329, %r7330;
	xor.b32  	%r7332, %r7331, %r7311;
	or.b32  	%r7333, %r5790, %r619;
	add.s32 	%r7334, %r7333, %r7302;
	add.s32 	%r7335, %r7334, %r7332;
	add.s32 	%r7336, %r7335, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7336, 17;
	shr.b32 	%rhs, %r7336, 15;
	add.u32 	%r7337, %lhs, %rhs;
	}
	add.s32 	%r7338, %r7337, %r7329;
	xor.b32  	%r7339, %r7329, %r7320;
	and.b32  	%r7340, %r7338, %r7339;
	xor.b32  	%r7341, %r7340, %r7320;
	or.b32  	%r7342, %r5791, %r618;
	add.s32 	%r7343, %r7342, %r7311;
	add.s32 	%r7344, %r7343, %r7341;
	add.s32 	%r7345, %r7344, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7345, 22;
	shr.b32 	%rhs, %r7345, 10;
	add.u32 	%r7346, %lhs, %rhs;
	}
	add.s32 	%r7347, %r7346, %r7338;
	xor.b32  	%r7348, %r7347, %r7338;
	and.b32  	%r7349, %r7348, %r7329;
	xor.b32  	%r7350, %r7349, %r7338;
	add.s32 	%r7351, %r7216, %r7320;
	add.s32 	%r7352, %r7351, %r7350;
	add.s32 	%r7353, %r7352, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7353, 5;
	shr.b32 	%rhs, %r7353, 27;
	add.u32 	%r7354, %lhs, %rhs;
	}
	add.s32 	%r7355, %r7354, %r7347;
	xor.b32  	%r7356, %r7355, %r7347;
	and.b32  	%r7357, %r7356, %r7338;
	xor.b32  	%r7358, %r7357, %r7347;
	add.s32 	%r7359, %r7261, %r7329;
	add.s32 	%r7360, %r7359, %r7358;
	add.s32 	%r7361, %r7360, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7361, 9;
	shr.b32 	%rhs, %r7361, 23;
	add.u32 	%r7362, %lhs, %rhs;
	}
	add.s32 	%r7363, %r7362, %r7355;
	xor.b32  	%r7364, %r7363, %r7355;
	and.b32  	%r7365, %r7364, %r7347;
	xor.b32  	%r7366, %r7365, %r7355;
	add.s32 	%r7367, %r7306, %r7338;
	add.s32 	%r7368, %r7367, %r7366;
	add.s32 	%r7369, %r7368, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7369, 14;
	shr.b32 	%rhs, %r7369, 18;
	add.u32 	%r7370, %lhs, %rhs;
	}
	add.s32 	%r7371, %r7370, %r7363;
	xor.b32  	%r7372, %r7371, %r7363;
	and.b32  	%r7373, %r7372, %r7355;
	xor.b32  	%r7374, %r7373, %r7363;
	add.s32 	%r7375, %r7208, %r7347;
	add.s32 	%r7376, %r7375, %r7374;
	add.s32 	%r7377, %r7376, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7377, 20;
	shr.b32 	%rhs, %r7377, 12;
	add.u32 	%r7378, %lhs, %rhs;
	}
	add.s32 	%r7379, %r7378, %r7371;
	xor.b32  	%r7380, %r7379, %r7371;
	and.b32  	%r7381, %r7380, %r7363;
	xor.b32  	%r7382, %r7381, %r7371;
	add.s32 	%r7383, %r7252, %r7355;
	add.s32 	%r7384, %r7383, %r7382;
	add.s32 	%r7385, %r7384, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7385, 5;
	shr.b32 	%rhs, %r7385, 27;
	add.u32 	%r7386, %lhs, %rhs;
	}
	add.s32 	%r7387, %r7386, %r7379;
	xor.b32  	%r7388, %r7387, %r7379;
	and.b32  	%r7389, %r7388, %r7371;
	xor.b32  	%r7390, %r7389, %r7379;
	add.s32 	%r7391, %r7297, %r7363;
	add.s32 	%r7392, %r7391, %r7390;
	add.s32 	%r7393, %r7392, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7393, 9;
	shr.b32 	%rhs, %r7393, 23;
	add.u32 	%r7394, %lhs, %rhs;
	}
	add.s32 	%r7395, %r7394, %r7387;
	xor.b32  	%r7396, %r7395, %r7387;
	and.b32  	%r7397, %r7396, %r7379;
	xor.b32  	%r7398, %r7397, %r7387;
	add.s32 	%r7399, %r7342, %r7371;
	add.s32 	%r7400, %r7399, %r7398;
	add.s32 	%r7401, %r7400, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7401, 14;
	shr.b32 	%rhs, %r7401, 18;
	add.u32 	%r7402, %lhs, %rhs;
	}
	add.s32 	%r7403, %r7402, %r7395;
	xor.b32  	%r7404, %r7403, %r7395;
	and.b32  	%r7405, %r7404, %r7387;
	xor.b32  	%r7406, %r7405, %r7395;
	add.s32 	%r7407, %r7243, %r7379;
	add.s32 	%r7408, %r7407, %r7406;
	add.s32 	%r7409, %r7408, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7409, 20;
	shr.b32 	%rhs, %r7409, 12;
	add.u32 	%r7410, %lhs, %rhs;
	}
	add.s32 	%r7411, %r7410, %r7403;
	xor.b32  	%r7412, %r7411, %r7403;
	and.b32  	%r7413, %r7412, %r7395;
	xor.b32  	%r7414, %r7413, %r7403;
	add.s32 	%r7415, %r7288, %r7387;
	add.s32 	%r7416, %r7415, %r7414;
	add.s32 	%r7417, %r7416, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7417, 5;
	shr.b32 	%rhs, %r7417, 27;
	add.u32 	%r7418, %lhs, %rhs;
	}
	add.s32 	%r7419, %r7418, %r7411;
	xor.b32  	%r7420, %r7419, %r7411;
	and.b32  	%r7421, %r7420, %r7403;
	xor.b32  	%r7422, %r7421, %r7411;
	add.s32 	%r7423, %r7333, %r7395;
	add.s32 	%r7424, %r7423, %r7422;
	add.s32 	%r7425, %r7424, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7425, 9;
	shr.b32 	%rhs, %r7425, 23;
	add.u32 	%r7426, %lhs, %rhs;
	}
	add.s32 	%r7427, %r7426, %r7419;
	xor.b32  	%r7428, %r7427, %r7419;
	and.b32  	%r7429, %r7428, %r7411;
	xor.b32  	%r7430, %r7429, %r7419;
	add.s32 	%r7431, %r7234, %r7403;
	add.s32 	%r7432, %r7431, %r7430;
	add.s32 	%r7433, %r7432, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7433, 14;
	shr.b32 	%rhs, %r7433, 18;
	add.u32 	%r7434, %lhs, %rhs;
	}
	add.s32 	%r7435, %r7434, %r7427;
	xor.b32  	%r7436, %r7435, %r7427;
	and.b32  	%r7437, %r7436, %r7419;
	xor.b32  	%r7438, %r7437, %r7427;
	add.s32 	%r7439, %r7279, %r7411;
	add.s32 	%r7440, %r7439, %r7438;
	add.s32 	%r7441, %r7440, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7441, 20;
	shr.b32 	%rhs, %r7441, 12;
	add.u32 	%r7442, %lhs, %rhs;
	}
	add.s32 	%r7443, %r7442, %r7435;
	xor.b32  	%r7444, %r7443, %r7435;
	and.b32  	%r7445, %r7444, %r7427;
	xor.b32  	%r7446, %r7445, %r7435;
	add.s32 	%r7447, %r7324, %r7419;
	add.s32 	%r7448, %r7447, %r7446;
	add.s32 	%r7449, %r7448, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7449, 5;
	shr.b32 	%rhs, %r7449, 27;
	add.u32 	%r7450, %lhs, %rhs;
	}
	add.s32 	%r7451, %r7450, %r7443;
	xor.b32  	%r7452, %r7451, %r7443;
	and.b32  	%r7453, %r7452, %r7435;
	xor.b32  	%r7454, %r7453, %r7443;
	add.s32 	%r7455, %r7225, %r7427;
	add.s32 	%r7456, %r7455, %r7454;
	add.s32 	%r7457, %r7456, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7457, 9;
	shr.b32 	%rhs, %r7457, 23;
	add.u32 	%r7458, %lhs, %rhs;
	}
	add.s32 	%r7459, %r7458, %r7451;
	xor.b32  	%r7460, %r7459, %r7451;
	and.b32  	%r7461, %r7460, %r7443;
	xor.b32  	%r7462, %r7461, %r7451;
	add.s32 	%r7463, %r7270, %r7435;
	add.s32 	%r7464, %r7463, %r7462;
	add.s32 	%r7465, %r7464, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7465, 14;
	shr.b32 	%rhs, %r7465, 18;
	add.u32 	%r7466, %lhs, %rhs;
	}
	add.s32 	%r7467, %r7466, %r7459;
	xor.b32  	%r7468, %r7467, %r7459;
	and.b32  	%r7469, %r7468, %r7451;
	xor.b32  	%r7470, %r7469, %r7459;
	add.s32 	%r7471, %r7315, %r7443;
	add.s32 	%r7472, %r7471, %r7470;
	add.s32 	%r7473, %r7472, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7473, 20;
	shr.b32 	%rhs, %r7473, 12;
	add.u32 	%r7474, %lhs, %rhs;
	}
	add.s32 	%r7475, %r7474, %r7467;
	xor.b32  	%r7476, %r7475, %r7467;
	xor.b32  	%r7477, %r7476, %r7459;
	add.s32 	%r7478, %r7252, %r7451;
	add.s32 	%r7479, %r7478, %r7477;
	add.s32 	%r7480, %r7479, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7480, 4;
	shr.b32 	%rhs, %r7480, 28;
	add.u32 	%r7481, %lhs, %rhs;
	}
	add.s32 	%r7482, %r7481, %r7475;
	xor.b32  	%r7483, %r7482, %r7476;
	add.s32 	%r7484, %r7279, %r7459;
	add.s32 	%r7485, %r7484, %r7483;
	add.s32 	%r7486, %r7485, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7486, 11;
	shr.b32 	%rhs, %r7486, 21;
	add.u32 	%r7487, %lhs, %rhs;
	}
	add.s32 	%r7488, %r7487, %r7482;
	xor.b32  	%r7489, %r7488, %r7482;
	xor.b32  	%r7490, %r7489, %r7475;
	add.s32 	%r7491, %r7306, %r7467;
	add.s32 	%r7492, %r7491, %r7490;
	add.s32 	%r7493, %r7492, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7493, 16;
	shr.b32 	%rhs, %r7493, 16;
	add.u32 	%r7494, %lhs, %rhs;
	}
	add.s32 	%r7495, %r7494, %r7488;
	xor.b32  	%r7496, %r7495, %r7489;
	add.s32 	%r7497, %r7333, %r7475;
	add.s32 	%r7498, %r7497, %r7496;
	add.s32 	%r7499, %r7498, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7499, 23;
	shr.b32 	%rhs, %r7499, 9;
	add.u32 	%r7500, %lhs, %rhs;
	}
	add.s32 	%r7501, %r7500, %r7495;
	xor.b32  	%r7502, %r7501, %r7495;
	xor.b32  	%r7503, %r7502, %r7488;
	add.s32 	%r7504, %r7216, %r7482;
	add.s32 	%r7505, %r7504, %r7503;
	add.s32 	%r7506, %r7505, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7506, 4;
	shr.b32 	%rhs, %r7506, 28;
	add.u32 	%r7507, %lhs, %rhs;
	}
	add.s32 	%r7508, %r7507, %r7501;
	xor.b32  	%r7509, %r7508, %r7502;
	add.s32 	%r7510, %r7243, %r7488;
	add.s32 	%r7511, %r7510, %r7509;
	add.s32 	%r7512, %r7511, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7512, 11;
	shr.b32 	%rhs, %r7512, 21;
	add.u32 	%r7513, %lhs, %rhs;
	}
	add.s32 	%r7514, %r7513, %r7508;
	xor.b32  	%r7515, %r7514, %r7508;
	xor.b32  	%r7516, %r7515, %r7501;
	add.s32 	%r7517, %r7270, %r7495;
	add.s32 	%r7518, %r7517, %r7516;
	add.s32 	%r7519, %r7518, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7519, 16;
	shr.b32 	%rhs, %r7519, 16;
	add.u32 	%r7520, %lhs, %rhs;
	}
	add.s32 	%r7521, %r7520, %r7514;
	xor.b32  	%r7522, %r7521, %r7515;
	add.s32 	%r7523, %r7297, %r7501;
	add.s32 	%r7524, %r7523, %r7522;
	add.s32 	%r7525, %r7524, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7525, 23;
	shr.b32 	%rhs, %r7525, 9;
	add.u32 	%r7526, %lhs, %rhs;
	}
	add.s32 	%r7527, %r7526, %r7521;
	xor.b32  	%r7528, %r7527, %r7521;
	xor.b32  	%r7529, %r7528, %r7514;
	add.s32 	%r7530, %r7324, %r7508;
	add.s32 	%r7531, %r7530, %r7529;
	add.s32 	%r7532, %r7531, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7532, 4;
	shr.b32 	%rhs, %r7532, 28;
	add.u32 	%r7533, %lhs, %rhs;
	}
	add.s32 	%r7534, %r7533, %r7527;
	xor.b32  	%r7535, %r7534, %r7528;
	add.s32 	%r7536, %r7208, %r7514;
	add.s32 	%r7537, %r7536, %r7535;
	add.s32 	%r7538, %r7537, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7538, 11;
	shr.b32 	%rhs, %r7538, 21;
	add.u32 	%r7539, %lhs, %rhs;
	}
	add.s32 	%r7540, %r7539, %r7534;
	xor.b32  	%r7541, %r7540, %r7534;
	xor.b32  	%r7542, %r7541, %r7527;
	add.s32 	%r7543, %r7234, %r7521;
	add.s32 	%r7544, %r7543, %r7542;
	add.s32 	%r7545, %r7544, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7545, 16;
	shr.b32 	%rhs, %r7545, 16;
	add.u32 	%r7546, %lhs, %rhs;
	}
	add.s32 	%r7547, %r7546, %r7540;
	xor.b32  	%r7548, %r7547, %r7541;
	add.s32 	%r7549, %r7261, %r7527;
	add.s32 	%r7550, %r7549, %r7548;
	add.s32 	%r7551, %r7550, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7551, 23;
	shr.b32 	%rhs, %r7551, 9;
	add.u32 	%r7552, %lhs, %rhs;
	}
	add.s32 	%r7553, %r7552, %r7547;
	xor.b32  	%r7554, %r7553, %r7547;
	xor.b32  	%r7555, %r7554, %r7540;
	add.s32 	%r7556, %r7288, %r7534;
	add.s32 	%r7557, %r7556, %r7555;
	add.s32 	%r7558, %r7557, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7558, 4;
	shr.b32 	%rhs, %r7558, 28;
	add.u32 	%r7559, %lhs, %rhs;
	}
	add.s32 	%r7560, %r7559, %r7553;
	xor.b32  	%r7561, %r7560, %r7554;
	add.s32 	%r7562, %r7315, %r7540;
	add.s32 	%r7563, %r7562, %r7561;
	add.s32 	%r7564, %r7563, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7564, 11;
	shr.b32 	%rhs, %r7564, 21;
	add.u32 	%r7565, %lhs, %rhs;
	}
	add.s32 	%r7566, %r7565, %r7560;
	xor.b32  	%r7567, %r7566, %r7560;
	xor.b32  	%r7568, %r7567, %r7553;
	add.s32 	%r7569, %r7342, %r7547;
	add.s32 	%r7570, %r7569, %r7568;
	add.s32 	%r7571, %r7570, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7571, 16;
	shr.b32 	%rhs, %r7571, 16;
	add.u32 	%r7572, %lhs, %rhs;
	}
	add.s32 	%r7573, %r7572, %r7566;
	xor.b32  	%r7574, %r7573, %r7567;
	add.s32 	%r7575, %r7225, %r7553;
	add.s32 	%r7576, %r7575, %r7574;
	add.s32 	%r7577, %r7576, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7577, 23;
	shr.b32 	%rhs, %r7577, 9;
	add.u32 	%r7578, %lhs, %rhs;
	}
	add.s32 	%r7579, %r7578, %r7573;
	not.b32 	%r7580, %r7566;
	or.b32  	%r7581, %r7579, %r7580;
	xor.b32  	%r7582, %r7581, %r7573;
	add.s32 	%r7583, %r7208, %r7560;
	add.s32 	%r7584, %r7583, %r7582;
	add.s32 	%r7585, %r7584, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7585, 6;
	shr.b32 	%rhs, %r7585, 26;
	add.u32 	%r7586, %lhs, %rhs;
	}
	add.s32 	%r7587, %r7586, %r7579;
	not.b32 	%r7588, %r7573;
	or.b32  	%r7589, %r7587, %r7588;
	xor.b32  	%r7590, %r7589, %r7579;
	add.s32 	%r7591, %r7270, %r7566;
	add.s32 	%r7592, %r7591, %r7590;
	add.s32 	%r7593, %r7592, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7593, 10;
	shr.b32 	%rhs, %r7593, 22;
	add.u32 	%r7594, %lhs, %rhs;
	}
	add.s32 	%r7595, %r7594, %r7587;
	not.b32 	%r7596, %r7579;
	or.b32  	%r7597, %r7595, %r7596;
	xor.b32  	%r7598, %r7597, %r7587;
	add.s32 	%r7599, %r7333, %r7573;
	add.s32 	%r7600, %r7599, %r7598;
	add.s32 	%r7601, %r7600, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7601, 15;
	shr.b32 	%rhs, %r7601, 17;
	add.u32 	%r7602, %lhs, %rhs;
	}
	add.s32 	%r7603, %r7602, %r7595;
	not.b32 	%r7604, %r7587;
	or.b32  	%r7605, %r7603, %r7604;
	xor.b32  	%r7606, %r7605, %r7595;
	add.s32 	%r7607, %r7252, %r7579;
	add.s32 	%r7608, %r7607, %r7606;
	add.s32 	%r7609, %r7608, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7609, 21;
	shr.b32 	%rhs, %r7609, 11;
	add.u32 	%r7610, %lhs, %rhs;
	}
	add.s32 	%r7611, %r7610, %r7603;
	not.b32 	%r7612, %r7595;
	or.b32  	%r7613, %r7611, %r7612;
	xor.b32  	%r7614, %r7613, %r7603;
	add.s32 	%r7615, %r7315, %r7587;
	add.s32 	%r7616, %r7615, %r7614;
	add.s32 	%r7617, %r7616, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7617, 6;
	shr.b32 	%rhs, %r7617, 26;
	add.u32 	%r7618, %lhs, %rhs;
	}
	add.s32 	%r7619, %r7618, %r7611;
	not.b32 	%r7620, %r7603;
	or.b32  	%r7621, %r7619, %r7620;
	xor.b32  	%r7622, %r7621, %r7611;
	add.s32 	%r7623, %r7234, %r7595;
	add.s32 	%r7624, %r7623, %r7622;
	add.s32 	%r7625, %r7624, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7625, 10;
	shr.b32 	%rhs, %r7625, 22;
	add.u32 	%r7626, %lhs, %rhs;
	}
	add.s32 	%r7627, %r7626, %r7619;
	not.b32 	%r7628, %r7611;
	or.b32  	%r7629, %r7627, %r7628;
	xor.b32  	%r7630, %r7629, %r7619;
	add.s32 	%r7631, %r7297, %r7603;
	add.s32 	%r7632, %r7631, %r7630;
	add.s32 	%r7633, %r7632, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7633, 15;
	shr.b32 	%rhs, %r7633, 17;
	add.u32 	%r7634, %lhs, %rhs;
	}
	add.s32 	%r7635, %r7634, %r7627;
	not.b32 	%r7636, %r7619;
	or.b32  	%r7637, %r7635, %r7636;
	xor.b32  	%r7638, %r7637, %r7627;
	add.s32 	%r7639, %r7216, %r7611;
	add.s32 	%r7640, %r7639, %r7638;
	add.s32 	%r7641, %r7640, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7641, 21;
	shr.b32 	%rhs, %r7641, 11;
	add.u32 	%r7642, %lhs, %rhs;
	}
	add.s32 	%r7643, %r7642, %r7635;
	not.b32 	%r7644, %r7627;
	or.b32  	%r7645, %r7643, %r7644;
	xor.b32  	%r7646, %r7645, %r7635;
	add.s32 	%r7647, %r7279, %r7619;
	add.s32 	%r7648, %r7647, %r7646;
	add.s32 	%r7649, %r7648, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7649, 6;
	shr.b32 	%rhs, %r7649, 26;
	add.u32 	%r7650, %lhs, %rhs;
	}
	add.s32 	%r7651, %r7650, %r7643;
	not.b32 	%r7652, %r7635;
	or.b32  	%r7653, %r7651, %r7652;
	xor.b32  	%r7654, %r7653, %r7643;
	add.s32 	%r7655, %r7342, %r7627;
	add.s32 	%r7656, %r7655, %r7654;
	add.s32 	%r7657, %r7656, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7657, 10;
	shr.b32 	%rhs, %r7657, 22;
	add.u32 	%r7658, %lhs, %rhs;
	}
	add.s32 	%r7659, %r7658, %r7651;
	not.b32 	%r7660, %r7643;
	or.b32  	%r7661, %r7659, %r7660;
	xor.b32  	%r7662, %r7661, %r7651;
	add.s32 	%r7663, %r7261, %r7635;
	add.s32 	%r7664, %r7663, %r7662;
	add.s32 	%r7665, %r7664, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7665, 15;
	shr.b32 	%rhs, %r7665, 17;
	add.u32 	%r7666, %lhs, %rhs;
	}
	add.s32 	%r7667, %r7666, %r7659;
	not.b32 	%r7668, %r7651;
	or.b32  	%r7669, %r7667, %r7668;
	xor.b32  	%r7670, %r7669, %r7659;
	add.s32 	%r7671, %r7324, %r7643;
	add.s32 	%r7672, %r7671, %r7670;
	add.s32 	%r7673, %r7672, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7673, 21;
	shr.b32 	%rhs, %r7673, 11;
	add.u32 	%r7674, %lhs, %rhs;
	}
	add.s32 	%r7675, %r7674, %r7667;
	not.b32 	%r7676, %r7659;
	or.b32  	%r7677, %r7675, %r7676;
	xor.b32  	%r7678, %r7677, %r7667;
	add.s32 	%r7679, %r7243, %r7651;
	add.s32 	%r7680, %r7679, %r7678;
	add.s32 	%r7681, %r7680, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7681, 6;
	shr.b32 	%rhs, %r7681, 26;
	add.u32 	%r7682, %lhs, %rhs;
	}
	add.s32 	%r7683, %r7682, %r7675;
	not.b32 	%r7684, %r7667;
	or.b32  	%r7685, %r7683, %r7684;
	xor.b32  	%r7686, %r7685, %r7675;
	add.s32 	%r7687, %r7306, %r7659;
	add.s32 	%r7688, %r7687, %r7686;
	add.s32 	%r7689, %r7688, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7689, 10;
	shr.b32 	%rhs, %r7689, 22;
	add.u32 	%r7690, %lhs, %rhs;
	}
	add.s32 	%r7691, %r7690, %r7683;
	not.b32 	%r7692, %r7675;
	or.b32  	%r7693, %r7691, %r7692;
	xor.b32  	%r7694, %r7693, %r7683;
	add.s32 	%r7695, %r7225, %r7667;
	add.s32 	%r7696, %r7695, %r7694;
	add.s32 	%r7697, %r7696, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7697, 15;
	shr.b32 	%rhs, %r7697, 17;
	add.u32 	%r7698, %lhs, %rhs;
	}
	add.s32 	%r7699, %r7698, %r7691;
	not.b32 	%r7700, %r7683;
	or.b32  	%r7701, %r7699, %r7700;
	xor.b32  	%r7702, %r7701, %r7691;
	add.s32 	%r7703, %r7288, %r7675;
	add.s32 	%r7704, %r7703, %r7702;
	add.s32 	%r7705, %r7704, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7705, 21;
	shr.b32 	%rhs, %r7705, 11;
	add.u32 	%r7706, %lhs, %rhs;
	}
	add.s32 	%r18840, %r7683, %r18840;
	add.s32 	%r7707, %r7699, %r18839;
	add.s32 	%r18839, %r7707, %r7706;
	add.s32 	%r18838, %r7699, %r18838;
	add.s32 	%r18837, %r7691, %r18837;
	bra.uni 	BB4_230;

BB4_182:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_197:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_189:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_204:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_185:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_200:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_192:
	mov.u32 	%r18878, %r5776;
	bra.uni 	BB4_229;

BB4_207:
	mov.u32 	%r18878, %r5776;

BB4_229:
	or.b32  	%r18846, %r18878, %r633;
	or.b32  	%r18845, %r5777, %r632;
	or.b32  	%r18844, %r5778, %r631;
	or.b32  	%r18843, %r5779, %r630;
	or.b32  	%r18850, %r5780, %r629;
	or.b32  	%r18849, %r5781, %r628;
	or.b32  	%r18848, %r5782, %r627;
	or.b32  	%r18847, %r5783, %r626;
	or.b32  	%r18854, %r5784, %r625;
	or.b32  	%r18853, %r5785, %r624;
	or.b32  	%r18852, %r5786, %r623;
	or.b32  	%r18851, %r5787, %r622;
	or.b32  	%r18858, %r5788, %r621;
	or.b32  	%r18857, %r5789, %r620;
	or.b32  	%r18856, %r5790, %r619;
	or.b32  	%r18855, %r5791, %r618;

BB4_230:
	bfe.u32 	%r8375, %r659, 2, 2;
	and.b32  	%r8376, %r659, 3;
	shl.b32 	%r8377, %r8376, 3;
	mov.u32 	%r8378, 255;
	shl.b32 	%r8379, %r8378, %r8377;
	setp.eq.s32	%p148, %r8375, 0;
	selp.b32	%r8380, %r8379, 0, %p148;
	setp.eq.s32	%p149, %r8375, 1;
	selp.b32	%r8381, %r8379, 0, %p149;
	setp.eq.s32	%p150, %r8375, 2;
	selp.b32	%r8382, %r8379, 0, %p150;
	setp.eq.s32	%p151, %r8375, 3;
	selp.b32	%r8383, %r8379, 0, %p151;
	and.b32  	%r8384, %r659, 63;
	bfe.u32 	%r8385, %r659, 4, 2;
	setp.eq.s32	%p152, %r8385, 0;
	selp.b32	%r8386, -2139062144, 0, %p152;
	and.b32  	%r8387, %r8380, %r8386;
	or.b32  	%r18924, %r18846, %r8387;
	and.b32  	%r8388, %r8381, %r8386;
	or.b32  	%r18923, %r18845, %r8388;
	and.b32  	%r8389, %r8382, %r8386;
	or.b32  	%r18922, %r18844, %r8389;
	and.b32  	%r8390, %r8383, %r8386;
	or.b32  	%r18921, %r18843, %r8390;
	setp.eq.s32	%p153, %r8385, 1;
	selp.b32	%r8391, -2139062144, 0, %p153;
	and.b32  	%r8392, %r8380, %r8391;
	or.b32  	%r18920, %r18850, %r8392;
	and.b32  	%r8393, %r8381, %r8391;
	or.b32  	%r18919, %r18849, %r8393;
	and.b32  	%r8394, %r8382, %r8391;
	or.b32  	%r18918, %r18848, %r8394;
	and.b32  	%r8395, %r8383, %r8391;
	or.b32  	%r18917, %r18847, %r8395;
	setp.eq.s32	%p154, %r8385, 2;
	selp.b32	%r8396, -2139062144, 0, %p154;
	and.b32  	%r8397, %r8380, %r8396;
	or.b32  	%r18916, %r18854, %r8397;
	and.b32  	%r8398, %r8381, %r8396;
	or.b32  	%r18915, %r18853, %r8398;
	and.b32  	%r8399, %r8382, %r8396;
	or.b32  	%r18914, %r18852, %r8399;
	and.b32  	%r8400, %r8383, %r8396;
	or.b32  	%r18913, %r18851, %r8400;
	setp.eq.s32	%p155, %r8385, 3;
	selp.b32	%r8401, -2139062144, 0, %p155;
	and.b32  	%r8402, %r8380, %r8401;
	or.b32  	%r18912, %r18858, %r8402;
	and.b32  	%r8403, %r8381, %r8401;
	or.b32  	%r18911, %r18857, %r8403;
	and.b32  	%r8404, %r8382, %r8401;
	or.b32  	%r1172, %r18856, %r8404;
	and.b32  	%r8405, %r8383, %r8401;
	or.b32  	%r1173, %r18855, %r8405;
	setp.lt.u32	%p156, %r8384, 56;
	@%p156 bra 	BB4_232;

	xor.b32  	%r8420, %r18838, %r18837;
	and.b32  	%r8421, %r18839, %r8420;
	xor.b32  	%r8422, %r8421, %r18837;
	add.s32 	%r8423, %r18924, %r18840;
	add.s32 	%r8424, %r8423, %r8422;
	add.s32 	%r8425, %r8424, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8425, 7;
	shr.b32 	%rhs, %r8425, 25;
	add.u32 	%r8426, %lhs, %rhs;
	}
	add.s32 	%r8427, %r8426, %r18839;
	xor.b32  	%r8428, %r18839, %r18838;
	and.b32  	%r8429, %r8427, %r8428;
	xor.b32  	%r8430, %r8429, %r18838;
	add.s32 	%r8431, %r18923, %r18837;
	add.s32 	%r8432, %r8431, %r8430;
	add.s32 	%r8433, %r8432, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8433, 12;
	shr.b32 	%rhs, %r8433, 20;
	add.u32 	%r8434, %lhs, %rhs;
	}
	add.s32 	%r8435, %r8434, %r8427;
	xor.b32  	%r8436, %r8427, %r18839;
	and.b32  	%r8437, %r8435, %r8436;
	xor.b32  	%r8438, %r8437, %r18839;
	add.s32 	%r8439, %r18922, %r18838;
	add.s32 	%r8440, %r8439, %r8438;
	add.s32 	%r8441, %r8440, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8441, 17;
	shr.b32 	%rhs, %r8441, 15;
	add.u32 	%r8442, %lhs, %rhs;
	}
	add.s32 	%r8443, %r8442, %r8435;
	xor.b32  	%r8444, %r8435, %r8427;
	and.b32  	%r8445, %r8443, %r8444;
	xor.b32  	%r8446, %r8445, %r8427;
	add.s32 	%r8447, %r18921, %r18839;
	add.s32 	%r8448, %r8447, %r8446;
	add.s32 	%r8449, %r8448, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8449, 22;
	shr.b32 	%rhs, %r8449, 10;
	add.u32 	%r8450, %lhs, %rhs;
	}
	add.s32 	%r8451, %r8450, %r8443;
	xor.b32  	%r8452, %r8443, %r8435;
	and.b32  	%r8453, %r8451, %r8452;
	xor.b32  	%r8454, %r8453, %r8435;
	add.s32 	%r8455, %r18920, %r8427;
	add.s32 	%r8456, %r8455, %r8454;
	add.s32 	%r8457, %r8456, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8457, 7;
	shr.b32 	%rhs, %r8457, 25;
	add.u32 	%r8458, %lhs, %rhs;
	}
	add.s32 	%r8459, %r8458, %r8451;
	xor.b32  	%r8460, %r8451, %r8443;
	and.b32  	%r8461, %r8459, %r8460;
	xor.b32  	%r8462, %r8461, %r8443;
	add.s32 	%r8463, %r18919, %r8435;
	add.s32 	%r8464, %r8463, %r8462;
	add.s32 	%r8465, %r8464, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8465, 12;
	shr.b32 	%rhs, %r8465, 20;
	add.u32 	%r8466, %lhs, %rhs;
	}
	add.s32 	%r8467, %r8466, %r8459;
	xor.b32  	%r8468, %r8459, %r8451;
	and.b32  	%r8469, %r8467, %r8468;
	xor.b32  	%r8470, %r8469, %r8451;
	add.s32 	%r8471, %r18918, %r8443;
	add.s32 	%r8472, %r8471, %r8470;
	add.s32 	%r8473, %r8472, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8473, 17;
	shr.b32 	%rhs, %r8473, 15;
	add.u32 	%r8474, %lhs, %rhs;
	}
	add.s32 	%r8475, %r8474, %r8467;
	xor.b32  	%r8476, %r8467, %r8459;
	and.b32  	%r8477, %r8475, %r8476;
	xor.b32  	%r8478, %r8477, %r8459;
	add.s32 	%r8479, %r18917, %r8451;
	add.s32 	%r8480, %r8479, %r8478;
	add.s32 	%r8481, %r8480, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8481, 22;
	shr.b32 	%rhs, %r8481, 10;
	add.u32 	%r8482, %lhs, %rhs;
	}
	add.s32 	%r8483, %r8482, %r8475;
	xor.b32  	%r8484, %r8475, %r8467;
	and.b32  	%r8485, %r8483, %r8484;
	xor.b32  	%r8486, %r8485, %r8467;
	add.s32 	%r8487, %r18916, %r8459;
	add.s32 	%r8488, %r8487, %r8486;
	add.s32 	%r8489, %r8488, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8489, 7;
	shr.b32 	%rhs, %r8489, 25;
	add.u32 	%r8490, %lhs, %rhs;
	}
	add.s32 	%r8491, %r8490, %r8483;
	xor.b32  	%r8492, %r8483, %r8475;
	and.b32  	%r8493, %r8491, %r8492;
	xor.b32  	%r8494, %r8493, %r8475;
	add.s32 	%r8495, %r18915, %r8467;
	add.s32 	%r8496, %r8495, %r8494;
	add.s32 	%r8497, %r8496, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8497, 12;
	shr.b32 	%rhs, %r8497, 20;
	add.u32 	%r8498, %lhs, %rhs;
	}
	add.s32 	%r8499, %r8498, %r8491;
	xor.b32  	%r8500, %r8491, %r8483;
	and.b32  	%r8501, %r8499, %r8500;
	xor.b32  	%r8502, %r8501, %r8483;
	add.s32 	%r8503, %r18914, %r8475;
	add.s32 	%r8504, %r8503, %r8502;
	add.s32 	%r8505, %r8504, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8505, 17;
	shr.b32 	%rhs, %r8505, 15;
	add.u32 	%r8506, %lhs, %rhs;
	}
	add.s32 	%r8507, %r8506, %r8499;
	xor.b32  	%r8508, %r8499, %r8491;
	and.b32  	%r8509, %r8507, %r8508;
	xor.b32  	%r8510, %r8509, %r8491;
	add.s32 	%r8511, %r18913, %r8483;
	add.s32 	%r8512, %r8511, %r8510;
	add.s32 	%r8513, %r8512, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8513, 22;
	shr.b32 	%rhs, %r8513, 10;
	add.u32 	%r8514, %lhs, %rhs;
	}
	add.s32 	%r8515, %r8514, %r8507;
	xor.b32  	%r8516, %r8507, %r8499;
	and.b32  	%r8517, %r8515, %r8516;
	xor.b32  	%r8518, %r8517, %r8499;
	add.s32 	%r8519, %r18912, %r8491;
	add.s32 	%r8520, %r8519, %r8518;
	add.s32 	%r8521, %r8520, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8521, 7;
	shr.b32 	%rhs, %r8521, 25;
	add.u32 	%r8522, %lhs, %rhs;
	}
	add.s32 	%r8523, %r8522, %r8515;
	xor.b32  	%r8524, %r8515, %r8507;
	and.b32  	%r8525, %r8523, %r8524;
	xor.b32  	%r8526, %r8525, %r8507;
	add.s32 	%r8527, %r18911, %r8499;
	add.s32 	%r8528, %r8527, %r8526;
	add.s32 	%r8529, %r8528, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8529, 12;
	shr.b32 	%rhs, %r8529, 20;
	add.u32 	%r8530, %lhs, %rhs;
	}
	add.s32 	%r8531, %r8530, %r8523;
	xor.b32  	%r8532, %r8523, %r8515;
	and.b32  	%r8533, %r8531, %r8532;
	xor.b32  	%r8534, %r8533, %r8515;
	add.s32 	%r8535, %r1172, %r8507;
	add.s32 	%r8536, %r8535, %r8534;
	add.s32 	%r8537, %r8536, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8537, 17;
	shr.b32 	%rhs, %r8537, 15;
	add.u32 	%r8538, %lhs, %rhs;
	}
	add.s32 	%r8539, %r8538, %r8531;
	xor.b32  	%r8540, %r8531, %r8523;
	and.b32  	%r8541, %r8539, %r8540;
	xor.b32  	%r8542, %r8541, %r8523;
	add.s32 	%r8543, %r1173, %r8515;
	add.s32 	%r8544, %r8543, %r8542;
	add.s32 	%r8545, %r8544, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8545, 22;
	shr.b32 	%rhs, %r8545, 10;
	add.u32 	%r8546, %lhs, %rhs;
	}
	add.s32 	%r8547, %r8546, %r8539;
	xor.b32  	%r8548, %r8547, %r8539;
	and.b32  	%r8549, %r8548, %r8531;
	xor.b32  	%r8550, %r8549, %r8539;
	add.s32 	%r8551, %r18923, %r8523;
	add.s32 	%r8552, %r8551, %r8550;
	add.s32 	%r8553, %r8552, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8553, 5;
	shr.b32 	%rhs, %r8553, 27;
	add.u32 	%r8554, %lhs, %rhs;
	}
	add.s32 	%r8555, %r8554, %r8547;
	xor.b32  	%r8556, %r8555, %r8547;
	and.b32  	%r8557, %r8556, %r8539;
	xor.b32  	%r8558, %r8557, %r8547;
	add.s32 	%r8559, %r18918, %r8531;
	add.s32 	%r8560, %r8559, %r8558;
	add.s32 	%r8561, %r8560, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8561, 9;
	shr.b32 	%rhs, %r8561, 23;
	add.u32 	%r8562, %lhs, %rhs;
	}
	add.s32 	%r8563, %r8562, %r8555;
	xor.b32  	%r8564, %r8563, %r8555;
	and.b32  	%r8565, %r8564, %r8547;
	xor.b32  	%r8566, %r8565, %r8555;
	add.s32 	%r8567, %r18913, %r8539;
	add.s32 	%r8568, %r8567, %r8566;
	add.s32 	%r8569, %r8568, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8569, 14;
	shr.b32 	%rhs, %r8569, 18;
	add.u32 	%r8570, %lhs, %rhs;
	}
	add.s32 	%r8571, %r8570, %r8563;
	xor.b32  	%r8572, %r8571, %r8563;
	and.b32  	%r8573, %r8572, %r8555;
	xor.b32  	%r8574, %r8573, %r8563;
	add.s32 	%r8575, %r18924, %r8547;
	add.s32 	%r8576, %r8575, %r8574;
	add.s32 	%r8577, %r8576, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8577, 20;
	shr.b32 	%rhs, %r8577, 12;
	add.u32 	%r8578, %lhs, %rhs;
	}
	add.s32 	%r8579, %r8578, %r8571;
	xor.b32  	%r8580, %r8579, %r8571;
	and.b32  	%r8581, %r8580, %r8563;
	xor.b32  	%r8582, %r8581, %r8571;
	add.s32 	%r8583, %r18919, %r8555;
	add.s32 	%r8584, %r8583, %r8582;
	add.s32 	%r8585, %r8584, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8585, 5;
	shr.b32 	%rhs, %r8585, 27;
	add.u32 	%r8586, %lhs, %rhs;
	}
	add.s32 	%r8587, %r8586, %r8579;
	xor.b32  	%r8588, %r8587, %r8579;
	and.b32  	%r8589, %r8588, %r8571;
	xor.b32  	%r8590, %r8589, %r8579;
	add.s32 	%r8591, %r18914, %r8563;
	add.s32 	%r8592, %r8591, %r8590;
	add.s32 	%r8593, %r8592, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8593, 9;
	shr.b32 	%rhs, %r8593, 23;
	add.u32 	%r8594, %lhs, %rhs;
	}
	add.s32 	%r8595, %r8594, %r8587;
	xor.b32  	%r8596, %r8595, %r8587;
	and.b32  	%r8597, %r8596, %r8579;
	xor.b32  	%r8598, %r8597, %r8587;
	add.s32 	%r8599, %r1173, %r8571;
	add.s32 	%r8600, %r8599, %r8598;
	add.s32 	%r8601, %r8600, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8601, 14;
	shr.b32 	%rhs, %r8601, 18;
	add.u32 	%r8602, %lhs, %rhs;
	}
	add.s32 	%r8603, %r8602, %r8595;
	xor.b32  	%r8604, %r8603, %r8595;
	and.b32  	%r8605, %r8604, %r8587;
	xor.b32  	%r8606, %r8605, %r8595;
	add.s32 	%r8607, %r18920, %r8579;
	add.s32 	%r8608, %r8607, %r8606;
	add.s32 	%r8609, %r8608, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8609, 20;
	shr.b32 	%rhs, %r8609, 12;
	add.u32 	%r8610, %lhs, %rhs;
	}
	add.s32 	%r8611, %r8610, %r8603;
	xor.b32  	%r8612, %r8611, %r8603;
	and.b32  	%r8613, %r8612, %r8595;
	xor.b32  	%r8614, %r8613, %r8603;
	add.s32 	%r8615, %r18915, %r8587;
	add.s32 	%r8616, %r8615, %r8614;
	add.s32 	%r8617, %r8616, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8617, 5;
	shr.b32 	%rhs, %r8617, 27;
	add.u32 	%r8618, %lhs, %rhs;
	}
	add.s32 	%r8619, %r8618, %r8611;
	xor.b32  	%r8620, %r8619, %r8611;
	and.b32  	%r8621, %r8620, %r8603;
	xor.b32  	%r8622, %r8621, %r8611;
	add.s32 	%r8623, %r1172, %r8595;
	add.s32 	%r8624, %r8623, %r8622;
	add.s32 	%r8625, %r8624, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8625, 9;
	shr.b32 	%rhs, %r8625, 23;
	add.u32 	%r8626, %lhs, %rhs;
	}
	add.s32 	%r8627, %r8626, %r8619;
	xor.b32  	%r8628, %r8627, %r8619;
	and.b32  	%r8629, %r8628, %r8611;
	xor.b32  	%r8630, %r8629, %r8619;
	add.s32 	%r8631, %r18921, %r8603;
	add.s32 	%r8632, %r8631, %r8630;
	add.s32 	%r8633, %r8632, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8633, 14;
	shr.b32 	%rhs, %r8633, 18;
	add.u32 	%r8634, %lhs, %rhs;
	}
	add.s32 	%r8635, %r8634, %r8627;
	xor.b32  	%r8636, %r8635, %r8627;
	and.b32  	%r8637, %r8636, %r8619;
	xor.b32  	%r8638, %r8637, %r8627;
	add.s32 	%r8639, %r18916, %r8611;
	add.s32 	%r8640, %r8639, %r8638;
	add.s32 	%r8641, %r8640, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8641, 20;
	shr.b32 	%rhs, %r8641, 12;
	add.u32 	%r8642, %lhs, %rhs;
	}
	add.s32 	%r8643, %r8642, %r8635;
	xor.b32  	%r8644, %r8643, %r8635;
	and.b32  	%r8645, %r8644, %r8627;
	xor.b32  	%r8646, %r8645, %r8635;
	add.s32 	%r8647, %r18911, %r8619;
	add.s32 	%r8648, %r8647, %r8646;
	add.s32 	%r8649, %r8648, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8649, 5;
	shr.b32 	%rhs, %r8649, 27;
	add.u32 	%r8650, %lhs, %rhs;
	}
	add.s32 	%r8651, %r8650, %r8643;
	xor.b32  	%r8652, %r8651, %r8643;
	and.b32  	%r8653, %r8652, %r8635;
	xor.b32  	%r8654, %r8653, %r8643;
	add.s32 	%r8655, %r18922, %r8627;
	add.s32 	%r8656, %r8655, %r8654;
	add.s32 	%r8657, %r8656, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8657, 9;
	shr.b32 	%rhs, %r8657, 23;
	add.u32 	%r8658, %lhs, %rhs;
	}
	add.s32 	%r8659, %r8658, %r8651;
	xor.b32  	%r8660, %r8659, %r8651;
	and.b32  	%r8661, %r8660, %r8643;
	xor.b32  	%r8662, %r8661, %r8651;
	add.s32 	%r8663, %r18917, %r8635;
	add.s32 	%r8664, %r8663, %r8662;
	add.s32 	%r8665, %r8664, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8665, 14;
	shr.b32 	%rhs, %r8665, 18;
	add.u32 	%r8666, %lhs, %rhs;
	}
	add.s32 	%r8667, %r8666, %r8659;
	xor.b32  	%r8668, %r8667, %r8659;
	and.b32  	%r8669, %r8668, %r8651;
	xor.b32  	%r8670, %r8669, %r8659;
	add.s32 	%r8671, %r18912, %r8643;
	add.s32 	%r8672, %r8671, %r8670;
	add.s32 	%r8673, %r8672, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8673, 20;
	shr.b32 	%rhs, %r8673, 12;
	add.u32 	%r8674, %lhs, %rhs;
	}
	add.s32 	%r8675, %r8674, %r8667;
	xor.b32  	%r8676, %r8675, %r8667;
	xor.b32  	%r8677, %r8676, %r8659;
	add.s32 	%r8678, %r18919, %r8651;
	add.s32 	%r8679, %r8678, %r8677;
	add.s32 	%r8680, %r8679, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8680, 4;
	shr.b32 	%rhs, %r8680, 28;
	add.u32 	%r8681, %lhs, %rhs;
	}
	add.s32 	%r8682, %r8681, %r8675;
	xor.b32  	%r8683, %r8682, %r8676;
	add.s32 	%r8684, %r18916, %r8659;
	add.s32 	%r8685, %r8684, %r8683;
	add.s32 	%r8686, %r8685, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8686, 11;
	shr.b32 	%rhs, %r8686, 21;
	add.u32 	%r8687, %lhs, %rhs;
	}
	add.s32 	%r8688, %r8687, %r8682;
	xor.b32  	%r8689, %r8688, %r8682;
	xor.b32  	%r8690, %r8689, %r8675;
	add.s32 	%r8691, %r18913, %r8667;
	add.s32 	%r8692, %r8691, %r8690;
	add.s32 	%r8693, %r8692, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8693, 16;
	shr.b32 	%rhs, %r8693, 16;
	add.u32 	%r8694, %lhs, %rhs;
	}
	add.s32 	%r8695, %r8694, %r8688;
	xor.b32  	%r8696, %r8695, %r8689;
	add.s32 	%r8697, %r1172, %r8675;
	add.s32 	%r8698, %r8697, %r8696;
	add.s32 	%r8699, %r8698, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8699, 23;
	shr.b32 	%rhs, %r8699, 9;
	add.u32 	%r8700, %lhs, %rhs;
	}
	add.s32 	%r8701, %r8700, %r8695;
	xor.b32  	%r8702, %r8701, %r8695;
	xor.b32  	%r8703, %r8702, %r8688;
	add.s32 	%r8704, %r18923, %r8682;
	add.s32 	%r8705, %r8704, %r8703;
	add.s32 	%r8706, %r8705, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8706, 4;
	shr.b32 	%rhs, %r8706, 28;
	add.u32 	%r8707, %lhs, %rhs;
	}
	add.s32 	%r8708, %r8707, %r8701;
	xor.b32  	%r8709, %r8708, %r8702;
	add.s32 	%r8710, %r18920, %r8688;
	add.s32 	%r8711, %r8710, %r8709;
	add.s32 	%r8712, %r8711, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8712, 11;
	shr.b32 	%rhs, %r8712, 21;
	add.u32 	%r8713, %lhs, %rhs;
	}
	add.s32 	%r8714, %r8713, %r8708;
	xor.b32  	%r8715, %r8714, %r8708;
	xor.b32  	%r8716, %r8715, %r8701;
	add.s32 	%r8717, %r18917, %r8695;
	add.s32 	%r8718, %r8717, %r8716;
	add.s32 	%r8719, %r8718, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8719, 16;
	shr.b32 	%rhs, %r8719, 16;
	add.u32 	%r8720, %lhs, %rhs;
	}
	add.s32 	%r8721, %r8720, %r8714;
	xor.b32  	%r8722, %r8721, %r8715;
	add.s32 	%r8723, %r18914, %r8701;
	add.s32 	%r8724, %r8723, %r8722;
	add.s32 	%r8725, %r8724, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8725, 23;
	shr.b32 	%rhs, %r8725, 9;
	add.u32 	%r8726, %lhs, %rhs;
	}
	add.s32 	%r8727, %r8726, %r8721;
	xor.b32  	%r8728, %r8727, %r8721;
	xor.b32  	%r8729, %r8728, %r8714;
	add.s32 	%r8730, %r18911, %r8708;
	add.s32 	%r8731, %r8730, %r8729;
	add.s32 	%r8732, %r8731, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8732, 4;
	shr.b32 	%rhs, %r8732, 28;
	add.u32 	%r8733, %lhs, %rhs;
	}
	add.s32 	%r8734, %r8733, %r8727;
	xor.b32  	%r8735, %r8734, %r8728;
	add.s32 	%r8736, %r18924, %r8714;
	add.s32 	%r8737, %r8736, %r8735;
	add.s32 	%r8738, %r8737, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8738, 11;
	shr.b32 	%rhs, %r8738, 21;
	add.u32 	%r8739, %lhs, %rhs;
	}
	add.s32 	%r8740, %r8739, %r8734;
	xor.b32  	%r8741, %r8740, %r8734;
	xor.b32  	%r8742, %r8741, %r8727;
	add.s32 	%r8743, %r18921, %r8721;
	add.s32 	%r8744, %r8743, %r8742;
	add.s32 	%r8745, %r8744, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8745, 16;
	shr.b32 	%rhs, %r8745, 16;
	add.u32 	%r8746, %lhs, %rhs;
	}
	add.s32 	%r8747, %r8746, %r8740;
	xor.b32  	%r8748, %r8747, %r8741;
	add.s32 	%r8749, %r18918, %r8727;
	add.s32 	%r8750, %r8749, %r8748;
	add.s32 	%r8751, %r8750, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8751, 23;
	shr.b32 	%rhs, %r8751, 9;
	add.u32 	%r8752, %lhs, %rhs;
	}
	add.s32 	%r8753, %r8752, %r8747;
	xor.b32  	%r8754, %r8753, %r8747;
	xor.b32  	%r8755, %r8754, %r8740;
	add.s32 	%r8756, %r18915, %r8734;
	add.s32 	%r8757, %r8756, %r8755;
	add.s32 	%r8758, %r8757, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8758, 4;
	shr.b32 	%rhs, %r8758, 28;
	add.u32 	%r8759, %lhs, %rhs;
	}
	add.s32 	%r8760, %r8759, %r8753;
	xor.b32  	%r8761, %r8760, %r8754;
	add.s32 	%r8762, %r18912, %r8740;
	add.s32 	%r8763, %r8762, %r8761;
	add.s32 	%r8764, %r8763, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8764, 11;
	shr.b32 	%rhs, %r8764, 21;
	add.u32 	%r8765, %lhs, %rhs;
	}
	add.s32 	%r8766, %r8765, %r8760;
	xor.b32  	%r8767, %r8766, %r8760;
	xor.b32  	%r8768, %r8767, %r8753;
	add.s32 	%r8769, %r1173, %r8747;
	add.s32 	%r8770, %r8769, %r8768;
	add.s32 	%r8771, %r8770, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8771, 16;
	shr.b32 	%rhs, %r8771, 16;
	add.u32 	%r8772, %lhs, %rhs;
	}
	add.s32 	%r8773, %r8772, %r8766;
	xor.b32  	%r8774, %r8773, %r8767;
	add.s32 	%r8775, %r18922, %r8753;
	add.s32 	%r8776, %r8775, %r8774;
	add.s32 	%r8777, %r8776, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8777, 23;
	shr.b32 	%rhs, %r8777, 9;
	add.u32 	%r8778, %lhs, %rhs;
	}
	add.s32 	%r8779, %r8778, %r8773;
	not.b32 	%r8780, %r8766;
	or.b32  	%r8781, %r8779, %r8780;
	xor.b32  	%r8782, %r8781, %r8773;
	add.s32 	%r8783, %r18924, %r8760;
	add.s32 	%r8784, %r8783, %r8782;
	add.s32 	%r8785, %r8784, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8785, 6;
	shr.b32 	%rhs, %r8785, 26;
	add.u32 	%r8786, %lhs, %rhs;
	}
	add.s32 	%r8787, %r8786, %r8779;
	not.b32 	%r8788, %r8773;
	or.b32  	%r8789, %r8787, %r8788;
	xor.b32  	%r8790, %r8789, %r8779;
	add.s32 	%r8791, %r18917, %r8766;
	add.s32 	%r8792, %r8791, %r8790;
	add.s32 	%r8793, %r8792, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8793, 10;
	shr.b32 	%rhs, %r8793, 22;
	add.u32 	%r8794, %lhs, %rhs;
	}
	add.s32 	%r8795, %r8794, %r8787;
	not.b32 	%r8796, %r8779;
	or.b32  	%r8797, %r8795, %r8796;
	xor.b32  	%r8798, %r8797, %r8787;
	add.s32 	%r8799, %r1172, %r8773;
	add.s32 	%r8800, %r8799, %r8798;
	add.s32 	%r8801, %r8800, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8801, 15;
	shr.b32 	%rhs, %r8801, 17;
	add.u32 	%r8802, %lhs, %rhs;
	}
	add.s32 	%r8803, %r8802, %r8795;
	not.b32 	%r8804, %r8787;
	or.b32  	%r8805, %r8803, %r8804;
	xor.b32  	%r8806, %r8805, %r8795;
	add.s32 	%r8807, %r18919, %r8779;
	add.s32 	%r8808, %r8807, %r8806;
	add.s32 	%r8809, %r8808, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8809, 21;
	shr.b32 	%rhs, %r8809, 11;
	add.u32 	%r8810, %lhs, %rhs;
	}
	add.s32 	%r8811, %r8810, %r8803;
	not.b32 	%r8812, %r8795;
	or.b32  	%r8813, %r8811, %r8812;
	xor.b32  	%r8814, %r8813, %r8803;
	add.s32 	%r8815, %r18912, %r8787;
	add.s32 	%r8816, %r8815, %r8814;
	add.s32 	%r8817, %r8816, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8817, 6;
	shr.b32 	%rhs, %r8817, 26;
	add.u32 	%r8818, %lhs, %rhs;
	}
	add.s32 	%r8819, %r8818, %r8811;
	not.b32 	%r8820, %r8803;
	or.b32  	%r8821, %r8819, %r8820;
	xor.b32  	%r8822, %r8821, %r8811;
	add.s32 	%r8823, %r18921, %r8795;
	add.s32 	%r8824, %r8823, %r8822;
	add.s32 	%r8825, %r8824, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8825, 10;
	shr.b32 	%rhs, %r8825, 22;
	add.u32 	%r8826, %lhs, %rhs;
	}
	add.s32 	%r8827, %r8826, %r8819;
	not.b32 	%r8828, %r8811;
	or.b32  	%r8829, %r8827, %r8828;
	xor.b32  	%r8830, %r8829, %r8819;
	add.s32 	%r8831, %r18914, %r8803;
	add.s32 	%r8832, %r8831, %r8830;
	add.s32 	%r8833, %r8832, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8833, 15;
	shr.b32 	%rhs, %r8833, 17;
	add.u32 	%r8834, %lhs, %rhs;
	}
	add.s32 	%r8835, %r8834, %r8827;
	not.b32 	%r8836, %r8819;
	or.b32  	%r8837, %r8835, %r8836;
	xor.b32  	%r8838, %r8837, %r8827;
	add.s32 	%r8839, %r18923, %r8811;
	add.s32 	%r8840, %r8839, %r8838;
	add.s32 	%r8841, %r8840, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8841, 21;
	shr.b32 	%rhs, %r8841, 11;
	add.u32 	%r8842, %lhs, %rhs;
	}
	add.s32 	%r8843, %r8842, %r8835;
	not.b32 	%r8844, %r8827;
	or.b32  	%r8845, %r8843, %r8844;
	xor.b32  	%r8846, %r8845, %r8835;
	add.s32 	%r8847, %r18916, %r8819;
	add.s32 	%r8848, %r8847, %r8846;
	add.s32 	%r8849, %r8848, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8849, 6;
	shr.b32 	%rhs, %r8849, 26;
	add.u32 	%r8850, %lhs, %rhs;
	}
	add.s32 	%r8851, %r8850, %r8843;
	not.b32 	%r8852, %r8835;
	or.b32  	%r8853, %r8851, %r8852;
	xor.b32  	%r8854, %r8853, %r8843;
	add.s32 	%r8855, %r1173, %r8827;
	add.s32 	%r8856, %r8855, %r8854;
	add.s32 	%r8857, %r8856, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8857, 10;
	shr.b32 	%rhs, %r8857, 22;
	add.u32 	%r8858, %lhs, %rhs;
	}
	add.s32 	%r8859, %r8858, %r8851;
	not.b32 	%r8860, %r8843;
	or.b32  	%r8861, %r8859, %r8860;
	xor.b32  	%r8862, %r8861, %r8851;
	add.s32 	%r8863, %r18918, %r8835;
	add.s32 	%r8864, %r8863, %r8862;
	add.s32 	%r8865, %r8864, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8865, 15;
	shr.b32 	%rhs, %r8865, 17;
	add.u32 	%r8866, %lhs, %rhs;
	}
	add.s32 	%r8867, %r8866, %r8859;
	not.b32 	%r8868, %r8851;
	or.b32  	%r8869, %r8867, %r8868;
	xor.b32  	%r8870, %r8869, %r8859;
	add.s32 	%r8871, %r18911, %r8843;
	add.s32 	%r8872, %r8871, %r8870;
	add.s32 	%r8873, %r8872, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8873, 21;
	shr.b32 	%rhs, %r8873, 11;
	add.u32 	%r8874, %lhs, %rhs;
	}
	add.s32 	%r8875, %r8874, %r8867;
	not.b32 	%r8876, %r8859;
	or.b32  	%r8877, %r8875, %r8876;
	xor.b32  	%r8878, %r8877, %r8867;
	add.s32 	%r8879, %r18920, %r8851;
	add.s32 	%r8880, %r8879, %r8878;
	add.s32 	%r8881, %r8880, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8881, 6;
	shr.b32 	%rhs, %r8881, 26;
	add.u32 	%r8882, %lhs, %rhs;
	}
	add.s32 	%r8883, %r8882, %r8875;
	not.b32 	%r8884, %r8867;
	or.b32  	%r8885, %r8883, %r8884;
	xor.b32  	%r8886, %r8885, %r8875;
	add.s32 	%r8887, %r18913, %r8859;
	add.s32 	%r8888, %r8887, %r8886;
	add.s32 	%r8889, %r8888, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8889, 10;
	shr.b32 	%rhs, %r8889, 22;
	add.u32 	%r8890, %lhs, %rhs;
	}
	add.s32 	%r8891, %r8890, %r8883;
	not.b32 	%r8892, %r8875;
	or.b32  	%r8893, %r8891, %r8892;
	xor.b32  	%r8894, %r8893, %r8883;
	add.s32 	%r8895, %r18922, %r8867;
	add.s32 	%r8896, %r8895, %r8894;
	add.s32 	%r8897, %r8896, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8897, 15;
	shr.b32 	%rhs, %r8897, 17;
	add.u32 	%r8898, %lhs, %rhs;
	}
	add.s32 	%r8899, %r8898, %r8891;
	not.b32 	%r8900, %r8883;
	or.b32  	%r8901, %r8899, %r8900;
	xor.b32  	%r8902, %r8901, %r8891;
	add.s32 	%r8903, %r18915, %r8875;
	add.s32 	%r8904, %r8903, %r8902;
	add.s32 	%r8905, %r8904, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8905, 21;
	shr.b32 	%rhs, %r8905, 11;
	add.u32 	%r8906, %lhs, %rhs;
	}
	add.s32 	%r18840, %r8883, %r18840;
	add.s32 	%r8907, %r8899, %r18839;
	add.s32 	%r18839, %r8907, %r8906;
	add.s32 	%r18838, %r8899, %r18838;
	add.s32 	%r18837, %r8891, %r18837;
	mov.u32 	%r18911, 0;
	mov.u32 	%r18912, %r18911;
	mov.u32 	%r18913, %r18911;
	mov.u32 	%r18914, %r18911;
	mov.u32 	%r18915, %r18911;
	mov.u32 	%r18916, %r18911;
	mov.u32 	%r18917, %r18911;
	mov.u32 	%r18918, %r18911;
	mov.u32 	%r18919, %r18911;
	mov.u32 	%r18920, %r18911;
	mov.u32 	%r18921, %r18911;
	mov.u32 	%r18922, %r18911;
	mov.u32 	%r18923, %r18911;
	mov.u32 	%r18924, %r18911;

BB4_232:
	mov.pred 	%p341, 0;
	xor.b32  	%r8908, %r18838, %r18837;
	and.b32  	%r8909, %r18839, %r8908;
	xor.b32  	%r8910, %r8909, %r18837;
	add.s32 	%r8911, %r18924, %r18840;
	add.s32 	%r8912, %r8911, %r8910;
	add.s32 	%r8913, %r8912, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8913, 7;
	shr.b32 	%rhs, %r8913, 25;
	add.u32 	%r8914, %lhs, %rhs;
	}
	add.s32 	%r8915, %r8914, %r18839;
	xor.b32  	%r8916, %r18839, %r18838;
	and.b32  	%r8917, %r8915, %r8916;
	xor.b32  	%r8918, %r8917, %r18838;
	add.s32 	%r8919, %r18923, %r18837;
	add.s32 	%r8920, %r8919, %r8918;
	add.s32 	%r8921, %r8920, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8921, 12;
	shr.b32 	%rhs, %r8921, 20;
	add.u32 	%r8922, %lhs, %rhs;
	}
	add.s32 	%r8923, %r8922, %r8915;
	xor.b32  	%r8924, %r8915, %r18839;
	and.b32  	%r8925, %r8923, %r8924;
	xor.b32  	%r8926, %r8925, %r18839;
	add.s32 	%r8927, %r18922, %r18838;
	add.s32 	%r8928, %r8927, %r8926;
	add.s32 	%r8929, %r8928, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8929, 17;
	shr.b32 	%rhs, %r8929, 15;
	add.u32 	%r8930, %lhs, %rhs;
	}
	add.s32 	%r8931, %r8930, %r8923;
	xor.b32  	%r8932, %r8923, %r8915;
	and.b32  	%r8933, %r8931, %r8932;
	xor.b32  	%r8934, %r8933, %r8915;
	add.s32 	%r8935, %r18921, %r18839;
	add.s32 	%r8936, %r8935, %r8934;
	add.s32 	%r8937, %r8936, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8937, 22;
	shr.b32 	%rhs, %r8937, 10;
	add.u32 	%r8938, %lhs, %rhs;
	}
	add.s32 	%r8939, %r8938, %r8931;
	xor.b32  	%r8940, %r8931, %r8923;
	and.b32  	%r8941, %r8939, %r8940;
	xor.b32  	%r8942, %r8941, %r8923;
	add.s32 	%r8943, %r18920, %r8915;
	add.s32 	%r8944, %r8943, %r8942;
	add.s32 	%r8945, %r8944, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8945, 7;
	shr.b32 	%rhs, %r8945, 25;
	add.u32 	%r8946, %lhs, %rhs;
	}
	add.s32 	%r8947, %r8946, %r8939;
	xor.b32  	%r8948, %r8939, %r8931;
	and.b32  	%r8949, %r8947, %r8948;
	xor.b32  	%r8950, %r8949, %r8931;
	add.s32 	%r8951, %r18919, %r8923;
	add.s32 	%r8952, %r8951, %r8950;
	add.s32 	%r8953, %r8952, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8953, 12;
	shr.b32 	%rhs, %r8953, 20;
	add.u32 	%r8954, %lhs, %rhs;
	}
	add.s32 	%r8955, %r8954, %r8947;
	xor.b32  	%r8956, %r8947, %r8939;
	and.b32  	%r8957, %r8955, %r8956;
	xor.b32  	%r8958, %r8957, %r8939;
	add.s32 	%r8959, %r18918, %r8931;
	add.s32 	%r8960, %r8959, %r8958;
	add.s32 	%r8961, %r8960, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8961, 17;
	shr.b32 	%rhs, %r8961, 15;
	add.u32 	%r8962, %lhs, %rhs;
	}
	add.s32 	%r8963, %r8962, %r8955;
	xor.b32  	%r8964, %r8955, %r8947;
	and.b32  	%r8965, %r8963, %r8964;
	xor.b32  	%r8966, %r8965, %r8947;
	add.s32 	%r8967, %r18917, %r8939;
	add.s32 	%r8968, %r8967, %r8966;
	add.s32 	%r8969, %r8968, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8969, 22;
	shr.b32 	%rhs, %r8969, 10;
	add.u32 	%r8970, %lhs, %rhs;
	}
	add.s32 	%r8971, %r8970, %r8963;
	xor.b32  	%r8972, %r8963, %r8955;
	and.b32  	%r8973, %r8971, %r8972;
	xor.b32  	%r8974, %r8973, %r8955;
	add.s32 	%r8975, %r18916, %r8947;
	add.s32 	%r8976, %r8975, %r8974;
	add.s32 	%r8977, %r8976, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8977, 7;
	shr.b32 	%rhs, %r8977, 25;
	add.u32 	%r8978, %lhs, %rhs;
	}
	add.s32 	%r8979, %r8978, %r8971;
	xor.b32  	%r8980, %r8971, %r8963;
	and.b32  	%r8981, %r8979, %r8980;
	xor.b32  	%r8982, %r8981, %r8963;
	add.s32 	%r8983, %r18915, %r8955;
	add.s32 	%r8984, %r8983, %r8982;
	add.s32 	%r8985, %r8984, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8985, 12;
	shr.b32 	%rhs, %r8985, 20;
	add.u32 	%r8986, %lhs, %rhs;
	}
	add.s32 	%r8987, %r8986, %r8979;
	xor.b32  	%r8988, %r8979, %r8971;
	and.b32  	%r8989, %r8987, %r8988;
	xor.b32  	%r8990, %r8989, %r8971;
	add.s32 	%r8991, %r18914, %r8963;
	add.s32 	%r8992, %r8991, %r8990;
	add.s32 	%r8993, %r8992, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8993, 17;
	shr.b32 	%rhs, %r8993, 15;
	add.u32 	%r8994, %lhs, %rhs;
	}
	add.s32 	%r8995, %r8994, %r8987;
	xor.b32  	%r8996, %r8987, %r8979;
	and.b32  	%r8997, %r8995, %r8996;
	xor.b32  	%r8998, %r8997, %r8979;
	add.s32 	%r8999, %r18913, %r8971;
	add.s32 	%r9000, %r8999, %r8998;
	add.s32 	%r9001, %r9000, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9001, 22;
	shr.b32 	%rhs, %r9001, 10;
	add.u32 	%r9002, %lhs, %rhs;
	}
	add.s32 	%r9003, %r9002, %r8995;
	xor.b32  	%r9004, %r8995, %r8987;
	and.b32  	%r9005, %r9003, %r9004;
	xor.b32  	%r9006, %r9005, %r8987;
	add.s32 	%r9007, %r18912, %r8979;
	add.s32 	%r9008, %r9007, %r9006;
	add.s32 	%r9009, %r9008, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9009, 7;
	shr.b32 	%rhs, %r9009, 25;
	add.u32 	%r9010, %lhs, %rhs;
	}
	add.s32 	%r9011, %r9010, %r9003;
	xor.b32  	%r9012, %r9003, %r8995;
	and.b32  	%r9013, %r9011, %r9012;
	xor.b32  	%r9014, %r9013, %r8995;
	add.s32 	%r9015, %r18911, %r8987;
	add.s32 	%r9016, %r9015, %r9014;
	add.s32 	%r9017, %r9016, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9017, 12;
	shr.b32 	%rhs, %r9017, 20;
	add.u32 	%r9018, %lhs, %rhs;
	}
	add.s32 	%r9019, %r9018, %r9011;
	xor.b32  	%r9020, %r9011, %r9003;
	and.b32  	%r9021, %r9019, %r9020;
	xor.b32  	%r9022, %r9021, %r9003;
	shl.b32 	%r9023, %r659, 3;
	add.s32 	%r9024, %r9023, %r8995;
	add.s32 	%r9025, %r9024, %r9022;
	add.s32 	%r9026, %r9025, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9026, 17;
	shr.b32 	%rhs, %r9026, 15;
	add.u32 	%r9027, %lhs, %rhs;
	}
	add.s32 	%r9028, %r9027, %r9019;
	xor.b32  	%r9029, %r9019, %r9011;
	and.b32  	%r9030, %r9028, %r9029;
	xor.b32  	%r9031, %r9030, %r9011;
	add.s32 	%r9032, %r9003, %r9031;
	add.s32 	%r9033, %r9032, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9033, 22;
	shr.b32 	%rhs, %r9033, 10;
	add.u32 	%r9034, %lhs, %rhs;
	}
	add.s32 	%r9035, %r9034, %r9028;
	xor.b32  	%r9036, %r9035, %r9028;
	and.b32  	%r9037, %r9036, %r9019;
	xor.b32  	%r9038, %r9037, %r9028;
	add.s32 	%r9039, %r18923, %r9011;
	add.s32 	%r9040, %r9039, %r9038;
	add.s32 	%r9041, %r9040, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9041, 5;
	shr.b32 	%rhs, %r9041, 27;
	add.u32 	%r9042, %lhs, %rhs;
	}
	add.s32 	%r9043, %r9042, %r9035;
	xor.b32  	%r9044, %r9043, %r9035;
	and.b32  	%r9045, %r9044, %r9028;
	xor.b32  	%r9046, %r9045, %r9035;
	add.s32 	%r9047, %r18918, %r9019;
	add.s32 	%r9048, %r9047, %r9046;
	add.s32 	%r9049, %r9048, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9049, 9;
	shr.b32 	%rhs, %r9049, 23;
	add.u32 	%r9050, %lhs, %rhs;
	}
	add.s32 	%r9051, %r9050, %r9043;
	xor.b32  	%r9052, %r9051, %r9043;
	and.b32  	%r9053, %r9052, %r9035;
	xor.b32  	%r9054, %r9053, %r9043;
	add.s32 	%r9055, %r18913, %r9028;
	add.s32 	%r9056, %r9055, %r9054;
	add.s32 	%r9057, %r9056, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9057, 14;
	shr.b32 	%rhs, %r9057, 18;
	add.u32 	%r9058, %lhs, %rhs;
	}
	add.s32 	%r9059, %r9058, %r9051;
	xor.b32  	%r9060, %r9059, %r9051;
	and.b32  	%r9061, %r9060, %r9043;
	xor.b32  	%r9062, %r9061, %r9051;
	add.s32 	%r9063, %r18924, %r9035;
	add.s32 	%r9064, %r9063, %r9062;
	add.s32 	%r9065, %r9064, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9065, 20;
	shr.b32 	%rhs, %r9065, 12;
	add.u32 	%r9066, %lhs, %rhs;
	}
	add.s32 	%r9067, %r9066, %r9059;
	xor.b32  	%r9068, %r9067, %r9059;
	and.b32  	%r9069, %r9068, %r9051;
	xor.b32  	%r9070, %r9069, %r9059;
	add.s32 	%r9071, %r18919, %r9043;
	add.s32 	%r9072, %r9071, %r9070;
	add.s32 	%r9073, %r9072, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9073, 5;
	shr.b32 	%rhs, %r9073, 27;
	add.u32 	%r9074, %lhs, %rhs;
	}
	add.s32 	%r9075, %r9074, %r9067;
	xor.b32  	%r9076, %r9075, %r9067;
	and.b32  	%r9077, %r9076, %r9059;
	xor.b32  	%r9078, %r9077, %r9067;
	add.s32 	%r9079, %r18914, %r9051;
	add.s32 	%r9080, %r9079, %r9078;
	add.s32 	%r9081, %r9080, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9081, 9;
	shr.b32 	%rhs, %r9081, 23;
	add.u32 	%r9082, %lhs, %rhs;
	}
	add.s32 	%r9083, %r9082, %r9075;
	xor.b32  	%r9084, %r9083, %r9075;
	and.b32  	%r9085, %r9084, %r9067;
	xor.b32  	%r9086, %r9085, %r9075;
	add.s32 	%r9087, %r9059, %r9086;
	add.s32 	%r9088, %r9087, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9088, 14;
	shr.b32 	%rhs, %r9088, 18;
	add.u32 	%r9089, %lhs, %rhs;
	}
	add.s32 	%r9090, %r9089, %r9083;
	xor.b32  	%r9091, %r9090, %r9083;
	and.b32  	%r9092, %r9091, %r9075;
	xor.b32  	%r9093, %r9092, %r9083;
	add.s32 	%r9094, %r18920, %r9067;
	add.s32 	%r9095, %r9094, %r9093;
	add.s32 	%r9096, %r9095, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9096, 20;
	shr.b32 	%rhs, %r9096, 12;
	add.u32 	%r9097, %lhs, %rhs;
	}
	add.s32 	%r9098, %r9097, %r9090;
	xor.b32  	%r9099, %r9098, %r9090;
	and.b32  	%r9100, %r9099, %r9083;
	xor.b32  	%r9101, %r9100, %r9090;
	add.s32 	%r9102, %r18915, %r9075;
	add.s32 	%r9103, %r9102, %r9101;
	add.s32 	%r9104, %r9103, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9104, 5;
	shr.b32 	%rhs, %r9104, 27;
	add.u32 	%r9105, %lhs, %rhs;
	}
	add.s32 	%r9106, %r9105, %r9098;
	xor.b32  	%r9107, %r9106, %r9098;
	and.b32  	%r9108, %r9107, %r9090;
	xor.b32  	%r9109, %r9108, %r9098;
	add.s32 	%r9110, %r9023, %r9083;
	add.s32 	%r9111, %r9110, %r9109;
	add.s32 	%r9112, %r9111, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9112, 9;
	shr.b32 	%rhs, %r9112, 23;
	add.u32 	%r9113, %lhs, %rhs;
	}
	add.s32 	%r9114, %r9113, %r9106;
	xor.b32  	%r9115, %r9114, %r9106;
	and.b32  	%r9116, %r9115, %r9098;
	xor.b32  	%r9117, %r9116, %r9106;
	add.s32 	%r9118, %r18921, %r9090;
	add.s32 	%r9119, %r9118, %r9117;
	add.s32 	%r9120, %r9119, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9120, 14;
	shr.b32 	%rhs, %r9120, 18;
	add.u32 	%r9121, %lhs, %rhs;
	}
	add.s32 	%r9122, %r9121, %r9114;
	xor.b32  	%r9123, %r9122, %r9114;
	and.b32  	%r9124, %r9123, %r9106;
	xor.b32  	%r9125, %r9124, %r9114;
	add.s32 	%r9126, %r18916, %r9098;
	add.s32 	%r9127, %r9126, %r9125;
	add.s32 	%r9128, %r9127, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9128, 20;
	shr.b32 	%rhs, %r9128, 12;
	add.u32 	%r9129, %lhs, %rhs;
	}
	add.s32 	%r9130, %r9129, %r9122;
	xor.b32  	%r9131, %r9130, %r9122;
	and.b32  	%r9132, %r9131, %r9114;
	xor.b32  	%r9133, %r9132, %r9122;
	add.s32 	%r9134, %r18911, %r9106;
	add.s32 	%r9135, %r9134, %r9133;
	add.s32 	%r9136, %r9135, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9136, 5;
	shr.b32 	%rhs, %r9136, 27;
	add.u32 	%r9137, %lhs, %rhs;
	}
	add.s32 	%r9138, %r9137, %r9130;
	xor.b32  	%r9139, %r9138, %r9130;
	and.b32  	%r9140, %r9139, %r9122;
	xor.b32  	%r9141, %r9140, %r9130;
	add.s32 	%r9142, %r18922, %r9114;
	add.s32 	%r9143, %r9142, %r9141;
	add.s32 	%r9144, %r9143, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9144, 9;
	shr.b32 	%rhs, %r9144, 23;
	add.u32 	%r9145, %lhs, %rhs;
	}
	add.s32 	%r9146, %r9145, %r9138;
	xor.b32  	%r9147, %r9146, %r9138;
	and.b32  	%r9148, %r9147, %r9130;
	xor.b32  	%r9149, %r9148, %r9138;
	add.s32 	%r9150, %r18917, %r9122;
	add.s32 	%r9151, %r9150, %r9149;
	add.s32 	%r9152, %r9151, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9152, 14;
	shr.b32 	%rhs, %r9152, 18;
	add.u32 	%r9153, %lhs, %rhs;
	}
	add.s32 	%r9154, %r9153, %r9146;
	xor.b32  	%r9155, %r9154, %r9146;
	and.b32  	%r9156, %r9155, %r9138;
	xor.b32  	%r9157, %r9156, %r9146;
	add.s32 	%r9158, %r18912, %r9130;
	add.s32 	%r9159, %r9158, %r9157;
	add.s32 	%r9160, %r9159, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9160, 20;
	shr.b32 	%rhs, %r9160, 12;
	add.u32 	%r9161, %lhs, %rhs;
	}
	add.s32 	%r9162, %r9161, %r9154;
	xor.b32  	%r9163, %r9162, %r9154;
	xor.b32  	%r9164, %r9163, %r9146;
	add.s32 	%r9165, %r18919, %r9138;
	add.s32 	%r9166, %r9165, %r9164;
	add.s32 	%r9167, %r9166, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9167, 4;
	shr.b32 	%rhs, %r9167, 28;
	add.u32 	%r9168, %lhs, %rhs;
	}
	add.s32 	%r9169, %r9168, %r9162;
	xor.b32  	%r9170, %r9169, %r9163;
	add.s32 	%r9171, %r18916, %r9146;
	add.s32 	%r9172, %r9171, %r9170;
	add.s32 	%r9173, %r9172, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9173, 11;
	shr.b32 	%rhs, %r9173, 21;
	add.u32 	%r9174, %lhs, %rhs;
	}
	add.s32 	%r9175, %r9174, %r9169;
	xor.b32  	%r9176, %r9175, %r9169;
	xor.b32  	%r9177, %r9176, %r9162;
	add.s32 	%r9178, %r18913, %r9154;
	add.s32 	%r9179, %r9178, %r9177;
	add.s32 	%r9180, %r9179, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9180, 16;
	shr.b32 	%rhs, %r9180, 16;
	add.u32 	%r9181, %lhs, %rhs;
	}
	add.s32 	%r9182, %r9181, %r9175;
	xor.b32  	%r9183, %r9182, %r9176;
	add.s32 	%r9184, %r9023, %r9162;
	add.s32 	%r9185, %r9184, %r9183;
	add.s32 	%r9186, %r9185, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9186, 23;
	shr.b32 	%rhs, %r9186, 9;
	add.u32 	%r9187, %lhs, %rhs;
	}
	add.s32 	%r9188, %r9187, %r9182;
	xor.b32  	%r9189, %r9188, %r9182;
	xor.b32  	%r9190, %r9189, %r9175;
	add.s32 	%r9191, %r18923, %r9169;
	add.s32 	%r9192, %r9191, %r9190;
	add.s32 	%r9193, %r9192, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9193, 4;
	shr.b32 	%rhs, %r9193, 28;
	add.u32 	%r9194, %lhs, %rhs;
	}
	add.s32 	%r9195, %r9194, %r9188;
	xor.b32  	%r9196, %r9195, %r9189;
	add.s32 	%r9197, %r18920, %r9175;
	add.s32 	%r9198, %r9197, %r9196;
	add.s32 	%r9199, %r9198, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9199, 11;
	shr.b32 	%rhs, %r9199, 21;
	add.u32 	%r9200, %lhs, %rhs;
	}
	add.s32 	%r9201, %r9200, %r9195;
	xor.b32  	%r9202, %r9201, %r9195;
	xor.b32  	%r9203, %r9202, %r9188;
	add.s32 	%r9204, %r18917, %r9182;
	add.s32 	%r9205, %r9204, %r9203;
	add.s32 	%r9206, %r9205, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9206, 16;
	shr.b32 	%rhs, %r9206, 16;
	add.u32 	%r9207, %lhs, %rhs;
	}
	add.s32 	%r9208, %r9207, %r9201;
	xor.b32  	%r9209, %r9208, %r9202;
	add.s32 	%r9210, %r18914, %r9188;
	add.s32 	%r9211, %r9210, %r9209;
	add.s32 	%r9212, %r9211, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9212, 23;
	shr.b32 	%rhs, %r9212, 9;
	add.u32 	%r9213, %lhs, %rhs;
	}
	add.s32 	%r9214, %r9213, %r9208;
	xor.b32  	%r9215, %r9214, %r9208;
	xor.b32  	%r9216, %r9215, %r9201;
	add.s32 	%r9217, %r18911, %r9195;
	add.s32 	%r9218, %r9217, %r9216;
	add.s32 	%r9219, %r9218, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9219, 4;
	shr.b32 	%rhs, %r9219, 28;
	add.u32 	%r9220, %lhs, %rhs;
	}
	add.s32 	%r9221, %r9220, %r9214;
	xor.b32  	%r9222, %r9221, %r9215;
	add.s32 	%r9223, %r18924, %r9201;
	add.s32 	%r9224, %r9223, %r9222;
	add.s32 	%r9225, %r9224, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9225, 11;
	shr.b32 	%rhs, %r9225, 21;
	add.u32 	%r9226, %lhs, %rhs;
	}
	add.s32 	%r9227, %r9226, %r9221;
	xor.b32  	%r9228, %r9227, %r9221;
	xor.b32  	%r9229, %r9228, %r9214;
	add.s32 	%r9230, %r18921, %r9208;
	add.s32 	%r9231, %r9230, %r9229;
	add.s32 	%r9232, %r9231, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9232, 16;
	shr.b32 	%rhs, %r9232, 16;
	add.u32 	%r9233, %lhs, %rhs;
	}
	add.s32 	%r9234, %r9233, %r9227;
	xor.b32  	%r9235, %r9234, %r9228;
	add.s32 	%r9236, %r18918, %r9214;
	add.s32 	%r9237, %r9236, %r9235;
	add.s32 	%r9238, %r9237, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9238, 23;
	shr.b32 	%rhs, %r9238, 9;
	add.u32 	%r9239, %lhs, %rhs;
	}
	add.s32 	%r9240, %r9239, %r9234;
	xor.b32  	%r9241, %r9240, %r9234;
	xor.b32  	%r9242, %r9241, %r9227;
	add.s32 	%r9243, %r18915, %r9221;
	add.s32 	%r9244, %r9243, %r9242;
	add.s32 	%r9245, %r9244, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9245, 4;
	shr.b32 	%rhs, %r9245, 28;
	add.u32 	%r9246, %lhs, %rhs;
	}
	add.s32 	%r9247, %r9246, %r9240;
	xor.b32  	%r9248, %r9247, %r9241;
	add.s32 	%r9249, %r18912, %r9227;
	add.s32 	%r9250, %r9249, %r9248;
	add.s32 	%r9251, %r9250, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9251, 11;
	shr.b32 	%rhs, %r9251, 21;
	add.u32 	%r9252, %lhs, %rhs;
	}
	add.s32 	%r9253, %r9252, %r9247;
	xor.b32  	%r9254, %r9253, %r9247;
	xor.b32  	%r9255, %r9254, %r9240;
	add.s32 	%r9256, %r9234, %r9255;
	add.s32 	%r9257, %r9256, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9257, 16;
	shr.b32 	%rhs, %r9257, 16;
	add.u32 	%r9258, %lhs, %rhs;
	}
	add.s32 	%r9259, %r9258, %r9253;
	xor.b32  	%r9260, %r9259, %r9254;
	add.s32 	%r9261, %r18922, %r9240;
	add.s32 	%r9262, %r9261, %r9260;
	add.s32 	%r9263, %r9262, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9263, 23;
	shr.b32 	%rhs, %r9263, 9;
	add.u32 	%r9264, %lhs, %rhs;
	}
	add.s32 	%r9265, %r9264, %r9259;
	not.b32 	%r9266, %r9253;
	or.b32  	%r9267, %r9265, %r9266;
	xor.b32  	%r9268, %r9267, %r9259;
	add.s32 	%r9269, %r18924, %r9247;
	add.s32 	%r9270, %r9269, %r9268;
	add.s32 	%r9271, %r9270, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9271, 6;
	shr.b32 	%rhs, %r9271, 26;
	add.u32 	%r9272, %lhs, %rhs;
	}
	add.s32 	%r9273, %r9272, %r9265;
	not.b32 	%r9274, %r9259;
	or.b32  	%r9275, %r9273, %r9274;
	xor.b32  	%r9276, %r9275, %r9265;
	add.s32 	%r9277, %r18917, %r9253;
	add.s32 	%r9278, %r9277, %r9276;
	add.s32 	%r9279, %r9278, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9279, 10;
	shr.b32 	%rhs, %r9279, 22;
	add.u32 	%r9280, %lhs, %rhs;
	}
	add.s32 	%r9281, %r9280, %r9273;
	not.b32 	%r9282, %r9265;
	or.b32  	%r9283, %r9281, %r9282;
	xor.b32  	%r9284, %r9283, %r9273;
	add.s32 	%r9285, %r9023, %r9259;
	add.s32 	%r9286, %r9285, %r9284;
	add.s32 	%r9287, %r9286, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9287, 15;
	shr.b32 	%rhs, %r9287, 17;
	add.u32 	%r9288, %lhs, %rhs;
	}
	add.s32 	%r9289, %r9288, %r9281;
	not.b32 	%r9290, %r9273;
	or.b32  	%r9291, %r9289, %r9290;
	xor.b32  	%r9292, %r9291, %r9281;
	add.s32 	%r9293, %r18919, %r9265;
	add.s32 	%r9294, %r9293, %r9292;
	add.s32 	%r9295, %r9294, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9295, 21;
	shr.b32 	%rhs, %r9295, 11;
	add.u32 	%r9296, %lhs, %rhs;
	}
	add.s32 	%r9297, %r9296, %r9289;
	not.b32 	%r9298, %r9281;
	or.b32  	%r9299, %r9297, %r9298;
	xor.b32  	%r9300, %r9299, %r9289;
	add.s32 	%r9301, %r18912, %r9273;
	add.s32 	%r9302, %r9301, %r9300;
	add.s32 	%r9303, %r9302, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9303, 6;
	shr.b32 	%rhs, %r9303, 26;
	add.u32 	%r9304, %lhs, %rhs;
	}
	add.s32 	%r9305, %r9304, %r9297;
	not.b32 	%r9306, %r9289;
	or.b32  	%r9307, %r9305, %r9306;
	xor.b32  	%r9308, %r9307, %r9297;
	add.s32 	%r9309, %r18921, %r9281;
	add.s32 	%r9310, %r9309, %r9308;
	add.s32 	%r9311, %r9310, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9311, 10;
	shr.b32 	%rhs, %r9311, 22;
	add.u32 	%r9312, %lhs, %rhs;
	}
	add.s32 	%r9313, %r9312, %r9305;
	not.b32 	%r9314, %r9297;
	or.b32  	%r9315, %r9313, %r9314;
	xor.b32  	%r9316, %r9315, %r9305;
	add.s32 	%r9317, %r18914, %r9289;
	add.s32 	%r9318, %r9317, %r9316;
	add.s32 	%r9319, %r9318, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9319, 15;
	shr.b32 	%rhs, %r9319, 17;
	add.u32 	%r9320, %lhs, %rhs;
	}
	add.s32 	%r9321, %r9320, %r9313;
	not.b32 	%r9322, %r9305;
	or.b32  	%r9323, %r9321, %r9322;
	xor.b32  	%r9324, %r9323, %r9313;
	add.s32 	%r9325, %r18923, %r9297;
	add.s32 	%r9326, %r9325, %r9324;
	add.s32 	%r9327, %r9326, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9327, 21;
	shr.b32 	%rhs, %r9327, 11;
	add.u32 	%r9328, %lhs, %rhs;
	}
	add.s32 	%r9329, %r9328, %r9321;
	not.b32 	%r9330, %r9313;
	or.b32  	%r9331, %r9329, %r9330;
	xor.b32  	%r9332, %r9331, %r9321;
	add.s32 	%r9333, %r18916, %r9305;
	add.s32 	%r9334, %r9333, %r9332;
	add.s32 	%r9335, %r9334, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9335, 6;
	shr.b32 	%rhs, %r9335, 26;
	add.u32 	%r9336, %lhs, %rhs;
	}
	add.s32 	%r9337, %r9336, %r9329;
	not.b32 	%r9338, %r9321;
	or.b32  	%r9339, %r9337, %r9338;
	xor.b32  	%r9340, %r9339, %r9329;
	add.s32 	%r9341, %r9313, %r9340;
	add.s32 	%r9342, %r9341, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9342, 10;
	shr.b32 	%rhs, %r9342, 22;
	add.u32 	%r9343, %lhs, %rhs;
	}
	add.s32 	%r9344, %r9343, %r9337;
	not.b32 	%r9345, %r9329;
	or.b32  	%r9346, %r9344, %r9345;
	xor.b32  	%r9347, %r9346, %r9337;
	add.s32 	%r9348, %r18918, %r9321;
	add.s32 	%r9349, %r9348, %r9347;
	add.s32 	%r9350, %r9349, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9350, 15;
	shr.b32 	%rhs, %r9350, 17;
	add.u32 	%r9351, %lhs, %rhs;
	}
	add.s32 	%r9352, %r9351, %r9344;
	not.b32 	%r9353, %r9337;
	or.b32  	%r9354, %r9352, %r9353;
	xor.b32  	%r9355, %r9354, %r9344;
	add.s32 	%r9356, %r18911, %r9329;
	add.s32 	%r9357, %r9356, %r9355;
	add.s32 	%r9358, %r9357, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9358, 21;
	shr.b32 	%rhs, %r9358, 11;
	add.u32 	%r9359, %lhs, %rhs;
	}
	add.s32 	%r9360, %r9359, %r9352;
	not.b32 	%r9361, %r9344;
	or.b32  	%r9362, %r9360, %r9361;
	xor.b32  	%r9363, %r9362, %r9352;
	add.s32 	%r9364, %r18920, %r9337;
	add.s32 	%r9365, %r9364, %r9363;
	add.s32 	%r9366, %r9365, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9366, 6;
	shr.b32 	%rhs, %r9366, 26;
	add.u32 	%r9367, %lhs, %rhs;
	}
	add.s32 	%r9368, %r9367, %r9360;
	not.b32 	%r9369, %r9352;
	or.b32  	%r9370, %r9368, %r9369;
	xor.b32  	%r9371, %r9370, %r9360;
	add.s32 	%r9372, %r18913, %r9344;
	add.s32 	%r9373, %r9372, %r9371;
	add.s32 	%r9374, %r9373, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9374, 10;
	shr.b32 	%rhs, %r9374, 22;
	add.u32 	%r9375, %lhs, %rhs;
	}
	add.s32 	%r9376, %r9375, %r9368;
	not.b32 	%r9377, %r9360;
	or.b32  	%r9378, %r9376, %r9377;
	xor.b32  	%r9379, %r9378, %r9368;
	add.s32 	%r9380, %r18922, %r9352;
	add.s32 	%r9381, %r9380, %r9379;
	add.s32 	%r9382, %r9381, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9382, 15;
	shr.b32 	%rhs, %r9382, 17;
	add.u32 	%r9383, %lhs, %rhs;
	}
	add.s32 	%r9384, %r9383, %r9376;
	not.b32 	%r9385, %r9368;
	or.b32  	%r9386, %r9384, %r9385;
	xor.b32  	%r9387, %r9386, %r9376;
	add.s32 	%r9388, %r18915, %r9360;
	add.s32 	%r9389, %r9388, %r9387;
	add.s32 	%r9390, %r9389, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9390, 21;
	shr.b32 	%rhs, %r9390, 11;
	add.u32 	%r9391, %lhs, %rhs;
	}
	add.s32 	%r1196, %r9368, %r18840;
	add.s32 	%r9392, %r9384, %r18839;
	add.s32 	%r1197, %r9392, %r9391;
	add.s32 	%r1198, %r9384, %r18838;
	add.s32 	%r1199, %r9376, %r18837;
	add.u64 	%rd80, %SP, 512;
	cvta.to.local.u64 	%rd13, %rd80;
	mov.u64 	%rd116, 0;
	@%p341 bra 	BB4_234;

BB4_233:
	shl.b64 	%rd81, %rd116, 2;
	add.s64 	%rd82, %rd13, %rd81;
	mov.u32 	%r9393, 0;
	st.local.u32 	[%rd82], %r9393;
	add.s64 	%rd116, %rd116, 1;
	setp.lt.u64	%p158, %rd116, 16;
	@%p158 bra 	BB4_233;

BB4_234:
	st.local.v4.u32 	[%rd13], {%r1196, %r1197, %r1198, %r1199};
	add.u64 	%rd84, %SP, 576;
	cvta.to.local.u64 	%rd17, %rd84;
	mov.u64 	%rd85, 4023233417;
	st.local.u32 	[%rd17+4], %rd85;
	mov.u64 	%rd86, 1732584193;
	st.local.u32 	[%rd17], %rd86;
	mov.u64 	%rd87, 271733878;
	st.local.u32 	[%rd17+12], %rd87;
	mov.u64 	%rd88, 2562383102;
	st.local.u32 	[%rd17+8], %rd88;
	mov.u64 	%rd117, 0;
	st.local.u32 	[%rd17+20], %rd117;
	st.local.u32 	[%rd17+16], %rd117;
	st.local.u32 	[%rd17+28], %rd117;
	st.local.u32 	[%rd17+24], %rd117;
	st.local.u32 	[%rd17+36], %rd117;
	st.local.u32 	[%rd17+32], %rd117;
	st.local.u32 	[%rd17+44], %rd117;
	st.local.u32 	[%rd17+40], %rd117;
	st.local.u32 	[%rd17+52], %rd117;
	st.local.u32 	[%rd17+48], %rd117;
	st.local.u32 	[%rd17+60], %rd117;
	st.local.u32 	[%rd17+56], %rd117;
	st.local.u32 	[%rd17+68], %rd117;
	st.local.u32 	[%rd17+64], %rd117;
	st.local.u32 	[%rd17+76], %rd117;
	st.local.u32 	[%rd17+72], %rd117;
	mov.u32 	%r18933, 0;
	st.local.u32 	[%rd17+80], %r18933;
	mov.u32 	%r18932, 1732584193;
	mov.u32 	%r18931, -271733879;
	mov.u32 	%r18930, -1732584194;
	mov.u32 	%r18929, 271733878;
	mov.u32 	%r18934, %r18933;
	bra.uni 	BB4_235;

BB4_386:
	add.s32 	%r18933, %r18933, 64;
	st.local.u32 	[%rd17+80], %r18933;
	mov.u32 	%r13762, 0;
	mov.u32 	%r13823, 12816;
	// inline asm
	prmt.b32 %r13760, %r9415, %r13762, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13764, %r9414, %r9415, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13768, %r9413, %r9414, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13772, %r9412, %r9413, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13776, %r9411, %r9412, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13780, %r9410, %r9411, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13784, %r9409, %r9410, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13788, %r9408, %r9409, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13792, %r9407, %r9408, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13796, %r9406, %r9407, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13800, %r9405, %r9406, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13804, %r9404, %r9405, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13808, %r9403, %r9404, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13812, %r9402, %r9403, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13816, %r9401, %r9402, %r13823;
	// inline asm
	// inline asm
	prmt.b32 %r13820, %r9400, %r9401, %r13823;
	// inline asm
	xor.b32  	%r13828, %r18929, %r18930;
	and.b32  	%r13829, %r13828, %r18931;
	xor.b32  	%r13830, %r13829, %r18929;
	add.s32 	%r13831, %r13820, %r18932;
	add.s32 	%r13832, %r13831, %r13830;
	add.s32 	%r13833, %r13832, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13833, 7;
	shr.b32 	%rhs, %r13833, 25;
	add.u32 	%r13834, %lhs, %rhs;
	}
	add.s32 	%r13835, %r13834, %r18931;
	xor.b32  	%r13836, %r18930, %r18931;
	and.b32  	%r13837, %r13835, %r13836;
	xor.b32  	%r13838, %r13837, %r18930;
	add.s32 	%r13839, %r13816, %r18929;
	add.s32 	%r13840, %r13839, %r13838;
	add.s32 	%r13841, %r13840, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13841, 12;
	shr.b32 	%rhs, %r13841, 20;
	add.u32 	%r13842, %lhs, %rhs;
	}
	add.s32 	%r13843, %r13842, %r13835;
	xor.b32  	%r13844, %r13835, %r18931;
	and.b32  	%r13845, %r13843, %r13844;
	xor.b32  	%r13846, %r13845, %r18931;
	add.s32 	%r13847, %r13812, %r18930;
	add.s32 	%r13848, %r13847, %r13846;
	add.s32 	%r13849, %r13848, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13849, 17;
	shr.b32 	%rhs, %r13849, 15;
	add.u32 	%r13850, %lhs, %rhs;
	}
	add.s32 	%r13851, %r13850, %r13843;
	xor.b32  	%r13852, %r13843, %r13835;
	and.b32  	%r13853, %r13851, %r13852;
	xor.b32  	%r13854, %r13853, %r13835;
	add.s32 	%r13855, %r13808, %r18931;
	add.s32 	%r13856, %r13855, %r13854;
	add.s32 	%r13857, %r13856, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13857, 22;
	shr.b32 	%rhs, %r13857, 10;
	add.u32 	%r13858, %lhs, %rhs;
	}
	add.s32 	%r13859, %r13858, %r13851;
	xor.b32  	%r13860, %r13851, %r13843;
	and.b32  	%r13861, %r13859, %r13860;
	xor.b32  	%r13862, %r13861, %r13843;
	add.s32 	%r13863, %r13804, %r13835;
	add.s32 	%r13864, %r13863, %r13862;
	add.s32 	%r13865, %r13864, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13865, 7;
	shr.b32 	%rhs, %r13865, 25;
	add.u32 	%r13866, %lhs, %rhs;
	}
	add.s32 	%r13867, %r13866, %r13859;
	xor.b32  	%r13868, %r13859, %r13851;
	and.b32  	%r13869, %r13867, %r13868;
	xor.b32  	%r13870, %r13869, %r13851;
	add.s32 	%r13871, %r13800, %r13843;
	add.s32 	%r13872, %r13871, %r13870;
	add.s32 	%r13873, %r13872, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13873, 12;
	shr.b32 	%rhs, %r13873, 20;
	add.u32 	%r13874, %lhs, %rhs;
	}
	add.s32 	%r13875, %r13874, %r13867;
	xor.b32  	%r13876, %r13867, %r13859;
	and.b32  	%r13877, %r13875, %r13876;
	xor.b32  	%r13878, %r13877, %r13859;
	add.s32 	%r13879, %r13796, %r13851;
	add.s32 	%r13880, %r13879, %r13878;
	add.s32 	%r13881, %r13880, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13881, 17;
	shr.b32 	%rhs, %r13881, 15;
	add.u32 	%r13882, %lhs, %rhs;
	}
	add.s32 	%r13883, %r13882, %r13875;
	xor.b32  	%r13884, %r13875, %r13867;
	and.b32  	%r13885, %r13883, %r13884;
	xor.b32  	%r13886, %r13885, %r13867;
	add.s32 	%r13887, %r13792, %r13859;
	add.s32 	%r13888, %r13887, %r13886;
	add.s32 	%r13889, %r13888, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13889, 22;
	shr.b32 	%rhs, %r13889, 10;
	add.u32 	%r13890, %lhs, %rhs;
	}
	add.s32 	%r13891, %r13890, %r13883;
	xor.b32  	%r13892, %r13883, %r13875;
	and.b32  	%r13893, %r13891, %r13892;
	xor.b32  	%r13894, %r13893, %r13875;
	add.s32 	%r13895, %r13788, %r13867;
	add.s32 	%r13896, %r13895, %r13894;
	add.s32 	%r13897, %r13896, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13897, 7;
	shr.b32 	%rhs, %r13897, 25;
	add.u32 	%r13898, %lhs, %rhs;
	}
	add.s32 	%r13899, %r13898, %r13891;
	xor.b32  	%r13900, %r13891, %r13883;
	and.b32  	%r13901, %r13899, %r13900;
	xor.b32  	%r13902, %r13901, %r13883;
	add.s32 	%r13903, %r13784, %r13875;
	add.s32 	%r13904, %r13903, %r13902;
	add.s32 	%r13905, %r13904, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13905, 12;
	shr.b32 	%rhs, %r13905, 20;
	add.u32 	%r13906, %lhs, %rhs;
	}
	add.s32 	%r13907, %r13906, %r13899;
	xor.b32  	%r13908, %r13899, %r13891;
	and.b32  	%r13909, %r13907, %r13908;
	xor.b32  	%r13910, %r13909, %r13891;
	add.s32 	%r13911, %r13780, %r13883;
	add.s32 	%r13912, %r13911, %r13910;
	add.s32 	%r13913, %r13912, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13913, 17;
	shr.b32 	%rhs, %r13913, 15;
	add.u32 	%r13914, %lhs, %rhs;
	}
	add.s32 	%r13915, %r13914, %r13907;
	xor.b32  	%r13916, %r13907, %r13899;
	and.b32  	%r13917, %r13915, %r13916;
	xor.b32  	%r13918, %r13917, %r13899;
	add.s32 	%r13919, %r13776, %r13891;
	add.s32 	%r13920, %r13919, %r13918;
	add.s32 	%r13921, %r13920, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13921, 22;
	shr.b32 	%rhs, %r13921, 10;
	add.u32 	%r13922, %lhs, %rhs;
	}
	add.s32 	%r13923, %r13922, %r13915;
	xor.b32  	%r13924, %r13915, %r13907;
	and.b32  	%r13925, %r13923, %r13924;
	xor.b32  	%r13926, %r13925, %r13907;
	add.s32 	%r13927, %r13772, %r13899;
	add.s32 	%r13928, %r13927, %r13926;
	add.s32 	%r13929, %r13928, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13929, 7;
	shr.b32 	%rhs, %r13929, 25;
	add.u32 	%r13930, %lhs, %rhs;
	}
	add.s32 	%r13931, %r13930, %r13923;
	xor.b32  	%r13932, %r13923, %r13915;
	and.b32  	%r13933, %r13931, %r13932;
	xor.b32  	%r13934, %r13933, %r13915;
	add.s32 	%r13935, %r13768, %r13907;
	add.s32 	%r13936, %r13935, %r13934;
	add.s32 	%r13937, %r13936, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13937, 12;
	shr.b32 	%rhs, %r13937, 20;
	add.u32 	%r13938, %lhs, %rhs;
	}
	add.s32 	%r13939, %r13938, %r13931;
	xor.b32  	%r13940, %r13931, %r13923;
	and.b32  	%r13941, %r13939, %r13940;
	xor.b32  	%r13942, %r13941, %r13923;
	add.s32 	%r13943, %r13764, %r13915;
	add.s32 	%r13944, %r13943, %r13942;
	add.s32 	%r13945, %r13944, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13945, 17;
	shr.b32 	%rhs, %r13945, 15;
	add.u32 	%r13946, %lhs, %rhs;
	}
	add.s32 	%r13947, %r13946, %r13939;
	xor.b32  	%r13948, %r13939, %r13931;
	and.b32  	%r13949, %r13947, %r13948;
	xor.b32  	%r13950, %r13949, %r13931;
	add.s32 	%r13951, %r13760, %r13923;
	add.s32 	%r13952, %r13951, %r13950;
	add.s32 	%r13953, %r13952, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13953, 22;
	shr.b32 	%rhs, %r13953, 10;
	add.u32 	%r13954, %lhs, %rhs;
	}
	add.s32 	%r13955, %r13954, %r13947;
	xor.b32  	%r13956, %r13955, %r13947;
	and.b32  	%r13957, %r13956, %r13939;
	xor.b32  	%r13958, %r13957, %r13947;
	add.s32 	%r13959, %r13816, %r13931;
	add.s32 	%r13960, %r13959, %r13958;
	add.s32 	%r13961, %r13960, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13961, 5;
	shr.b32 	%rhs, %r13961, 27;
	add.u32 	%r13962, %lhs, %rhs;
	}
	add.s32 	%r13963, %r13962, %r13955;
	xor.b32  	%r13964, %r13963, %r13955;
	and.b32  	%r13965, %r13964, %r13947;
	xor.b32  	%r13966, %r13965, %r13955;
	add.s32 	%r13967, %r13796, %r13939;
	add.s32 	%r13968, %r13967, %r13966;
	add.s32 	%r13969, %r13968, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13969, 9;
	shr.b32 	%rhs, %r13969, 23;
	add.u32 	%r13970, %lhs, %rhs;
	}
	add.s32 	%r13971, %r13970, %r13963;
	xor.b32  	%r13972, %r13971, %r13963;
	and.b32  	%r13973, %r13972, %r13955;
	xor.b32  	%r13974, %r13973, %r13963;
	add.s32 	%r13975, %r13776, %r13947;
	add.s32 	%r13976, %r13975, %r13974;
	add.s32 	%r13977, %r13976, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13977, 14;
	shr.b32 	%rhs, %r13977, 18;
	add.u32 	%r13978, %lhs, %rhs;
	}
	add.s32 	%r13979, %r13978, %r13971;
	xor.b32  	%r13980, %r13979, %r13971;
	and.b32  	%r13981, %r13980, %r13963;
	xor.b32  	%r13982, %r13981, %r13971;
	add.s32 	%r13983, %r13820, %r13955;
	add.s32 	%r13984, %r13983, %r13982;
	add.s32 	%r13985, %r13984, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13985, 20;
	shr.b32 	%rhs, %r13985, 12;
	add.u32 	%r13986, %lhs, %rhs;
	}
	add.s32 	%r13987, %r13986, %r13979;
	xor.b32  	%r13988, %r13987, %r13979;
	and.b32  	%r13989, %r13988, %r13971;
	xor.b32  	%r13990, %r13989, %r13979;
	add.s32 	%r13991, %r13800, %r13963;
	add.s32 	%r13992, %r13991, %r13990;
	add.s32 	%r13993, %r13992, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13993, 5;
	shr.b32 	%rhs, %r13993, 27;
	add.u32 	%r13994, %lhs, %rhs;
	}
	add.s32 	%r13995, %r13994, %r13987;
	xor.b32  	%r13996, %r13995, %r13987;
	and.b32  	%r13997, %r13996, %r13979;
	xor.b32  	%r13998, %r13997, %r13987;
	add.s32 	%r13999, %r13780, %r13971;
	add.s32 	%r14000, %r13999, %r13998;
	add.s32 	%r14001, %r14000, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14001, 9;
	shr.b32 	%rhs, %r14001, 23;
	add.u32 	%r14002, %lhs, %rhs;
	}
	add.s32 	%r14003, %r14002, %r13995;
	xor.b32  	%r14004, %r14003, %r13995;
	and.b32  	%r14005, %r14004, %r13987;
	xor.b32  	%r14006, %r14005, %r13995;
	add.s32 	%r14007, %r13760, %r13979;
	add.s32 	%r14008, %r14007, %r14006;
	add.s32 	%r14009, %r14008, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14009, 14;
	shr.b32 	%rhs, %r14009, 18;
	add.u32 	%r14010, %lhs, %rhs;
	}
	add.s32 	%r14011, %r14010, %r14003;
	xor.b32  	%r14012, %r14011, %r14003;
	and.b32  	%r14013, %r14012, %r13995;
	xor.b32  	%r14014, %r14013, %r14003;
	add.s32 	%r14015, %r13804, %r13987;
	add.s32 	%r14016, %r14015, %r14014;
	add.s32 	%r14017, %r14016, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14017, 20;
	shr.b32 	%rhs, %r14017, 12;
	add.u32 	%r14018, %lhs, %rhs;
	}
	add.s32 	%r14019, %r14018, %r14011;
	xor.b32  	%r14020, %r14019, %r14011;
	and.b32  	%r14021, %r14020, %r14003;
	xor.b32  	%r14022, %r14021, %r14011;
	add.s32 	%r14023, %r13784, %r13995;
	add.s32 	%r14024, %r14023, %r14022;
	add.s32 	%r14025, %r14024, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14025, 5;
	shr.b32 	%rhs, %r14025, 27;
	add.u32 	%r14026, %lhs, %rhs;
	}
	add.s32 	%r14027, %r14026, %r14019;
	xor.b32  	%r14028, %r14027, %r14019;
	and.b32  	%r14029, %r14028, %r14011;
	xor.b32  	%r14030, %r14029, %r14019;
	add.s32 	%r14031, %r13764, %r14003;
	add.s32 	%r14032, %r14031, %r14030;
	add.s32 	%r14033, %r14032, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14033, 9;
	shr.b32 	%rhs, %r14033, 23;
	add.u32 	%r14034, %lhs, %rhs;
	}
	add.s32 	%r14035, %r14034, %r14027;
	xor.b32  	%r14036, %r14035, %r14027;
	and.b32  	%r14037, %r14036, %r14019;
	xor.b32  	%r14038, %r14037, %r14027;
	add.s32 	%r14039, %r13808, %r14011;
	add.s32 	%r14040, %r14039, %r14038;
	add.s32 	%r14041, %r14040, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14041, 14;
	shr.b32 	%rhs, %r14041, 18;
	add.u32 	%r14042, %lhs, %rhs;
	}
	add.s32 	%r14043, %r14042, %r14035;
	xor.b32  	%r14044, %r14043, %r14035;
	and.b32  	%r14045, %r14044, %r14027;
	xor.b32  	%r14046, %r14045, %r14035;
	add.s32 	%r14047, %r13788, %r14019;
	add.s32 	%r14048, %r14047, %r14046;
	add.s32 	%r14049, %r14048, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14049, 20;
	shr.b32 	%rhs, %r14049, 12;
	add.u32 	%r14050, %lhs, %rhs;
	}
	add.s32 	%r14051, %r14050, %r14043;
	xor.b32  	%r14052, %r14051, %r14043;
	and.b32  	%r14053, %r14052, %r14035;
	xor.b32  	%r14054, %r14053, %r14043;
	add.s32 	%r14055, %r13768, %r14027;
	add.s32 	%r14056, %r14055, %r14054;
	add.s32 	%r14057, %r14056, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14057, 5;
	shr.b32 	%rhs, %r14057, 27;
	add.u32 	%r14058, %lhs, %rhs;
	}
	add.s32 	%r14059, %r14058, %r14051;
	xor.b32  	%r14060, %r14059, %r14051;
	and.b32  	%r14061, %r14060, %r14043;
	xor.b32  	%r14062, %r14061, %r14051;
	add.s32 	%r14063, %r13812, %r14035;
	add.s32 	%r14064, %r14063, %r14062;
	add.s32 	%r14065, %r14064, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14065, 9;
	shr.b32 	%rhs, %r14065, 23;
	add.u32 	%r14066, %lhs, %rhs;
	}
	add.s32 	%r14067, %r14066, %r14059;
	xor.b32  	%r14068, %r14067, %r14059;
	and.b32  	%r14069, %r14068, %r14051;
	xor.b32  	%r14070, %r14069, %r14059;
	add.s32 	%r14071, %r13792, %r14043;
	add.s32 	%r14072, %r14071, %r14070;
	add.s32 	%r14073, %r14072, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14073, 14;
	shr.b32 	%rhs, %r14073, 18;
	add.u32 	%r14074, %lhs, %rhs;
	}
	add.s32 	%r14075, %r14074, %r14067;
	xor.b32  	%r14076, %r14075, %r14067;
	and.b32  	%r14077, %r14076, %r14059;
	xor.b32  	%r14078, %r14077, %r14067;
	add.s32 	%r14079, %r13772, %r14051;
	add.s32 	%r14080, %r14079, %r14078;
	add.s32 	%r14081, %r14080, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14081, 20;
	shr.b32 	%rhs, %r14081, 12;
	add.u32 	%r14082, %lhs, %rhs;
	}
	add.s32 	%r14083, %r14082, %r14075;
	xor.b32  	%r14084, %r14083, %r14075;
	xor.b32  	%r14085, %r14084, %r14067;
	add.s32 	%r14086, %r13800, %r14059;
	add.s32 	%r14087, %r14086, %r14085;
	add.s32 	%r14088, %r14087, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14088, 4;
	shr.b32 	%rhs, %r14088, 28;
	add.u32 	%r14089, %lhs, %rhs;
	}
	add.s32 	%r14090, %r14089, %r14083;
	xor.b32  	%r14091, %r14090, %r14084;
	add.s32 	%r14092, %r13788, %r14067;
	add.s32 	%r14093, %r14092, %r14091;
	add.s32 	%r14094, %r14093, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14094, 11;
	shr.b32 	%rhs, %r14094, 21;
	add.u32 	%r14095, %lhs, %rhs;
	}
	add.s32 	%r14096, %r14095, %r14090;
	xor.b32  	%r14097, %r14096, %r14090;
	xor.b32  	%r14098, %r14097, %r14083;
	add.s32 	%r14099, %r13776, %r14075;
	add.s32 	%r14100, %r14099, %r14098;
	add.s32 	%r14101, %r14100, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14101, 16;
	shr.b32 	%rhs, %r14101, 16;
	add.u32 	%r14102, %lhs, %rhs;
	}
	add.s32 	%r14103, %r14102, %r14096;
	xor.b32  	%r14104, %r14103, %r14097;
	add.s32 	%r14105, %r13764, %r14083;
	add.s32 	%r14106, %r14105, %r14104;
	add.s32 	%r14107, %r14106, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14107, 23;
	shr.b32 	%rhs, %r14107, 9;
	add.u32 	%r14108, %lhs, %rhs;
	}
	add.s32 	%r14109, %r14108, %r14103;
	xor.b32  	%r14110, %r14109, %r14103;
	xor.b32  	%r14111, %r14110, %r14096;
	add.s32 	%r14112, %r13816, %r14090;
	add.s32 	%r14113, %r14112, %r14111;
	add.s32 	%r14114, %r14113, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14114, 4;
	shr.b32 	%rhs, %r14114, 28;
	add.u32 	%r14115, %lhs, %rhs;
	}
	add.s32 	%r14116, %r14115, %r14109;
	xor.b32  	%r14117, %r14116, %r14110;
	add.s32 	%r14118, %r13804, %r14096;
	add.s32 	%r14119, %r14118, %r14117;
	add.s32 	%r14120, %r14119, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14120, 11;
	shr.b32 	%rhs, %r14120, 21;
	add.u32 	%r14121, %lhs, %rhs;
	}
	add.s32 	%r14122, %r14121, %r14116;
	xor.b32  	%r14123, %r14122, %r14116;
	xor.b32  	%r14124, %r14123, %r14109;
	add.s32 	%r14125, %r13792, %r14103;
	add.s32 	%r14126, %r14125, %r14124;
	add.s32 	%r14127, %r14126, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14127, 16;
	shr.b32 	%rhs, %r14127, 16;
	add.u32 	%r14128, %lhs, %rhs;
	}
	add.s32 	%r14129, %r14128, %r14122;
	xor.b32  	%r14130, %r14129, %r14123;
	add.s32 	%r14131, %r13780, %r14109;
	add.s32 	%r14132, %r14131, %r14130;
	add.s32 	%r14133, %r14132, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14133, 23;
	shr.b32 	%rhs, %r14133, 9;
	add.u32 	%r14134, %lhs, %rhs;
	}
	add.s32 	%r14135, %r14134, %r14129;
	xor.b32  	%r14136, %r14135, %r14129;
	xor.b32  	%r14137, %r14136, %r14122;
	add.s32 	%r14138, %r13768, %r14116;
	add.s32 	%r14139, %r14138, %r14137;
	add.s32 	%r14140, %r14139, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14140, 4;
	shr.b32 	%rhs, %r14140, 28;
	add.u32 	%r14141, %lhs, %rhs;
	}
	add.s32 	%r14142, %r14141, %r14135;
	xor.b32  	%r14143, %r14142, %r14136;
	add.s32 	%r14144, %r13820, %r14122;
	add.s32 	%r14145, %r14144, %r14143;
	add.s32 	%r14146, %r14145, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14146, 11;
	shr.b32 	%rhs, %r14146, 21;
	add.u32 	%r14147, %lhs, %rhs;
	}
	add.s32 	%r14148, %r14147, %r14142;
	xor.b32  	%r14149, %r14148, %r14142;
	xor.b32  	%r14150, %r14149, %r14135;
	add.s32 	%r14151, %r13808, %r14129;
	add.s32 	%r14152, %r14151, %r14150;
	add.s32 	%r14153, %r14152, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14153, 16;
	shr.b32 	%rhs, %r14153, 16;
	add.u32 	%r14154, %lhs, %rhs;
	}
	add.s32 	%r14155, %r14154, %r14148;
	xor.b32  	%r14156, %r14155, %r14149;
	add.s32 	%r14157, %r13796, %r14135;
	add.s32 	%r14158, %r14157, %r14156;
	add.s32 	%r14159, %r14158, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14159, 23;
	shr.b32 	%rhs, %r14159, 9;
	add.u32 	%r14160, %lhs, %rhs;
	}
	add.s32 	%r14161, %r14160, %r14155;
	xor.b32  	%r14162, %r14161, %r14155;
	xor.b32  	%r14163, %r14162, %r14148;
	add.s32 	%r14164, %r13784, %r14142;
	add.s32 	%r14165, %r14164, %r14163;
	add.s32 	%r14166, %r14165, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14166, 4;
	shr.b32 	%rhs, %r14166, 28;
	add.u32 	%r14167, %lhs, %rhs;
	}
	add.s32 	%r14168, %r14167, %r14161;
	xor.b32  	%r14169, %r14168, %r14162;
	add.s32 	%r14170, %r13772, %r14148;
	add.s32 	%r14171, %r14170, %r14169;
	add.s32 	%r14172, %r14171, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14172, 11;
	shr.b32 	%rhs, %r14172, 21;
	add.u32 	%r14173, %lhs, %rhs;
	}
	add.s32 	%r14174, %r14173, %r14168;
	xor.b32  	%r14175, %r14174, %r14168;
	xor.b32  	%r14176, %r14175, %r14161;
	add.s32 	%r14177, %r13760, %r14155;
	add.s32 	%r14178, %r14177, %r14176;
	add.s32 	%r14179, %r14178, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14179, 16;
	shr.b32 	%rhs, %r14179, 16;
	add.u32 	%r14180, %lhs, %rhs;
	}
	add.s32 	%r14181, %r14180, %r14174;
	xor.b32  	%r14182, %r14181, %r14175;
	add.s32 	%r14183, %r13812, %r14161;
	add.s32 	%r14184, %r14183, %r14182;
	add.s32 	%r14185, %r14184, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14185, 23;
	shr.b32 	%rhs, %r14185, 9;
	add.u32 	%r14186, %lhs, %rhs;
	}
	add.s32 	%r14187, %r14186, %r14181;
	not.b32 	%r14188, %r14174;
	or.b32  	%r14189, %r14187, %r14188;
	xor.b32  	%r14190, %r14189, %r14181;
	add.s32 	%r14191, %r13820, %r14168;
	add.s32 	%r14192, %r14191, %r14190;
	add.s32 	%r14193, %r14192, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14193, 6;
	shr.b32 	%rhs, %r14193, 26;
	add.u32 	%r14194, %lhs, %rhs;
	}
	add.s32 	%r14195, %r14194, %r14187;
	not.b32 	%r14196, %r14181;
	or.b32  	%r14197, %r14195, %r14196;
	xor.b32  	%r14198, %r14197, %r14187;
	add.s32 	%r14199, %r13792, %r14174;
	add.s32 	%r14200, %r14199, %r14198;
	add.s32 	%r14201, %r14200, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14201, 10;
	shr.b32 	%rhs, %r14201, 22;
	add.u32 	%r14202, %lhs, %rhs;
	}
	add.s32 	%r14203, %r14202, %r14195;
	not.b32 	%r14204, %r14187;
	or.b32  	%r14205, %r14203, %r14204;
	xor.b32  	%r14206, %r14205, %r14195;
	add.s32 	%r14207, %r13764, %r14181;
	add.s32 	%r14208, %r14207, %r14206;
	add.s32 	%r14209, %r14208, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14209, 15;
	shr.b32 	%rhs, %r14209, 17;
	add.u32 	%r14210, %lhs, %rhs;
	}
	add.s32 	%r14211, %r14210, %r14203;
	not.b32 	%r14212, %r14195;
	or.b32  	%r14213, %r14211, %r14212;
	xor.b32  	%r14214, %r14213, %r14203;
	add.s32 	%r14215, %r13800, %r14187;
	add.s32 	%r14216, %r14215, %r14214;
	add.s32 	%r14217, %r14216, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14217, 21;
	shr.b32 	%rhs, %r14217, 11;
	add.u32 	%r14218, %lhs, %rhs;
	}
	add.s32 	%r14219, %r14218, %r14211;
	not.b32 	%r14220, %r14203;
	or.b32  	%r14221, %r14219, %r14220;
	xor.b32  	%r14222, %r14221, %r14211;
	add.s32 	%r14223, %r13772, %r14195;
	add.s32 	%r14224, %r14223, %r14222;
	add.s32 	%r14225, %r14224, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14225, 6;
	shr.b32 	%rhs, %r14225, 26;
	add.u32 	%r14226, %lhs, %rhs;
	}
	add.s32 	%r14227, %r14226, %r14219;
	not.b32 	%r14228, %r14211;
	or.b32  	%r14229, %r14227, %r14228;
	xor.b32  	%r14230, %r14229, %r14219;
	add.s32 	%r14231, %r13808, %r14203;
	add.s32 	%r14232, %r14231, %r14230;
	add.s32 	%r14233, %r14232, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14233, 10;
	shr.b32 	%rhs, %r14233, 22;
	add.u32 	%r14234, %lhs, %rhs;
	}
	add.s32 	%r14235, %r14234, %r14227;
	not.b32 	%r14236, %r14219;
	or.b32  	%r14237, %r14235, %r14236;
	xor.b32  	%r14238, %r14237, %r14227;
	add.s32 	%r14239, %r13780, %r14211;
	add.s32 	%r14240, %r14239, %r14238;
	add.s32 	%r14241, %r14240, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14241, 15;
	shr.b32 	%rhs, %r14241, 17;
	add.u32 	%r14242, %lhs, %rhs;
	}
	add.s32 	%r14243, %r14242, %r14235;
	not.b32 	%r14244, %r14227;
	or.b32  	%r14245, %r14243, %r14244;
	xor.b32  	%r14246, %r14245, %r14235;
	add.s32 	%r14247, %r13816, %r14219;
	add.s32 	%r14248, %r14247, %r14246;
	add.s32 	%r14249, %r14248, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14249, 21;
	shr.b32 	%rhs, %r14249, 11;
	add.u32 	%r14250, %lhs, %rhs;
	}
	add.s32 	%r14251, %r14250, %r14243;
	not.b32 	%r14252, %r14235;
	or.b32  	%r14253, %r14251, %r14252;
	xor.b32  	%r14254, %r14253, %r14243;
	add.s32 	%r14255, %r13788, %r14227;
	add.s32 	%r14256, %r14255, %r14254;
	add.s32 	%r14257, %r14256, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14257, 6;
	shr.b32 	%rhs, %r14257, 26;
	add.u32 	%r14258, %lhs, %rhs;
	}
	add.s32 	%r14259, %r14258, %r14251;
	not.b32 	%r14260, %r14243;
	or.b32  	%r14261, %r14259, %r14260;
	xor.b32  	%r14262, %r14261, %r14251;
	add.s32 	%r14263, %r13760, %r14235;
	add.s32 	%r14264, %r14263, %r14262;
	add.s32 	%r14265, %r14264, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14265, 10;
	shr.b32 	%rhs, %r14265, 22;
	add.u32 	%r14266, %lhs, %rhs;
	}
	add.s32 	%r14267, %r14266, %r14259;
	not.b32 	%r14268, %r14251;
	or.b32  	%r14269, %r14267, %r14268;
	xor.b32  	%r14270, %r14269, %r14259;
	add.s32 	%r14271, %r13796, %r14243;
	add.s32 	%r14272, %r14271, %r14270;
	add.s32 	%r14273, %r14272, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14273, 15;
	shr.b32 	%rhs, %r14273, 17;
	add.u32 	%r14274, %lhs, %rhs;
	}
	add.s32 	%r14275, %r14274, %r14267;
	not.b32 	%r14276, %r14259;
	or.b32  	%r14277, %r14275, %r14276;
	xor.b32  	%r14278, %r14277, %r14267;
	add.s32 	%r14279, %r13768, %r14251;
	add.s32 	%r14280, %r14279, %r14278;
	add.s32 	%r14281, %r14280, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14281, 21;
	shr.b32 	%rhs, %r14281, 11;
	add.u32 	%r14282, %lhs, %rhs;
	}
	add.s32 	%r14283, %r14282, %r14275;
	not.b32 	%r14284, %r14267;
	or.b32  	%r14285, %r14283, %r14284;
	xor.b32  	%r14286, %r14285, %r14275;
	add.s32 	%r14287, %r13804, %r14259;
	add.s32 	%r14288, %r14287, %r14286;
	add.s32 	%r14289, %r14288, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14289, 6;
	shr.b32 	%rhs, %r14289, 26;
	add.u32 	%r14290, %lhs, %rhs;
	}
	add.s32 	%r14291, %r14290, %r14283;
	not.b32 	%r14292, %r14275;
	or.b32  	%r14293, %r14291, %r14292;
	xor.b32  	%r14294, %r14293, %r14283;
	add.s32 	%r14295, %r13776, %r14267;
	add.s32 	%r14296, %r14295, %r14294;
	add.s32 	%r14297, %r14296, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14297, 10;
	shr.b32 	%rhs, %r14297, 22;
	add.u32 	%r14298, %lhs, %rhs;
	}
	add.s32 	%r14299, %r14298, %r14291;
	not.b32 	%r14300, %r14283;
	or.b32  	%r14301, %r14299, %r14300;
	xor.b32  	%r14302, %r14301, %r14291;
	add.s32 	%r14303, %r13812, %r14275;
	add.s32 	%r14304, %r14303, %r14302;
	add.s32 	%r14305, %r14304, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14305, 15;
	shr.b32 	%rhs, %r14305, 17;
	add.u32 	%r14306, %lhs, %rhs;
	}
	add.s32 	%r14307, %r14306, %r14299;
	not.b32 	%r14308, %r14291;
	or.b32  	%r14309, %r14307, %r14308;
	xor.b32  	%r14310, %r14309, %r14299;
	add.s32 	%r14311, %r13784, %r14283;
	add.s32 	%r14312, %r14311, %r14310;
	add.s32 	%r14313, %r14312, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r14313, 21;
	shr.b32 	%rhs, %r14313, 11;
	add.u32 	%r14314, %lhs, %rhs;
	}
	add.s32 	%r18932, %r14291, %r18932;
	st.local.u32 	[%rd17], %r18932;
	add.s32 	%r14315, %r14307, %r18931;
	add.s32 	%r18931, %r14315, %r14314;
	st.local.u32 	[%rd17+4], %r18931;
	add.s32 	%r18930, %r14307, %r18930;
	st.local.u32 	[%rd17+8], %r18930;
	add.s32 	%r18929, %r14299, %r18929;
	st.local.u32 	[%rd17+12], %r18929;
	st.local.u32 	[%rd17+16], %r13762;
	st.local.u32 	[%rd17+20], %r13762;
	st.local.u32 	[%rd17+24], %r13762;
	st.local.u32 	[%rd17+28], %r13762;
	st.local.u32 	[%rd17+32], %r13762;
	st.local.u32 	[%rd17+36], %r13762;
	st.local.u32 	[%rd17+40], %r13762;
	st.local.u32 	[%rd17+44], %r13762;
	st.local.u32 	[%rd17+48], %r13762;
	st.local.u32 	[%rd17+52], %r13762;
	st.local.u32 	[%rd17+56], %r13762;
	st.local.u32 	[%rd17+60], %r13762;
	st.local.u32 	[%rd17+64], %r13762;
	st.local.u32 	[%rd17+68], %r13762;
	st.local.u32 	[%rd17+72], %r13762;
	st.local.u32 	[%rd17+76], %r13762;
	add.s32 	%r18934, %r18934, 16;

BB4_235:
	add.s32 	%r18700, %r18955, -64;
	mul.wide.s32 	%rd90, %r18934, 4;
	add.s64 	%rd91, %rd1, %rd90;
	ld.local.v4.u32 	{%r9400, %r9401, %r9402, %r9403}, [%rd91];
	ld.local.v4.u32 	{%r9404, %r9405, %r9406, %r9407}, [%rd91+16];
	ld.local.v4.u32 	{%r9408, %r9409, %r9410, %r9411}, [%rd91+32];
	ld.local.v4.u32 	{%r9412, %r9413, %r9414, %r9415}, [%rd91+48];
	setp.lt.s32	%p159, %r18933, %r18700;
	@%p159 bra 	BB4_386;

	sub.s32 	%r9416, %r18955, %r18933;
	st.local.u32 	[%rd17+80], %r18955;
	setp.lt.s32	%p160, %r9416, 64;
	@%p160 bra 	BB4_238;
	bra.uni 	BB4_237;

BB4_238:
	mov.u32 	%r10056, 30292;
	// inline asm
	prmt.b32 %r18950, %r9414, %r9415, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18949, %r9413, %r9414, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18948, %r9412, %r9413, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18947, %r9411, %r9412, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18946, %r9410, %r9411, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18945, %r9409, %r9410, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18944, %r9408, %r9409, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18943, %r9407, %r9408, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18942, %r9406, %r9407, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18941, %r9405, %r9406, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18940, %r9404, %r9405, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18939, %r9403, %r9404, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18938, %r9402, %r9403, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18937, %r9401, %r9402, %r10056;
	// inline asm
	// inline asm
	prmt.b32 %r18936, %r9400, %r9401, %r10056;
	// inline asm
	mov.u32 	%r10054, 0;
	// inline asm
	prmt.b32 %r18935, %r10054, %r9400, %r10056;
	// inline asm
	bra.uni 	BB4_239;

BB4_237:
	mov.u32 	%r18935, 0;
	mov.u32 	%r9480, 12816;
	// inline asm
	prmt.b32 %r9417, %r9415, %r18935, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9421, %r9414, %r9415, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9425, %r9413, %r9414, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9429, %r9412, %r9413, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9433, %r9411, %r9412, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9437, %r9410, %r9411, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9441, %r9409, %r9410, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9445, %r9408, %r9409, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9449, %r9407, %r9408, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9453, %r9406, %r9407, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9457, %r9405, %r9406, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9461, %r9404, %r9405, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9465, %r9403, %r9404, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9469, %r9402, %r9403, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9473, %r9401, %r9402, %r9480;
	// inline asm
	// inline asm
	prmt.b32 %r9477, %r9400, %r9401, %r9480;
	// inline asm
	st.local.u32 	[%rd17+76], %r9417;
	xor.b32  	%r9501, %r18929, %r18930;
	and.b32  	%r9502, %r9501, %r18931;
	xor.b32  	%r9503, %r9502, %r18929;
	add.s32 	%r9504, %r9477, %r18932;
	add.s32 	%r9505, %r9504, %r9503;
	add.s32 	%r9506, %r9505, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9506, 7;
	shr.b32 	%rhs, %r9506, 25;
	add.u32 	%r9507, %lhs, %rhs;
	}
	add.s32 	%r9508, %r9507, %r18931;
	xor.b32  	%r9509, %r18930, %r18931;
	and.b32  	%r9510, %r9508, %r9509;
	xor.b32  	%r9511, %r9510, %r18930;
	add.s32 	%r9512, %r9473, %r18929;
	add.s32 	%r9513, %r9512, %r9511;
	add.s32 	%r9514, %r9513, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9514, 12;
	shr.b32 	%rhs, %r9514, 20;
	add.u32 	%r9515, %lhs, %rhs;
	}
	add.s32 	%r9516, %r9515, %r9508;
	xor.b32  	%r9517, %r9508, %r18931;
	and.b32  	%r9518, %r9516, %r9517;
	xor.b32  	%r9519, %r9518, %r18931;
	add.s32 	%r9520, %r9469, %r18930;
	add.s32 	%r9521, %r9520, %r9519;
	add.s32 	%r9522, %r9521, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9522, 17;
	shr.b32 	%rhs, %r9522, 15;
	add.u32 	%r9523, %lhs, %rhs;
	}
	add.s32 	%r9524, %r9523, %r9516;
	xor.b32  	%r9525, %r9516, %r9508;
	and.b32  	%r9526, %r9524, %r9525;
	xor.b32  	%r9527, %r9526, %r9508;
	add.s32 	%r9528, %r9465, %r18931;
	add.s32 	%r9529, %r9528, %r9527;
	add.s32 	%r9530, %r9529, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9530, 22;
	shr.b32 	%rhs, %r9530, 10;
	add.u32 	%r9531, %lhs, %rhs;
	}
	add.s32 	%r9532, %r9531, %r9524;
	xor.b32  	%r9533, %r9524, %r9516;
	and.b32  	%r9534, %r9532, %r9533;
	xor.b32  	%r9535, %r9534, %r9516;
	add.s32 	%r9536, %r9461, %r9508;
	add.s32 	%r9537, %r9536, %r9535;
	add.s32 	%r9538, %r9537, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9538, 7;
	shr.b32 	%rhs, %r9538, 25;
	add.u32 	%r9539, %lhs, %rhs;
	}
	add.s32 	%r9540, %r9539, %r9532;
	xor.b32  	%r9541, %r9532, %r9524;
	and.b32  	%r9542, %r9540, %r9541;
	xor.b32  	%r9543, %r9542, %r9524;
	add.s32 	%r9544, %r9457, %r9516;
	add.s32 	%r9545, %r9544, %r9543;
	add.s32 	%r9546, %r9545, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9546, 12;
	shr.b32 	%rhs, %r9546, 20;
	add.u32 	%r9547, %lhs, %rhs;
	}
	add.s32 	%r9548, %r9547, %r9540;
	xor.b32  	%r9549, %r9540, %r9532;
	and.b32  	%r9550, %r9548, %r9549;
	xor.b32  	%r9551, %r9550, %r9532;
	add.s32 	%r9552, %r9453, %r9524;
	add.s32 	%r9553, %r9552, %r9551;
	add.s32 	%r9554, %r9553, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9554, 17;
	shr.b32 	%rhs, %r9554, 15;
	add.u32 	%r9555, %lhs, %rhs;
	}
	add.s32 	%r9556, %r9555, %r9548;
	xor.b32  	%r9557, %r9548, %r9540;
	and.b32  	%r9558, %r9556, %r9557;
	xor.b32  	%r9559, %r9558, %r9540;
	add.s32 	%r9560, %r9449, %r9532;
	add.s32 	%r9561, %r9560, %r9559;
	add.s32 	%r9562, %r9561, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9562, 22;
	shr.b32 	%rhs, %r9562, 10;
	add.u32 	%r9563, %lhs, %rhs;
	}
	add.s32 	%r9564, %r9563, %r9556;
	xor.b32  	%r9565, %r9556, %r9548;
	and.b32  	%r9566, %r9564, %r9565;
	xor.b32  	%r9567, %r9566, %r9548;
	add.s32 	%r9568, %r9445, %r9540;
	add.s32 	%r9569, %r9568, %r9567;
	add.s32 	%r9570, %r9569, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9570, 7;
	shr.b32 	%rhs, %r9570, 25;
	add.u32 	%r9571, %lhs, %rhs;
	}
	add.s32 	%r9572, %r9571, %r9564;
	xor.b32  	%r9573, %r9564, %r9556;
	and.b32  	%r9574, %r9572, %r9573;
	xor.b32  	%r9575, %r9574, %r9556;
	add.s32 	%r9576, %r9441, %r9548;
	add.s32 	%r9577, %r9576, %r9575;
	add.s32 	%r9578, %r9577, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9578, 12;
	shr.b32 	%rhs, %r9578, 20;
	add.u32 	%r9579, %lhs, %rhs;
	}
	add.s32 	%r9580, %r9579, %r9572;
	xor.b32  	%r9581, %r9572, %r9564;
	and.b32  	%r9582, %r9580, %r9581;
	xor.b32  	%r9583, %r9582, %r9564;
	add.s32 	%r9584, %r9437, %r9556;
	add.s32 	%r9585, %r9584, %r9583;
	add.s32 	%r9586, %r9585, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9586, 17;
	shr.b32 	%rhs, %r9586, 15;
	add.u32 	%r9587, %lhs, %rhs;
	}
	add.s32 	%r9588, %r9587, %r9580;
	xor.b32  	%r9589, %r9580, %r9572;
	and.b32  	%r9590, %r9588, %r9589;
	xor.b32  	%r9591, %r9590, %r9572;
	add.s32 	%r9592, %r9433, %r9564;
	add.s32 	%r9593, %r9592, %r9591;
	add.s32 	%r9594, %r9593, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9594, 22;
	shr.b32 	%rhs, %r9594, 10;
	add.u32 	%r9595, %lhs, %rhs;
	}
	add.s32 	%r9596, %r9595, %r9588;
	xor.b32  	%r9597, %r9588, %r9580;
	and.b32  	%r9598, %r9596, %r9597;
	xor.b32  	%r9599, %r9598, %r9580;
	add.s32 	%r9600, %r9429, %r9572;
	add.s32 	%r9601, %r9600, %r9599;
	add.s32 	%r9602, %r9601, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9602, 7;
	shr.b32 	%rhs, %r9602, 25;
	add.u32 	%r9603, %lhs, %rhs;
	}
	add.s32 	%r9604, %r9603, %r9596;
	xor.b32  	%r9605, %r9596, %r9588;
	and.b32  	%r9606, %r9604, %r9605;
	xor.b32  	%r9607, %r9606, %r9588;
	add.s32 	%r9608, %r9425, %r9580;
	add.s32 	%r9609, %r9608, %r9607;
	add.s32 	%r9610, %r9609, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9610, 12;
	shr.b32 	%rhs, %r9610, 20;
	add.u32 	%r9611, %lhs, %rhs;
	}
	add.s32 	%r9612, %r9611, %r9604;
	xor.b32  	%r9613, %r9604, %r9596;
	and.b32  	%r9614, %r9612, %r9613;
	xor.b32  	%r9615, %r9614, %r9596;
	add.s32 	%r9616, %r9421, %r9588;
	add.s32 	%r9617, %r9616, %r9615;
	add.s32 	%r9618, %r9617, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9618, 17;
	shr.b32 	%rhs, %r9618, 15;
	add.u32 	%r9619, %lhs, %rhs;
	}
	add.s32 	%r9620, %r9619, %r9612;
	xor.b32  	%r9621, %r9612, %r9604;
	and.b32  	%r9622, %r9620, %r9621;
	xor.b32  	%r9623, %r9622, %r9604;
	add.s32 	%r9624, %r9417, %r9596;
	add.s32 	%r9625, %r9624, %r9623;
	add.s32 	%r9626, %r9625, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9626, 22;
	shr.b32 	%rhs, %r9626, 10;
	add.u32 	%r9627, %lhs, %rhs;
	}
	add.s32 	%r9628, %r9627, %r9620;
	xor.b32  	%r9629, %r9628, %r9620;
	and.b32  	%r9630, %r9629, %r9612;
	xor.b32  	%r9631, %r9630, %r9620;
	add.s32 	%r9632, %r9473, %r9604;
	add.s32 	%r9633, %r9632, %r9631;
	add.s32 	%r9634, %r9633, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9634, 5;
	shr.b32 	%rhs, %r9634, 27;
	add.u32 	%r9635, %lhs, %rhs;
	}
	add.s32 	%r9636, %r9635, %r9628;
	xor.b32  	%r9637, %r9636, %r9628;
	and.b32  	%r9638, %r9637, %r9620;
	xor.b32  	%r9639, %r9638, %r9628;
	add.s32 	%r9640, %r9453, %r9612;
	add.s32 	%r9641, %r9640, %r9639;
	add.s32 	%r9642, %r9641, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9642, 9;
	shr.b32 	%rhs, %r9642, 23;
	add.u32 	%r9643, %lhs, %rhs;
	}
	add.s32 	%r9644, %r9643, %r9636;
	xor.b32  	%r9645, %r9644, %r9636;
	and.b32  	%r9646, %r9645, %r9628;
	xor.b32  	%r9647, %r9646, %r9636;
	add.s32 	%r9648, %r9433, %r9620;
	add.s32 	%r9649, %r9648, %r9647;
	add.s32 	%r9650, %r9649, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9650, 14;
	shr.b32 	%rhs, %r9650, 18;
	add.u32 	%r9651, %lhs, %rhs;
	}
	add.s32 	%r9652, %r9651, %r9644;
	xor.b32  	%r9653, %r9652, %r9644;
	and.b32  	%r9654, %r9653, %r9636;
	xor.b32  	%r9655, %r9654, %r9644;
	add.s32 	%r9656, %r9477, %r9628;
	add.s32 	%r9657, %r9656, %r9655;
	add.s32 	%r9658, %r9657, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9658, 20;
	shr.b32 	%rhs, %r9658, 12;
	add.u32 	%r9659, %lhs, %rhs;
	}
	add.s32 	%r9660, %r9659, %r9652;
	xor.b32  	%r9661, %r9660, %r9652;
	and.b32  	%r9662, %r9661, %r9644;
	xor.b32  	%r9663, %r9662, %r9652;
	add.s32 	%r9664, %r9457, %r9636;
	add.s32 	%r9665, %r9664, %r9663;
	add.s32 	%r9666, %r9665, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9666, 5;
	shr.b32 	%rhs, %r9666, 27;
	add.u32 	%r9667, %lhs, %rhs;
	}
	add.s32 	%r9668, %r9667, %r9660;
	xor.b32  	%r9669, %r9668, %r9660;
	and.b32  	%r9670, %r9669, %r9652;
	xor.b32  	%r9671, %r9670, %r9660;
	add.s32 	%r9672, %r9437, %r9644;
	add.s32 	%r9673, %r9672, %r9671;
	add.s32 	%r9674, %r9673, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9674, 9;
	shr.b32 	%rhs, %r9674, 23;
	add.u32 	%r9675, %lhs, %rhs;
	}
	add.s32 	%r9676, %r9675, %r9668;
	xor.b32  	%r9677, %r9676, %r9668;
	and.b32  	%r9678, %r9677, %r9660;
	xor.b32  	%r9679, %r9678, %r9668;
	add.s32 	%r9680, %r9417, %r9652;
	add.s32 	%r9681, %r9680, %r9679;
	add.s32 	%r9682, %r9681, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9682, 14;
	shr.b32 	%rhs, %r9682, 18;
	add.u32 	%r9683, %lhs, %rhs;
	}
	add.s32 	%r9684, %r9683, %r9676;
	xor.b32  	%r9685, %r9684, %r9676;
	and.b32  	%r9686, %r9685, %r9668;
	xor.b32  	%r9687, %r9686, %r9676;
	add.s32 	%r9688, %r9461, %r9660;
	add.s32 	%r9689, %r9688, %r9687;
	add.s32 	%r9690, %r9689, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9690, 20;
	shr.b32 	%rhs, %r9690, 12;
	add.u32 	%r9691, %lhs, %rhs;
	}
	add.s32 	%r9692, %r9691, %r9684;
	xor.b32  	%r9693, %r9692, %r9684;
	and.b32  	%r9694, %r9693, %r9676;
	xor.b32  	%r9695, %r9694, %r9684;
	add.s32 	%r9696, %r9441, %r9668;
	add.s32 	%r9697, %r9696, %r9695;
	add.s32 	%r9698, %r9697, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9698, 5;
	shr.b32 	%rhs, %r9698, 27;
	add.u32 	%r9699, %lhs, %rhs;
	}
	add.s32 	%r9700, %r9699, %r9692;
	xor.b32  	%r9701, %r9700, %r9692;
	and.b32  	%r9702, %r9701, %r9684;
	xor.b32  	%r9703, %r9702, %r9692;
	add.s32 	%r9704, %r9421, %r9676;
	add.s32 	%r9705, %r9704, %r9703;
	add.s32 	%r9706, %r9705, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9706, 9;
	shr.b32 	%rhs, %r9706, 23;
	add.u32 	%r9707, %lhs, %rhs;
	}
	add.s32 	%r9708, %r9707, %r9700;
	xor.b32  	%r9709, %r9708, %r9700;
	and.b32  	%r9710, %r9709, %r9692;
	xor.b32  	%r9711, %r9710, %r9700;
	add.s32 	%r9712, %r9465, %r9684;
	add.s32 	%r9713, %r9712, %r9711;
	add.s32 	%r9714, %r9713, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9714, 14;
	shr.b32 	%rhs, %r9714, 18;
	add.u32 	%r9715, %lhs, %rhs;
	}
	add.s32 	%r9716, %r9715, %r9708;
	xor.b32  	%r9717, %r9716, %r9708;
	and.b32  	%r9718, %r9717, %r9700;
	xor.b32  	%r9719, %r9718, %r9708;
	add.s32 	%r9720, %r9445, %r9692;
	add.s32 	%r9721, %r9720, %r9719;
	add.s32 	%r9722, %r9721, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9722, 20;
	shr.b32 	%rhs, %r9722, 12;
	add.u32 	%r9723, %lhs, %rhs;
	}
	add.s32 	%r9724, %r9723, %r9716;
	xor.b32  	%r9725, %r9724, %r9716;
	and.b32  	%r9726, %r9725, %r9708;
	xor.b32  	%r9727, %r9726, %r9716;
	add.s32 	%r9728, %r9425, %r9700;
	add.s32 	%r9729, %r9728, %r9727;
	add.s32 	%r9730, %r9729, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9730, 5;
	shr.b32 	%rhs, %r9730, 27;
	add.u32 	%r9731, %lhs, %rhs;
	}
	add.s32 	%r9732, %r9731, %r9724;
	xor.b32  	%r9733, %r9732, %r9724;
	and.b32  	%r9734, %r9733, %r9716;
	xor.b32  	%r9735, %r9734, %r9724;
	add.s32 	%r9736, %r9469, %r9708;
	add.s32 	%r9737, %r9736, %r9735;
	add.s32 	%r9738, %r9737, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9738, 9;
	shr.b32 	%rhs, %r9738, 23;
	add.u32 	%r9739, %lhs, %rhs;
	}
	add.s32 	%r9740, %r9739, %r9732;
	xor.b32  	%r9741, %r9740, %r9732;
	and.b32  	%r9742, %r9741, %r9724;
	xor.b32  	%r9743, %r9742, %r9732;
	add.s32 	%r9744, %r9449, %r9716;
	add.s32 	%r9745, %r9744, %r9743;
	add.s32 	%r9746, %r9745, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9746, 14;
	shr.b32 	%rhs, %r9746, 18;
	add.u32 	%r9747, %lhs, %rhs;
	}
	add.s32 	%r9748, %r9747, %r9740;
	xor.b32  	%r9749, %r9748, %r9740;
	and.b32  	%r9750, %r9749, %r9732;
	xor.b32  	%r9751, %r9750, %r9740;
	add.s32 	%r9752, %r9429, %r9724;
	add.s32 	%r9753, %r9752, %r9751;
	add.s32 	%r9754, %r9753, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9754, 20;
	shr.b32 	%rhs, %r9754, 12;
	add.u32 	%r9755, %lhs, %rhs;
	}
	add.s32 	%r9756, %r9755, %r9748;
	xor.b32  	%r9757, %r9756, %r9748;
	xor.b32  	%r9758, %r9757, %r9740;
	add.s32 	%r9759, %r9457, %r9732;
	add.s32 	%r9760, %r9759, %r9758;
	add.s32 	%r9761, %r9760, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9761, 4;
	shr.b32 	%rhs, %r9761, 28;
	add.u32 	%r9762, %lhs, %rhs;
	}
	add.s32 	%r9763, %r9762, %r9756;
	xor.b32  	%r9764, %r9763, %r9757;
	add.s32 	%r9765, %r9445, %r9740;
	add.s32 	%r9766, %r9765, %r9764;
	add.s32 	%r9767, %r9766, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9767, 11;
	shr.b32 	%rhs, %r9767, 21;
	add.u32 	%r9768, %lhs, %rhs;
	}
	add.s32 	%r9769, %r9768, %r9763;
	xor.b32  	%r9770, %r9769, %r9763;
	xor.b32  	%r9771, %r9770, %r9756;
	add.s32 	%r9772, %r9433, %r9748;
	add.s32 	%r9773, %r9772, %r9771;
	add.s32 	%r9774, %r9773, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9774, 16;
	shr.b32 	%rhs, %r9774, 16;
	add.u32 	%r9775, %lhs, %rhs;
	}
	add.s32 	%r9776, %r9775, %r9769;
	xor.b32  	%r9777, %r9776, %r9770;
	add.s32 	%r9778, %r9421, %r9756;
	add.s32 	%r9779, %r9778, %r9777;
	add.s32 	%r9780, %r9779, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9780, 23;
	shr.b32 	%rhs, %r9780, 9;
	add.u32 	%r9781, %lhs, %rhs;
	}
	add.s32 	%r9782, %r9781, %r9776;
	xor.b32  	%r9783, %r9782, %r9776;
	xor.b32  	%r9784, %r9783, %r9769;
	add.s32 	%r9785, %r9473, %r9763;
	add.s32 	%r9786, %r9785, %r9784;
	add.s32 	%r9787, %r9786, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9787, 4;
	shr.b32 	%rhs, %r9787, 28;
	add.u32 	%r9788, %lhs, %rhs;
	}
	add.s32 	%r9789, %r9788, %r9782;
	xor.b32  	%r9790, %r9789, %r9783;
	add.s32 	%r9791, %r9461, %r9769;
	add.s32 	%r9792, %r9791, %r9790;
	add.s32 	%r9793, %r9792, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9793, 11;
	shr.b32 	%rhs, %r9793, 21;
	add.u32 	%r9794, %lhs, %rhs;
	}
	add.s32 	%r9795, %r9794, %r9789;
	xor.b32  	%r9796, %r9795, %r9789;
	xor.b32  	%r9797, %r9796, %r9782;
	add.s32 	%r9798, %r9449, %r9776;
	add.s32 	%r9799, %r9798, %r9797;
	add.s32 	%r9800, %r9799, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9800, 16;
	shr.b32 	%rhs, %r9800, 16;
	add.u32 	%r9801, %lhs, %rhs;
	}
	add.s32 	%r9802, %r9801, %r9795;
	xor.b32  	%r9803, %r9802, %r9796;
	add.s32 	%r9804, %r9437, %r9782;
	add.s32 	%r9805, %r9804, %r9803;
	add.s32 	%r9806, %r9805, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9806, 23;
	shr.b32 	%rhs, %r9806, 9;
	add.u32 	%r9807, %lhs, %rhs;
	}
	add.s32 	%r9808, %r9807, %r9802;
	xor.b32  	%r9809, %r9808, %r9802;
	xor.b32  	%r9810, %r9809, %r9795;
	add.s32 	%r9811, %r9425, %r9789;
	add.s32 	%r9812, %r9811, %r9810;
	add.s32 	%r9813, %r9812, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9813, 4;
	shr.b32 	%rhs, %r9813, 28;
	add.u32 	%r9814, %lhs, %rhs;
	}
	add.s32 	%r9815, %r9814, %r9808;
	xor.b32  	%r9816, %r9815, %r9809;
	add.s32 	%r9817, %r9477, %r9795;
	add.s32 	%r9818, %r9817, %r9816;
	add.s32 	%r9819, %r9818, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9819, 11;
	shr.b32 	%rhs, %r9819, 21;
	add.u32 	%r9820, %lhs, %rhs;
	}
	add.s32 	%r9821, %r9820, %r9815;
	xor.b32  	%r9822, %r9821, %r9815;
	xor.b32  	%r9823, %r9822, %r9808;
	add.s32 	%r9824, %r9465, %r9802;
	add.s32 	%r9825, %r9824, %r9823;
	add.s32 	%r9826, %r9825, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9826, 16;
	shr.b32 	%rhs, %r9826, 16;
	add.u32 	%r9827, %lhs, %rhs;
	}
	add.s32 	%r9828, %r9827, %r9821;
	xor.b32  	%r9829, %r9828, %r9822;
	add.s32 	%r9830, %r9453, %r9808;
	add.s32 	%r9831, %r9830, %r9829;
	add.s32 	%r9832, %r9831, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9832, 23;
	shr.b32 	%rhs, %r9832, 9;
	add.u32 	%r9833, %lhs, %rhs;
	}
	add.s32 	%r9834, %r9833, %r9828;
	xor.b32  	%r9835, %r9834, %r9828;
	xor.b32  	%r9836, %r9835, %r9821;
	add.s32 	%r9837, %r9441, %r9815;
	add.s32 	%r9838, %r9837, %r9836;
	add.s32 	%r9839, %r9838, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9839, 4;
	shr.b32 	%rhs, %r9839, 28;
	add.u32 	%r9840, %lhs, %rhs;
	}
	add.s32 	%r9841, %r9840, %r9834;
	xor.b32  	%r9842, %r9841, %r9835;
	add.s32 	%r9843, %r9429, %r9821;
	add.s32 	%r9844, %r9843, %r9842;
	add.s32 	%r9845, %r9844, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9845, 11;
	shr.b32 	%rhs, %r9845, 21;
	add.u32 	%r9846, %lhs, %rhs;
	}
	add.s32 	%r9847, %r9846, %r9841;
	xor.b32  	%r9848, %r9847, %r9841;
	xor.b32  	%r9849, %r9848, %r9834;
	add.s32 	%r9850, %r9417, %r9828;
	add.s32 	%r9851, %r9850, %r9849;
	add.s32 	%r9852, %r9851, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9852, 16;
	shr.b32 	%rhs, %r9852, 16;
	add.u32 	%r9853, %lhs, %rhs;
	}
	add.s32 	%r9854, %r9853, %r9847;
	xor.b32  	%r9855, %r9854, %r9848;
	add.s32 	%r9856, %r9469, %r9834;
	add.s32 	%r9857, %r9856, %r9855;
	add.s32 	%r9858, %r9857, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9858, 23;
	shr.b32 	%rhs, %r9858, 9;
	add.u32 	%r9859, %lhs, %rhs;
	}
	add.s32 	%r9860, %r9859, %r9854;
	not.b32 	%r9861, %r9847;
	or.b32  	%r9862, %r9860, %r9861;
	xor.b32  	%r9863, %r9862, %r9854;
	add.s32 	%r9864, %r9477, %r9841;
	add.s32 	%r9865, %r9864, %r9863;
	add.s32 	%r9866, %r9865, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9866, 6;
	shr.b32 	%rhs, %r9866, 26;
	add.u32 	%r9867, %lhs, %rhs;
	}
	add.s32 	%r9868, %r9867, %r9860;
	not.b32 	%r9869, %r9854;
	or.b32  	%r9870, %r9868, %r9869;
	xor.b32  	%r9871, %r9870, %r9860;
	add.s32 	%r9872, %r9449, %r9847;
	add.s32 	%r9873, %r9872, %r9871;
	add.s32 	%r9874, %r9873, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9874, 10;
	shr.b32 	%rhs, %r9874, 22;
	add.u32 	%r9875, %lhs, %rhs;
	}
	add.s32 	%r9876, %r9875, %r9868;
	not.b32 	%r9877, %r9860;
	or.b32  	%r9878, %r9876, %r9877;
	xor.b32  	%r9879, %r9878, %r9868;
	add.s32 	%r9880, %r9421, %r9854;
	add.s32 	%r9881, %r9880, %r9879;
	add.s32 	%r9882, %r9881, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9882, 15;
	shr.b32 	%rhs, %r9882, 17;
	add.u32 	%r9883, %lhs, %rhs;
	}
	add.s32 	%r9884, %r9883, %r9876;
	not.b32 	%r9885, %r9868;
	or.b32  	%r9886, %r9884, %r9885;
	xor.b32  	%r9887, %r9886, %r9876;
	add.s32 	%r9888, %r9457, %r9860;
	add.s32 	%r9889, %r9888, %r9887;
	add.s32 	%r9890, %r9889, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9890, 21;
	shr.b32 	%rhs, %r9890, 11;
	add.u32 	%r9891, %lhs, %rhs;
	}
	add.s32 	%r9892, %r9891, %r9884;
	not.b32 	%r9893, %r9876;
	or.b32  	%r9894, %r9892, %r9893;
	xor.b32  	%r9895, %r9894, %r9884;
	add.s32 	%r9896, %r9429, %r9868;
	add.s32 	%r9897, %r9896, %r9895;
	add.s32 	%r9898, %r9897, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9898, 6;
	shr.b32 	%rhs, %r9898, 26;
	add.u32 	%r9899, %lhs, %rhs;
	}
	add.s32 	%r9900, %r9899, %r9892;
	not.b32 	%r9901, %r9884;
	or.b32  	%r9902, %r9900, %r9901;
	xor.b32  	%r9903, %r9902, %r9892;
	add.s32 	%r9904, %r9465, %r9876;
	add.s32 	%r9905, %r9904, %r9903;
	add.s32 	%r9906, %r9905, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9906, 10;
	shr.b32 	%rhs, %r9906, 22;
	add.u32 	%r9907, %lhs, %rhs;
	}
	add.s32 	%r9908, %r9907, %r9900;
	not.b32 	%r9909, %r9892;
	or.b32  	%r9910, %r9908, %r9909;
	xor.b32  	%r9911, %r9910, %r9900;
	add.s32 	%r9912, %r9437, %r9884;
	add.s32 	%r9913, %r9912, %r9911;
	add.s32 	%r9914, %r9913, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9914, 15;
	shr.b32 	%rhs, %r9914, 17;
	add.u32 	%r9915, %lhs, %rhs;
	}
	add.s32 	%r9916, %r9915, %r9908;
	not.b32 	%r9917, %r9900;
	or.b32  	%r9918, %r9916, %r9917;
	xor.b32  	%r9919, %r9918, %r9908;
	add.s32 	%r9920, %r9473, %r9892;
	add.s32 	%r9921, %r9920, %r9919;
	add.s32 	%r9922, %r9921, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9922, 21;
	shr.b32 	%rhs, %r9922, 11;
	add.u32 	%r9923, %lhs, %rhs;
	}
	add.s32 	%r9924, %r9923, %r9916;
	not.b32 	%r9925, %r9908;
	or.b32  	%r9926, %r9924, %r9925;
	xor.b32  	%r9927, %r9926, %r9916;
	add.s32 	%r9928, %r9445, %r9900;
	add.s32 	%r9929, %r9928, %r9927;
	add.s32 	%r9930, %r9929, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9930, 6;
	shr.b32 	%rhs, %r9930, 26;
	add.u32 	%r9931, %lhs, %rhs;
	}
	add.s32 	%r9932, %r9931, %r9924;
	not.b32 	%r9933, %r9916;
	or.b32  	%r9934, %r9932, %r9933;
	xor.b32  	%r9935, %r9934, %r9924;
	add.s32 	%r9936, %r9417, %r9908;
	add.s32 	%r9937, %r9936, %r9935;
	add.s32 	%r9938, %r9937, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9938, 10;
	shr.b32 	%rhs, %r9938, 22;
	add.u32 	%r9939, %lhs, %rhs;
	}
	add.s32 	%r9940, %r9939, %r9932;
	not.b32 	%r9941, %r9924;
	or.b32  	%r9942, %r9940, %r9941;
	xor.b32  	%r9943, %r9942, %r9932;
	add.s32 	%r9944, %r9453, %r9916;
	add.s32 	%r9945, %r9944, %r9943;
	add.s32 	%r9946, %r9945, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9946, 15;
	shr.b32 	%rhs, %r9946, 17;
	add.u32 	%r9947, %lhs, %rhs;
	}
	add.s32 	%r9948, %r9947, %r9940;
	not.b32 	%r9949, %r9932;
	or.b32  	%r9950, %r9948, %r9949;
	xor.b32  	%r9951, %r9950, %r9940;
	add.s32 	%r9952, %r9425, %r9924;
	add.s32 	%r9953, %r9952, %r9951;
	add.s32 	%r9954, %r9953, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9954, 21;
	shr.b32 	%rhs, %r9954, 11;
	add.u32 	%r9955, %lhs, %rhs;
	}
	add.s32 	%r9956, %r9955, %r9948;
	not.b32 	%r9957, %r9940;
	or.b32  	%r9958, %r9956, %r9957;
	xor.b32  	%r9959, %r9958, %r9948;
	add.s32 	%r9960, %r9461, %r9932;
	add.s32 	%r9961, %r9960, %r9959;
	add.s32 	%r9962, %r9961, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9962, 6;
	shr.b32 	%rhs, %r9962, 26;
	add.u32 	%r9963, %lhs, %rhs;
	}
	add.s32 	%r9964, %r9963, %r9956;
	not.b32 	%r9965, %r9948;
	or.b32  	%r9966, %r9964, %r9965;
	xor.b32  	%r9967, %r9966, %r9956;
	add.s32 	%r9968, %r9433, %r9940;
	add.s32 	%r9969, %r9968, %r9967;
	add.s32 	%r9970, %r9969, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9970, 10;
	shr.b32 	%rhs, %r9970, 22;
	add.u32 	%r9971, %lhs, %rhs;
	}
	add.s32 	%r9972, %r9971, %r9964;
	not.b32 	%r9973, %r9956;
	or.b32  	%r9974, %r9972, %r9973;
	xor.b32  	%r9975, %r9974, %r9964;
	add.s32 	%r9976, %r9469, %r9948;
	add.s32 	%r9977, %r9976, %r9975;
	add.s32 	%r9978, %r9977, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9978, 15;
	shr.b32 	%rhs, %r9978, 17;
	add.u32 	%r9979, %lhs, %rhs;
	}
	add.s32 	%r9980, %r9979, %r9972;
	not.b32 	%r9981, %r9964;
	or.b32  	%r9982, %r9980, %r9981;
	xor.b32  	%r9983, %r9982, %r9972;
	add.s32 	%r9984, %r9441, %r9956;
	add.s32 	%r9985, %r9984, %r9983;
	add.s32 	%r9986, %r9985, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9986, 21;
	shr.b32 	%rhs, %r9986, 11;
	add.u32 	%r9987, %lhs, %rhs;
	}
	add.s32 	%r9988, %r9964, %r18932;
	st.local.u32 	[%rd17], %r9988;
	add.s32 	%r9989, %r9980, %r18931;
	add.s32 	%r9990, %r9989, %r9987;
	st.local.u32 	[%rd17+4], %r9990;
	add.s32 	%r9991, %r9980, %r18930;
	st.local.u32 	[%rd17+8], %r9991;
	add.s32 	%r9992, %r9972, %r18929;
	st.local.u32 	[%rd17+12], %r9992;
	mov.u32 	%r18936, %r18935;
	mov.u32 	%r18937, %r18935;
	mov.u32 	%r18938, %r18935;
	mov.u32 	%r18939, %r18935;
	mov.u32 	%r18940, %r18935;
	mov.u32 	%r18941, %r18935;
	mov.u32 	%r18942, %r18935;
	mov.u32 	%r18943, %r18935;
	mov.u32 	%r18944, %r18935;
	mov.u32 	%r18945, %r18935;
	mov.u32 	%r18946, %r18935;
	mov.u32 	%r18947, %r18935;
	mov.u32 	%r18948, %r18935;
	mov.u32 	%r18949, %r18935;
	mov.u32 	%r18950, %r18935;

BB4_239:
	mov.pred 	%p342, 0;
	st.local.u32 	[%rd17+16], %r18935;
	st.local.u32 	[%rd17+20], %r18936;
	st.local.u32 	[%rd17+24], %r18937;
	st.local.u32 	[%rd17+28], %r18938;
	st.local.u32 	[%rd17+32], %r18939;
	st.local.u32 	[%rd17+36], %r18940;
	st.local.u32 	[%rd17+40], %r18941;
	st.local.u32 	[%rd17+44], %r18942;
	st.local.u32 	[%rd17+48], %r18943;
	st.local.u32 	[%rd17+52], %r18944;
	st.local.u32 	[%rd17+56], %r18945;
	st.local.u32 	[%rd17+60], %r18946;
	st.local.u32 	[%rd17+64], %r18947;
	st.local.u32 	[%rd17+68], %r18948;
	st.local.u32 	[%rd17+72], %r18949;
	st.local.u32 	[%rd17+76], %r18950;
	add.u64 	%rd93, %SP, 660;
	cvta.to.local.u64 	%rd18, %rd93;
	@%p342 bra 	BB4_241;

BB4_240:
	shl.b64 	%rd94, %rd117, 2;
	add.s64 	%rd95, %rd18, %rd94;
	mov.u32 	%r10057, 0;
	st.local.u32 	[%rd95], %r10057;
	add.s64 	%rd117, %rd117, 1;
	setp.lt.u64	%p162, %rd117, 16;
	@%p162 bra 	BB4_240;

BB4_241:
	add.u64 	%rd112, %SP, 256;
	mov.u32 	%r10058, 2371876;
	st.local.u32 	[%rd18], %r10058;
	mov.u32 	%r10059, 3;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd84;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd93;
	.param .b32 param2;
	st.param.b32	[param2+0], %r10059;
	call.uni 
	md5_update, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 0
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd84;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd112;
	.param .b32 param2;
	st.param.b32	[param2+0], %r18;
	call.uni 
	md5_update, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 1
	setp.lt.u32	%p163, %r18955, 17;
	mov.u32 	%r18952, %r18955;
	@%p163 bra 	BB4_244;

	mov.u32 	%r18952, %r18955;

BB4_243:
	mov.u32 	%r10060, 16;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd84;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 param2;
	st.param.b32	[param2+0], %r10060;
	call.uni 
	md5_update, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 2
	add.s32 	%r18952, %r18952, -16;
	setp.gt.s32	%p164, %r18952, 16;
	@%p164 bra 	BB4_243;

BB4_244:
	setp.gt.s32	%p165, %r18952, 7;
	@%p165 bra 	BB4_260;

	setp.gt.s32	%p177, %r18952, 3;
	@%p177 bra 	BB4_253;

	setp.gt.s32	%p183, %r18952, 1;
	@%p183 bra 	BB4_250;

	setp.eq.s32	%p186, %r18952, 0;
	@%p186 bra 	BB4_282;
	bra.uni 	BB4_248;

BB4_282:
	mov.u64 	%rd107, 0;
	st.local.v2.u64 	[%rd13], {%rd107, %rd107};
	bra.uni 	BB4_283;

BB4_260:
	setp.gt.s32	%p166, %r18952, 11;
	@%p166 bra 	BB4_268;

	setp.gt.s32	%p172, %r18952, 9;
	@%p172 bra 	BB4_265;

	setp.eq.s32	%p175, %r18952, 8;
	@%p175 bra 	BB4_278;
	bra.uni 	BB4_263;

BB4_278:
	mov.u64 	%rd102, 0;
	st.local.u64 	[%rd13+8], %rd102;
	bra.uni 	BB4_283;

BB4_253:
	setp.gt.s32	%p178, %r18952, 5;
	@%p178 bra 	BB4_257;

	setp.eq.s32	%p181, %r18952, 4;
	@%p181 bra 	BB4_280;
	bra.uni 	BB4_255;

BB4_280:
	mov.u32 	%r10077, 0;
	st.local.u32 	[%rd13+4], %r10077;
	mov.u64 	%rd106, 0;
	st.local.u64 	[%rd13+8], %rd106;
	bra.uni 	BB4_283;

BB4_268:
	setp.gt.s32	%p167, %r18952, 13;
	@%p167 bra 	BB4_272;

	setp.eq.s32	%p170, %r18952, 12;
	@%p170 bra 	BB4_276;
	bra.uni 	BB4_270;

BB4_276:
	mov.u32 	%r10065, 0;
	st.local.u32 	[%rd13+12], %r10065;
	bra.uni 	BB4_283;

BB4_250:
	setp.eq.s32	%p184, %r18952, 2;
	@%p184 bra 	BB4_281;
	bra.uni 	BB4_251;

BB4_281:
	ld.local.u16 	%r10081, [%rd13];
	mov.u32 	%r10082, 0;
	st.local.v4.u32 	[%rd13], {%r10081, %r10082, %r10082, %r10082};
	bra.uni 	BB4_283;

BB4_265:
	setp.eq.s32	%p173, %r18952, 10;
	@%p173 bra 	BB4_277;
	bra.uni 	BB4_266;

BB4_277:
	ld.local.u16 	%r10069, [%rd13+8];
	mov.u32 	%r10070, 0;
	st.local.v2.u32 	[%rd13+8], {%r10069, %r10070};
	bra.uni 	BB4_283;

BB4_257:
	setp.eq.s32	%p179, %r18952, 6;
	@%p179 bra 	BB4_279;
	bra.uni 	BB4_258;

BB4_279:
	ld.local.u16 	%r10075, [%rd13+4];
	st.local.u32 	[%rd13+4], %r10075;
	mov.u64 	%rd104, 0;
	st.local.u64 	[%rd13+8], %rd104;
	bra.uni 	BB4_283;

BB4_272:
	setp.eq.s32	%p168, %r18952, 14;
	@%p168 bra 	BB4_275;
	bra.uni 	BB4_273;

BB4_275:
	ld.local.u16 	%r10063, [%rd13+12];
	st.local.u32 	[%rd13+12], %r10063;
	bra.uni 	BB4_283;

BB4_248:
	setp.eq.s32	%p187, %r18952, 1;
	@%p187 bra 	BB4_249;
	bra.uni 	BB4_283;

BB4_249:
	ld.local.u8 	%r10083, [%rd13];
	mov.u32 	%r10084, 0;
	st.local.v4.u32 	[%rd13], {%r10083, %r10084, %r10084, %r10084};
	bra.uni 	BB4_283;

BB4_263:
	setp.eq.s32	%p176, %r18952, 9;
	@%p176 bra 	BB4_264;
	bra.uni 	BB4_283;

BB4_264:
	ld.local.u8 	%r10071, [%rd13+8];
	mov.u32 	%r10072, 0;
	st.local.v2.u32 	[%rd13+8], {%r10071, %r10072};
	bra.uni 	BB4_283;

BB4_255:
	setp.eq.s32	%p182, %r18952, 5;
	@%p182 bra 	BB4_256;
	bra.uni 	BB4_283;

BB4_256:
	ld.local.u8 	%r10076, [%rd13+4];
	st.local.u32 	[%rd13+4], %r10076;
	mov.u64 	%rd105, 0;
	st.local.u64 	[%rd13+8], %rd105;
	bra.uni 	BB4_283;

BB4_270:
	setp.eq.s32	%p171, %r18952, 13;
	@%p171 bra 	BB4_271;
	bra.uni 	BB4_283;

BB4_271:
	ld.local.u8 	%r10064, [%rd13+12];
	st.local.u32 	[%rd13+12], %r10064;
	bra.uni 	BB4_283;

BB4_251:
	setp.eq.s32	%p185, %r18952, 3;
	@%p185 bra 	BB4_252;
	bra.uni 	BB4_283;

BB4_252:
	ld.local.u32 	%r10078, [%rd13];
	and.b32  	%r10079, %r10078, 16777215;
	mov.u32 	%r10080, 0;
	st.local.v4.u32 	[%rd13], {%r10079, %r10080, %r10080, %r10080};
	bra.uni 	BB4_283;

BB4_266:
	setp.eq.s32	%p174, %r18952, 11;
	@%p174 bra 	BB4_267;
	bra.uni 	BB4_283;

BB4_267:
	ld.local.u32 	%r10066, [%rd13+8];
	and.b32  	%r10067, %r10066, 16777215;
	mov.u32 	%r10068, 0;
	st.local.v2.u32 	[%rd13+8], {%r10067, %r10068};
	bra.uni 	BB4_283;

BB4_258:
	setp.eq.s32	%p180, %r18952, 7;
	@%p180 bra 	BB4_259;
	bra.uni 	BB4_283;

BB4_259:
	ld.local.u32 	%r10073, [%rd13+4];
	and.b32  	%r10074, %r10073, 16777215;
	st.local.u32 	[%rd13+4], %r10074;
	mov.u64 	%rd103, 0;
	st.local.u64 	[%rd13+8], %rd103;
	bra.uni 	BB4_283;

BB4_273:
	setp.ne.s32	%p169, %r18952, 15;
	@%p169 bra 	BB4_283;

	ld.local.u32 	%r10061, [%rd13+12];
	and.b32  	%r10062, %r10061, 16777215;
	st.local.u32 	[%rd13+12], %r10062;

BB4_283:
	setp.eq.s32	%p343, %r18955, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd84;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd80;
	.param .b32 param2;
	st.param.b32	[param2+0], %r18952;
	call.uni 
	md5_update, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 3
	@%p343 bra 	BB4_381;

	ld.local.u32 	%r19037, [%rd17+80];
	ld.local.u32 	%r18953, [%rd17+76];

BB4_285:
	mov.u32 	%r1260, %r19037;
	mov.u32 	%r1263, 0;
	and.b32  	%r10086, %r18955, 1;
	setp.eq.b32	%p189, %r10086, 1;
	@%p189 bra 	BB4_287;

	ld.local.u8 	%r1263, [%rd1];

BB4_287:
	add.s32 	%r19037, %r1260, 1;
	and.b32  	%r10087, %r1260, 63;
	add.s32 	%r10088, %r10087, 1;
	setp.lt.u32	%p190, %r10088, 64;
	and.b32  	%r1265, %r1260, 3;
	sub.s32 	%r1266, %r3189, %r1265;
	bfe.u32 	%r1267, %r1260, 2, 4;
	@%p190 bra 	BB4_332;
	bra.uni 	BB4_288;

BB4_332:
	shl.b32 	%r12055, %r1266, 2;
	mov.u32 	%r12056, 1985229328;
	shr.u32 	%r12057, %r12056, %r12055;
	and.b32  	%r1572, %r12057, 65535;
	mov.u32 	%r18989, 0;
	setp.gt.s32	%p230, %r1267, 7;
	@%p230 bra 	BB4_348;

	setp.gt.s32	%p242, %r1267, 3;
	@%p242 bra 	BB4_341;

	setp.gt.s32	%p248, %r1267, 1;
	@%p248 bra 	BB4_338;

	setp.eq.s32	%p251, %r1267, 0;
	@%p251 bra 	BB4_377;
	bra.uni 	BB4_336;

BB4_377:
	mov.u32 	%r12719, 0;
	// inline asm
	prmt.b32 %r19001, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18995, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18996, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18989, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18990, %r12719, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18991, %r1263, %r12719, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18992, %r12719, %r1263, %r1572;
	// inline asm
	bra.uni 	BB4_378;

BB4_288:
	mov.u32 	%r18957, 0;
	setp.gt.s32	%p191, %r1267, 7;
	@%p191 bra 	BB4_304;

	setp.gt.s32	%p203, %r1267, 3;
	@%p203 bra 	BB4_297;

	setp.gt.s32	%p209, %r1267, 1;
	@%p209 bra 	BB4_294;

	setp.eq.s32	%p212, %r1267, 0;
	@%p212 bra 	BB4_330;
	bra.uni 	BB4_292;

BB4_330:
	and.b32  	%r11509, %r1266, 3;
	shl.b32 	%r11510, %r11509, 2;
	mov.u32 	%r11511, 1985229328;
	shr.u32 	%r11512, %r11511, %r11510;
	and.b32  	%r11493, %r11512, 65535;
	mov.u32 	%r18957, 0;
	// inline asm
	prmt.b32 %r11426, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11430, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11434, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11438, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11442, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11446, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11450, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11454, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11458, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11462, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11466, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11470, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11474, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11478, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11482, %r18957, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11486, %r1263, %r18957, %r11493;
	// inline asm
	// inline asm
	prmt.b32 %r11490, %r18957, %r1263, %r11493;
	// inline asm
	setp.eq.s32	%p229, %r1265, 0;
	selp.b32	%r18960, 0, %r11426, %p229;
	selp.b32	%r18973, %r11474, %r11478, %p229;
	selp.b32	%r18974, %r11478, %r11482, %p229;
	selp.b32	%r18975, %r11482, %r11486, %p229;
	selp.b32	%r1263, %r11486, %r11490, %p229;
	selp.b32	%r18977, %r11458, %r11462, %p229;
	selp.b32	%r18978, %r11462, %r11466, %p229;
	selp.b32	%r18979, %r11466, %r11470, %p229;
	selp.b32	%r18980, %r11470, %r11474, %p229;
	selp.b32	%r18981, %r11442, %r11446, %p229;
	selp.b32	%r18982, %r11446, %r11450, %p229;
	selp.b32	%r18983, %r11450, %r11454, %p229;
	selp.b32	%r18984, %r11454, %r11458, %p229;
	selp.b32	%r18985, %r11426, %r11430, %p229;
	selp.b32	%r18986, %r11430, %r11434, %p229;
	selp.b32	%r18987, %r11434, %r11438, %p229;
	selp.b32	%r18988, %r11438, %r11442, %p229;
	mov.u32 	%r18958, %r18957;
	mov.u32 	%r18959, %r18957;
	mov.u32 	%r18961, %r18957;
	mov.u32 	%r18962, %r18957;
	mov.u32 	%r18963, %r18957;
	mov.u32 	%r18964, %r18957;
	mov.u32 	%r18965, %r18957;
	mov.u32 	%r18966, %r18957;
	mov.u32 	%r18967, %r18957;
	mov.u32 	%r18968, %r18957;
	mov.u32 	%r18969, %r18957;
	mov.u32 	%r18970, %r18957;
	mov.u32 	%r18971, %r18957;
	mov.u32 	%r18972, %r18957;
	bra.uni 	BB4_331;

BB4_348:
	setp.gt.s32	%p231, %r1267, 11;
	@%p231 bra 	BB4_356;

	setp.gt.s32	%p237, %r1267, 9;
	@%p237 bra 	BB4_353;

	setp.eq.s32	%p240, %r1267, 8;
	@%p240 bra 	BB4_371;
	bra.uni 	BB4_351;

BB4_371:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	bra.uni 	BB4_372;

BB4_304:
	setp.gt.s32	%p192, %r1267, 11;
	@%p192 bra 	BB4_312;

	setp.gt.s32	%p198, %r1267, 9;
	@%p198 bra 	BB4_309;

	setp.eq.s32	%p201, %r1267, 8;
	@%p201 bra 	BB4_324;
	bra.uni 	BB4_307;

BB4_324:
	and.b32  	%r10813, %r1266, 3;
	shl.b32 	%r10814, %r10813, 2;
	mov.u32 	%r10815, 1985229328;
	shr.u32 	%r10816, %r10815, %r10814;
	and.b32  	%r10797, %r10816, 65535;
	mov.u32 	%r18965, 0;
	// inline asm
	prmt.b32 %r10730, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10734, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10738, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10742, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10746, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10750, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10754, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10758, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10762, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10766, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10770, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10774, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10778, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10782, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10786, %r18965, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10790, %r1263, %r18965, %r10797;
	// inline asm
	// inline asm
	prmt.b32 %r10794, %r18965, %r1263, %r10797;
	// inline asm
	setp.eq.s32	%p221, %r1265, 0;
	selp.b32	%r18957, %r10746, %r10750, %p221;
	selp.b32	%r18958, %r10750, %r10754, %p221;
	selp.b32	%r18959, %r10754, %r10758, %p221;
	selp.b32	%r18960, %r10758, %r10762, %p221;
	selp.b32	%r18961, %r10730, %r10734, %p221;
	selp.b32	%r18962, %r10734, %r10738, %p221;
	selp.b32	%r18963, %r10738, %r10742, %p221;
	selp.b32	%r18964, %r10742, %r10746, %p221;
	selp.b32	%r18968, 0, %r10730, %p221;
	selp.b32	%r18981, %r10778, %r10782, %p221;
	selp.b32	%r18982, %r10782, %r10786, %p221;
	selp.b32	%r18983, %r10786, %r10790, %p221;
	selp.b32	%r18984, %r10790, %r10794, %p221;
	selp.b32	%r18985, %r10762, %r10766, %p221;
	selp.b32	%r18986, %r10766, %r10770, %p221;
	selp.b32	%r18987, %r10770, %r10774, %p221;
	selp.b32	%r18988, %r10774, %r10778, %p221;
	mov.u32 	%r18966, %r18965;
	mov.u32 	%r18967, %r18965;
	mov.u32 	%r18969, %r18965;
	mov.u32 	%r18970, %r18965;
	mov.u32 	%r18971, %r18965;
	mov.u32 	%r18972, %r18965;
	mov.u32 	%r18973, %r18965;
	mov.u32 	%r18974, %r18965;
	mov.u32 	%r18975, %r18965;
	mov.u32 	%r1263, %r18965;
	mov.u32 	%r18977, %r18965;
	bra.uni 	BB4_325;

BB4_341:
	setp.gt.s32	%p243, %r1267, 5;
	@%p243 bra 	BB4_345;

	setp.eq.s32	%p246, %r1267, 4;
	@%p246 bra 	BB4_375;
	bra.uni 	BB4_343;

BB4_375:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18995, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18996, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	bra.uni 	BB4_378;

BB4_297:
	setp.gt.s32	%p204, %r1267, 5;
	@%p204 bra 	BB4_301;

	setp.eq.s32	%p207, %r1267, 4;
	@%p207 bra 	BB4_327;
	bra.uni 	BB4_299;

BB4_327:
	and.b32  	%r11161, %r1266, 3;
	shl.b32 	%r11162, %r11161, 2;
	mov.u32 	%r11163, 1985229328;
	shr.u32 	%r11164, %r11163, %r11162;
	and.b32  	%r11145, %r11164, 65535;
	mov.u32 	%r18961, 0;
	// inline asm
	prmt.b32 %r11078, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11082, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11086, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11090, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11094, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11098, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11102, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11106, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11110, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11114, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11118, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11122, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11126, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11130, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11134, %r18961, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11138, %r1263, %r18961, %r11145;
	// inline asm
	// inline asm
	prmt.b32 %r11142, %r18961, %r1263, %r11145;
	// inline asm
	setp.eq.s32	%p225, %r1265, 0;
	selp.b32	%r18957, %r11078, %r11082, %p225;
	selp.b32	%r18958, %r11082, %r11086, %p225;
	selp.b32	%r18959, %r11086, %r11090, %p225;
	selp.b32	%r18960, %r11090, %r11094, %p225;
	selp.b32	%r18964, 0, %r11078, %p225;
	selp.b32	%r18977, %r11126, %r11130, %p225;
	selp.b32	%r18978, %r11130, %r11134, %p225;
	selp.b32	%r18979, %r11134, %r11138, %p225;
	selp.b32	%r18980, %r11138, %r11142, %p225;
	selp.b32	%r18981, %r11110, %r11114, %p225;
	selp.b32	%r18982, %r11114, %r11118, %p225;
	selp.b32	%r18983, %r11118, %r11122, %p225;
	selp.b32	%r18984, %r11122, %r11126, %p225;
	selp.b32	%r18985, %r11094, %r11098, %p225;
	selp.b32	%r18986, %r11098, %r11102, %p225;
	selp.b32	%r18987, %r11102, %r11106, %p225;
	selp.b32	%r18988, %r11106, %r11110, %p225;
	mov.u32 	%r18962, %r18961;
	mov.u32 	%r18963, %r18961;
	mov.u32 	%r18965, %r18961;
	mov.u32 	%r18966, %r18961;
	mov.u32 	%r18967, %r18961;
	mov.u32 	%r18968, %r18961;
	mov.u32 	%r18969, %r18961;
	mov.u32 	%r18970, %r18961;
	mov.u32 	%r18971, %r18961;
	mov.u32 	%r18972, %r18961;
	mov.u32 	%r18973, %r18961;
	bra.uni 	BB4_328;

BB4_356:
	setp.gt.s32	%p232, %r1267, 13;
	@%p232 bra 	BB4_360;

	setp.eq.s32	%p235, %r1267, 12;
	@%p235 bra 	BB4_367;
	bra.uni 	BB4_358;

BB4_367:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	mov.u32 	%r18997, %r18989;
	bra.uni 	BB4_368;

BB4_312:
	setp.gt.s32	%p193, %r1267, 13;
	@%p193 bra 	BB4_316;

	setp.eq.s32	%p196, %r1267, 12;
	@%p196 bra 	BB4_321;
	bra.uni 	BB4_314;

BB4_321:
	and.b32  	%r10465, %r1266, 3;
	shl.b32 	%r10466, %r10465, 2;
	mov.u32 	%r10467, 1985229328;
	shr.u32 	%r10468, %r10467, %r10466;
	and.b32  	%r10449, %r10468, 65535;
	mov.u32 	%r18969, 0;
	// inline asm
	prmt.b32 %r10382, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10386, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10390, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10394, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10398, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10402, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10406, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10410, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10414, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10418, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10422, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10426, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10430, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10434, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10438, %r18969, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10442, %r1263, %r18969, %r10449;
	// inline asm
	// inline asm
	prmt.b32 %r10446, %r18969, %r1263, %r10449;
	// inline asm
	setp.eq.s32	%p217, %r1265, 0;
	selp.b32	%r18957, %r10414, %r10418, %p217;
	selp.b32	%r18958, %r10418, %r10422, %p217;
	selp.b32	%r18959, %r10422, %r10426, %p217;
	selp.b32	%r18960, %r10426, %r10430, %p217;
	selp.b32	%r18961, %r10398, %r10402, %p217;
	selp.b32	%r18962, %r10402, %r10406, %p217;
	selp.b32	%r18963, %r10406, %r10410, %p217;
	selp.b32	%r18964, %r10410, %r10414, %p217;
	selp.b32	%r18965, %r10382, %r10386, %p217;
	selp.b32	%r18966, %r10386, %r10390, %p217;
	selp.b32	%r18967, %r10390, %r10394, %p217;
	selp.b32	%r18968, %r10394, %r10398, %p217;
	selp.b32	%r18972, 0, %r10382, %p217;
	selp.b32	%r18985, %r10430, %r10434, %p217;
	selp.b32	%r18986, %r10434, %r10438, %p217;
	selp.b32	%r18987, %r10438, %r10442, %p217;
	selp.b32	%r18988, %r10442, %r10446, %p217;
	mov.u32 	%r18970, %r18969;
	mov.u32 	%r18971, %r18969;
	mov.u32 	%r18973, %r18969;
	mov.u32 	%r18974, %r18969;
	mov.u32 	%r18975, %r18969;
	mov.u32 	%r1263, %r18969;
	mov.u32 	%r18977, %r18969;
	mov.u32 	%r18978, %r18969;
	mov.u32 	%r18979, %r18969;
	mov.u32 	%r18980, %r18969;
	mov.u32 	%r18981, %r18969;
	bra.uni 	BB4_322;

BB4_338:
	setp.eq.s32	%p249, %r1267, 2;
	@%p249 bra 	BB4_376;
	bra.uni 	BB4_339;

BB4_376:
	mov.u32 	%r18991, 0;
	// inline asm
	prmt.b32 %r19001, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18995, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18996, %r18991, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18989, %r1263, %r18991, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18990, %r18991, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18992, %r18991;
	bra.uni 	BB4_378;

BB4_294:
	setp.eq.s32	%p210, %r1267, 2;
	@%p210 bra 	BB4_329;
	bra.uni 	BB4_295;

BB4_329:
	and.b32  	%r11335, %r1266, 3;
	shl.b32 	%r11336, %r11335, 2;
	mov.u32 	%r11337, 1985229328;
	shr.u32 	%r11338, %r11337, %r11336;
	and.b32  	%r11319, %r11338, 65535;
	mov.u32 	%r18957, 0;
	// inline asm
	prmt.b32 %r11252, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11256, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11260, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11264, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11268, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11272, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11276, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11280, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11284, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11288, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11292, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11296, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11300, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11304, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11308, %r18957, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11312, %r1263, %r18957, %r11319;
	// inline asm
	// inline asm
	prmt.b32 %r11316, %r18957, %r1263, %r11319;
	// inline asm
	setp.eq.s32	%p227, %r1265, 0;
	selp.b32	%r18958, 0, %r11252, %p227;
	selp.b32	%r18959, %r11252, %r11256, %p227;
	selp.b32	%r18960, %r11256, %r11260, %p227;
	selp.b32	%r18973, %r11308, %r11312, %p227;
	selp.b32	%r18974, %r11312, %r11316, %p227;
	selp.b32	%r18977, %r11292, %r11296, %p227;
	selp.b32	%r18978, %r11296, %r11300, %p227;
	selp.b32	%r18979, %r11300, %r11304, %p227;
	selp.b32	%r18980, %r11304, %r11308, %p227;
	selp.b32	%r18981, %r11276, %r11280, %p227;
	selp.b32	%r18982, %r11280, %r11284, %p227;
	selp.b32	%r18983, %r11284, %r11288, %p227;
	selp.b32	%r18984, %r11288, %r11292, %p227;
	selp.b32	%r18985, %r11260, %r11264, %p227;
	selp.b32	%r18986, %r11264, %r11268, %p227;
	selp.b32	%r18987, %r11268, %r11272, %p227;
	selp.b32	%r18988, %r11272, %r11276, %p227;
	mov.u32 	%r18961, %r18957;
	mov.u32 	%r18962, %r18957;
	mov.u32 	%r18963, %r18957;
	mov.u32 	%r18964, %r18957;
	mov.u32 	%r18965, %r18957;
	mov.u32 	%r18966, %r18957;
	mov.u32 	%r18967, %r18957;
	mov.u32 	%r18968, %r18957;
	mov.u32 	%r18969, %r18957;
	mov.u32 	%r18970, %r18957;
	mov.u32 	%r18971, %r18957;
	mov.u32 	%r18972, %r18957;
	mov.u32 	%r18975, %r18957;
	mov.u32 	%r1263, %r18957;
	bra.uni 	BB4_331;

BB4_353:
	setp.eq.s32	%p238, %r1267, 10;
	@%p238 bra 	BB4_370;
	bra.uni 	BB4_354;

BB4_370:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	bra.uni 	BB4_369;

BB4_309:
	setp.eq.s32	%p199, %r1267, 10;
	@%p199 bra 	BB4_323;
	bra.uni 	BB4_310;

BB4_323:
	and.b32  	%r10639, %r1266, 3;
	shl.b32 	%r10640, %r10639, 2;
	mov.u32 	%r10641, 1985229328;
	shr.u32 	%r10642, %r10641, %r10640;
	and.b32  	%r10623, %r10642, 65535;
	mov.u32 	%r18965, 0;
	// inline asm
	prmt.b32 %r10556, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10560, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10564, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10568, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10572, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10576, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10580, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10584, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10588, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10592, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10596, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10600, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10604, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10608, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10612, %r18965, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10616, %r1263, %r18965, %r10623;
	// inline asm
	// inline asm
	prmt.b32 %r10620, %r18965, %r1263, %r10623;
	// inline asm
	setp.eq.s32	%p219, %r1265, 0;
	selp.b32	%r18957, %r10580, %r10584, %p219;
	selp.b32	%r18958, %r10584, %r10588, %p219;
	selp.b32	%r18959, %r10588, %r10592, %p219;
	selp.b32	%r18960, %r10592, %r10596, %p219;
	selp.b32	%r18961, %r10564, %r10568, %p219;
	selp.b32	%r18962, %r10568, %r10572, %p219;
	selp.b32	%r18963, %r10572, %r10576, %p219;
	selp.b32	%r18964, %r10576, %r10580, %p219;
	selp.b32	%r18966, 0, %r10556, %p219;
	selp.b32	%r18967, %r10556, %r10560, %p219;
	selp.b32	%r18968, %r10560, %r10564, %p219;
	selp.b32	%r18981, %r10612, %r10616, %p219;
	selp.b32	%r18982, %r10616, %r10620, %p219;
	selp.b32	%r18985, %r10596, %r10600, %p219;
	selp.b32	%r18986, %r10600, %r10604, %p219;
	selp.b32	%r18987, %r10604, %r10608, %p219;
	selp.b32	%r18988, %r10608, %r10612, %p219;
	mov.u32 	%r18969, %r18965;
	mov.u32 	%r18970, %r18965;
	mov.u32 	%r18971, %r18965;
	mov.u32 	%r18972, %r18965;
	mov.u32 	%r18973, %r18965;
	mov.u32 	%r18974, %r18965;
	mov.u32 	%r18975, %r18965;
	mov.u32 	%r1263, %r18965;
	mov.u32 	%r18977, %r18965;
	mov.u32 	%r18978, %r18965;
	mov.u32 	%r18979, %r18965;
	mov.u32 	%r18980, %r18965;
	mov.u32 	%r18983, %r18965;
	mov.u32 	%r18984, %r18965;
	bra.uni 	BB4_331;

BB4_345:
	setp.eq.s32	%p244, %r1267, 6;
	@%p244 bra 	BB4_374;
	bra.uni 	BB4_346;

BB4_374:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	bra.uni 	BB4_373;

BB4_301:
	setp.eq.s32	%p205, %r1267, 6;
	@%p205 bra 	BB4_326;
	bra.uni 	BB4_302;

BB4_326:
	and.b32  	%r10987, %r1266, 3;
	shl.b32 	%r10988, %r10987, 2;
	mov.u32 	%r10989, 1985229328;
	shr.u32 	%r10990, %r10989, %r10988;
	and.b32  	%r10971, %r10990, 65535;
	mov.u32 	%r18961, 0;
	// inline asm
	prmt.b32 %r10904, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10908, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10912, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10916, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10920, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10924, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10928, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10932, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10936, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10940, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10944, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10948, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10952, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10956, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10960, %r18961, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10964, %r1263, %r18961, %r10971;
	// inline asm
	// inline asm
	prmt.b32 %r10968, %r18961, %r1263, %r10971;
	// inline asm
	setp.eq.s32	%p223, %r1265, 0;
	selp.b32	%r18957, %r10912, %r10916, %p223;
	selp.b32	%r18958, %r10916, %r10920, %p223;
	selp.b32	%r18959, %r10920, %r10924, %p223;
	selp.b32	%r18960, %r10924, %r10928, %p223;
	selp.b32	%r18962, 0, %r10904, %p223;
	selp.b32	%r18963, %r10904, %r10908, %p223;
	selp.b32	%r18964, %r10908, %r10912, %p223;
	selp.b32	%r18977, %r10960, %r10964, %p223;
	selp.b32	%r18978, %r10964, %r10968, %p223;
	selp.b32	%r18981, %r10944, %r10948, %p223;
	selp.b32	%r18982, %r10948, %r10952, %p223;
	selp.b32	%r18983, %r10952, %r10956, %p223;
	selp.b32	%r18984, %r10956, %r10960, %p223;
	selp.b32	%r18985, %r10928, %r10932, %p223;
	selp.b32	%r18986, %r10932, %r10936, %p223;
	selp.b32	%r18987, %r10936, %r10940, %p223;
	selp.b32	%r18988, %r10940, %r10944, %p223;
	mov.u32 	%r18965, %r18961;
	mov.u32 	%r18966, %r18961;
	mov.u32 	%r18967, %r18961;
	mov.u32 	%r18968, %r18961;
	mov.u32 	%r18969, %r18961;
	mov.u32 	%r18970, %r18961;
	mov.u32 	%r18971, %r18961;
	mov.u32 	%r18972, %r18961;
	mov.u32 	%r18973, %r18961;
	mov.u32 	%r18974, %r18961;
	mov.u32 	%r18975, %r18961;
	mov.u32 	%r1263, %r18961;
	mov.u32 	%r18979, %r18961;
	mov.u32 	%r18980, %r18961;
	bra.uni 	BB4_331;

BB4_360:
	setp.eq.s32	%p233, %r1267, 14;
	@%p233 bra 	BB4_366;
	bra.uni 	BB4_361;

BB4_366:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	mov.u32 	%r18997, %r18989;
	mov.u32 	%r18998, %r18989;
	mov.u32 	%r18999, %r18989;
	mov.u32 	%r19000, %r18989;
	bra.uni 	BB4_364;

BB4_316:
	setp.eq.s32	%p194, %r1267, 14;
	@%p194 bra 	BB4_320;
	bra.uni 	BB4_317;

BB4_320:
	and.b32  	%r10291, %r1266, 3;
	shl.b32 	%r10292, %r10291, 2;
	mov.u32 	%r10293, 1985229328;
	shr.u32 	%r10294, %r10293, %r10292;
	and.b32  	%r10275, %r10294, 65535;
	mov.u32 	%r18969, 0;
	// inline asm
	prmt.b32 %r10208, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10212, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10216, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10220, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10224, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10228, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10232, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10236, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10240, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10244, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10248, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10252, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10256, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10260, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10264, %r18969, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10268, %r1263, %r18969, %r10275;
	// inline asm
	// inline asm
	prmt.b32 %r10272, %r18969, %r1263, %r10275;
	// inline asm
	setp.eq.s32	%p215, %r1265, 0;
	selp.b32	%r18957, %r10248, %r10252, %p215;
	selp.b32	%r18958, %r10252, %r10256, %p215;
	selp.b32	%r18959, %r10256, %r10260, %p215;
	selp.b32	%r18960, %r10260, %r10264, %p215;
	selp.b32	%r18961, %r10232, %r10236, %p215;
	selp.b32	%r18962, %r10236, %r10240, %p215;
	selp.b32	%r18963, %r10240, %r10244, %p215;
	selp.b32	%r18964, %r10244, %r10248, %p215;
	selp.b32	%r18965, %r10216, %r10220, %p215;
	selp.b32	%r18966, %r10220, %r10224, %p215;
	selp.b32	%r18967, %r10224, %r10228, %p215;
	selp.b32	%r18968, %r10228, %r10232, %p215;
	selp.b32	%r18970, 0, %r10208, %p215;
	selp.b32	%r18971, %r10208, %r10212, %p215;
	selp.b32	%r18972, %r10212, %r10216, %p215;
	selp.b32	%r18985, %r10264, %r10268, %p215;
	selp.b32	%r18986, %r10268, %r10272, %p215;
	mov.u32 	%r18973, %r18969;
	mov.u32 	%r18974, %r18969;
	mov.u32 	%r18975, %r18969;
	mov.u32 	%r1263, %r18969;
	mov.u32 	%r18977, %r18969;
	mov.u32 	%r18978, %r18969;
	mov.u32 	%r18979, %r18969;
	mov.u32 	%r18980, %r18969;
	mov.u32 	%r18981, %r18969;
	mov.u32 	%r18982, %r18969;
	mov.u32 	%r18983, %r18969;
	mov.u32 	%r18984, %r18969;
	mov.u32 	%r18987, %r18969;
	mov.u32 	%r18988, %r18969;
	bra.uni 	BB4_331;

BB4_336:
	setp.eq.s32	%p252, %r1267, 1;
	@%p252 bra 	BB4_337;
	bra.uni 	BB4_362;

BB4_337:
	mov.u32 	%r18992, 0;
	// inline asm
	prmt.b32 %r19001, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18995, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18996, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18989, %r18992, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18990, %r1263, %r18992, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18991, %r18992, %r1263, %r1572;
	// inline asm
	bra.uni 	BB4_378;

BB4_292:
	setp.eq.s32	%p213, %r1267, 1;
	@%p213 bra 	BB4_293;
	bra.uni 	BB4_318;

BB4_293:
	and.b32  	%r11422, %r1266, 3;
	shl.b32 	%r11423, %r11422, 2;
	mov.u32 	%r11424, 1985229328;
	shr.u32 	%r11425, %r11424, %r11423;
	and.b32  	%r11406, %r11425, 65535;
	mov.u32 	%r18957, 0;
	// inline asm
	prmt.b32 %r11339, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11343, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11347, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11351, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11355, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11359, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11363, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11367, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11371, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11375, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11379, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11383, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11387, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11391, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11395, %r18957, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11399, %r1263, %r18957, %r11406;
	// inline asm
	// inline asm
	prmt.b32 %r11403, %r18957, %r1263, %r11406;
	// inline asm
	setp.eq.s32	%p228, %r1265, 0;
	selp.b32	%r18959, 0, %r11339, %p228;
	selp.b32	%r18960, %r11339, %r11343, %p228;
	selp.b32	%r18973, %r11391, %r11395, %p228;
	selp.b32	%r18974, %r11395, %r11399, %p228;
	selp.b32	%r18975, %r11399, %r11403, %p228;
	selp.b32	%r18977, %r11375, %r11379, %p228;
	selp.b32	%r18978, %r11379, %r11383, %p228;
	selp.b32	%r18979, %r11383, %r11387, %p228;
	selp.b32	%r18980, %r11387, %r11391, %p228;
	selp.b32	%r18981, %r11359, %r11363, %p228;
	selp.b32	%r18982, %r11363, %r11367, %p228;
	selp.b32	%r18983, %r11367, %r11371, %p228;
	selp.b32	%r18984, %r11371, %r11375, %p228;
	selp.b32	%r18985, %r11343, %r11347, %p228;
	selp.b32	%r18986, %r11347, %r11351, %p228;
	selp.b32	%r18987, %r11351, %r11355, %p228;
	selp.b32	%r18988, %r11355, %r11359, %p228;
	mov.u32 	%r18958, %r18957;
	mov.u32 	%r18961, %r18957;
	mov.u32 	%r18962, %r18957;
	mov.u32 	%r18963, %r18957;
	mov.u32 	%r18964, %r18957;
	mov.u32 	%r18965, %r18957;
	mov.u32 	%r18966, %r18957;
	mov.u32 	%r18967, %r18957;
	mov.u32 	%r18968, %r18957;
	mov.u32 	%r18969, %r18957;
	mov.u32 	%r18970, %r18957;
	mov.u32 	%r18971, %r18957;
	mov.u32 	%r18972, %r18957;
	mov.u32 	%r1263, %r18957;
	bra.uni 	BB4_331;

BB4_351:
	setp.eq.s32	%p241, %r1267, 9;
	@%p241 bra 	BB4_352;
	bra.uni 	BB4_362;

BB4_352:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	mov.u32 	%r19000, %r18989;
	bra.uni 	BB4_378;

BB4_307:
	setp.eq.s32	%p202, %r1267, 9;
	@%p202 bra 	BB4_308;
	bra.uni 	BB4_318;

BB4_308:
	and.b32  	%r10726, %r1266, 3;
	shl.b32 	%r10727, %r10726, 2;
	mov.u32 	%r10728, 1985229328;
	shr.u32 	%r10729, %r10728, %r10727;
	and.b32  	%r10710, %r10729, 65535;
	mov.u32 	%r18965, 0;
	// inline asm
	prmt.b32 %r10643, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10647, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10651, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10655, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10659, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10663, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10667, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10671, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10675, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10679, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10683, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10687, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10691, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10695, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10699, %r18965, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10703, %r1263, %r18965, %r10710;
	// inline asm
	// inline asm
	prmt.b32 %r10707, %r18965, %r1263, %r10710;
	// inline asm
	setp.eq.s32	%p220, %r1265, 0;
	selp.b32	%r18957, %r10663, %r10667, %p220;
	selp.b32	%r18958, %r10667, %r10671, %p220;
	selp.b32	%r18959, %r10671, %r10675, %p220;
	selp.b32	%r18960, %r10675, %r10679, %p220;
	selp.b32	%r18961, %r10647, %r10651, %p220;
	selp.b32	%r18962, %r10651, %r10655, %p220;
	selp.b32	%r18963, %r10655, %r10659, %p220;
	selp.b32	%r18964, %r10659, %r10663, %p220;
	selp.b32	%r18967, 0, %r10643, %p220;
	selp.b32	%r18968, %r10643, %r10647, %p220;
	selp.b32	%r18981, %r10695, %r10699, %p220;
	selp.b32	%r18982, %r10699, %r10703, %p220;
	selp.b32	%r18983, %r10703, %r10707, %p220;
	selp.b32	%r18985, %r10679, %r10683, %p220;
	selp.b32	%r18986, %r10683, %r10687, %p220;
	selp.b32	%r18987, %r10687, %r10691, %p220;
	selp.b32	%r18988, %r10691, %r10695, %p220;
	mov.u32 	%r18966, %r18965;
	mov.u32 	%r18969, %r18965;
	mov.u32 	%r18970, %r18965;
	mov.u32 	%r18971, %r18965;
	mov.u32 	%r18972, %r18965;
	mov.u32 	%r18973, %r18965;
	mov.u32 	%r18974, %r18965;
	mov.u32 	%r18975, %r18965;
	mov.u32 	%r1263, %r18965;
	mov.u32 	%r18977, %r18965;
	mov.u32 	%r18978, %r18965;
	mov.u32 	%r18979, %r18965;
	mov.u32 	%r18980, %r18965;
	mov.u32 	%r18984, %r18965;
	bra.uni 	BB4_331;

BB4_343:
	setp.eq.s32	%p247, %r1267, 5;
	@%p247 bra 	BB4_344;
	bra.uni 	BB4_362;

BB4_344:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18995, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18996, %r18989;
	bra.uni 	BB4_378;

BB4_299:
	setp.eq.s32	%p208, %r1267, 5;
	@%p208 bra 	BB4_300;
	bra.uni 	BB4_318;

BB4_300:
	and.b32  	%r11074, %r1266, 3;
	shl.b32 	%r11075, %r11074, 2;
	mov.u32 	%r11076, 1985229328;
	shr.u32 	%r11077, %r11076, %r11075;
	and.b32  	%r11058, %r11077, 65535;
	mov.u32 	%r18961, 0;
	// inline asm
	prmt.b32 %r10991, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r10995, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r10999, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11003, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11007, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11011, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11015, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11019, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11023, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11027, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11031, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11035, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11039, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11043, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11047, %r18961, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11051, %r1263, %r18961, %r11058;
	// inline asm
	// inline asm
	prmt.b32 %r11055, %r18961, %r1263, %r11058;
	// inline asm
	setp.eq.s32	%p224, %r1265, 0;
	selp.b32	%r18957, %r10995, %r10999, %p224;
	selp.b32	%r18958, %r10999, %r11003, %p224;
	selp.b32	%r18959, %r11003, %r11007, %p224;
	selp.b32	%r18960, %r11007, %r11011, %p224;
	selp.b32	%r18963, 0, %r10991, %p224;
	selp.b32	%r18964, %r10991, %r10995, %p224;
	selp.b32	%r18977, %r11043, %r11047, %p224;
	selp.b32	%r18978, %r11047, %r11051, %p224;
	selp.b32	%r18979, %r11051, %r11055, %p224;
	selp.b32	%r18981, %r11027, %r11031, %p224;
	selp.b32	%r18982, %r11031, %r11035, %p224;
	selp.b32	%r18983, %r11035, %r11039, %p224;
	selp.b32	%r18984, %r11039, %r11043, %p224;
	selp.b32	%r18985, %r11011, %r11015, %p224;
	selp.b32	%r18986, %r11015, %r11019, %p224;
	selp.b32	%r18987, %r11019, %r11023, %p224;
	selp.b32	%r18988, %r11023, %r11027, %p224;
	mov.u32 	%r18962, %r18961;
	mov.u32 	%r18965, %r18961;
	mov.u32 	%r18966, %r18961;
	mov.u32 	%r18967, %r18961;
	mov.u32 	%r18968, %r18961;
	mov.u32 	%r18969, %r18961;
	mov.u32 	%r18970, %r18961;
	mov.u32 	%r18971, %r18961;
	mov.u32 	%r18972, %r18961;
	mov.u32 	%r18973, %r18961;
	mov.u32 	%r18974, %r18961;
	mov.u32 	%r18975, %r18961;
	mov.u32 	%r1263, %r18961;
	mov.u32 	%r18980, %r18961;
	bra.uni 	BB4_331;

BB4_358:
	setp.eq.s32	%p236, %r1267, 13;
	@%p236 bra 	BB4_359;
	bra.uni 	BB4_362;

BB4_359:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	mov.u32 	%r18997, %r18989;
	mov.u32 	%r18998, %r18989;
	mov.u32 	%r18999, %r18989;
	mov.u32 	%r19000, %r18989;
	mov.u32 	%r19004, %r18989;
	bra.uni 	BB4_378;

BB4_314:
	setp.eq.s32	%p197, %r1267, 13;
	@%p197 bra 	BB4_315;
	bra.uni 	BB4_318;

BB4_315:
	and.b32  	%r10378, %r1266, 3;
	shl.b32 	%r10379, %r10378, 2;
	mov.u32 	%r10380, 1985229328;
	shr.u32 	%r10381, %r10380, %r10379;
	and.b32  	%r10362, %r10381, 65535;
	mov.u32 	%r18969, 0;
	// inline asm
	prmt.b32 %r10295, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10299, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10303, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10307, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10311, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10315, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10319, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10323, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10327, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10331, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10335, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10339, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10343, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10347, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10351, %r18969, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10355, %r1263, %r18969, %r10362;
	// inline asm
	// inline asm
	prmt.b32 %r10359, %r18969, %r1263, %r10362;
	// inline asm
	setp.eq.s32	%p216, %r1265, 0;
	selp.b32	%r18957, %r10331, %r10335, %p216;
	selp.b32	%r18958, %r10335, %r10339, %p216;
	selp.b32	%r18959, %r10339, %r10343, %p216;
	selp.b32	%r18960, %r10343, %r10347, %p216;
	selp.b32	%r18961, %r10315, %r10319, %p216;
	selp.b32	%r18962, %r10319, %r10323, %p216;
	selp.b32	%r18963, %r10323, %r10327, %p216;
	selp.b32	%r18964, %r10327, %r10331, %p216;
	selp.b32	%r18965, %r10299, %r10303, %p216;
	selp.b32	%r18966, %r10303, %r10307, %p216;
	selp.b32	%r18967, %r10307, %r10311, %p216;
	selp.b32	%r18968, %r10311, %r10315, %p216;
	selp.b32	%r18971, 0, %r10295, %p216;
	selp.b32	%r18972, %r10295, %r10299, %p216;
	selp.b32	%r18985, %r10347, %r10351, %p216;
	selp.b32	%r18986, %r10351, %r10355, %p216;
	selp.b32	%r18987, %r10355, %r10359, %p216;
	mov.u32 	%r18970, %r18969;
	mov.u32 	%r18973, %r18969;
	mov.u32 	%r18974, %r18969;
	mov.u32 	%r18975, %r18969;
	mov.u32 	%r1263, %r18969;
	mov.u32 	%r18977, %r18969;
	mov.u32 	%r18978, %r18969;
	mov.u32 	%r18979, %r18969;
	mov.u32 	%r18980, %r18969;
	mov.u32 	%r18981, %r18969;
	mov.u32 	%r18982, %r18969;
	mov.u32 	%r18983, %r18969;
	mov.u32 	%r18984, %r18969;
	mov.u32 	%r18988, %r18969;
	bra.uni 	BB4_331;

BB4_339:
	setp.eq.s32	%p250, %r1267, 3;
	@%p250 bra 	BB4_340;
	bra.uni 	BB4_362;

BB4_340:
	mov.u32 	%r18990, 0;
	// inline asm
	prmt.b32 %r19001, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18994, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18995, %r18990, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18996, %r1263, %r18990, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18989, %r18990, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18991, %r18990;
	mov.u32 	%r18992, %r18990;
	bra.uni 	BB4_378;

BB4_295:
	setp.eq.s32	%p211, %r1267, 3;
	@%p211 bra 	BB4_296;
	bra.uni 	BB4_318;

BB4_296:
	and.b32  	%r11248, %r1266, 3;
	shl.b32 	%r11249, %r11248, 2;
	mov.u32 	%r11250, 1985229328;
	shr.u32 	%r11251, %r11250, %r11249;
	and.b32  	%r11232, %r11251, 65535;
	mov.u32 	%r18961, 0;
	// inline asm
	prmt.b32 %r11165, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11169, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11173, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11177, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11181, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11185, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11189, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11193, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11197, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11201, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11205, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11209, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11213, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11217, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11221, %r18961, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11225, %r1263, %r18961, %r11232;
	// inline asm
	// inline asm
	prmt.b32 %r11229, %r18961, %r1263, %r11232;
	// inline asm
	setp.eq.s32	%p226, %r1265, 0;
	selp.b32	%r18957, 0, %r11165, %p226;
	selp.b32	%r18958, %r11165, %r11169, %p226;
	selp.b32	%r18959, %r11169, %r11173, %p226;
	selp.b32	%r18960, %r11173, %r11177, %p226;
	selp.b32	%r18973, %r11225, %r11229, %p226;
	selp.b32	%r18977, %r11209, %r11213, %p226;
	selp.b32	%r18978, %r11213, %r11217, %p226;
	selp.b32	%r18979, %r11217, %r11221, %p226;
	selp.b32	%r18980, %r11221, %r11225, %p226;
	selp.b32	%r18981, %r11193, %r11197, %p226;
	selp.b32	%r18982, %r11197, %r11201, %p226;
	selp.b32	%r18983, %r11201, %r11205, %p226;
	selp.b32	%r18984, %r11205, %r11209, %p226;
	selp.b32	%r18985, %r11177, %r11181, %p226;
	selp.b32	%r18986, %r11181, %r11185, %p226;
	selp.b32	%r18987, %r11185, %r11189, %p226;
	selp.b32	%r18988, %r11189, %r11193, %p226;
	mov.u32 	%r18962, %r18961;
	mov.u32 	%r18963, %r18961;
	mov.u32 	%r18964, %r18961;
	mov.u32 	%r18965, %r18961;
	mov.u32 	%r18966, %r18961;
	mov.u32 	%r18967, %r18961;
	mov.u32 	%r18968, %r18961;
	mov.u32 	%r18969, %r18961;
	mov.u32 	%r18970, %r18961;
	mov.u32 	%r18971, %r18961;
	mov.u32 	%r18972, %r18961;

BB4_328:
	mov.u32 	%r18974, %r18961;
	mov.u32 	%r18975, %r18961;
	mov.u32 	%r1263, %r18961;
	bra.uni 	BB4_331;

BB4_354:
	setp.eq.s32	%p239, %r1267, 11;
	@%p239 bra 	BB4_355;
	bra.uni 	BB4_362;

BB4_355:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;

BB4_368:
	mov.u32 	%r18998, %r18989;

BB4_369:
	mov.u32 	%r18999, %r18989;
	mov.u32 	%r19000, %r18989;
	bra.uni 	BB4_378;

BB4_310:
	setp.eq.s32	%p200, %r1267, 11;
	@%p200 bra 	BB4_311;
	bra.uni 	BB4_318;

BB4_311:
	and.b32  	%r10552, %r1266, 3;
	shl.b32 	%r10553, %r10552, 2;
	mov.u32 	%r10554, 1985229328;
	shr.u32 	%r10555, %r10554, %r10553;
	and.b32  	%r10536, %r10555, 65535;
	mov.u32 	%r18969, 0;
	// inline asm
	prmt.b32 %r10469, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10473, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10477, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10481, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10485, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10489, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10493, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10497, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10501, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10505, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10509, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10513, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10517, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10521, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10525, %r18969, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10529, %r1263, %r18969, %r10536;
	// inline asm
	// inline asm
	prmt.b32 %r10533, %r18969, %r1263, %r10536;
	// inline asm
	setp.eq.s32	%p218, %r1265, 0;
	selp.b32	%r18957, %r10497, %r10501, %p218;
	selp.b32	%r18958, %r10501, %r10505, %p218;
	selp.b32	%r18959, %r10505, %r10509, %p218;
	selp.b32	%r18960, %r10509, %r10513, %p218;
	selp.b32	%r18961, %r10481, %r10485, %p218;
	selp.b32	%r18962, %r10485, %r10489, %p218;
	selp.b32	%r18963, %r10489, %r10493, %p218;
	selp.b32	%r18964, %r10493, %r10497, %p218;
	selp.b32	%r18965, 0, %r10469, %p218;
	selp.b32	%r18966, %r10469, %r10473, %p218;
	selp.b32	%r18967, %r10473, %r10477, %p218;
	selp.b32	%r18968, %r10477, %r10481, %p218;
	selp.b32	%r18981, %r10529, %r10533, %p218;
	selp.b32	%r18985, %r10513, %r10517, %p218;
	selp.b32	%r18986, %r10517, %r10521, %p218;
	selp.b32	%r18987, %r10521, %r10525, %p218;
	selp.b32	%r18988, %r10525, %r10529, %p218;
	mov.u32 	%r18970, %r18969;
	mov.u32 	%r18971, %r18969;
	mov.u32 	%r18972, %r18969;
	mov.u32 	%r18973, %r18969;
	mov.u32 	%r18974, %r18969;
	mov.u32 	%r18975, %r18969;
	mov.u32 	%r1263, %r18969;
	mov.u32 	%r18977, %r18969;
	mov.u32 	%r18978, %r18969;
	mov.u32 	%r18979, %r18969;
	mov.u32 	%r18980, %r18969;

BB4_322:
	mov.u32 	%r18982, %r18969;
	mov.u32 	%r18983, %r18969;
	mov.u32 	%r18984, %r18969;
	bra.uni 	BB4_331;

BB4_346:
	setp.eq.s32	%p245, %r1267, 7;
	@%p245 bra 	BB4_347;
	bra.uni 	BB4_362;

BB4_347:
	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19002, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19003, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19004, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18997, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18998, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18999, %r18989, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r19000, %r1263, %r18989, %r1572;
	// inline asm
	// inline asm
	prmt.b32 %r18993, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;

BB4_372:
	mov.u32 	%r18994, %r18989;

BB4_373:
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	bra.uni 	BB4_378;

BB4_302:
	setp.eq.s32	%p206, %r1267, 7;
	@%p206 bra 	BB4_303;
	bra.uni 	BB4_318;

BB4_303:
	and.b32  	%r10900, %r1266, 3;
	shl.b32 	%r10901, %r10900, 2;
	mov.u32 	%r10902, 1985229328;
	shr.u32 	%r10903, %r10902, %r10901;
	and.b32  	%r10884, %r10903, 65535;
	mov.u32 	%r18965, 0;
	// inline asm
	prmt.b32 %r10817, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10821, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10825, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10829, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10833, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10837, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10841, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10845, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10849, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10853, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10857, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10861, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10865, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10869, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10873, %r18965, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10877, %r1263, %r18965, %r10884;
	// inline asm
	// inline asm
	prmt.b32 %r10881, %r18965, %r1263, %r10884;
	// inline asm
	setp.eq.s32	%p222, %r1265, 0;
	selp.b32	%r18957, %r10829, %r10833, %p222;
	selp.b32	%r18958, %r10833, %r10837, %p222;
	selp.b32	%r18959, %r10837, %r10841, %p222;
	selp.b32	%r18960, %r10841, %r10845, %p222;
	selp.b32	%r18961, 0, %r10817, %p222;
	selp.b32	%r18962, %r10817, %r10821, %p222;
	selp.b32	%r18963, %r10821, %r10825, %p222;
	selp.b32	%r18964, %r10825, %r10829, %p222;
	selp.b32	%r18977, %r10877, %r10881, %p222;
	selp.b32	%r18981, %r10861, %r10865, %p222;
	selp.b32	%r18982, %r10865, %r10869, %p222;
	selp.b32	%r18983, %r10869, %r10873, %p222;
	selp.b32	%r18984, %r10873, %r10877, %p222;
	selp.b32	%r18985, %r10845, %r10849, %p222;
	selp.b32	%r18986, %r10849, %r10853, %p222;
	selp.b32	%r18987, %r10853, %r10857, %p222;
	selp.b32	%r18988, %r10857, %r10861, %p222;
	mov.u32 	%r18966, %r18965;
	mov.u32 	%r18967, %r18965;
	mov.u32 	%r18968, %r18965;
	mov.u32 	%r18969, %r18965;
	mov.u32 	%r18970, %r18965;
	mov.u32 	%r18971, %r18965;
	mov.u32 	%r18972, %r18965;
	mov.u32 	%r18973, %r18965;
	mov.u32 	%r18974, %r18965;
	mov.u32 	%r18975, %r18965;
	mov.u32 	%r1263, %r18965;

BB4_325:
	mov.u32 	%r18978, %r18965;
	mov.u32 	%r18979, %r18965;
	mov.u32 	%r18980, %r18965;
	bra.uni 	BB4_331;

BB4_361:
	setp.ne.s32	%p234, %r1267, 15;
	@%p234 bra 	BB4_362;

	mov.u32 	%r18989, 0;
	// inline asm
	prmt.b32 %r19001, %r18989, %r1263, %r1572;
	// inline asm
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r18989;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	mov.u32 	%r18997, %r18989;
	mov.u32 	%r18998, %r18989;
	mov.u32 	%r18999, %r18989;
	mov.u32 	%r19000, %r18989;
	bra.uni 	BB4_363;

BB4_362:
	mov.u32 	%r18990, %r18989;
	mov.u32 	%r18991, %r18989;
	mov.u32 	%r18992, %r1263;
	mov.u32 	%r18993, %r18989;
	mov.u32 	%r18994, %r18989;
	mov.u32 	%r18995, %r18989;
	mov.u32 	%r18996, %r18989;
	mov.u32 	%r18997, %r18989;
	mov.u32 	%r18998, %r18989;
	mov.u32 	%r18999, %r18989;
	mov.u32 	%r19000, %r18989;
	mov.u32 	%r19001, %r18989;

BB4_363:
	mov.u32 	%r19002, %r18989;

BB4_364:
	mov.u32 	%r19003, %r18989;
	mov.u32 	%r19004, %r18989;

BB4_378:
	ld.local.u32 	%r12722, [%rd17+16];
	or.b32  	%r18960, %r12722, %r18992;
	ld.local.u32 	%r12723, [%rd17+20];
	ld.local.u32 	%r12724, [%rd17+24];
	ld.local.u32 	%r12725, [%rd17+28];
	ld.local.u32 	%r12726, [%rd17+32];
	ld.local.u32 	%r12727, [%rd17+36];
	ld.local.u32 	%r12728, [%rd17+40];
	ld.local.u32 	%r12729, [%rd17+44];
	ld.local.u32 	%r12730, [%rd17+48];
	ld.local.u32 	%r12731, [%rd17+52];
	ld.local.u32 	%r12732, [%rd17+56];
	ld.local.u32 	%r12733, [%rd17+60];
	ld.local.u32 	%r12734, [%rd17+64];
	ld.local.u32 	%r12735, [%rd17+68];
	ld.local.u32 	%r12736, [%rd17+72];
	st.local.u32 	[%rd17+16], %r18960;
	or.b32  	%r18959, %r12723, %r18991;
	st.local.u32 	[%rd17+20], %r18959;
	or.b32  	%r18958, %r12724, %r18990;
	st.local.u32 	[%rd17+24], %r18958;
	or.b32  	%r18957, %r12725, %r18989;
	st.local.u32 	[%rd17+28], %r18957;
	or.b32  	%r18964, %r12726, %r18996;
	st.local.u32 	[%rd17+32], %r18964;
	or.b32  	%r18963, %r12727, %r18995;
	st.local.u32 	[%rd17+36], %r18963;
	or.b32  	%r18962, %r12728, %r18994;
	st.local.u32 	[%rd17+40], %r18962;
	or.b32  	%r18961, %r12729, %r18993;
	st.local.u32 	[%rd17+44], %r18961;
	or.b32  	%r18968, %r12730, %r19000;
	st.local.u32 	[%rd17+48], %r18968;
	or.b32  	%r18967, %r12731, %r18999;
	st.local.u32 	[%rd17+52], %r18967;
	or.b32  	%r18966, %r12732, %r18998;
	st.local.u32 	[%rd17+56], %r18966;
	or.b32  	%r18965, %r12733, %r18997;
	st.local.u32 	[%rd17+60], %r18965;
	or.b32  	%r18972, %r12734, %r19004;
	st.local.u32 	[%rd17+64], %r18972;
	or.b32  	%r18971, %r12735, %r19003;
	st.local.u32 	[%rd17+68], %r18971;
	or.b32  	%r18970, %r12736, %r19002;
	st.local.u32 	[%rd17+72], %r18970;
	or.b32  	%r18969, %r18953, %r19001;
	bra.uni 	BB4_379;

BB4_317:
	setp.ne.s32	%p195, %r1267, 15;
	@%p195 bra 	BB4_318;

	and.b32  	%r10204, %r1266, 3;
	shl.b32 	%r10205, %r10204, 2;
	mov.u32 	%r10206, 1985229328;
	shr.u32 	%r10207, %r10206, %r10205;
	and.b32  	%r10188, %r10207, 65535;
	mov.u32 	%r18973, 0;
	// inline asm
	prmt.b32 %r10121, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10125, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10129, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10133, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10137, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10141, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10145, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10149, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10153, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10157, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10161, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10165, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10169, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10173, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10177, %r18973, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10181, %r1263, %r18973, %r10188;
	// inline asm
	// inline asm
	prmt.b32 %r10185, %r18973, %r1263, %r10188;
	// inline asm
	setp.eq.s32	%p214, %r1265, 0;
	selp.b32	%r18957, %r10165, %r10169, %p214;
	selp.b32	%r18958, %r10169, %r10173, %p214;
	selp.b32	%r18959, %r10173, %r10177, %p214;
	selp.b32	%r18960, %r10177, %r10181, %p214;
	selp.b32	%r18961, %r10149, %r10153, %p214;
	selp.b32	%r18962, %r10153, %r10157, %p214;
	selp.b32	%r18963, %r10157, %r10161, %p214;
	selp.b32	%r18964, %r10161, %r10165, %p214;
	selp.b32	%r18965, %r10133, %r10137, %p214;
	selp.b32	%r18966, %r10137, %r10141, %p214;
	selp.b32	%r18967, %r10141, %r10145, %p214;
	selp.b32	%r18968, %r10145, %r10149, %p214;
	selp.b32	%r18969, 0, %r10121, %p214;
	selp.b32	%r18970, %r10121, %r10125, %p214;
	selp.b32	%r18971, %r10125, %r10129, %p214;
	selp.b32	%r18972, %r10129, %r10133, %p214;
	selp.b32	%r18985, %r10181, %r10185, %p214;
	mov.u32 	%r18974, %r18973;
	mov.u32 	%r18975, %r18973;
	mov.u32 	%r1263, %r18973;
	mov.u32 	%r18977, %r18973;
	mov.u32 	%r18978, %r18973;
	mov.u32 	%r18979, %r18973;
	mov.u32 	%r18980, %r18973;
	mov.u32 	%r18981, %r18973;
	mov.u32 	%r18982, %r18973;
	mov.u32 	%r18983, %r18973;
	mov.u32 	%r18984, %r18973;
	mov.u32 	%r18986, %r18973;
	mov.u32 	%r18987, %r18973;
	mov.u32 	%r18988, %r18973;
	bra.uni 	BB4_331;

BB4_318:
	mov.u32 	%r18958, %r18957;
	mov.u32 	%r18959, %r18957;
	mov.u32 	%r18960, %r18957;
	mov.u32 	%r18961, %r18957;
	mov.u32 	%r18962, %r18957;
	mov.u32 	%r18963, %r18957;
	mov.u32 	%r18964, %r18957;
	mov.u32 	%r18965, %r18957;
	mov.u32 	%r18966, %r18957;
	mov.u32 	%r18967, %r18957;
	mov.u32 	%r18968, %r18957;
	mov.u32 	%r18969, %r18957;
	mov.u32 	%r18970, %r18957;
	mov.u32 	%r18971, %r18957;
	mov.u32 	%r18972, %r18957;
	mov.u32 	%r18973, %r18957;
	mov.u32 	%r18974, %r18957;
	mov.u32 	%r18975, %r18957;
	mov.u32 	%r18977, %r18957;
	mov.u32 	%r18978, %r18957;
	mov.u32 	%r18979, %r18957;
	mov.u32 	%r18980, %r18957;
	mov.u32 	%r18981, %r18957;
	mov.u32 	%r18982, %r18957;
	mov.u32 	%r18983, %r18957;
	mov.u32 	%r18984, %r18957;
	mov.u32 	%r18985, %r18957;
	mov.u32 	%r18986, %r18957;
	mov.u32 	%r18987, %r18957;
	mov.u32 	%r18988, %r18957;

BB4_331:
	ld.local.u32 	%r11513, [%rd17+16];
	or.b32  	%r11514, %r11513, %r1263;
	ld.local.u32 	%r11515, [%rd17+20];
	or.b32  	%r11516, %r11515, %r18975;
	ld.local.u32 	%r11517, [%rd17+24];
	or.b32  	%r11518, %r11517, %r18974;
	ld.local.u32 	%r11519, [%rd17+28];
	or.b32  	%r11520, %r11519, %r18973;
	ld.local.u32 	%r11521, [%rd17+32];
	or.b32  	%r11522, %r11521, %r18980;
	ld.local.u32 	%r11523, [%rd17+36];
	or.b32  	%r11524, %r11523, %r18979;
	ld.local.u32 	%r11525, [%rd17+40];
	or.b32  	%r11526, %r11525, %r18978;
	ld.local.u32 	%r11527, [%rd17+44];
	or.b32  	%r11528, %r11527, %r18977;
	ld.local.u32 	%r11529, [%rd17+48];
	or.b32  	%r11530, %r11529, %r18984;
	ld.local.u32 	%r11531, [%rd17+52];
	or.b32  	%r11532, %r11531, %r18983;
	ld.local.u32 	%r11533, [%rd17+56];
	or.b32  	%r11534, %r11533, %r18982;
	ld.local.u32 	%r11535, [%rd17+60];
	or.b32  	%r11536, %r11535, %r18981;
	ld.local.u32 	%r11537, [%rd17+64];
	or.b32  	%r11538, %r11537, %r18988;
	ld.local.u32 	%r11539, [%rd17+68];
	or.b32  	%r11540, %r11539, %r18987;
	ld.local.u32 	%r11541, [%rd17+72];
	or.b32  	%r11542, %r11541, %r18986;
	ld.local.u32 	%r11543, [%rd17+12];
	ld.local.u32 	%r11544, [%rd17+8];
	xor.b32  	%r11545, %r11543, %r11544;
	ld.local.u32 	%r11546, [%rd17+4];
	and.b32  	%r11547, %r11545, %r11546;
	xor.b32  	%r11548, %r11547, %r11543;
	ld.local.u32 	%r11549, [%rd17];
	add.s32 	%r11550, %r11514, %r11549;
	add.s32 	%r11551, %r11550, %r11548;
	add.s32 	%r11552, %r11551, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11552, 7;
	shr.b32 	%rhs, %r11552, 25;
	add.u32 	%r11553, %lhs, %rhs;
	}
	add.s32 	%r11554, %r11553, %r11546;
	xor.b32  	%r11555, %r11544, %r11546;
	and.b32  	%r11556, %r11554, %r11555;
	xor.b32  	%r11557, %r11556, %r11544;
	add.s32 	%r11558, %r11516, %r11543;
	add.s32 	%r11559, %r11558, %r11557;
	add.s32 	%r11560, %r11559, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11560, 12;
	shr.b32 	%rhs, %r11560, 20;
	add.u32 	%r11561, %lhs, %rhs;
	}
	add.s32 	%r11562, %r11561, %r11554;
	xor.b32  	%r11563, %r11554, %r11546;
	and.b32  	%r11564, %r11562, %r11563;
	xor.b32  	%r11565, %r11564, %r11546;
	add.s32 	%r11566, %r11518, %r11544;
	add.s32 	%r11567, %r11566, %r11565;
	add.s32 	%r11568, %r11567, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11568, 17;
	shr.b32 	%rhs, %r11568, 15;
	add.u32 	%r11569, %lhs, %rhs;
	}
	add.s32 	%r11570, %r11569, %r11562;
	xor.b32  	%r11571, %r11562, %r11554;
	and.b32  	%r11572, %r11570, %r11571;
	xor.b32  	%r11573, %r11572, %r11554;
	add.s32 	%r11574, %r11520, %r11546;
	add.s32 	%r11575, %r11574, %r11573;
	add.s32 	%r11576, %r11575, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11576, 22;
	shr.b32 	%rhs, %r11576, 10;
	add.u32 	%r11577, %lhs, %rhs;
	}
	add.s32 	%r11578, %r11577, %r11570;
	xor.b32  	%r11579, %r11570, %r11562;
	and.b32  	%r11580, %r11578, %r11579;
	xor.b32  	%r11581, %r11580, %r11562;
	add.s32 	%r11582, %r11522, %r11554;
	add.s32 	%r11583, %r11582, %r11581;
	add.s32 	%r11584, %r11583, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11584, 7;
	shr.b32 	%rhs, %r11584, 25;
	add.u32 	%r11585, %lhs, %rhs;
	}
	add.s32 	%r11586, %r11585, %r11578;
	xor.b32  	%r11587, %r11578, %r11570;
	and.b32  	%r11588, %r11586, %r11587;
	xor.b32  	%r11589, %r11588, %r11570;
	add.s32 	%r11590, %r11524, %r11562;
	add.s32 	%r11591, %r11590, %r11589;
	add.s32 	%r11592, %r11591, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11592, 12;
	shr.b32 	%rhs, %r11592, 20;
	add.u32 	%r11593, %lhs, %rhs;
	}
	add.s32 	%r11594, %r11593, %r11586;
	xor.b32  	%r11595, %r11586, %r11578;
	and.b32  	%r11596, %r11594, %r11595;
	xor.b32  	%r11597, %r11596, %r11578;
	add.s32 	%r11598, %r11526, %r11570;
	add.s32 	%r11599, %r11598, %r11597;
	add.s32 	%r11600, %r11599, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11600, 17;
	shr.b32 	%rhs, %r11600, 15;
	add.u32 	%r11601, %lhs, %rhs;
	}
	add.s32 	%r11602, %r11601, %r11594;
	xor.b32  	%r11603, %r11594, %r11586;
	and.b32  	%r11604, %r11602, %r11603;
	xor.b32  	%r11605, %r11604, %r11586;
	add.s32 	%r11606, %r11528, %r11578;
	add.s32 	%r11607, %r11606, %r11605;
	add.s32 	%r11608, %r11607, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11608, 22;
	shr.b32 	%rhs, %r11608, 10;
	add.u32 	%r11609, %lhs, %rhs;
	}
	add.s32 	%r11610, %r11609, %r11602;
	xor.b32  	%r11611, %r11602, %r11594;
	and.b32  	%r11612, %r11610, %r11611;
	xor.b32  	%r11613, %r11612, %r11594;
	add.s32 	%r11614, %r11530, %r11586;
	add.s32 	%r11615, %r11614, %r11613;
	add.s32 	%r11616, %r11615, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11616, 7;
	shr.b32 	%rhs, %r11616, 25;
	add.u32 	%r11617, %lhs, %rhs;
	}
	add.s32 	%r11618, %r11617, %r11610;
	xor.b32  	%r11619, %r11610, %r11602;
	and.b32  	%r11620, %r11618, %r11619;
	xor.b32  	%r11621, %r11620, %r11602;
	add.s32 	%r11622, %r11532, %r11594;
	add.s32 	%r11623, %r11622, %r11621;
	add.s32 	%r11624, %r11623, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11624, 12;
	shr.b32 	%rhs, %r11624, 20;
	add.u32 	%r11625, %lhs, %rhs;
	}
	add.s32 	%r11626, %r11625, %r11618;
	xor.b32  	%r11627, %r11618, %r11610;
	and.b32  	%r11628, %r11626, %r11627;
	xor.b32  	%r11629, %r11628, %r11610;
	add.s32 	%r11630, %r11534, %r11602;
	add.s32 	%r11631, %r11630, %r11629;
	add.s32 	%r11632, %r11631, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11632, 17;
	shr.b32 	%rhs, %r11632, 15;
	add.u32 	%r11633, %lhs, %rhs;
	}
	add.s32 	%r11634, %r11633, %r11626;
	xor.b32  	%r11635, %r11626, %r11618;
	and.b32  	%r11636, %r11634, %r11635;
	xor.b32  	%r11637, %r11636, %r11618;
	add.s32 	%r11638, %r11536, %r11610;
	add.s32 	%r11639, %r11638, %r11637;
	add.s32 	%r11640, %r11639, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11640, 22;
	shr.b32 	%rhs, %r11640, 10;
	add.u32 	%r11641, %lhs, %rhs;
	}
	add.s32 	%r11642, %r11641, %r11634;
	xor.b32  	%r11643, %r11634, %r11626;
	and.b32  	%r11644, %r11642, %r11643;
	xor.b32  	%r11645, %r11644, %r11626;
	add.s32 	%r11646, %r11538, %r11618;
	add.s32 	%r11647, %r11646, %r11645;
	add.s32 	%r11648, %r11647, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11648, 7;
	shr.b32 	%rhs, %r11648, 25;
	add.u32 	%r11649, %lhs, %rhs;
	}
	add.s32 	%r11650, %r11649, %r11642;
	xor.b32  	%r11651, %r11642, %r11634;
	and.b32  	%r11652, %r11650, %r11651;
	xor.b32  	%r11653, %r11652, %r11634;
	add.s32 	%r11654, %r11540, %r11626;
	add.s32 	%r11655, %r11654, %r11653;
	add.s32 	%r11656, %r11655, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11656, 12;
	shr.b32 	%rhs, %r11656, 20;
	add.u32 	%r11657, %lhs, %rhs;
	}
	add.s32 	%r11658, %r11657, %r11650;
	xor.b32  	%r11659, %r11650, %r11642;
	and.b32  	%r11660, %r11658, %r11659;
	xor.b32  	%r11661, %r11660, %r11642;
	add.s32 	%r11662, %r11542, %r11634;
	add.s32 	%r11663, %r11662, %r11661;
	add.s32 	%r11664, %r11663, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11664, 17;
	shr.b32 	%rhs, %r11664, 15;
	add.u32 	%r11665, %lhs, %rhs;
	}
	add.s32 	%r11666, %r11665, %r11658;
	xor.b32  	%r11667, %r11658, %r11650;
	and.b32  	%r11668, %r11666, %r11667;
	xor.b32  	%r11669, %r11668, %r11650;
	or.b32  	%r11670, %r18953, %r18985;
	add.s32 	%r11671, %r11670, %r11642;
	add.s32 	%r11672, %r11671, %r11669;
	add.s32 	%r11673, %r11672, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11673, 22;
	shr.b32 	%rhs, %r11673, 10;
	add.u32 	%r11674, %lhs, %rhs;
	}
	add.s32 	%r11675, %r11674, %r11666;
	xor.b32  	%r11676, %r11675, %r11666;
	and.b32  	%r11677, %r11676, %r11658;
	xor.b32  	%r11678, %r11677, %r11666;
	add.s32 	%r11679, %r11516, %r11650;
	add.s32 	%r11680, %r11679, %r11678;
	add.s32 	%r11681, %r11680, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11681, 5;
	shr.b32 	%rhs, %r11681, 27;
	add.u32 	%r11682, %lhs, %rhs;
	}
	add.s32 	%r11683, %r11682, %r11675;
	xor.b32  	%r11684, %r11683, %r11675;
	and.b32  	%r11685, %r11684, %r11666;
	xor.b32  	%r11686, %r11685, %r11675;
	add.s32 	%r11687, %r11526, %r11658;
	add.s32 	%r11688, %r11687, %r11686;
	add.s32 	%r11689, %r11688, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11689, 9;
	shr.b32 	%rhs, %r11689, 23;
	add.u32 	%r11690, %lhs, %rhs;
	}
	add.s32 	%r11691, %r11690, %r11683;
	xor.b32  	%r11692, %r11691, %r11683;
	and.b32  	%r11693, %r11692, %r11675;
	xor.b32  	%r11694, %r11693, %r11683;
	add.s32 	%r11695, %r11536, %r11666;
	add.s32 	%r11696, %r11695, %r11694;
	add.s32 	%r11697, %r11696, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11697, 14;
	shr.b32 	%rhs, %r11697, 18;
	add.u32 	%r11698, %lhs, %rhs;
	}
	add.s32 	%r11699, %r11698, %r11691;
	xor.b32  	%r11700, %r11699, %r11691;
	and.b32  	%r11701, %r11700, %r11683;
	xor.b32  	%r11702, %r11701, %r11691;
	add.s32 	%r11703, %r11514, %r11675;
	add.s32 	%r11704, %r11703, %r11702;
	add.s32 	%r11705, %r11704, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11705, 20;
	shr.b32 	%rhs, %r11705, 12;
	add.u32 	%r11706, %lhs, %rhs;
	}
	add.s32 	%r11707, %r11706, %r11699;
	xor.b32  	%r11708, %r11707, %r11699;
	and.b32  	%r11709, %r11708, %r11691;
	xor.b32  	%r11710, %r11709, %r11699;
	add.s32 	%r11711, %r11524, %r11683;
	add.s32 	%r11712, %r11711, %r11710;
	add.s32 	%r11713, %r11712, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11713, 5;
	shr.b32 	%rhs, %r11713, 27;
	add.u32 	%r11714, %lhs, %rhs;
	}
	add.s32 	%r11715, %r11714, %r11707;
	xor.b32  	%r11716, %r11715, %r11707;
	and.b32  	%r11717, %r11716, %r11699;
	xor.b32  	%r11718, %r11717, %r11707;
	add.s32 	%r11719, %r11534, %r11691;
	add.s32 	%r11720, %r11719, %r11718;
	add.s32 	%r11721, %r11720, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11721, 9;
	shr.b32 	%rhs, %r11721, 23;
	add.u32 	%r11722, %lhs, %rhs;
	}
	add.s32 	%r11723, %r11722, %r11715;
	xor.b32  	%r11724, %r11723, %r11715;
	and.b32  	%r11725, %r11724, %r11707;
	xor.b32  	%r11726, %r11725, %r11715;
	add.s32 	%r11727, %r11670, %r11699;
	add.s32 	%r11728, %r11727, %r11726;
	add.s32 	%r11729, %r11728, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11729, 14;
	shr.b32 	%rhs, %r11729, 18;
	add.u32 	%r11730, %lhs, %rhs;
	}
	add.s32 	%r11731, %r11730, %r11723;
	xor.b32  	%r11732, %r11731, %r11723;
	and.b32  	%r11733, %r11732, %r11715;
	xor.b32  	%r11734, %r11733, %r11723;
	add.s32 	%r11735, %r11522, %r11707;
	add.s32 	%r11736, %r11735, %r11734;
	add.s32 	%r11737, %r11736, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11737, 20;
	shr.b32 	%rhs, %r11737, 12;
	add.u32 	%r11738, %lhs, %rhs;
	}
	add.s32 	%r11739, %r11738, %r11731;
	xor.b32  	%r11740, %r11739, %r11731;
	and.b32  	%r11741, %r11740, %r11723;
	xor.b32  	%r11742, %r11741, %r11731;
	add.s32 	%r11743, %r11532, %r11715;
	add.s32 	%r11744, %r11743, %r11742;
	add.s32 	%r11745, %r11744, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11745, 5;
	shr.b32 	%rhs, %r11745, 27;
	add.u32 	%r11746, %lhs, %rhs;
	}
	add.s32 	%r11747, %r11746, %r11739;
	xor.b32  	%r11748, %r11747, %r11739;
	and.b32  	%r11749, %r11748, %r11731;
	xor.b32  	%r11750, %r11749, %r11739;
	add.s32 	%r11751, %r11542, %r11723;
	add.s32 	%r11752, %r11751, %r11750;
	add.s32 	%r11753, %r11752, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11753, 9;
	shr.b32 	%rhs, %r11753, 23;
	add.u32 	%r11754, %lhs, %rhs;
	}
	add.s32 	%r11755, %r11754, %r11747;
	xor.b32  	%r11756, %r11755, %r11747;
	and.b32  	%r11757, %r11756, %r11739;
	xor.b32  	%r11758, %r11757, %r11747;
	add.s32 	%r11759, %r11520, %r11731;
	add.s32 	%r11760, %r11759, %r11758;
	add.s32 	%r11761, %r11760, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11761, 14;
	shr.b32 	%rhs, %r11761, 18;
	add.u32 	%r11762, %lhs, %rhs;
	}
	add.s32 	%r11763, %r11762, %r11755;
	xor.b32  	%r11764, %r11763, %r11755;
	and.b32  	%r11765, %r11764, %r11747;
	xor.b32  	%r11766, %r11765, %r11755;
	add.s32 	%r11767, %r11530, %r11739;
	add.s32 	%r11768, %r11767, %r11766;
	add.s32 	%r11769, %r11768, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11769, 20;
	shr.b32 	%rhs, %r11769, 12;
	add.u32 	%r11770, %lhs, %rhs;
	}
	add.s32 	%r11771, %r11770, %r11763;
	xor.b32  	%r11772, %r11771, %r11763;
	and.b32  	%r11773, %r11772, %r11755;
	xor.b32  	%r11774, %r11773, %r11763;
	add.s32 	%r11775, %r11540, %r11747;
	add.s32 	%r11776, %r11775, %r11774;
	add.s32 	%r11777, %r11776, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11777, 5;
	shr.b32 	%rhs, %r11777, 27;
	add.u32 	%r11778, %lhs, %rhs;
	}
	add.s32 	%r11779, %r11778, %r11771;
	xor.b32  	%r11780, %r11779, %r11771;
	and.b32  	%r11781, %r11780, %r11763;
	xor.b32  	%r11782, %r11781, %r11771;
	add.s32 	%r11783, %r11518, %r11755;
	add.s32 	%r11784, %r11783, %r11782;
	add.s32 	%r11785, %r11784, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11785, 9;
	shr.b32 	%rhs, %r11785, 23;
	add.u32 	%r11786, %lhs, %rhs;
	}
	add.s32 	%r11787, %r11786, %r11779;
	xor.b32  	%r11788, %r11787, %r11779;
	and.b32  	%r11789, %r11788, %r11771;
	xor.b32  	%r11790, %r11789, %r11779;
	add.s32 	%r11791, %r11528, %r11763;
	add.s32 	%r11792, %r11791, %r11790;
	add.s32 	%r11793, %r11792, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11793, 14;
	shr.b32 	%rhs, %r11793, 18;
	add.u32 	%r11794, %lhs, %rhs;
	}
	add.s32 	%r11795, %r11794, %r11787;
	xor.b32  	%r11796, %r11795, %r11787;
	and.b32  	%r11797, %r11796, %r11779;
	xor.b32  	%r11798, %r11797, %r11787;
	add.s32 	%r11799, %r11538, %r11771;
	add.s32 	%r11800, %r11799, %r11798;
	add.s32 	%r11801, %r11800, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11801, 20;
	shr.b32 	%rhs, %r11801, 12;
	add.u32 	%r11802, %lhs, %rhs;
	}
	add.s32 	%r11803, %r11802, %r11795;
	xor.b32  	%r11804, %r11803, %r11795;
	xor.b32  	%r11805, %r11804, %r11787;
	add.s32 	%r11806, %r11524, %r11779;
	add.s32 	%r11807, %r11806, %r11805;
	add.s32 	%r11808, %r11807, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11808, 4;
	shr.b32 	%rhs, %r11808, 28;
	add.u32 	%r11809, %lhs, %rhs;
	}
	add.s32 	%r11810, %r11809, %r11803;
	xor.b32  	%r11811, %r11810, %r11804;
	add.s32 	%r11812, %r11530, %r11787;
	add.s32 	%r11813, %r11812, %r11811;
	add.s32 	%r11814, %r11813, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11814, 11;
	shr.b32 	%rhs, %r11814, 21;
	add.u32 	%r11815, %lhs, %rhs;
	}
	add.s32 	%r11816, %r11815, %r11810;
	xor.b32  	%r11817, %r11816, %r11810;
	xor.b32  	%r11818, %r11817, %r11803;
	add.s32 	%r11819, %r11536, %r11795;
	add.s32 	%r11820, %r11819, %r11818;
	add.s32 	%r11821, %r11820, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11821, 16;
	shr.b32 	%rhs, %r11821, 16;
	add.u32 	%r11822, %lhs, %rhs;
	}
	add.s32 	%r11823, %r11822, %r11816;
	xor.b32  	%r11824, %r11823, %r11817;
	add.s32 	%r11825, %r11542, %r11803;
	add.s32 	%r11826, %r11825, %r11824;
	add.s32 	%r11827, %r11826, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11827, 23;
	shr.b32 	%rhs, %r11827, 9;
	add.u32 	%r11828, %lhs, %rhs;
	}
	add.s32 	%r11829, %r11828, %r11823;
	xor.b32  	%r11830, %r11829, %r11823;
	xor.b32  	%r11831, %r11830, %r11816;
	add.s32 	%r11832, %r11516, %r11810;
	add.s32 	%r11833, %r11832, %r11831;
	add.s32 	%r11834, %r11833, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11834, 4;
	shr.b32 	%rhs, %r11834, 28;
	add.u32 	%r11835, %lhs, %rhs;
	}
	add.s32 	%r11836, %r11835, %r11829;
	xor.b32  	%r11837, %r11836, %r11830;
	add.s32 	%r11838, %r11522, %r11816;
	add.s32 	%r11839, %r11838, %r11837;
	add.s32 	%r11840, %r11839, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11840, 11;
	shr.b32 	%rhs, %r11840, 21;
	add.u32 	%r11841, %lhs, %rhs;
	}
	add.s32 	%r11842, %r11841, %r11836;
	xor.b32  	%r11843, %r11842, %r11836;
	xor.b32  	%r11844, %r11843, %r11829;
	add.s32 	%r11845, %r11528, %r11823;
	add.s32 	%r11846, %r11845, %r11844;
	add.s32 	%r11847, %r11846, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11847, 16;
	shr.b32 	%rhs, %r11847, 16;
	add.u32 	%r11848, %lhs, %rhs;
	}
	add.s32 	%r11849, %r11848, %r11842;
	xor.b32  	%r11850, %r11849, %r11843;
	add.s32 	%r11851, %r11534, %r11829;
	add.s32 	%r11852, %r11851, %r11850;
	add.s32 	%r11853, %r11852, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11853, 23;
	shr.b32 	%rhs, %r11853, 9;
	add.u32 	%r11854, %lhs, %rhs;
	}
	add.s32 	%r11855, %r11854, %r11849;
	xor.b32  	%r11856, %r11855, %r11849;
	xor.b32  	%r11857, %r11856, %r11842;
	add.s32 	%r11858, %r11540, %r11836;
	add.s32 	%r11859, %r11858, %r11857;
	add.s32 	%r11860, %r11859, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11860, 4;
	shr.b32 	%rhs, %r11860, 28;
	add.u32 	%r11861, %lhs, %rhs;
	}
	add.s32 	%r11862, %r11861, %r11855;
	xor.b32  	%r11863, %r11862, %r11856;
	add.s32 	%r11864, %r11514, %r11842;
	add.s32 	%r11865, %r11864, %r11863;
	add.s32 	%r11866, %r11865, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11866, 11;
	shr.b32 	%rhs, %r11866, 21;
	add.u32 	%r11867, %lhs, %rhs;
	}
	add.s32 	%r11868, %r11867, %r11862;
	xor.b32  	%r11869, %r11868, %r11862;
	xor.b32  	%r11870, %r11869, %r11855;
	add.s32 	%r11871, %r11520, %r11849;
	add.s32 	%r11872, %r11871, %r11870;
	add.s32 	%r11873, %r11872, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11873, 16;
	shr.b32 	%rhs, %r11873, 16;
	add.u32 	%r11874, %lhs, %rhs;
	}
	add.s32 	%r11875, %r11874, %r11868;
	xor.b32  	%r11876, %r11875, %r11869;
	add.s32 	%r11877, %r11526, %r11855;
	add.s32 	%r11878, %r11877, %r11876;
	add.s32 	%r11879, %r11878, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11879, 23;
	shr.b32 	%rhs, %r11879, 9;
	add.u32 	%r11880, %lhs, %rhs;
	}
	add.s32 	%r11881, %r11880, %r11875;
	xor.b32  	%r11882, %r11881, %r11875;
	xor.b32  	%r11883, %r11882, %r11868;
	add.s32 	%r11884, %r11532, %r11862;
	add.s32 	%r11885, %r11884, %r11883;
	add.s32 	%r11886, %r11885, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11886, 4;
	shr.b32 	%rhs, %r11886, 28;
	add.u32 	%r11887, %lhs, %rhs;
	}
	add.s32 	%r11888, %r11887, %r11881;
	xor.b32  	%r11889, %r11888, %r11882;
	add.s32 	%r11890, %r11538, %r11868;
	add.s32 	%r11891, %r11890, %r11889;
	add.s32 	%r11892, %r11891, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11892, 11;
	shr.b32 	%rhs, %r11892, 21;
	add.u32 	%r11893, %lhs, %rhs;
	}
	add.s32 	%r11894, %r11893, %r11888;
	xor.b32  	%r11895, %r11894, %r11888;
	xor.b32  	%r11896, %r11895, %r11881;
	add.s32 	%r11897, %r11670, %r11875;
	add.s32 	%r11898, %r11897, %r11896;
	add.s32 	%r11899, %r11898, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11899, 16;
	shr.b32 	%rhs, %r11899, 16;
	add.u32 	%r11900, %lhs, %rhs;
	}
	add.s32 	%r11901, %r11900, %r11894;
	xor.b32  	%r11902, %r11901, %r11895;
	add.s32 	%r11903, %r11518, %r11881;
	add.s32 	%r11904, %r11903, %r11902;
	add.s32 	%r11905, %r11904, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11905, 23;
	shr.b32 	%rhs, %r11905, 9;
	add.u32 	%r11906, %lhs, %rhs;
	}
	add.s32 	%r11907, %r11906, %r11901;
	not.b32 	%r11908, %r11894;
	or.b32  	%r11909, %r11907, %r11908;
	xor.b32  	%r11910, %r11909, %r11901;
	add.s32 	%r11911, %r11514, %r11888;
	add.s32 	%r11912, %r11911, %r11910;
	add.s32 	%r11913, %r11912, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11913, 6;
	shr.b32 	%rhs, %r11913, 26;
	add.u32 	%r11914, %lhs, %rhs;
	}
	add.s32 	%r11915, %r11914, %r11907;
	not.b32 	%r11916, %r11901;
	or.b32  	%r11917, %r11915, %r11916;
	xor.b32  	%r11918, %r11917, %r11907;
	add.s32 	%r11919, %r11528, %r11894;
	add.s32 	%r11920, %r11919, %r11918;
	add.s32 	%r11921, %r11920, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11921, 10;
	shr.b32 	%rhs, %r11921, 22;
	add.u32 	%r11922, %lhs, %rhs;
	}
	add.s32 	%r11923, %r11922, %r11915;
	not.b32 	%r11924, %r11907;
	or.b32  	%r11925, %r11923, %r11924;
	xor.b32  	%r11926, %r11925, %r11915;
	add.s32 	%r11927, %r11542, %r11901;
	add.s32 	%r11928, %r11927, %r11926;
	add.s32 	%r11929, %r11928, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11929, 15;
	shr.b32 	%rhs, %r11929, 17;
	add.u32 	%r11930, %lhs, %rhs;
	}
	add.s32 	%r11931, %r11930, %r11923;
	not.b32 	%r11932, %r11915;
	or.b32  	%r11933, %r11931, %r11932;
	xor.b32  	%r11934, %r11933, %r11923;
	add.s32 	%r11935, %r11524, %r11907;
	add.s32 	%r11936, %r11935, %r11934;
	add.s32 	%r11937, %r11936, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11937, 21;
	shr.b32 	%rhs, %r11937, 11;
	add.u32 	%r11938, %lhs, %rhs;
	}
	add.s32 	%r11939, %r11938, %r11931;
	not.b32 	%r11940, %r11923;
	or.b32  	%r11941, %r11939, %r11940;
	xor.b32  	%r11942, %r11941, %r11931;
	add.s32 	%r11943, %r11538, %r11915;
	add.s32 	%r11944, %r11943, %r11942;
	add.s32 	%r11945, %r11944, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11945, 6;
	shr.b32 	%rhs, %r11945, 26;
	add.u32 	%r11946, %lhs, %rhs;
	}
	add.s32 	%r11947, %r11946, %r11939;
	not.b32 	%r11948, %r11931;
	or.b32  	%r11949, %r11947, %r11948;
	xor.b32  	%r11950, %r11949, %r11939;
	add.s32 	%r11951, %r11520, %r11923;
	add.s32 	%r11952, %r11951, %r11950;
	add.s32 	%r11953, %r11952, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11953, 10;
	shr.b32 	%rhs, %r11953, 22;
	add.u32 	%r11954, %lhs, %rhs;
	}
	add.s32 	%r11955, %r11954, %r11947;
	not.b32 	%r11956, %r11939;
	or.b32  	%r11957, %r11955, %r11956;
	xor.b32  	%r11958, %r11957, %r11947;
	add.s32 	%r11959, %r11534, %r11931;
	add.s32 	%r11960, %r11959, %r11958;
	add.s32 	%r11961, %r11960, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11961, 15;
	shr.b32 	%rhs, %r11961, 17;
	add.u32 	%r11962, %lhs, %rhs;
	}
	add.s32 	%r11963, %r11962, %r11955;
	not.b32 	%r11964, %r11947;
	or.b32  	%r11965, %r11963, %r11964;
	xor.b32  	%r11966, %r11965, %r11955;
	add.s32 	%r11967, %r11516, %r11939;
	add.s32 	%r11968, %r11967, %r11966;
	add.s32 	%r11969, %r11968, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11969, 21;
	shr.b32 	%rhs, %r11969, 11;
	add.u32 	%r11970, %lhs, %rhs;
	}
	add.s32 	%r11971, %r11970, %r11963;
	not.b32 	%r11972, %r11955;
	or.b32  	%r11973, %r11971, %r11972;
	xor.b32  	%r11974, %r11973, %r11963;
	add.s32 	%r11975, %r11530, %r11947;
	add.s32 	%r11976, %r11975, %r11974;
	add.s32 	%r11977, %r11976, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11977, 6;
	shr.b32 	%rhs, %r11977, 26;
	add.u32 	%r11978, %lhs, %rhs;
	}
	add.s32 	%r11979, %r11978, %r11971;
	not.b32 	%r11980, %r11963;
	or.b32  	%r11981, %r11979, %r11980;
	xor.b32  	%r11982, %r11981, %r11971;
	add.s32 	%r11983, %r11670, %r11955;
	add.s32 	%r11984, %r11983, %r11982;
	add.s32 	%r11985, %r11984, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11985, 10;
	shr.b32 	%rhs, %r11985, 22;
	add.u32 	%r11986, %lhs, %rhs;
	}
	add.s32 	%r11987, %r11986, %r11979;
	not.b32 	%r11988, %r11971;
	or.b32  	%r11989, %r11987, %r11988;
	xor.b32  	%r11990, %r11989, %r11979;
	add.s32 	%r11991, %r11526, %r11963;
	add.s32 	%r11992, %r11991, %r11990;
	add.s32 	%r11993, %r11992, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11993, 15;
	shr.b32 	%rhs, %r11993, 17;
	add.u32 	%r11994, %lhs, %rhs;
	}
	add.s32 	%r11995, %r11994, %r11987;
	not.b32 	%r11996, %r11979;
	or.b32  	%r11997, %r11995, %r11996;
	xor.b32  	%r11998, %r11997, %r11987;
	add.s32 	%r11999, %r11540, %r11971;
	add.s32 	%r12000, %r11999, %r11998;
	add.s32 	%r12001, %r12000, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12001, 21;
	shr.b32 	%rhs, %r12001, 11;
	add.u32 	%r12002, %lhs, %rhs;
	}
	add.s32 	%r12003, %r12002, %r11995;
	not.b32 	%r12004, %r11987;
	or.b32  	%r12005, %r12003, %r12004;
	xor.b32  	%r12006, %r12005, %r11995;
	add.s32 	%r12007, %r11522, %r11979;
	add.s32 	%r12008, %r12007, %r12006;
	add.s32 	%r12009, %r12008, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12009, 6;
	shr.b32 	%rhs, %r12009, 26;
	add.u32 	%r12010, %lhs, %rhs;
	}
	add.s32 	%r12011, %r12010, %r12003;
	not.b32 	%r12012, %r11995;
	or.b32  	%r12013, %r12011, %r12012;
	xor.b32  	%r12014, %r12013, %r12003;
	add.s32 	%r12015, %r11536, %r11987;
	add.s32 	%r12016, %r12015, %r12014;
	add.s32 	%r12017, %r12016, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12017, 10;
	shr.b32 	%rhs, %r12017, 22;
	add.u32 	%r12018, %lhs, %rhs;
	}
	add.s32 	%r12019, %r12018, %r12011;
	not.b32 	%r12020, %r12003;
	or.b32  	%r12021, %r12019, %r12020;
	xor.b32  	%r12022, %r12021, %r12011;
	add.s32 	%r12023, %r11518, %r11995;
	add.s32 	%r12024, %r12023, %r12022;
	add.s32 	%r12025, %r12024, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12025, 15;
	shr.b32 	%rhs, %r12025, 17;
	add.u32 	%r12026, %lhs, %rhs;
	}
	add.s32 	%r12027, %r12026, %r12019;
	not.b32 	%r12028, %r12011;
	or.b32  	%r12029, %r12027, %r12028;
	xor.b32  	%r12030, %r12029, %r12019;
	add.s32 	%r12031, %r11532, %r12003;
	add.s32 	%r12032, %r12031, %r12030;
	add.s32 	%r12033, %r12032, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12033, 21;
	shr.b32 	%rhs, %r12033, 11;
	add.u32 	%r12034, %lhs, %rhs;
	}
	add.s32 	%r12035, %r12011, %r11549;
	st.local.u32 	[%rd17], %r12035;
	add.s32 	%r12036, %r12027, %r11546;
	add.s32 	%r12037, %r12036, %r12034;
	st.local.u32 	[%rd17+4], %r12037;
	add.s32 	%r12038, %r12027, %r11544;
	st.local.u32 	[%rd17+8], %r12038;
	add.s32 	%r12039, %r12019, %r11543;
	st.local.u32 	[%rd17+12], %r12039;
	st.local.u32 	[%rd17+16], %r18960;
	st.local.u32 	[%rd17+20], %r18959;
	st.local.u32 	[%rd17+24], %r18958;
	st.local.u32 	[%rd17+28], %r18957;
	st.local.u32 	[%rd17+32], %r18964;
	st.local.u32 	[%rd17+36], %r18963;
	st.local.u32 	[%rd17+40], %r18962;
	st.local.u32 	[%rd17+44], %r18961;
	st.local.u32 	[%rd17+48], %r18968;
	st.local.u32 	[%rd17+52], %r18967;
	st.local.u32 	[%rd17+56], %r18966;
	st.local.u32 	[%rd17+60], %r18965;
	st.local.u32 	[%rd17+64], %r18972;
	st.local.u32 	[%rd17+68], %r18971;
	st.local.u32 	[%rd17+72], %r18970;

BB4_379:
	shr.s32 	%r18955, %r18955, 1;
	setp.ne.s32	%p253, %r18955, 0;
	mov.u32 	%r18953, %r18969;
	@%p253 bra 	BB4_285;

	add.s32 	%r18698, %r1260, 1;
	st.local.u32 	[%rd17+80], %r18698;
	st.local.u32 	[%rd17+76], %r18969;
	bra.uni 	BB4_382;

BB4_381:
	ld.local.u32 	%r19037, [%rd17+80];
	ld.local.u32 	%r18960, [%rd17+16];
	ld.local.u32 	%r18959, [%rd17+20];
	ld.local.u32 	%r18958, [%rd17+24];
	ld.local.u32 	%r18957, [%rd17+28];
	ld.local.u32 	%r18964, [%rd17+32];
	ld.local.u32 	%r18963, [%rd17+36];
	ld.local.u32 	%r18962, [%rd17+40];
	ld.local.u32 	%r18961, [%rd17+44];
	ld.local.u32 	%r18968, [%rd17+48];
	ld.local.u32 	%r18967, [%rd17+52];
	ld.local.u32 	%r18966, [%rd17+56];
	ld.local.u32 	%r18965, [%rd17+60];
	ld.local.u32 	%r18972, [%rd17+64];
	ld.local.u32 	%r18971, [%rd17+68];
	ld.local.u32 	%r18970, [%rd17+72];
	ld.local.u32 	%r18969, [%rd17+76];

BB4_382:
	bfe.u32 	%r12737, %r19037, 2, 2;
	and.b32  	%r12738, %r19037, 3;
	shl.b32 	%r12739, %r12738, 3;
	shl.b32 	%r12741, %r8378, %r12739;
	setp.eq.s32	%p254, %r12737, 0;
	selp.b32	%r12742, %r12741, 0, %p254;
	setp.eq.s32	%p255, %r12737, 1;
	selp.b32	%r12743, %r12741, 0, %p255;
	setp.eq.s32	%p256, %r12737, 2;
	selp.b32	%r12744, %r12741, 0, %p256;
	setp.eq.s32	%p257, %r12737, 3;
	selp.b32	%r12745, %r12741, 0, %p257;
	and.b32  	%r12746, %r19037, 63;
	bfe.u32 	%r12747, %r19037, 4, 2;
	setp.eq.s32	%p258, %r12747, 0;
	selp.b32	%r12748, -2139062144, 0, %p258;
	and.b32  	%r12749, %r12742, %r12748;
	or.b32  	%r19051, %r12749, %r18960;
	st.local.u32 	[%rd17+16], %r19051;
	and.b32  	%r12750, %r12743, %r12748;
	or.b32  	%r19050, %r12750, %r18959;
	st.local.u32 	[%rd17+20], %r19050;
	and.b32  	%r12751, %r12744, %r12748;
	or.b32  	%r19049, %r12751, %r18958;
	st.local.u32 	[%rd17+24], %r19049;
	and.b32  	%r12752, %r12745, %r12748;
	or.b32  	%r19048, %r12752, %r18957;
	st.local.u32 	[%rd17+28], %r19048;
	setp.eq.s32	%p259, %r12747, 1;
	selp.b32	%r12753, -2139062144, 0, %p259;
	and.b32  	%r12754, %r12742, %r12753;
	or.b32  	%r19047, %r18964, %r12754;
	st.local.u32 	[%rd17+32], %r19047;
	and.b32  	%r12755, %r12743, %r12753;
	or.b32  	%r19046, %r18963, %r12755;
	st.local.u32 	[%rd17+36], %r19046;
	and.b32  	%r12756, %r12744, %r12753;
	or.b32  	%r19045, %r18962, %r12756;
	st.local.u32 	[%rd17+40], %r19045;
	and.b32  	%r12757, %r12745, %r12753;
	or.b32  	%r19044, %r18961, %r12757;
	st.local.u32 	[%rd17+44], %r19044;
	setp.eq.s32	%p260, %r12747, 2;
	selp.b32	%r12758, -2139062144, 0, %p260;
	and.b32  	%r12759, %r12742, %r12758;
	or.b32  	%r19043, %r18968, %r12759;
	st.local.u32 	[%rd17+48], %r19043;
	and.b32  	%r12760, %r12743, %r12758;
	or.b32  	%r19042, %r18967, %r12760;
	st.local.u32 	[%rd17+52], %r19042;
	and.b32  	%r12761, %r12744, %r12758;
	or.b32  	%r19041, %r18966, %r12761;
	st.local.u32 	[%rd17+56], %r19041;
	and.b32  	%r12762, %r12745, %r12758;
	or.b32  	%r19040, %r18965, %r12762;
	st.local.u32 	[%rd17+60], %r19040;
	setp.eq.s32	%p261, %r12747, 3;
	selp.b32	%r12763, -2139062144, 0, %p261;
	and.b32  	%r12764, %r12742, %r12763;
	or.b32  	%r19039, %r18972, %r12764;
	st.local.u32 	[%rd17+64], %r19039;
	and.b32  	%r12765, %r12743, %r12763;
	or.b32  	%r19038, %r18971, %r12765;
	st.local.u32 	[%rd17+68], %r19038;
	and.b32  	%r12766, %r12744, %r12763;
	or.b32  	%r1806, %r18970, %r12766;
	st.local.u32 	[%rd17+72], %r1806;
	and.b32  	%r12767, %r12745, %r12763;
	or.b32  	%r1807, %r18969, %r12767;
	st.local.u32 	[%rd17+76], %r1807;
	ld.local.u32 	%r19055, [%rd17];
	ld.local.u32 	%r19054, [%rd17+4];
	ld.local.u32 	%r19053, [%rd17+8];
	ld.local.u32 	%r19052, [%rd17+12];
	setp.lt.u32	%p262, %r12746, 56;
	@%p262 bra 	BB4_384;

	add.s32 	%r12782, %r19055, %r19051;
	xor.b32  	%r12783, %r19052, %r19053;
	and.b32  	%r12784, %r12783, %r19054;
	xor.b32  	%r12785, %r12784, %r19052;
	add.s32 	%r12786, %r12782, %r12785;
	add.s32 	%r12787, %r12786, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12787, 7;
	shr.b32 	%rhs, %r12787, 25;
	add.u32 	%r12788, %lhs, %rhs;
	}
	add.s32 	%r12789, %r12788, %r19054;
	xor.b32  	%r12790, %r19053, %r19054;
	and.b32  	%r12791, %r12789, %r12790;
	xor.b32  	%r12792, %r12791, %r19053;
	add.s32 	%r12793, %r19052, %r19050;
	add.s32 	%r12794, %r12793, %r12792;
	add.s32 	%r12795, %r12794, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12795, 12;
	shr.b32 	%rhs, %r12795, 20;
	add.u32 	%r12796, %lhs, %rhs;
	}
	add.s32 	%r12797, %r12796, %r12789;
	xor.b32  	%r12798, %r12789, %r19054;
	and.b32  	%r12799, %r12797, %r12798;
	xor.b32  	%r12800, %r12799, %r19054;
	add.s32 	%r12801, %r19053, %r19049;
	add.s32 	%r12802, %r12801, %r12800;
	add.s32 	%r12803, %r12802, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12803, 17;
	shr.b32 	%rhs, %r12803, 15;
	add.u32 	%r12804, %lhs, %rhs;
	}
	add.s32 	%r12805, %r12804, %r12797;
	xor.b32  	%r12806, %r12797, %r12789;
	and.b32  	%r12807, %r12805, %r12806;
	xor.b32  	%r12808, %r12807, %r12789;
	add.s32 	%r12809, %r19054, %r19048;
	add.s32 	%r12810, %r12809, %r12808;
	add.s32 	%r12811, %r12810, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12811, 22;
	shr.b32 	%rhs, %r12811, 10;
	add.u32 	%r12812, %lhs, %rhs;
	}
	add.s32 	%r12813, %r12812, %r12805;
	xor.b32  	%r12814, %r12805, %r12797;
	and.b32  	%r12815, %r12813, %r12814;
	xor.b32  	%r12816, %r12815, %r12797;
	add.s32 	%r12817, %r19047, %r12789;
	add.s32 	%r12818, %r12817, %r12816;
	add.s32 	%r12819, %r12818, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12819, 7;
	shr.b32 	%rhs, %r12819, 25;
	add.u32 	%r12820, %lhs, %rhs;
	}
	add.s32 	%r12821, %r12820, %r12813;
	xor.b32  	%r12822, %r12813, %r12805;
	and.b32  	%r12823, %r12821, %r12822;
	xor.b32  	%r12824, %r12823, %r12805;
	add.s32 	%r12825, %r19046, %r12797;
	add.s32 	%r12826, %r12825, %r12824;
	add.s32 	%r12827, %r12826, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12827, 12;
	shr.b32 	%rhs, %r12827, 20;
	add.u32 	%r12828, %lhs, %rhs;
	}
	add.s32 	%r12829, %r12828, %r12821;
	xor.b32  	%r12830, %r12821, %r12813;
	and.b32  	%r12831, %r12829, %r12830;
	xor.b32  	%r12832, %r12831, %r12813;
	add.s32 	%r12833, %r19045, %r12805;
	add.s32 	%r12834, %r12833, %r12832;
	add.s32 	%r12835, %r12834, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12835, 17;
	shr.b32 	%rhs, %r12835, 15;
	add.u32 	%r12836, %lhs, %rhs;
	}
	add.s32 	%r12837, %r12836, %r12829;
	xor.b32  	%r12838, %r12829, %r12821;
	and.b32  	%r12839, %r12837, %r12838;
	xor.b32  	%r12840, %r12839, %r12821;
	add.s32 	%r12841, %r19044, %r12813;
	add.s32 	%r12842, %r12841, %r12840;
	add.s32 	%r12843, %r12842, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12843, 22;
	shr.b32 	%rhs, %r12843, 10;
	add.u32 	%r12844, %lhs, %rhs;
	}
	add.s32 	%r12845, %r12844, %r12837;
	xor.b32  	%r12846, %r12837, %r12829;
	and.b32  	%r12847, %r12845, %r12846;
	xor.b32  	%r12848, %r12847, %r12829;
	add.s32 	%r12849, %r19043, %r12821;
	add.s32 	%r12850, %r12849, %r12848;
	add.s32 	%r12851, %r12850, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12851, 7;
	shr.b32 	%rhs, %r12851, 25;
	add.u32 	%r12852, %lhs, %rhs;
	}
	add.s32 	%r12853, %r12852, %r12845;
	xor.b32  	%r12854, %r12845, %r12837;
	and.b32  	%r12855, %r12853, %r12854;
	xor.b32  	%r12856, %r12855, %r12837;
	add.s32 	%r12857, %r19042, %r12829;
	add.s32 	%r12858, %r12857, %r12856;
	add.s32 	%r12859, %r12858, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12859, 12;
	shr.b32 	%rhs, %r12859, 20;
	add.u32 	%r12860, %lhs, %rhs;
	}
	add.s32 	%r12861, %r12860, %r12853;
	xor.b32  	%r12862, %r12853, %r12845;
	and.b32  	%r12863, %r12861, %r12862;
	xor.b32  	%r12864, %r12863, %r12845;
	add.s32 	%r12865, %r19041, %r12837;
	add.s32 	%r12866, %r12865, %r12864;
	add.s32 	%r12867, %r12866, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12867, 17;
	shr.b32 	%rhs, %r12867, 15;
	add.u32 	%r12868, %lhs, %rhs;
	}
	add.s32 	%r12869, %r12868, %r12861;
	xor.b32  	%r12870, %r12861, %r12853;
	and.b32  	%r12871, %r12869, %r12870;
	xor.b32  	%r12872, %r12871, %r12853;
	add.s32 	%r12873, %r19040, %r12845;
	add.s32 	%r12874, %r12873, %r12872;
	add.s32 	%r12875, %r12874, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12875, 22;
	shr.b32 	%rhs, %r12875, 10;
	add.u32 	%r12876, %lhs, %rhs;
	}
	add.s32 	%r12877, %r12876, %r12869;
	xor.b32  	%r12878, %r12869, %r12861;
	and.b32  	%r12879, %r12877, %r12878;
	xor.b32  	%r12880, %r12879, %r12861;
	add.s32 	%r12881, %r19039, %r12853;
	add.s32 	%r12882, %r12881, %r12880;
	add.s32 	%r12883, %r12882, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12883, 7;
	shr.b32 	%rhs, %r12883, 25;
	add.u32 	%r12884, %lhs, %rhs;
	}
	add.s32 	%r12885, %r12884, %r12877;
	xor.b32  	%r12886, %r12877, %r12869;
	and.b32  	%r12887, %r12885, %r12886;
	xor.b32  	%r12888, %r12887, %r12869;
	add.s32 	%r12889, %r19038, %r12861;
	add.s32 	%r12890, %r12889, %r12888;
	add.s32 	%r12891, %r12890, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12891, 12;
	shr.b32 	%rhs, %r12891, 20;
	add.u32 	%r12892, %lhs, %rhs;
	}
	add.s32 	%r12893, %r12892, %r12885;
	xor.b32  	%r12894, %r12885, %r12877;
	and.b32  	%r12895, %r12893, %r12894;
	xor.b32  	%r12896, %r12895, %r12877;
	add.s32 	%r12897, %r1806, %r12869;
	add.s32 	%r12898, %r12897, %r12896;
	add.s32 	%r12899, %r12898, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12899, 17;
	shr.b32 	%rhs, %r12899, 15;
	add.u32 	%r12900, %lhs, %rhs;
	}
	add.s32 	%r12901, %r12900, %r12893;
	xor.b32  	%r12902, %r12893, %r12885;
	and.b32  	%r12903, %r12901, %r12902;
	xor.b32  	%r12904, %r12903, %r12885;
	add.s32 	%r12905, %r1807, %r12877;
	add.s32 	%r12906, %r12905, %r12904;
	add.s32 	%r12907, %r12906, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12907, 22;
	shr.b32 	%rhs, %r12907, 10;
	add.u32 	%r12908, %lhs, %rhs;
	}
	add.s32 	%r12909, %r12908, %r12901;
	xor.b32  	%r12910, %r12909, %r12901;
	and.b32  	%r12911, %r12910, %r12893;
	xor.b32  	%r12912, %r12911, %r12901;
	add.s32 	%r12913, %r19050, %r12885;
	add.s32 	%r12914, %r12913, %r12912;
	add.s32 	%r12915, %r12914, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12915, 5;
	shr.b32 	%rhs, %r12915, 27;
	add.u32 	%r12916, %lhs, %rhs;
	}
	add.s32 	%r12917, %r12916, %r12909;
	xor.b32  	%r12918, %r12917, %r12909;
	and.b32  	%r12919, %r12918, %r12901;
	xor.b32  	%r12920, %r12919, %r12909;
	add.s32 	%r12921, %r19045, %r12893;
	add.s32 	%r12922, %r12921, %r12920;
	add.s32 	%r12923, %r12922, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12923, 9;
	shr.b32 	%rhs, %r12923, 23;
	add.u32 	%r12924, %lhs, %rhs;
	}
	add.s32 	%r12925, %r12924, %r12917;
	xor.b32  	%r12926, %r12925, %r12917;
	and.b32  	%r12927, %r12926, %r12909;
	xor.b32  	%r12928, %r12927, %r12917;
	add.s32 	%r12929, %r19040, %r12901;
	add.s32 	%r12930, %r12929, %r12928;
	add.s32 	%r12931, %r12930, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12931, 14;
	shr.b32 	%rhs, %r12931, 18;
	add.u32 	%r12932, %lhs, %rhs;
	}
	add.s32 	%r12933, %r12932, %r12925;
	xor.b32  	%r12934, %r12933, %r12925;
	and.b32  	%r12935, %r12934, %r12917;
	xor.b32  	%r12936, %r12935, %r12925;
	add.s32 	%r12937, %r19051, %r12909;
	add.s32 	%r12938, %r12937, %r12936;
	add.s32 	%r12939, %r12938, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12939, 20;
	shr.b32 	%rhs, %r12939, 12;
	add.u32 	%r12940, %lhs, %rhs;
	}
	add.s32 	%r12941, %r12940, %r12933;
	xor.b32  	%r12942, %r12941, %r12933;
	and.b32  	%r12943, %r12942, %r12925;
	xor.b32  	%r12944, %r12943, %r12933;
	add.s32 	%r12945, %r19046, %r12917;
	add.s32 	%r12946, %r12945, %r12944;
	add.s32 	%r12947, %r12946, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12947, 5;
	shr.b32 	%rhs, %r12947, 27;
	add.u32 	%r12948, %lhs, %rhs;
	}
	add.s32 	%r12949, %r12948, %r12941;
	xor.b32  	%r12950, %r12949, %r12941;
	and.b32  	%r12951, %r12950, %r12933;
	xor.b32  	%r12952, %r12951, %r12941;
	add.s32 	%r12953, %r19041, %r12925;
	add.s32 	%r12954, %r12953, %r12952;
	add.s32 	%r12955, %r12954, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12955, 9;
	shr.b32 	%rhs, %r12955, 23;
	add.u32 	%r12956, %lhs, %rhs;
	}
	add.s32 	%r12957, %r12956, %r12949;
	xor.b32  	%r12958, %r12957, %r12949;
	and.b32  	%r12959, %r12958, %r12941;
	xor.b32  	%r12960, %r12959, %r12949;
	add.s32 	%r12961, %r1807, %r12933;
	add.s32 	%r12962, %r12961, %r12960;
	add.s32 	%r12963, %r12962, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12963, 14;
	shr.b32 	%rhs, %r12963, 18;
	add.u32 	%r12964, %lhs, %rhs;
	}
	add.s32 	%r12965, %r12964, %r12957;
	xor.b32  	%r12966, %r12965, %r12957;
	and.b32  	%r12967, %r12966, %r12949;
	xor.b32  	%r12968, %r12967, %r12957;
	add.s32 	%r12969, %r19047, %r12941;
	add.s32 	%r12970, %r12969, %r12968;
	add.s32 	%r12971, %r12970, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12971, 20;
	shr.b32 	%rhs, %r12971, 12;
	add.u32 	%r12972, %lhs, %rhs;
	}
	add.s32 	%r12973, %r12972, %r12965;
	xor.b32  	%r12974, %r12973, %r12965;
	and.b32  	%r12975, %r12974, %r12957;
	xor.b32  	%r12976, %r12975, %r12965;
	add.s32 	%r12977, %r19042, %r12949;
	add.s32 	%r12978, %r12977, %r12976;
	add.s32 	%r12979, %r12978, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12979, 5;
	shr.b32 	%rhs, %r12979, 27;
	add.u32 	%r12980, %lhs, %rhs;
	}
	add.s32 	%r12981, %r12980, %r12973;
	xor.b32  	%r12982, %r12981, %r12973;
	and.b32  	%r12983, %r12982, %r12965;
	xor.b32  	%r12984, %r12983, %r12973;
	add.s32 	%r12985, %r1806, %r12957;
	add.s32 	%r12986, %r12985, %r12984;
	add.s32 	%r12987, %r12986, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12987, 9;
	shr.b32 	%rhs, %r12987, 23;
	add.u32 	%r12988, %lhs, %rhs;
	}
	add.s32 	%r12989, %r12988, %r12981;
	xor.b32  	%r12990, %r12989, %r12981;
	and.b32  	%r12991, %r12990, %r12973;
	xor.b32  	%r12992, %r12991, %r12981;
	add.s32 	%r12993, %r19048, %r12965;
	add.s32 	%r12994, %r12993, %r12992;
	add.s32 	%r12995, %r12994, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r12995, 14;
	shr.b32 	%rhs, %r12995, 18;
	add.u32 	%r12996, %lhs, %rhs;
	}
	add.s32 	%r12997, %r12996, %r12989;
	xor.b32  	%r12998, %r12997, %r12989;
	and.b32  	%r12999, %r12998, %r12981;
	xor.b32  	%r13000, %r12999, %r12989;
	add.s32 	%r13001, %r19043, %r12973;
	add.s32 	%r13002, %r13001, %r13000;
	add.s32 	%r13003, %r13002, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13003, 20;
	shr.b32 	%rhs, %r13003, 12;
	add.u32 	%r13004, %lhs, %rhs;
	}
	add.s32 	%r13005, %r13004, %r12997;
	xor.b32  	%r13006, %r13005, %r12997;
	and.b32  	%r13007, %r13006, %r12989;
	xor.b32  	%r13008, %r13007, %r12997;
	add.s32 	%r13009, %r19038, %r12981;
	add.s32 	%r13010, %r13009, %r13008;
	add.s32 	%r13011, %r13010, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13011, 5;
	shr.b32 	%rhs, %r13011, 27;
	add.u32 	%r13012, %lhs, %rhs;
	}
	add.s32 	%r13013, %r13012, %r13005;
	xor.b32  	%r13014, %r13013, %r13005;
	and.b32  	%r13015, %r13014, %r12997;
	xor.b32  	%r13016, %r13015, %r13005;
	add.s32 	%r13017, %r19049, %r12989;
	add.s32 	%r13018, %r13017, %r13016;
	add.s32 	%r13019, %r13018, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13019, 9;
	shr.b32 	%rhs, %r13019, 23;
	add.u32 	%r13020, %lhs, %rhs;
	}
	add.s32 	%r13021, %r13020, %r13013;
	xor.b32  	%r13022, %r13021, %r13013;
	and.b32  	%r13023, %r13022, %r13005;
	xor.b32  	%r13024, %r13023, %r13013;
	add.s32 	%r13025, %r19044, %r12997;
	add.s32 	%r13026, %r13025, %r13024;
	add.s32 	%r13027, %r13026, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13027, 14;
	shr.b32 	%rhs, %r13027, 18;
	add.u32 	%r13028, %lhs, %rhs;
	}
	add.s32 	%r13029, %r13028, %r13021;
	xor.b32  	%r13030, %r13029, %r13021;
	and.b32  	%r13031, %r13030, %r13013;
	xor.b32  	%r13032, %r13031, %r13021;
	add.s32 	%r13033, %r19039, %r13005;
	add.s32 	%r13034, %r13033, %r13032;
	add.s32 	%r13035, %r13034, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13035, 20;
	shr.b32 	%rhs, %r13035, 12;
	add.u32 	%r13036, %lhs, %rhs;
	}
	add.s32 	%r13037, %r13036, %r13029;
	xor.b32  	%r13038, %r13037, %r13029;
	xor.b32  	%r13039, %r13038, %r13021;
	add.s32 	%r13040, %r19046, %r13013;
	add.s32 	%r13041, %r13040, %r13039;
	add.s32 	%r13042, %r13041, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13042, 4;
	shr.b32 	%rhs, %r13042, 28;
	add.u32 	%r13043, %lhs, %rhs;
	}
	add.s32 	%r13044, %r13043, %r13037;
	xor.b32  	%r13045, %r13044, %r13038;
	add.s32 	%r13046, %r19043, %r13021;
	add.s32 	%r13047, %r13046, %r13045;
	add.s32 	%r13048, %r13047, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13048, 11;
	shr.b32 	%rhs, %r13048, 21;
	add.u32 	%r13049, %lhs, %rhs;
	}
	add.s32 	%r13050, %r13049, %r13044;
	xor.b32  	%r13051, %r13050, %r13044;
	xor.b32  	%r13052, %r13051, %r13037;
	add.s32 	%r13053, %r19040, %r13029;
	add.s32 	%r13054, %r13053, %r13052;
	add.s32 	%r13055, %r13054, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13055, 16;
	shr.b32 	%rhs, %r13055, 16;
	add.u32 	%r13056, %lhs, %rhs;
	}
	add.s32 	%r13057, %r13056, %r13050;
	xor.b32  	%r13058, %r13057, %r13051;
	add.s32 	%r13059, %r1806, %r13037;
	add.s32 	%r13060, %r13059, %r13058;
	add.s32 	%r13061, %r13060, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13061, 23;
	shr.b32 	%rhs, %r13061, 9;
	add.u32 	%r13062, %lhs, %rhs;
	}
	add.s32 	%r13063, %r13062, %r13057;
	xor.b32  	%r13064, %r13063, %r13057;
	xor.b32  	%r13065, %r13064, %r13050;
	add.s32 	%r13066, %r19050, %r13044;
	add.s32 	%r13067, %r13066, %r13065;
	add.s32 	%r13068, %r13067, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13068, 4;
	shr.b32 	%rhs, %r13068, 28;
	add.u32 	%r13069, %lhs, %rhs;
	}
	add.s32 	%r13070, %r13069, %r13063;
	xor.b32  	%r13071, %r13070, %r13064;
	add.s32 	%r13072, %r19047, %r13050;
	add.s32 	%r13073, %r13072, %r13071;
	add.s32 	%r13074, %r13073, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13074, 11;
	shr.b32 	%rhs, %r13074, 21;
	add.u32 	%r13075, %lhs, %rhs;
	}
	add.s32 	%r13076, %r13075, %r13070;
	xor.b32  	%r13077, %r13076, %r13070;
	xor.b32  	%r13078, %r13077, %r13063;
	add.s32 	%r13079, %r19044, %r13057;
	add.s32 	%r13080, %r13079, %r13078;
	add.s32 	%r13081, %r13080, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13081, 16;
	shr.b32 	%rhs, %r13081, 16;
	add.u32 	%r13082, %lhs, %rhs;
	}
	add.s32 	%r13083, %r13082, %r13076;
	xor.b32  	%r13084, %r13083, %r13077;
	add.s32 	%r13085, %r19041, %r13063;
	add.s32 	%r13086, %r13085, %r13084;
	add.s32 	%r13087, %r13086, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13087, 23;
	shr.b32 	%rhs, %r13087, 9;
	add.u32 	%r13088, %lhs, %rhs;
	}
	add.s32 	%r13089, %r13088, %r13083;
	xor.b32  	%r13090, %r13089, %r13083;
	xor.b32  	%r13091, %r13090, %r13076;
	add.s32 	%r13092, %r19038, %r13070;
	add.s32 	%r13093, %r13092, %r13091;
	add.s32 	%r13094, %r13093, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13094, 4;
	shr.b32 	%rhs, %r13094, 28;
	add.u32 	%r13095, %lhs, %rhs;
	}
	add.s32 	%r13096, %r13095, %r13089;
	xor.b32  	%r13097, %r13096, %r13090;
	add.s32 	%r13098, %r19051, %r13076;
	add.s32 	%r13099, %r13098, %r13097;
	add.s32 	%r13100, %r13099, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13100, 11;
	shr.b32 	%rhs, %r13100, 21;
	add.u32 	%r13101, %lhs, %rhs;
	}
	add.s32 	%r13102, %r13101, %r13096;
	xor.b32  	%r13103, %r13102, %r13096;
	xor.b32  	%r13104, %r13103, %r13089;
	add.s32 	%r13105, %r19048, %r13083;
	add.s32 	%r13106, %r13105, %r13104;
	add.s32 	%r13107, %r13106, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13107, 16;
	shr.b32 	%rhs, %r13107, 16;
	add.u32 	%r13108, %lhs, %rhs;
	}
	add.s32 	%r13109, %r13108, %r13102;
	xor.b32  	%r13110, %r13109, %r13103;
	add.s32 	%r13111, %r19045, %r13089;
	add.s32 	%r13112, %r13111, %r13110;
	add.s32 	%r13113, %r13112, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13113, 23;
	shr.b32 	%rhs, %r13113, 9;
	add.u32 	%r13114, %lhs, %rhs;
	}
	add.s32 	%r13115, %r13114, %r13109;
	xor.b32  	%r13116, %r13115, %r13109;
	xor.b32  	%r13117, %r13116, %r13102;
	add.s32 	%r13118, %r19042, %r13096;
	add.s32 	%r13119, %r13118, %r13117;
	add.s32 	%r13120, %r13119, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13120, 4;
	shr.b32 	%rhs, %r13120, 28;
	add.u32 	%r13121, %lhs, %rhs;
	}
	add.s32 	%r13122, %r13121, %r13115;
	xor.b32  	%r13123, %r13122, %r13116;
	add.s32 	%r13124, %r19039, %r13102;
	add.s32 	%r13125, %r13124, %r13123;
	add.s32 	%r13126, %r13125, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13126, 11;
	shr.b32 	%rhs, %r13126, 21;
	add.u32 	%r13127, %lhs, %rhs;
	}
	add.s32 	%r13128, %r13127, %r13122;
	xor.b32  	%r13129, %r13128, %r13122;
	xor.b32  	%r13130, %r13129, %r13115;
	add.s32 	%r13131, %r1807, %r13109;
	add.s32 	%r13132, %r13131, %r13130;
	add.s32 	%r13133, %r13132, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13133, 16;
	shr.b32 	%rhs, %r13133, 16;
	add.u32 	%r13134, %lhs, %rhs;
	}
	add.s32 	%r13135, %r13134, %r13128;
	xor.b32  	%r13136, %r13135, %r13129;
	add.s32 	%r13137, %r19049, %r13115;
	add.s32 	%r13138, %r13137, %r13136;
	add.s32 	%r13139, %r13138, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13139, 23;
	shr.b32 	%rhs, %r13139, 9;
	add.u32 	%r13140, %lhs, %rhs;
	}
	add.s32 	%r13141, %r13140, %r13135;
	not.b32 	%r13142, %r13128;
	or.b32  	%r13143, %r13141, %r13142;
	xor.b32  	%r13144, %r13143, %r13135;
	add.s32 	%r13145, %r19051, %r13122;
	add.s32 	%r13146, %r13145, %r13144;
	add.s32 	%r13147, %r13146, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13147, 6;
	shr.b32 	%rhs, %r13147, 26;
	add.u32 	%r13148, %lhs, %rhs;
	}
	add.s32 	%r13149, %r13148, %r13141;
	not.b32 	%r13150, %r13135;
	or.b32  	%r13151, %r13149, %r13150;
	xor.b32  	%r13152, %r13151, %r13141;
	add.s32 	%r13153, %r19044, %r13128;
	add.s32 	%r13154, %r13153, %r13152;
	add.s32 	%r13155, %r13154, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13155, 10;
	shr.b32 	%rhs, %r13155, 22;
	add.u32 	%r13156, %lhs, %rhs;
	}
	add.s32 	%r13157, %r13156, %r13149;
	not.b32 	%r13158, %r13141;
	or.b32  	%r13159, %r13157, %r13158;
	xor.b32  	%r13160, %r13159, %r13149;
	add.s32 	%r13161, %r1806, %r13135;
	add.s32 	%r13162, %r13161, %r13160;
	add.s32 	%r13163, %r13162, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13163, 15;
	shr.b32 	%rhs, %r13163, 17;
	add.u32 	%r13164, %lhs, %rhs;
	}
	add.s32 	%r13165, %r13164, %r13157;
	not.b32 	%r13166, %r13149;
	or.b32  	%r13167, %r13165, %r13166;
	xor.b32  	%r13168, %r13167, %r13157;
	add.s32 	%r13169, %r19046, %r13141;
	add.s32 	%r13170, %r13169, %r13168;
	add.s32 	%r13171, %r13170, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13171, 21;
	shr.b32 	%rhs, %r13171, 11;
	add.u32 	%r13172, %lhs, %rhs;
	}
	add.s32 	%r13173, %r13172, %r13165;
	not.b32 	%r13174, %r13157;
	or.b32  	%r13175, %r13173, %r13174;
	xor.b32  	%r13176, %r13175, %r13165;
	add.s32 	%r13177, %r19039, %r13149;
	add.s32 	%r13178, %r13177, %r13176;
	add.s32 	%r13179, %r13178, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13179, 6;
	shr.b32 	%rhs, %r13179, 26;
	add.u32 	%r13180, %lhs, %rhs;
	}
	add.s32 	%r13181, %r13180, %r13173;
	not.b32 	%r13182, %r13165;
	or.b32  	%r13183, %r13181, %r13182;
	xor.b32  	%r13184, %r13183, %r13173;
	add.s32 	%r13185, %r19048, %r13157;
	add.s32 	%r13186, %r13185, %r13184;
	add.s32 	%r13187, %r13186, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13187, 10;
	shr.b32 	%rhs, %r13187, 22;
	add.u32 	%r13188, %lhs, %rhs;
	}
	add.s32 	%r13189, %r13188, %r13181;
	not.b32 	%r13190, %r13173;
	or.b32  	%r13191, %r13189, %r13190;
	xor.b32  	%r13192, %r13191, %r13181;
	add.s32 	%r13193, %r19041, %r13165;
	add.s32 	%r13194, %r13193, %r13192;
	add.s32 	%r13195, %r13194, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13195, 15;
	shr.b32 	%rhs, %r13195, 17;
	add.u32 	%r13196, %lhs, %rhs;
	}
	add.s32 	%r13197, %r13196, %r13189;
	not.b32 	%r13198, %r13181;
	or.b32  	%r13199, %r13197, %r13198;
	xor.b32  	%r13200, %r13199, %r13189;
	add.s32 	%r13201, %r19050, %r13173;
	add.s32 	%r13202, %r13201, %r13200;
	add.s32 	%r13203, %r13202, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13203, 21;
	shr.b32 	%rhs, %r13203, 11;
	add.u32 	%r13204, %lhs, %rhs;
	}
	add.s32 	%r13205, %r13204, %r13197;
	not.b32 	%r13206, %r13189;
	or.b32  	%r13207, %r13205, %r13206;
	xor.b32  	%r13208, %r13207, %r13197;
	add.s32 	%r13209, %r19043, %r13181;
	add.s32 	%r13210, %r13209, %r13208;
	add.s32 	%r13211, %r13210, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13211, 6;
	shr.b32 	%rhs, %r13211, 26;
	add.u32 	%r13212, %lhs, %rhs;
	}
	add.s32 	%r13213, %r13212, %r13205;
	not.b32 	%r13214, %r13197;
	or.b32  	%r13215, %r13213, %r13214;
	xor.b32  	%r13216, %r13215, %r13205;
	add.s32 	%r13217, %r1807, %r13189;
	add.s32 	%r13218, %r13217, %r13216;
	add.s32 	%r13219, %r13218, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13219, 10;
	shr.b32 	%rhs, %r13219, 22;
	add.u32 	%r13220, %lhs, %rhs;
	}
	add.s32 	%r13221, %r13220, %r13213;
	not.b32 	%r13222, %r13205;
	or.b32  	%r13223, %r13221, %r13222;
	xor.b32  	%r13224, %r13223, %r13213;
	add.s32 	%r13225, %r19045, %r13197;
	add.s32 	%r13226, %r13225, %r13224;
	add.s32 	%r13227, %r13226, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13227, 15;
	shr.b32 	%rhs, %r13227, 17;
	add.u32 	%r13228, %lhs, %rhs;
	}
	add.s32 	%r13229, %r13228, %r13221;
	not.b32 	%r13230, %r13213;
	or.b32  	%r13231, %r13229, %r13230;
	xor.b32  	%r13232, %r13231, %r13221;
	add.s32 	%r13233, %r19038, %r13205;
	add.s32 	%r13234, %r13233, %r13232;
	add.s32 	%r13235, %r13234, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13235, 21;
	shr.b32 	%rhs, %r13235, 11;
	add.u32 	%r13236, %lhs, %rhs;
	}
	add.s32 	%r13237, %r13236, %r13229;
	not.b32 	%r13238, %r13221;
	or.b32  	%r13239, %r13237, %r13238;
	xor.b32  	%r13240, %r13239, %r13229;
	add.s32 	%r13241, %r19047, %r13213;
	add.s32 	%r13242, %r13241, %r13240;
	add.s32 	%r13243, %r13242, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13243, 6;
	shr.b32 	%rhs, %r13243, 26;
	add.u32 	%r13244, %lhs, %rhs;
	}
	add.s32 	%r13245, %r13244, %r13237;
	not.b32 	%r13246, %r13229;
	or.b32  	%r13247, %r13245, %r13246;
	xor.b32  	%r13248, %r13247, %r13237;
	add.s32 	%r13249, %r19040, %r13221;
	add.s32 	%r13250, %r13249, %r13248;
	add.s32 	%r13251, %r13250, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13251, 10;
	shr.b32 	%rhs, %r13251, 22;
	add.u32 	%r13252, %lhs, %rhs;
	}
	add.s32 	%r13253, %r13252, %r13245;
	not.b32 	%r13254, %r13237;
	or.b32  	%r13255, %r13253, %r13254;
	xor.b32  	%r13256, %r13255, %r13245;
	add.s32 	%r13257, %r19049, %r13229;
	add.s32 	%r13258, %r13257, %r13256;
	add.s32 	%r13259, %r13258, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13259, 15;
	shr.b32 	%rhs, %r13259, 17;
	add.u32 	%r13260, %lhs, %rhs;
	}
	add.s32 	%r13261, %r13260, %r13253;
	not.b32 	%r13262, %r13245;
	or.b32  	%r13263, %r13261, %r13262;
	xor.b32  	%r13264, %r13263, %r13253;
	add.s32 	%r13265, %r19042, %r13237;
	add.s32 	%r13266, %r13265, %r13264;
	add.s32 	%r13267, %r13266, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13267, 21;
	shr.b32 	%rhs, %r13267, 11;
	add.u32 	%r13268, %lhs, %rhs;
	}
	add.s32 	%r13269, %r13268, %r13261;
	add.s32 	%r19055, %r19055, %r13245;
	st.local.u32 	[%rd17], %r19055;
	add.s32 	%r19054, %r13269, %r19054;
	st.local.u32 	[%rd17+4], %r19054;
	add.s32 	%r19053, %r19053, %r13261;
	st.local.u32 	[%rd17+8], %r19053;
	add.s32 	%r19052, %r19052, %r13253;
	st.local.u32 	[%rd17+12], %r19052;
	mov.u32 	%r19038, 0;
	st.local.u32 	[%rd17+16], %r19038;
	st.local.u32 	[%rd17+20], %r19038;
	st.local.u32 	[%rd17+24], %r19038;
	st.local.u32 	[%rd17+28], %r19038;
	st.local.u32 	[%rd17+32], %r19038;
	st.local.u32 	[%rd17+36], %r19038;
	st.local.u32 	[%rd17+40], %r19038;
	st.local.u32 	[%rd17+44], %r19038;
	st.local.u32 	[%rd17+48], %r19038;
	st.local.u32 	[%rd17+52], %r19038;
	st.local.u32 	[%rd17+56], %r19038;
	st.local.u32 	[%rd17+60], %r19038;
	st.local.u32 	[%rd17+64], %r19038;
	st.local.u32 	[%rd17+68], %r19038;
	st.local.u32 	[%rd17+72], %r19038;
	st.local.u32 	[%rd17+76], %r19038;
	mov.u32 	%r19039, %r19038;
	mov.u32 	%r19040, %r19038;
	mov.u32 	%r19041, %r19038;
	mov.u32 	%r19042, %r19038;
	mov.u32 	%r19043, %r19038;
	mov.u32 	%r19044, %r19038;
	mov.u32 	%r19045, %r19038;
	mov.u32 	%r19046, %r19038;
	mov.u32 	%r19047, %r19038;
	mov.u32 	%r19048, %r19038;
	mov.u32 	%r19049, %r19038;
	mov.u32 	%r19050, %r19038;
	mov.u32 	%r19051, %r19038;

BB4_384:
	mov.b32	%r18706, %envreg3;
	mov.u32 	%r18705, %ntid.x;
	mov.u32 	%r18704, %ctaid.x;
	mov.u32 	%r18703, %tid.x;
	mad.lo.s32 	%r18702, %r18704, %r18705, %r18706;
	add.s32 	%r18701, %r18702, %r18703;
	ld.param.u64 	%rd113, [m00500_init_param_4];
	shl.b32 	%r13270, %r19037, 3;
	st.local.u32 	[%rd17+72], %r13270;
	mov.u32 	%r13271, 0;
	st.local.u32 	[%rd17+76], %r13271;
	xor.b32  	%r13272, %r19052, %r19053;
	and.b32  	%r13273, %r13272, %r19054;
	xor.b32  	%r13274, %r13273, %r19052;
	add.s32 	%r13275, %r19055, %r19051;
	add.s32 	%r13276, %r13275, %r13274;
	add.s32 	%r13277, %r13276, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13277, 7;
	shr.b32 	%rhs, %r13277, 25;
	add.u32 	%r13278, %lhs, %rhs;
	}
	add.s32 	%r13279, %r13278, %r19054;
	xor.b32  	%r13280, %r19053, %r19054;
	and.b32  	%r13281, %r13279, %r13280;
	xor.b32  	%r13282, %r13281, %r19053;
	add.s32 	%r13283, %r19052, %r19050;
	add.s32 	%r13284, %r13283, %r13282;
	add.s32 	%r13285, %r13284, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13285, 12;
	shr.b32 	%rhs, %r13285, 20;
	add.u32 	%r13286, %lhs, %rhs;
	}
	add.s32 	%r13287, %r13286, %r13279;
	xor.b32  	%r13288, %r13279, %r19054;
	and.b32  	%r13289, %r13287, %r13288;
	xor.b32  	%r13290, %r13289, %r19054;
	add.s32 	%r13291, %r19053, %r19049;
	add.s32 	%r13292, %r13291, %r13290;
	add.s32 	%r13293, %r13292, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13293, 17;
	shr.b32 	%rhs, %r13293, 15;
	add.u32 	%r13294, %lhs, %rhs;
	}
	add.s32 	%r13295, %r13294, %r13287;
	xor.b32  	%r13296, %r13287, %r13279;
	and.b32  	%r13297, %r13295, %r13296;
	xor.b32  	%r13298, %r13297, %r13279;
	add.s32 	%r13299, %r19054, %r19048;
	add.s32 	%r13300, %r13299, %r13298;
	add.s32 	%r13301, %r13300, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13301, 22;
	shr.b32 	%rhs, %r13301, 10;
	add.u32 	%r13302, %lhs, %rhs;
	}
	add.s32 	%r13303, %r13302, %r13295;
	xor.b32  	%r13304, %r13295, %r13287;
	and.b32  	%r13305, %r13303, %r13304;
	xor.b32  	%r13306, %r13305, %r13287;
	add.s32 	%r13307, %r19047, %r13279;
	add.s32 	%r13308, %r13307, %r13306;
	add.s32 	%r13309, %r13308, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13309, 7;
	shr.b32 	%rhs, %r13309, 25;
	add.u32 	%r13310, %lhs, %rhs;
	}
	add.s32 	%r13311, %r13310, %r13303;
	xor.b32  	%r13312, %r13303, %r13295;
	and.b32  	%r13313, %r13311, %r13312;
	xor.b32  	%r13314, %r13313, %r13295;
	add.s32 	%r13315, %r19046, %r13287;
	add.s32 	%r13316, %r13315, %r13314;
	add.s32 	%r13317, %r13316, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13317, 12;
	shr.b32 	%rhs, %r13317, 20;
	add.u32 	%r13318, %lhs, %rhs;
	}
	add.s32 	%r13319, %r13318, %r13311;
	xor.b32  	%r13320, %r13311, %r13303;
	and.b32  	%r13321, %r13319, %r13320;
	xor.b32  	%r13322, %r13321, %r13303;
	add.s32 	%r13323, %r19045, %r13295;
	add.s32 	%r13324, %r13323, %r13322;
	add.s32 	%r13325, %r13324, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13325, 17;
	shr.b32 	%rhs, %r13325, 15;
	add.u32 	%r13326, %lhs, %rhs;
	}
	add.s32 	%r13327, %r13326, %r13319;
	xor.b32  	%r13328, %r13319, %r13311;
	and.b32  	%r13329, %r13327, %r13328;
	xor.b32  	%r13330, %r13329, %r13311;
	add.s32 	%r13331, %r19044, %r13303;
	add.s32 	%r13332, %r13331, %r13330;
	add.s32 	%r13333, %r13332, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13333, 22;
	shr.b32 	%rhs, %r13333, 10;
	add.u32 	%r13334, %lhs, %rhs;
	}
	add.s32 	%r13335, %r13334, %r13327;
	xor.b32  	%r13336, %r13327, %r13319;
	and.b32  	%r13337, %r13335, %r13336;
	xor.b32  	%r13338, %r13337, %r13319;
	add.s32 	%r13339, %r19043, %r13311;
	add.s32 	%r13340, %r13339, %r13338;
	add.s32 	%r13341, %r13340, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13341, 7;
	shr.b32 	%rhs, %r13341, 25;
	add.u32 	%r13342, %lhs, %rhs;
	}
	add.s32 	%r13343, %r13342, %r13335;
	xor.b32  	%r13344, %r13335, %r13327;
	and.b32  	%r13345, %r13343, %r13344;
	xor.b32  	%r13346, %r13345, %r13327;
	add.s32 	%r13347, %r19042, %r13319;
	add.s32 	%r13348, %r13347, %r13346;
	add.s32 	%r13349, %r13348, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13349, 12;
	shr.b32 	%rhs, %r13349, 20;
	add.u32 	%r13350, %lhs, %rhs;
	}
	add.s32 	%r13351, %r13350, %r13343;
	xor.b32  	%r13352, %r13343, %r13335;
	and.b32  	%r13353, %r13351, %r13352;
	xor.b32  	%r13354, %r13353, %r13335;
	add.s32 	%r13355, %r19041, %r13327;
	add.s32 	%r13356, %r13355, %r13354;
	add.s32 	%r13357, %r13356, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13357, 17;
	shr.b32 	%rhs, %r13357, 15;
	add.u32 	%r13358, %lhs, %rhs;
	}
	add.s32 	%r13359, %r13358, %r13351;
	xor.b32  	%r13360, %r13351, %r13343;
	and.b32  	%r13361, %r13359, %r13360;
	xor.b32  	%r13362, %r13361, %r13343;
	add.s32 	%r13363, %r19040, %r13335;
	add.s32 	%r13364, %r13363, %r13362;
	add.s32 	%r13365, %r13364, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13365, 22;
	shr.b32 	%rhs, %r13365, 10;
	add.u32 	%r13366, %lhs, %rhs;
	}
	add.s32 	%r13367, %r13366, %r13359;
	xor.b32  	%r13368, %r13359, %r13351;
	and.b32  	%r13369, %r13367, %r13368;
	xor.b32  	%r13370, %r13369, %r13351;
	add.s32 	%r13371, %r19039, %r13343;
	add.s32 	%r13372, %r13371, %r13370;
	add.s32 	%r13373, %r13372, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13373, 7;
	shr.b32 	%rhs, %r13373, 25;
	add.u32 	%r13374, %lhs, %rhs;
	}
	add.s32 	%r13375, %r13374, %r13367;
	xor.b32  	%r13376, %r13367, %r13359;
	and.b32  	%r13377, %r13375, %r13376;
	xor.b32  	%r13378, %r13377, %r13359;
	add.s32 	%r13379, %r19038, %r13351;
	add.s32 	%r13380, %r13379, %r13378;
	add.s32 	%r13381, %r13380, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13381, 12;
	shr.b32 	%rhs, %r13381, 20;
	add.u32 	%r13382, %lhs, %rhs;
	}
	add.s32 	%r13383, %r13382, %r13375;
	xor.b32  	%r13384, %r13375, %r13367;
	and.b32  	%r13385, %r13383, %r13384;
	xor.b32  	%r13386, %r13385, %r13367;
	add.s32 	%r13387, %r13270, %r13359;
	add.s32 	%r13388, %r13387, %r13386;
	add.s32 	%r13389, %r13388, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13389, 17;
	shr.b32 	%rhs, %r13389, 15;
	add.u32 	%r13390, %lhs, %rhs;
	}
	add.s32 	%r13391, %r13390, %r13383;
	xor.b32  	%r13392, %r13383, %r13375;
	and.b32  	%r13393, %r13391, %r13392;
	xor.b32  	%r13394, %r13393, %r13375;
	add.s32 	%r13395, %r13367, %r13394;
	add.s32 	%r13396, %r13395, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13396, 22;
	shr.b32 	%rhs, %r13396, 10;
	add.u32 	%r13397, %lhs, %rhs;
	}
	add.s32 	%r13398, %r13397, %r13391;
	xor.b32  	%r13399, %r13398, %r13391;
	and.b32  	%r13400, %r13399, %r13383;
	xor.b32  	%r13401, %r13400, %r13391;
	add.s32 	%r13402, %r19050, %r13375;
	add.s32 	%r13403, %r13402, %r13401;
	add.s32 	%r13404, %r13403, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13404, 5;
	shr.b32 	%rhs, %r13404, 27;
	add.u32 	%r13405, %lhs, %rhs;
	}
	add.s32 	%r13406, %r13405, %r13398;
	xor.b32  	%r13407, %r13406, %r13398;
	and.b32  	%r13408, %r13407, %r13391;
	xor.b32  	%r13409, %r13408, %r13398;
	add.s32 	%r13410, %r19045, %r13383;
	add.s32 	%r13411, %r13410, %r13409;
	add.s32 	%r13412, %r13411, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13412, 9;
	shr.b32 	%rhs, %r13412, 23;
	add.u32 	%r13413, %lhs, %rhs;
	}
	add.s32 	%r13414, %r13413, %r13406;
	xor.b32  	%r13415, %r13414, %r13406;
	and.b32  	%r13416, %r13415, %r13398;
	xor.b32  	%r13417, %r13416, %r13406;
	add.s32 	%r13418, %r19040, %r13391;
	add.s32 	%r13419, %r13418, %r13417;
	add.s32 	%r13420, %r13419, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13420, 14;
	shr.b32 	%rhs, %r13420, 18;
	add.u32 	%r13421, %lhs, %rhs;
	}
	add.s32 	%r13422, %r13421, %r13414;
	xor.b32  	%r13423, %r13422, %r13414;
	and.b32  	%r13424, %r13423, %r13406;
	xor.b32  	%r13425, %r13424, %r13414;
	add.s32 	%r13426, %r19051, %r13398;
	add.s32 	%r13427, %r13426, %r13425;
	add.s32 	%r13428, %r13427, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13428, 20;
	shr.b32 	%rhs, %r13428, 12;
	add.u32 	%r13429, %lhs, %rhs;
	}
	add.s32 	%r13430, %r13429, %r13422;
	xor.b32  	%r13431, %r13430, %r13422;
	and.b32  	%r13432, %r13431, %r13414;
	xor.b32  	%r13433, %r13432, %r13422;
	add.s32 	%r13434, %r19046, %r13406;
	add.s32 	%r13435, %r13434, %r13433;
	add.s32 	%r13436, %r13435, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13436, 5;
	shr.b32 	%rhs, %r13436, 27;
	add.u32 	%r13437, %lhs, %rhs;
	}
	add.s32 	%r13438, %r13437, %r13430;
	xor.b32  	%r13439, %r13438, %r13430;
	and.b32  	%r13440, %r13439, %r13422;
	xor.b32  	%r13441, %r13440, %r13430;
	add.s32 	%r13442, %r19041, %r13414;
	add.s32 	%r13443, %r13442, %r13441;
	add.s32 	%r13444, %r13443, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13444, 9;
	shr.b32 	%rhs, %r13444, 23;
	add.u32 	%r13445, %lhs, %rhs;
	}
	add.s32 	%r13446, %r13445, %r13438;
	xor.b32  	%r13447, %r13446, %r13438;
	and.b32  	%r13448, %r13447, %r13430;
	xor.b32  	%r13449, %r13448, %r13438;
	add.s32 	%r13450, %r13422, %r13449;
	add.s32 	%r13451, %r13450, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13451, 14;
	shr.b32 	%rhs, %r13451, 18;
	add.u32 	%r13452, %lhs, %rhs;
	}
	add.s32 	%r13453, %r13452, %r13446;
	xor.b32  	%r13454, %r13453, %r13446;
	and.b32  	%r13455, %r13454, %r13438;
	xor.b32  	%r13456, %r13455, %r13446;
	add.s32 	%r13457, %r19047, %r13430;
	add.s32 	%r13458, %r13457, %r13456;
	add.s32 	%r13459, %r13458, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13459, 20;
	shr.b32 	%rhs, %r13459, 12;
	add.u32 	%r13460, %lhs, %rhs;
	}
	add.s32 	%r13461, %r13460, %r13453;
	xor.b32  	%r13462, %r13461, %r13453;
	and.b32  	%r13463, %r13462, %r13446;
	xor.b32  	%r13464, %r13463, %r13453;
	add.s32 	%r13465, %r19042, %r13438;
	add.s32 	%r13466, %r13465, %r13464;
	add.s32 	%r13467, %r13466, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13467, 5;
	shr.b32 	%rhs, %r13467, 27;
	add.u32 	%r13468, %lhs, %rhs;
	}
	add.s32 	%r13469, %r13468, %r13461;
	xor.b32  	%r13470, %r13469, %r13461;
	and.b32  	%r13471, %r13470, %r13453;
	xor.b32  	%r13472, %r13471, %r13461;
	add.s32 	%r13473, %r13270, %r13446;
	add.s32 	%r13474, %r13473, %r13472;
	add.s32 	%r13475, %r13474, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13475, 9;
	shr.b32 	%rhs, %r13475, 23;
	add.u32 	%r13476, %lhs, %rhs;
	}
	add.s32 	%r13477, %r13476, %r13469;
	xor.b32  	%r13478, %r13477, %r13469;
	and.b32  	%r13479, %r13478, %r13461;
	xor.b32  	%r13480, %r13479, %r13469;
	add.s32 	%r13481, %r19048, %r13453;
	add.s32 	%r13482, %r13481, %r13480;
	add.s32 	%r13483, %r13482, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13483, 14;
	shr.b32 	%rhs, %r13483, 18;
	add.u32 	%r13484, %lhs, %rhs;
	}
	add.s32 	%r13485, %r13484, %r13477;
	xor.b32  	%r13486, %r13485, %r13477;
	and.b32  	%r13487, %r13486, %r13469;
	xor.b32  	%r13488, %r13487, %r13477;
	add.s32 	%r13489, %r19043, %r13461;
	add.s32 	%r13490, %r13489, %r13488;
	add.s32 	%r13491, %r13490, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13491, 20;
	shr.b32 	%rhs, %r13491, 12;
	add.u32 	%r13492, %lhs, %rhs;
	}
	add.s32 	%r13493, %r13492, %r13485;
	xor.b32  	%r13494, %r13493, %r13485;
	and.b32  	%r13495, %r13494, %r13477;
	xor.b32  	%r13496, %r13495, %r13485;
	add.s32 	%r13497, %r19038, %r13469;
	add.s32 	%r13498, %r13497, %r13496;
	add.s32 	%r13499, %r13498, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13499, 5;
	shr.b32 	%rhs, %r13499, 27;
	add.u32 	%r13500, %lhs, %rhs;
	}
	add.s32 	%r13501, %r13500, %r13493;
	xor.b32  	%r13502, %r13501, %r13493;
	and.b32  	%r13503, %r13502, %r13485;
	xor.b32  	%r13504, %r13503, %r13493;
	add.s32 	%r13505, %r19049, %r13477;
	add.s32 	%r13506, %r13505, %r13504;
	add.s32 	%r13507, %r13506, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13507, 9;
	shr.b32 	%rhs, %r13507, 23;
	add.u32 	%r13508, %lhs, %rhs;
	}
	add.s32 	%r13509, %r13508, %r13501;
	xor.b32  	%r13510, %r13509, %r13501;
	and.b32  	%r13511, %r13510, %r13493;
	xor.b32  	%r13512, %r13511, %r13501;
	add.s32 	%r13513, %r19044, %r13485;
	add.s32 	%r13514, %r13513, %r13512;
	add.s32 	%r13515, %r13514, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13515, 14;
	shr.b32 	%rhs, %r13515, 18;
	add.u32 	%r13516, %lhs, %rhs;
	}
	add.s32 	%r13517, %r13516, %r13509;
	xor.b32  	%r13518, %r13517, %r13509;
	and.b32  	%r13519, %r13518, %r13501;
	xor.b32  	%r13520, %r13519, %r13509;
	add.s32 	%r13521, %r19039, %r13493;
	add.s32 	%r13522, %r13521, %r13520;
	add.s32 	%r13523, %r13522, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13523, 20;
	shr.b32 	%rhs, %r13523, 12;
	add.u32 	%r13524, %lhs, %rhs;
	}
	add.s32 	%r13525, %r13524, %r13517;
	xor.b32  	%r13526, %r13525, %r13517;
	xor.b32  	%r13527, %r13526, %r13509;
	add.s32 	%r13528, %r19046, %r13501;
	add.s32 	%r13529, %r13528, %r13527;
	add.s32 	%r13530, %r13529, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13530, 4;
	shr.b32 	%rhs, %r13530, 28;
	add.u32 	%r13531, %lhs, %rhs;
	}
	add.s32 	%r13532, %r13531, %r13525;
	xor.b32  	%r13533, %r13532, %r13526;
	add.s32 	%r13534, %r19043, %r13509;
	add.s32 	%r13535, %r13534, %r13533;
	add.s32 	%r13536, %r13535, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13536, 11;
	shr.b32 	%rhs, %r13536, 21;
	add.u32 	%r13537, %lhs, %rhs;
	}
	add.s32 	%r13538, %r13537, %r13532;
	xor.b32  	%r13539, %r13538, %r13532;
	xor.b32  	%r13540, %r13539, %r13525;
	add.s32 	%r13541, %r19040, %r13517;
	add.s32 	%r13542, %r13541, %r13540;
	add.s32 	%r13543, %r13542, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13543, 16;
	shr.b32 	%rhs, %r13543, 16;
	add.u32 	%r13544, %lhs, %rhs;
	}
	add.s32 	%r13545, %r13544, %r13538;
	xor.b32  	%r13546, %r13545, %r13539;
	add.s32 	%r13547, %r13270, %r13525;
	add.s32 	%r13548, %r13547, %r13546;
	add.s32 	%r13549, %r13548, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13549, 23;
	shr.b32 	%rhs, %r13549, 9;
	add.u32 	%r13550, %lhs, %rhs;
	}
	add.s32 	%r13551, %r13550, %r13545;
	xor.b32  	%r13552, %r13551, %r13545;
	xor.b32  	%r13553, %r13552, %r13538;
	add.s32 	%r13554, %r19050, %r13532;
	add.s32 	%r13555, %r13554, %r13553;
	add.s32 	%r13556, %r13555, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13556, 4;
	shr.b32 	%rhs, %r13556, 28;
	add.u32 	%r13557, %lhs, %rhs;
	}
	add.s32 	%r13558, %r13557, %r13551;
	xor.b32  	%r13559, %r13558, %r13552;
	add.s32 	%r13560, %r19047, %r13538;
	add.s32 	%r13561, %r13560, %r13559;
	add.s32 	%r13562, %r13561, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13562, 11;
	shr.b32 	%rhs, %r13562, 21;
	add.u32 	%r13563, %lhs, %rhs;
	}
	add.s32 	%r13564, %r13563, %r13558;
	xor.b32  	%r13565, %r13564, %r13558;
	xor.b32  	%r13566, %r13565, %r13551;
	add.s32 	%r13567, %r19044, %r13545;
	add.s32 	%r13568, %r13567, %r13566;
	add.s32 	%r13569, %r13568, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13569, 16;
	shr.b32 	%rhs, %r13569, 16;
	add.u32 	%r13570, %lhs, %rhs;
	}
	add.s32 	%r13571, %r13570, %r13564;
	xor.b32  	%r13572, %r13571, %r13565;
	add.s32 	%r13573, %r19041, %r13551;
	add.s32 	%r13574, %r13573, %r13572;
	add.s32 	%r13575, %r13574, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13575, 23;
	shr.b32 	%rhs, %r13575, 9;
	add.u32 	%r13576, %lhs, %rhs;
	}
	add.s32 	%r13577, %r13576, %r13571;
	xor.b32  	%r13578, %r13577, %r13571;
	xor.b32  	%r13579, %r13578, %r13564;
	add.s32 	%r13580, %r19038, %r13558;
	add.s32 	%r13581, %r13580, %r13579;
	add.s32 	%r13582, %r13581, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13582, 4;
	shr.b32 	%rhs, %r13582, 28;
	add.u32 	%r13583, %lhs, %rhs;
	}
	add.s32 	%r13584, %r13583, %r13577;
	xor.b32  	%r13585, %r13584, %r13578;
	add.s32 	%r13586, %r19051, %r13564;
	add.s32 	%r13587, %r13586, %r13585;
	add.s32 	%r13588, %r13587, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13588, 11;
	shr.b32 	%rhs, %r13588, 21;
	add.u32 	%r13589, %lhs, %rhs;
	}
	add.s32 	%r13590, %r13589, %r13584;
	xor.b32  	%r13591, %r13590, %r13584;
	xor.b32  	%r13592, %r13591, %r13577;
	add.s32 	%r13593, %r19048, %r13571;
	add.s32 	%r13594, %r13593, %r13592;
	add.s32 	%r13595, %r13594, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13595, 16;
	shr.b32 	%rhs, %r13595, 16;
	add.u32 	%r13596, %lhs, %rhs;
	}
	add.s32 	%r13597, %r13596, %r13590;
	xor.b32  	%r13598, %r13597, %r13591;
	add.s32 	%r13599, %r19045, %r13577;
	add.s32 	%r13600, %r13599, %r13598;
	add.s32 	%r13601, %r13600, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13601, 23;
	shr.b32 	%rhs, %r13601, 9;
	add.u32 	%r13602, %lhs, %rhs;
	}
	add.s32 	%r13603, %r13602, %r13597;
	xor.b32  	%r13604, %r13603, %r13597;
	xor.b32  	%r13605, %r13604, %r13590;
	add.s32 	%r13606, %r19042, %r13584;
	add.s32 	%r13607, %r13606, %r13605;
	add.s32 	%r13608, %r13607, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13608, 4;
	shr.b32 	%rhs, %r13608, 28;
	add.u32 	%r13609, %lhs, %rhs;
	}
	add.s32 	%r13610, %r13609, %r13603;
	xor.b32  	%r13611, %r13610, %r13604;
	add.s32 	%r13612, %r19039, %r13590;
	add.s32 	%r13613, %r13612, %r13611;
	add.s32 	%r13614, %r13613, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13614, 11;
	shr.b32 	%rhs, %r13614, 21;
	add.u32 	%r13615, %lhs, %rhs;
	}
	add.s32 	%r13616, %r13615, %r13610;
	xor.b32  	%r13617, %r13616, %r13610;
	xor.b32  	%r13618, %r13617, %r13603;
	add.s32 	%r13619, %r13597, %r13618;
	add.s32 	%r13620, %r13619, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13620, 16;
	shr.b32 	%rhs, %r13620, 16;
	add.u32 	%r13621, %lhs, %rhs;
	}
	add.s32 	%r13622, %r13621, %r13616;
	xor.b32  	%r13623, %r13622, %r13617;
	add.s32 	%r13624, %r19049, %r13603;
	add.s32 	%r13625, %r13624, %r13623;
	add.s32 	%r13626, %r13625, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13626, 23;
	shr.b32 	%rhs, %r13626, 9;
	add.u32 	%r13627, %lhs, %rhs;
	}
	add.s32 	%r13628, %r13627, %r13622;
	not.b32 	%r13629, %r13616;
	or.b32  	%r13630, %r13628, %r13629;
	xor.b32  	%r13631, %r13630, %r13622;
	add.s32 	%r13632, %r19051, %r13610;
	add.s32 	%r13633, %r13632, %r13631;
	add.s32 	%r13634, %r13633, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13634, 6;
	shr.b32 	%rhs, %r13634, 26;
	add.u32 	%r13635, %lhs, %rhs;
	}
	add.s32 	%r13636, %r13635, %r13628;
	not.b32 	%r13637, %r13622;
	or.b32  	%r13638, %r13636, %r13637;
	xor.b32  	%r13639, %r13638, %r13628;
	add.s32 	%r13640, %r19044, %r13616;
	add.s32 	%r13641, %r13640, %r13639;
	add.s32 	%r13642, %r13641, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13642, 10;
	shr.b32 	%rhs, %r13642, 22;
	add.u32 	%r13643, %lhs, %rhs;
	}
	add.s32 	%r13644, %r13643, %r13636;
	not.b32 	%r13645, %r13628;
	or.b32  	%r13646, %r13644, %r13645;
	xor.b32  	%r13647, %r13646, %r13636;
	add.s32 	%r13648, %r13270, %r13622;
	add.s32 	%r13649, %r13648, %r13647;
	add.s32 	%r13650, %r13649, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13650, 15;
	shr.b32 	%rhs, %r13650, 17;
	add.u32 	%r13651, %lhs, %rhs;
	}
	add.s32 	%r13652, %r13651, %r13644;
	not.b32 	%r13653, %r13636;
	or.b32  	%r13654, %r13652, %r13653;
	xor.b32  	%r13655, %r13654, %r13644;
	add.s32 	%r13656, %r19046, %r13628;
	add.s32 	%r13657, %r13656, %r13655;
	add.s32 	%r13658, %r13657, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13658, 21;
	shr.b32 	%rhs, %r13658, 11;
	add.u32 	%r13659, %lhs, %rhs;
	}
	add.s32 	%r13660, %r13659, %r13652;
	not.b32 	%r13661, %r13644;
	or.b32  	%r13662, %r13660, %r13661;
	xor.b32  	%r13663, %r13662, %r13652;
	add.s32 	%r13664, %r19039, %r13636;
	add.s32 	%r13665, %r13664, %r13663;
	add.s32 	%r13666, %r13665, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13666, 6;
	shr.b32 	%rhs, %r13666, 26;
	add.u32 	%r13667, %lhs, %rhs;
	}
	add.s32 	%r13668, %r13667, %r13660;
	not.b32 	%r13669, %r13652;
	or.b32  	%r13670, %r13668, %r13669;
	xor.b32  	%r13671, %r13670, %r13660;
	add.s32 	%r13672, %r19048, %r13644;
	add.s32 	%r13673, %r13672, %r13671;
	add.s32 	%r13674, %r13673, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13674, 10;
	shr.b32 	%rhs, %r13674, 22;
	add.u32 	%r13675, %lhs, %rhs;
	}
	add.s32 	%r13676, %r13675, %r13668;
	not.b32 	%r13677, %r13660;
	or.b32  	%r13678, %r13676, %r13677;
	xor.b32  	%r13679, %r13678, %r13668;
	add.s32 	%r13680, %r19041, %r13652;
	add.s32 	%r13681, %r13680, %r13679;
	add.s32 	%r13682, %r13681, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13682, 15;
	shr.b32 	%rhs, %r13682, 17;
	add.u32 	%r13683, %lhs, %rhs;
	}
	add.s32 	%r13684, %r13683, %r13676;
	not.b32 	%r13685, %r13668;
	or.b32  	%r13686, %r13684, %r13685;
	xor.b32  	%r13687, %r13686, %r13676;
	add.s32 	%r13688, %r19050, %r13660;
	add.s32 	%r13689, %r13688, %r13687;
	add.s32 	%r13690, %r13689, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13690, 21;
	shr.b32 	%rhs, %r13690, 11;
	add.u32 	%r13691, %lhs, %rhs;
	}
	add.s32 	%r13692, %r13691, %r13684;
	not.b32 	%r13693, %r13676;
	or.b32  	%r13694, %r13692, %r13693;
	xor.b32  	%r13695, %r13694, %r13684;
	add.s32 	%r13696, %r19043, %r13668;
	add.s32 	%r13697, %r13696, %r13695;
	add.s32 	%r13698, %r13697, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13698, 6;
	shr.b32 	%rhs, %r13698, 26;
	add.u32 	%r13699, %lhs, %rhs;
	}
	add.s32 	%r13700, %r13699, %r13692;
	not.b32 	%r13701, %r13684;
	or.b32  	%r13702, %r13700, %r13701;
	xor.b32  	%r13703, %r13702, %r13692;
	add.s32 	%r13704, %r13676, %r13703;
	add.s32 	%r13705, %r13704, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13705, 10;
	shr.b32 	%rhs, %r13705, 22;
	add.u32 	%r13706, %lhs, %rhs;
	}
	add.s32 	%r13707, %r13706, %r13700;
	not.b32 	%r13708, %r13692;
	or.b32  	%r13709, %r13707, %r13708;
	xor.b32  	%r13710, %r13709, %r13700;
	add.s32 	%r13711, %r19045, %r13684;
	add.s32 	%r13712, %r13711, %r13710;
	add.s32 	%r13713, %r13712, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13713, 15;
	shr.b32 	%rhs, %r13713, 17;
	add.u32 	%r13714, %lhs, %rhs;
	}
	add.s32 	%r13715, %r13714, %r13707;
	not.b32 	%r13716, %r13700;
	or.b32  	%r13717, %r13715, %r13716;
	xor.b32  	%r13718, %r13717, %r13707;
	add.s32 	%r13719, %r19038, %r13692;
	add.s32 	%r13720, %r13719, %r13718;
	add.s32 	%r13721, %r13720, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13721, 21;
	shr.b32 	%rhs, %r13721, 11;
	add.u32 	%r13722, %lhs, %rhs;
	}
	add.s32 	%r13723, %r13722, %r13715;
	not.b32 	%r13724, %r13707;
	or.b32  	%r13725, %r13723, %r13724;
	xor.b32  	%r13726, %r13725, %r13715;
	add.s32 	%r13727, %r19047, %r13700;
	add.s32 	%r13728, %r13727, %r13726;
	add.s32 	%r13729, %r13728, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13729, 6;
	shr.b32 	%rhs, %r13729, 26;
	add.u32 	%r13730, %lhs, %rhs;
	}
	add.s32 	%r13731, %r13730, %r13723;
	not.b32 	%r13732, %r13715;
	or.b32  	%r13733, %r13731, %r13732;
	xor.b32  	%r13734, %r13733, %r13723;
	add.s32 	%r13735, %r19040, %r13707;
	add.s32 	%r13736, %r13735, %r13734;
	add.s32 	%r13737, %r13736, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13737, 10;
	shr.b32 	%rhs, %r13737, 22;
	add.u32 	%r13738, %lhs, %rhs;
	}
	add.s32 	%r13739, %r13738, %r13731;
	not.b32 	%r13740, %r13723;
	or.b32  	%r13741, %r13739, %r13740;
	xor.b32  	%r13742, %r13741, %r13731;
	add.s32 	%r13743, %r19049, %r13715;
	add.s32 	%r13744, %r13743, %r13742;
	add.s32 	%r13745, %r13744, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13745, 15;
	shr.b32 	%rhs, %r13745, 17;
	add.u32 	%r13746, %lhs, %rhs;
	}
	add.s32 	%r13747, %r13746, %r13739;
	not.b32 	%r13748, %r13731;
	or.b32  	%r13749, %r13747, %r13748;
	xor.b32  	%r13750, %r13749, %r13739;
	add.s32 	%r13751, %r19042, %r13723;
	add.s32 	%r13752, %r13751, %r13750;
	add.s32 	%r13753, %r13752, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13753, 21;
	shr.b32 	%rhs, %r13753, 11;
	add.u32 	%r13754, %lhs, %rhs;
	}
	add.s32 	%r13755, %r13754, %r13747;
	add.s32 	%r13756, %r19055, %r13731;
	st.local.u32 	[%rd17], %r13756;
	add.s32 	%r13757, %r13755, %r19054;
	st.local.u32 	[%rd17+4], %r13757;
	add.s32 	%r13758, %r19053, %r13747;
	st.local.u32 	[%rd17+8], %r13758;
	add.s32 	%r13759, %r19052, %r13739;
	st.local.u32 	[%rd17+12], %r13759;
	mul.wide.s32 	%rd110, %r18701, 16;
	add.s64 	%rd111, %rd113, %rd110;
	st.global.u32 	[%rd111], %r13756;
	st.global.u32 	[%rd111+4], %r13757;
	st.global.u32 	[%rd111+8], %r13758;
	st.global.u32 	[%rd111+12], %r13759;

BB4_385:
	ret;
}

	// .globl	m00500_loop
.entry m00500_loop(
	.param .u64 .ptr .global .align 4 m00500_loop_param_0,
	.param .u64 .ptr .global .align 4 m00500_loop_param_1,
	.param .u64 .ptr .global .align 4 m00500_loop_param_2,
	.param .u64 .ptr .global .align 4 m00500_loop_param_3,
	.param .u64 .ptr .global .align 4 m00500_loop_param_4,
	.param .u64 .ptr .global .align 1 m00500_loop_param_5,
	.param .u64 .ptr .global .align 4 m00500_loop_param_6,
	.param .u64 .ptr .global .align 4 m00500_loop_param_7,
	.param .u64 .ptr .global .align 4 m00500_loop_param_8,
	.param .u64 .ptr .global .align 4 m00500_loop_param_9,
	.param .u64 .ptr .global .align 4 m00500_loop_param_10,
	.param .u64 .ptr .global .align 4 m00500_loop_param_11,
	.param .u64 .ptr .global .align 4 m00500_loop_param_12,
	.param .u64 .ptr .global .align 4 m00500_loop_param_13,
	.param .u64 .ptr .global .align 8 m00500_loop_param_14,
	.param .u64 .ptr .global .align 4 m00500_loop_param_15,
	.param .u64 .ptr .global .align 4 m00500_loop_param_16,
	.param .u64 .ptr .global .align 4 m00500_loop_param_17,
	.param .u64 .ptr .global .align 1 m00500_loop_param_18,
	.param .u64 .ptr .global .align 4 m00500_loop_param_19,
	.param .u64 .ptr .global .align 16 m00500_loop_param_20,
	.param .u64 .ptr .global .align 16 m00500_loop_param_21,
	.param .u64 .ptr .global .align 16 m00500_loop_param_22,
	.param .u64 .ptr .global .align 16 m00500_loop_param_23,
	.param .u32 m00500_loop_param_24,
	.param .u32 m00500_loop_param_25,
	.param .u32 m00500_loop_param_26,
	.param .u32 m00500_loop_param_27,
	.param .u32 m00500_loop_param_28,
	.param .u32 m00500_loop_param_29,
	.param .u32 m00500_loop_param_30,
	.param .u32 m00500_loop_param_31,
	.param .u32 m00500_loop_param_32,
	.param .u32 m00500_loop_param_33,
	.param .u64 m00500_loop_param_34
)
{
	.local .align 16 .b8 	__local_depot5[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<408>;
	.reg .b32 	%r<22229>;
	.reg .b64 	%rd<82>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [m00500_loop_param_0];
	ld.param.u64 	%rd14, [m00500_loop_param_4];
	ld.param.u64 	%rd15, [m00500_loop_param_17];
	ld.param.u32 	%r3219, [m00500_loop_param_27];
	ld.param.u32 	%r21758, [m00500_loop_param_28];
	ld.param.u32 	%r3221, [m00500_loop_param_29];
	ld.param.u64 	%rd16, [m00500_loop_param_34];
	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd17;
	add.u64 	%rd18, %SP, 256;
	cvta.to.local.u64 	%rd2, %rd18;
	mov.u32 	%r3222, %ctaid.x;
	mov.u32 	%r3223, %ntid.x;
	mov.b32	%r3224, %envreg3;
	mad.lo.s32 	%r3225, %r3222, %r3223, %r3224;
	mov.u32 	%r3226, %tid.x;
	add.s32 	%r1, %r3225, %r3226;
	cvt.s64.s32	%rd19, %r1;
	setp.ge.u64	%p1, %rd19, %rd16;
	@%p1 bra 	BB5_520;

	mul.wide.s32 	%rd21, %r1, 260;
	add.s64 	%rd22, %rd13, %rd21;
	add.s64 	%rd3, %rd22, 256;
	ld.global.u8 	%r2, [%rd22+256];
	mov.u64 	%rd80, 0;
	mov.pred 	%p2, 0;
	@%p2 bra 	BB5_3;

BB5_2:
	shl.b64 	%rd24, %rd80, 2;
	add.s64 	%rd25, %rd1, %rd24;
	mov.u32 	%r3227, 0;
	st.local.u32 	[%rd25], %r3227;
	add.s64 	%rd80, %rd80, 1;
	setp.lt.u64	%p3, %rd80, 64;
	@%p3 bra 	BB5_2;

BB5_3:
	setp.eq.s32	%p4, %r2, 0;
	@%p4 bra 	BB5_12;

	add.s32 	%r3230, %r2, -1;
	shr.u32 	%r3231, %r3230, 2;
	add.s32 	%r3, %r3231, 1;
	and.b32  	%r4, %r3, 3;
	setp.eq.s32	%p5, %r4, 0;
	mov.u32 	%r21744, 0;
	mov.u32 	%r21745, %r21744;
	@%p5 bra 	BB5_10;

	setp.eq.s32	%p6, %r4, 1;
	mov.u32 	%r21740, 0;
	mov.u32 	%r21741, %r21740;
	@%p6 bra 	BB5_9;

	setp.eq.s32	%p7, %r4, 2;
	mov.u32 	%r21741, 4;
	mov.u32 	%r21738, 0;
	@%p7 bra 	BB5_8;

	ld.global.u32 	%r3238, [%rd3+-256];
	st.local.u32 	[%rd1], %r3238;
	mov.u32 	%r21741, 8;
	mov.u32 	%r21738, 1;

BB5_8:
	mul.wide.u32 	%rd28, %r21738, 4;
	add.s64 	%rd29, %rd22, %rd28;
	ld.global.u32 	%r3239, [%rd29];
	add.s64 	%rd30, %rd1, %rd28;
	st.local.u32 	[%rd30], %r3239;
	add.s32 	%r21740, %r21738, 1;

BB5_9:
	mul.wide.s32 	%rd33, %r21740, 4;
	add.s64 	%rd34, %rd22, %rd33;
	ld.global.u32 	%r3240, [%rd34];
	add.s64 	%rd35, %rd1, %rd33;
	st.local.u32 	[%rd35], %r3240;
	add.s32 	%r21745, %r21741, 4;
	add.s32 	%r21744, %r21740, 1;

BB5_10:
	setp.lt.u32	%p8, %r3, 4;
	@%p8 bra 	BB5_12;

BB5_11:
	mul.wide.s32 	%rd38, %r21744, 4;
	add.s64 	%rd39, %rd22, %rd38;
	ld.global.u32 	%r3241, [%rd39];
	add.s64 	%rd40, %rd1, %rd38;
	ld.global.u32 	%r3242, [%rd39+4];
	ld.global.u32 	%r3243, [%rd39+8];
	ld.global.u32 	%r3244, [%rd39+12];
	st.local.u32 	[%rd40], %r3241;
	st.local.u32 	[%rd40+4], %r3242;
	st.local.u32 	[%rd40+8], %r3243;
	st.local.u32 	[%rd40+12], %r3244;
	add.s32 	%r21744, %r21744, 4;
	add.s32 	%r21745, %r21745, 16;
	setp.lt.u32	%p9, %r21745, %r2;
	@%p9 bra 	BB5_11;

BB5_12:
	cvt.u64.u32	%rd7, %r3219;
	mul.wide.u32 	%rd42, %r3219, 560;
	add.s64 	%rd43, %rd15, %rd42;
	add.s64 	%rd8, %rd43, 512;
	ld.global.u32 	%r18, [%rd43+512];
	mov.u64 	%rd81, 0;
	@%p2 bra 	BB5_14;

BB5_13:
	shl.b64 	%rd45, %rd81, 2;
	add.s64 	%rd46, %rd2, %rd45;
	mov.u32 	%r3245, 0;
	st.local.u32 	[%rd46], %r3245;
	add.s64 	%rd81, %rd81, 1;
	setp.lt.u64	%p11, %rd81, 64;
	@%p11 bra 	BB5_13;

BB5_14:
	setp.eq.s32	%p12, %r18, 0;
	@%p12 bra 	BB5_25;

	add.s32 	%r3253, %r18, -1;
	shr.u32 	%r3254, %r3253, 2;
	add.s32 	%r19, %r3254, 1;
	and.b32  	%r3252, %r19, 3;
	mov.u32 	%r21747, 4;
	mov.u32 	%r21746, 0;
	setp.eq.s32	%p13, %r3252, 0;
	@%p13 bra 	BB5_16;

	setp.eq.s32	%p14, %r3252, 1;
	@%p14 bra 	BB5_18;
	bra.uni 	BB5_19;

BB5_18:
	mov.u32 	%r21747, %r21746;
	bra.uni 	BB5_22;

BB5_16:
	mov.u32 	%r21753, %r21746;
	bra.uni 	BB5_23;

BB5_19:
	setp.eq.s32	%p15, %r3252, 2;
	@%p15 bra 	BB5_21;

	ld.global.u32 	%r3257, [%rd8+-512];
	st.local.u32 	[%rd2], %r3257;
	mov.u32 	%r21747, 8;
	mov.u32 	%r21746, 1;

BB5_21:
	mul.lo.s64 	%rd47, %rd7, 560;
	add.s64 	%rd48, %rd15, %rd47;
	mul.wide.u32 	%rd49, %r21746, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.u32 	%r3258, [%rd50];
	add.s64 	%rd51, %rd2, %rd49;
	st.local.u32 	[%rd51], %r3258;
	add.s32 	%r21746, %r21746, 1;

BB5_22:
	mul.lo.s64 	%rd52, %rd7, 560;
	add.s64 	%rd53, %rd15, %rd52;
	mul.wide.s32 	%rd54, %r21746, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.u32 	%r3259, [%rd55];
	add.s64 	%rd56, %rd2, %rd54;
	st.local.u32 	[%rd56], %r3259;
	add.s32 	%r21753, %r21747, 4;
	add.s32 	%r21746, %r21746, 1;

BB5_23:
	setp.lt.u32	%p16, %r19, 4;
	@%p16 bra 	BB5_25;

BB5_24:
	mul.lo.s64 	%rd57, %rd7, 560;
	add.s64 	%rd58, %rd15, %rd57;
	mul.wide.s32 	%rd59, %r21746, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.u32 	%r3260, [%rd60];
	add.s64 	%rd61, %rd2, %rd59;
	ld.global.u32 	%r3261, [%rd60+4];
	ld.global.u32 	%r3262, [%rd60+8];
	ld.global.u32 	%r3263, [%rd60+12];
	st.local.u32 	[%rd61], %r3260;
	st.local.u32 	[%rd61+4], %r3261;
	st.local.u32 	[%rd61+8], %r3262;
	st.local.u32 	[%rd61+12], %r3263;
	add.s32 	%r21746, %r21746, 4;
	add.s32 	%r21753, %r21753, 16;
	setp.lt.u32	%p17, %r21753, %r18;
	@%p17 bra 	BB5_24;

BB5_25:
	mul.wide.s32 	%rd62, %r1, 16;
	add.s64 	%rd12, %rd14, %rd62;
	ld.global.u32 	%r43, [%rd12];
	ld.global.u32 	%r39, [%rd12+4];
	ld.global.u32 	%r38, [%rd12+8];
	ld.global.u32 	%r37, [%rd12+12];
	setp.eq.s32	%p18, %r3221, 0;
	@%p18 bra 	BB5_519;

	mov.u32 	%r21759, 0;

BB5_27:
	mov.u32 	%r21760, 0;
	and.b32  	%r46, %r21758, 1;
	setp.eq.s32	%p19, %r46, 0;
	mov.u32 	%r153, 1732584193;
	mov.u32 	%r152, -271733879;
	mov.u32 	%r151, -1732584194;
	mov.u32 	%r150, 271733878;
	mov.u32 	%r21765, %r21760;
	@%p19 bra 	BB5_33;
	bra.uni 	BB5_28;

BB5_33:
	mov.u32 	%r4542, 0;
	mov.u32 	%r4544, 30292;
	// inline asm
	prmt.b32 %r21870, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21871, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21872, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21873, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21866, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21867, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21868, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21869, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21862, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21863, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21864, %r4542, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21865, %r37, %r4542, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21810, %r38, %r37, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21859, %r39, %r38, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21860, %r43, %r39, %r4544;
	// inline asm
	// inline asm
	prmt.b32 %r21861, %r4542, %r43, %r4544;
	// inline asm
	mov.u32 	%r153, 1732584193;
	mov.u32 	%r152, -271733879;
	mov.u32 	%r151, -1732584194;
	mov.u32 	%r150, 271733878;
	mov.u32 	%r21787, 16;
	bra.uni 	BB5_34;

BB5_32:
	add.s32 	%r21760, %r21760, 64;
	mov.u32 	%r3927, 0;
	mov.u32 	%r3988, 12816;
	// inline asm
	prmt.b32 %r3925, %r3287, %r3927, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3929, %r3286, %r3287, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3933, %r3285, %r3286, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3937, %r3284, %r3285, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3941, %r3283, %r3284, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3945, %r3282, %r3283, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3949, %r3281, %r3282, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3953, %r3280, %r3281, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3957, %r3279, %r3280, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3961, %r3278, %r3279, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3965, %r3277, %r3278, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3969, %r3276, %r3277, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3973, %r3275, %r3276, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3977, %r3274, %r3275, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3981, %r3273, %r3274, %r3988;
	// inline asm
	// inline asm
	prmt.b32 %r3985, %r3272, %r3273, %r3988;
	// inline asm
	xor.b32  	%r3993, %r151, %r150;
	and.b32  	%r3994, %r152, %r3993;
	xor.b32  	%r3995, %r3994, %r150;
	add.s32 	%r3996, %r153, %r3995;
	add.s32 	%r3997, %r3996, %r3985;
	add.s32 	%r3998, %r3997, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3998, 7;
	shr.b32 	%rhs, %r3998, 25;
	add.u32 	%r3999, %lhs, %rhs;
	}
	add.s32 	%r4000, %r3999, %r152;
	xor.b32  	%r4001, %r152, %r151;
	and.b32  	%r4002, %r4000, %r4001;
	xor.b32  	%r4003, %r4002, %r151;
	add.s32 	%r4004, %r150, %r3981;
	add.s32 	%r4005, %r4004, %r4003;
	add.s32 	%r4006, %r4005, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4006, 12;
	shr.b32 	%rhs, %r4006, 20;
	add.u32 	%r4007, %lhs, %rhs;
	}
	add.s32 	%r4008, %r4007, %r4000;
	xor.b32  	%r4009, %r4000, %r152;
	and.b32  	%r4010, %r4008, %r4009;
	xor.b32  	%r4011, %r4010, %r152;
	add.s32 	%r4012, %r151, %r3977;
	add.s32 	%r4013, %r4012, %r4011;
	add.s32 	%r4014, %r4013, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4014, 17;
	shr.b32 	%rhs, %r4014, 15;
	add.u32 	%r4015, %lhs, %rhs;
	}
	add.s32 	%r4016, %r4015, %r4008;
	xor.b32  	%r4017, %r4008, %r4000;
	and.b32  	%r4018, %r4016, %r4017;
	xor.b32  	%r4019, %r4018, %r4000;
	add.s32 	%r4020, %r152, %r3973;
	add.s32 	%r4021, %r4020, %r4019;
	add.s32 	%r4022, %r4021, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4022, 22;
	shr.b32 	%rhs, %r4022, 10;
	add.u32 	%r4023, %lhs, %rhs;
	}
	add.s32 	%r4024, %r4023, %r4016;
	xor.b32  	%r4025, %r4016, %r4008;
	and.b32  	%r4026, %r4024, %r4025;
	xor.b32  	%r4027, %r4026, %r4008;
	add.s32 	%r4028, %r3969, %r4000;
	add.s32 	%r4029, %r4028, %r4027;
	add.s32 	%r4030, %r4029, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 7;
	shr.b32 	%rhs, %r4030, 25;
	add.u32 	%r4031, %lhs, %rhs;
	}
	add.s32 	%r4032, %r4031, %r4024;
	xor.b32  	%r4033, %r4024, %r4016;
	and.b32  	%r4034, %r4032, %r4033;
	xor.b32  	%r4035, %r4034, %r4016;
	add.s32 	%r4036, %r3965, %r4008;
	add.s32 	%r4037, %r4036, %r4035;
	add.s32 	%r4038, %r4037, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4038, 12;
	shr.b32 	%rhs, %r4038, 20;
	add.u32 	%r4039, %lhs, %rhs;
	}
	add.s32 	%r4040, %r4039, %r4032;
	xor.b32  	%r4041, %r4032, %r4024;
	and.b32  	%r4042, %r4040, %r4041;
	xor.b32  	%r4043, %r4042, %r4024;
	add.s32 	%r4044, %r3961, %r4016;
	add.s32 	%r4045, %r4044, %r4043;
	add.s32 	%r4046, %r4045, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4046, 17;
	shr.b32 	%rhs, %r4046, 15;
	add.u32 	%r4047, %lhs, %rhs;
	}
	add.s32 	%r4048, %r4047, %r4040;
	xor.b32  	%r4049, %r4040, %r4032;
	and.b32  	%r4050, %r4048, %r4049;
	xor.b32  	%r4051, %r4050, %r4032;
	add.s32 	%r4052, %r3957, %r4024;
	add.s32 	%r4053, %r4052, %r4051;
	add.s32 	%r4054, %r4053, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4054, 22;
	shr.b32 	%rhs, %r4054, 10;
	add.u32 	%r4055, %lhs, %rhs;
	}
	add.s32 	%r4056, %r4055, %r4048;
	xor.b32  	%r4057, %r4048, %r4040;
	and.b32  	%r4058, %r4056, %r4057;
	xor.b32  	%r4059, %r4058, %r4040;
	add.s32 	%r4060, %r3953, %r4032;
	add.s32 	%r4061, %r4060, %r4059;
	add.s32 	%r4062, %r4061, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4062, 7;
	shr.b32 	%rhs, %r4062, 25;
	add.u32 	%r4063, %lhs, %rhs;
	}
	add.s32 	%r4064, %r4063, %r4056;
	xor.b32  	%r4065, %r4056, %r4048;
	and.b32  	%r4066, %r4064, %r4065;
	xor.b32  	%r4067, %r4066, %r4048;
	add.s32 	%r4068, %r3949, %r4040;
	add.s32 	%r4069, %r4068, %r4067;
	add.s32 	%r4070, %r4069, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4070, 12;
	shr.b32 	%rhs, %r4070, 20;
	add.u32 	%r4071, %lhs, %rhs;
	}
	add.s32 	%r4072, %r4071, %r4064;
	xor.b32  	%r4073, %r4064, %r4056;
	and.b32  	%r4074, %r4072, %r4073;
	xor.b32  	%r4075, %r4074, %r4056;
	add.s32 	%r4076, %r3945, %r4048;
	add.s32 	%r4077, %r4076, %r4075;
	add.s32 	%r4078, %r4077, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4078, 17;
	shr.b32 	%rhs, %r4078, 15;
	add.u32 	%r4079, %lhs, %rhs;
	}
	add.s32 	%r4080, %r4079, %r4072;
	xor.b32  	%r4081, %r4072, %r4064;
	and.b32  	%r4082, %r4080, %r4081;
	xor.b32  	%r4083, %r4082, %r4064;
	add.s32 	%r4084, %r3941, %r4056;
	add.s32 	%r4085, %r4084, %r4083;
	add.s32 	%r4086, %r4085, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4086, 22;
	shr.b32 	%rhs, %r4086, 10;
	add.u32 	%r4087, %lhs, %rhs;
	}
	add.s32 	%r4088, %r4087, %r4080;
	xor.b32  	%r4089, %r4080, %r4072;
	and.b32  	%r4090, %r4088, %r4089;
	xor.b32  	%r4091, %r4090, %r4072;
	add.s32 	%r4092, %r3937, %r4064;
	add.s32 	%r4093, %r4092, %r4091;
	add.s32 	%r4094, %r4093, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4094, 7;
	shr.b32 	%rhs, %r4094, 25;
	add.u32 	%r4095, %lhs, %rhs;
	}
	add.s32 	%r4096, %r4095, %r4088;
	xor.b32  	%r4097, %r4088, %r4080;
	and.b32  	%r4098, %r4096, %r4097;
	xor.b32  	%r4099, %r4098, %r4080;
	add.s32 	%r4100, %r3933, %r4072;
	add.s32 	%r4101, %r4100, %r4099;
	add.s32 	%r4102, %r4101, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4102, 12;
	shr.b32 	%rhs, %r4102, 20;
	add.u32 	%r4103, %lhs, %rhs;
	}
	add.s32 	%r4104, %r4103, %r4096;
	xor.b32  	%r4105, %r4096, %r4088;
	and.b32  	%r4106, %r4104, %r4105;
	xor.b32  	%r4107, %r4106, %r4088;
	add.s32 	%r4108, %r3929, %r4080;
	add.s32 	%r4109, %r4108, %r4107;
	add.s32 	%r4110, %r4109, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4110, 17;
	shr.b32 	%rhs, %r4110, 15;
	add.u32 	%r4111, %lhs, %rhs;
	}
	add.s32 	%r4112, %r4111, %r4104;
	xor.b32  	%r4113, %r4104, %r4096;
	and.b32  	%r4114, %r4112, %r4113;
	xor.b32  	%r4115, %r4114, %r4096;
	add.s32 	%r4116, %r3925, %r4088;
	add.s32 	%r4117, %r4116, %r4115;
	add.s32 	%r4118, %r4117, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4118, 22;
	shr.b32 	%rhs, %r4118, 10;
	add.u32 	%r4119, %lhs, %rhs;
	}
	add.s32 	%r4120, %r4119, %r4112;
	xor.b32  	%r4121, %r4120, %r4112;
	and.b32  	%r4122, %r4121, %r4104;
	xor.b32  	%r4123, %r4122, %r4112;
	add.s32 	%r4124, %r3981, %r4096;
	add.s32 	%r4125, %r4124, %r4123;
	add.s32 	%r4126, %r4125, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 5;
	shr.b32 	%rhs, %r4126, 27;
	add.u32 	%r4127, %lhs, %rhs;
	}
	add.s32 	%r4128, %r4127, %r4120;
	xor.b32  	%r4129, %r4128, %r4120;
	and.b32  	%r4130, %r4129, %r4112;
	xor.b32  	%r4131, %r4130, %r4120;
	add.s32 	%r4132, %r3961, %r4104;
	add.s32 	%r4133, %r4132, %r4131;
	add.s32 	%r4134, %r4133, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4134, 9;
	shr.b32 	%rhs, %r4134, 23;
	add.u32 	%r4135, %lhs, %rhs;
	}
	add.s32 	%r4136, %r4135, %r4128;
	xor.b32  	%r4137, %r4136, %r4128;
	and.b32  	%r4138, %r4137, %r4120;
	xor.b32  	%r4139, %r4138, %r4128;
	add.s32 	%r4140, %r3941, %r4112;
	add.s32 	%r4141, %r4140, %r4139;
	add.s32 	%r4142, %r4141, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4142, 14;
	shr.b32 	%rhs, %r4142, 18;
	add.u32 	%r4143, %lhs, %rhs;
	}
	add.s32 	%r4144, %r4143, %r4136;
	xor.b32  	%r4145, %r4144, %r4136;
	and.b32  	%r4146, %r4145, %r4128;
	xor.b32  	%r4147, %r4146, %r4136;
	add.s32 	%r4148, %r3985, %r4120;
	add.s32 	%r4149, %r4148, %r4147;
	add.s32 	%r4150, %r4149, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4150, 20;
	shr.b32 	%rhs, %r4150, 12;
	add.u32 	%r4151, %lhs, %rhs;
	}
	add.s32 	%r4152, %r4151, %r4144;
	xor.b32  	%r4153, %r4152, %r4144;
	and.b32  	%r4154, %r4153, %r4136;
	xor.b32  	%r4155, %r4154, %r4144;
	add.s32 	%r4156, %r3965, %r4128;
	add.s32 	%r4157, %r4156, %r4155;
	add.s32 	%r4158, %r4157, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4158, 5;
	shr.b32 	%rhs, %r4158, 27;
	add.u32 	%r4159, %lhs, %rhs;
	}
	add.s32 	%r4160, %r4159, %r4152;
	xor.b32  	%r4161, %r4160, %r4152;
	and.b32  	%r4162, %r4161, %r4144;
	xor.b32  	%r4163, %r4162, %r4152;
	add.s32 	%r4164, %r3945, %r4136;
	add.s32 	%r4165, %r4164, %r4163;
	add.s32 	%r4166, %r4165, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4166, 9;
	shr.b32 	%rhs, %r4166, 23;
	add.u32 	%r4167, %lhs, %rhs;
	}
	add.s32 	%r4168, %r4167, %r4160;
	xor.b32  	%r4169, %r4168, %r4160;
	and.b32  	%r4170, %r4169, %r4152;
	xor.b32  	%r4171, %r4170, %r4160;
	add.s32 	%r4172, %r3925, %r4144;
	add.s32 	%r4173, %r4172, %r4171;
	add.s32 	%r4174, %r4173, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4174, 14;
	shr.b32 	%rhs, %r4174, 18;
	add.u32 	%r4175, %lhs, %rhs;
	}
	add.s32 	%r4176, %r4175, %r4168;
	xor.b32  	%r4177, %r4176, %r4168;
	and.b32  	%r4178, %r4177, %r4160;
	xor.b32  	%r4179, %r4178, %r4168;
	add.s32 	%r4180, %r3969, %r4152;
	add.s32 	%r4181, %r4180, %r4179;
	add.s32 	%r4182, %r4181, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4182, 20;
	shr.b32 	%rhs, %r4182, 12;
	add.u32 	%r4183, %lhs, %rhs;
	}
	add.s32 	%r4184, %r4183, %r4176;
	xor.b32  	%r4185, %r4184, %r4176;
	and.b32  	%r4186, %r4185, %r4168;
	xor.b32  	%r4187, %r4186, %r4176;
	add.s32 	%r4188, %r3949, %r4160;
	add.s32 	%r4189, %r4188, %r4187;
	add.s32 	%r4190, %r4189, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4190, 5;
	shr.b32 	%rhs, %r4190, 27;
	add.u32 	%r4191, %lhs, %rhs;
	}
	add.s32 	%r4192, %r4191, %r4184;
	xor.b32  	%r4193, %r4192, %r4184;
	and.b32  	%r4194, %r4193, %r4176;
	xor.b32  	%r4195, %r4194, %r4184;
	add.s32 	%r4196, %r3929, %r4168;
	add.s32 	%r4197, %r4196, %r4195;
	add.s32 	%r4198, %r4197, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4198, 9;
	shr.b32 	%rhs, %r4198, 23;
	add.u32 	%r4199, %lhs, %rhs;
	}
	add.s32 	%r4200, %r4199, %r4192;
	xor.b32  	%r4201, %r4200, %r4192;
	and.b32  	%r4202, %r4201, %r4184;
	xor.b32  	%r4203, %r4202, %r4192;
	add.s32 	%r4204, %r3973, %r4176;
	add.s32 	%r4205, %r4204, %r4203;
	add.s32 	%r4206, %r4205, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4206, 14;
	shr.b32 	%rhs, %r4206, 18;
	add.u32 	%r4207, %lhs, %rhs;
	}
	add.s32 	%r4208, %r4207, %r4200;
	xor.b32  	%r4209, %r4208, %r4200;
	and.b32  	%r4210, %r4209, %r4192;
	xor.b32  	%r4211, %r4210, %r4200;
	add.s32 	%r4212, %r3953, %r4184;
	add.s32 	%r4213, %r4212, %r4211;
	add.s32 	%r4214, %r4213, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4214, 20;
	shr.b32 	%rhs, %r4214, 12;
	add.u32 	%r4215, %lhs, %rhs;
	}
	add.s32 	%r4216, %r4215, %r4208;
	xor.b32  	%r4217, %r4216, %r4208;
	and.b32  	%r4218, %r4217, %r4200;
	xor.b32  	%r4219, %r4218, %r4208;
	add.s32 	%r4220, %r3933, %r4192;
	add.s32 	%r4221, %r4220, %r4219;
	add.s32 	%r4222, %r4221, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4222, 5;
	shr.b32 	%rhs, %r4222, 27;
	add.u32 	%r4223, %lhs, %rhs;
	}
	add.s32 	%r4224, %r4223, %r4216;
	xor.b32  	%r4225, %r4224, %r4216;
	and.b32  	%r4226, %r4225, %r4208;
	xor.b32  	%r4227, %r4226, %r4216;
	add.s32 	%r4228, %r3977, %r4200;
	add.s32 	%r4229, %r4228, %r4227;
	add.s32 	%r4230, %r4229, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4230, 9;
	shr.b32 	%rhs, %r4230, 23;
	add.u32 	%r4231, %lhs, %rhs;
	}
	add.s32 	%r4232, %r4231, %r4224;
	xor.b32  	%r4233, %r4232, %r4224;
	and.b32  	%r4234, %r4233, %r4216;
	xor.b32  	%r4235, %r4234, %r4224;
	add.s32 	%r4236, %r3957, %r4208;
	add.s32 	%r4237, %r4236, %r4235;
	add.s32 	%r4238, %r4237, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4238, 14;
	shr.b32 	%rhs, %r4238, 18;
	add.u32 	%r4239, %lhs, %rhs;
	}
	add.s32 	%r4240, %r4239, %r4232;
	xor.b32  	%r4241, %r4240, %r4232;
	and.b32  	%r4242, %r4241, %r4224;
	xor.b32  	%r4243, %r4242, %r4232;
	add.s32 	%r4244, %r3937, %r4216;
	add.s32 	%r4245, %r4244, %r4243;
	add.s32 	%r4246, %r4245, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4246, 20;
	shr.b32 	%rhs, %r4246, 12;
	add.u32 	%r4247, %lhs, %rhs;
	}
	add.s32 	%r4248, %r4247, %r4240;
	xor.b32  	%r4249, %r4248, %r4240;
	xor.b32  	%r4250, %r4249, %r4232;
	add.s32 	%r4251, %r3965, %r4224;
	add.s32 	%r4252, %r4251, %r4250;
	add.s32 	%r4253, %r4252, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4253, 4;
	shr.b32 	%rhs, %r4253, 28;
	add.u32 	%r4254, %lhs, %rhs;
	}
	add.s32 	%r4255, %r4254, %r4248;
	xor.b32  	%r4256, %r4255, %r4249;
	add.s32 	%r4257, %r3953, %r4232;
	add.s32 	%r4258, %r4257, %r4256;
	add.s32 	%r4259, %r4258, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4259, 11;
	shr.b32 	%rhs, %r4259, 21;
	add.u32 	%r4260, %lhs, %rhs;
	}
	add.s32 	%r4261, %r4260, %r4255;
	xor.b32  	%r4262, %r4261, %r4255;
	xor.b32  	%r4263, %r4262, %r4248;
	add.s32 	%r4264, %r3941, %r4240;
	add.s32 	%r4265, %r4264, %r4263;
	add.s32 	%r4266, %r4265, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4266, 16;
	shr.b32 	%rhs, %r4266, 16;
	add.u32 	%r4267, %lhs, %rhs;
	}
	add.s32 	%r4268, %r4267, %r4261;
	xor.b32  	%r4269, %r4268, %r4262;
	add.s32 	%r4270, %r3929, %r4248;
	add.s32 	%r4271, %r4270, %r4269;
	add.s32 	%r4272, %r4271, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4272, 23;
	shr.b32 	%rhs, %r4272, 9;
	add.u32 	%r4273, %lhs, %rhs;
	}
	add.s32 	%r4274, %r4273, %r4268;
	xor.b32  	%r4275, %r4274, %r4268;
	xor.b32  	%r4276, %r4275, %r4261;
	add.s32 	%r4277, %r3981, %r4255;
	add.s32 	%r4278, %r4277, %r4276;
	add.s32 	%r4279, %r4278, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4279, 4;
	shr.b32 	%rhs, %r4279, 28;
	add.u32 	%r4280, %lhs, %rhs;
	}
	add.s32 	%r4281, %r4280, %r4274;
	xor.b32  	%r4282, %r4281, %r4275;
	add.s32 	%r4283, %r3969, %r4261;
	add.s32 	%r4284, %r4283, %r4282;
	add.s32 	%r4285, %r4284, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4285, 11;
	shr.b32 	%rhs, %r4285, 21;
	add.u32 	%r4286, %lhs, %rhs;
	}
	add.s32 	%r4287, %r4286, %r4281;
	xor.b32  	%r4288, %r4287, %r4281;
	xor.b32  	%r4289, %r4288, %r4274;
	add.s32 	%r4290, %r3957, %r4268;
	add.s32 	%r4291, %r4290, %r4289;
	add.s32 	%r4292, %r4291, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4292, 16;
	shr.b32 	%rhs, %r4292, 16;
	add.u32 	%r4293, %lhs, %rhs;
	}
	add.s32 	%r4294, %r4293, %r4287;
	xor.b32  	%r4295, %r4294, %r4288;
	add.s32 	%r4296, %r3945, %r4274;
	add.s32 	%r4297, %r4296, %r4295;
	add.s32 	%r4298, %r4297, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4298, 23;
	shr.b32 	%rhs, %r4298, 9;
	add.u32 	%r4299, %lhs, %rhs;
	}
	add.s32 	%r4300, %r4299, %r4294;
	xor.b32  	%r4301, %r4300, %r4294;
	xor.b32  	%r4302, %r4301, %r4287;
	add.s32 	%r4303, %r3933, %r4281;
	add.s32 	%r4304, %r4303, %r4302;
	add.s32 	%r4305, %r4304, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4305, 4;
	shr.b32 	%rhs, %r4305, 28;
	add.u32 	%r4306, %lhs, %rhs;
	}
	add.s32 	%r4307, %r4306, %r4300;
	xor.b32  	%r4308, %r4307, %r4301;
	add.s32 	%r4309, %r3985, %r4287;
	add.s32 	%r4310, %r4309, %r4308;
	add.s32 	%r4311, %r4310, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4311, 11;
	shr.b32 	%rhs, %r4311, 21;
	add.u32 	%r4312, %lhs, %rhs;
	}
	add.s32 	%r4313, %r4312, %r4307;
	xor.b32  	%r4314, %r4313, %r4307;
	xor.b32  	%r4315, %r4314, %r4300;
	add.s32 	%r4316, %r3973, %r4294;
	add.s32 	%r4317, %r4316, %r4315;
	add.s32 	%r4318, %r4317, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4318, 16;
	shr.b32 	%rhs, %r4318, 16;
	add.u32 	%r4319, %lhs, %rhs;
	}
	add.s32 	%r4320, %r4319, %r4313;
	xor.b32  	%r4321, %r4320, %r4314;
	add.s32 	%r4322, %r3961, %r4300;
	add.s32 	%r4323, %r4322, %r4321;
	add.s32 	%r4324, %r4323, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4324, 23;
	shr.b32 	%rhs, %r4324, 9;
	add.u32 	%r4325, %lhs, %rhs;
	}
	add.s32 	%r4326, %r4325, %r4320;
	xor.b32  	%r4327, %r4326, %r4320;
	xor.b32  	%r4328, %r4327, %r4313;
	add.s32 	%r4329, %r3949, %r4307;
	add.s32 	%r4330, %r4329, %r4328;
	add.s32 	%r4331, %r4330, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4331, 4;
	shr.b32 	%rhs, %r4331, 28;
	add.u32 	%r4332, %lhs, %rhs;
	}
	add.s32 	%r4333, %r4332, %r4326;
	xor.b32  	%r4334, %r4333, %r4327;
	add.s32 	%r4335, %r3937, %r4313;
	add.s32 	%r4336, %r4335, %r4334;
	add.s32 	%r4337, %r4336, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4337, 11;
	shr.b32 	%rhs, %r4337, 21;
	add.u32 	%r4338, %lhs, %rhs;
	}
	add.s32 	%r4339, %r4338, %r4333;
	xor.b32  	%r4340, %r4339, %r4333;
	xor.b32  	%r4341, %r4340, %r4326;
	add.s32 	%r4342, %r3925, %r4320;
	add.s32 	%r4343, %r4342, %r4341;
	add.s32 	%r4344, %r4343, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 16;
	shr.b32 	%rhs, %r4344, 16;
	add.u32 	%r4345, %lhs, %rhs;
	}
	add.s32 	%r4346, %r4345, %r4339;
	xor.b32  	%r4347, %r4346, %r4340;
	add.s32 	%r4348, %r3977, %r4326;
	add.s32 	%r4349, %r4348, %r4347;
	add.s32 	%r4350, %r4349, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4350, 23;
	shr.b32 	%rhs, %r4350, 9;
	add.u32 	%r4351, %lhs, %rhs;
	}
	add.s32 	%r4352, %r4351, %r4346;
	not.b32 	%r4353, %r4339;
	or.b32  	%r4354, %r4352, %r4353;
	xor.b32  	%r4355, %r4354, %r4346;
	add.s32 	%r4356, %r3985, %r4333;
	add.s32 	%r4357, %r4356, %r4355;
	add.s32 	%r4358, %r4357, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 6;
	shr.b32 	%rhs, %r4358, 26;
	add.u32 	%r4359, %lhs, %rhs;
	}
	add.s32 	%r4360, %r4359, %r4352;
	not.b32 	%r4361, %r4346;
	or.b32  	%r4362, %r4360, %r4361;
	xor.b32  	%r4363, %r4362, %r4352;
	add.s32 	%r4364, %r3957, %r4339;
	add.s32 	%r4365, %r4364, %r4363;
	add.s32 	%r4366, %r4365, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4366, 10;
	shr.b32 	%rhs, %r4366, 22;
	add.u32 	%r4367, %lhs, %rhs;
	}
	add.s32 	%r4368, %r4367, %r4360;
	not.b32 	%r4369, %r4352;
	or.b32  	%r4370, %r4368, %r4369;
	xor.b32  	%r4371, %r4370, %r4360;
	add.s32 	%r4372, %r3929, %r4346;
	add.s32 	%r4373, %r4372, %r4371;
	add.s32 	%r4374, %r4373, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4374, 15;
	shr.b32 	%rhs, %r4374, 17;
	add.u32 	%r4375, %lhs, %rhs;
	}
	add.s32 	%r4376, %r4375, %r4368;
	not.b32 	%r4377, %r4360;
	or.b32  	%r4378, %r4376, %r4377;
	xor.b32  	%r4379, %r4378, %r4368;
	add.s32 	%r4380, %r3965, %r4352;
	add.s32 	%r4381, %r4380, %r4379;
	add.s32 	%r4382, %r4381, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4382, 21;
	shr.b32 	%rhs, %r4382, 11;
	add.u32 	%r4383, %lhs, %rhs;
	}
	add.s32 	%r4384, %r4383, %r4376;
	not.b32 	%r4385, %r4368;
	or.b32  	%r4386, %r4384, %r4385;
	xor.b32  	%r4387, %r4386, %r4376;
	add.s32 	%r4388, %r3937, %r4360;
	add.s32 	%r4389, %r4388, %r4387;
	add.s32 	%r4390, %r4389, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4390, 6;
	shr.b32 	%rhs, %r4390, 26;
	add.u32 	%r4391, %lhs, %rhs;
	}
	add.s32 	%r4392, %r4391, %r4384;
	not.b32 	%r4393, %r4376;
	or.b32  	%r4394, %r4392, %r4393;
	xor.b32  	%r4395, %r4394, %r4384;
	add.s32 	%r4396, %r3973, %r4368;
	add.s32 	%r4397, %r4396, %r4395;
	add.s32 	%r4398, %r4397, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4398, 10;
	shr.b32 	%rhs, %r4398, 22;
	add.u32 	%r4399, %lhs, %rhs;
	}
	add.s32 	%r4400, %r4399, %r4392;
	not.b32 	%r4401, %r4384;
	or.b32  	%r4402, %r4400, %r4401;
	xor.b32  	%r4403, %r4402, %r4392;
	add.s32 	%r4404, %r3945, %r4376;
	add.s32 	%r4405, %r4404, %r4403;
	add.s32 	%r4406, %r4405, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4406, 15;
	shr.b32 	%rhs, %r4406, 17;
	add.u32 	%r4407, %lhs, %rhs;
	}
	add.s32 	%r4408, %r4407, %r4400;
	not.b32 	%r4409, %r4392;
	or.b32  	%r4410, %r4408, %r4409;
	xor.b32  	%r4411, %r4410, %r4400;
	add.s32 	%r4412, %r3981, %r4384;
	add.s32 	%r4413, %r4412, %r4411;
	add.s32 	%r4414, %r4413, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4414, 21;
	shr.b32 	%rhs, %r4414, 11;
	add.u32 	%r4415, %lhs, %rhs;
	}
	add.s32 	%r4416, %r4415, %r4408;
	not.b32 	%r4417, %r4400;
	or.b32  	%r4418, %r4416, %r4417;
	xor.b32  	%r4419, %r4418, %r4408;
	add.s32 	%r4420, %r3953, %r4392;
	add.s32 	%r4421, %r4420, %r4419;
	add.s32 	%r4422, %r4421, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4422, 6;
	shr.b32 	%rhs, %r4422, 26;
	add.u32 	%r4423, %lhs, %rhs;
	}
	add.s32 	%r4424, %r4423, %r4416;
	not.b32 	%r4425, %r4408;
	or.b32  	%r4426, %r4424, %r4425;
	xor.b32  	%r4427, %r4426, %r4416;
	add.s32 	%r4428, %r3925, %r4400;
	add.s32 	%r4429, %r4428, %r4427;
	add.s32 	%r4430, %r4429, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4430, 10;
	shr.b32 	%rhs, %r4430, 22;
	add.u32 	%r4431, %lhs, %rhs;
	}
	add.s32 	%r4432, %r4431, %r4424;
	not.b32 	%r4433, %r4416;
	or.b32  	%r4434, %r4432, %r4433;
	xor.b32  	%r4435, %r4434, %r4424;
	add.s32 	%r4436, %r3961, %r4408;
	add.s32 	%r4437, %r4436, %r4435;
	add.s32 	%r4438, %r4437, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4438, 15;
	shr.b32 	%rhs, %r4438, 17;
	add.u32 	%r4439, %lhs, %rhs;
	}
	add.s32 	%r4440, %r4439, %r4432;
	not.b32 	%r4441, %r4424;
	or.b32  	%r4442, %r4440, %r4441;
	xor.b32  	%r4443, %r4442, %r4432;
	add.s32 	%r4444, %r3933, %r4416;
	add.s32 	%r4445, %r4444, %r4443;
	add.s32 	%r4446, %r4445, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4446, 21;
	shr.b32 	%rhs, %r4446, 11;
	add.u32 	%r4447, %lhs, %rhs;
	}
	add.s32 	%r4448, %r4447, %r4440;
	not.b32 	%r4449, %r4432;
	or.b32  	%r4450, %r4448, %r4449;
	xor.b32  	%r4451, %r4450, %r4440;
	add.s32 	%r4452, %r3969, %r4424;
	add.s32 	%r4453, %r4452, %r4451;
	add.s32 	%r4454, %r4453, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4454, 6;
	shr.b32 	%rhs, %r4454, 26;
	add.u32 	%r4455, %lhs, %rhs;
	}
	add.s32 	%r4456, %r4455, %r4448;
	not.b32 	%r4457, %r4440;
	or.b32  	%r4458, %r4456, %r4457;
	xor.b32  	%r4459, %r4458, %r4448;
	add.s32 	%r4460, %r3941, %r4432;
	add.s32 	%r4461, %r4460, %r4459;
	add.s32 	%r4462, %r4461, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4462, 10;
	shr.b32 	%rhs, %r4462, 22;
	add.u32 	%r4463, %lhs, %rhs;
	}
	add.s32 	%r4464, %r4463, %r4456;
	not.b32 	%r4465, %r4448;
	or.b32  	%r4466, %r4464, %r4465;
	xor.b32  	%r4467, %r4466, %r4456;
	add.s32 	%r4468, %r3977, %r4440;
	add.s32 	%r4469, %r4468, %r4467;
	add.s32 	%r4470, %r4469, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4470, 15;
	shr.b32 	%rhs, %r4470, 17;
	add.u32 	%r4471, %lhs, %rhs;
	}
	add.s32 	%r4472, %r4471, %r4464;
	not.b32 	%r4473, %r4456;
	or.b32  	%r4474, %r4472, %r4473;
	xor.b32  	%r4475, %r4474, %r4464;
	add.s32 	%r4476, %r3949, %r4448;
	add.s32 	%r4477, %r4476, %r4475;
	add.s32 	%r4478, %r4477, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4478, 21;
	shr.b32 	%rhs, %r4478, 11;
	add.u32 	%r4479, %lhs, %rhs;
	}
	add.s32 	%r153, %r4456, %r153;
	add.s32 	%r4480, %r4472, %r152;
	add.s32 	%r152, %r4480, %r4479;
	add.s32 	%r151, %r4472, %r151;
	add.s32 	%r150, %r4464, %r150;
	add.s32 	%r21765, %r21765, 16;

BB5_28:
	add.s32 	%r3271, %r2, -64;
	setp.lt.s32	%p20, %r21760, %r3271;
	mul.wide.s32 	%rd63, %r21765, 4;
	add.s64 	%rd64, %rd1, %rd63;
	ld.local.v4.u32 	{%r3272, %r3273, %r3274, %r3275}, [%rd64];
	ld.local.v4.u32 	{%r3276, %r3277, %r3278, %r3279}, [%rd64+16];
	ld.local.v4.u32 	{%r3280, %r3281, %r3282, %r3283}, [%rd64+32];
	ld.local.v4.u32 	{%r3284, %r3285, %r3286, %r3287}, [%rd64+48];
	@%p20 bra 	BB5_32;

	sub.s32 	%r3288, %r2, %r21760;
	setp.lt.s32	%p21, %r3288, 64;
	@%p21 bra 	BB5_31;
	bra.uni 	BB5_30;

BB5_31:
	mov.u32 	%r3924, 30292;
	// inline asm
	prmt.b32 %r21870, %r3286, %r3287, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21871, %r3285, %r3286, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21872, %r3284, %r3285, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21873, %r3283, %r3284, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21866, %r3282, %r3283, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21867, %r3281, %r3282, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21868, %r3280, %r3281, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21869, %r3279, %r3280, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21862, %r3278, %r3279, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21863, %r3277, %r3278, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21864, %r3276, %r3277, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21865, %r3275, %r3276, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21810, %r3274, %r3275, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21859, %r3273, %r3274, %r3924;
	// inline asm
	// inline asm
	prmt.b32 %r21860, %r3272, %r3273, %r3924;
	// inline asm
	mov.u32 	%r3922, 0;
	// inline asm
	prmt.b32 %r21861, %r3922, %r3272, %r3924;
	// inline asm
	mov.u32 	%r21787, %r2;
	bra.uni 	BB5_34;

BB5_30:
	mov.u32 	%r21870, 0;
	mov.u32 	%r3352, 12816;
	// inline asm
	prmt.b32 %r3289, %r3287, %r21870, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3293, %r3286, %r3287, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3297, %r3285, %r3286, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3301, %r3284, %r3285, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3305, %r3283, %r3284, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3309, %r3282, %r3283, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3313, %r3281, %r3282, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3317, %r3280, %r3281, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3321, %r3279, %r3280, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3325, %r3278, %r3279, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3329, %r3277, %r3278, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3333, %r3276, %r3277, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3337, %r3275, %r3276, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3341, %r3274, %r3275, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3345, %r3273, %r3274, %r3352;
	// inline asm
	// inline asm
	prmt.b32 %r3349, %r3272, %r3273, %r3352;
	// inline asm
	xor.b32  	%r3373, %r151, %r150;
	and.b32  	%r3374, %r152, %r3373;
	xor.b32  	%r3375, %r3374, %r150;
	add.s32 	%r3376, %r153, %r3375;
	add.s32 	%r3377, %r3376, %r3349;
	add.s32 	%r3378, %r3377, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 7;
	shr.b32 	%rhs, %r3378, 25;
	add.u32 	%r3379, %lhs, %rhs;
	}
	add.s32 	%r3380, %r3379, %r152;
	xor.b32  	%r3381, %r152, %r151;
	and.b32  	%r3382, %r3380, %r3381;
	xor.b32  	%r3383, %r3382, %r151;
	add.s32 	%r3384, %r150, %r3345;
	add.s32 	%r3385, %r3384, %r3383;
	add.s32 	%r3386, %r3385, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 12;
	shr.b32 	%rhs, %r3386, 20;
	add.u32 	%r3387, %lhs, %rhs;
	}
	add.s32 	%r3388, %r3387, %r3380;
	xor.b32  	%r3389, %r3380, %r152;
	and.b32  	%r3390, %r3388, %r3389;
	xor.b32  	%r3391, %r3390, %r152;
	add.s32 	%r3392, %r151, %r3341;
	add.s32 	%r3393, %r3392, %r3391;
	add.s32 	%r3394, %r3393, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3394, 17;
	shr.b32 	%rhs, %r3394, 15;
	add.u32 	%r3395, %lhs, %rhs;
	}
	add.s32 	%r3396, %r3395, %r3388;
	xor.b32  	%r3397, %r3388, %r3380;
	and.b32  	%r3398, %r3396, %r3397;
	xor.b32  	%r3399, %r3398, %r3380;
	add.s32 	%r3400, %r152, %r3337;
	add.s32 	%r3401, %r3400, %r3399;
	add.s32 	%r3402, %r3401, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3402, 22;
	shr.b32 	%rhs, %r3402, 10;
	add.u32 	%r3403, %lhs, %rhs;
	}
	add.s32 	%r3404, %r3403, %r3396;
	xor.b32  	%r3405, %r3396, %r3388;
	and.b32  	%r3406, %r3404, %r3405;
	xor.b32  	%r3407, %r3406, %r3388;
	add.s32 	%r3408, %r3333, %r3380;
	add.s32 	%r3409, %r3408, %r3407;
	add.s32 	%r3410, %r3409, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 7;
	shr.b32 	%rhs, %r3410, 25;
	add.u32 	%r3411, %lhs, %rhs;
	}
	add.s32 	%r3412, %r3411, %r3404;
	xor.b32  	%r3413, %r3404, %r3396;
	and.b32  	%r3414, %r3412, %r3413;
	xor.b32  	%r3415, %r3414, %r3396;
	add.s32 	%r3416, %r3329, %r3388;
	add.s32 	%r3417, %r3416, %r3415;
	add.s32 	%r3418, %r3417, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3418, 12;
	shr.b32 	%rhs, %r3418, 20;
	add.u32 	%r3419, %lhs, %rhs;
	}
	add.s32 	%r3420, %r3419, %r3412;
	xor.b32  	%r3421, %r3412, %r3404;
	and.b32  	%r3422, %r3420, %r3421;
	xor.b32  	%r3423, %r3422, %r3404;
	add.s32 	%r3424, %r3325, %r3396;
	add.s32 	%r3425, %r3424, %r3423;
	add.s32 	%r3426, %r3425, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3426, 17;
	shr.b32 	%rhs, %r3426, 15;
	add.u32 	%r3427, %lhs, %rhs;
	}
	add.s32 	%r3428, %r3427, %r3420;
	xor.b32  	%r3429, %r3420, %r3412;
	and.b32  	%r3430, %r3428, %r3429;
	xor.b32  	%r3431, %r3430, %r3412;
	add.s32 	%r3432, %r3321, %r3404;
	add.s32 	%r3433, %r3432, %r3431;
	add.s32 	%r3434, %r3433, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 22;
	shr.b32 	%rhs, %r3434, 10;
	add.u32 	%r3435, %lhs, %rhs;
	}
	add.s32 	%r3436, %r3435, %r3428;
	xor.b32  	%r3437, %r3428, %r3420;
	and.b32  	%r3438, %r3436, %r3437;
	xor.b32  	%r3439, %r3438, %r3420;
	add.s32 	%r3440, %r3317, %r3412;
	add.s32 	%r3441, %r3440, %r3439;
	add.s32 	%r3442, %r3441, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3442, 7;
	shr.b32 	%rhs, %r3442, 25;
	add.u32 	%r3443, %lhs, %rhs;
	}
	add.s32 	%r3444, %r3443, %r3436;
	xor.b32  	%r3445, %r3436, %r3428;
	and.b32  	%r3446, %r3444, %r3445;
	xor.b32  	%r3447, %r3446, %r3428;
	add.s32 	%r3448, %r3313, %r3420;
	add.s32 	%r3449, %r3448, %r3447;
	add.s32 	%r3450, %r3449, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3450, 12;
	shr.b32 	%rhs, %r3450, 20;
	add.u32 	%r3451, %lhs, %rhs;
	}
	add.s32 	%r3452, %r3451, %r3444;
	xor.b32  	%r3453, %r3444, %r3436;
	and.b32  	%r3454, %r3452, %r3453;
	xor.b32  	%r3455, %r3454, %r3436;
	add.s32 	%r3456, %r3309, %r3428;
	add.s32 	%r3457, %r3456, %r3455;
	add.s32 	%r3458, %r3457, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 17;
	shr.b32 	%rhs, %r3458, 15;
	add.u32 	%r3459, %lhs, %rhs;
	}
	add.s32 	%r3460, %r3459, %r3452;
	xor.b32  	%r3461, %r3452, %r3444;
	and.b32  	%r3462, %r3460, %r3461;
	xor.b32  	%r3463, %r3462, %r3444;
	add.s32 	%r3464, %r3305, %r3436;
	add.s32 	%r3465, %r3464, %r3463;
	add.s32 	%r3466, %r3465, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3466, 22;
	shr.b32 	%rhs, %r3466, 10;
	add.u32 	%r3467, %lhs, %rhs;
	}
	add.s32 	%r3468, %r3467, %r3460;
	xor.b32  	%r3469, %r3460, %r3452;
	and.b32  	%r3470, %r3468, %r3469;
	xor.b32  	%r3471, %r3470, %r3452;
	add.s32 	%r3472, %r3301, %r3444;
	add.s32 	%r3473, %r3472, %r3471;
	add.s32 	%r3474, %r3473, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3474, 7;
	shr.b32 	%rhs, %r3474, 25;
	add.u32 	%r3475, %lhs, %rhs;
	}
	add.s32 	%r3476, %r3475, %r3468;
	xor.b32  	%r3477, %r3468, %r3460;
	and.b32  	%r3478, %r3476, %r3477;
	xor.b32  	%r3479, %r3478, %r3460;
	add.s32 	%r3480, %r3297, %r3452;
	add.s32 	%r3481, %r3480, %r3479;
	add.s32 	%r3482, %r3481, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 12;
	shr.b32 	%rhs, %r3482, 20;
	add.u32 	%r3483, %lhs, %rhs;
	}
	add.s32 	%r3484, %r3483, %r3476;
	xor.b32  	%r3485, %r3476, %r3468;
	and.b32  	%r3486, %r3484, %r3485;
	xor.b32  	%r3487, %r3486, %r3468;
	add.s32 	%r3488, %r3293, %r3460;
	add.s32 	%r3489, %r3488, %r3487;
	add.s32 	%r3490, %r3489, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 17;
	shr.b32 	%rhs, %r3490, 15;
	add.u32 	%r3491, %lhs, %rhs;
	}
	add.s32 	%r3492, %r3491, %r3484;
	xor.b32  	%r3493, %r3484, %r3476;
	and.b32  	%r3494, %r3492, %r3493;
	xor.b32  	%r3495, %r3494, %r3476;
	add.s32 	%r3496, %r3289, %r3468;
	add.s32 	%r3497, %r3496, %r3495;
	add.s32 	%r3498, %r3497, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3498, 22;
	shr.b32 	%rhs, %r3498, 10;
	add.u32 	%r3499, %lhs, %rhs;
	}
	add.s32 	%r3500, %r3499, %r3492;
	xor.b32  	%r3501, %r3500, %r3492;
	and.b32  	%r3502, %r3501, %r3484;
	xor.b32  	%r3503, %r3502, %r3492;
	add.s32 	%r3504, %r3345, %r3476;
	add.s32 	%r3505, %r3504, %r3503;
	add.s32 	%r3506, %r3505, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3506, 5;
	shr.b32 	%rhs, %r3506, 27;
	add.u32 	%r3507, %lhs, %rhs;
	}
	add.s32 	%r3508, %r3507, %r3500;
	xor.b32  	%r3509, %r3508, %r3500;
	and.b32  	%r3510, %r3509, %r3492;
	xor.b32  	%r3511, %r3510, %r3500;
	add.s32 	%r3512, %r3325, %r3484;
	add.s32 	%r3513, %r3512, %r3511;
	add.s32 	%r3514, %r3513, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3514, 9;
	shr.b32 	%rhs, %r3514, 23;
	add.u32 	%r3515, %lhs, %rhs;
	}
	add.s32 	%r3516, %r3515, %r3508;
	xor.b32  	%r3517, %r3516, %r3508;
	and.b32  	%r3518, %r3517, %r3500;
	xor.b32  	%r3519, %r3518, %r3508;
	add.s32 	%r3520, %r3305, %r3492;
	add.s32 	%r3521, %r3520, %r3519;
	add.s32 	%r3522, %r3521, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3522, 14;
	shr.b32 	%rhs, %r3522, 18;
	add.u32 	%r3523, %lhs, %rhs;
	}
	add.s32 	%r3524, %r3523, %r3516;
	xor.b32  	%r3525, %r3524, %r3516;
	and.b32  	%r3526, %r3525, %r3508;
	xor.b32  	%r3527, %r3526, %r3516;
	add.s32 	%r3528, %r3349, %r3500;
	add.s32 	%r3529, %r3528, %r3527;
	add.s32 	%r3530, %r3529, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3530, 20;
	shr.b32 	%rhs, %r3530, 12;
	add.u32 	%r3531, %lhs, %rhs;
	}
	add.s32 	%r3532, %r3531, %r3524;
	xor.b32  	%r3533, %r3532, %r3524;
	and.b32  	%r3534, %r3533, %r3516;
	xor.b32  	%r3535, %r3534, %r3524;
	add.s32 	%r3536, %r3329, %r3508;
	add.s32 	%r3537, %r3536, %r3535;
	add.s32 	%r3538, %r3537, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3538, 5;
	shr.b32 	%rhs, %r3538, 27;
	add.u32 	%r3539, %lhs, %rhs;
	}
	add.s32 	%r3540, %r3539, %r3532;
	xor.b32  	%r3541, %r3540, %r3532;
	and.b32  	%r3542, %r3541, %r3524;
	xor.b32  	%r3543, %r3542, %r3532;
	add.s32 	%r3544, %r3309, %r3516;
	add.s32 	%r3545, %r3544, %r3543;
	add.s32 	%r3546, %r3545, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3546, 9;
	shr.b32 	%rhs, %r3546, 23;
	add.u32 	%r3547, %lhs, %rhs;
	}
	add.s32 	%r3548, %r3547, %r3540;
	xor.b32  	%r3549, %r3548, %r3540;
	and.b32  	%r3550, %r3549, %r3532;
	xor.b32  	%r3551, %r3550, %r3540;
	add.s32 	%r3552, %r3289, %r3524;
	add.s32 	%r3553, %r3552, %r3551;
	add.s32 	%r3554, %r3553, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3554, 14;
	shr.b32 	%rhs, %r3554, 18;
	add.u32 	%r3555, %lhs, %rhs;
	}
	add.s32 	%r3556, %r3555, %r3548;
	xor.b32  	%r3557, %r3556, %r3548;
	and.b32  	%r3558, %r3557, %r3540;
	xor.b32  	%r3559, %r3558, %r3548;
	add.s32 	%r3560, %r3333, %r3532;
	add.s32 	%r3561, %r3560, %r3559;
	add.s32 	%r3562, %r3561, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 20;
	shr.b32 	%rhs, %r3562, 12;
	add.u32 	%r3563, %lhs, %rhs;
	}
	add.s32 	%r3564, %r3563, %r3556;
	xor.b32  	%r3565, %r3564, %r3556;
	and.b32  	%r3566, %r3565, %r3548;
	xor.b32  	%r3567, %r3566, %r3556;
	add.s32 	%r3568, %r3313, %r3540;
	add.s32 	%r3569, %r3568, %r3567;
	add.s32 	%r3570, %r3569, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3570, 5;
	shr.b32 	%rhs, %r3570, 27;
	add.u32 	%r3571, %lhs, %rhs;
	}
	add.s32 	%r3572, %r3571, %r3564;
	xor.b32  	%r3573, %r3572, %r3564;
	and.b32  	%r3574, %r3573, %r3556;
	xor.b32  	%r3575, %r3574, %r3564;
	add.s32 	%r3576, %r3293, %r3548;
	add.s32 	%r3577, %r3576, %r3575;
	add.s32 	%r3578, %r3577, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 9;
	shr.b32 	%rhs, %r3578, 23;
	add.u32 	%r3579, %lhs, %rhs;
	}
	add.s32 	%r3580, %r3579, %r3572;
	xor.b32  	%r3581, %r3580, %r3572;
	and.b32  	%r3582, %r3581, %r3564;
	xor.b32  	%r3583, %r3582, %r3572;
	add.s32 	%r3584, %r3337, %r3556;
	add.s32 	%r3585, %r3584, %r3583;
	add.s32 	%r3586, %r3585, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3586, 14;
	shr.b32 	%rhs, %r3586, 18;
	add.u32 	%r3587, %lhs, %rhs;
	}
	add.s32 	%r3588, %r3587, %r3580;
	xor.b32  	%r3589, %r3588, %r3580;
	and.b32  	%r3590, %r3589, %r3572;
	xor.b32  	%r3591, %r3590, %r3580;
	add.s32 	%r3592, %r3317, %r3564;
	add.s32 	%r3593, %r3592, %r3591;
	add.s32 	%r3594, %r3593, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3594, 20;
	shr.b32 	%rhs, %r3594, 12;
	add.u32 	%r3595, %lhs, %rhs;
	}
	add.s32 	%r3596, %r3595, %r3588;
	xor.b32  	%r3597, %r3596, %r3588;
	and.b32  	%r3598, %r3597, %r3580;
	xor.b32  	%r3599, %r3598, %r3588;
	add.s32 	%r3600, %r3297, %r3572;
	add.s32 	%r3601, %r3600, %r3599;
	add.s32 	%r3602, %r3601, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3602, 5;
	shr.b32 	%rhs, %r3602, 27;
	add.u32 	%r3603, %lhs, %rhs;
	}
	add.s32 	%r3604, %r3603, %r3596;
	xor.b32  	%r3605, %r3604, %r3596;
	and.b32  	%r3606, %r3605, %r3588;
	xor.b32  	%r3607, %r3606, %r3596;
	add.s32 	%r3608, %r3341, %r3580;
	add.s32 	%r3609, %r3608, %r3607;
	add.s32 	%r3610, %r3609, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3610, 9;
	shr.b32 	%rhs, %r3610, 23;
	add.u32 	%r3611, %lhs, %rhs;
	}
	add.s32 	%r3612, %r3611, %r3604;
	xor.b32  	%r3613, %r3612, %r3604;
	and.b32  	%r3614, %r3613, %r3596;
	xor.b32  	%r3615, %r3614, %r3604;
	add.s32 	%r3616, %r3321, %r3588;
	add.s32 	%r3617, %r3616, %r3615;
	add.s32 	%r3618, %r3617, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3618, 14;
	shr.b32 	%rhs, %r3618, 18;
	add.u32 	%r3619, %lhs, %rhs;
	}
	add.s32 	%r3620, %r3619, %r3612;
	xor.b32  	%r3621, %r3620, %r3612;
	and.b32  	%r3622, %r3621, %r3604;
	xor.b32  	%r3623, %r3622, %r3612;
	add.s32 	%r3624, %r3301, %r3596;
	add.s32 	%r3625, %r3624, %r3623;
	add.s32 	%r3626, %r3625, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 20;
	shr.b32 	%rhs, %r3626, 12;
	add.u32 	%r3627, %lhs, %rhs;
	}
	add.s32 	%r3628, %r3627, %r3620;
	xor.b32  	%r3629, %r3628, %r3620;
	xor.b32  	%r3630, %r3629, %r3612;
	add.s32 	%r3631, %r3329, %r3604;
	add.s32 	%r3632, %r3631, %r3630;
	add.s32 	%r3633, %r3632, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3633, 4;
	shr.b32 	%rhs, %r3633, 28;
	add.u32 	%r3634, %lhs, %rhs;
	}
	add.s32 	%r3635, %r3634, %r3628;
	xor.b32  	%r3636, %r3635, %r3629;
	add.s32 	%r3637, %r3317, %r3612;
	add.s32 	%r3638, %r3637, %r3636;
	add.s32 	%r3639, %r3638, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3639, 11;
	shr.b32 	%rhs, %r3639, 21;
	add.u32 	%r3640, %lhs, %rhs;
	}
	add.s32 	%r3641, %r3640, %r3635;
	xor.b32  	%r3642, %r3641, %r3635;
	xor.b32  	%r3643, %r3642, %r3628;
	add.s32 	%r3644, %r3305, %r3620;
	add.s32 	%r3645, %r3644, %r3643;
	add.s32 	%r3646, %r3645, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3646, 16;
	shr.b32 	%rhs, %r3646, 16;
	add.u32 	%r3647, %lhs, %rhs;
	}
	add.s32 	%r3648, %r3647, %r3641;
	xor.b32  	%r3649, %r3648, %r3642;
	add.s32 	%r3650, %r3293, %r3628;
	add.s32 	%r3651, %r3650, %r3649;
	add.s32 	%r3652, %r3651, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3652, 23;
	shr.b32 	%rhs, %r3652, 9;
	add.u32 	%r3653, %lhs, %rhs;
	}
	add.s32 	%r3654, %r3653, %r3648;
	xor.b32  	%r3655, %r3654, %r3648;
	xor.b32  	%r3656, %r3655, %r3641;
	add.s32 	%r3657, %r3345, %r3635;
	add.s32 	%r3658, %r3657, %r3656;
	add.s32 	%r3659, %r3658, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 4;
	shr.b32 	%rhs, %r3659, 28;
	add.u32 	%r3660, %lhs, %rhs;
	}
	add.s32 	%r3661, %r3660, %r3654;
	xor.b32  	%r3662, %r3661, %r3655;
	add.s32 	%r3663, %r3333, %r3641;
	add.s32 	%r3664, %r3663, %r3662;
	add.s32 	%r3665, %r3664, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3665, 11;
	shr.b32 	%rhs, %r3665, 21;
	add.u32 	%r3666, %lhs, %rhs;
	}
	add.s32 	%r3667, %r3666, %r3661;
	xor.b32  	%r3668, %r3667, %r3661;
	xor.b32  	%r3669, %r3668, %r3654;
	add.s32 	%r3670, %r3321, %r3648;
	add.s32 	%r3671, %r3670, %r3669;
	add.s32 	%r3672, %r3671, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3672, 16;
	shr.b32 	%rhs, %r3672, 16;
	add.u32 	%r3673, %lhs, %rhs;
	}
	add.s32 	%r3674, %r3673, %r3667;
	xor.b32  	%r3675, %r3674, %r3668;
	add.s32 	%r3676, %r3309, %r3654;
	add.s32 	%r3677, %r3676, %r3675;
	add.s32 	%r3678, %r3677, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3678, 23;
	shr.b32 	%rhs, %r3678, 9;
	add.u32 	%r3679, %lhs, %rhs;
	}
	add.s32 	%r3680, %r3679, %r3674;
	xor.b32  	%r3681, %r3680, %r3674;
	xor.b32  	%r3682, %r3681, %r3667;
	add.s32 	%r3683, %r3297, %r3661;
	add.s32 	%r3684, %r3683, %r3682;
	add.s32 	%r3685, %r3684, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3685, 4;
	shr.b32 	%rhs, %r3685, 28;
	add.u32 	%r3686, %lhs, %rhs;
	}
	add.s32 	%r3687, %r3686, %r3680;
	xor.b32  	%r3688, %r3687, %r3681;
	add.s32 	%r3689, %r3349, %r3667;
	add.s32 	%r3690, %r3689, %r3688;
	add.s32 	%r3691, %r3690, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3691, 11;
	shr.b32 	%rhs, %r3691, 21;
	add.u32 	%r3692, %lhs, %rhs;
	}
	add.s32 	%r3693, %r3692, %r3687;
	xor.b32  	%r3694, %r3693, %r3687;
	xor.b32  	%r3695, %r3694, %r3680;
	add.s32 	%r3696, %r3337, %r3674;
	add.s32 	%r3697, %r3696, %r3695;
	add.s32 	%r3698, %r3697, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3698, 16;
	shr.b32 	%rhs, %r3698, 16;
	add.u32 	%r3699, %lhs, %rhs;
	}
	add.s32 	%r3700, %r3699, %r3693;
	xor.b32  	%r3701, %r3700, %r3694;
	add.s32 	%r3702, %r3325, %r3680;
	add.s32 	%r3703, %r3702, %r3701;
	add.s32 	%r3704, %r3703, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3704, 23;
	shr.b32 	%rhs, %r3704, 9;
	add.u32 	%r3705, %lhs, %rhs;
	}
	add.s32 	%r3706, %r3705, %r3700;
	xor.b32  	%r3707, %r3706, %r3700;
	xor.b32  	%r3708, %r3707, %r3693;
	add.s32 	%r3709, %r3313, %r3687;
	add.s32 	%r3710, %r3709, %r3708;
	add.s32 	%r3711, %r3710, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3711, 4;
	shr.b32 	%rhs, %r3711, 28;
	add.u32 	%r3712, %lhs, %rhs;
	}
	add.s32 	%r3713, %r3712, %r3706;
	xor.b32  	%r3714, %r3713, %r3707;
	add.s32 	%r3715, %r3301, %r3693;
	add.s32 	%r3716, %r3715, %r3714;
	add.s32 	%r3717, %r3716, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3717, 11;
	shr.b32 	%rhs, %r3717, 21;
	add.u32 	%r3718, %lhs, %rhs;
	}
	add.s32 	%r3719, %r3718, %r3713;
	xor.b32  	%r3720, %r3719, %r3713;
	xor.b32  	%r3721, %r3720, %r3706;
	add.s32 	%r3722, %r3289, %r3700;
	add.s32 	%r3723, %r3722, %r3721;
	add.s32 	%r3724, %r3723, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3724, 16;
	shr.b32 	%rhs, %r3724, 16;
	add.u32 	%r3725, %lhs, %rhs;
	}
	add.s32 	%r3726, %r3725, %r3719;
	xor.b32  	%r3727, %r3726, %r3720;
	add.s32 	%r3728, %r3341, %r3706;
	add.s32 	%r3729, %r3728, %r3727;
	add.s32 	%r3730, %r3729, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3730, 23;
	shr.b32 	%rhs, %r3730, 9;
	add.u32 	%r3731, %lhs, %rhs;
	}
	add.s32 	%r3732, %r3731, %r3726;
	not.b32 	%r3733, %r3719;
	or.b32  	%r3734, %r3732, %r3733;
	xor.b32  	%r3735, %r3734, %r3726;
	add.s32 	%r3736, %r3349, %r3713;
	add.s32 	%r3737, %r3736, %r3735;
	add.s32 	%r3738, %r3737, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3738, 6;
	shr.b32 	%rhs, %r3738, 26;
	add.u32 	%r3739, %lhs, %rhs;
	}
	add.s32 	%r3740, %r3739, %r3732;
	not.b32 	%r3741, %r3726;
	or.b32  	%r3742, %r3740, %r3741;
	xor.b32  	%r3743, %r3742, %r3732;
	add.s32 	%r3744, %r3321, %r3719;
	add.s32 	%r3745, %r3744, %r3743;
	add.s32 	%r3746, %r3745, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3746, 10;
	shr.b32 	%rhs, %r3746, 22;
	add.u32 	%r3747, %lhs, %rhs;
	}
	add.s32 	%r3748, %r3747, %r3740;
	not.b32 	%r3749, %r3732;
	or.b32  	%r3750, %r3748, %r3749;
	xor.b32  	%r3751, %r3750, %r3740;
	add.s32 	%r3752, %r3293, %r3726;
	add.s32 	%r3753, %r3752, %r3751;
	add.s32 	%r3754, %r3753, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3754, 15;
	shr.b32 	%rhs, %r3754, 17;
	add.u32 	%r3755, %lhs, %rhs;
	}
	add.s32 	%r3756, %r3755, %r3748;
	not.b32 	%r3757, %r3740;
	or.b32  	%r3758, %r3756, %r3757;
	xor.b32  	%r3759, %r3758, %r3748;
	add.s32 	%r3760, %r3329, %r3732;
	add.s32 	%r3761, %r3760, %r3759;
	add.s32 	%r3762, %r3761, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3762, 21;
	shr.b32 	%rhs, %r3762, 11;
	add.u32 	%r3763, %lhs, %rhs;
	}
	add.s32 	%r3764, %r3763, %r3756;
	not.b32 	%r3765, %r3748;
	or.b32  	%r3766, %r3764, %r3765;
	xor.b32  	%r3767, %r3766, %r3756;
	add.s32 	%r3768, %r3301, %r3740;
	add.s32 	%r3769, %r3768, %r3767;
	add.s32 	%r3770, %r3769, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3770, 6;
	shr.b32 	%rhs, %r3770, 26;
	add.u32 	%r3771, %lhs, %rhs;
	}
	add.s32 	%r3772, %r3771, %r3764;
	not.b32 	%r3773, %r3756;
	or.b32  	%r3774, %r3772, %r3773;
	xor.b32  	%r3775, %r3774, %r3764;
	add.s32 	%r3776, %r3337, %r3748;
	add.s32 	%r3777, %r3776, %r3775;
	add.s32 	%r3778, %r3777, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3778, 10;
	shr.b32 	%rhs, %r3778, 22;
	add.u32 	%r3779, %lhs, %rhs;
	}
	add.s32 	%r3780, %r3779, %r3772;
	not.b32 	%r3781, %r3764;
	or.b32  	%r3782, %r3780, %r3781;
	xor.b32  	%r3783, %r3782, %r3772;
	add.s32 	%r3784, %r3309, %r3756;
	add.s32 	%r3785, %r3784, %r3783;
	add.s32 	%r3786, %r3785, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3786, 15;
	shr.b32 	%rhs, %r3786, 17;
	add.u32 	%r3787, %lhs, %rhs;
	}
	add.s32 	%r3788, %r3787, %r3780;
	not.b32 	%r3789, %r3772;
	or.b32  	%r3790, %r3788, %r3789;
	xor.b32  	%r3791, %r3790, %r3780;
	add.s32 	%r3792, %r3345, %r3764;
	add.s32 	%r3793, %r3792, %r3791;
	add.s32 	%r3794, %r3793, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3794, 21;
	shr.b32 	%rhs, %r3794, 11;
	add.u32 	%r3795, %lhs, %rhs;
	}
	add.s32 	%r3796, %r3795, %r3788;
	not.b32 	%r3797, %r3780;
	or.b32  	%r3798, %r3796, %r3797;
	xor.b32  	%r3799, %r3798, %r3788;
	add.s32 	%r3800, %r3317, %r3772;
	add.s32 	%r3801, %r3800, %r3799;
	add.s32 	%r3802, %r3801, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3802, 6;
	shr.b32 	%rhs, %r3802, 26;
	add.u32 	%r3803, %lhs, %rhs;
	}
	add.s32 	%r3804, %r3803, %r3796;
	not.b32 	%r3805, %r3788;
	or.b32  	%r3806, %r3804, %r3805;
	xor.b32  	%r3807, %r3806, %r3796;
	add.s32 	%r3808, %r3289, %r3780;
	add.s32 	%r3809, %r3808, %r3807;
	add.s32 	%r3810, %r3809, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3810, 10;
	shr.b32 	%rhs, %r3810, 22;
	add.u32 	%r3811, %lhs, %rhs;
	}
	add.s32 	%r3812, %r3811, %r3804;
	not.b32 	%r3813, %r3796;
	or.b32  	%r3814, %r3812, %r3813;
	xor.b32  	%r3815, %r3814, %r3804;
	add.s32 	%r3816, %r3325, %r3788;
	add.s32 	%r3817, %r3816, %r3815;
	add.s32 	%r3818, %r3817, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3818, 15;
	shr.b32 	%rhs, %r3818, 17;
	add.u32 	%r3819, %lhs, %rhs;
	}
	add.s32 	%r3820, %r3819, %r3812;
	not.b32 	%r3821, %r3804;
	or.b32  	%r3822, %r3820, %r3821;
	xor.b32  	%r3823, %r3822, %r3812;
	add.s32 	%r3824, %r3297, %r3796;
	add.s32 	%r3825, %r3824, %r3823;
	add.s32 	%r3826, %r3825, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3826, 21;
	shr.b32 	%rhs, %r3826, 11;
	add.u32 	%r3827, %lhs, %rhs;
	}
	add.s32 	%r3828, %r3827, %r3820;
	not.b32 	%r3829, %r3812;
	or.b32  	%r3830, %r3828, %r3829;
	xor.b32  	%r3831, %r3830, %r3820;
	add.s32 	%r3832, %r3333, %r3804;
	add.s32 	%r3833, %r3832, %r3831;
	add.s32 	%r3834, %r3833, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3834, 6;
	shr.b32 	%rhs, %r3834, 26;
	add.u32 	%r3835, %lhs, %rhs;
	}
	add.s32 	%r3836, %r3835, %r3828;
	not.b32 	%r3837, %r3820;
	or.b32  	%r3838, %r3836, %r3837;
	xor.b32  	%r3839, %r3838, %r3828;
	add.s32 	%r3840, %r3305, %r3812;
	add.s32 	%r3841, %r3840, %r3839;
	add.s32 	%r3842, %r3841, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3842, 10;
	shr.b32 	%rhs, %r3842, 22;
	add.u32 	%r3843, %lhs, %rhs;
	}
	add.s32 	%r3844, %r3843, %r3836;
	not.b32 	%r3845, %r3828;
	or.b32  	%r3846, %r3844, %r3845;
	xor.b32  	%r3847, %r3846, %r3836;
	add.s32 	%r3848, %r3341, %r3820;
	add.s32 	%r3849, %r3848, %r3847;
	add.s32 	%r3850, %r3849, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3850, 15;
	shr.b32 	%rhs, %r3850, 17;
	add.u32 	%r3851, %lhs, %rhs;
	}
	add.s32 	%r3852, %r3851, %r3844;
	not.b32 	%r3853, %r3836;
	or.b32  	%r3854, %r3852, %r3853;
	xor.b32  	%r3855, %r3854, %r3844;
	add.s32 	%r3856, %r3313, %r3828;
	add.s32 	%r3857, %r3856, %r3855;
	add.s32 	%r3858, %r3857, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3858, 21;
	shr.b32 	%rhs, %r3858, 11;
	add.u32 	%r3859, %lhs, %rhs;
	}
	add.s32 	%r153, %r3836, %r153;
	add.s32 	%r3860, %r3852, %r152;
	add.s32 	%r152, %r3860, %r3859;
	add.s32 	%r151, %r3852, %r151;
	add.s32 	%r150, %r3844, %r150;
	mov.u32 	%r21787, %r2;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21873, %r21870;
	mov.u32 	%r21866, %r21870;
	mov.u32 	%r21867, %r21870;
	mov.u32 	%r21868, %r21870;
	mov.u32 	%r21869, %r21870;
	mov.u32 	%r21862, %r21870;
	mov.u32 	%r21863, %r21870;
	mov.u32 	%r21864, %r21870;
	mov.u32 	%r21865, %r21870;
	mov.u32 	%r21810, %r21870;
	mov.u32 	%r21859, %r21870;
	mov.u32 	%r21860, %r21870;
	mov.u32 	%r21861, %r21870;

BB5_34:
	mul.wide.u32 	%rd65, %r21758, -1431655765;
	shr.u64 	%rd66, %rd65, 33;
	cvt.u32.u64	%r4552, %rd66;
	mul.lo.s32 	%r4553, %r4552, 3;
	sub.s32 	%r4554, %r21758, %r4553;
	setp.eq.s32	%p22, %r4554, 0;
	mov.u32 	%r21808, 0;
	mov.u32 	%r21809, %r21808;
	mov.u32 	%r21911, %r21787;
	@%p22 bra 	BB5_81;
	bra.uni 	BB5_35;

BB5_185:
	xor.b32  	%r8564, %r151, %r150;
	and.b32  	%r8565, %r8564, %r152;
	xor.b32  	%r8566, %r8565, %r150;
	add.s32 	%r8567, %r153, %r8566;
	or.b32  	%r8568, %r4556, %r149;
	add.s32 	%r8569, %r8567, %r8568;
	add.s32 	%r8570, %r8569, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8570, 7;
	shr.b32 	%rhs, %r8570, 25;
	add.u32 	%r8571, %lhs, %rhs;
	}
	add.s32 	%r8572, %r8571, %r152;
	xor.b32  	%r8573, %r152, %r151;
	and.b32  	%r8574, %r8572, %r8573;
	xor.b32  	%r8575, %r8574, %r151;
	or.b32  	%r8576, %r4557, %r148;
	add.s32 	%r8577, %r150, %r8576;
	add.s32 	%r8578, %r8577, %r8575;
	add.s32 	%r8579, %r8578, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8579, 12;
	shr.b32 	%rhs, %r8579, 20;
	add.u32 	%r8580, %lhs, %rhs;
	}
	add.s32 	%r8581, %r8580, %r8572;
	xor.b32  	%r8582, %r8572, %r152;
	and.b32  	%r8583, %r8581, %r8582;
	xor.b32  	%r8584, %r8583, %r152;
	or.b32  	%r8585, %r4558, %r147;
	add.s32 	%r8586, %r151, %r8585;
	add.s32 	%r8587, %r8586, %r8584;
	add.s32 	%r8588, %r8587, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8588, 17;
	shr.b32 	%rhs, %r8588, 15;
	add.u32 	%r8589, %lhs, %rhs;
	}
	add.s32 	%r8590, %r8589, %r8581;
	xor.b32  	%r8591, %r8581, %r8572;
	and.b32  	%r8592, %r8590, %r8591;
	xor.b32  	%r8593, %r8592, %r8572;
	or.b32  	%r8594, %r21874, %r146;
	add.s32 	%r8595, %r152, %r8594;
	add.s32 	%r8596, %r8595, %r8593;
	add.s32 	%r8597, %r8596, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8597, 22;
	shr.b32 	%rhs, %r8597, 10;
	add.u32 	%r8598, %lhs, %rhs;
	}
	add.s32 	%r8599, %r8598, %r8590;
	xor.b32  	%r8600, %r8590, %r8581;
	and.b32  	%r8601, %r8599, %r8600;
	xor.b32  	%r8602, %r8601, %r8581;
	or.b32  	%r8603, %r4560, %r145;
	add.s32 	%r8604, %r8603, %r8572;
	add.s32 	%r8605, %r8604, %r8602;
	add.s32 	%r8606, %r8605, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8606, 7;
	shr.b32 	%rhs, %r8606, 25;
	add.u32 	%r8607, %lhs, %rhs;
	}
	add.s32 	%r8608, %r8607, %r8599;
	xor.b32  	%r8609, %r8599, %r8590;
	and.b32  	%r8610, %r8608, %r8609;
	xor.b32  	%r8611, %r8610, %r8590;
	or.b32  	%r8612, %r4561, %r144;
	add.s32 	%r8613, %r8612, %r8581;
	add.s32 	%r8614, %r8613, %r8611;
	add.s32 	%r8615, %r8614, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8615, 12;
	shr.b32 	%rhs, %r8615, 20;
	add.u32 	%r8616, %lhs, %rhs;
	}
	add.s32 	%r8617, %r8616, %r8608;
	xor.b32  	%r8618, %r8608, %r8599;
	and.b32  	%r8619, %r8617, %r8618;
	xor.b32  	%r8620, %r8619, %r8599;
	or.b32  	%r8621, %r4562, %r143;
	add.s32 	%r8622, %r8621, %r8590;
	add.s32 	%r8623, %r8622, %r8620;
	add.s32 	%r8624, %r8623, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8624, 17;
	shr.b32 	%rhs, %r8624, 15;
	add.u32 	%r8625, %lhs, %rhs;
	}
	add.s32 	%r8626, %r8625, %r8617;
	xor.b32  	%r8627, %r8617, %r8608;
	and.b32  	%r8628, %r8626, %r8627;
	xor.b32  	%r8629, %r8628, %r8608;
	or.b32  	%r8630, %r4563, %r142;
	add.s32 	%r8631, %r8630, %r8599;
	add.s32 	%r8632, %r8631, %r8629;
	add.s32 	%r8633, %r8632, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8633, 22;
	shr.b32 	%rhs, %r8633, 10;
	add.u32 	%r8634, %lhs, %rhs;
	}
	add.s32 	%r8635, %r8634, %r8626;
	xor.b32  	%r8636, %r8626, %r8617;
	and.b32  	%r8637, %r8635, %r8636;
	xor.b32  	%r8638, %r8637, %r8617;
	or.b32  	%r8639, %r4564, %r141;
	add.s32 	%r8640, %r8639, %r8608;
	add.s32 	%r8641, %r8640, %r8638;
	add.s32 	%r8642, %r8641, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8642, 7;
	shr.b32 	%rhs, %r8642, 25;
	add.u32 	%r8643, %lhs, %rhs;
	}
	add.s32 	%r8644, %r8643, %r8635;
	xor.b32  	%r8645, %r8635, %r8626;
	and.b32  	%r8646, %r8644, %r8645;
	xor.b32  	%r8647, %r8646, %r8626;
	or.b32  	%r8648, %r4565, %r140;
	add.s32 	%r8649, %r8648, %r8617;
	add.s32 	%r8650, %r8649, %r8647;
	add.s32 	%r8651, %r8650, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8651, 12;
	shr.b32 	%rhs, %r8651, 20;
	add.u32 	%r8652, %lhs, %rhs;
	}
	add.s32 	%r8653, %r8652, %r8644;
	xor.b32  	%r8654, %r8644, %r8635;
	and.b32  	%r8655, %r8653, %r8654;
	xor.b32  	%r8656, %r8655, %r8635;
	or.b32  	%r8657, %r4566, %r139;
	add.s32 	%r8658, %r8657, %r8626;
	add.s32 	%r8659, %r8658, %r8656;
	add.s32 	%r8660, %r8659, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8660, 17;
	shr.b32 	%rhs, %r8660, 15;
	add.u32 	%r8661, %lhs, %rhs;
	}
	add.s32 	%r8662, %r8661, %r8653;
	xor.b32  	%r8663, %r8653, %r8644;
	and.b32  	%r8664, %r8662, %r8663;
	xor.b32  	%r8665, %r8664, %r8644;
	or.b32  	%r8666, %r4567, %r138;
	add.s32 	%r8667, %r8666, %r8635;
	add.s32 	%r8668, %r8667, %r8665;
	add.s32 	%r8669, %r8668, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8669, 22;
	shr.b32 	%rhs, %r8669, 10;
	add.u32 	%r8670, %lhs, %rhs;
	}
	add.s32 	%r8671, %r8670, %r8662;
	xor.b32  	%r8672, %r8662, %r8653;
	and.b32  	%r8673, %r8671, %r8672;
	xor.b32  	%r8674, %r8673, %r8653;
	or.b32  	%r8675, %r4568, %r137;
	add.s32 	%r8676, %r8675, %r8644;
	add.s32 	%r8677, %r8676, %r8674;
	add.s32 	%r8678, %r8677, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8678, 7;
	shr.b32 	%rhs, %r8678, 25;
	add.u32 	%r8679, %lhs, %rhs;
	}
	add.s32 	%r8680, %r8679, %r8671;
	xor.b32  	%r8681, %r8671, %r8662;
	and.b32  	%r8682, %r8680, %r8681;
	xor.b32  	%r8683, %r8682, %r8662;
	or.b32  	%r8684, %r4569, %r136;
	add.s32 	%r8685, %r8684, %r8653;
	add.s32 	%r8686, %r8685, %r8683;
	add.s32 	%r8687, %r8686, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8687, 12;
	shr.b32 	%rhs, %r8687, 20;
	add.u32 	%r8688, %lhs, %rhs;
	}
	add.s32 	%r8689, %r8688, %r8680;
	xor.b32  	%r8690, %r8680, %r8671;
	and.b32  	%r8691, %r8689, %r8690;
	xor.b32  	%r8692, %r8691, %r8671;
	or.b32  	%r8693, %r4570, %r135;
	add.s32 	%r8694, %r8693, %r8662;
	add.s32 	%r8695, %r8694, %r8692;
	add.s32 	%r8696, %r8695, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8696, 17;
	shr.b32 	%rhs, %r8696, 15;
	add.u32 	%r8697, %lhs, %rhs;
	}
	add.s32 	%r8698, %r8697, %r8689;
	xor.b32  	%r8699, %r8689, %r8680;
	and.b32  	%r8700, %r8698, %r8699;
	xor.b32  	%r8701, %r8700, %r8680;
	or.b32  	%r8702, %r4571, %r134;
	add.s32 	%r8703, %r8702, %r8671;
	add.s32 	%r8704, %r8703, %r8701;
	add.s32 	%r8705, %r8704, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8705, 22;
	shr.b32 	%rhs, %r8705, 10;
	add.u32 	%r8706, %lhs, %rhs;
	}
	add.s32 	%r8707, %r8706, %r8698;
	xor.b32  	%r8708, %r8707, %r8698;
	and.b32  	%r8709, %r8708, %r8689;
	xor.b32  	%r8710, %r8709, %r8698;
	add.s32 	%r8711, %r8576, %r8680;
	add.s32 	%r8712, %r8711, %r8710;
	add.s32 	%r8713, %r8712, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8713, 5;
	shr.b32 	%rhs, %r8713, 27;
	add.u32 	%r8714, %lhs, %rhs;
	}
	add.s32 	%r8715, %r8714, %r8707;
	xor.b32  	%r8716, %r8715, %r8707;
	and.b32  	%r8717, %r8716, %r8698;
	xor.b32  	%r8718, %r8717, %r8707;
	add.s32 	%r8719, %r8621, %r8689;
	add.s32 	%r8720, %r8719, %r8718;
	add.s32 	%r8721, %r8720, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8721, 9;
	shr.b32 	%rhs, %r8721, 23;
	add.u32 	%r8722, %lhs, %rhs;
	}
	add.s32 	%r8723, %r8722, %r8715;
	xor.b32  	%r8724, %r8723, %r8715;
	and.b32  	%r8725, %r8724, %r8707;
	xor.b32  	%r8726, %r8725, %r8715;
	add.s32 	%r8727, %r8666, %r8698;
	add.s32 	%r8728, %r8727, %r8726;
	add.s32 	%r8729, %r8728, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8729, 14;
	shr.b32 	%rhs, %r8729, 18;
	add.u32 	%r8730, %lhs, %rhs;
	}
	add.s32 	%r8731, %r8730, %r8723;
	xor.b32  	%r8732, %r8731, %r8723;
	and.b32  	%r8733, %r8732, %r8715;
	xor.b32  	%r8734, %r8733, %r8723;
	add.s32 	%r8735, %r8568, %r8707;
	add.s32 	%r8736, %r8735, %r8734;
	add.s32 	%r8737, %r8736, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8737, 20;
	shr.b32 	%rhs, %r8737, 12;
	add.u32 	%r8738, %lhs, %rhs;
	}
	add.s32 	%r8739, %r8738, %r8731;
	xor.b32  	%r8740, %r8739, %r8731;
	and.b32  	%r8741, %r8740, %r8723;
	xor.b32  	%r8742, %r8741, %r8731;
	add.s32 	%r8743, %r8612, %r8715;
	add.s32 	%r8744, %r8743, %r8742;
	add.s32 	%r8745, %r8744, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8745, 5;
	shr.b32 	%rhs, %r8745, 27;
	add.u32 	%r8746, %lhs, %rhs;
	}
	add.s32 	%r8747, %r8746, %r8739;
	xor.b32  	%r8748, %r8747, %r8739;
	and.b32  	%r8749, %r8748, %r8731;
	xor.b32  	%r8750, %r8749, %r8739;
	add.s32 	%r8751, %r8657, %r8723;
	add.s32 	%r8752, %r8751, %r8750;
	add.s32 	%r8753, %r8752, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8753, 9;
	shr.b32 	%rhs, %r8753, 23;
	add.u32 	%r8754, %lhs, %rhs;
	}
	add.s32 	%r8755, %r8754, %r8747;
	xor.b32  	%r8756, %r8755, %r8747;
	and.b32  	%r8757, %r8756, %r8739;
	xor.b32  	%r8758, %r8757, %r8747;
	add.s32 	%r8759, %r8702, %r8731;
	add.s32 	%r8760, %r8759, %r8758;
	add.s32 	%r8761, %r8760, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8761, 14;
	shr.b32 	%rhs, %r8761, 18;
	add.u32 	%r8762, %lhs, %rhs;
	}
	add.s32 	%r8763, %r8762, %r8755;
	xor.b32  	%r8764, %r8763, %r8755;
	and.b32  	%r8765, %r8764, %r8747;
	xor.b32  	%r8766, %r8765, %r8755;
	add.s32 	%r8767, %r8603, %r8739;
	add.s32 	%r8768, %r8767, %r8766;
	add.s32 	%r8769, %r8768, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8769, 20;
	shr.b32 	%rhs, %r8769, 12;
	add.u32 	%r8770, %lhs, %rhs;
	}
	add.s32 	%r8771, %r8770, %r8763;
	xor.b32  	%r8772, %r8771, %r8763;
	and.b32  	%r8773, %r8772, %r8755;
	xor.b32  	%r8774, %r8773, %r8763;
	add.s32 	%r8775, %r8648, %r8747;
	add.s32 	%r8776, %r8775, %r8774;
	add.s32 	%r8777, %r8776, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8777, 5;
	shr.b32 	%rhs, %r8777, 27;
	add.u32 	%r8778, %lhs, %rhs;
	}
	add.s32 	%r8779, %r8778, %r8771;
	xor.b32  	%r8780, %r8779, %r8771;
	and.b32  	%r8781, %r8780, %r8763;
	xor.b32  	%r8782, %r8781, %r8771;
	add.s32 	%r8783, %r8693, %r8755;
	add.s32 	%r8784, %r8783, %r8782;
	add.s32 	%r8785, %r8784, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8785, 9;
	shr.b32 	%rhs, %r8785, 23;
	add.u32 	%r8786, %lhs, %rhs;
	}
	add.s32 	%r8787, %r8786, %r8779;
	xor.b32  	%r8788, %r8787, %r8779;
	and.b32  	%r8789, %r8788, %r8771;
	xor.b32  	%r8790, %r8789, %r8779;
	add.s32 	%r8791, %r8594, %r8763;
	add.s32 	%r8792, %r8791, %r8790;
	add.s32 	%r8793, %r8792, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8793, 14;
	shr.b32 	%rhs, %r8793, 18;
	add.u32 	%r8794, %lhs, %rhs;
	}
	add.s32 	%r8795, %r8794, %r8787;
	xor.b32  	%r8796, %r8795, %r8787;
	and.b32  	%r8797, %r8796, %r8779;
	xor.b32  	%r8798, %r8797, %r8787;
	add.s32 	%r8799, %r8639, %r8771;
	add.s32 	%r8800, %r8799, %r8798;
	add.s32 	%r8801, %r8800, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8801, 20;
	shr.b32 	%rhs, %r8801, 12;
	add.u32 	%r8802, %lhs, %rhs;
	}
	add.s32 	%r8803, %r8802, %r8795;
	xor.b32  	%r8804, %r8803, %r8795;
	and.b32  	%r8805, %r8804, %r8787;
	xor.b32  	%r8806, %r8805, %r8795;
	add.s32 	%r8807, %r8684, %r8779;
	add.s32 	%r8808, %r8807, %r8806;
	add.s32 	%r8809, %r8808, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8809, 5;
	shr.b32 	%rhs, %r8809, 27;
	add.u32 	%r8810, %lhs, %rhs;
	}
	add.s32 	%r8811, %r8810, %r8803;
	xor.b32  	%r8812, %r8811, %r8803;
	and.b32  	%r8813, %r8812, %r8795;
	xor.b32  	%r8814, %r8813, %r8803;
	add.s32 	%r8815, %r8585, %r8787;
	add.s32 	%r8816, %r8815, %r8814;
	add.s32 	%r8817, %r8816, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8817, 9;
	shr.b32 	%rhs, %r8817, 23;
	add.u32 	%r8818, %lhs, %rhs;
	}
	add.s32 	%r8819, %r8818, %r8811;
	xor.b32  	%r8820, %r8819, %r8811;
	and.b32  	%r8821, %r8820, %r8803;
	xor.b32  	%r8822, %r8821, %r8811;
	add.s32 	%r8823, %r8630, %r8795;
	add.s32 	%r8824, %r8823, %r8822;
	add.s32 	%r8825, %r8824, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8825, 14;
	shr.b32 	%rhs, %r8825, 18;
	add.u32 	%r8826, %lhs, %rhs;
	}
	add.s32 	%r8827, %r8826, %r8819;
	xor.b32  	%r8828, %r8827, %r8819;
	and.b32  	%r8829, %r8828, %r8811;
	xor.b32  	%r8830, %r8829, %r8819;
	add.s32 	%r8831, %r8675, %r8803;
	add.s32 	%r8832, %r8831, %r8830;
	add.s32 	%r8833, %r8832, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8833, 20;
	shr.b32 	%rhs, %r8833, 12;
	add.u32 	%r8834, %lhs, %rhs;
	}
	add.s32 	%r8835, %r8834, %r8827;
	xor.b32  	%r8836, %r8835, %r8827;
	xor.b32  	%r8837, %r8836, %r8819;
	add.s32 	%r8838, %r8612, %r8811;
	add.s32 	%r8839, %r8838, %r8837;
	add.s32 	%r8840, %r8839, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8840, 4;
	shr.b32 	%rhs, %r8840, 28;
	add.u32 	%r8841, %lhs, %rhs;
	}
	add.s32 	%r8842, %r8841, %r8835;
	xor.b32  	%r8843, %r8842, %r8836;
	add.s32 	%r8844, %r8639, %r8819;
	add.s32 	%r8845, %r8844, %r8843;
	add.s32 	%r8846, %r8845, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8846, 11;
	shr.b32 	%rhs, %r8846, 21;
	add.u32 	%r8847, %lhs, %rhs;
	}
	add.s32 	%r8848, %r8847, %r8842;
	xor.b32  	%r8849, %r8848, %r8842;
	xor.b32  	%r8850, %r8849, %r8835;
	add.s32 	%r8851, %r8666, %r8827;
	add.s32 	%r8852, %r8851, %r8850;
	add.s32 	%r8853, %r8852, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8853, 16;
	shr.b32 	%rhs, %r8853, 16;
	add.u32 	%r8854, %lhs, %rhs;
	}
	add.s32 	%r8855, %r8854, %r8848;
	xor.b32  	%r8856, %r8855, %r8849;
	add.s32 	%r8857, %r8693, %r8835;
	add.s32 	%r8858, %r8857, %r8856;
	add.s32 	%r8859, %r8858, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8859, 23;
	shr.b32 	%rhs, %r8859, 9;
	add.u32 	%r8860, %lhs, %rhs;
	}
	add.s32 	%r8861, %r8860, %r8855;
	xor.b32  	%r8862, %r8861, %r8855;
	xor.b32  	%r8863, %r8862, %r8848;
	add.s32 	%r8864, %r8576, %r8842;
	add.s32 	%r8865, %r8864, %r8863;
	add.s32 	%r8866, %r8865, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8866, 4;
	shr.b32 	%rhs, %r8866, 28;
	add.u32 	%r8867, %lhs, %rhs;
	}
	add.s32 	%r8868, %r8867, %r8861;
	xor.b32  	%r8869, %r8868, %r8862;
	add.s32 	%r8870, %r8603, %r8848;
	add.s32 	%r8871, %r8870, %r8869;
	add.s32 	%r8872, %r8871, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8872, 11;
	shr.b32 	%rhs, %r8872, 21;
	add.u32 	%r8873, %lhs, %rhs;
	}
	add.s32 	%r8874, %r8873, %r8868;
	xor.b32  	%r8875, %r8874, %r8868;
	xor.b32  	%r8876, %r8875, %r8861;
	add.s32 	%r8877, %r8630, %r8855;
	add.s32 	%r8878, %r8877, %r8876;
	add.s32 	%r8879, %r8878, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8879, 16;
	shr.b32 	%rhs, %r8879, 16;
	add.u32 	%r8880, %lhs, %rhs;
	}
	add.s32 	%r8881, %r8880, %r8874;
	xor.b32  	%r8882, %r8881, %r8875;
	add.s32 	%r8883, %r8657, %r8861;
	add.s32 	%r8884, %r8883, %r8882;
	add.s32 	%r8885, %r8884, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8885, 23;
	shr.b32 	%rhs, %r8885, 9;
	add.u32 	%r8886, %lhs, %rhs;
	}
	add.s32 	%r8887, %r8886, %r8881;
	xor.b32  	%r8888, %r8887, %r8881;
	xor.b32  	%r8889, %r8888, %r8874;
	add.s32 	%r8890, %r8684, %r8868;
	add.s32 	%r8891, %r8890, %r8889;
	add.s32 	%r8892, %r8891, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8892, 4;
	shr.b32 	%rhs, %r8892, 28;
	add.u32 	%r8893, %lhs, %rhs;
	}
	add.s32 	%r8894, %r8893, %r8887;
	xor.b32  	%r8895, %r8894, %r8888;
	add.s32 	%r8896, %r8568, %r8874;
	add.s32 	%r8897, %r8896, %r8895;
	add.s32 	%r8898, %r8897, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8898, 11;
	shr.b32 	%rhs, %r8898, 21;
	add.u32 	%r8899, %lhs, %rhs;
	}
	add.s32 	%r8900, %r8899, %r8894;
	xor.b32  	%r8901, %r8900, %r8894;
	xor.b32  	%r8902, %r8901, %r8887;
	add.s32 	%r8903, %r8594, %r8881;
	add.s32 	%r8904, %r8903, %r8902;
	add.s32 	%r8905, %r8904, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8905, 16;
	shr.b32 	%rhs, %r8905, 16;
	add.u32 	%r8906, %lhs, %rhs;
	}
	add.s32 	%r8907, %r8906, %r8900;
	xor.b32  	%r8908, %r8907, %r8901;
	add.s32 	%r8909, %r8621, %r8887;
	add.s32 	%r8910, %r8909, %r8908;
	add.s32 	%r8911, %r8910, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8911, 23;
	shr.b32 	%rhs, %r8911, 9;
	add.u32 	%r8912, %lhs, %rhs;
	}
	add.s32 	%r8913, %r8912, %r8907;
	xor.b32  	%r8914, %r8913, %r8907;
	xor.b32  	%r8915, %r8914, %r8900;
	add.s32 	%r8916, %r8648, %r8894;
	add.s32 	%r8917, %r8916, %r8915;
	add.s32 	%r8918, %r8917, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8918, 4;
	shr.b32 	%rhs, %r8918, 28;
	add.u32 	%r8919, %lhs, %rhs;
	}
	add.s32 	%r8920, %r8919, %r8913;
	xor.b32  	%r8921, %r8920, %r8914;
	add.s32 	%r8922, %r8675, %r8900;
	add.s32 	%r8923, %r8922, %r8921;
	add.s32 	%r8924, %r8923, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8924, 11;
	shr.b32 	%rhs, %r8924, 21;
	add.u32 	%r8925, %lhs, %rhs;
	}
	add.s32 	%r8926, %r8925, %r8920;
	xor.b32  	%r8927, %r8926, %r8920;
	xor.b32  	%r8928, %r8927, %r8913;
	add.s32 	%r8929, %r8702, %r8907;
	add.s32 	%r8930, %r8929, %r8928;
	add.s32 	%r8931, %r8930, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8931, 16;
	shr.b32 	%rhs, %r8931, 16;
	add.u32 	%r8932, %lhs, %rhs;
	}
	add.s32 	%r8933, %r8932, %r8926;
	xor.b32  	%r8934, %r8933, %r8927;
	add.s32 	%r8935, %r8585, %r8913;
	add.s32 	%r8936, %r8935, %r8934;
	add.s32 	%r8937, %r8936, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8937, 23;
	shr.b32 	%rhs, %r8937, 9;
	add.u32 	%r8938, %lhs, %rhs;
	}
	add.s32 	%r8939, %r8938, %r8933;
	not.b32 	%r8940, %r8926;
	or.b32  	%r8941, %r8939, %r8940;
	xor.b32  	%r8942, %r8941, %r8933;
	add.s32 	%r8943, %r8568, %r8920;
	add.s32 	%r8944, %r8943, %r8942;
	add.s32 	%r8945, %r8944, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8945, 6;
	shr.b32 	%rhs, %r8945, 26;
	add.u32 	%r8946, %lhs, %rhs;
	}
	add.s32 	%r8947, %r8946, %r8939;
	not.b32 	%r8948, %r8933;
	or.b32  	%r8949, %r8947, %r8948;
	xor.b32  	%r8950, %r8949, %r8939;
	add.s32 	%r8951, %r8630, %r8926;
	add.s32 	%r8952, %r8951, %r8950;
	add.s32 	%r8953, %r8952, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8953, 10;
	shr.b32 	%rhs, %r8953, 22;
	add.u32 	%r8954, %lhs, %rhs;
	}
	add.s32 	%r8955, %r8954, %r8947;
	not.b32 	%r8956, %r8939;
	or.b32  	%r8957, %r8955, %r8956;
	xor.b32  	%r8958, %r8957, %r8947;
	add.s32 	%r8959, %r8693, %r8933;
	add.s32 	%r8960, %r8959, %r8958;
	add.s32 	%r8961, %r8960, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8961, 15;
	shr.b32 	%rhs, %r8961, 17;
	add.u32 	%r8962, %lhs, %rhs;
	}
	add.s32 	%r8963, %r8962, %r8955;
	not.b32 	%r8964, %r8947;
	or.b32  	%r8965, %r8963, %r8964;
	xor.b32  	%r8966, %r8965, %r8955;
	add.s32 	%r8967, %r8612, %r8939;
	add.s32 	%r8968, %r8967, %r8966;
	add.s32 	%r8969, %r8968, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8969, 21;
	shr.b32 	%rhs, %r8969, 11;
	add.u32 	%r8970, %lhs, %rhs;
	}
	add.s32 	%r8971, %r8970, %r8963;
	not.b32 	%r8972, %r8955;
	or.b32  	%r8973, %r8971, %r8972;
	xor.b32  	%r8974, %r8973, %r8963;
	add.s32 	%r8975, %r8675, %r8947;
	add.s32 	%r8976, %r8975, %r8974;
	add.s32 	%r8977, %r8976, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8977, 6;
	shr.b32 	%rhs, %r8977, 26;
	add.u32 	%r8978, %lhs, %rhs;
	}
	add.s32 	%r8979, %r8978, %r8971;
	not.b32 	%r8980, %r8963;
	or.b32  	%r8981, %r8979, %r8980;
	xor.b32  	%r8982, %r8981, %r8971;
	add.s32 	%r8983, %r8594, %r8955;
	add.s32 	%r8984, %r8983, %r8982;
	add.s32 	%r8985, %r8984, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8985, 10;
	shr.b32 	%rhs, %r8985, 22;
	add.u32 	%r8986, %lhs, %rhs;
	}
	add.s32 	%r8987, %r8986, %r8979;
	not.b32 	%r8988, %r8971;
	or.b32  	%r8989, %r8987, %r8988;
	xor.b32  	%r8990, %r8989, %r8979;
	add.s32 	%r8991, %r8657, %r8963;
	add.s32 	%r8992, %r8991, %r8990;
	add.s32 	%r8993, %r8992, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8993, 15;
	shr.b32 	%rhs, %r8993, 17;
	add.u32 	%r8994, %lhs, %rhs;
	}
	add.s32 	%r8995, %r8994, %r8987;
	not.b32 	%r8996, %r8979;
	or.b32  	%r8997, %r8995, %r8996;
	xor.b32  	%r8998, %r8997, %r8987;
	add.s32 	%r8999, %r8576, %r8971;
	add.s32 	%r9000, %r8999, %r8998;
	add.s32 	%r9001, %r9000, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9001, 21;
	shr.b32 	%rhs, %r9001, 11;
	add.u32 	%r9002, %lhs, %rhs;
	}
	add.s32 	%r9003, %r9002, %r8995;
	not.b32 	%r9004, %r8987;
	or.b32  	%r9005, %r9003, %r9004;
	xor.b32  	%r9006, %r9005, %r8995;
	add.s32 	%r9007, %r8639, %r8979;
	add.s32 	%r9008, %r9007, %r9006;
	add.s32 	%r9009, %r9008, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9009, 6;
	shr.b32 	%rhs, %r9009, 26;
	add.u32 	%r9010, %lhs, %rhs;
	}
	add.s32 	%r9011, %r9010, %r9003;
	not.b32 	%r9012, %r8995;
	or.b32  	%r9013, %r9011, %r9012;
	xor.b32  	%r9014, %r9013, %r9003;
	add.s32 	%r9015, %r8702, %r8987;
	add.s32 	%r9016, %r9015, %r9014;
	add.s32 	%r9017, %r9016, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9017, 10;
	shr.b32 	%rhs, %r9017, 22;
	add.u32 	%r9018, %lhs, %rhs;
	}
	add.s32 	%r9019, %r9018, %r9011;
	not.b32 	%r9020, %r9003;
	or.b32  	%r9021, %r9019, %r9020;
	xor.b32  	%r9022, %r9021, %r9011;
	add.s32 	%r9023, %r8621, %r8995;
	add.s32 	%r9024, %r9023, %r9022;
	add.s32 	%r9025, %r9024, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9025, 15;
	shr.b32 	%rhs, %r9025, 17;
	add.u32 	%r9026, %lhs, %rhs;
	}
	add.s32 	%r9027, %r9026, %r9019;
	not.b32 	%r9028, %r9011;
	or.b32  	%r9029, %r9027, %r9028;
	xor.b32  	%r9030, %r9029, %r9019;
	add.s32 	%r9031, %r8684, %r9003;
	add.s32 	%r9032, %r9031, %r9030;
	add.s32 	%r9033, %r9032, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9033, 21;
	shr.b32 	%rhs, %r9033, 11;
	add.u32 	%r9034, %lhs, %rhs;
	}
	add.s32 	%r9035, %r9034, %r9027;
	not.b32 	%r9036, %r9019;
	or.b32  	%r9037, %r9035, %r9036;
	xor.b32  	%r9038, %r9037, %r9027;
	add.s32 	%r9039, %r8603, %r9011;
	add.s32 	%r9040, %r9039, %r9038;
	add.s32 	%r9041, %r9040, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9041, 6;
	shr.b32 	%rhs, %r9041, 26;
	add.u32 	%r9042, %lhs, %rhs;
	}
	add.s32 	%r9043, %r9042, %r9035;
	not.b32 	%r9044, %r9027;
	or.b32  	%r9045, %r9043, %r9044;
	xor.b32  	%r9046, %r9045, %r9035;
	add.s32 	%r9047, %r8666, %r9019;
	add.s32 	%r9048, %r9047, %r9046;
	add.s32 	%r9049, %r9048, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9049, 10;
	shr.b32 	%rhs, %r9049, 22;
	add.u32 	%r9050, %lhs, %rhs;
	}
	add.s32 	%r9051, %r9050, %r9043;
	not.b32 	%r9052, %r9035;
	or.b32  	%r9053, %r9051, %r9052;
	xor.b32  	%r9054, %r9053, %r9043;
	add.s32 	%r9055, %r8585, %r9027;
	add.s32 	%r9056, %r9055, %r9054;
	add.s32 	%r9057, %r9056, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9057, 15;
	shr.b32 	%rhs, %r9057, 17;
	add.u32 	%r9058, %lhs, %rhs;
	}
	add.s32 	%r9059, %r9058, %r9051;
	not.b32 	%r9060, %r9043;
	or.b32  	%r9061, %r9059, %r9060;
	xor.b32  	%r9062, %r9061, %r9051;
	add.s32 	%r9063, %r8648, %r9035;
	add.s32 	%r9064, %r9063, %r9062;
	add.s32 	%r9065, %r9064, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r9065, 21;
	shr.b32 	%rhs, %r9065, 11;
	add.u32 	%r9066, %lhs, %rhs;
	}
	add.s32 	%r153, %r9043, %r153;
	add.s32 	%r9067, %r9059, %r152;
	add.s32 	%r152, %r9067, %r9066;
	add.s32 	%r151, %r9059, %r151;
	add.s32 	%r150, %r9051, %r150;
	add.s32 	%r21808, %r21808, 64;
	add.s32 	%r21809, %r21809, 16;
	add.s32 	%r21787, %r21787, 64;

BB5_35:
	mov.u32 	%r149, %r21861;
	mov.u32 	%r148, %r21860;
	mov.u32 	%r147, %r21859;
	mov.u32 	%r146, %r21810;
	mov.u32 	%r145, %r21865;
	mov.u32 	%r144, %r21864;
	mov.u32 	%r143, %r21863;
	mov.u32 	%r142, %r21862;
	mov.u32 	%r141, %r21869;
	mov.u32 	%r140, %r21868;
	mov.u32 	%r139, %r21867;
	mov.u32 	%r138, %r21866;
	mov.u32 	%r137, %r21873;
	mov.u32 	%r136, %r21872;
	mov.u32 	%r135, %r21871;
	mov.u32 	%r134, %r21870;
	add.u64 	%rd76, %SP, 256;
	cvta.to.local.u64 	%rd75, %rd76;
	add.s32 	%r4555, %r18, -64;
	setp.lt.s32	%p23, %r21808, %r4555;
	mul.wide.s32 	%rd67, %r21809, 4;
	add.s64 	%rd68, %rd75, %rd67;
	ld.local.v4.u32 	{%r4556, %r4557, %r4558, %r4559}, [%rd68];
	ld.local.v4.u32 	{%r4560, %r4561, %r4562, %r4563}, [%rd68+16];
	ld.local.v4.u32 	{%r4564, %r4565, %r4566, %r4567}, [%rd68+32];
	ld.local.v4.u32 	{%r4568, %r4569, %r4570, %r4571}, [%rd68+48];
	and.b32  	%r172, %r21787, 3;
	mov.u32 	%r4572, 4;
	sub.s32 	%r173, %r4572, %r172;
	@%p23 bra 	BB5_142;
	bra.uni 	BB5_36;

BB5_142:
	bfe.u32 	%r7171, %r21787, 2, 4;
	mov.u32 	%r21810, 0;
	setp.gt.s32	%p87, %r7171, 7;
	@%p87 bra 	BB5_158;

	setp.gt.s32	%p99, %r7171, 3;
	@%p99 bra 	BB5_151;

	setp.gt.s32	%p105, %r7171, 1;
	@%p105 bra 	BB5_148;

	setp.eq.s32	%p108, %r7171, 0;
	@%p108 bra 	BB5_184;
	bra.uni 	BB5_146;

BB5_184:
	and.b32  	%r8560, %r173, 3;
	shl.b32 	%r8561, %r8560, 2;
	mov.u32 	%r8562, 1985229328;
	shr.u32 	%r8563, %r8562, %r8561;
	and.b32  	%r8544, %r8563, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r8477, %r4571, %r21810, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8481, %r4570, %r4571, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8485, %r4569, %r4570, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8489, %r4568, %r4569, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8493, %r4567, %r4568, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8497, %r4566, %r4567, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8501, %r4565, %r4566, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8505, %r4564, %r4565, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8509, %r4563, %r4564, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8513, %r4562, %r4563, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8517, %r4561, %r4562, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8521, %r4560, %r4561, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8525, %r4559, %r4560, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8529, %r4558, %r4559, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8533, %r4557, %r4558, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8537, %r4556, %r4557, %r8544;
	// inline asm
	// inline asm
	prmt.b32 %r8541, %r21810, %r4556, %r8544;
	// inline asm
	setp.eq.s32	%p125, %r172, 0;
	selp.b32	%r21861, 0, %r8477, %p125;
	selp.b32	%r21874, %r8525, %r8529, %p125;
	selp.b32	%r4558, %r8529, %r8533, %p125;
	selp.b32	%r4557, %r8533, %r8537, %p125;
	selp.b32	%r4556, %r8537, %r8541, %p125;
	selp.b32	%r4563, %r8509, %r8513, %p125;
	selp.b32	%r4562, %r8513, %r8517, %p125;
	selp.b32	%r4561, %r8517, %r8521, %p125;
	selp.b32	%r4560, %r8521, %r8525, %p125;
	selp.b32	%r4567, %r8493, %r8497, %p125;
	selp.b32	%r4566, %r8497, %r8501, %p125;
	selp.b32	%r4565, %r8501, %r8505, %p125;
	selp.b32	%r4564, %r8505, %r8509, %p125;
	selp.b32	%r4571, %r8477, %r8481, %p125;
	selp.b32	%r4570, %r8481, %r8485, %p125;
	selp.b32	%r4569, %r8485, %r8489, %p125;
	selp.b32	%r4568, %r8489, %r8493, %p125;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	bra.uni 	BB5_185;

BB5_158:
	setp.gt.s32	%p88, %r7171, 11;
	@%p88 bra 	BB5_166;

	setp.gt.s32	%p94, %r7171, 9;
	@%p94 bra 	BB5_163;

	setp.eq.s32	%p97, %r7171, 8;
	@%p97 bra 	BB5_178;
	bra.uni 	BB5_161;

BB5_178:
	and.b32  	%r7864, %r173, 3;
	shl.b32 	%r7865, %r7864, 2;
	mov.u32 	%r7866, 1985229328;
	shr.u32 	%r7867, %r7866, %r7865;
	and.b32  	%r7848, %r7867, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r7781, %r4571, %r21866, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7785, %r4570, %r4571, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7789, %r4569, %r4570, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7793, %r4568, %r4569, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7797, %r4567, %r4568, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7801, %r4566, %r4567, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7805, %r4565, %r4566, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7809, %r4564, %r4565, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7813, %r4563, %r4564, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7817, %r4562, %r4563, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7821, %r4561, %r4562, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7825, %r4560, %r4561, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7829, %r4559, %r4560, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7833, %r4558, %r4559, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7837, %r4557, %r4558, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7841, %r4556, %r4557, %r7848;
	// inline asm
	// inline asm
	prmt.b32 %r7845, %r21866, %r4556, %r7848;
	// inline asm
	setp.eq.s32	%p117, %r172, 0;
	selp.b32	%r21810, %r7797, %r7801, %p117;
	selp.b32	%r21859, %r7801, %r7805, %p117;
	selp.b32	%r21860, %r7805, %r7809, %p117;
	selp.b32	%r21861, %r7809, %r7813, %p117;
	selp.b32	%r21862, %r7781, %r7785, %p117;
	selp.b32	%r21863, %r7785, %r7789, %p117;
	selp.b32	%r21864, %r7789, %r7793, %p117;
	selp.b32	%r21865, %r7793, %r7797, %p117;
	selp.b32	%r21869, 0, %r7781, %p117;
	selp.b32	%r4567, %r7829, %r7833, %p117;
	selp.b32	%r4566, %r7833, %r7837, %p117;
	selp.b32	%r4565, %r7837, %r7841, %p117;
	selp.b32	%r4564, %r7841, %r7845, %p117;
	selp.b32	%r4571, %r7813, %r7817, %p117;
	selp.b32	%r4570, %r7817, %r7821, %p117;
	selp.b32	%r4569, %r7821, %r7825, %p117;
	selp.b32	%r4568, %r7825, %r7829, %p117;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21874, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;
	mov.u32 	%r4563, %r21866;
	bra.uni 	BB5_179;

BB5_151:
	setp.gt.s32	%p100, %r7171, 5;
	@%p100 bra 	BB5_155;

	setp.eq.s32	%p103, %r7171, 4;
	@%p103 bra 	BB5_181;
	bra.uni 	BB5_153;

BB5_181:
	and.b32  	%r8212, %r173, 3;
	shl.b32 	%r8213, %r8212, 2;
	mov.u32 	%r8214, 1985229328;
	shr.u32 	%r8215, %r8214, %r8213;
	and.b32  	%r8196, %r8215, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r8129, %r4571, %r21862, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8133, %r4570, %r4571, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8137, %r4569, %r4570, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8141, %r4568, %r4569, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8145, %r4567, %r4568, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8149, %r4566, %r4567, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8153, %r4565, %r4566, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8157, %r4564, %r4565, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8161, %r4563, %r4564, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8165, %r4562, %r4563, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8169, %r4561, %r4562, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8173, %r4560, %r4561, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8177, %r4559, %r4560, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8181, %r4558, %r4559, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8185, %r4557, %r4558, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8189, %r4556, %r4557, %r8196;
	// inline asm
	// inline asm
	prmt.b32 %r8193, %r21862, %r4556, %r8196;
	// inline asm
	setp.eq.s32	%p121, %r172, 0;
	selp.b32	%r21810, %r8129, %r8133, %p121;
	selp.b32	%r21859, %r8133, %r8137, %p121;
	selp.b32	%r21860, %r8137, %r8141, %p121;
	selp.b32	%r21861, %r8141, %r8145, %p121;
	selp.b32	%r21865, 0, %r8129, %p121;
	selp.b32	%r4563, %r8177, %r8181, %p121;
	selp.b32	%r4562, %r8181, %r8185, %p121;
	selp.b32	%r4561, %r8185, %r8189, %p121;
	selp.b32	%r4560, %r8189, %r8193, %p121;
	selp.b32	%r4567, %r8161, %r8165, %p121;
	selp.b32	%r4566, %r8165, %r8169, %p121;
	selp.b32	%r4565, %r8169, %r8173, %p121;
	selp.b32	%r4564, %r8173, %r8177, %p121;
	selp.b32	%r4571, %r8145, %r8149, %p121;
	selp.b32	%r4570, %r8149, %r8153, %p121;
	selp.b32	%r4569, %r8153, %r8157, %p121;
	selp.b32	%r4568, %r8157, %r8161, %p121;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21874, %r21862;
	bra.uni 	BB5_182;

BB5_166:
	setp.gt.s32	%p89, %r7171, 13;
	@%p89 bra 	BB5_170;

	setp.eq.s32	%p92, %r7171, 12;
	@%p92 bra 	BB5_175;
	bra.uni 	BB5_168;

BB5_175:
	and.b32  	%r7516, %r173, 3;
	shl.b32 	%r7517, %r7516, 2;
	mov.u32 	%r7518, 1985229328;
	shr.u32 	%r7519, %r7518, %r7517;
	and.b32  	%r7500, %r7519, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r7433, %r4571, %r21870, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7437, %r4570, %r4571, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7441, %r4569, %r4570, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7445, %r4568, %r4569, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7449, %r4567, %r4568, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7453, %r4566, %r4567, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7457, %r4565, %r4566, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7461, %r4564, %r4565, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7465, %r4563, %r4564, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7469, %r4562, %r4563, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7473, %r4561, %r4562, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7477, %r4560, %r4561, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7481, %r4559, %r4560, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7485, %r4558, %r4559, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7489, %r4557, %r4558, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7493, %r4556, %r4557, %r7500;
	// inline asm
	// inline asm
	prmt.b32 %r7497, %r21870, %r4556, %r7500;
	// inline asm
	setp.eq.s32	%p113, %r172, 0;
	selp.b32	%r21810, %r7465, %r7469, %p113;
	selp.b32	%r21859, %r7469, %r7473, %p113;
	selp.b32	%r21860, %r7473, %r7477, %p113;
	selp.b32	%r21861, %r7477, %r7481, %p113;
	selp.b32	%r21862, %r7449, %r7453, %p113;
	selp.b32	%r21863, %r7453, %r7457, %p113;
	selp.b32	%r21864, %r7457, %r7461, %p113;
	selp.b32	%r21865, %r7461, %r7465, %p113;
	selp.b32	%r21866, %r7433, %r7437, %p113;
	selp.b32	%r21867, %r7437, %r7441, %p113;
	selp.b32	%r21868, %r7441, %r7445, %p113;
	selp.b32	%r21869, %r7445, %r7449, %p113;
	selp.b32	%r21873, 0, %r7433, %p113;
	selp.b32	%r4571, %r7481, %r7485, %p113;
	selp.b32	%r4570, %r7485, %r7489, %p113;
	selp.b32	%r4569, %r7489, %r7493, %p113;
	selp.b32	%r4568, %r7493, %r7497, %p113;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21874, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;
	mov.u32 	%r4567, %r21870;
	bra.uni 	BB5_176;

BB5_148:
	setp.eq.s32	%p106, %r7171, 2;
	@%p106 bra 	BB5_183;
	bra.uni 	BB5_149;

BB5_183:
	and.b32  	%r8386, %r173, 3;
	shl.b32 	%r8387, %r8386, 2;
	mov.u32 	%r8388, 1985229328;
	shr.u32 	%r8389, %r8388, %r8387;
	and.b32  	%r8370, %r8389, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r8303, %r4571, %r21810, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8307, %r4570, %r4571, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8311, %r4569, %r4570, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8315, %r4568, %r4569, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8319, %r4567, %r4568, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8323, %r4566, %r4567, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8327, %r4565, %r4566, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8331, %r4564, %r4565, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8335, %r4563, %r4564, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8339, %r4562, %r4563, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8343, %r4561, %r4562, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8347, %r4560, %r4561, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8351, %r4559, %r4560, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8355, %r4558, %r4559, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8359, %r4557, %r4558, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8363, %r4556, %r4557, %r8370;
	// inline asm
	// inline asm
	prmt.b32 %r8367, %r21810, %r4556, %r8370;
	// inline asm
	setp.eq.s32	%p123, %r172, 0;
	selp.b32	%r21859, 0, %r8303, %p123;
	selp.b32	%r21860, %r8303, %r8307, %p123;
	selp.b32	%r21861, %r8307, %r8311, %p123;
	selp.b32	%r21874, %r8359, %r8363, %p123;
	selp.b32	%r4558, %r8363, %r8367, %p123;
	selp.b32	%r4563, %r8343, %r8347, %p123;
	selp.b32	%r4562, %r8347, %r8351, %p123;
	selp.b32	%r4561, %r8351, %r8355, %p123;
	selp.b32	%r4560, %r8355, %r8359, %p123;
	selp.b32	%r4567, %r8327, %r8331, %p123;
	selp.b32	%r4566, %r8331, %r8335, %p123;
	selp.b32	%r4565, %r8335, %r8339, %p123;
	selp.b32	%r4564, %r8339, %r8343, %p123;
	selp.b32	%r4571, %r8311, %r8315, %p123;
	selp.b32	%r4570, %r8315, %r8319, %p123;
	selp.b32	%r4569, %r8319, %r8323, %p123;
	selp.b32	%r4568, %r8323, %r8327, %p123;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r4557, %r21810;
	mov.u32 	%r4556, %r21810;
	bra.uni 	BB5_185;

BB5_163:
	setp.eq.s32	%p95, %r7171, 10;
	@%p95 bra 	BB5_177;
	bra.uni 	BB5_164;

BB5_177:
	and.b32  	%r7690, %r173, 3;
	shl.b32 	%r7691, %r7690, 2;
	mov.u32 	%r7692, 1985229328;
	shr.u32 	%r7693, %r7692, %r7691;
	and.b32  	%r7674, %r7693, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r7607, %r4571, %r21866, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7611, %r4570, %r4571, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7615, %r4569, %r4570, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7619, %r4568, %r4569, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7623, %r4567, %r4568, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7627, %r4566, %r4567, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7631, %r4565, %r4566, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7635, %r4564, %r4565, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7639, %r4563, %r4564, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7643, %r4562, %r4563, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7647, %r4561, %r4562, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7651, %r4560, %r4561, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7655, %r4559, %r4560, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7659, %r4558, %r4559, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7663, %r4557, %r4558, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7667, %r4556, %r4557, %r7674;
	// inline asm
	// inline asm
	prmt.b32 %r7671, %r21866, %r4556, %r7674;
	// inline asm
	setp.eq.s32	%p115, %r172, 0;
	selp.b32	%r21810, %r7631, %r7635, %p115;
	selp.b32	%r21859, %r7635, %r7639, %p115;
	selp.b32	%r21860, %r7639, %r7643, %p115;
	selp.b32	%r21861, %r7643, %r7647, %p115;
	selp.b32	%r21862, %r7615, %r7619, %p115;
	selp.b32	%r21863, %r7619, %r7623, %p115;
	selp.b32	%r21864, %r7623, %r7627, %p115;
	selp.b32	%r21865, %r7627, %r7631, %p115;
	selp.b32	%r21867, 0, %r7607, %p115;
	selp.b32	%r21868, %r7607, %r7611, %p115;
	selp.b32	%r21869, %r7611, %r7615, %p115;
	selp.b32	%r4567, %r7663, %r7667, %p115;
	selp.b32	%r4566, %r7667, %r7671, %p115;
	selp.b32	%r4571, %r7647, %r7651, %p115;
	selp.b32	%r4570, %r7651, %r7655, %p115;
	selp.b32	%r4569, %r7655, %r7659, %p115;
	selp.b32	%r4568, %r7659, %r7663, %p115;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21874, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;
	mov.u32 	%r4563, %r21866;
	mov.u32 	%r4562, %r21866;
	mov.u32 	%r4561, %r21866;
	mov.u32 	%r4560, %r21866;
	mov.u32 	%r4565, %r21866;
	mov.u32 	%r4564, %r21866;
	bra.uni 	BB5_185;

BB5_155:
	setp.eq.s32	%p101, %r7171, 6;
	@%p101 bra 	BB5_180;
	bra.uni 	BB5_156;

BB5_180:
	and.b32  	%r8038, %r173, 3;
	shl.b32 	%r8039, %r8038, 2;
	mov.u32 	%r8040, 1985229328;
	shr.u32 	%r8041, %r8040, %r8039;
	and.b32  	%r8022, %r8041, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r7955, %r4571, %r21862, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7959, %r4570, %r4571, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7963, %r4569, %r4570, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7967, %r4568, %r4569, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7971, %r4567, %r4568, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7975, %r4566, %r4567, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7979, %r4565, %r4566, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7983, %r4564, %r4565, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7987, %r4563, %r4564, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7991, %r4562, %r4563, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7995, %r4561, %r4562, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r7999, %r4560, %r4561, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r8003, %r4559, %r4560, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r8007, %r4558, %r4559, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r8011, %r4557, %r4558, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r8015, %r4556, %r4557, %r8022;
	// inline asm
	// inline asm
	prmt.b32 %r8019, %r21862, %r4556, %r8022;
	// inline asm
	setp.eq.s32	%p119, %r172, 0;
	selp.b32	%r21810, %r7963, %r7967, %p119;
	selp.b32	%r21859, %r7967, %r7971, %p119;
	selp.b32	%r21860, %r7971, %r7975, %p119;
	selp.b32	%r21861, %r7975, %r7979, %p119;
	selp.b32	%r21863, 0, %r7955, %p119;
	selp.b32	%r21864, %r7955, %r7959, %p119;
	selp.b32	%r21865, %r7959, %r7963, %p119;
	selp.b32	%r4563, %r8011, %r8015, %p119;
	selp.b32	%r4562, %r8015, %r8019, %p119;
	selp.b32	%r4567, %r7995, %r7999, %p119;
	selp.b32	%r4566, %r7999, %r8003, %p119;
	selp.b32	%r4565, %r8003, %r8007, %p119;
	selp.b32	%r4564, %r8007, %r8011, %p119;
	selp.b32	%r4571, %r7979, %r7983, %p119;
	selp.b32	%r4570, %r7983, %r7987, %p119;
	selp.b32	%r4569, %r7987, %r7991, %p119;
	selp.b32	%r4568, %r7991, %r7995, %p119;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21874, %r21862;
	mov.u32 	%r4558, %r21862;
	mov.u32 	%r4557, %r21862;
	mov.u32 	%r4556, %r21862;
	mov.u32 	%r4561, %r21862;
	mov.u32 	%r4560, %r21862;
	bra.uni 	BB5_185;

BB5_170:
	setp.eq.s32	%p90, %r7171, 14;
	@%p90 bra 	BB5_174;
	bra.uni 	BB5_171;

BB5_174:
	and.b32  	%r7342, %r173, 3;
	shl.b32 	%r7343, %r7342, 2;
	mov.u32 	%r7344, 1985229328;
	shr.u32 	%r7345, %r7344, %r7343;
	and.b32  	%r7326, %r7345, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r7259, %r4571, %r21870, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7263, %r4570, %r4571, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7267, %r4569, %r4570, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7271, %r4568, %r4569, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7275, %r4567, %r4568, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7279, %r4566, %r4567, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7283, %r4565, %r4566, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7287, %r4564, %r4565, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7291, %r4563, %r4564, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7295, %r4562, %r4563, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7299, %r4561, %r4562, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7303, %r4560, %r4561, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7307, %r4559, %r4560, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7311, %r4558, %r4559, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7315, %r4557, %r4558, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7319, %r4556, %r4557, %r7326;
	// inline asm
	// inline asm
	prmt.b32 %r7323, %r21870, %r4556, %r7326;
	// inline asm
	setp.eq.s32	%p111, %r172, 0;
	selp.b32	%r21810, %r7299, %r7303, %p111;
	selp.b32	%r21859, %r7303, %r7307, %p111;
	selp.b32	%r21860, %r7307, %r7311, %p111;
	selp.b32	%r21861, %r7311, %r7315, %p111;
	selp.b32	%r21862, %r7283, %r7287, %p111;
	selp.b32	%r21863, %r7287, %r7291, %p111;
	selp.b32	%r21864, %r7291, %r7295, %p111;
	selp.b32	%r21865, %r7295, %r7299, %p111;
	selp.b32	%r21866, %r7267, %r7271, %p111;
	selp.b32	%r21867, %r7271, %r7275, %p111;
	selp.b32	%r21868, %r7275, %r7279, %p111;
	selp.b32	%r21869, %r7279, %r7283, %p111;
	selp.b32	%r21871, 0, %r7259, %p111;
	selp.b32	%r21872, %r7259, %r7263, %p111;
	selp.b32	%r21873, %r7263, %r7267, %p111;
	selp.b32	%r4571, %r7315, %r7319, %p111;
	selp.b32	%r4570, %r7319, %r7323, %p111;
	mov.u32 	%r21874, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;
	mov.u32 	%r4567, %r21870;
	mov.u32 	%r4566, %r21870;
	mov.u32 	%r4565, %r21870;
	mov.u32 	%r4564, %r21870;
	mov.u32 	%r4569, %r21870;
	mov.u32 	%r4568, %r21870;
	bra.uni 	BB5_185;

BB5_146:
	setp.eq.s32	%p109, %r7171, 1;
	@%p109 bra 	BB5_147;
	bra.uni 	BB5_172;

BB5_147:
	and.b32  	%r8473, %r173, 3;
	shl.b32 	%r8474, %r8473, 2;
	mov.u32 	%r8475, 1985229328;
	shr.u32 	%r8476, %r8475, %r8474;
	and.b32  	%r8457, %r8476, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r8390, %r4571, %r21810, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8394, %r4570, %r4571, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8398, %r4569, %r4570, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8402, %r4568, %r4569, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8406, %r4567, %r4568, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8410, %r4566, %r4567, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8414, %r4565, %r4566, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8418, %r4564, %r4565, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8422, %r4563, %r4564, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8426, %r4562, %r4563, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8430, %r4561, %r4562, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8434, %r4560, %r4561, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8438, %r4559, %r4560, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8442, %r4558, %r4559, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8446, %r4557, %r4558, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8450, %r4556, %r4557, %r8457;
	// inline asm
	// inline asm
	prmt.b32 %r8454, %r21810, %r4556, %r8457;
	// inline asm
	setp.eq.s32	%p124, %r172, 0;
	selp.b32	%r21860, 0, %r8390, %p124;
	selp.b32	%r21861, %r8390, %r8394, %p124;
	selp.b32	%r21874, %r8442, %r8446, %p124;
	selp.b32	%r4558, %r8446, %r8450, %p124;
	selp.b32	%r4557, %r8450, %r8454, %p124;
	selp.b32	%r4563, %r8426, %r8430, %p124;
	selp.b32	%r4562, %r8430, %r8434, %p124;
	selp.b32	%r4561, %r8434, %r8438, %p124;
	selp.b32	%r4560, %r8438, %r8442, %p124;
	selp.b32	%r4567, %r8410, %r8414, %p124;
	selp.b32	%r4566, %r8414, %r8418, %p124;
	selp.b32	%r4565, %r8418, %r8422, %p124;
	selp.b32	%r4564, %r8422, %r8426, %p124;
	selp.b32	%r4571, %r8394, %r8398, %p124;
	selp.b32	%r4570, %r8398, %r8402, %p124;
	selp.b32	%r4569, %r8402, %r8406, %p124;
	selp.b32	%r4568, %r8406, %r8410, %p124;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r4556, %r21810;
	bra.uni 	BB5_185;

BB5_161:
	setp.eq.s32	%p98, %r7171, 9;
	@%p98 bra 	BB5_162;
	bra.uni 	BB5_172;

BB5_162:
	and.b32  	%r7777, %r173, 3;
	shl.b32 	%r7778, %r7777, 2;
	mov.u32 	%r7779, 1985229328;
	shr.u32 	%r7780, %r7779, %r7778;
	and.b32  	%r7761, %r7780, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r7694, %r4571, %r21866, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7698, %r4570, %r4571, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7702, %r4569, %r4570, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7706, %r4568, %r4569, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7710, %r4567, %r4568, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7714, %r4566, %r4567, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7718, %r4565, %r4566, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7722, %r4564, %r4565, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7726, %r4563, %r4564, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7730, %r4562, %r4563, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7734, %r4561, %r4562, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7738, %r4560, %r4561, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7742, %r4559, %r4560, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7746, %r4558, %r4559, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7750, %r4557, %r4558, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7754, %r4556, %r4557, %r7761;
	// inline asm
	// inline asm
	prmt.b32 %r7758, %r21866, %r4556, %r7761;
	// inline asm
	setp.eq.s32	%p116, %r172, 0;
	selp.b32	%r21810, %r7714, %r7718, %p116;
	selp.b32	%r21859, %r7718, %r7722, %p116;
	selp.b32	%r21860, %r7722, %r7726, %p116;
	selp.b32	%r21861, %r7726, %r7730, %p116;
	selp.b32	%r21862, %r7698, %r7702, %p116;
	selp.b32	%r21863, %r7702, %r7706, %p116;
	selp.b32	%r21864, %r7706, %r7710, %p116;
	selp.b32	%r21865, %r7710, %r7714, %p116;
	selp.b32	%r21868, 0, %r7694, %p116;
	selp.b32	%r21869, %r7694, %r7698, %p116;
	selp.b32	%r4567, %r7746, %r7750, %p116;
	selp.b32	%r4566, %r7750, %r7754, %p116;
	selp.b32	%r4565, %r7754, %r7758, %p116;
	selp.b32	%r4571, %r7730, %r7734, %p116;
	selp.b32	%r4570, %r7734, %r7738, %p116;
	selp.b32	%r4569, %r7738, %r7742, %p116;
	selp.b32	%r4568, %r7742, %r7746, %p116;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21874, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;
	mov.u32 	%r4563, %r21866;
	mov.u32 	%r4562, %r21866;
	mov.u32 	%r4561, %r21866;
	mov.u32 	%r4560, %r21866;
	mov.u32 	%r4564, %r21866;
	bra.uni 	BB5_185;

BB5_153:
	setp.eq.s32	%p104, %r7171, 5;
	@%p104 bra 	BB5_154;
	bra.uni 	BB5_172;

BB5_154:
	and.b32  	%r8125, %r173, 3;
	shl.b32 	%r8126, %r8125, 2;
	mov.u32 	%r8127, 1985229328;
	shr.u32 	%r8128, %r8127, %r8126;
	and.b32  	%r8109, %r8128, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r8042, %r4571, %r21862, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8046, %r4570, %r4571, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8050, %r4569, %r4570, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8054, %r4568, %r4569, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8058, %r4567, %r4568, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8062, %r4566, %r4567, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8066, %r4565, %r4566, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8070, %r4564, %r4565, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8074, %r4563, %r4564, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8078, %r4562, %r4563, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8082, %r4561, %r4562, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8086, %r4560, %r4561, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8090, %r4559, %r4560, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8094, %r4558, %r4559, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8098, %r4557, %r4558, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8102, %r4556, %r4557, %r8109;
	// inline asm
	// inline asm
	prmt.b32 %r8106, %r21862, %r4556, %r8109;
	// inline asm
	setp.eq.s32	%p120, %r172, 0;
	selp.b32	%r21810, %r8046, %r8050, %p120;
	selp.b32	%r21859, %r8050, %r8054, %p120;
	selp.b32	%r21860, %r8054, %r8058, %p120;
	selp.b32	%r21861, %r8058, %r8062, %p120;
	selp.b32	%r21864, 0, %r8042, %p120;
	selp.b32	%r21865, %r8042, %r8046, %p120;
	selp.b32	%r4563, %r8094, %r8098, %p120;
	selp.b32	%r4562, %r8098, %r8102, %p120;
	selp.b32	%r4561, %r8102, %r8106, %p120;
	selp.b32	%r4567, %r8078, %r8082, %p120;
	selp.b32	%r4566, %r8082, %r8086, %p120;
	selp.b32	%r4565, %r8086, %r8090, %p120;
	selp.b32	%r4564, %r8090, %r8094, %p120;
	selp.b32	%r4571, %r8062, %r8066, %p120;
	selp.b32	%r4570, %r8066, %r8070, %p120;
	selp.b32	%r4569, %r8070, %r8074, %p120;
	selp.b32	%r4568, %r8074, %r8078, %p120;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21874, %r21862;
	mov.u32 	%r4558, %r21862;
	mov.u32 	%r4557, %r21862;
	mov.u32 	%r4556, %r21862;
	mov.u32 	%r4560, %r21862;
	bra.uni 	BB5_185;

BB5_168:
	setp.eq.s32	%p93, %r7171, 13;
	@%p93 bra 	BB5_169;
	bra.uni 	BB5_172;

BB5_169:
	and.b32  	%r7429, %r173, 3;
	shl.b32 	%r7430, %r7429, 2;
	mov.u32 	%r7431, 1985229328;
	shr.u32 	%r7432, %r7431, %r7430;
	and.b32  	%r7413, %r7432, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r7346, %r4571, %r21870, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7350, %r4570, %r4571, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7354, %r4569, %r4570, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7358, %r4568, %r4569, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7362, %r4567, %r4568, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7366, %r4566, %r4567, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7370, %r4565, %r4566, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7374, %r4564, %r4565, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7378, %r4563, %r4564, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7382, %r4562, %r4563, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7386, %r4561, %r4562, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7390, %r4560, %r4561, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7394, %r4559, %r4560, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7398, %r4558, %r4559, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7402, %r4557, %r4558, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7406, %r4556, %r4557, %r7413;
	// inline asm
	// inline asm
	prmt.b32 %r7410, %r21870, %r4556, %r7413;
	// inline asm
	setp.eq.s32	%p112, %r172, 0;
	selp.b32	%r21810, %r7382, %r7386, %p112;
	selp.b32	%r21859, %r7386, %r7390, %p112;
	selp.b32	%r21860, %r7390, %r7394, %p112;
	selp.b32	%r21861, %r7394, %r7398, %p112;
	selp.b32	%r21862, %r7366, %r7370, %p112;
	selp.b32	%r21863, %r7370, %r7374, %p112;
	selp.b32	%r21864, %r7374, %r7378, %p112;
	selp.b32	%r21865, %r7378, %r7382, %p112;
	selp.b32	%r21866, %r7350, %r7354, %p112;
	selp.b32	%r21867, %r7354, %r7358, %p112;
	selp.b32	%r21868, %r7358, %r7362, %p112;
	selp.b32	%r21869, %r7362, %r7366, %p112;
	selp.b32	%r21872, 0, %r7346, %p112;
	selp.b32	%r21873, %r7346, %r7350, %p112;
	selp.b32	%r4571, %r7398, %r7402, %p112;
	selp.b32	%r4570, %r7402, %r7406, %p112;
	selp.b32	%r4569, %r7406, %r7410, %p112;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21874, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;
	mov.u32 	%r4567, %r21870;
	mov.u32 	%r4566, %r21870;
	mov.u32 	%r4565, %r21870;
	mov.u32 	%r4564, %r21870;
	mov.u32 	%r4568, %r21870;
	bra.uni 	BB5_185;

BB5_149:
	setp.eq.s32	%p107, %r7171, 3;
	@%p107 bra 	BB5_150;
	bra.uni 	BB5_172;

BB5_150:
	and.b32  	%r8299, %r173, 3;
	shl.b32 	%r8300, %r8299, 2;
	mov.u32 	%r8301, 1985229328;
	shr.u32 	%r8302, %r8301, %r8300;
	and.b32  	%r8283, %r8302, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r8216, %r4571, %r21862, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8220, %r4570, %r4571, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8224, %r4569, %r4570, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8228, %r4568, %r4569, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8232, %r4567, %r4568, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8236, %r4566, %r4567, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8240, %r4565, %r4566, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8244, %r4564, %r4565, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8248, %r4563, %r4564, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8252, %r4562, %r4563, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8256, %r4561, %r4562, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8260, %r4560, %r4561, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8264, %r4559, %r4560, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8268, %r4558, %r4559, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8272, %r4557, %r4558, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8276, %r4556, %r4557, %r8283;
	// inline asm
	// inline asm
	prmt.b32 %r8280, %r21862, %r4556, %r8283;
	// inline asm
	setp.eq.s32	%p122, %r172, 0;
	selp.b32	%r21810, 0, %r8216, %p122;
	selp.b32	%r21859, %r8216, %r8220, %p122;
	selp.b32	%r21860, %r8220, %r8224, %p122;
	selp.b32	%r21861, %r8224, %r8228, %p122;
	selp.b32	%r21874, %r8276, %r8280, %p122;
	selp.b32	%r4563, %r8260, %r8264, %p122;
	selp.b32	%r4562, %r8264, %r8268, %p122;
	selp.b32	%r4561, %r8268, %r8272, %p122;
	selp.b32	%r4560, %r8272, %r8276, %p122;
	selp.b32	%r4567, %r8244, %r8248, %p122;
	selp.b32	%r4566, %r8248, %r8252, %p122;
	selp.b32	%r4565, %r8252, %r8256, %p122;
	selp.b32	%r4564, %r8256, %r8260, %p122;
	selp.b32	%r4571, %r8228, %r8232, %p122;
	selp.b32	%r4570, %r8232, %r8236, %p122;
	selp.b32	%r4569, %r8236, %r8240, %p122;
	selp.b32	%r4568, %r8240, %r8244, %p122;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21865, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;

BB5_182:
	mov.u32 	%r4558, %r21862;
	mov.u32 	%r4557, %r21862;
	mov.u32 	%r4556, %r21862;
	bra.uni 	BB5_185;

BB5_164:
	setp.eq.s32	%p96, %r7171, 11;
	@%p96 bra 	BB5_165;
	bra.uni 	BB5_172;

BB5_165:
	and.b32  	%r7603, %r173, 3;
	shl.b32 	%r7604, %r7603, 2;
	mov.u32 	%r7605, 1985229328;
	shr.u32 	%r7606, %r7605, %r7604;
	and.b32  	%r7587, %r7606, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r7520, %r4571, %r21870, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7524, %r4570, %r4571, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7528, %r4569, %r4570, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7532, %r4568, %r4569, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7536, %r4567, %r4568, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7540, %r4566, %r4567, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7544, %r4565, %r4566, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7548, %r4564, %r4565, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7552, %r4563, %r4564, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7556, %r4562, %r4563, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7560, %r4561, %r4562, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7564, %r4560, %r4561, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7568, %r4559, %r4560, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7572, %r4558, %r4559, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7576, %r4557, %r4558, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7580, %r4556, %r4557, %r7587;
	// inline asm
	// inline asm
	prmt.b32 %r7584, %r21870, %r4556, %r7587;
	// inline asm
	setp.eq.s32	%p114, %r172, 0;
	selp.b32	%r21810, %r7548, %r7552, %p114;
	selp.b32	%r21859, %r7552, %r7556, %p114;
	selp.b32	%r21860, %r7556, %r7560, %p114;
	selp.b32	%r21861, %r7560, %r7564, %p114;
	selp.b32	%r21862, %r7532, %r7536, %p114;
	selp.b32	%r21863, %r7536, %r7540, %p114;
	selp.b32	%r21864, %r7540, %r7544, %p114;
	selp.b32	%r21865, %r7544, %r7548, %p114;
	selp.b32	%r21866, 0, %r7520, %p114;
	selp.b32	%r21867, %r7520, %r7524, %p114;
	selp.b32	%r21868, %r7524, %r7528, %p114;
	selp.b32	%r21869, %r7528, %r7532, %p114;
	selp.b32	%r4567, %r7580, %r7584, %p114;
	selp.b32	%r4571, %r7564, %r7568, %p114;
	selp.b32	%r4570, %r7568, %r7572, %p114;
	selp.b32	%r4569, %r7572, %r7576, %p114;
	selp.b32	%r4568, %r7576, %r7580, %p114;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21873, %r21870;
	mov.u32 	%r21874, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;

BB5_176:
	mov.u32 	%r4566, %r21870;
	mov.u32 	%r4565, %r21870;
	mov.u32 	%r4564, %r21870;
	bra.uni 	BB5_185;

BB5_156:
	setp.eq.s32	%p102, %r7171, 7;
	@%p102 bra 	BB5_157;
	bra.uni 	BB5_172;

BB5_157:
	and.b32  	%r7951, %r173, 3;
	shl.b32 	%r7952, %r7951, 2;
	mov.u32 	%r7953, 1985229328;
	shr.u32 	%r7954, %r7953, %r7952;
	and.b32  	%r7935, %r7954, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r7868, %r4571, %r21866, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7872, %r4570, %r4571, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7876, %r4569, %r4570, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7880, %r4568, %r4569, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7884, %r4567, %r4568, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7888, %r4566, %r4567, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7892, %r4565, %r4566, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7896, %r4564, %r4565, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7900, %r4563, %r4564, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7904, %r4562, %r4563, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7908, %r4561, %r4562, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7912, %r4560, %r4561, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7916, %r4559, %r4560, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7920, %r4558, %r4559, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7924, %r4557, %r4558, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7928, %r4556, %r4557, %r7935;
	// inline asm
	// inline asm
	prmt.b32 %r7932, %r21866, %r4556, %r7935;
	// inline asm
	setp.eq.s32	%p118, %r172, 0;
	selp.b32	%r21810, %r7880, %r7884, %p118;
	selp.b32	%r21859, %r7884, %r7888, %p118;
	selp.b32	%r21860, %r7888, %r7892, %p118;
	selp.b32	%r21861, %r7892, %r7896, %p118;
	selp.b32	%r21862, 0, %r7868, %p118;
	selp.b32	%r21863, %r7868, %r7872, %p118;
	selp.b32	%r21864, %r7872, %r7876, %p118;
	selp.b32	%r21865, %r7876, %r7880, %p118;
	selp.b32	%r4563, %r7928, %r7932, %p118;
	selp.b32	%r4567, %r7912, %r7916, %p118;
	selp.b32	%r4566, %r7916, %r7920, %p118;
	selp.b32	%r4565, %r7920, %r7924, %p118;
	selp.b32	%r4564, %r7924, %r7928, %p118;
	selp.b32	%r4571, %r7896, %r7900, %p118;
	selp.b32	%r4570, %r7900, %r7904, %p118;
	selp.b32	%r4569, %r7904, %r7908, %p118;
	selp.b32	%r4568, %r7908, %r7912, %p118;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21869, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21874, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;

BB5_179:
	mov.u32 	%r4562, %r21866;
	mov.u32 	%r4561, %r21866;
	mov.u32 	%r4560, %r21866;
	bra.uni 	BB5_185;

BB5_171:
	setp.ne.s32	%p91, %r7171, 15;
	@%p91 bra 	BB5_172;

	and.b32  	%r7255, %r173, 3;
	shl.b32 	%r7256, %r7255, 2;
	mov.u32 	%r7257, 1985229328;
	shr.u32 	%r7258, %r7257, %r7256;
	and.b32  	%r7239, %r7258, 65535;
	mov.u32 	%r21874, 0;
	// inline asm
	prmt.b32 %r7172, %r4571, %r21874, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7176, %r4570, %r4571, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7180, %r4569, %r4570, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7184, %r4568, %r4569, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7188, %r4567, %r4568, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7192, %r4566, %r4567, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7196, %r4565, %r4566, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7200, %r4564, %r4565, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7204, %r4563, %r4564, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7208, %r4562, %r4563, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7212, %r4561, %r4562, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7216, %r4560, %r4561, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7220, %r4559, %r4560, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7224, %r4558, %r4559, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7228, %r4557, %r4558, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7232, %r4556, %r4557, %r7239;
	// inline asm
	// inline asm
	prmt.b32 %r7236, %r21874, %r4556, %r7239;
	// inline asm
	setp.eq.s32	%p110, %r172, 0;
	selp.b32	%r21810, %r7216, %r7220, %p110;
	selp.b32	%r21859, %r7220, %r7224, %p110;
	selp.b32	%r21860, %r7224, %r7228, %p110;
	selp.b32	%r21861, %r7228, %r7232, %p110;
	selp.b32	%r21862, %r7200, %r7204, %p110;
	selp.b32	%r21863, %r7204, %r7208, %p110;
	selp.b32	%r21864, %r7208, %r7212, %p110;
	selp.b32	%r21865, %r7212, %r7216, %p110;
	selp.b32	%r21866, %r7184, %r7188, %p110;
	selp.b32	%r21867, %r7188, %r7192, %p110;
	selp.b32	%r21868, %r7192, %r7196, %p110;
	selp.b32	%r21869, %r7196, %r7200, %p110;
	selp.b32	%r21870, 0, %r7172, %p110;
	selp.b32	%r21871, %r7172, %r7176, %p110;
	selp.b32	%r21872, %r7176, %r7180, %p110;
	selp.b32	%r21873, %r7180, %r7184, %p110;
	selp.b32	%r4571, %r7232, %r7236, %p110;
	mov.u32 	%r4558, %r21874;
	mov.u32 	%r4557, %r21874;
	mov.u32 	%r4556, %r21874;
	mov.u32 	%r4563, %r21874;
	mov.u32 	%r4562, %r21874;
	mov.u32 	%r4561, %r21874;
	mov.u32 	%r4560, %r21874;
	mov.u32 	%r4567, %r21874;
	mov.u32 	%r4566, %r21874;
	mov.u32 	%r4565, %r21874;
	mov.u32 	%r4564, %r21874;
	mov.u32 	%r4570, %r21874;
	mov.u32 	%r4569, %r21874;
	mov.u32 	%r4568, %r21874;
	bra.uni 	BB5_185;

BB5_172:
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21861, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r21874, %r4559;
	bra.uni 	BB5_185;

BB5_36:
	sub.s32 	%r4573, %r18, %r21808;
	add.s32 	%r21911, %r4573, %r21787;
	and.b32  	%r4574, %r21787, 63;
	add.s32 	%r4575, %r4573, %r4574;
	setp.lt.s32	%p24, %r4575, 64;
	bfe.u32 	%r175, %r21787, 2, 4;
	@%p24 bra 	BB5_89;
	bra.uni 	BB5_37;

BB5_89:
	shl.b32 	%r6488, %r173, 2;
	mov.u32 	%r6489, 1985229328;
	shr.u32 	%r6490, %r6489, %r6488;
	and.b32  	%r484, %r6490, 65535;
	setp.gt.s32	%p64, %r175, 7;
	@%p64 bra 	BB5_105;

	setp.gt.s32	%p76, %r175, 3;
	@%p76 bra 	BB5_98;

	setp.gt.s32	%p82, %r175, 1;
	@%p82 bra 	BB5_95;

	setp.eq.s32	%p85, %r175, 0;
	@%p85 bra 	BB5_140;
	bra.uni 	BB5_93;

BB5_140:
	// inline asm
	prmt.b32 %r4571, %r4570, %r4571, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4569, %r4570, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4568, %r4569, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4567, %r4568, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4566, %r4567, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4565, %r4566, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4561, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4560, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4559, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4558, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4557, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r7152, 0;
	// inline asm
	prmt.b32 %r21845, %r7152, %r4556, %r484;
	// inline asm
	bra.uni 	BB5_141;

BB5_37:
	mov.u32 	%r21810, 0;
	setp.gt.s32	%p25, %r175, 7;
	@%p25 bra 	BB5_53;

	setp.gt.s32	%p37, %r175, 3;
	@%p37 bra 	BB5_46;

	setp.gt.s32	%p43, %r175, 1;
	@%p43 bra 	BB5_43;

	setp.eq.s32	%p46, %r175, 0;
	@%p46 bra 	BB5_79;
	bra.uni 	BB5_41;

BB5_79:
	and.b32  	%r5980, %r173, 3;
	shl.b32 	%r5981, %r5980, 2;
	mov.u32 	%r5982, 1985229328;
	shr.u32 	%r5983, %r5982, %r5981;
	and.b32  	%r5964, %r5983, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r5897, %r4571, %r21810, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5901, %r4570, %r4571, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5905, %r4569, %r4570, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5909, %r4568, %r4569, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5913, %r4567, %r4568, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5917, %r4566, %r4567, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5921, %r4565, %r4566, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5925, %r4564, %r4565, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5929, %r4563, %r4564, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5933, %r4562, %r4563, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5937, %r4561, %r4562, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5941, %r4560, %r4561, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5945, %r4559, %r4560, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5949, %r4558, %r4559, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5953, %r4557, %r4558, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5957, %r4556, %r4557, %r5964;
	// inline asm
	// inline asm
	prmt.b32 %r5961, %r21810, %r4556, %r5964;
	// inline asm
	setp.eq.s32	%p63, %r172, 0;
	selp.b32	%r21861, 0, %r5897, %p63;
	selp.b32	%r21826, %r5945, %r5949, %p63;
	selp.b32	%r4558, %r5949, %r5953, %p63;
	selp.b32	%r4557, %r5953, %r5957, %p63;
	selp.b32	%r4556, %r5957, %r5961, %p63;
	selp.b32	%r4563, %r5929, %r5933, %p63;
	selp.b32	%r4562, %r5933, %r5937, %p63;
	selp.b32	%r4561, %r5937, %r5941, %p63;
	selp.b32	%r4560, %r5941, %r5945, %p63;
	selp.b32	%r4567, %r5913, %r5917, %p63;
	selp.b32	%r4566, %r5917, %r5921, %p63;
	selp.b32	%r4565, %r5921, %r5925, %p63;
	selp.b32	%r4564, %r5925, %r5929, %p63;
	selp.b32	%r4571, %r5897, %r5901, %p63;
	selp.b32	%r4570, %r5901, %r5905, %p63;
	selp.b32	%r4569, %r5905, %r5909, %p63;
	selp.b32	%r4568, %r5909, %r5913, %p63;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	bra.uni 	BB5_80;

BB5_105:
	setp.gt.s32	%p65, %r175, 11;
	@%p65 bra 	BB5_113;

	setp.gt.s32	%p71, %r175, 9;
	@%p71 bra 	BB5_110;

	setp.eq.s32	%p74, %r175, 8;
	@%p74 bra 	BB5_130;
	bra.uni 	BB5_108;

BB5_130:
	// inline asm
	prmt.b32 %r4571, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4564, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	bra.uni 	BB5_131;

BB5_53:
	setp.gt.s32	%p26, %r175, 11;
	@%p26 bra 	BB5_61;

	setp.gt.s32	%p32, %r175, 9;
	@%p32 bra 	BB5_58;

	setp.eq.s32	%p35, %r175, 8;
	@%p35 bra 	BB5_73;
	bra.uni 	BB5_56;

BB5_73:
	and.b32  	%r5284, %r173, 3;
	shl.b32 	%r5285, %r5284, 2;
	mov.u32 	%r5286, 1985229328;
	shr.u32 	%r5287, %r5286, %r5285;
	and.b32  	%r5268, %r5287, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r5201, %r4571, %r21866, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5205, %r4570, %r4571, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5209, %r4569, %r4570, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5213, %r4568, %r4569, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5217, %r4567, %r4568, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5221, %r4566, %r4567, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5225, %r4565, %r4566, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5229, %r4564, %r4565, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5233, %r4563, %r4564, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5237, %r4562, %r4563, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5241, %r4561, %r4562, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5245, %r4560, %r4561, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5249, %r4559, %r4560, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5253, %r4558, %r4559, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5257, %r4557, %r4558, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5261, %r4556, %r4557, %r5268;
	// inline asm
	// inline asm
	prmt.b32 %r5265, %r21866, %r4556, %r5268;
	// inline asm
	setp.eq.s32	%p55, %r172, 0;
	selp.b32	%r21810, %r5217, %r5221, %p55;
	selp.b32	%r21859, %r5221, %r5225, %p55;
	selp.b32	%r21860, %r5225, %r5229, %p55;
	selp.b32	%r21861, %r5229, %r5233, %p55;
	selp.b32	%r21862, %r5201, %r5205, %p55;
	selp.b32	%r21863, %r5205, %r5209, %p55;
	selp.b32	%r21864, %r5209, %r5213, %p55;
	selp.b32	%r21865, %r5213, %r5217, %p55;
	selp.b32	%r21869, 0, %r5201, %p55;
	selp.b32	%r4567, %r5249, %r5253, %p55;
	selp.b32	%r4566, %r5253, %r5257, %p55;
	selp.b32	%r4565, %r5257, %r5261, %p55;
	selp.b32	%r4564, %r5261, %r5265, %p55;
	selp.b32	%r4571, %r5233, %r5237, %p55;
	selp.b32	%r4570, %r5237, %r5241, %p55;
	selp.b32	%r4569, %r5241, %r5245, %p55;
	selp.b32	%r4568, %r5245, %r5249, %p55;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21826, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;
	mov.u32 	%r4563, %r21866;
	bra.uni 	BB5_74;

BB5_98:
	setp.gt.s32	%p77, %r175, 5;
	@%p77 bra 	BB5_102;

	setp.eq.s32	%p80, %r175, 4;
	@%p80 bra 	BB5_136;
	bra.uni 	BB5_100;

BB5_136:
	// inline asm
	prmt.b32 %r4571, %r4566, %r4567, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4565, %r4566, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4561, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4560, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	bra.uni 	BB5_141;

BB5_46:
	setp.gt.s32	%p38, %r175, 5;
	@%p38 bra 	BB5_50;

	setp.eq.s32	%p41, %r175, 4;
	@%p41 bra 	BB5_76;
	bra.uni 	BB5_48;

BB5_76:
	and.b32  	%r5632, %r173, 3;
	shl.b32 	%r5633, %r5632, 2;
	mov.u32 	%r5634, 1985229328;
	shr.u32 	%r5635, %r5634, %r5633;
	and.b32  	%r5616, %r5635, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r5549, %r4571, %r21862, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5553, %r4570, %r4571, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5557, %r4569, %r4570, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5561, %r4568, %r4569, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5565, %r4567, %r4568, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5569, %r4566, %r4567, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5573, %r4565, %r4566, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5577, %r4564, %r4565, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5581, %r4563, %r4564, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5585, %r4562, %r4563, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5589, %r4561, %r4562, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5593, %r4560, %r4561, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5597, %r4559, %r4560, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5601, %r4558, %r4559, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5605, %r4557, %r4558, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5609, %r4556, %r4557, %r5616;
	// inline asm
	// inline asm
	prmt.b32 %r5613, %r21862, %r4556, %r5616;
	// inline asm
	setp.eq.s32	%p59, %r172, 0;
	selp.b32	%r21810, %r5549, %r5553, %p59;
	selp.b32	%r21859, %r5553, %r5557, %p59;
	selp.b32	%r21860, %r5557, %r5561, %p59;
	selp.b32	%r21861, %r5561, %r5565, %p59;
	selp.b32	%r21865, 0, %r5549, %p59;
	selp.b32	%r4563, %r5597, %r5601, %p59;
	selp.b32	%r4562, %r5601, %r5605, %p59;
	selp.b32	%r4561, %r5605, %r5609, %p59;
	selp.b32	%r4560, %r5609, %r5613, %p59;
	selp.b32	%r4567, %r5581, %r5585, %p59;
	selp.b32	%r4566, %r5585, %r5589, %p59;
	selp.b32	%r4565, %r5589, %r5593, %p59;
	selp.b32	%r4564, %r5593, %r5597, %p59;
	selp.b32	%r4571, %r5565, %r5569, %p59;
	selp.b32	%r4570, %r5569, %r5573, %p59;
	selp.b32	%r4569, %r5573, %r5577, %p59;
	selp.b32	%r4568, %r5577, %r5581, %p59;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21826, %r21862;
	bra.uni 	BB5_77;

BB5_113:
	setp.gt.s32	%p66, %r175, 13;
	@%p66 bra 	BB5_117;

	setp.eq.s32	%p69, %r175, 12;
	@%p69 bra 	BB5_124;
	bra.uni 	BB5_115;

BB5_124:
	// inline asm
	prmt.b32 %r4571, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4568, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	mov.u32 	%r4567, %r4559;
	bra.uni 	BB5_125;

BB5_61:
	setp.gt.s32	%p27, %r175, 13;
	@%p27 bra 	BB5_65;

	setp.eq.s32	%p30, %r175, 12;
	@%p30 bra 	BB5_70;
	bra.uni 	BB5_63;

BB5_70:
	and.b32  	%r4936, %r173, 3;
	shl.b32 	%r4937, %r4936, 2;
	mov.u32 	%r4938, 1985229328;
	shr.u32 	%r4939, %r4938, %r4937;
	and.b32  	%r4920, %r4939, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r4853, %r4571, %r21870, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4857, %r4570, %r4571, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4861, %r4569, %r4570, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4865, %r4568, %r4569, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4869, %r4567, %r4568, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4873, %r4566, %r4567, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4877, %r4565, %r4566, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4881, %r4564, %r4565, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4885, %r4563, %r4564, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4889, %r4562, %r4563, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4893, %r4561, %r4562, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4897, %r4560, %r4561, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4901, %r4559, %r4560, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4905, %r4558, %r4559, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4909, %r4557, %r4558, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4913, %r4556, %r4557, %r4920;
	// inline asm
	// inline asm
	prmt.b32 %r4917, %r21870, %r4556, %r4920;
	// inline asm
	setp.eq.s32	%p51, %r172, 0;
	selp.b32	%r21810, %r4885, %r4889, %p51;
	selp.b32	%r21859, %r4889, %r4893, %p51;
	selp.b32	%r21860, %r4893, %r4897, %p51;
	selp.b32	%r21861, %r4897, %r4901, %p51;
	selp.b32	%r21862, %r4869, %r4873, %p51;
	selp.b32	%r21863, %r4873, %r4877, %p51;
	selp.b32	%r21864, %r4877, %r4881, %p51;
	selp.b32	%r21865, %r4881, %r4885, %p51;
	selp.b32	%r21866, %r4853, %r4857, %p51;
	selp.b32	%r21867, %r4857, %r4861, %p51;
	selp.b32	%r21868, %r4861, %r4865, %p51;
	selp.b32	%r21869, %r4865, %r4869, %p51;
	selp.b32	%r21873, 0, %r4853, %p51;
	selp.b32	%r4571, %r4901, %r4905, %p51;
	selp.b32	%r4570, %r4905, %r4909, %p51;
	selp.b32	%r4569, %r4909, %r4913, %p51;
	selp.b32	%r4568, %r4913, %r4917, %p51;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21826, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;
	mov.u32 	%r4567, %r21870;
	bra.uni 	BB5_71;

BB5_95:
	setp.eq.s32	%p83, %r175, 2;
	@%p83 bra 	BB5_138;
	bra.uni 	BB5_96;

BB5_138:
	// inline asm
	prmt.b32 %r4571, %r4568, %r4569, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4567, %r4568, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4566, %r4567, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4565, %r4566, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4561, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4560, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4559, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4557, 0;
	// inline asm
	prmt.b32 %r4558, %r4557, %r4556, %r484;
	// inline asm
	mov.u32 	%r21845, %r4557;
	bra.uni 	BB5_141;

BB5_43:
	setp.eq.s32	%p44, %r175, 2;
	@%p44 bra 	BB5_78;
	bra.uni 	BB5_44;

BB5_78:
	and.b32  	%r5806, %r173, 3;
	shl.b32 	%r5807, %r5806, 2;
	mov.u32 	%r5808, 1985229328;
	shr.u32 	%r5809, %r5808, %r5807;
	and.b32  	%r5790, %r5809, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r5723, %r4571, %r21810, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5727, %r4570, %r4571, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5731, %r4569, %r4570, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5735, %r4568, %r4569, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5739, %r4567, %r4568, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5743, %r4566, %r4567, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5747, %r4565, %r4566, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5751, %r4564, %r4565, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5755, %r4563, %r4564, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5759, %r4562, %r4563, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5763, %r4561, %r4562, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5767, %r4560, %r4561, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5771, %r4559, %r4560, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5775, %r4558, %r4559, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5779, %r4557, %r4558, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5783, %r4556, %r4557, %r5790;
	// inline asm
	// inline asm
	prmt.b32 %r5787, %r21810, %r4556, %r5790;
	// inline asm
	setp.eq.s32	%p61, %r172, 0;
	selp.b32	%r21859, 0, %r5723, %p61;
	selp.b32	%r21860, %r5723, %r5727, %p61;
	selp.b32	%r21861, %r5727, %r5731, %p61;
	selp.b32	%r21826, %r5779, %r5783, %p61;
	selp.b32	%r4558, %r5783, %r5787, %p61;
	selp.b32	%r4563, %r5763, %r5767, %p61;
	selp.b32	%r4562, %r5767, %r5771, %p61;
	selp.b32	%r4561, %r5771, %r5775, %p61;
	selp.b32	%r4560, %r5775, %r5779, %p61;
	selp.b32	%r4567, %r5747, %r5751, %p61;
	selp.b32	%r4566, %r5751, %r5755, %p61;
	selp.b32	%r4565, %r5755, %r5759, %p61;
	selp.b32	%r4564, %r5759, %r5763, %p61;
	selp.b32	%r4571, %r5731, %r5735, %p61;
	selp.b32	%r4570, %r5735, %r5739, %p61;
	selp.b32	%r4569, %r5739, %r5743, %p61;
	selp.b32	%r4568, %r5743, %r5747, %p61;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r4557, %r21810;
	mov.u32 	%r4556, %r21810;
	bra.uni 	BB5_80;

BB5_110:
	setp.eq.s32	%p72, %r175, 10;
	@%p72 bra 	BB5_128;
	bra.uni 	BB5_111;

BB5_128:
	// inline asm
	prmt.b32 %r4571, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4566, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	bra.uni 	BB5_126;

BB5_58:
	setp.eq.s32	%p33, %r175, 10;
	@%p33 bra 	BB5_72;
	bra.uni 	BB5_59;

BB5_72:
	and.b32  	%r5110, %r173, 3;
	shl.b32 	%r5111, %r5110, 2;
	mov.u32 	%r5112, 1985229328;
	shr.u32 	%r5113, %r5112, %r5111;
	and.b32  	%r5094, %r5113, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r5027, %r4571, %r21866, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5031, %r4570, %r4571, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5035, %r4569, %r4570, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5039, %r4568, %r4569, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5043, %r4567, %r4568, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5047, %r4566, %r4567, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5051, %r4565, %r4566, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5055, %r4564, %r4565, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5059, %r4563, %r4564, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5063, %r4562, %r4563, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5067, %r4561, %r4562, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5071, %r4560, %r4561, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5075, %r4559, %r4560, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5079, %r4558, %r4559, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5083, %r4557, %r4558, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5087, %r4556, %r4557, %r5094;
	// inline asm
	// inline asm
	prmt.b32 %r5091, %r21866, %r4556, %r5094;
	// inline asm
	setp.eq.s32	%p53, %r172, 0;
	selp.b32	%r21810, %r5051, %r5055, %p53;
	selp.b32	%r21859, %r5055, %r5059, %p53;
	selp.b32	%r21860, %r5059, %r5063, %p53;
	selp.b32	%r21861, %r5063, %r5067, %p53;
	selp.b32	%r21862, %r5035, %r5039, %p53;
	selp.b32	%r21863, %r5039, %r5043, %p53;
	selp.b32	%r21864, %r5043, %r5047, %p53;
	selp.b32	%r21865, %r5047, %r5051, %p53;
	selp.b32	%r21867, 0, %r5027, %p53;
	selp.b32	%r21868, %r5027, %r5031, %p53;
	selp.b32	%r21869, %r5031, %r5035, %p53;
	selp.b32	%r4567, %r5083, %r5087, %p53;
	selp.b32	%r4566, %r5087, %r5091, %p53;
	selp.b32	%r4571, %r5067, %r5071, %p53;
	selp.b32	%r4570, %r5071, %r5075, %p53;
	selp.b32	%r4569, %r5075, %r5079, %p53;
	selp.b32	%r4568, %r5079, %r5083, %p53;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21826, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;
	mov.u32 	%r4563, %r21866;
	mov.u32 	%r4562, %r21866;
	mov.u32 	%r4561, %r21866;
	mov.u32 	%r4560, %r21866;
	mov.u32 	%r4565, %r21866;
	mov.u32 	%r4564, %r21866;
	bra.uni 	BB5_80;

BB5_102:
	setp.eq.s32	%p78, %r175, 6;
	@%p78 bra 	BB5_134;
	bra.uni 	BB5_103;

BB5_134:
	// inline asm
	prmt.b32 %r4571, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4562, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	bra.uni 	BB5_132;

BB5_50:
	setp.eq.s32	%p39, %r175, 6;
	@%p39 bra 	BB5_75;
	bra.uni 	BB5_51;

BB5_75:
	and.b32  	%r5458, %r173, 3;
	shl.b32 	%r5459, %r5458, 2;
	mov.u32 	%r5460, 1985229328;
	shr.u32 	%r5461, %r5460, %r5459;
	and.b32  	%r5442, %r5461, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r5375, %r4571, %r21862, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5379, %r4570, %r4571, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5383, %r4569, %r4570, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5387, %r4568, %r4569, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5391, %r4567, %r4568, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5395, %r4566, %r4567, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5399, %r4565, %r4566, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5403, %r4564, %r4565, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5407, %r4563, %r4564, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5411, %r4562, %r4563, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5415, %r4561, %r4562, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5419, %r4560, %r4561, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5423, %r4559, %r4560, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5427, %r4558, %r4559, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5431, %r4557, %r4558, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5435, %r4556, %r4557, %r5442;
	// inline asm
	// inline asm
	prmt.b32 %r5439, %r21862, %r4556, %r5442;
	// inline asm
	setp.eq.s32	%p57, %r172, 0;
	selp.b32	%r21810, %r5383, %r5387, %p57;
	selp.b32	%r21859, %r5387, %r5391, %p57;
	selp.b32	%r21860, %r5391, %r5395, %p57;
	selp.b32	%r21861, %r5395, %r5399, %p57;
	selp.b32	%r21863, 0, %r5375, %p57;
	selp.b32	%r21864, %r5375, %r5379, %p57;
	selp.b32	%r21865, %r5379, %r5383, %p57;
	selp.b32	%r4563, %r5431, %r5435, %p57;
	selp.b32	%r4562, %r5435, %r5439, %p57;
	selp.b32	%r4567, %r5415, %r5419, %p57;
	selp.b32	%r4566, %r5419, %r5423, %p57;
	selp.b32	%r4565, %r5423, %r5427, %p57;
	selp.b32	%r4564, %r5427, %r5431, %p57;
	selp.b32	%r4571, %r5399, %r5403, %p57;
	selp.b32	%r4570, %r5403, %r5407, %p57;
	selp.b32	%r4569, %r5407, %r5411, %p57;
	selp.b32	%r4568, %r5411, %r5415, %p57;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21826, %r21862;
	mov.u32 	%r4558, %r21862;
	mov.u32 	%r4557, %r21862;
	mov.u32 	%r4556, %r21862;
	mov.u32 	%r4561, %r21862;
	mov.u32 	%r4560, %r21862;
	bra.uni 	BB5_80;

BB5_117:
	setp.eq.s32	%p67, %r175, 14;
	@%p67 bra 	BB5_122;
	bra.uni 	BB5_118;

BB5_122:
	// inline asm
	prmt.b32 %r4571, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4570, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	mov.u32 	%r4567, %r4559;
	mov.u32 	%r4566, %r4559;
	mov.u32 	%r4565, %r4559;
	mov.u32 	%r4564, %r4559;
	bra.uni 	BB5_121;

BB5_65:
	setp.eq.s32	%p28, %r175, 14;
	@%p28 bra 	BB5_69;
	bra.uni 	BB5_66;

BB5_69:
	and.b32  	%r4762, %r173, 3;
	shl.b32 	%r4763, %r4762, 2;
	mov.u32 	%r4764, 1985229328;
	shr.u32 	%r4765, %r4764, %r4763;
	and.b32  	%r4746, %r4765, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r4679, %r4571, %r21870, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4683, %r4570, %r4571, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4687, %r4569, %r4570, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4691, %r4568, %r4569, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4695, %r4567, %r4568, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4699, %r4566, %r4567, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4703, %r4565, %r4566, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4707, %r4564, %r4565, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4711, %r4563, %r4564, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4715, %r4562, %r4563, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4719, %r4561, %r4562, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4723, %r4560, %r4561, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4727, %r4559, %r4560, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4731, %r4558, %r4559, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4735, %r4557, %r4558, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4739, %r4556, %r4557, %r4746;
	// inline asm
	// inline asm
	prmt.b32 %r4743, %r21870, %r4556, %r4746;
	// inline asm
	setp.eq.s32	%p49, %r172, 0;
	selp.b32	%r21810, %r4719, %r4723, %p49;
	selp.b32	%r21859, %r4723, %r4727, %p49;
	selp.b32	%r21860, %r4727, %r4731, %p49;
	selp.b32	%r21861, %r4731, %r4735, %p49;
	selp.b32	%r21862, %r4703, %r4707, %p49;
	selp.b32	%r21863, %r4707, %r4711, %p49;
	selp.b32	%r21864, %r4711, %r4715, %p49;
	selp.b32	%r21865, %r4715, %r4719, %p49;
	selp.b32	%r21866, %r4687, %r4691, %p49;
	selp.b32	%r21867, %r4691, %r4695, %p49;
	selp.b32	%r21868, %r4695, %r4699, %p49;
	selp.b32	%r21869, %r4699, %r4703, %p49;
	selp.b32	%r21871, 0, %r4679, %p49;
	selp.b32	%r21872, %r4679, %r4683, %p49;
	selp.b32	%r21873, %r4683, %r4687, %p49;
	selp.b32	%r4571, %r4735, %r4739, %p49;
	selp.b32	%r4570, %r4739, %r4743, %p49;
	mov.u32 	%r21826, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;
	mov.u32 	%r4567, %r21870;
	mov.u32 	%r4566, %r21870;
	mov.u32 	%r4565, %r21870;
	mov.u32 	%r4564, %r21870;
	mov.u32 	%r4569, %r21870;
	mov.u32 	%r4568, %r21870;
	bra.uni 	BB5_80;

BB5_93:
	setp.eq.s32	%p86, %r175, 1;
	@%p86 bra 	BB5_139;
	bra.uni 	BB5_94;

BB5_139:
	// inline asm
	prmt.b32 %r4571, %r4569, %r4570, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4568, %r4569, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4567, %r4568, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4566, %r4567, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4565, %r4566, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4561, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4560, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4559, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4558, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r21845, 0;
	// inline asm
	prmt.b32 %r4557, %r21845, %r4556, %r484;
	// inline asm
	bra.uni 	BB5_141;

BB5_41:
	setp.eq.s32	%p47, %r175, 1;
	@%p47 bra 	BB5_42;
	bra.uni 	BB5_67;

BB5_42:
	and.b32  	%r5893, %r173, 3;
	shl.b32 	%r5894, %r5893, 2;
	mov.u32 	%r5895, 1985229328;
	shr.u32 	%r5896, %r5895, %r5894;
	and.b32  	%r5877, %r5896, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r5810, %r4571, %r21810, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5814, %r4570, %r4571, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5818, %r4569, %r4570, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5822, %r4568, %r4569, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5826, %r4567, %r4568, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5830, %r4566, %r4567, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5834, %r4565, %r4566, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5838, %r4564, %r4565, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5842, %r4563, %r4564, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5846, %r4562, %r4563, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5850, %r4561, %r4562, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5854, %r4560, %r4561, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5858, %r4559, %r4560, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5862, %r4558, %r4559, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5866, %r4557, %r4558, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5870, %r4556, %r4557, %r5877;
	// inline asm
	// inline asm
	prmt.b32 %r5874, %r21810, %r4556, %r5877;
	// inline asm
	setp.eq.s32	%p62, %r172, 0;
	selp.b32	%r21860, 0, %r5810, %p62;
	selp.b32	%r21861, %r5810, %r5814, %p62;
	selp.b32	%r21826, %r5862, %r5866, %p62;
	selp.b32	%r4558, %r5866, %r5870, %p62;
	selp.b32	%r4557, %r5870, %r5874, %p62;
	selp.b32	%r4563, %r5846, %r5850, %p62;
	selp.b32	%r4562, %r5850, %r5854, %p62;
	selp.b32	%r4561, %r5854, %r5858, %p62;
	selp.b32	%r4560, %r5858, %r5862, %p62;
	selp.b32	%r4567, %r5830, %r5834, %p62;
	selp.b32	%r4566, %r5834, %r5838, %p62;
	selp.b32	%r4565, %r5838, %r5842, %p62;
	selp.b32	%r4564, %r5842, %r5846, %p62;
	selp.b32	%r4571, %r5814, %r5818, %p62;
	selp.b32	%r4570, %r5818, %r5822, %p62;
	selp.b32	%r4569, %r5822, %r5826, %p62;
	selp.b32	%r4568, %r5826, %r5830, %p62;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r4556, %r21810;
	bra.uni 	BB5_80;

BB5_108:
	setp.eq.s32	%p75, %r175, 9;
	@%p75 bra 	BB5_129;
	bra.uni 	BB5_109;

BB5_129:
	// inline asm
	prmt.b32 %r4571, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4565, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	mov.u32 	%r4564, %r4559;
	bra.uni 	BB5_141;

BB5_56:
	setp.eq.s32	%p36, %r175, 9;
	@%p36 bra 	BB5_57;
	bra.uni 	BB5_67;

BB5_57:
	and.b32  	%r5197, %r173, 3;
	shl.b32 	%r5198, %r5197, 2;
	mov.u32 	%r5199, 1985229328;
	shr.u32 	%r5200, %r5199, %r5198;
	and.b32  	%r5181, %r5200, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r5114, %r4571, %r21866, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5118, %r4570, %r4571, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5122, %r4569, %r4570, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5126, %r4568, %r4569, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5130, %r4567, %r4568, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5134, %r4566, %r4567, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5138, %r4565, %r4566, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5142, %r4564, %r4565, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5146, %r4563, %r4564, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5150, %r4562, %r4563, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5154, %r4561, %r4562, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5158, %r4560, %r4561, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5162, %r4559, %r4560, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5166, %r4558, %r4559, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5170, %r4557, %r4558, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5174, %r4556, %r4557, %r5181;
	// inline asm
	// inline asm
	prmt.b32 %r5178, %r21866, %r4556, %r5181;
	// inline asm
	setp.eq.s32	%p54, %r172, 0;
	selp.b32	%r21810, %r5134, %r5138, %p54;
	selp.b32	%r21859, %r5138, %r5142, %p54;
	selp.b32	%r21860, %r5142, %r5146, %p54;
	selp.b32	%r21861, %r5146, %r5150, %p54;
	selp.b32	%r21862, %r5118, %r5122, %p54;
	selp.b32	%r21863, %r5122, %r5126, %p54;
	selp.b32	%r21864, %r5126, %r5130, %p54;
	selp.b32	%r21865, %r5130, %r5134, %p54;
	selp.b32	%r21868, 0, %r5114, %p54;
	selp.b32	%r21869, %r5114, %r5118, %p54;
	selp.b32	%r4567, %r5166, %r5170, %p54;
	selp.b32	%r4566, %r5170, %r5174, %p54;
	selp.b32	%r4565, %r5174, %r5178, %p54;
	selp.b32	%r4571, %r5150, %r5154, %p54;
	selp.b32	%r4570, %r5154, %r5158, %p54;
	selp.b32	%r4569, %r5158, %r5162, %p54;
	selp.b32	%r4568, %r5162, %r5166, %p54;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21826, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;
	mov.u32 	%r4563, %r21866;
	mov.u32 	%r4562, %r21866;
	mov.u32 	%r4561, %r21866;
	mov.u32 	%r4560, %r21866;
	mov.u32 	%r4564, %r21866;
	bra.uni 	BB5_80;

BB5_100:
	setp.eq.s32	%p81, %r175, 5;
	@%p81 bra 	BB5_135;
	bra.uni 	BB5_101;

BB5_135:
	// inline asm
	prmt.b32 %r4571, %r4565, %r4566, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4561, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4560, %r4559;
	bra.uni 	BB5_141;

BB5_48:
	setp.eq.s32	%p42, %r175, 5;
	@%p42 bra 	BB5_49;
	bra.uni 	BB5_67;

BB5_49:
	and.b32  	%r5545, %r173, 3;
	shl.b32 	%r5546, %r5545, 2;
	mov.u32 	%r5547, 1985229328;
	shr.u32 	%r5548, %r5547, %r5546;
	and.b32  	%r5529, %r5548, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r5462, %r4571, %r21862, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5466, %r4570, %r4571, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5470, %r4569, %r4570, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5474, %r4568, %r4569, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5478, %r4567, %r4568, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5482, %r4566, %r4567, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5486, %r4565, %r4566, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5490, %r4564, %r4565, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5494, %r4563, %r4564, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5498, %r4562, %r4563, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5502, %r4561, %r4562, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5506, %r4560, %r4561, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5510, %r4559, %r4560, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5514, %r4558, %r4559, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5518, %r4557, %r4558, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5522, %r4556, %r4557, %r5529;
	// inline asm
	// inline asm
	prmt.b32 %r5526, %r21862, %r4556, %r5529;
	// inline asm
	setp.eq.s32	%p58, %r172, 0;
	selp.b32	%r21810, %r5466, %r5470, %p58;
	selp.b32	%r21859, %r5470, %r5474, %p58;
	selp.b32	%r21860, %r5474, %r5478, %p58;
	selp.b32	%r21861, %r5478, %r5482, %p58;
	selp.b32	%r21864, 0, %r5462, %p58;
	selp.b32	%r21865, %r5462, %r5466, %p58;
	selp.b32	%r4563, %r5514, %r5518, %p58;
	selp.b32	%r4562, %r5518, %r5522, %p58;
	selp.b32	%r4561, %r5522, %r5526, %p58;
	selp.b32	%r4567, %r5498, %r5502, %p58;
	selp.b32	%r4566, %r5502, %r5506, %p58;
	selp.b32	%r4565, %r5506, %r5510, %p58;
	selp.b32	%r4564, %r5510, %r5514, %p58;
	selp.b32	%r4571, %r5482, %r5486, %p58;
	selp.b32	%r4570, %r5486, %r5490, %p58;
	selp.b32	%r4569, %r5490, %r5494, %p58;
	selp.b32	%r4568, %r5494, %r5498, %p58;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21826, %r21862;
	mov.u32 	%r4558, %r21862;
	mov.u32 	%r4557, %r21862;
	mov.u32 	%r4556, %r21862;
	mov.u32 	%r4560, %r21862;
	bra.uni 	BB5_80;

BB5_115:
	setp.eq.s32	%p70, %r175, 13;
	@%p70 bra 	BB5_123;
	bra.uni 	BB5_116;

BB5_123:
	// inline asm
	prmt.b32 %r4571, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4569, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	mov.u32 	%r4567, %r4559;
	mov.u32 	%r4566, %r4559;
	mov.u32 	%r4565, %r4559;
	mov.u32 	%r4564, %r4559;
	mov.u32 	%r4568, %r4559;
	bra.uni 	BB5_141;

BB5_63:
	setp.eq.s32	%p31, %r175, 13;
	@%p31 bra 	BB5_64;
	bra.uni 	BB5_67;

BB5_64:
	and.b32  	%r4849, %r173, 3;
	shl.b32 	%r4850, %r4849, 2;
	mov.u32 	%r4851, 1985229328;
	shr.u32 	%r4852, %r4851, %r4850;
	and.b32  	%r4833, %r4852, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r4766, %r4571, %r21870, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4770, %r4570, %r4571, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4774, %r4569, %r4570, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4778, %r4568, %r4569, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4782, %r4567, %r4568, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4786, %r4566, %r4567, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4790, %r4565, %r4566, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4794, %r4564, %r4565, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4798, %r4563, %r4564, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4802, %r4562, %r4563, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4806, %r4561, %r4562, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4810, %r4560, %r4561, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4814, %r4559, %r4560, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4818, %r4558, %r4559, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4822, %r4557, %r4558, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4826, %r4556, %r4557, %r4833;
	// inline asm
	// inline asm
	prmt.b32 %r4830, %r21870, %r4556, %r4833;
	// inline asm
	setp.eq.s32	%p50, %r172, 0;
	selp.b32	%r21810, %r4802, %r4806, %p50;
	selp.b32	%r21859, %r4806, %r4810, %p50;
	selp.b32	%r21860, %r4810, %r4814, %p50;
	selp.b32	%r21861, %r4814, %r4818, %p50;
	selp.b32	%r21862, %r4786, %r4790, %p50;
	selp.b32	%r21863, %r4790, %r4794, %p50;
	selp.b32	%r21864, %r4794, %r4798, %p50;
	selp.b32	%r21865, %r4798, %r4802, %p50;
	selp.b32	%r21866, %r4770, %r4774, %p50;
	selp.b32	%r21867, %r4774, %r4778, %p50;
	selp.b32	%r21868, %r4778, %r4782, %p50;
	selp.b32	%r21869, %r4782, %r4786, %p50;
	selp.b32	%r21872, 0, %r4766, %p50;
	selp.b32	%r21873, %r4766, %r4770, %p50;
	selp.b32	%r4571, %r4818, %r4822, %p50;
	selp.b32	%r4570, %r4822, %r4826, %p50;
	selp.b32	%r4569, %r4826, %r4830, %p50;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21826, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;
	mov.u32 	%r4567, %r21870;
	mov.u32 	%r4566, %r21870;
	mov.u32 	%r4565, %r21870;
	mov.u32 	%r4564, %r21870;
	mov.u32 	%r4568, %r21870;
	bra.uni 	BB5_80;

BB5_96:
	setp.eq.s32	%p84, %r175, 3;
	@%p84 bra 	BB5_137;
	bra.uni 	BB5_97;

BB5_137:
	// inline asm
	prmt.b32 %r4571, %r4567, %r4568, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4566, %r4567, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4565, %r4566, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4564, %r4565, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4563, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4562, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4561, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4560, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4558, 0;
	// inline asm
	prmt.b32 %r4559, %r4558, %r4556, %r484;
	// inline asm
	mov.u32 	%r4557, %r4558;
	mov.u32 	%r21845, %r4558;
	bra.uni 	BB5_141;

BB5_44:
	setp.eq.s32	%p45, %r175, 3;
	@%p45 bra 	BB5_45;
	bra.uni 	BB5_67;

BB5_45:
	and.b32  	%r5719, %r173, 3;
	shl.b32 	%r5720, %r5719, 2;
	mov.u32 	%r5721, 1985229328;
	shr.u32 	%r5722, %r5721, %r5720;
	and.b32  	%r5703, %r5722, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r5636, %r4571, %r21862, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5640, %r4570, %r4571, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5644, %r4569, %r4570, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5648, %r4568, %r4569, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5652, %r4567, %r4568, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5656, %r4566, %r4567, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5660, %r4565, %r4566, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5664, %r4564, %r4565, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5668, %r4563, %r4564, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5672, %r4562, %r4563, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5676, %r4561, %r4562, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5680, %r4560, %r4561, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5684, %r4559, %r4560, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5688, %r4558, %r4559, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5692, %r4557, %r4558, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5696, %r4556, %r4557, %r5703;
	// inline asm
	// inline asm
	prmt.b32 %r5700, %r21862, %r4556, %r5703;
	// inline asm
	setp.eq.s32	%p60, %r172, 0;
	selp.b32	%r21810, 0, %r5636, %p60;
	selp.b32	%r21859, %r5636, %r5640, %p60;
	selp.b32	%r21860, %r5640, %r5644, %p60;
	selp.b32	%r21861, %r5644, %r5648, %p60;
	selp.b32	%r21826, %r5696, %r5700, %p60;
	selp.b32	%r4563, %r5680, %r5684, %p60;
	selp.b32	%r4562, %r5684, %r5688, %p60;
	selp.b32	%r4561, %r5688, %r5692, %p60;
	selp.b32	%r4560, %r5692, %r5696, %p60;
	selp.b32	%r4567, %r5664, %r5668, %p60;
	selp.b32	%r4566, %r5668, %r5672, %p60;
	selp.b32	%r4565, %r5672, %r5676, %p60;
	selp.b32	%r4564, %r5676, %r5680, %p60;
	selp.b32	%r4571, %r5648, %r5652, %p60;
	selp.b32	%r4570, %r5652, %r5656, %p60;
	selp.b32	%r4569, %r5656, %r5660, %p60;
	selp.b32	%r4568, %r5660, %r5664, %p60;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21865, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;

BB5_77:
	mov.u32 	%r4558, %r21862;
	mov.u32 	%r4557, %r21862;
	mov.u32 	%r4556, %r21862;
	bra.uni 	BB5_80;

BB5_111:
	setp.eq.s32	%p73, %r175, 11;
	@%p73 bra 	BB5_127;
	bra.uni 	BB5_112;

BB5_127:
	// inline asm
	prmt.b32 %r4571, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4567, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;

BB5_125:
	mov.u32 	%r4566, %r4559;

BB5_126:
	mov.u32 	%r4565, %r4559;
	mov.u32 	%r4564, %r4559;
	bra.uni 	BB5_141;

BB5_59:
	setp.eq.s32	%p34, %r175, 11;
	@%p34 bra 	BB5_60;
	bra.uni 	BB5_67;

BB5_60:
	and.b32  	%r5023, %r173, 3;
	shl.b32 	%r5024, %r5023, 2;
	mov.u32 	%r5025, 1985229328;
	shr.u32 	%r5026, %r5025, %r5024;
	and.b32  	%r5007, %r5026, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r4940, %r4571, %r21870, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4944, %r4570, %r4571, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4948, %r4569, %r4570, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4952, %r4568, %r4569, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4956, %r4567, %r4568, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4960, %r4566, %r4567, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4964, %r4565, %r4566, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4968, %r4564, %r4565, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4972, %r4563, %r4564, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4976, %r4562, %r4563, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4980, %r4561, %r4562, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4984, %r4560, %r4561, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4988, %r4559, %r4560, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4992, %r4558, %r4559, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r4996, %r4557, %r4558, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r5000, %r4556, %r4557, %r5007;
	// inline asm
	// inline asm
	prmt.b32 %r5004, %r21870, %r4556, %r5007;
	// inline asm
	setp.eq.s32	%p52, %r172, 0;
	selp.b32	%r21810, %r4968, %r4972, %p52;
	selp.b32	%r21859, %r4972, %r4976, %p52;
	selp.b32	%r21860, %r4976, %r4980, %p52;
	selp.b32	%r21861, %r4980, %r4984, %p52;
	selp.b32	%r21862, %r4952, %r4956, %p52;
	selp.b32	%r21863, %r4956, %r4960, %p52;
	selp.b32	%r21864, %r4960, %r4964, %p52;
	selp.b32	%r21865, %r4964, %r4968, %p52;
	selp.b32	%r21866, 0, %r4940, %p52;
	selp.b32	%r21867, %r4940, %r4944, %p52;
	selp.b32	%r21868, %r4944, %r4948, %p52;
	selp.b32	%r21869, %r4948, %r4952, %p52;
	selp.b32	%r4567, %r5000, %r5004, %p52;
	selp.b32	%r4571, %r4984, %r4988, %p52;
	selp.b32	%r4570, %r4988, %r4992, %p52;
	selp.b32	%r4569, %r4992, %r4996, %p52;
	selp.b32	%r4568, %r4996, %r5000, %p52;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21873, %r21870;
	mov.u32 	%r21826, %r21870;
	mov.u32 	%r4558, %r21870;
	mov.u32 	%r4557, %r21870;
	mov.u32 	%r4556, %r21870;
	mov.u32 	%r4563, %r21870;
	mov.u32 	%r4562, %r21870;
	mov.u32 	%r4561, %r21870;
	mov.u32 	%r4560, %r21870;

BB5_71:
	mov.u32 	%r4566, %r21870;
	mov.u32 	%r4565, %r21870;
	mov.u32 	%r4564, %r21870;
	bra.uni 	BB5_80;

BB5_103:
	setp.eq.s32	%p79, %r175, 7;
	@%p79 bra 	BB5_133;
	bra.uni 	BB5_104;

BB5_133:
	// inline asm
	prmt.b32 %r4571, %r4563, %r4564, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4570, %r4562, %r4563, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4569, %r4561, %r4562, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4568, %r4560, %r4561, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4567, %r4559, %r4560, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4566, %r4558, %r4559, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4565, %r4557, %r4558, %r484;
	// inline asm
	// inline asm
	prmt.b32 %r4564, %r4556, %r4557, %r484;
	// inline asm
	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4563, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;

BB5_131:
	mov.u32 	%r4562, %r4559;

BB5_132:
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	bra.uni 	BB5_141;

BB5_51:
	setp.eq.s32	%p40, %r175, 7;
	@%p40 bra 	BB5_52;
	bra.uni 	BB5_67;

BB5_52:
	and.b32  	%r5371, %r173, 3;
	shl.b32 	%r5372, %r5371, 2;
	mov.u32 	%r5373, 1985229328;
	shr.u32 	%r5374, %r5373, %r5372;
	and.b32  	%r5355, %r5374, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r5288, %r4571, %r21866, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5292, %r4570, %r4571, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5296, %r4569, %r4570, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5300, %r4568, %r4569, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5304, %r4567, %r4568, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5308, %r4566, %r4567, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5312, %r4565, %r4566, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5316, %r4564, %r4565, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5320, %r4563, %r4564, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5324, %r4562, %r4563, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5328, %r4561, %r4562, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5332, %r4560, %r4561, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5336, %r4559, %r4560, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5340, %r4558, %r4559, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5344, %r4557, %r4558, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5348, %r4556, %r4557, %r5355;
	// inline asm
	// inline asm
	prmt.b32 %r5352, %r21866, %r4556, %r5355;
	// inline asm
	setp.eq.s32	%p56, %r172, 0;
	selp.b32	%r21810, %r5300, %r5304, %p56;
	selp.b32	%r21859, %r5304, %r5308, %p56;
	selp.b32	%r21860, %r5308, %r5312, %p56;
	selp.b32	%r21861, %r5312, %r5316, %p56;
	selp.b32	%r21862, 0, %r5288, %p56;
	selp.b32	%r21863, %r5288, %r5292, %p56;
	selp.b32	%r21864, %r5292, %r5296, %p56;
	selp.b32	%r21865, %r5296, %r5300, %p56;
	selp.b32	%r4563, %r5348, %r5352, %p56;
	selp.b32	%r4567, %r5332, %r5336, %p56;
	selp.b32	%r4566, %r5336, %r5340, %p56;
	selp.b32	%r4565, %r5340, %r5344, %p56;
	selp.b32	%r4564, %r5344, %r5348, %p56;
	selp.b32	%r4571, %r5316, %r5320, %p56;
	selp.b32	%r4570, %r5320, %r5324, %p56;
	selp.b32	%r4569, %r5324, %r5328, %p56;
	selp.b32	%r4568, %r5328, %r5332, %p56;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21869, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21826, %r21866;
	mov.u32 	%r4558, %r21866;
	mov.u32 	%r4557, %r21866;
	mov.u32 	%r4556, %r21866;

BB5_74:
	mov.u32 	%r4562, %r21866;
	mov.u32 	%r4561, %r21866;
	mov.u32 	%r4560, %r21866;
	bra.uni 	BB5_80;

BB5_118:
	setp.ne.s32	%p68, %r175, 15;
	@%p68 bra 	BB5_119;

	mov.u32 	%r4559, 0;
	// inline asm
	prmt.b32 %r4571, %r4559, %r4556, %r484;
	// inline asm
	mov.u32 	%r4558, %r4559;
	mov.u32 	%r4557, %r4559;
	mov.u32 	%r21845, %r4559;
	mov.u32 	%r4563, %r4559;
	mov.u32 	%r4562, %r4559;
	mov.u32 	%r4561, %r4559;
	mov.u32 	%r4560, %r4559;
	mov.u32 	%r4567, %r4559;
	mov.u32 	%r4566, %r4559;
	mov.u32 	%r4565, %r4559;
	mov.u32 	%r4564, %r4559;
	mov.u32 	%r4570, %r4559;

BB5_121:
	mov.u32 	%r4569, %r4559;
	mov.u32 	%r4568, %r4559;
	bra.uni 	BB5_141;

BB5_66:
	setp.ne.s32	%p29, %r175, 15;
	@%p29 bra 	BB5_67;

	and.b32  	%r4675, %r173, 3;
	shl.b32 	%r4676, %r4675, 2;
	mov.u32 	%r4677, 1985229328;
	shr.u32 	%r4678, %r4677, %r4676;
	and.b32  	%r4659, %r4678, 65535;
	mov.u32 	%r21826, 0;
	// inline asm
	prmt.b32 %r4592, %r4571, %r21826, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4596, %r4570, %r4571, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4600, %r4569, %r4570, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4604, %r4568, %r4569, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4608, %r4567, %r4568, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4612, %r4566, %r4567, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4616, %r4565, %r4566, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4620, %r4564, %r4565, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4624, %r4563, %r4564, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4628, %r4562, %r4563, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4632, %r4561, %r4562, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4636, %r4560, %r4561, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4640, %r4559, %r4560, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4644, %r4558, %r4559, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4648, %r4557, %r4558, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4652, %r4556, %r4557, %r4659;
	// inline asm
	// inline asm
	prmt.b32 %r4656, %r21826, %r4556, %r4659;
	// inline asm
	setp.eq.s32	%p48, %r172, 0;
	selp.b32	%r21810, %r4636, %r4640, %p48;
	selp.b32	%r21859, %r4640, %r4644, %p48;
	selp.b32	%r21860, %r4644, %r4648, %p48;
	selp.b32	%r21861, %r4648, %r4652, %p48;
	selp.b32	%r21862, %r4620, %r4624, %p48;
	selp.b32	%r21863, %r4624, %r4628, %p48;
	selp.b32	%r21864, %r4628, %r4632, %p48;
	selp.b32	%r21865, %r4632, %r4636, %p48;
	selp.b32	%r21866, %r4604, %r4608, %p48;
	selp.b32	%r21867, %r4608, %r4612, %p48;
	selp.b32	%r21868, %r4612, %r4616, %p48;
	selp.b32	%r21869, %r4616, %r4620, %p48;
	selp.b32	%r21870, 0, %r4592, %p48;
	selp.b32	%r21871, %r4592, %r4596, %p48;
	selp.b32	%r21872, %r4596, %r4600, %p48;
	selp.b32	%r21873, %r4600, %r4604, %p48;
	selp.b32	%r4571, %r4652, %r4656, %p48;
	mov.u32 	%r4558, %r21826;
	mov.u32 	%r4557, %r21826;
	mov.u32 	%r4556, %r21826;
	mov.u32 	%r4563, %r21826;
	mov.u32 	%r4562, %r21826;
	mov.u32 	%r4561, %r21826;
	mov.u32 	%r4560, %r21826;
	mov.u32 	%r4567, %r21826;
	mov.u32 	%r4566, %r21826;
	mov.u32 	%r4565, %r21826;
	mov.u32 	%r4564, %r21826;
	mov.u32 	%r4570, %r21826;
	mov.u32 	%r4569, %r21826;
	mov.u32 	%r4568, %r21826;
	bra.uni 	BB5_80;

BB5_67:
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21861, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r21826, %r4559;

BB5_80:
	xor.b32  	%r5984, %r151, %r150;
	and.b32  	%r5985, %r5984, %r152;
	xor.b32  	%r5986, %r5985, %r150;
	add.s32 	%r5987, %r153, %r5986;
	or.b32  	%r5988, %r4556, %r149;
	add.s32 	%r5989, %r5987, %r5988;
	add.s32 	%r5990, %r5989, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5990, 7;
	shr.b32 	%rhs, %r5990, 25;
	add.u32 	%r5991, %lhs, %rhs;
	}
	add.s32 	%r5992, %r5991, %r152;
	xor.b32  	%r5993, %r152, %r151;
	and.b32  	%r5994, %r5992, %r5993;
	xor.b32  	%r5995, %r5994, %r151;
	or.b32  	%r5996, %r4557, %r148;
	add.s32 	%r5997, %r150, %r5996;
	add.s32 	%r5998, %r5997, %r5995;
	add.s32 	%r5999, %r5998, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5999, 12;
	shr.b32 	%rhs, %r5999, 20;
	add.u32 	%r6000, %lhs, %rhs;
	}
	add.s32 	%r6001, %r6000, %r5992;
	xor.b32  	%r6002, %r5992, %r152;
	and.b32  	%r6003, %r6001, %r6002;
	xor.b32  	%r6004, %r6003, %r152;
	or.b32  	%r6005, %r4558, %r147;
	add.s32 	%r6006, %r151, %r6005;
	add.s32 	%r6007, %r6006, %r6004;
	add.s32 	%r6008, %r6007, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6008, 17;
	shr.b32 	%rhs, %r6008, 15;
	add.u32 	%r6009, %lhs, %rhs;
	}
	add.s32 	%r6010, %r6009, %r6001;
	xor.b32  	%r6011, %r6001, %r5992;
	and.b32  	%r6012, %r6010, %r6011;
	xor.b32  	%r6013, %r6012, %r5992;
	or.b32  	%r6014, %r21826, %r146;
	add.s32 	%r6015, %r152, %r6014;
	add.s32 	%r6016, %r6015, %r6013;
	add.s32 	%r6017, %r6016, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6017, 22;
	shr.b32 	%rhs, %r6017, 10;
	add.u32 	%r6018, %lhs, %rhs;
	}
	add.s32 	%r6019, %r6018, %r6010;
	xor.b32  	%r6020, %r6010, %r6001;
	and.b32  	%r6021, %r6019, %r6020;
	xor.b32  	%r6022, %r6021, %r6001;
	or.b32  	%r6023, %r4560, %r145;
	add.s32 	%r6024, %r6023, %r5992;
	add.s32 	%r6025, %r6024, %r6022;
	add.s32 	%r6026, %r6025, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6026, 7;
	shr.b32 	%rhs, %r6026, 25;
	add.u32 	%r6027, %lhs, %rhs;
	}
	add.s32 	%r6028, %r6027, %r6019;
	xor.b32  	%r6029, %r6019, %r6010;
	and.b32  	%r6030, %r6028, %r6029;
	xor.b32  	%r6031, %r6030, %r6010;
	or.b32  	%r6032, %r4561, %r144;
	add.s32 	%r6033, %r6032, %r6001;
	add.s32 	%r6034, %r6033, %r6031;
	add.s32 	%r6035, %r6034, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6035, 12;
	shr.b32 	%rhs, %r6035, 20;
	add.u32 	%r6036, %lhs, %rhs;
	}
	add.s32 	%r6037, %r6036, %r6028;
	xor.b32  	%r6038, %r6028, %r6019;
	and.b32  	%r6039, %r6037, %r6038;
	xor.b32  	%r6040, %r6039, %r6019;
	or.b32  	%r6041, %r4562, %r143;
	add.s32 	%r6042, %r6041, %r6010;
	add.s32 	%r6043, %r6042, %r6040;
	add.s32 	%r6044, %r6043, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6044, 17;
	shr.b32 	%rhs, %r6044, 15;
	add.u32 	%r6045, %lhs, %rhs;
	}
	add.s32 	%r6046, %r6045, %r6037;
	xor.b32  	%r6047, %r6037, %r6028;
	and.b32  	%r6048, %r6046, %r6047;
	xor.b32  	%r6049, %r6048, %r6028;
	or.b32  	%r6050, %r4563, %r142;
	add.s32 	%r6051, %r6050, %r6019;
	add.s32 	%r6052, %r6051, %r6049;
	add.s32 	%r6053, %r6052, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6053, 22;
	shr.b32 	%rhs, %r6053, 10;
	add.u32 	%r6054, %lhs, %rhs;
	}
	add.s32 	%r6055, %r6054, %r6046;
	xor.b32  	%r6056, %r6046, %r6037;
	and.b32  	%r6057, %r6055, %r6056;
	xor.b32  	%r6058, %r6057, %r6037;
	or.b32  	%r6059, %r4564, %r141;
	add.s32 	%r6060, %r6059, %r6028;
	add.s32 	%r6061, %r6060, %r6058;
	add.s32 	%r6062, %r6061, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6062, 7;
	shr.b32 	%rhs, %r6062, 25;
	add.u32 	%r6063, %lhs, %rhs;
	}
	add.s32 	%r6064, %r6063, %r6055;
	xor.b32  	%r6065, %r6055, %r6046;
	and.b32  	%r6066, %r6064, %r6065;
	xor.b32  	%r6067, %r6066, %r6046;
	or.b32  	%r6068, %r4565, %r140;
	add.s32 	%r6069, %r6068, %r6037;
	add.s32 	%r6070, %r6069, %r6067;
	add.s32 	%r6071, %r6070, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6071, 12;
	shr.b32 	%rhs, %r6071, 20;
	add.u32 	%r6072, %lhs, %rhs;
	}
	add.s32 	%r6073, %r6072, %r6064;
	xor.b32  	%r6074, %r6064, %r6055;
	and.b32  	%r6075, %r6073, %r6074;
	xor.b32  	%r6076, %r6075, %r6055;
	or.b32  	%r6077, %r4566, %r139;
	add.s32 	%r6078, %r6077, %r6046;
	add.s32 	%r6079, %r6078, %r6076;
	add.s32 	%r6080, %r6079, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6080, 17;
	shr.b32 	%rhs, %r6080, 15;
	add.u32 	%r6081, %lhs, %rhs;
	}
	add.s32 	%r6082, %r6081, %r6073;
	xor.b32  	%r6083, %r6073, %r6064;
	and.b32  	%r6084, %r6082, %r6083;
	xor.b32  	%r6085, %r6084, %r6064;
	or.b32  	%r6086, %r4567, %r138;
	add.s32 	%r6087, %r6086, %r6055;
	add.s32 	%r6088, %r6087, %r6085;
	add.s32 	%r6089, %r6088, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6089, 22;
	shr.b32 	%rhs, %r6089, 10;
	add.u32 	%r6090, %lhs, %rhs;
	}
	add.s32 	%r6091, %r6090, %r6082;
	xor.b32  	%r6092, %r6082, %r6073;
	and.b32  	%r6093, %r6091, %r6092;
	xor.b32  	%r6094, %r6093, %r6073;
	or.b32  	%r6095, %r4568, %r137;
	add.s32 	%r6096, %r6095, %r6064;
	add.s32 	%r6097, %r6096, %r6094;
	add.s32 	%r6098, %r6097, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6098, 7;
	shr.b32 	%rhs, %r6098, 25;
	add.u32 	%r6099, %lhs, %rhs;
	}
	add.s32 	%r6100, %r6099, %r6091;
	xor.b32  	%r6101, %r6091, %r6082;
	and.b32  	%r6102, %r6100, %r6101;
	xor.b32  	%r6103, %r6102, %r6082;
	or.b32  	%r6104, %r4569, %r136;
	add.s32 	%r6105, %r6104, %r6073;
	add.s32 	%r6106, %r6105, %r6103;
	add.s32 	%r6107, %r6106, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6107, 12;
	shr.b32 	%rhs, %r6107, 20;
	add.u32 	%r6108, %lhs, %rhs;
	}
	add.s32 	%r6109, %r6108, %r6100;
	xor.b32  	%r6110, %r6100, %r6091;
	and.b32  	%r6111, %r6109, %r6110;
	xor.b32  	%r6112, %r6111, %r6091;
	or.b32  	%r6113, %r4570, %r135;
	add.s32 	%r6114, %r6113, %r6082;
	add.s32 	%r6115, %r6114, %r6112;
	add.s32 	%r6116, %r6115, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6116, 17;
	shr.b32 	%rhs, %r6116, 15;
	add.u32 	%r6117, %lhs, %rhs;
	}
	add.s32 	%r6118, %r6117, %r6109;
	xor.b32  	%r6119, %r6109, %r6100;
	and.b32  	%r6120, %r6118, %r6119;
	xor.b32  	%r6121, %r6120, %r6100;
	or.b32  	%r6122, %r4571, %r134;
	add.s32 	%r6123, %r6122, %r6091;
	add.s32 	%r6124, %r6123, %r6121;
	add.s32 	%r6125, %r6124, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6125, 22;
	shr.b32 	%rhs, %r6125, 10;
	add.u32 	%r6126, %lhs, %rhs;
	}
	add.s32 	%r6127, %r6126, %r6118;
	xor.b32  	%r6128, %r6127, %r6118;
	and.b32  	%r6129, %r6128, %r6109;
	xor.b32  	%r6130, %r6129, %r6118;
	add.s32 	%r6131, %r5996, %r6100;
	add.s32 	%r6132, %r6131, %r6130;
	add.s32 	%r6133, %r6132, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6133, 5;
	shr.b32 	%rhs, %r6133, 27;
	add.u32 	%r6134, %lhs, %rhs;
	}
	add.s32 	%r6135, %r6134, %r6127;
	xor.b32  	%r6136, %r6135, %r6127;
	and.b32  	%r6137, %r6136, %r6118;
	xor.b32  	%r6138, %r6137, %r6127;
	add.s32 	%r6139, %r6041, %r6109;
	add.s32 	%r6140, %r6139, %r6138;
	add.s32 	%r6141, %r6140, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6141, 9;
	shr.b32 	%rhs, %r6141, 23;
	add.u32 	%r6142, %lhs, %rhs;
	}
	add.s32 	%r6143, %r6142, %r6135;
	xor.b32  	%r6144, %r6143, %r6135;
	and.b32  	%r6145, %r6144, %r6127;
	xor.b32  	%r6146, %r6145, %r6135;
	add.s32 	%r6147, %r6086, %r6118;
	add.s32 	%r6148, %r6147, %r6146;
	add.s32 	%r6149, %r6148, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6149, 14;
	shr.b32 	%rhs, %r6149, 18;
	add.u32 	%r6150, %lhs, %rhs;
	}
	add.s32 	%r6151, %r6150, %r6143;
	xor.b32  	%r6152, %r6151, %r6143;
	and.b32  	%r6153, %r6152, %r6135;
	xor.b32  	%r6154, %r6153, %r6143;
	add.s32 	%r6155, %r5988, %r6127;
	add.s32 	%r6156, %r6155, %r6154;
	add.s32 	%r6157, %r6156, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6157, 20;
	shr.b32 	%rhs, %r6157, 12;
	add.u32 	%r6158, %lhs, %rhs;
	}
	add.s32 	%r6159, %r6158, %r6151;
	xor.b32  	%r6160, %r6159, %r6151;
	and.b32  	%r6161, %r6160, %r6143;
	xor.b32  	%r6162, %r6161, %r6151;
	add.s32 	%r6163, %r6032, %r6135;
	add.s32 	%r6164, %r6163, %r6162;
	add.s32 	%r6165, %r6164, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6165, 5;
	shr.b32 	%rhs, %r6165, 27;
	add.u32 	%r6166, %lhs, %rhs;
	}
	add.s32 	%r6167, %r6166, %r6159;
	xor.b32  	%r6168, %r6167, %r6159;
	and.b32  	%r6169, %r6168, %r6151;
	xor.b32  	%r6170, %r6169, %r6159;
	add.s32 	%r6171, %r6077, %r6143;
	add.s32 	%r6172, %r6171, %r6170;
	add.s32 	%r6173, %r6172, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6173, 9;
	shr.b32 	%rhs, %r6173, 23;
	add.u32 	%r6174, %lhs, %rhs;
	}
	add.s32 	%r6175, %r6174, %r6167;
	xor.b32  	%r6176, %r6175, %r6167;
	and.b32  	%r6177, %r6176, %r6159;
	xor.b32  	%r6178, %r6177, %r6167;
	add.s32 	%r6179, %r6122, %r6151;
	add.s32 	%r6180, %r6179, %r6178;
	add.s32 	%r6181, %r6180, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6181, 14;
	shr.b32 	%rhs, %r6181, 18;
	add.u32 	%r6182, %lhs, %rhs;
	}
	add.s32 	%r6183, %r6182, %r6175;
	xor.b32  	%r6184, %r6183, %r6175;
	and.b32  	%r6185, %r6184, %r6167;
	xor.b32  	%r6186, %r6185, %r6175;
	add.s32 	%r6187, %r6023, %r6159;
	add.s32 	%r6188, %r6187, %r6186;
	add.s32 	%r6189, %r6188, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6189, 20;
	shr.b32 	%rhs, %r6189, 12;
	add.u32 	%r6190, %lhs, %rhs;
	}
	add.s32 	%r6191, %r6190, %r6183;
	xor.b32  	%r6192, %r6191, %r6183;
	and.b32  	%r6193, %r6192, %r6175;
	xor.b32  	%r6194, %r6193, %r6183;
	add.s32 	%r6195, %r6068, %r6167;
	add.s32 	%r6196, %r6195, %r6194;
	add.s32 	%r6197, %r6196, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6197, 5;
	shr.b32 	%rhs, %r6197, 27;
	add.u32 	%r6198, %lhs, %rhs;
	}
	add.s32 	%r6199, %r6198, %r6191;
	xor.b32  	%r6200, %r6199, %r6191;
	and.b32  	%r6201, %r6200, %r6183;
	xor.b32  	%r6202, %r6201, %r6191;
	add.s32 	%r6203, %r6113, %r6175;
	add.s32 	%r6204, %r6203, %r6202;
	add.s32 	%r6205, %r6204, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6205, 9;
	shr.b32 	%rhs, %r6205, 23;
	add.u32 	%r6206, %lhs, %rhs;
	}
	add.s32 	%r6207, %r6206, %r6199;
	xor.b32  	%r6208, %r6207, %r6199;
	and.b32  	%r6209, %r6208, %r6191;
	xor.b32  	%r6210, %r6209, %r6199;
	add.s32 	%r6211, %r6014, %r6183;
	add.s32 	%r6212, %r6211, %r6210;
	add.s32 	%r6213, %r6212, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6213, 14;
	shr.b32 	%rhs, %r6213, 18;
	add.u32 	%r6214, %lhs, %rhs;
	}
	add.s32 	%r6215, %r6214, %r6207;
	xor.b32  	%r6216, %r6215, %r6207;
	and.b32  	%r6217, %r6216, %r6199;
	xor.b32  	%r6218, %r6217, %r6207;
	add.s32 	%r6219, %r6059, %r6191;
	add.s32 	%r6220, %r6219, %r6218;
	add.s32 	%r6221, %r6220, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6221, 20;
	shr.b32 	%rhs, %r6221, 12;
	add.u32 	%r6222, %lhs, %rhs;
	}
	add.s32 	%r6223, %r6222, %r6215;
	xor.b32  	%r6224, %r6223, %r6215;
	and.b32  	%r6225, %r6224, %r6207;
	xor.b32  	%r6226, %r6225, %r6215;
	add.s32 	%r6227, %r6104, %r6199;
	add.s32 	%r6228, %r6227, %r6226;
	add.s32 	%r6229, %r6228, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6229, 5;
	shr.b32 	%rhs, %r6229, 27;
	add.u32 	%r6230, %lhs, %rhs;
	}
	add.s32 	%r6231, %r6230, %r6223;
	xor.b32  	%r6232, %r6231, %r6223;
	and.b32  	%r6233, %r6232, %r6215;
	xor.b32  	%r6234, %r6233, %r6223;
	add.s32 	%r6235, %r6005, %r6207;
	add.s32 	%r6236, %r6235, %r6234;
	add.s32 	%r6237, %r6236, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6237, 9;
	shr.b32 	%rhs, %r6237, 23;
	add.u32 	%r6238, %lhs, %rhs;
	}
	add.s32 	%r6239, %r6238, %r6231;
	xor.b32  	%r6240, %r6239, %r6231;
	and.b32  	%r6241, %r6240, %r6223;
	xor.b32  	%r6242, %r6241, %r6231;
	add.s32 	%r6243, %r6050, %r6215;
	add.s32 	%r6244, %r6243, %r6242;
	add.s32 	%r6245, %r6244, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6245, 14;
	shr.b32 	%rhs, %r6245, 18;
	add.u32 	%r6246, %lhs, %rhs;
	}
	add.s32 	%r6247, %r6246, %r6239;
	xor.b32  	%r6248, %r6247, %r6239;
	and.b32  	%r6249, %r6248, %r6231;
	xor.b32  	%r6250, %r6249, %r6239;
	add.s32 	%r6251, %r6095, %r6223;
	add.s32 	%r6252, %r6251, %r6250;
	add.s32 	%r6253, %r6252, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6253, 20;
	shr.b32 	%rhs, %r6253, 12;
	add.u32 	%r6254, %lhs, %rhs;
	}
	add.s32 	%r6255, %r6254, %r6247;
	xor.b32  	%r6256, %r6255, %r6247;
	xor.b32  	%r6257, %r6256, %r6239;
	add.s32 	%r6258, %r6032, %r6231;
	add.s32 	%r6259, %r6258, %r6257;
	add.s32 	%r6260, %r6259, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6260, 4;
	shr.b32 	%rhs, %r6260, 28;
	add.u32 	%r6261, %lhs, %rhs;
	}
	add.s32 	%r6262, %r6261, %r6255;
	xor.b32  	%r6263, %r6262, %r6256;
	add.s32 	%r6264, %r6059, %r6239;
	add.s32 	%r6265, %r6264, %r6263;
	add.s32 	%r6266, %r6265, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6266, 11;
	shr.b32 	%rhs, %r6266, 21;
	add.u32 	%r6267, %lhs, %rhs;
	}
	add.s32 	%r6268, %r6267, %r6262;
	xor.b32  	%r6269, %r6268, %r6262;
	xor.b32  	%r6270, %r6269, %r6255;
	add.s32 	%r6271, %r6086, %r6247;
	add.s32 	%r6272, %r6271, %r6270;
	add.s32 	%r6273, %r6272, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6273, 16;
	shr.b32 	%rhs, %r6273, 16;
	add.u32 	%r6274, %lhs, %rhs;
	}
	add.s32 	%r6275, %r6274, %r6268;
	xor.b32  	%r6276, %r6275, %r6269;
	add.s32 	%r6277, %r6113, %r6255;
	add.s32 	%r6278, %r6277, %r6276;
	add.s32 	%r6279, %r6278, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6279, 23;
	shr.b32 	%rhs, %r6279, 9;
	add.u32 	%r6280, %lhs, %rhs;
	}
	add.s32 	%r6281, %r6280, %r6275;
	xor.b32  	%r6282, %r6281, %r6275;
	xor.b32  	%r6283, %r6282, %r6268;
	add.s32 	%r6284, %r5996, %r6262;
	add.s32 	%r6285, %r6284, %r6283;
	add.s32 	%r6286, %r6285, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6286, 4;
	shr.b32 	%rhs, %r6286, 28;
	add.u32 	%r6287, %lhs, %rhs;
	}
	add.s32 	%r6288, %r6287, %r6281;
	xor.b32  	%r6289, %r6288, %r6282;
	add.s32 	%r6290, %r6023, %r6268;
	add.s32 	%r6291, %r6290, %r6289;
	add.s32 	%r6292, %r6291, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6292, 11;
	shr.b32 	%rhs, %r6292, 21;
	add.u32 	%r6293, %lhs, %rhs;
	}
	add.s32 	%r6294, %r6293, %r6288;
	xor.b32  	%r6295, %r6294, %r6288;
	xor.b32  	%r6296, %r6295, %r6281;
	add.s32 	%r6297, %r6050, %r6275;
	add.s32 	%r6298, %r6297, %r6296;
	add.s32 	%r6299, %r6298, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6299, 16;
	shr.b32 	%rhs, %r6299, 16;
	add.u32 	%r6300, %lhs, %rhs;
	}
	add.s32 	%r6301, %r6300, %r6294;
	xor.b32  	%r6302, %r6301, %r6295;
	add.s32 	%r6303, %r6077, %r6281;
	add.s32 	%r6304, %r6303, %r6302;
	add.s32 	%r6305, %r6304, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6305, 23;
	shr.b32 	%rhs, %r6305, 9;
	add.u32 	%r6306, %lhs, %rhs;
	}
	add.s32 	%r6307, %r6306, %r6301;
	xor.b32  	%r6308, %r6307, %r6301;
	xor.b32  	%r6309, %r6308, %r6294;
	add.s32 	%r6310, %r6104, %r6288;
	add.s32 	%r6311, %r6310, %r6309;
	add.s32 	%r6312, %r6311, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6312, 4;
	shr.b32 	%rhs, %r6312, 28;
	add.u32 	%r6313, %lhs, %rhs;
	}
	add.s32 	%r6314, %r6313, %r6307;
	xor.b32  	%r6315, %r6314, %r6308;
	add.s32 	%r6316, %r5988, %r6294;
	add.s32 	%r6317, %r6316, %r6315;
	add.s32 	%r6318, %r6317, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6318, 11;
	shr.b32 	%rhs, %r6318, 21;
	add.u32 	%r6319, %lhs, %rhs;
	}
	add.s32 	%r6320, %r6319, %r6314;
	xor.b32  	%r6321, %r6320, %r6314;
	xor.b32  	%r6322, %r6321, %r6307;
	add.s32 	%r6323, %r6014, %r6301;
	add.s32 	%r6324, %r6323, %r6322;
	add.s32 	%r6325, %r6324, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6325, 16;
	shr.b32 	%rhs, %r6325, 16;
	add.u32 	%r6326, %lhs, %rhs;
	}
	add.s32 	%r6327, %r6326, %r6320;
	xor.b32  	%r6328, %r6327, %r6321;
	add.s32 	%r6329, %r6041, %r6307;
	add.s32 	%r6330, %r6329, %r6328;
	add.s32 	%r6331, %r6330, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6331, 23;
	shr.b32 	%rhs, %r6331, 9;
	add.u32 	%r6332, %lhs, %rhs;
	}
	add.s32 	%r6333, %r6332, %r6327;
	xor.b32  	%r6334, %r6333, %r6327;
	xor.b32  	%r6335, %r6334, %r6320;
	add.s32 	%r6336, %r6068, %r6314;
	add.s32 	%r6337, %r6336, %r6335;
	add.s32 	%r6338, %r6337, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6338, 4;
	shr.b32 	%rhs, %r6338, 28;
	add.u32 	%r6339, %lhs, %rhs;
	}
	add.s32 	%r6340, %r6339, %r6333;
	xor.b32  	%r6341, %r6340, %r6334;
	add.s32 	%r6342, %r6095, %r6320;
	add.s32 	%r6343, %r6342, %r6341;
	add.s32 	%r6344, %r6343, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6344, 11;
	shr.b32 	%rhs, %r6344, 21;
	add.u32 	%r6345, %lhs, %rhs;
	}
	add.s32 	%r6346, %r6345, %r6340;
	xor.b32  	%r6347, %r6346, %r6340;
	xor.b32  	%r6348, %r6347, %r6333;
	add.s32 	%r6349, %r6122, %r6327;
	add.s32 	%r6350, %r6349, %r6348;
	add.s32 	%r6351, %r6350, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6351, 16;
	shr.b32 	%rhs, %r6351, 16;
	add.u32 	%r6352, %lhs, %rhs;
	}
	add.s32 	%r6353, %r6352, %r6346;
	xor.b32  	%r6354, %r6353, %r6347;
	add.s32 	%r6355, %r6005, %r6333;
	add.s32 	%r6356, %r6355, %r6354;
	add.s32 	%r6357, %r6356, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6357, 23;
	shr.b32 	%rhs, %r6357, 9;
	add.u32 	%r6358, %lhs, %rhs;
	}
	add.s32 	%r6359, %r6358, %r6353;
	not.b32 	%r6360, %r6346;
	or.b32  	%r6361, %r6359, %r6360;
	xor.b32  	%r6362, %r6361, %r6353;
	add.s32 	%r6363, %r5988, %r6340;
	add.s32 	%r6364, %r6363, %r6362;
	add.s32 	%r6365, %r6364, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6365, 6;
	shr.b32 	%rhs, %r6365, 26;
	add.u32 	%r6366, %lhs, %rhs;
	}
	add.s32 	%r6367, %r6366, %r6359;
	not.b32 	%r6368, %r6353;
	or.b32  	%r6369, %r6367, %r6368;
	xor.b32  	%r6370, %r6369, %r6359;
	add.s32 	%r6371, %r6050, %r6346;
	add.s32 	%r6372, %r6371, %r6370;
	add.s32 	%r6373, %r6372, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6373, 10;
	shr.b32 	%rhs, %r6373, 22;
	add.u32 	%r6374, %lhs, %rhs;
	}
	add.s32 	%r6375, %r6374, %r6367;
	not.b32 	%r6376, %r6359;
	or.b32  	%r6377, %r6375, %r6376;
	xor.b32  	%r6378, %r6377, %r6367;
	add.s32 	%r6379, %r6113, %r6353;
	add.s32 	%r6380, %r6379, %r6378;
	add.s32 	%r6381, %r6380, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6381, 15;
	shr.b32 	%rhs, %r6381, 17;
	add.u32 	%r6382, %lhs, %rhs;
	}
	add.s32 	%r6383, %r6382, %r6375;
	not.b32 	%r6384, %r6367;
	or.b32  	%r6385, %r6383, %r6384;
	xor.b32  	%r6386, %r6385, %r6375;
	add.s32 	%r6387, %r6032, %r6359;
	add.s32 	%r6388, %r6387, %r6386;
	add.s32 	%r6389, %r6388, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6389, 21;
	shr.b32 	%rhs, %r6389, 11;
	add.u32 	%r6390, %lhs, %rhs;
	}
	add.s32 	%r6391, %r6390, %r6383;
	not.b32 	%r6392, %r6375;
	or.b32  	%r6393, %r6391, %r6392;
	xor.b32  	%r6394, %r6393, %r6383;
	add.s32 	%r6395, %r6095, %r6367;
	add.s32 	%r6396, %r6395, %r6394;
	add.s32 	%r6397, %r6396, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6397, 6;
	shr.b32 	%rhs, %r6397, 26;
	add.u32 	%r6398, %lhs, %rhs;
	}
	add.s32 	%r6399, %r6398, %r6391;
	not.b32 	%r6400, %r6383;
	or.b32  	%r6401, %r6399, %r6400;
	xor.b32  	%r6402, %r6401, %r6391;
	add.s32 	%r6403, %r6014, %r6375;
	add.s32 	%r6404, %r6403, %r6402;
	add.s32 	%r6405, %r6404, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6405, 10;
	shr.b32 	%rhs, %r6405, 22;
	add.u32 	%r6406, %lhs, %rhs;
	}
	add.s32 	%r6407, %r6406, %r6399;
	not.b32 	%r6408, %r6391;
	or.b32  	%r6409, %r6407, %r6408;
	xor.b32  	%r6410, %r6409, %r6399;
	add.s32 	%r6411, %r6077, %r6383;
	add.s32 	%r6412, %r6411, %r6410;
	add.s32 	%r6413, %r6412, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6413, 15;
	shr.b32 	%rhs, %r6413, 17;
	add.u32 	%r6414, %lhs, %rhs;
	}
	add.s32 	%r6415, %r6414, %r6407;
	not.b32 	%r6416, %r6399;
	or.b32  	%r6417, %r6415, %r6416;
	xor.b32  	%r6418, %r6417, %r6407;
	add.s32 	%r6419, %r5996, %r6391;
	add.s32 	%r6420, %r6419, %r6418;
	add.s32 	%r6421, %r6420, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6421, 21;
	shr.b32 	%rhs, %r6421, 11;
	add.u32 	%r6422, %lhs, %rhs;
	}
	add.s32 	%r6423, %r6422, %r6415;
	not.b32 	%r6424, %r6407;
	or.b32  	%r6425, %r6423, %r6424;
	xor.b32  	%r6426, %r6425, %r6415;
	add.s32 	%r6427, %r6059, %r6399;
	add.s32 	%r6428, %r6427, %r6426;
	add.s32 	%r6429, %r6428, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6429, 6;
	shr.b32 	%rhs, %r6429, 26;
	add.u32 	%r6430, %lhs, %rhs;
	}
	add.s32 	%r6431, %r6430, %r6423;
	not.b32 	%r6432, %r6415;
	or.b32  	%r6433, %r6431, %r6432;
	xor.b32  	%r6434, %r6433, %r6423;
	add.s32 	%r6435, %r6122, %r6407;
	add.s32 	%r6436, %r6435, %r6434;
	add.s32 	%r6437, %r6436, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6437, 10;
	shr.b32 	%rhs, %r6437, 22;
	add.u32 	%r6438, %lhs, %rhs;
	}
	add.s32 	%r6439, %r6438, %r6431;
	not.b32 	%r6440, %r6423;
	or.b32  	%r6441, %r6439, %r6440;
	xor.b32  	%r6442, %r6441, %r6431;
	add.s32 	%r6443, %r6041, %r6415;
	add.s32 	%r6444, %r6443, %r6442;
	add.s32 	%r6445, %r6444, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6445, 15;
	shr.b32 	%rhs, %r6445, 17;
	add.u32 	%r6446, %lhs, %rhs;
	}
	add.s32 	%r6447, %r6446, %r6439;
	not.b32 	%r6448, %r6431;
	or.b32  	%r6449, %r6447, %r6448;
	xor.b32  	%r6450, %r6449, %r6439;
	add.s32 	%r6451, %r6104, %r6423;
	add.s32 	%r6452, %r6451, %r6450;
	add.s32 	%r6453, %r6452, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6453, 21;
	shr.b32 	%rhs, %r6453, 11;
	add.u32 	%r6454, %lhs, %rhs;
	}
	add.s32 	%r6455, %r6454, %r6447;
	not.b32 	%r6456, %r6439;
	or.b32  	%r6457, %r6455, %r6456;
	xor.b32  	%r6458, %r6457, %r6447;
	add.s32 	%r6459, %r6023, %r6431;
	add.s32 	%r6460, %r6459, %r6458;
	add.s32 	%r6461, %r6460, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6461, 6;
	shr.b32 	%rhs, %r6461, 26;
	add.u32 	%r6462, %lhs, %rhs;
	}
	add.s32 	%r6463, %r6462, %r6455;
	not.b32 	%r6464, %r6447;
	or.b32  	%r6465, %r6463, %r6464;
	xor.b32  	%r6466, %r6465, %r6455;
	add.s32 	%r6467, %r6086, %r6439;
	add.s32 	%r6468, %r6467, %r6466;
	add.s32 	%r6469, %r6468, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6469, 10;
	shr.b32 	%rhs, %r6469, 22;
	add.u32 	%r6470, %lhs, %rhs;
	}
	add.s32 	%r6471, %r6470, %r6463;
	not.b32 	%r6472, %r6455;
	or.b32  	%r6473, %r6471, %r6472;
	xor.b32  	%r6474, %r6473, %r6463;
	add.s32 	%r6475, %r6005, %r6447;
	add.s32 	%r6476, %r6475, %r6474;
	add.s32 	%r6477, %r6476, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6477, 15;
	shr.b32 	%rhs, %r6477, 17;
	add.u32 	%r6478, %lhs, %rhs;
	}
	add.s32 	%r6479, %r6478, %r6471;
	not.b32 	%r6480, %r6463;
	or.b32  	%r6481, %r6479, %r6480;
	xor.b32  	%r6482, %r6481, %r6471;
	add.s32 	%r6483, %r6068, %r6455;
	add.s32 	%r6484, %r6483, %r6482;
	add.s32 	%r6485, %r6484, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6485, 21;
	shr.b32 	%rhs, %r6485, 11;
	add.u32 	%r6486, %lhs, %rhs;
	}
	add.s32 	%r153, %r6463, %r153;
	add.s32 	%r6487, %r6479, %r152;
	add.s32 	%r152, %r6487, %r6486;
	add.s32 	%r151, %r6479, %r151;
	add.s32 	%r150, %r6471, %r150;
	bra.uni 	BB5_81;

BB5_94:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_109:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_101:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_116:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_97:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_112:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_104:
	mov.u32 	%r21845, %r4556;
	bra.uni 	BB5_141;

BB5_119:
	mov.u32 	%r21845, %r4556;

BB5_141:
	or.b32  	%r21861, %r21845, %r149;
	or.b32  	%r21860, %r4557, %r148;
	or.b32  	%r21859, %r4558, %r147;
	or.b32  	%r21810, %r4559, %r146;
	or.b32  	%r21865, %r4560, %r145;
	or.b32  	%r21864, %r4561, %r144;
	or.b32  	%r21863, %r4562, %r143;
	or.b32  	%r21862, %r4563, %r142;
	or.b32  	%r21869, %r4564, %r141;
	or.b32  	%r21868, %r4565, %r140;
	or.b32  	%r21867, %r4566, %r139;
	or.b32  	%r21866, %r4567, %r138;
	or.b32  	%r21873, %r4568, %r137;
	or.b32  	%r21872, %r4569, %r136;
	or.b32  	%r21871, %r4570, %r135;
	or.b32  	%r21870, %r4571, %r134;

BB5_81:
	mul.wide.u32 	%rd69, %r21758, 613566757;
	shr.u64 	%rd70, %rd69, 32;
	cvt.u32.u64	%r9070, %rd70;
	sub.s32 	%r9071, %r21758, %r9070;
	shr.u32 	%r9072, %r9071, 1;
	add.s32 	%r9073, %r9072, %r9070;
	shr.u32 	%r9074, %r9073, 2;
	mul.lo.s32 	%r9075, %r9074, 7;
	sub.s32 	%r9076, %r21758, %r9075;
	setp.eq.s32	%p126, %r9076, 0;
	mov.u32 	%r21932, 0;
	mov.u32 	%r21933, %r21932;
	mov.u32 	%r22083, %r21911;
	@%p126 bra 	BB5_323;
	bra.uni 	BB5_82;

BB5_322:
	xor.b32  	%r13086, %r151, %r150;
	and.b32  	%r13087, %r13086, %r152;
	xor.b32  	%r13088, %r13087, %r150;
	add.s32 	%r13089, %r153, %r13088;
	or.b32  	%r13090, %r9078, %r1001;
	add.s32 	%r13091, %r13089, %r13090;
	add.s32 	%r13092, %r13091, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13092, 7;
	shr.b32 	%rhs, %r13092, 25;
	add.u32 	%r13093, %lhs, %rhs;
	}
	add.s32 	%r13094, %r13093, %r152;
	xor.b32  	%r13095, %r152, %r151;
	and.b32  	%r13096, %r13094, %r13095;
	xor.b32  	%r13097, %r13096, %r151;
	or.b32  	%r13098, %r9079, %r1000;
	add.s32 	%r13099, %r150, %r13098;
	add.s32 	%r13100, %r13099, %r13097;
	add.s32 	%r13101, %r13100, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13101, 12;
	shr.b32 	%rhs, %r13101, 20;
	add.u32 	%r13102, %lhs, %rhs;
	}
	add.s32 	%r13103, %r13102, %r13094;
	xor.b32  	%r13104, %r13094, %r152;
	and.b32  	%r13105, %r13103, %r13104;
	xor.b32  	%r13106, %r13105, %r152;
	or.b32  	%r13107, %r9080, %r999;
	add.s32 	%r13108, %r151, %r13107;
	add.s32 	%r13109, %r13108, %r13106;
	add.s32 	%r13110, %r13109, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13110, 17;
	shr.b32 	%rhs, %r13110, 15;
	add.u32 	%r13111, %lhs, %rhs;
	}
	add.s32 	%r13112, %r13111, %r13103;
	xor.b32  	%r13113, %r13103, %r13094;
	and.b32  	%r13114, %r13112, %r13113;
	xor.b32  	%r13115, %r13114, %r13094;
	or.b32  	%r13116, %r21998, %r998;
	add.s32 	%r13117, %r152, %r13116;
	add.s32 	%r13118, %r13117, %r13115;
	add.s32 	%r13119, %r13118, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13119, 22;
	shr.b32 	%rhs, %r13119, 10;
	add.u32 	%r13120, %lhs, %rhs;
	}
	add.s32 	%r13121, %r13120, %r13112;
	xor.b32  	%r13122, %r13112, %r13103;
	and.b32  	%r13123, %r13121, %r13122;
	xor.b32  	%r13124, %r13123, %r13103;
	or.b32  	%r13125, %r9082, %r997;
	add.s32 	%r13126, %r13125, %r13094;
	add.s32 	%r13127, %r13126, %r13124;
	add.s32 	%r13128, %r13127, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13128, 7;
	shr.b32 	%rhs, %r13128, 25;
	add.u32 	%r13129, %lhs, %rhs;
	}
	add.s32 	%r13130, %r13129, %r13121;
	xor.b32  	%r13131, %r13121, %r13112;
	and.b32  	%r13132, %r13130, %r13131;
	xor.b32  	%r13133, %r13132, %r13112;
	or.b32  	%r13134, %r9083, %r996;
	add.s32 	%r13135, %r13134, %r13103;
	add.s32 	%r13136, %r13135, %r13133;
	add.s32 	%r13137, %r13136, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13137, 12;
	shr.b32 	%rhs, %r13137, 20;
	add.u32 	%r13138, %lhs, %rhs;
	}
	add.s32 	%r13139, %r13138, %r13130;
	xor.b32  	%r13140, %r13130, %r13121;
	and.b32  	%r13141, %r13139, %r13140;
	xor.b32  	%r13142, %r13141, %r13121;
	or.b32  	%r13143, %r9084, %r995;
	add.s32 	%r13144, %r13143, %r13112;
	add.s32 	%r13145, %r13144, %r13142;
	add.s32 	%r13146, %r13145, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13146, 17;
	shr.b32 	%rhs, %r13146, 15;
	add.u32 	%r13147, %lhs, %rhs;
	}
	add.s32 	%r13148, %r13147, %r13139;
	xor.b32  	%r13149, %r13139, %r13130;
	and.b32  	%r13150, %r13148, %r13149;
	xor.b32  	%r13151, %r13150, %r13130;
	or.b32  	%r13152, %r9085, %r994;
	add.s32 	%r13153, %r13152, %r13121;
	add.s32 	%r13154, %r13153, %r13151;
	add.s32 	%r13155, %r13154, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13155, 22;
	shr.b32 	%rhs, %r13155, 10;
	add.u32 	%r13156, %lhs, %rhs;
	}
	add.s32 	%r13157, %r13156, %r13148;
	xor.b32  	%r13158, %r13148, %r13139;
	and.b32  	%r13159, %r13157, %r13158;
	xor.b32  	%r13160, %r13159, %r13139;
	or.b32  	%r13161, %r9086, %r993;
	add.s32 	%r13162, %r13161, %r13130;
	add.s32 	%r13163, %r13162, %r13160;
	add.s32 	%r13164, %r13163, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13164, 7;
	shr.b32 	%rhs, %r13164, 25;
	add.u32 	%r13165, %lhs, %rhs;
	}
	add.s32 	%r13166, %r13165, %r13157;
	xor.b32  	%r13167, %r13157, %r13148;
	and.b32  	%r13168, %r13166, %r13167;
	xor.b32  	%r13169, %r13168, %r13148;
	or.b32  	%r13170, %r9087, %r992;
	add.s32 	%r13171, %r13170, %r13139;
	add.s32 	%r13172, %r13171, %r13169;
	add.s32 	%r13173, %r13172, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13173, 12;
	shr.b32 	%rhs, %r13173, 20;
	add.u32 	%r13174, %lhs, %rhs;
	}
	add.s32 	%r13175, %r13174, %r13166;
	xor.b32  	%r13176, %r13166, %r13157;
	and.b32  	%r13177, %r13175, %r13176;
	xor.b32  	%r13178, %r13177, %r13157;
	or.b32  	%r13179, %r9088, %r991;
	add.s32 	%r13180, %r13179, %r13148;
	add.s32 	%r13181, %r13180, %r13178;
	add.s32 	%r13182, %r13181, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13182, 17;
	shr.b32 	%rhs, %r13182, 15;
	add.u32 	%r13183, %lhs, %rhs;
	}
	add.s32 	%r13184, %r13183, %r13175;
	xor.b32  	%r13185, %r13175, %r13166;
	and.b32  	%r13186, %r13184, %r13185;
	xor.b32  	%r13187, %r13186, %r13166;
	or.b32  	%r13188, %r9089, %r990;
	add.s32 	%r13189, %r13188, %r13157;
	add.s32 	%r13190, %r13189, %r13187;
	add.s32 	%r13191, %r13190, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13191, 22;
	shr.b32 	%rhs, %r13191, 10;
	add.u32 	%r13192, %lhs, %rhs;
	}
	add.s32 	%r13193, %r13192, %r13184;
	xor.b32  	%r13194, %r13184, %r13175;
	and.b32  	%r13195, %r13193, %r13194;
	xor.b32  	%r13196, %r13195, %r13175;
	or.b32  	%r13197, %r9090, %r989;
	add.s32 	%r13198, %r13197, %r13166;
	add.s32 	%r13199, %r13198, %r13196;
	add.s32 	%r13200, %r13199, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13200, 7;
	shr.b32 	%rhs, %r13200, 25;
	add.u32 	%r13201, %lhs, %rhs;
	}
	add.s32 	%r13202, %r13201, %r13193;
	xor.b32  	%r13203, %r13193, %r13184;
	and.b32  	%r13204, %r13202, %r13203;
	xor.b32  	%r13205, %r13204, %r13184;
	or.b32  	%r13206, %r9091, %r988;
	add.s32 	%r13207, %r13206, %r13175;
	add.s32 	%r13208, %r13207, %r13205;
	add.s32 	%r13209, %r13208, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13209, 12;
	shr.b32 	%rhs, %r13209, 20;
	add.u32 	%r13210, %lhs, %rhs;
	}
	add.s32 	%r13211, %r13210, %r13202;
	xor.b32  	%r13212, %r13202, %r13193;
	and.b32  	%r13213, %r13211, %r13212;
	xor.b32  	%r13214, %r13213, %r13193;
	or.b32  	%r13215, %r9092, %r987;
	add.s32 	%r13216, %r13215, %r13184;
	add.s32 	%r13217, %r13216, %r13214;
	add.s32 	%r13218, %r13217, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13218, 17;
	shr.b32 	%rhs, %r13218, 15;
	add.u32 	%r13219, %lhs, %rhs;
	}
	add.s32 	%r13220, %r13219, %r13211;
	xor.b32  	%r13221, %r13211, %r13202;
	and.b32  	%r13222, %r13220, %r13221;
	xor.b32  	%r13223, %r13222, %r13202;
	or.b32  	%r13224, %r9093, %r986;
	add.s32 	%r13225, %r13224, %r13193;
	add.s32 	%r13226, %r13225, %r13223;
	add.s32 	%r13227, %r13226, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13227, 22;
	shr.b32 	%rhs, %r13227, 10;
	add.u32 	%r13228, %lhs, %rhs;
	}
	add.s32 	%r13229, %r13228, %r13220;
	xor.b32  	%r13230, %r13229, %r13220;
	and.b32  	%r13231, %r13230, %r13211;
	xor.b32  	%r13232, %r13231, %r13220;
	add.s32 	%r13233, %r13098, %r13202;
	add.s32 	%r13234, %r13233, %r13232;
	add.s32 	%r13235, %r13234, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13235, 5;
	shr.b32 	%rhs, %r13235, 27;
	add.u32 	%r13236, %lhs, %rhs;
	}
	add.s32 	%r13237, %r13236, %r13229;
	xor.b32  	%r13238, %r13237, %r13229;
	and.b32  	%r13239, %r13238, %r13220;
	xor.b32  	%r13240, %r13239, %r13229;
	add.s32 	%r13241, %r13143, %r13211;
	add.s32 	%r13242, %r13241, %r13240;
	add.s32 	%r13243, %r13242, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13243, 9;
	shr.b32 	%rhs, %r13243, 23;
	add.u32 	%r13244, %lhs, %rhs;
	}
	add.s32 	%r13245, %r13244, %r13237;
	xor.b32  	%r13246, %r13245, %r13237;
	and.b32  	%r13247, %r13246, %r13229;
	xor.b32  	%r13248, %r13247, %r13237;
	add.s32 	%r13249, %r13188, %r13220;
	add.s32 	%r13250, %r13249, %r13248;
	add.s32 	%r13251, %r13250, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13251, 14;
	shr.b32 	%rhs, %r13251, 18;
	add.u32 	%r13252, %lhs, %rhs;
	}
	add.s32 	%r13253, %r13252, %r13245;
	xor.b32  	%r13254, %r13253, %r13245;
	and.b32  	%r13255, %r13254, %r13237;
	xor.b32  	%r13256, %r13255, %r13245;
	add.s32 	%r13257, %r13090, %r13229;
	add.s32 	%r13258, %r13257, %r13256;
	add.s32 	%r13259, %r13258, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13259, 20;
	shr.b32 	%rhs, %r13259, 12;
	add.u32 	%r13260, %lhs, %rhs;
	}
	add.s32 	%r13261, %r13260, %r13253;
	xor.b32  	%r13262, %r13261, %r13253;
	and.b32  	%r13263, %r13262, %r13245;
	xor.b32  	%r13264, %r13263, %r13253;
	add.s32 	%r13265, %r13134, %r13237;
	add.s32 	%r13266, %r13265, %r13264;
	add.s32 	%r13267, %r13266, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13267, 5;
	shr.b32 	%rhs, %r13267, 27;
	add.u32 	%r13268, %lhs, %rhs;
	}
	add.s32 	%r13269, %r13268, %r13261;
	xor.b32  	%r13270, %r13269, %r13261;
	and.b32  	%r13271, %r13270, %r13253;
	xor.b32  	%r13272, %r13271, %r13261;
	add.s32 	%r13273, %r13179, %r13245;
	add.s32 	%r13274, %r13273, %r13272;
	add.s32 	%r13275, %r13274, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13275, 9;
	shr.b32 	%rhs, %r13275, 23;
	add.u32 	%r13276, %lhs, %rhs;
	}
	add.s32 	%r13277, %r13276, %r13269;
	xor.b32  	%r13278, %r13277, %r13269;
	and.b32  	%r13279, %r13278, %r13261;
	xor.b32  	%r13280, %r13279, %r13269;
	add.s32 	%r13281, %r13224, %r13253;
	add.s32 	%r13282, %r13281, %r13280;
	add.s32 	%r13283, %r13282, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13283, 14;
	shr.b32 	%rhs, %r13283, 18;
	add.u32 	%r13284, %lhs, %rhs;
	}
	add.s32 	%r13285, %r13284, %r13277;
	xor.b32  	%r13286, %r13285, %r13277;
	and.b32  	%r13287, %r13286, %r13269;
	xor.b32  	%r13288, %r13287, %r13277;
	add.s32 	%r13289, %r13125, %r13261;
	add.s32 	%r13290, %r13289, %r13288;
	add.s32 	%r13291, %r13290, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13291, 20;
	shr.b32 	%rhs, %r13291, 12;
	add.u32 	%r13292, %lhs, %rhs;
	}
	add.s32 	%r13293, %r13292, %r13285;
	xor.b32  	%r13294, %r13293, %r13285;
	and.b32  	%r13295, %r13294, %r13277;
	xor.b32  	%r13296, %r13295, %r13285;
	add.s32 	%r13297, %r13170, %r13269;
	add.s32 	%r13298, %r13297, %r13296;
	add.s32 	%r13299, %r13298, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13299, 5;
	shr.b32 	%rhs, %r13299, 27;
	add.u32 	%r13300, %lhs, %rhs;
	}
	add.s32 	%r13301, %r13300, %r13293;
	xor.b32  	%r13302, %r13301, %r13293;
	and.b32  	%r13303, %r13302, %r13285;
	xor.b32  	%r13304, %r13303, %r13293;
	add.s32 	%r13305, %r13215, %r13277;
	add.s32 	%r13306, %r13305, %r13304;
	add.s32 	%r13307, %r13306, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13307, 9;
	shr.b32 	%rhs, %r13307, 23;
	add.u32 	%r13308, %lhs, %rhs;
	}
	add.s32 	%r13309, %r13308, %r13301;
	xor.b32  	%r13310, %r13309, %r13301;
	and.b32  	%r13311, %r13310, %r13293;
	xor.b32  	%r13312, %r13311, %r13301;
	add.s32 	%r13313, %r13116, %r13285;
	add.s32 	%r13314, %r13313, %r13312;
	add.s32 	%r13315, %r13314, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13315, 14;
	shr.b32 	%rhs, %r13315, 18;
	add.u32 	%r13316, %lhs, %rhs;
	}
	add.s32 	%r13317, %r13316, %r13309;
	xor.b32  	%r13318, %r13317, %r13309;
	and.b32  	%r13319, %r13318, %r13301;
	xor.b32  	%r13320, %r13319, %r13309;
	add.s32 	%r13321, %r13161, %r13293;
	add.s32 	%r13322, %r13321, %r13320;
	add.s32 	%r13323, %r13322, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13323, 20;
	shr.b32 	%rhs, %r13323, 12;
	add.u32 	%r13324, %lhs, %rhs;
	}
	add.s32 	%r13325, %r13324, %r13317;
	xor.b32  	%r13326, %r13325, %r13317;
	and.b32  	%r13327, %r13326, %r13309;
	xor.b32  	%r13328, %r13327, %r13317;
	add.s32 	%r13329, %r13206, %r13301;
	add.s32 	%r13330, %r13329, %r13328;
	add.s32 	%r13331, %r13330, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13331, 5;
	shr.b32 	%rhs, %r13331, 27;
	add.u32 	%r13332, %lhs, %rhs;
	}
	add.s32 	%r13333, %r13332, %r13325;
	xor.b32  	%r13334, %r13333, %r13325;
	and.b32  	%r13335, %r13334, %r13317;
	xor.b32  	%r13336, %r13335, %r13325;
	add.s32 	%r13337, %r13107, %r13309;
	add.s32 	%r13338, %r13337, %r13336;
	add.s32 	%r13339, %r13338, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13339, 9;
	shr.b32 	%rhs, %r13339, 23;
	add.u32 	%r13340, %lhs, %rhs;
	}
	add.s32 	%r13341, %r13340, %r13333;
	xor.b32  	%r13342, %r13341, %r13333;
	and.b32  	%r13343, %r13342, %r13325;
	xor.b32  	%r13344, %r13343, %r13333;
	add.s32 	%r13345, %r13152, %r13317;
	add.s32 	%r13346, %r13345, %r13344;
	add.s32 	%r13347, %r13346, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13347, 14;
	shr.b32 	%rhs, %r13347, 18;
	add.u32 	%r13348, %lhs, %rhs;
	}
	add.s32 	%r13349, %r13348, %r13341;
	xor.b32  	%r13350, %r13349, %r13341;
	and.b32  	%r13351, %r13350, %r13333;
	xor.b32  	%r13352, %r13351, %r13341;
	add.s32 	%r13353, %r13197, %r13325;
	add.s32 	%r13354, %r13353, %r13352;
	add.s32 	%r13355, %r13354, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13355, 20;
	shr.b32 	%rhs, %r13355, 12;
	add.u32 	%r13356, %lhs, %rhs;
	}
	add.s32 	%r13357, %r13356, %r13349;
	xor.b32  	%r13358, %r13357, %r13349;
	xor.b32  	%r13359, %r13358, %r13341;
	add.s32 	%r13360, %r13134, %r13333;
	add.s32 	%r13361, %r13360, %r13359;
	add.s32 	%r13362, %r13361, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13362, 4;
	shr.b32 	%rhs, %r13362, 28;
	add.u32 	%r13363, %lhs, %rhs;
	}
	add.s32 	%r13364, %r13363, %r13357;
	xor.b32  	%r13365, %r13364, %r13358;
	add.s32 	%r13366, %r13161, %r13341;
	add.s32 	%r13367, %r13366, %r13365;
	add.s32 	%r13368, %r13367, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13368, 11;
	shr.b32 	%rhs, %r13368, 21;
	add.u32 	%r13369, %lhs, %rhs;
	}
	add.s32 	%r13370, %r13369, %r13364;
	xor.b32  	%r13371, %r13370, %r13364;
	xor.b32  	%r13372, %r13371, %r13357;
	add.s32 	%r13373, %r13188, %r13349;
	add.s32 	%r13374, %r13373, %r13372;
	add.s32 	%r13375, %r13374, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13375, 16;
	shr.b32 	%rhs, %r13375, 16;
	add.u32 	%r13376, %lhs, %rhs;
	}
	add.s32 	%r13377, %r13376, %r13370;
	xor.b32  	%r13378, %r13377, %r13371;
	add.s32 	%r13379, %r13215, %r13357;
	add.s32 	%r13380, %r13379, %r13378;
	add.s32 	%r13381, %r13380, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13381, 23;
	shr.b32 	%rhs, %r13381, 9;
	add.u32 	%r13382, %lhs, %rhs;
	}
	add.s32 	%r13383, %r13382, %r13377;
	xor.b32  	%r13384, %r13383, %r13377;
	xor.b32  	%r13385, %r13384, %r13370;
	add.s32 	%r13386, %r13098, %r13364;
	add.s32 	%r13387, %r13386, %r13385;
	add.s32 	%r13388, %r13387, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13388, 4;
	shr.b32 	%rhs, %r13388, 28;
	add.u32 	%r13389, %lhs, %rhs;
	}
	add.s32 	%r13390, %r13389, %r13383;
	xor.b32  	%r13391, %r13390, %r13384;
	add.s32 	%r13392, %r13125, %r13370;
	add.s32 	%r13393, %r13392, %r13391;
	add.s32 	%r13394, %r13393, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13394, 11;
	shr.b32 	%rhs, %r13394, 21;
	add.u32 	%r13395, %lhs, %rhs;
	}
	add.s32 	%r13396, %r13395, %r13390;
	xor.b32  	%r13397, %r13396, %r13390;
	xor.b32  	%r13398, %r13397, %r13383;
	add.s32 	%r13399, %r13152, %r13377;
	add.s32 	%r13400, %r13399, %r13398;
	add.s32 	%r13401, %r13400, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13401, 16;
	shr.b32 	%rhs, %r13401, 16;
	add.u32 	%r13402, %lhs, %rhs;
	}
	add.s32 	%r13403, %r13402, %r13396;
	xor.b32  	%r13404, %r13403, %r13397;
	add.s32 	%r13405, %r13179, %r13383;
	add.s32 	%r13406, %r13405, %r13404;
	add.s32 	%r13407, %r13406, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13407, 23;
	shr.b32 	%rhs, %r13407, 9;
	add.u32 	%r13408, %lhs, %rhs;
	}
	add.s32 	%r13409, %r13408, %r13403;
	xor.b32  	%r13410, %r13409, %r13403;
	xor.b32  	%r13411, %r13410, %r13396;
	add.s32 	%r13412, %r13206, %r13390;
	add.s32 	%r13413, %r13412, %r13411;
	add.s32 	%r13414, %r13413, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13414, 4;
	shr.b32 	%rhs, %r13414, 28;
	add.u32 	%r13415, %lhs, %rhs;
	}
	add.s32 	%r13416, %r13415, %r13409;
	xor.b32  	%r13417, %r13416, %r13410;
	add.s32 	%r13418, %r13090, %r13396;
	add.s32 	%r13419, %r13418, %r13417;
	add.s32 	%r13420, %r13419, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13420, 11;
	shr.b32 	%rhs, %r13420, 21;
	add.u32 	%r13421, %lhs, %rhs;
	}
	add.s32 	%r13422, %r13421, %r13416;
	xor.b32  	%r13423, %r13422, %r13416;
	xor.b32  	%r13424, %r13423, %r13409;
	add.s32 	%r13425, %r13116, %r13403;
	add.s32 	%r13426, %r13425, %r13424;
	add.s32 	%r13427, %r13426, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13427, 16;
	shr.b32 	%rhs, %r13427, 16;
	add.u32 	%r13428, %lhs, %rhs;
	}
	add.s32 	%r13429, %r13428, %r13422;
	xor.b32  	%r13430, %r13429, %r13423;
	add.s32 	%r13431, %r13143, %r13409;
	add.s32 	%r13432, %r13431, %r13430;
	add.s32 	%r13433, %r13432, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13433, 23;
	shr.b32 	%rhs, %r13433, 9;
	add.u32 	%r13434, %lhs, %rhs;
	}
	add.s32 	%r13435, %r13434, %r13429;
	xor.b32  	%r13436, %r13435, %r13429;
	xor.b32  	%r13437, %r13436, %r13422;
	add.s32 	%r13438, %r13170, %r13416;
	add.s32 	%r13439, %r13438, %r13437;
	add.s32 	%r13440, %r13439, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13440, 4;
	shr.b32 	%rhs, %r13440, 28;
	add.u32 	%r13441, %lhs, %rhs;
	}
	add.s32 	%r13442, %r13441, %r13435;
	xor.b32  	%r13443, %r13442, %r13436;
	add.s32 	%r13444, %r13197, %r13422;
	add.s32 	%r13445, %r13444, %r13443;
	add.s32 	%r13446, %r13445, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13446, 11;
	shr.b32 	%rhs, %r13446, 21;
	add.u32 	%r13447, %lhs, %rhs;
	}
	add.s32 	%r13448, %r13447, %r13442;
	xor.b32  	%r13449, %r13448, %r13442;
	xor.b32  	%r13450, %r13449, %r13435;
	add.s32 	%r13451, %r13224, %r13429;
	add.s32 	%r13452, %r13451, %r13450;
	add.s32 	%r13453, %r13452, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13453, 16;
	shr.b32 	%rhs, %r13453, 16;
	add.u32 	%r13454, %lhs, %rhs;
	}
	add.s32 	%r13455, %r13454, %r13448;
	xor.b32  	%r13456, %r13455, %r13449;
	add.s32 	%r13457, %r13107, %r13435;
	add.s32 	%r13458, %r13457, %r13456;
	add.s32 	%r13459, %r13458, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13459, 23;
	shr.b32 	%rhs, %r13459, 9;
	add.u32 	%r13460, %lhs, %rhs;
	}
	add.s32 	%r13461, %r13460, %r13455;
	not.b32 	%r13462, %r13448;
	or.b32  	%r13463, %r13461, %r13462;
	xor.b32  	%r13464, %r13463, %r13455;
	add.s32 	%r13465, %r13090, %r13442;
	add.s32 	%r13466, %r13465, %r13464;
	add.s32 	%r13467, %r13466, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13467, 6;
	shr.b32 	%rhs, %r13467, 26;
	add.u32 	%r13468, %lhs, %rhs;
	}
	add.s32 	%r13469, %r13468, %r13461;
	not.b32 	%r13470, %r13455;
	or.b32  	%r13471, %r13469, %r13470;
	xor.b32  	%r13472, %r13471, %r13461;
	add.s32 	%r13473, %r13152, %r13448;
	add.s32 	%r13474, %r13473, %r13472;
	add.s32 	%r13475, %r13474, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13475, 10;
	shr.b32 	%rhs, %r13475, 22;
	add.u32 	%r13476, %lhs, %rhs;
	}
	add.s32 	%r13477, %r13476, %r13469;
	not.b32 	%r13478, %r13461;
	or.b32  	%r13479, %r13477, %r13478;
	xor.b32  	%r13480, %r13479, %r13469;
	add.s32 	%r13481, %r13215, %r13455;
	add.s32 	%r13482, %r13481, %r13480;
	add.s32 	%r13483, %r13482, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13483, 15;
	shr.b32 	%rhs, %r13483, 17;
	add.u32 	%r13484, %lhs, %rhs;
	}
	add.s32 	%r13485, %r13484, %r13477;
	not.b32 	%r13486, %r13469;
	or.b32  	%r13487, %r13485, %r13486;
	xor.b32  	%r13488, %r13487, %r13477;
	add.s32 	%r13489, %r13134, %r13461;
	add.s32 	%r13490, %r13489, %r13488;
	add.s32 	%r13491, %r13490, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13491, 21;
	shr.b32 	%rhs, %r13491, 11;
	add.u32 	%r13492, %lhs, %rhs;
	}
	add.s32 	%r13493, %r13492, %r13485;
	not.b32 	%r13494, %r13477;
	or.b32  	%r13495, %r13493, %r13494;
	xor.b32  	%r13496, %r13495, %r13485;
	add.s32 	%r13497, %r13197, %r13469;
	add.s32 	%r13498, %r13497, %r13496;
	add.s32 	%r13499, %r13498, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13499, 6;
	shr.b32 	%rhs, %r13499, 26;
	add.u32 	%r13500, %lhs, %rhs;
	}
	add.s32 	%r13501, %r13500, %r13493;
	not.b32 	%r13502, %r13485;
	or.b32  	%r13503, %r13501, %r13502;
	xor.b32  	%r13504, %r13503, %r13493;
	add.s32 	%r13505, %r13116, %r13477;
	add.s32 	%r13506, %r13505, %r13504;
	add.s32 	%r13507, %r13506, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13507, 10;
	shr.b32 	%rhs, %r13507, 22;
	add.u32 	%r13508, %lhs, %rhs;
	}
	add.s32 	%r13509, %r13508, %r13501;
	not.b32 	%r13510, %r13493;
	or.b32  	%r13511, %r13509, %r13510;
	xor.b32  	%r13512, %r13511, %r13501;
	add.s32 	%r13513, %r13179, %r13485;
	add.s32 	%r13514, %r13513, %r13512;
	add.s32 	%r13515, %r13514, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13515, 15;
	shr.b32 	%rhs, %r13515, 17;
	add.u32 	%r13516, %lhs, %rhs;
	}
	add.s32 	%r13517, %r13516, %r13509;
	not.b32 	%r13518, %r13501;
	or.b32  	%r13519, %r13517, %r13518;
	xor.b32  	%r13520, %r13519, %r13509;
	add.s32 	%r13521, %r13098, %r13493;
	add.s32 	%r13522, %r13521, %r13520;
	add.s32 	%r13523, %r13522, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13523, 21;
	shr.b32 	%rhs, %r13523, 11;
	add.u32 	%r13524, %lhs, %rhs;
	}
	add.s32 	%r13525, %r13524, %r13517;
	not.b32 	%r13526, %r13509;
	or.b32  	%r13527, %r13525, %r13526;
	xor.b32  	%r13528, %r13527, %r13517;
	add.s32 	%r13529, %r13161, %r13501;
	add.s32 	%r13530, %r13529, %r13528;
	add.s32 	%r13531, %r13530, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13531, 6;
	shr.b32 	%rhs, %r13531, 26;
	add.u32 	%r13532, %lhs, %rhs;
	}
	add.s32 	%r13533, %r13532, %r13525;
	not.b32 	%r13534, %r13517;
	or.b32  	%r13535, %r13533, %r13534;
	xor.b32  	%r13536, %r13535, %r13525;
	add.s32 	%r13537, %r13224, %r13509;
	add.s32 	%r13538, %r13537, %r13536;
	add.s32 	%r13539, %r13538, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13539, 10;
	shr.b32 	%rhs, %r13539, 22;
	add.u32 	%r13540, %lhs, %rhs;
	}
	add.s32 	%r13541, %r13540, %r13533;
	not.b32 	%r13542, %r13525;
	or.b32  	%r13543, %r13541, %r13542;
	xor.b32  	%r13544, %r13543, %r13533;
	add.s32 	%r13545, %r13143, %r13517;
	add.s32 	%r13546, %r13545, %r13544;
	add.s32 	%r13547, %r13546, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13547, 15;
	shr.b32 	%rhs, %r13547, 17;
	add.u32 	%r13548, %lhs, %rhs;
	}
	add.s32 	%r13549, %r13548, %r13541;
	not.b32 	%r13550, %r13533;
	or.b32  	%r13551, %r13549, %r13550;
	xor.b32  	%r13552, %r13551, %r13541;
	add.s32 	%r13553, %r13206, %r13525;
	add.s32 	%r13554, %r13553, %r13552;
	add.s32 	%r13555, %r13554, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13555, 21;
	shr.b32 	%rhs, %r13555, 11;
	add.u32 	%r13556, %lhs, %rhs;
	}
	add.s32 	%r13557, %r13556, %r13549;
	not.b32 	%r13558, %r13541;
	or.b32  	%r13559, %r13557, %r13558;
	xor.b32  	%r13560, %r13559, %r13549;
	add.s32 	%r13561, %r13125, %r13533;
	add.s32 	%r13562, %r13561, %r13560;
	add.s32 	%r13563, %r13562, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13563, 6;
	shr.b32 	%rhs, %r13563, 26;
	add.u32 	%r13564, %lhs, %rhs;
	}
	add.s32 	%r13565, %r13564, %r13557;
	not.b32 	%r13566, %r13549;
	or.b32  	%r13567, %r13565, %r13566;
	xor.b32  	%r13568, %r13567, %r13557;
	add.s32 	%r13569, %r13188, %r13541;
	add.s32 	%r13570, %r13569, %r13568;
	add.s32 	%r13571, %r13570, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13571, 10;
	shr.b32 	%rhs, %r13571, 22;
	add.u32 	%r13572, %lhs, %rhs;
	}
	add.s32 	%r13573, %r13572, %r13565;
	not.b32 	%r13574, %r13557;
	or.b32  	%r13575, %r13573, %r13574;
	xor.b32  	%r13576, %r13575, %r13565;
	add.s32 	%r13577, %r13107, %r13549;
	add.s32 	%r13578, %r13577, %r13576;
	add.s32 	%r13579, %r13578, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13579, 15;
	shr.b32 	%rhs, %r13579, 17;
	add.u32 	%r13580, %lhs, %rhs;
	}
	add.s32 	%r13581, %r13580, %r13573;
	not.b32 	%r13582, %r13565;
	or.b32  	%r13583, %r13581, %r13582;
	xor.b32  	%r13584, %r13583, %r13573;
	add.s32 	%r13585, %r13170, %r13557;
	add.s32 	%r13586, %r13585, %r13584;
	add.s32 	%r13587, %r13586, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r13587, 21;
	shr.b32 	%rhs, %r13587, 11;
	add.u32 	%r13588, %lhs, %rhs;
	}
	add.s32 	%r153, %r13565, %r153;
	add.s32 	%r13589, %r13581, %r152;
	add.s32 	%r152, %r13589, %r13588;
	add.s32 	%r151, %r13581, %r151;
	add.s32 	%r150, %r13573, %r150;
	add.s32 	%r21932, %r21932, 64;
	add.s32 	%r21933, %r21933, 16;
	add.s32 	%r21911, %r21911, 64;

BB5_82:
	mov.u32 	%r1001, %r21861;
	mov.u32 	%r1000, %r21860;
	mov.u32 	%r999, %r21859;
	mov.u32 	%r998, %r21810;
	mov.u32 	%r997, %r21865;
	mov.u32 	%r996, %r21864;
	mov.u32 	%r995, %r21863;
	mov.u32 	%r994, %r21862;
	mov.u32 	%r993, %r21869;
	mov.u32 	%r992, %r21868;
	mov.u32 	%r991, %r21867;
	mov.u32 	%r990, %r21866;
	mov.u32 	%r989, %r21873;
	mov.u32 	%r988, %r21872;
	mov.u32 	%r987, %r21871;
	mov.u32 	%r986, %r21870;
	add.s32 	%r9077, %r2, -64;
	setp.lt.s32	%p127, %r21932, %r9077;
	mul.wide.s32 	%rd71, %r21933, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.v4.u32 	{%r9078, %r9079, %r9080, %r9081}, [%rd72];
	ld.local.v4.u32 	{%r9082, %r9083, %r9084, %r9085}, [%rd72+16];
	ld.local.v4.u32 	{%r9086, %r9087, %r9088, %r9089}, [%rd72+32];
	ld.local.v4.u32 	{%r9090, %r9091, %r9092, %r9093}, [%rd72+48];
	and.b32  	%r1024, %r21911, 3;
	mov.u32 	%r9094, 4;
	sub.s32 	%r1025, %r9094, %r1024;
	@%p127 bra 	BB5_279;
	bra.uni 	BB5_83;

BB5_279:
	bfe.u32 	%r11693, %r21911, 2, 4;
	mov.u32 	%r21810, 0;
	setp.gt.s32	%p191, %r11693, 7;
	@%p191 bra 	BB5_295;

	setp.gt.s32	%p203, %r11693, 3;
	@%p203 bra 	BB5_288;

	setp.gt.s32	%p209, %r11693, 1;
	@%p209 bra 	BB5_285;

	setp.eq.s32	%p212, %r11693, 0;
	@%p212 bra 	BB5_321;
	bra.uni 	BB5_283;

BB5_321:
	and.b32  	%r13082, %r1025, 3;
	shl.b32 	%r13083, %r13082, 2;
	mov.u32 	%r13084, 1985229328;
	shr.u32 	%r13085, %r13084, %r13083;
	and.b32  	%r13066, %r13085, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r12999, %r9093, %r21810, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13003, %r9092, %r9093, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13007, %r9091, %r9092, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13011, %r9090, %r9091, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13015, %r9089, %r9090, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13019, %r9088, %r9089, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13023, %r9087, %r9088, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13027, %r9086, %r9087, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13031, %r9085, %r9086, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13035, %r9084, %r9085, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13039, %r9083, %r9084, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13043, %r9082, %r9083, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13047, %r9081, %r9082, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13051, %r9080, %r9081, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13055, %r9079, %r9080, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13059, %r9078, %r9079, %r13066;
	// inline asm
	// inline asm
	prmt.b32 %r13063, %r21810, %r9078, %r13066;
	// inline asm
	setp.eq.s32	%p229, %r1024, 0;
	selp.b32	%r21861, 0, %r12999, %p229;
	selp.b32	%r21998, %r13047, %r13051, %p229;
	selp.b32	%r9080, %r13051, %r13055, %p229;
	selp.b32	%r9079, %r13055, %r13059, %p229;
	selp.b32	%r9078, %r13059, %r13063, %p229;
	selp.b32	%r9085, %r13031, %r13035, %p229;
	selp.b32	%r9084, %r13035, %r13039, %p229;
	selp.b32	%r9083, %r13039, %r13043, %p229;
	selp.b32	%r9082, %r13043, %r13047, %p229;
	selp.b32	%r9089, %r13015, %r13019, %p229;
	selp.b32	%r9088, %r13019, %r13023, %p229;
	selp.b32	%r9087, %r13023, %r13027, %p229;
	selp.b32	%r9086, %r13027, %r13031, %p229;
	selp.b32	%r9093, %r12999, %r13003, %p229;
	selp.b32	%r9092, %r13003, %r13007, %p229;
	selp.b32	%r9091, %r13007, %r13011, %p229;
	selp.b32	%r9090, %r13011, %r13015, %p229;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	bra.uni 	BB5_322;

BB5_295:
	setp.gt.s32	%p192, %r11693, 11;
	@%p192 bra 	BB5_303;

	setp.gt.s32	%p198, %r11693, 9;
	@%p198 bra 	BB5_300;

	setp.eq.s32	%p201, %r11693, 8;
	@%p201 bra 	BB5_315;
	bra.uni 	BB5_298;

BB5_315:
	and.b32  	%r12386, %r1025, 3;
	shl.b32 	%r12387, %r12386, 2;
	mov.u32 	%r12388, 1985229328;
	shr.u32 	%r12389, %r12388, %r12387;
	and.b32  	%r12370, %r12389, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r12303, %r9093, %r21866, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12307, %r9092, %r9093, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12311, %r9091, %r9092, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12315, %r9090, %r9091, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12319, %r9089, %r9090, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12323, %r9088, %r9089, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12327, %r9087, %r9088, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12331, %r9086, %r9087, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12335, %r9085, %r9086, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12339, %r9084, %r9085, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12343, %r9083, %r9084, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12347, %r9082, %r9083, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12351, %r9081, %r9082, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12355, %r9080, %r9081, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12359, %r9079, %r9080, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12363, %r9078, %r9079, %r12370;
	// inline asm
	// inline asm
	prmt.b32 %r12367, %r21866, %r9078, %r12370;
	// inline asm
	setp.eq.s32	%p221, %r1024, 0;
	selp.b32	%r21810, %r12319, %r12323, %p221;
	selp.b32	%r21859, %r12323, %r12327, %p221;
	selp.b32	%r21860, %r12327, %r12331, %p221;
	selp.b32	%r21861, %r12331, %r12335, %p221;
	selp.b32	%r21862, %r12303, %r12307, %p221;
	selp.b32	%r21863, %r12307, %r12311, %p221;
	selp.b32	%r21864, %r12311, %r12315, %p221;
	selp.b32	%r21865, %r12315, %r12319, %p221;
	selp.b32	%r21869, 0, %r12303, %p221;
	selp.b32	%r9089, %r12351, %r12355, %p221;
	selp.b32	%r9088, %r12355, %r12359, %p221;
	selp.b32	%r9087, %r12359, %r12363, %p221;
	selp.b32	%r9086, %r12363, %r12367, %p221;
	selp.b32	%r9093, %r12335, %r12339, %p221;
	selp.b32	%r9092, %r12339, %r12343, %p221;
	selp.b32	%r9091, %r12343, %r12347, %p221;
	selp.b32	%r9090, %r12347, %r12351, %p221;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21998, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;
	mov.u32 	%r9085, %r21866;
	bra.uni 	BB5_316;

BB5_288:
	setp.gt.s32	%p204, %r11693, 5;
	@%p204 bra 	BB5_292;

	setp.eq.s32	%p207, %r11693, 4;
	@%p207 bra 	BB5_318;
	bra.uni 	BB5_290;

BB5_318:
	and.b32  	%r12734, %r1025, 3;
	shl.b32 	%r12735, %r12734, 2;
	mov.u32 	%r12736, 1985229328;
	shr.u32 	%r12737, %r12736, %r12735;
	and.b32  	%r12718, %r12737, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r12651, %r9093, %r21862, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12655, %r9092, %r9093, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12659, %r9091, %r9092, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12663, %r9090, %r9091, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12667, %r9089, %r9090, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12671, %r9088, %r9089, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12675, %r9087, %r9088, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12679, %r9086, %r9087, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12683, %r9085, %r9086, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12687, %r9084, %r9085, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12691, %r9083, %r9084, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12695, %r9082, %r9083, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12699, %r9081, %r9082, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12703, %r9080, %r9081, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12707, %r9079, %r9080, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12711, %r9078, %r9079, %r12718;
	// inline asm
	// inline asm
	prmt.b32 %r12715, %r21862, %r9078, %r12718;
	// inline asm
	setp.eq.s32	%p225, %r1024, 0;
	selp.b32	%r21810, %r12651, %r12655, %p225;
	selp.b32	%r21859, %r12655, %r12659, %p225;
	selp.b32	%r21860, %r12659, %r12663, %p225;
	selp.b32	%r21861, %r12663, %r12667, %p225;
	selp.b32	%r21865, 0, %r12651, %p225;
	selp.b32	%r9085, %r12699, %r12703, %p225;
	selp.b32	%r9084, %r12703, %r12707, %p225;
	selp.b32	%r9083, %r12707, %r12711, %p225;
	selp.b32	%r9082, %r12711, %r12715, %p225;
	selp.b32	%r9089, %r12683, %r12687, %p225;
	selp.b32	%r9088, %r12687, %r12691, %p225;
	selp.b32	%r9087, %r12691, %r12695, %p225;
	selp.b32	%r9086, %r12695, %r12699, %p225;
	selp.b32	%r9093, %r12667, %r12671, %p225;
	selp.b32	%r9092, %r12671, %r12675, %p225;
	selp.b32	%r9091, %r12675, %r12679, %p225;
	selp.b32	%r9090, %r12679, %r12683, %p225;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21998, %r21862;
	bra.uni 	BB5_319;

BB5_303:
	setp.gt.s32	%p193, %r11693, 13;
	@%p193 bra 	BB5_307;

	setp.eq.s32	%p196, %r11693, 12;
	@%p196 bra 	BB5_312;
	bra.uni 	BB5_305;

BB5_312:
	and.b32  	%r12038, %r1025, 3;
	shl.b32 	%r12039, %r12038, 2;
	mov.u32 	%r12040, 1985229328;
	shr.u32 	%r12041, %r12040, %r12039;
	and.b32  	%r12022, %r12041, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r11955, %r9093, %r21870, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11959, %r9092, %r9093, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11963, %r9091, %r9092, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11967, %r9090, %r9091, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11971, %r9089, %r9090, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11975, %r9088, %r9089, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11979, %r9087, %r9088, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11983, %r9086, %r9087, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11987, %r9085, %r9086, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11991, %r9084, %r9085, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11995, %r9083, %r9084, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r11999, %r9082, %r9083, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r12003, %r9081, %r9082, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r12007, %r9080, %r9081, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r12011, %r9079, %r9080, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r12015, %r9078, %r9079, %r12022;
	// inline asm
	// inline asm
	prmt.b32 %r12019, %r21870, %r9078, %r12022;
	// inline asm
	setp.eq.s32	%p217, %r1024, 0;
	selp.b32	%r21810, %r11987, %r11991, %p217;
	selp.b32	%r21859, %r11991, %r11995, %p217;
	selp.b32	%r21860, %r11995, %r11999, %p217;
	selp.b32	%r21861, %r11999, %r12003, %p217;
	selp.b32	%r21862, %r11971, %r11975, %p217;
	selp.b32	%r21863, %r11975, %r11979, %p217;
	selp.b32	%r21864, %r11979, %r11983, %p217;
	selp.b32	%r21865, %r11983, %r11987, %p217;
	selp.b32	%r21866, %r11955, %r11959, %p217;
	selp.b32	%r21867, %r11959, %r11963, %p217;
	selp.b32	%r21868, %r11963, %r11967, %p217;
	selp.b32	%r21869, %r11967, %r11971, %p217;
	selp.b32	%r21873, 0, %r11955, %p217;
	selp.b32	%r9093, %r12003, %r12007, %p217;
	selp.b32	%r9092, %r12007, %r12011, %p217;
	selp.b32	%r9091, %r12011, %r12015, %p217;
	selp.b32	%r9090, %r12015, %r12019, %p217;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21998, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;
	mov.u32 	%r9089, %r21870;
	bra.uni 	BB5_313;

BB5_285:
	setp.eq.s32	%p210, %r11693, 2;
	@%p210 bra 	BB5_320;
	bra.uni 	BB5_286;

BB5_320:
	and.b32  	%r12908, %r1025, 3;
	shl.b32 	%r12909, %r12908, 2;
	mov.u32 	%r12910, 1985229328;
	shr.u32 	%r12911, %r12910, %r12909;
	and.b32  	%r12892, %r12911, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r12825, %r9093, %r21810, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12829, %r9092, %r9093, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12833, %r9091, %r9092, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12837, %r9090, %r9091, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12841, %r9089, %r9090, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12845, %r9088, %r9089, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12849, %r9087, %r9088, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12853, %r9086, %r9087, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12857, %r9085, %r9086, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12861, %r9084, %r9085, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12865, %r9083, %r9084, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12869, %r9082, %r9083, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12873, %r9081, %r9082, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12877, %r9080, %r9081, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12881, %r9079, %r9080, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12885, %r9078, %r9079, %r12892;
	// inline asm
	// inline asm
	prmt.b32 %r12889, %r21810, %r9078, %r12892;
	// inline asm
	setp.eq.s32	%p227, %r1024, 0;
	selp.b32	%r21859, 0, %r12825, %p227;
	selp.b32	%r21860, %r12825, %r12829, %p227;
	selp.b32	%r21861, %r12829, %r12833, %p227;
	selp.b32	%r21998, %r12881, %r12885, %p227;
	selp.b32	%r9080, %r12885, %r12889, %p227;
	selp.b32	%r9085, %r12865, %r12869, %p227;
	selp.b32	%r9084, %r12869, %r12873, %p227;
	selp.b32	%r9083, %r12873, %r12877, %p227;
	selp.b32	%r9082, %r12877, %r12881, %p227;
	selp.b32	%r9089, %r12849, %r12853, %p227;
	selp.b32	%r9088, %r12853, %r12857, %p227;
	selp.b32	%r9087, %r12857, %r12861, %p227;
	selp.b32	%r9086, %r12861, %r12865, %p227;
	selp.b32	%r9093, %r12833, %r12837, %p227;
	selp.b32	%r9092, %r12837, %r12841, %p227;
	selp.b32	%r9091, %r12841, %r12845, %p227;
	selp.b32	%r9090, %r12845, %r12849, %p227;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r9079, %r21810;
	mov.u32 	%r9078, %r21810;
	bra.uni 	BB5_322;

BB5_300:
	setp.eq.s32	%p199, %r11693, 10;
	@%p199 bra 	BB5_314;
	bra.uni 	BB5_301;

BB5_314:
	and.b32  	%r12212, %r1025, 3;
	shl.b32 	%r12213, %r12212, 2;
	mov.u32 	%r12214, 1985229328;
	shr.u32 	%r12215, %r12214, %r12213;
	and.b32  	%r12196, %r12215, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r12129, %r9093, %r21866, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12133, %r9092, %r9093, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12137, %r9091, %r9092, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12141, %r9090, %r9091, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12145, %r9089, %r9090, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12149, %r9088, %r9089, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12153, %r9087, %r9088, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12157, %r9086, %r9087, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12161, %r9085, %r9086, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12165, %r9084, %r9085, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12169, %r9083, %r9084, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12173, %r9082, %r9083, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12177, %r9081, %r9082, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12181, %r9080, %r9081, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12185, %r9079, %r9080, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12189, %r9078, %r9079, %r12196;
	// inline asm
	// inline asm
	prmt.b32 %r12193, %r21866, %r9078, %r12196;
	// inline asm
	setp.eq.s32	%p219, %r1024, 0;
	selp.b32	%r21810, %r12153, %r12157, %p219;
	selp.b32	%r21859, %r12157, %r12161, %p219;
	selp.b32	%r21860, %r12161, %r12165, %p219;
	selp.b32	%r21861, %r12165, %r12169, %p219;
	selp.b32	%r21862, %r12137, %r12141, %p219;
	selp.b32	%r21863, %r12141, %r12145, %p219;
	selp.b32	%r21864, %r12145, %r12149, %p219;
	selp.b32	%r21865, %r12149, %r12153, %p219;
	selp.b32	%r21867, 0, %r12129, %p219;
	selp.b32	%r21868, %r12129, %r12133, %p219;
	selp.b32	%r21869, %r12133, %r12137, %p219;
	selp.b32	%r9089, %r12185, %r12189, %p219;
	selp.b32	%r9088, %r12189, %r12193, %p219;
	selp.b32	%r9093, %r12169, %r12173, %p219;
	selp.b32	%r9092, %r12173, %r12177, %p219;
	selp.b32	%r9091, %r12177, %r12181, %p219;
	selp.b32	%r9090, %r12181, %r12185, %p219;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21998, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;
	mov.u32 	%r9085, %r21866;
	mov.u32 	%r9084, %r21866;
	mov.u32 	%r9083, %r21866;
	mov.u32 	%r9082, %r21866;
	mov.u32 	%r9087, %r21866;
	mov.u32 	%r9086, %r21866;
	bra.uni 	BB5_322;

BB5_292:
	setp.eq.s32	%p205, %r11693, 6;
	@%p205 bra 	BB5_317;
	bra.uni 	BB5_293;

BB5_317:
	and.b32  	%r12560, %r1025, 3;
	shl.b32 	%r12561, %r12560, 2;
	mov.u32 	%r12562, 1985229328;
	shr.u32 	%r12563, %r12562, %r12561;
	and.b32  	%r12544, %r12563, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r12477, %r9093, %r21862, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12481, %r9092, %r9093, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12485, %r9091, %r9092, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12489, %r9090, %r9091, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12493, %r9089, %r9090, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12497, %r9088, %r9089, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12501, %r9087, %r9088, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12505, %r9086, %r9087, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12509, %r9085, %r9086, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12513, %r9084, %r9085, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12517, %r9083, %r9084, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12521, %r9082, %r9083, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12525, %r9081, %r9082, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12529, %r9080, %r9081, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12533, %r9079, %r9080, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12537, %r9078, %r9079, %r12544;
	// inline asm
	// inline asm
	prmt.b32 %r12541, %r21862, %r9078, %r12544;
	// inline asm
	setp.eq.s32	%p223, %r1024, 0;
	selp.b32	%r21810, %r12485, %r12489, %p223;
	selp.b32	%r21859, %r12489, %r12493, %p223;
	selp.b32	%r21860, %r12493, %r12497, %p223;
	selp.b32	%r21861, %r12497, %r12501, %p223;
	selp.b32	%r21863, 0, %r12477, %p223;
	selp.b32	%r21864, %r12477, %r12481, %p223;
	selp.b32	%r21865, %r12481, %r12485, %p223;
	selp.b32	%r9085, %r12533, %r12537, %p223;
	selp.b32	%r9084, %r12537, %r12541, %p223;
	selp.b32	%r9089, %r12517, %r12521, %p223;
	selp.b32	%r9088, %r12521, %r12525, %p223;
	selp.b32	%r9087, %r12525, %r12529, %p223;
	selp.b32	%r9086, %r12529, %r12533, %p223;
	selp.b32	%r9093, %r12501, %r12505, %p223;
	selp.b32	%r9092, %r12505, %r12509, %p223;
	selp.b32	%r9091, %r12509, %r12513, %p223;
	selp.b32	%r9090, %r12513, %r12517, %p223;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21998, %r21862;
	mov.u32 	%r9080, %r21862;
	mov.u32 	%r9079, %r21862;
	mov.u32 	%r9078, %r21862;
	mov.u32 	%r9083, %r21862;
	mov.u32 	%r9082, %r21862;
	bra.uni 	BB5_322;

BB5_307:
	setp.eq.s32	%p194, %r11693, 14;
	@%p194 bra 	BB5_311;
	bra.uni 	BB5_308;

BB5_311:
	and.b32  	%r11864, %r1025, 3;
	shl.b32 	%r11865, %r11864, 2;
	mov.u32 	%r11866, 1985229328;
	shr.u32 	%r11867, %r11866, %r11865;
	and.b32  	%r11848, %r11867, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r11781, %r9093, %r21870, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11785, %r9092, %r9093, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11789, %r9091, %r9092, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11793, %r9090, %r9091, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11797, %r9089, %r9090, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11801, %r9088, %r9089, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11805, %r9087, %r9088, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11809, %r9086, %r9087, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11813, %r9085, %r9086, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11817, %r9084, %r9085, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11821, %r9083, %r9084, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11825, %r9082, %r9083, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11829, %r9081, %r9082, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11833, %r9080, %r9081, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11837, %r9079, %r9080, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11841, %r9078, %r9079, %r11848;
	// inline asm
	// inline asm
	prmt.b32 %r11845, %r21870, %r9078, %r11848;
	// inline asm
	setp.eq.s32	%p215, %r1024, 0;
	selp.b32	%r21810, %r11821, %r11825, %p215;
	selp.b32	%r21859, %r11825, %r11829, %p215;
	selp.b32	%r21860, %r11829, %r11833, %p215;
	selp.b32	%r21861, %r11833, %r11837, %p215;
	selp.b32	%r21862, %r11805, %r11809, %p215;
	selp.b32	%r21863, %r11809, %r11813, %p215;
	selp.b32	%r21864, %r11813, %r11817, %p215;
	selp.b32	%r21865, %r11817, %r11821, %p215;
	selp.b32	%r21866, %r11789, %r11793, %p215;
	selp.b32	%r21867, %r11793, %r11797, %p215;
	selp.b32	%r21868, %r11797, %r11801, %p215;
	selp.b32	%r21869, %r11801, %r11805, %p215;
	selp.b32	%r21871, 0, %r11781, %p215;
	selp.b32	%r21872, %r11781, %r11785, %p215;
	selp.b32	%r21873, %r11785, %r11789, %p215;
	selp.b32	%r9093, %r11837, %r11841, %p215;
	selp.b32	%r9092, %r11841, %r11845, %p215;
	mov.u32 	%r21998, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;
	mov.u32 	%r9089, %r21870;
	mov.u32 	%r9088, %r21870;
	mov.u32 	%r9087, %r21870;
	mov.u32 	%r9086, %r21870;
	mov.u32 	%r9091, %r21870;
	mov.u32 	%r9090, %r21870;
	bra.uni 	BB5_322;

BB5_283:
	setp.eq.s32	%p213, %r11693, 1;
	@%p213 bra 	BB5_284;
	bra.uni 	BB5_309;

BB5_284:
	and.b32  	%r12995, %r1025, 3;
	shl.b32 	%r12996, %r12995, 2;
	mov.u32 	%r12997, 1985229328;
	shr.u32 	%r12998, %r12997, %r12996;
	and.b32  	%r12979, %r12998, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r12912, %r9093, %r21810, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12916, %r9092, %r9093, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12920, %r9091, %r9092, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12924, %r9090, %r9091, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12928, %r9089, %r9090, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12932, %r9088, %r9089, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12936, %r9087, %r9088, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12940, %r9086, %r9087, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12944, %r9085, %r9086, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12948, %r9084, %r9085, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12952, %r9083, %r9084, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12956, %r9082, %r9083, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12960, %r9081, %r9082, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12964, %r9080, %r9081, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12968, %r9079, %r9080, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12972, %r9078, %r9079, %r12979;
	// inline asm
	// inline asm
	prmt.b32 %r12976, %r21810, %r9078, %r12979;
	// inline asm
	setp.eq.s32	%p228, %r1024, 0;
	selp.b32	%r21860, 0, %r12912, %p228;
	selp.b32	%r21861, %r12912, %r12916, %p228;
	selp.b32	%r21998, %r12964, %r12968, %p228;
	selp.b32	%r9080, %r12968, %r12972, %p228;
	selp.b32	%r9079, %r12972, %r12976, %p228;
	selp.b32	%r9085, %r12948, %r12952, %p228;
	selp.b32	%r9084, %r12952, %r12956, %p228;
	selp.b32	%r9083, %r12956, %r12960, %p228;
	selp.b32	%r9082, %r12960, %r12964, %p228;
	selp.b32	%r9089, %r12932, %r12936, %p228;
	selp.b32	%r9088, %r12936, %r12940, %p228;
	selp.b32	%r9087, %r12940, %r12944, %p228;
	selp.b32	%r9086, %r12944, %r12948, %p228;
	selp.b32	%r9093, %r12916, %r12920, %p228;
	selp.b32	%r9092, %r12920, %r12924, %p228;
	selp.b32	%r9091, %r12924, %r12928, %p228;
	selp.b32	%r9090, %r12928, %r12932, %p228;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r9078, %r21810;
	bra.uni 	BB5_322;

BB5_298:
	setp.eq.s32	%p202, %r11693, 9;
	@%p202 bra 	BB5_299;
	bra.uni 	BB5_309;

BB5_299:
	and.b32  	%r12299, %r1025, 3;
	shl.b32 	%r12300, %r12299, 2;
	mov.u32 	%r12301, 1985229328;
	shr.u32 	%r12302, %r12301, %r12300;
	and.b32  	%r12283, %r12302, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r12216, %r9093, %r21866, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12220, %r9092, %r9093, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12224, %r9091, %r9092, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12228, %r9090, %r9091, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12232, %r9089, %r9090, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12236, %r9088, %r9089, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12240, %r9087, %r9088, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12244, %r9086, %r9087, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12248, %r9085, %r9086, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12252, %r9084, %r9085, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12256, %r9083, %r9084, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12260, %r9082, %r9083, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12264, %r9081, %r9082, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12268, %r9080, %r9081, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12272, %r9079, %r9080, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12276, %r9078, %r9079, %r12283;
	// inline asm
	// inline asm
	prmt.b32 %r12280, %r21866, %r9078, %r12283;
	// inline asm
	setp.eq.s32	%p220, %r1024, 0;
	selp.b32	%r21810, %r12236, %r12240, %p220;
	selp.b32	%r21859, %r12240, %r12244, %p220;
	selp.b32	%r21860, %r12244, %r12248, %p220;
	selp.b32	%r21861, %r12248, %r12252, %p220;
	selp.b32	%r21862, %r12220, %r12224, %p220;
	selp.b32	%r21863, %r12224, %r12228, %p220;
	selp.b32	%r21864, %r12228, %r12232, %p220;
	selp.b32	%r21865, %r12232, %r12236, %p220;
	selp.b32	%r21868, 0, %r12216, %p220;
	selp.b32	%r21869, %r12216, %r12220, %p220;
	selp.b32	%r9089, %r12268, %r12272, %p220;
	selp.b32	%r9088, %r12272, %r12276, %p220;
	selp.b32	%r9087, %r12276, %r12280, %p220;
	selp.b32	%r9093, %r12252, %r12256, %p220;
	selp.b32	%r9092, %r12256, %r12260, %p220;
	selp.b32	%r9091, %r12260, %r12264, %p220;
	selp.b32	%r9090, %r12264, %r12268, %p220;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21998, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;
	mov.u32 	%r9085, %r21866;
	mov.u32 	%r9084, %r21866;
	mov.u32 	%r9083, %r21866;
	mov.u32 	%r9082, %r21866;
	mov.u32 	%r9086, %r21866;
	bra.uni 	BB5_322;

BB5_290:
	setp.eq.s32	%p208, %r11693, 5;
	@%p208 bra 	BB5_291;
	bra.uni 	BB5_309;

BB5_291:
	and.b32  	%r12647, %r1025, 3;
	shl.b32 	%r12648, %r12647, 2;
	mov.u32 	%r12649, 1985229328;
	shr.u32 	%r12650, %r12649, %r12648;
	and.b32  	%r12631, %r12650, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r12564, %r9093, %r21862, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12568, %r9092, %r9093, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12572, %r9091, %r9092, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12576, %r9090, %r9091, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12580, %r9089, %r9090, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12584, %r9088, %r9089, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12588, %r9087, %r9088, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12592, %r9086, %r9087, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12596, %r9085, %r9086, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12600, %r9084, %r9085, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12604, %r9083, %r9084, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12608, %r9082, %r9083, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12612, %r9081, %r9082, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12616, %r9080, %r9081, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12620, %r9079, %r9080, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12624, %r9078, %r9079, %r12631;
	// inline asm
	// inline asm
	prmt.b32 %r12628, %r21862, %r9078, %r12631;
	// inline asm
	setp.eq.s32	%p224, %r1024, 0;
	selp.b32	%r21810, %r12568, %r12572, %p224;
	selp.b32	%r21859, %r12572, %r12576, %p224;
	selp.b32	%r21860, %r12576, %r12580, %p224;
	selp.b32	%r21861, %r12580, %r12584, %p224;
	selp.b32	%r21864, 0, %r12564, %p224;
	selp.b32	%r21865, %r12564, %r12568, %p224;
	selp.b32	%r9085, %r12616, %r12620, %p224;
	selp.b32	%r9084, %r12620, %r12624, %p224;
	selp.b32	%r9083, %r12624, %r12628, %p224;
	selp.b32	%r9089, %r12600, %r12604, %p224;
	selp.b32	%r9088, %r12604, %r12608, %p224;
	selp.b32	%r9087, %r12608, %r12612, %p224;
	selp.b32	%r9086, %r12612, %r12616, %p224;
	selp.b32	%r9093, %r12584, %r12588, %p224;
	selp.b32	%r9092, %r12588, %r12592, %p224;
	selp.b32	%r9091, %r12592, %r12596, %p224;
	selp.b32	%r9090, %r12596, %r12600, %p224;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21998, %r21862;
	mov.u32 	%r9080, %r21862;
	mov.u32 	%r9079, %r21862;
	mov.u32 	%r9078, %r21862;
	mov.u32 	%r9082, %r21862;
	bra.uni 	BB5_322;

BB5_305:
	setp.eq.s32	%p197, %r11693, 13;
	@%p197 bra 	BB5_306;
	bra.uni 	BB5_309;

BB5_306:
	and.b32  	%r11951, %r1025, 3;
	shl.b32 	%r11952, %r11951, 2;
	mov.u32 	%r11953, 1985229328;
	shr.u32 	%r11954, %r11953, %r11952;
	and.b32  	%r11935, %r11954, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r11868, %r9093, %r21870, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11872, %r9092, %r9093, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11876, %r9091, %r9092, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11880, %r9090, %r9091, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11884, %r9089, %r9090, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11888, %r9088, %r9089, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11892, %r9087, %r9088, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11896, %r9086, %r9087, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11900, %r9085, %r9086, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11904, %r9084, %r9085, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11908, %r9083, %r9084, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11912, %r9082, %r9083, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11916, %r9081, %r9082, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11920, %r9080, %r9081, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11924, %r9079, %r9080, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11928, %r9078, %r9079, %r11935;
	// inline asm
	// inline asm
	prmt.b32 %r11932, %r21870, %r9078, %r11935;
	// inline asm
	setp.eq.s32	%p216, %r1024, 0;
	selp.b32	%r21810, %r11904, %r11908, %p216;
	selp.b32	%r21859, %r11908, %r11912, %p216;
	selp.b32	%r21860, %r11912, %r11916, %p216;
	selp.b32	%r21861, %r11916, %r11920, %p216;
	selp.b32	%r21862, %r11888, %r11892, %p216;
	selp.b32	%r21863, %r11892, %r11896, %p216;
	selp.b32	%r21864, %r11896, %r11900, %p216;
	selp.b32	%r21865, %r11900, %r11904, %p216;
	selp.b32	%r21866, %r11872, %r11876, %p216;
	selp.b32	%r21867, %r11876, %r11880, %p216;
	selp.b32	%r21868, %r11880, %r11884, %p216;
	selp.b32	%r21869, %r11884, %r11888, %p216;
	selp.b32	%r21872, 0, %r11868, %p216;
	selp.b32	%r21873, %r11868, %r11872, %p216;
	selp.b32	%r9093, %r11920, %r11924, %p216;
	selp.b32	%r9092, %r11924, %r11928, %p216;
	selp.b32	%r9091, %r11928, %r11932, %p216;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21998, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;
	mov.u32 	%r9089, %r21870;
	mov.u32 	%r9088, %r21870;
	mov.u32 	%r9087, %r21870;
	mov.u32 	%r9086, %r21870;
	mov.u32 	%r9090, %r21870;
	bra.uni 	BB5_322;

BB5_286:
	setp.eq.s32	%p211, %r11693, 3;
	@%p211 bra 	BB5_287;
	bra.uni 	BB5_309;

BB5_287:
	and.b32  	%r12821, %r1025, 3;
	shl.b32 	%r12822, %r12821, 2;
	mov.u32 	%r12823, 1985229328;
	shr.u32 	%r12824, %r12823, %r12822;
	and.b32  	%r12805, %r12824, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r12738, %r9093, %r21862, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12742, %r9092, %r9093, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12746, %r9091, %r9092, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12750, %r9090, %r9091, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12754, %r9089, %r9090, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12758, %r9088, %r9089, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12762, %r9087, %r9088, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12766, %r9086, %r9087, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12770, %r9085, %r9086, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12774, %r9084, %r9085, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12778, %r9083, %r9084, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12782, %r9082, %r9083, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12786, %r9081, %r9082, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12790, %r9080, %r9081, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12794, %r9079, %r9080, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12798, %r9078, %r9079, %r12805;
	// inline asm
	// inline asm
	prmt.b32 %r12802, %r21862, %r9078, %r12805;
	// inline asm
	setp.eq.s32	%p226, %r1024, 0;
	selp.b32	%r21810, 0, %r12738, %p226;
	selp.b32	%r21859, %r12738, %r12742, %p226;
	selp.b32	%r21860, %r12742, %r12746, %p226;
	selp.b32	%r21861, %r12746, %r12750, %p226;
	selp.b32	%r21998, %r12798, %r12802, %p226;
	selp.b32	%r9085, %r12782, %r12786, %p226;
	selp.b32	%r9084, %r12786, %r12790, %p226;
	selp.b32	%r9083, %r12790, %r12794, %p226;
	selp.b32	%r9082, %r12794, %r12798, %p226;
	selp.b32	%r9089, %r12766, %r12770, %p226;
	selp.b32	%r9088, %r12770, %r12774, %p226;
	selp.b32	%r9087, %r12774, %r12778, %p226;
	selp.b32	%r9086, %r12778, %r12782, %p226;
	selp.b32	%r9093, %r12750, %r12754, %p226;
	selp.b32	%r9092, %r12754, %r12758, %p226;
	selp.b32	%r9091, %r12758, %r12762, %p226;
	selp.b32	%r9090, %r12762, %r12766, %p226;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21865, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;

BB5_319:
	mov.u32 	%r9080, %r21862;
	mov.u32 	%r9079, %r21862;
	mov.u32 	%r9078, %r21862;
	bra.uni 	BB5_322;

BB5_301:
	setp.eq.s32	%p200, %r11693, 11;
	@%p200 bra 	BB5_302;
	bra.uni 	BB5_309;

BB5_302:
	and.b32  	%r12125, %r1025, 3;
	shl.b32 	%r12126, %r12125, 2;
	mov.u32 	%r12127, 1985229328;
	shr.u32 	%r12128, %r12127, %r12126;
	and.b32  	%r12109, %r12128, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r12042, %r9093, %r21870, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12046, %r9092, %r9093, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12050, %r9091, %r9092, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12054, %r9090, %r9091, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12058, %r9089, %r9090, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12062, %r9088, %r9089, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12066, %r9087, %r9088, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12070, %r9086, %r9087, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12074, %r9085, %r9086, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12078, %r9084, %r9085, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12082, %r9083, %r9084, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12086, %r9082, %r9083, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12090, %r9081, %r9082, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12094, %r9080, %r9081, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12098, %r9079, %r9080, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12102, %r9078, %r9079, %r12109;
	// inline asm
	// inline asm
	prmt.b32 %r12106, %r21870, %r9078, %r12109;
	// inline asm
	setp.eq.s32	%p218, %r1024, 0;
	selp.b32	%r21810, %r12070, %r12074, %p218;
	selp.b32	%r21859, %r12074, %r12078, %p218;
	selp.b32	%r21860, %r12078, %r12082, %p218;
	selp.b32	%r21861, %r12082, %r12086, %p218;
	selp.b32	%r21862, %r12054, %r12058, %p218;
	selp.b32	%r21863, %r12058, %r12062, %p218;
	selp.b32	%r21864, %r12062, %r12066, %p218;
	selp.b32	%r21865, %r12066, %r12070, %p218;
	selp.b32	%r21866, 0, %r12042, %p218;
	selp.b32	%r21867, %r12042, %r12046, %p218;
	selp.b32	%r21868, %r12046, %r12050, %p218;
	selp.b32	%r21869, %r12050, %r12054, %p218;
	selp.b32	%r9089, %r12102, %r12106, %p218;
	selp.b32	%r9093, %r12086, %r12090, %p218;
	selp.b32	%r9092, %r12090, %r12094, %p218;
	selp.b32	%r9091, %r12094, %r12098, %p218;
	selp.b32	%r9090, %r12098, %r12102, %p218;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21873, %r21870;
	mov.u32 	%r21998, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;

BB5_313:
	mov.u32 	%r9088, %r21870;
	mov.u32 	%r9087, %r21870;
	mov.u32 	%r9086, %r21870;
	bra.uni 	BB5_322;

BB5_293:
	setp.eq.s32	%p206, %r11693, 7;
	@%p206 bra 	BB5_294;
	bra.uni 	BB5_309;

BB5_294:
	and.b32  	%r12473, %r1025, 3;
	shl.b32 	%r12474, %r12473, 2;
	mov.u32 	%r12475, 1985229328;
	shr.u32 	%r12476, %r12475, %r12474;
	and.b32  	%r12457, %r12476, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r12390, %r9093, %r21866, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12394, %r9092, %r9093, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12398, %r9091, %r9092, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12402, %r9090, %r9091, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12406, %r9089, %r9090, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12410, %r9088, %r9089, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12414, %r9087, %r9088, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12418, %r9086, %r9087, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12422, %r9085, %r9086, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12426, %r9084, %r9085, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12430, %r9083, %r9084, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12434, %r9082, %r9083, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12438, %r9081, %r9082, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12442, %r9080, %r9081, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12446, %r9079, %r9080, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12450, %r9078, %r9079, %r12457;
	// inline asm
	// inline asm
	prmt.b32 %r12454, %r21866, %r9078, %r12457;
	// inline asm
	setp.eq.s32	%p222, %r1024, 0;
	selp.b32	%r21810, %r12402, %r12406, %p222;
	selp.b32	%r21859, %r12406, %r12410, %p222;
	selp.b32	%r21860, %r12410, %r12414, %p222;
	selp.b32	%r21861, %r12414, %r12418, %p222;
	selp.b32	%r21862, 0, %r12390, %p222;
	selp.b32	%r21863, %r12390, %r12394, %p222;
	selp.b32	%r21864, %r12394, %r12398, %p222;
	selp.b32	%r21865, %r12398, %r12402, %p222;
	selp.b32	%r9085, %r12450, %r12454, %p222;
	selp.b32	%r9089, %r12434, %r12438, %p222;
	selp.b32	%r9088, %r12438, %r12442, %p222;
	selp.b32	%r9087, %r12442, %r12446, %p222;
	selp.b32	%r9086, %r12446, %r12450, %p222;
	selp.b32	%r9093, %r12418, %r12422, %p222;
	selp.b32	%r9092, %r12422, %r12426, %p222;
	selp.b32	%r9091, %r12426, %r12430, %p222;
	selp.b32	%r9090, %r12430, %r12434, %p222;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21869, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21998, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;

BB5_316:
	mov.u32 	%r9084, %r21866;
	mov.u32 	%r9083, %r21866;
	mov.u32 	%r9082, %r21866;
	bra.uni 	BB5_322;

BB5_308:
	setp.ne.s32	%p195, %r11693, 15;
	@%p195 bra 	BB5_309;

	and.b32  	%r11777, %r1025, 3;
	shl.b32 	%r11778, %r11777, 2;
	mov.u32 	%r11779, 1985229328;
	shr.u32 	%r11780, %r11779, %r11778;
	and.b32  	%r11761, %r11780, 65535;
	mov.u32 	%r21998, 0;
	// inline asm
	prmt.b32 %r11694, %r9093, %r21998, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11698, %r9092, %r9093, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11702, %r9091, %r9092, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11706, %r9090, %r9091, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11710, %r9089, %r9090, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11714, %r9088, %r9089, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11718, %r9087, %r9088, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11722, %r9086, %r9087, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11726, %r9085, %r9086, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11730, %r9084, %r9085, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11734, %r9083, %r9084, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11738, %r9082, %r9083, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11742, %r9081, %r9082, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11746, %r9080, %r9081, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11750, %r9079, %r9080, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11754, %r9078, %r9079, %r11761;
	// inline asm
	// inline asm
	prmt.b32 %r11758, %r21998, %r9078, %r11761;
	// inline asm
	setp.eq.s32	%p214, %r1024, 0;
	selp.b32	%r21810, %r11738, %r11742, %p214;
	selp.b32	%r21859, %r11742, %r11746, %p214;
	selp.b32	%r21860, %r11746, %r11750, %p214;
	selp.b32	%r21861, %r11750, %r11754, %p214;
	selp.b32	%r21862, %r11722, %r11726, %p214;
	selp.b32	%r21863, %r11726, %r11730, %p214;
	selp.b32	%r21864, %r11730, %r11734, %p214;
	selp.b32	%r21865, %r11734, %r11738, %p214;
	selp.b32	%r21866, %r11706, %r11710, %p214;
	selp.b32	%r21867, %r11710, %r11714, %p214;
	selp.b32	%r21868, %r11714, %r11718, %p214;
	selp.b32	%r21869, %r11718, %r11722, %p214;
	selp.b32	%r21870, 0, %r11694, %p214;
	selp.b32	%r21871, %r11694, %r11698, %p214;
	selp.b32	%r21872, %r11698, %r11702, %p214;
	selp.b32	%r21873, %r11702, %r11706, %p214;
	selp.b32	%r9093, %r11754, %r11758, %p214;
	mov.u32 	%r9080, %r21998;
	mov.u32 	%r9079, %r21998;
	mov.u32 	%r9078, %r21998;
	mov.u32 	%r9085, %r21998;
	mov.u32 	%r9084, %r21998;
	mov.u32 	%r9083, %r21998;
	mov.u32 	%r9082, %r21998;
	mov.u32 	%r9089, %r21998;
	mov.u32 	%r9088, %r21998;
	mov.u32 	%r9087, %r21998;
	mov.u32 	%r9086, %r21998;
	mov.u32 	%r9092, %r21998;
	mov.u32 	%r9091, %r21998;
	mov.u32 	%r9090, %r21998;
	bra.uni 	BB5_322;

BB5_309:
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21861, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r21998, %r9081;
	bra.uni 	BB5_322;

BB5_83:
	sub.s32 	%r9095, %r2, %r21932;
	add.s32 	%r22083, %r9095, %r21911;
	and.b32  	%r9096, %r21911, 63;
	add.s32 	%r9097, %r9095, %r9096;
	setp.lt.s32	%p128, %r9097, 64;
	bfe.u32 	%r1027, %r21911, 2, 4;
	@%p128 bra 	BB5_226;
	bra.uni 	BB5_84;

BB5_226:
	shl.b32 	%r11010, %r1025, 2;
	mov.u32 	%r11011, 1985229328;
	shr.u32 	%r11012, %r11011, %r11010;
	and.b32  	%r1336, %r11012, 65535;
	setp.gt.s32	%p168, %r1027, 7;
	@%p168 bra 	BB5_242;

	setp.gt.s32	%p180, %r1027, 3;
	@%p180 bra 	BB5_235;

	setp.gt.s32	%p186, %r1027, 1;
	@%p186 bra 	BB5_232;

	setp.eq.s32	%p189, %r1027, 0;
	@%p189 bra 	BB5_277;
	bra.uni 	BB5_230;

BB5_277:
	// inline asm
	prmt.b32 %r9093, %r9092, %r9093, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9091, %r9092, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9090, %r9091, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9089, %r9090, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9088, %r9089, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9087, %r9088, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9084, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9083, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9082, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9081, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9080, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9079, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r11674, 0;
	// inline asm
	prmt.b32 %r21969, %r11674, %r9078, %r1336;
	// inline asm
	bra.uni 	BB5_278;

BB5_84:
	mov.u32 	%r21810, 0;
	setp.gt.s32	%p129, %r1027, 7;
	@%p129 bra 	BB5_198;

	setp.gt.s32	%p141, %r1027, 3;
	@%p141 bra 	BB5_191;

	setp.gt.s32	%p147, %r1027, 1;
	@%p147 bra 	BB5_188;

	setp.eq.s32	%p150, %r1027, 0;
	@%p150 bra 	BB5_88;
	bra.uni 	BB5_186;

BB5_88:
	and.b32  	%r10502, %r1025, 3;
	shl.b32 	%r10503, %r10502, 2;
	mov.u32 	%r10504, 1985229328;
	shr.u32 	%r10505, %r10504, %r10503;
	and.b32  	%r10486, %r10505, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r10419, %r9093, %r21810, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10423, %r9092, %r9093, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10427, %r9091, %r9092, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10431, %r9090, %r9091, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10435, %r9089, %r9090, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10439, %r9088, %r9089, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10443, %r9087, %r9088, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10447, %r9086, %r9087, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10451, %r9085, %r9086, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10455, %r9084, %r9085, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10459, %r9083, %r9084, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10463, %r9082, %r9083, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10467, %r9081, %r9082, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10471, %r9080, %r9081, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10475, %r9079, %r9080, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10479, %r9078, %r9079, %r10486;
	// inline asm
	// inline asm
	prmt.b32 %r10483, %r21810, %r9078, %r10486;
	// inline asm
	setp.eq.s32	%p167, %r1024, 0;
	selp.b32	%r21861, 0, %r10419, %p167;
	selp.b32	%r21950, %r10467, %r10471, %p167;
	selp.b32	%r9080, %r10471, %r10475, %p167;
	selp.b32	%r9079, %r10475, %r10479, %p167;
	selp.b32	%r9078, %r10479, %r10483, %p167;
	selp.b32	%r9085, %r10451, %r10455, %p167;
	selp.b32	%r9084, %r10455, %r10459, %p167;
	selp.b32	%r9083, %r10459, %r10463, %p167;
	selp.b32	%r9082, %r10463, %r10467, %p167;
	selp.b32	%r9089, %r10435, %r10439, %p167;
	selp.b32	%r9088, %r10439, %r10443, %p167;
	selp.b32	%r9087, %r10443, %r10447, %p167;
	selp.b32	%r9086, %r10447, %r10451, %p167;
	selp.b32	%r9093, %r10419, %r10423, %p167;
	selp.b32	%r9092, %r10423, %r10427, %p167;
	selp.b32	%r9091, %r10427, %r10431, %p167;
	selp.b32	%r9090, %r10431, %r10435, %p167;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	bra.uni 	BB5_225;

BB5_242:
	setp.gt.s32	%p169, %r1027, 11;
	@%p169 bra 	BB5_250;

	setp.gt.s32	%p175, %r1027, 9;
	@%p175 bra 	BB5_247;

	setp.eq.s32	%p178, %r1027, 8;
	@%p178 bra 	BB5_267;
	bra.uni 	BB5_245;

BB5_267:
	// inline asm
	prmt.b32 %r9093, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9086, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	bra.uni 	BB5_268;

BB5_198:
	setp.gt.s32	%p130, %r1027, 11;
	@%p130 bra 	BB5_206;

	setp.gt.s32	%p136, %r1027, 9;
	@%p136 bra 	BB5_203;

	setp.eq.s32	%p139, %r1027, 8;
	@%p139 bra 	BB5_218;
	bra.uni 	BB5_201;

BB5_218:
	and.b32  	%r9806, %r1025, 3;
	shl.b32 	%r9807, %r9806, 2;
	mov.u32 	%r9808, 1985229328;
	shr.u32 	%r9809, %r9808, %r9807;
	and.b32  	%r9790, %r9809, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r9723, %r9093, %r21866, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9727, %r9092, %r9093, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9731, %r9091, %r9092, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9735, %r9090, %r9091, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9739, %r9089, %r9090, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9743, %r9088, %r9089, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9747, %r9087, %r9088, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9751, %r9086, %r9087, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9755, %r9085, %r9086, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9759, %r9084, %r9085, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9763, %r9083, %r9084, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9767, %r9082, %r9083, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9771, %r9081, %r9082, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9775, %r9080, %r9081, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9779, %r9079, %r9080, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9783, %r9078, %r9079, %r9790;
	// inline asm
	// inline asm
	prmt.b32 %r9787, %r21866, %r9078, %r9790;
	// inline asm
	setp.eq.s32	%p159, %r1024, 0;
	selp.b32	%r21810, %r9739, %r9743, %p159;
	selp.b32	%r21859, %r9743, %r9747, %p159;
	selp.b32	%r21860, %r9747, %r9751, %p159;
	selp.b32	%r21861, %r9751, %r9755, %p159;
	selp.b32	%r21862, %r9723, %r9727, %p159;
	selp.b32	%r21863, %r9727, %r9731, %p159;
	selp.b32	%r21864, %r9731, %r9735, %p159;
	selp.b32	%r21865, %r9735, %r9739, %p159;
	selp.b32	%r21869, 0, %r9723, %p159;
	selp.b32	%r9089, %r9771, %r9775, %p159;
	selp.b32	%r9088, %r9775, %r9779, %p159;
	selp.b32	%r9087, %r9779, %r9783, %p159;
	selp.b32	%r9086, %r9783, %r9787, %p159;
	selp.b32	%r9093, %r9755, %r9759, %p159;
	selp.b32	%r9092, %r9759, %r9763, %p159;
	selp.b32	%r9091, %r9763, %r9767, %p159;
	selp.b32	%r9090, %r9767, %r9771, %p159;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21950, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;
	mov.u32 	%r9085, %r21866;
	bra.uni 	BB5_219;

BB5_235:
	setp.gt.s32	%p181, %r1027, 5;
	@%p181 bra 	BB5_239;

	setp.eq.s32	%p184, %r1027, 4;
	@%p184 bra 	BB5_273;
	bra.uni 	BB5_237;

BB5_273:
	// inline asm
	prmt.b32 %r9093, %r9088, %r9089, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9087, %r9088, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9084, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9083, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9082, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	bra.uni 	BB5_278;

BB5_191:
	setp.gt.s32	%p142, %r1027, 5;
	@%p142 bra 	BB5_195;

	setp.eq.s32	%p145, %r1027, 4;
	@%p145 bra 	BB5_221;
	bra.uni 	BB5_193;

BB5_221:
	and.b32  	%r10154, %r1025, 3;
	shl.b32 	%r10155, %r10154, 2;
	mov.u32 	%r10156, 1985229328;
	shr.u32 	%r10157, %r10156, %r10155;
	and.b32  	%r10138, %r10157, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r10071, %r9093, %r21862, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10075, %r9092, %r9093, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10079, %r9091, %r9092, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10083, %r9090, %r9091, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10087, %r9089, %r9090, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10091, %r9088, %r9089, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10095, %r9087, %r9088, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10099, %r9086, %r9087, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10103, %r9085, %r9086, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10107, %r9084, %r9085, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10111, %r9083, %r9084, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10115, %r9082, %r9083, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10119, %r9081, %r9082, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10123, %r9080, %r9081, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10127, %r9079, %r9080, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10131, %r9078, %r9079, %r10138;
	// inline asm
	// inline asm
	prmt.b32 %r10135, %r21862, %r9078, %r10138;
	// inline asm
	setp.eq.s32	%p163, %r1024, 0;
	selp.b32	%r21810, %r10071, %r10075, %p163;
	selp.b32	%r21859, %r10075, %r10079, %p163;
	selp.b32	%r21860, %r10079, %r10083, %p163;
	selp.b32	%r21861, %r10083, %r10087, %p163;
	selp.b32	%r21865, 0, %r10071, %p163;
	selp.b32	%r9085, %r10119, %r10123, %p163;
	selp.b32	%r9084, %r10123, %r10127, %p163;
	selp.b32	%r9083, %r10127, %r10131, %p163;
	selp.b32	%r9082, %r10131, %r10135, %p163;
	selp.b32	%r9089, %r10103, %r10107, %p163;
	selp.b32	%r9088, %r10107, %r10111, %p163;
	selp.b32	%r9087, %r10111, %r10115, %p163;
	selp.b32	%r9086, %r10115, %r10119, %p163;
	selp.b32	%r9093, %r10087, %r10091, %p163;
	selp.b32	%r9092, %r10091, %r10095, %p163;
	selp.b32	%r9091, %r10095, %r10099, %p163;
	selp.b32	%r9090, %r10099, %r10103, %p163;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21950, %r21862;
	bra.uni 	BB5_222;

BB5_250:
	setp.gt.s32	%p170, %r1027, 13;
	@%p170 bra 	BB5_254;

	setp.eq.s32	%p173, %r1027, 12;
	@%p173 bra 	BB5_261;
	bra.uni 	BB5_252;

BB5_261:
	// inline asm
	prmt.b32 %r9093, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9090, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	mov.u32 	%r9089, %r9081;
	bra.uni 	BB5_262;

BB5_206:
	setp.gt.s32	%p131, %r1027, 13;
	@%p131 bra 	BB5_210;

	setp.eq.s32	%p134, %r1027, 12;
	@%p134 bra 	BB5_215;
	bra.uni 	BB5_208;

BB5_215:
	and.b32  	%r9458, %r1025, 3;
	shl.b32 	%r9459, %r9458, 2;
	mov.u32 	%r9460, 1985229328;
	shr.u32 	%r9461, %r9460, %r9459;
	and.b32  	%r9442, %r9461, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r9375, %r9093, %r21870, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9379, %r9092, %r9093, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9383, %r9091, %r9092, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9387, %r9090, %r9091, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9391, %r9089, %r9090, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9395, %r9088, %r9089, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9399, %r9087, %r9088, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9403, %r9086, %r9087, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9407, %r9085, %r9086, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9411, %r9084, %r9085, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9415, %r9083, %r9084, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9419, %r9082, %r9083, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9423, %r9081, %r9082, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9427, %r9080, %r9081, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9431, %r9079, %r9080, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9435, %r9078, %r9079, %r9442;
	// inline asm
	// inline asm
	prmt.b32 %r9439, %r21870, %r9078, %r9442;
	// inline asm
	setp.eq.s32	%p155, %r1024, 0;
	selp.b32	%r21810, %r9407, %r9411, %p155;
	selp.b32	%r21859, %r9411, %r9415, %p155;
	selp.b32	%r21860, %r9415, %r9419, %p155;
	selp.b32	%r21861, %r9419, %r9423, %p155;
	selp.b32	%r21862, %r9391, %r9395, %p155;
	selp.b32	%r21863, %r9395, %r9399, %p155;
	selp.b32	%r21864, %r9399, %r9403, %p155;
	selp.b32	%r21865, %r9403, %r9407, %p155;
	selp.b32	%r21866, %r9375, %r9379, %p155;
	selp.b32	%r21867, %r9379, %r9383, %p155;
	selp.b32	%r21868, %r9383, %r9387, %p155;
	selp.b32	%r21869, %r9387, %r9391, %p155;
	selp.b32	%r21873, 0, %r9375, %p155;
	selp.b32	%r9093, %r9423, %r9427, %p155;
	selp.b32	%r9092, %r9427, %r9431, %p155;
	selp.b32	%r9091, %r9431, %r9435, %p155;
	selp.b32	%r9090, %r9435, %r9439, %p155;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21950, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;
	mov.u32 	%r9089, %r21870;
	bra.uni 	BB5_216;

BB5_232:
	setp.eq.s32	%p187, %r1027, 2;
	@%p187 bra 	BB5_275;
	bra.uni 	BB5_233;

BB5_275:
	// inline asm
	prmt.b32 %r9093, %r9090, %r9091, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9089, %r9090, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9088, %r9089, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9087, %r9088, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9084, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9083, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9082, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9081, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9079, 0;
	// inline asm
	prmt.b32 %r9080, %r9079, %r9078, %r1336;
	// inline asm
	mov.u32 	%r21969, %r9079;
	bra.uni 	BB5_278;

BB5_188:
	setp.eq.s32	%p148, %r1027, 2;
	@%p148 bra 	BB5_223;
	bra.uni 	BB5_189;

BB5_223:
	and.b32  	%r10328, %r1025, 3;
	shl.b32 	%r10329, %r10328, 2;
	mov.u32 	%r10330, 1985229328;
	shr.u32 	%r10331, %r10330, %r10329;
	and.b32  	%r10312, %r10331, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r10245, %r9093, %r21810, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10249, %r9092, %r9093, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10253, %r9091, %r9092, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10257, %r9090, %r9091, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10261, %r9089, %r9090, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10265, %r9088, %r9089, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10269, %r9087, %r9088, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10273, %r9086, %r9087, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10277, %r9085, %r9086, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10281, %r9084, %r9085, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10285, %r9083, %r9084, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10289, %r9082, %r9083, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10293, %r9081, %r9082, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10297, %r9080, %r9081, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10301, %r9079, %r9080, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10305, %r9078, %r9079, %r10312;
	// inline asm
	// inline asm
	prmt.b32 %r10309, %r21810, %r9078, %r10312;
	// inline asm
	setp.eq.s32	%p165, %r1024, 0;
	selp.b32	%r21859, 0, %r10245, %p165;
	selp.b32	%r21860, %r10245, %r10249, %p165;
	selp.b32	%r21861, %r10249, %r10253, %p165;
	selp.b32	%r21950, %r10301, %r10305, %p165;
	selp.b32	%r9080, %r10305, %r10309, %p165;
	selp.b32	%r9085, %r10285, %r10289, %p165;
	selp.b32	%r9084, %r10289, %r10293, %p165;
	selp.b32	%r9083, %r10293, %r10297, %p165;
	selp.b32	%r9082, %r10297, %r10301, %p165;
	selp.b32	%r9089, %r10269, %r10273, %p165;
	selp.b32	%r9088, %r10273, %r10277, %p165;
	selp.b32	%r9087, %r10277, %r10281, %p165;
	selp.b32	%r9086, %r10281, %r10285, %p165;
	selp.b32	%r9093, %r10253, %r10257, %p165;
	selp.b32	%r9092, %r10257, %r10261, %p165;
	selp.b32	%r9091, %r10261, %r10265, %p165;
	selp.b32	%r9090, %r10265, %r10269, %p165;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r9079, %r21810;
	bra.uni 	BB5_224;

BB5_247:
	setp.eq.s32	%p176, %r1027, 10;
	@%p176 bra 	BB5_265;
	bra.uni 	BB5_248;

BB5_265:
	// inline asm
	prmt.b32 %r9093, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9088, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	bra.uni 	BB5_263;

BB5_203:
	setp.eq.s32	%p137, %r1027, 10;
	@%p137 bra 	BB5_217;
	bra.uni 	BB5_204;

BB5_217:
	and.b32  	%r9632, %r1025, 3;
	shl.b32 	%r9633, %r9632, 2;
	mov.u32 	%r9634, 1985229328;
	shr.u32 	%r9635, %r9634, %r9633;
	and.b32  	%r9616, %r9635, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r9549, %r9093, %r21866, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9553, %r9092, %r9093, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9557, %r9091, %r9092, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9561, %r9090, %r9091, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9565, %r9089, %r9090, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9569, %r9088, %r9089, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9573, %r9087, %r9088, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9577, %r9086, %r9087, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9581, %r9085, %r9086, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9585, %r9084, %r9085, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9589, %r9083, %r9084, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9593, %r9082, %r9083, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9597, %r9081, %r9082, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9601, %r9080, %r9081, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9605, %r9079, %r9080, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9609, %r9078, %r9079, %r9616;
	// inline asm
	// inline asm
	prmt.b32 %r9613, %r21866, %r9078, %r9616;
	// inline asm
	setp.eq.s32	%p157, %r1024, 0;
	selp.b32	%r21810, %r9573, %r9577, %p157;
	selp.b32	%r21859, %r9577, %r9581, %p157;
	selp.b32	%r21860, %r9581, %r9585, %p157;
	selp.b32	%r21861, %r9585, %r9589, %p157;
	selp.b32	%r21862, %r9557, %r9561, %p157;
	selp.b32	%r21863, %r9561, %r9565, %p157;
	selp.b32	%r21864, %r9565, %r9569, %p157;
	selp.b32	%r21865, %r9569, %r9573, %p157;
	selp.b32	%r21867, 0, %r9549, %p157;
	selp.b32	%r21868, %r9549, %r9553, %p157;
	selp.b32	%r21869, %r9553, %r9557, %p157;
	selp.b32	%r9089, %r9605, %r9609, %p157;
	selp.b32	%r9088, %r9609, %r9613, %p157;
	selp.b32	%r9093, %r9589, %r9593, %p157;
	selp.b32	%r9092, %r9593, %r9597, %p157;
	selp.b32	%r9091, %r9597, %r9601, %p157;
	selp.b32	%r9090, %r9601, %r9605, %p157;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21950, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;
	mov.u32 	%r9085, %r21866;
	mov.u32 	%r9084, %r21866;
	mov.u32 	%r9083, %r21866;
	mov.u32 	%r9082, %r21866;
	mov.u32 	%r9087, %r21866;
	mov.u32 	%r9086, %r21866;
	bra.uni 	BB5_225;

BB5_239:
	setp.eq.s32	%p182, %r1027, 6;
	@%p182 bra 	BB5_271;
	bra.uni 	BB5_240;

BB5_271:
	// inline asm
	prmt.b32 %r9093, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9084, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	bra.uni 	BB5_269;

BB5_195:
	setp.eq.s32	%p143, %r1027, 6;
	@%p143 bra 	BB5_220;
	bra.uni 	BB5_196;

BB5_220:
	and.b32  	%r9980, %r1025, 3;
	shl.b32 	%r9981, %r9980, 2;
	mov.u32 	%r9982, 1985229328;
	shr.u32 	%r9983, %r9982, %r9981;
	and.b32  	%r9964, %r9983, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r9897, %r9093, %r21862, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9901, %r9092, %r9093, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9905, %r9091, %r9092, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9909, %r9090, %r9091, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9913, %r9089, %r9090, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9917, %r9088, %r9089, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9921, %r9087, %r9088, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9925, %r9086, %r9087, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9929, %r9085, %r9086, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9933, %r9084, %r9085, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9937, %r9083, %r9084, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9941, %r9082, %r9083, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9945, %r9081, %r9082, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9949, %r9080, %r9081, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9953, %r9079, %r9080, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9957, %r9078, %r9079, %r9964;
	// inline asm
	// inline asm
	prmt.b32 %r9961, %r21862, %r9078, %r9964;
	// inline asm
	setp.eq.s32	%p161, %r1024, 0;
	selp.b32	%r21810, %r9905, %r9909, %p161;
	selp.b32	%r21859, %r9909, %r9913, %p161;
	selp.b32	%r21860, %r9913, %r9917, %p161;
	selp.b32	%r21861, %r9917, %r9921, %p161;
	selp.b32	%r21863, 0, %r9897, %p161;
	selp.b32	%r21864, %r9897, %r9901, %p161;
	selp.b32	%r21865, %r9901, %r9905, %p161;
	selp.b32	%r9085, %r9953, %r9957, %p161;
	selp.b32	%r9084, %r9957, %r9961, %p161;
	selp.b32	%r9089, %r9937, %r9941, %p161;
	selp.b32	%r9088, %r9941, %r9945, %p161;
	selp.b32	%r9087, %r9945, %r9949, %p161;
	selp.b32	%r9086, %r9949, %r9953, %p161;
	selp.b32	%r9093, %r9921, %r9925, %p161;
	selp.b32	%r9092, %r9925, %r9929, %p161;
	selp.b32	%r9091, %r9929, %r9933, %p161;
	selp.b32	%r9090, %r9933, %r9937, %p161;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21950, %r21862;
	mov.u32 	%r9080, %r21862;
	mov.u32 	%r9079, %r21862;
	mov.u32 	%r9078, %r21862;
	mov.u32 	%r9083, %r21862;
	mov.u32 	%r9082, %r21862;
	bra.uni 	BB5_225;

BB5_254:
	setp.eq.s32	%p171, %r1027, 14;
	@%p171 bra 	BB5_259;
	bra.uni 	BB5_255;

BB5_259:
	// inline asm
	prmt.b32 %r9093, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9092, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	mov.u32 	%r9089, %r9081;
	mov.u32 	%r9088, %r9081;
	mov.u32 	%r9087, %r9081;
	mov.u32 	%r9086, %r9081;
	bra.uni 	BB5_258;

BB5_210:
	setp.eq.s32	%p132, %r1027, 14;
	@%p132 bra 	BB5_214;
	bra.uni 	BB5_211;

BB5_214:
	and.b32  	%r9284, %r1025, 3;
	shl.b32 	%r9285, %r9284, 2;
	mov.u32 	%r9286, 1985229328;
	shr.u32 	%r9287, %r9286, %r9285;
	and.b32  	%r9268, %r9287, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r9201, %r9093, %r21870, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9205, %r9092, %r9093, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9209, %r9091, %r9092, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9213, %r9090, %r9091, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9217, %r9089, %r9090, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9221, %r9088, %r9089, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9225, %r9087, %r9088, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9229, %r9086, %r9087, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9233, %r9085, %r9086, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9237, %r9084, %r9085, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9241, %r9083, %r9084, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9245, %r9082, %r9083, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9249, %r9081, %r9082, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9253, %r9080, %r9081, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9257, %r9079, %r9080, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9261, %r9078, %r9079, %r9268;
	// inline asm
	// inline asm
	prmt.b32 %r9265, %r21870, %r9078, %r9268;
	// inline asm
	setp.eq.s32	%p153, %r1024, 0;
	selp.b32	%r21810, %r9241, %r9245, %p153;
	selp.b32	%r21859, %r9245, %r9249, %p153;
	selp.b32	%r21860, %r9249, %r9253, %p153;
	selp.b32	%r21861, %r9253, %r9257, %p153;
	selp.b32	%r21862, %r9225, %r9229, %p153;
	selp.b32	%r21863, %r9229, %r9233, %p153;
	selp.b32	%r21864, %r9233, %r9237, %p153;
	selp.b32	%r21865, %r9237, %r9241, %p153;
	selp.b32	%r21866, %r9209, %r9213, %p153;
	selp.b32	%r21867, %r9213, %r9217, %p153;
	selp.b32	%r21868, %r9217, %r9221, %p153;
	selp.b32	%r21869, %r9221, %r9225, %p153;
	selp.b32	%r21871, 0, %r9201, %p153;
	selp.b32	%r21872, %r9201, %r9205, %p153;
	selp.b32	%r21873, %r9205, %r9209, %p153;
	selp.b32	%r9093, %r9257, %r9261, %p153;
	selp.b32	%r9092, %r9261, %r9265, %p153;
	mov.u32 	%r21950, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;
	mov.u32 	%r9089, %r21870;
	mov.u32 	%r9088, %r21870;
	mov.u32 	%r9087, %r21870;
	mov.u32 	%r9086, %r21870;
	mov.u32 	%r9091, %r21870;
	mov.u32 	%r9090, %r21870;
	bra.uni 	BB5_225;

BB5_230:
	setp.eq.s32	%p190, %r1027, 1;
	@%p190 bra 	BB5_276;
	bra.uni 	BB5_231;

BB5_276:
	// inline asm
	prmt.b32 %r9093, %r9091, %r9092, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9090, %r9091, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9089, %r9090, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9088, %r9089, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9087, %r9088, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9084, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9083, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9082, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9081, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9080, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r21969, 0;
	// inline asm
	prmt.b32 %r9079, %r21969, %r9078, %r1336;
	// inline asm
	bra.uni 	BB5_278;

BB5_186:
	setp.eq.s32	%p151, %r1027, 1;
	@%p151 bra 	BB5_187;
	bra.uni 	BB5_212;

BB5_187:
	and.b32  	%r10415, %r1025, 3;
	shl.b32 	%r10416, %r10415, 2;
	mov.u32 	%r10417, 1985229328;
	shr.u32 	%r10418, %r10417, %r10416;
	and.b32  	%r10399, %r10418, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r10332, %r9093, %r21810, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10336, %r9092, %r9093, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10340, %r9091, %r9092, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10344, %r9090, %r9091, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10348, %r9089, %r9090, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10352, %r9088, %r9089, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10356, %r9087, %r9088, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10360, %r9086, %r9087, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10364, %r9085, %r9086, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10368, %r9084, %r9085, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10372, %r9083, %r9084, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10376, %r9082, %r9083, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10380, %r9081, %r9082, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10384, %r9080, %r9081, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10388, %r9079, %r9080, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10392, %r9078, %r9079, %r10399;
	// inline asm
	// inline asm
	prmt.b32 %r10396, %r21810, %r9078, %r10399;
	// inline asm
	setp.eq.s32	%p166, %r1024, 0;
	selp.b32	%r21860, 0, %r10332, %p166;
	selp.b32	%r21861, %r10332, %r10336, %p166;
	selp.b32	%r21950, %r10384, %r10388, %p166;
	selp.b32	%r9080, %r10388, %r10392, %p166;
	selp.b32	%r9079, %r10392, %r10396, %p166;
	selp.b32	%r9085, %r10368, %r10372, %p166;
	selp.b32	%r9084, %r10372, %r10376, %p166;
	selp.b32	%r9083, %r10376, %r10380, %p166;
	selp.b32	%r9082, %r10380, %r10384, %p166;
	selp.b32	%r9089, %r10352, %r10356, %p166;
	selp.b32	%r9088, %r10356, %r10360, %p166;
	selp.b32	%r9087, %r10360, %r10364, %p166;
	selp.b32	%r9086, %r10364, %r10368, %p166;
	selp.b32	%r9093, %r10336, %r10340, %p166;
	selp.b32	%r9092, %r10340, %r10344, %p166;
	selp.b32	%r9091, %r10344, %r10348, %p166;
	selp.b32	%r9090, %r10348, %r10352, %p166;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;

BB5_224:
	mov.u32 	%r9078, %r21810;
	bra.uni 	BB5_225;

BB5_245:
	setp.eq.s32	%p179, %r1027, 9;
	@%p179 bra 	BB5_266;
	bra.uni 	BB5_246;

BB5_266:
	// inline asm
	prmt.b32 %r9093, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9087, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	mov.u32 	%r9086, %r9081;
	bra.uni 	BB5_278;

BB5_201:
	setp.eq.s32	%p140, %r1027, 9;
	@%p140 bra 	BB5_202;
	bra.uni 	BB5_212;

BB5_202:
	and.b32  	%r9719, %r1025, 3;
	shl.b32 	%r9720, %r9719, 2;
	mov.u32 	%r9721, 1985229328;
	shr.u32 	%r9722, %r9721, %r9720;
	and.b32  	%r9703, %r9722, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r9636, %r9093, %r21866, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9640, %r9092, %r9093, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9644, %r9091, %r9092, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9648, %r9090, %r9091, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9652, %r9089, %r9090, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9656, %r9088, %r9089, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9660, %r9087, %r9088, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9664, %r9086, %r9087, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9668, %r9085, %r9086, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9672, %r9084, %r9085, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9676, %r9083, %r9084, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9680, %r9082, %r9083, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9684, %r9081, %r9082, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9688, %r9080, %r9081, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9692, %r9079, %r9080, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9696, %r9078, %r9079, %r9703;
	// inline asm
	// inline asm
	prmt.b32 %r9700, %r21866, %r9078, %r9703;
	// inline asm
	setp.eq.s32	%p158, %r1024, 0;
	selp.b32	%r21810, %r9656, %r9660, %p158;
	selp.b32	%r21859, %r9660, %r9664, %p158;
	selp.b32	%r21860, %r9664, %r9668, %p158;
	selp.b32	%r21861, %r9668, %r9672, %p158;
	selp.b32	%r21862, %r9640, %r9644, %p158;
	selp.b32	%r21863, %r9644, %r9648, %p158;
	selp.b32	%r21864, %r9648, %r9652, %p158;
	selp.b32	%r21865, %r9652, %r9656, %p158;
	selp.b32	%r21868, 0, %r9636, %p158;
	selp.b32	%r21869, %r9636, %r9640, %p158;
	selp.b32	%r9089, %r9688, %r9692, %p158;
	selp.b32	%r9088, %r9692, %r9696, %p158;
	selp.b32	%r9087, %r9696, %r9700, %p158;
	selp.b32	%r9093, %r9672, %r9676, %p158;
	selp.b32	%r9092, %r9676, %r9680, %p158;
	selp.b32	%r9091, %r9680, %r9684, %p158;
	selp.b32	%r9090, %r9684, %r9688, %p158;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21950, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;
	mov.u32 	%r9085, %r21866;
	mov.u32 	%r9084, %r21866;
	mov.u32 	%r9083, %r21866;
	mov.u32 	%r9082, %r21866;
	mov.u32 	%r9086, %r21866;
	bra.uni 	BB5_225;

BB5_237:
	setp.eq.s32	%p185, %r1027, 5;
	@%p185 bra 	BB5_272;
	bra.uni 	BB5_238;

BB5_272:
	// inline asm
	prmt.b32 %r9093, %r9087, %r9088, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9084, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9083, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9082, %r9081;
	bra.uni 	BB5_278;

BB5_193:
	setp.eq.s32	%p146, %r1027, 5;
	@%p146 bra 	BB5_194;
	bra.uni 	BB5_212;

BB5_194:
	and.b32  	%r10067, %r1025, 3;
	shl.b32 	%r10068, %r10067, 2;
	mov.u32 	%r10069, 1985229328;
	shr.u32 	%r10070, %r10069, %r10068;
	and.b32  	%r10051, %r10070, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r9984, %r9093, %r21862, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r9988, %r9092, %r9093, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r9992, %r9091, %r9092, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r9996, %r9090, %r9091, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10000, %r9089, %r9090, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10004, %r9088, %r9089, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10008, %r9087, %r9088, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10012, %r9086, %r9087, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10016, %r9085, %r9086, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10020, %r9084, %r9085, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10024, %r9083, %r9084, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10028, %r9082, %r9083, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10032, %r9081, %r9082, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10036, %r9080, %r9081, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10040, %r9079, %r9080, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10044, %r9078, %r9079, %r10051;
	// inline asm
	// inline asm
	prmt.b32 %r10048, %r21862, %r9078, %r10051;
	// inline asm
	setp.eq.s32	%p162, %r1024, 0;
	selp.b32	%r21810, %r9988, %r9992, %p162;
	selp.b32	%r21859, %r9992, %r9996, %p162;
	selp.b32	%r21860, %r9996, %r10000, %p162;
	selp.b32	%r21861, %r10000, %r10004, %p162;
	selp.b32	%r21864, 0, %r9984, %p162;
	selp.b32	%r21865, %r9984, %r9988, %p162;
	selp.b32	%r9085, %r10036, %r10040, %p162;
	selp.b32	%r9084, %r10040, %r10044, %p162;
	selp.b32	%r9083, %r10044, %r10048, %p162;
	selp.b32	%r9089, %r10020, %r10024, %p162;
	selp.b32	%r9088, %r10024, %r10028, %p162;
	selp.b32	%r9087, %r10028, %r10032, %p162;
	selp.b32	%r9086, %r10032, %r10036, %p162;
	selp.b32	%r9093, %r10004, %r10008, %p162;
	selp.b32	%r9092, %r10008, %r10012, %p162;
	selp.b32	%r9091, %r10012, %r10016, %p162;
	selp.b32	%r9090, %r10016, %r10020, %p162;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r21950, %r21862;
	mov.u32 	%r9080, %r21862;
	mov.u32 	%r9079, %r21862;
	mov.u32 	%r9078, %r21862;
	mov.u32 	%r9082, %r21862;
	bra.uni 	BB5_225;

BB5_252:
	setp.eq.s32	%p174, %r1027, 13;
	@%p174 bra 	BB5_260;
	bra.uni 	BB5_253;

BB5_260:
	// inline asm
	prmt.b32 %r9093, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9091, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	mov.u32 	%r9089, %r9081;
	mov.u32 	%r9088, %r9081;
	mov.u32 	%r9087, %r9081;
	mov.u32 	%r9086, %r9081;
	mov.u32 	%r9090, %r9081;
	bra.uni 	BB5_278;

BB5_208:
	setp.eq.s32	%p135, %r1027, 13;
	@%p135 bra 	BB5_209;
	bra.uni 	BB5_212;

BB5_209:
	and.b32  	%r9371, %r1025, 3;
	shl.b32 	%r9372, %r9371, 2;
	mov.u32 	%r9373, 1985229328;
	shr.u32 	%r9374, %r9373, %r9372;
	and.b32  	%r9355, %r9374, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r9288, %r9093, %r21870, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9292, %r9092, %r9093, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9296, %r9091, %r9092, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9300, %r9090, %r9091, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9304, %r9089, %r9090, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9308, %r9088, %r9089, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9312, %r9087, %r9088, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9316, %r9086, %r9087, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9320, %r9085, %r9086, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9324, %r9084, %r9085, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9328, %r9083, %r9084, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9332, %r9082, %r9083, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9336, %r9081, %r9082, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9340, %r9080, %r9081, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9344, %r9079, %r9080, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9348, %r9078, %r9079, %r9355;
	// inline asm
	// inline asm
	prmt.b32 %r9352, %r21870, %r9078, %r9355;
	// inline asm
	setp.eq.s32	%p154, %r1024, 0;
	selp.b32	%r21810, %r9324, %r9328, %p154;
	selp.b32	%r21859, %r9328, %r9332, %p154;
	selp.b32	%r21860, %r9332, %r9336, %p154;
	selp.b32	%r21861, %r9336, %r9340, %p154;
	selp.b32	%r21862, %r9308, %r9312, %p154;
	selp.b32	%r21863, %r9312, %r9316, %p154;
	selp.b32	%r21864, %r9316, %r9320, %p154;
	selp.b32	%r21865, %r9320, %r9324, %p154;
	selp.b32	%r21866, %r9292, %r9296, %p154;
	selp.b32	%r21867, %r9296, %r9300, %p154;
	selp.b32	%r21868, %r9300, %r9304, %p154;
	selp.b32	%r21869, %r9304, %r9308, %p154;
	selp.b32	%r21872, 0, %r9288, %p154;
	selp.b32	%r21873, %r9288, %r9292, %p154;
	selp.b32	%r9093, %r9340, %r9344, %p154;
	selp.b32	%r9092, %r9344, %r9348, %p154;
	selp.b32	%r9091, %r9348, %r9352, %p154;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21950, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;
	mov.u32 	%r9089, %r21870;
	mov.u32 	%r9088, %r21870;
	mov.u32 	%r9087, %r21870;
	mov.u32 	%r9086, %r21870;
	mov.u32 	%r9090, %r21870;
	bra.uni 	BB5_225;

BB5_233:
	setp.eq.s32	%p188, %r1027, 3;
	@%p188 bra 	BB5_274;
	bra.uni 	BB5_234;

BB5_274:
	// inline asm
	prmt.b32 %r9093, %r9089, %r9090, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9088, %r9089, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9087, %r9088, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9086, %r9087, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9085, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9084, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9083, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9082, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9080, 0;
	// inline asm
	prmt.b32 %r9081, %r9080, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9079, %r9080;
	mov.u32 	%r21969, %r9080;
	bra.uni 	BB5_278;

BB5_189:
	setp.eq.s32	%p149, %r1027, 3;
	@%p149 bra 	BB5_190;
	bra.uni 	BB5_212;

BB5_190:
	and.b32  	%r10241, %r1025, 3;
	shl.b32 	%r10242, %r10241, 2;
	mov.u32 	%r10243, 1985229328;
	shr.u32 	%r10244, %r10243, %r10242;
	and.b32  	%r10225, %r10244, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r10158, %r9093, %r21862, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10162, %r9092, %r9093, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10166, %r9091, %r9092, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10170, %r9090, %r9091, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10174, %r9089, %r9090, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10178, %r9088, %r9089, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10182, %r9087, %r9088, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10186, %r9086, %r9087, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10190, %r9085, %r9086, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10194, %r9084, %r9085, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10198, %r9083, %r9084, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10202, %r9082, %r9083, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10206, %r9081, %r9082, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10210, %r9080, %r9081, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10214, %r9079, %r9080, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10218, %r9078, %r9079, %r10225;
	// inline asm
	// inline asm
	prmt.b32 %r10222, %r21862, %r9078, %r10225;
	// inline asm
	setp.eq.s32	%p164, %r1024, 0;
	selp.b32	%r21810, 0, %r10158, %p164;
	selp.b32	%r21859, %r10158, %r10162, %p164;
	selp.b32	%r21860, %r10162, %r10166, %p164;
	selp.b32	%r21861, %r10166, %r10170, %p164;
	selp.b32	%r21950, %r10218, %r10222, %p164;
	selp.b32	%r9085, %r10202, %r10206, %p164;
	selp.b32	%r9084, %r10206, %r10210, %p164;
	selp.b32	%r9083, %r10210, %r10214, %p164;
	selp.b32	%r9082, %r10214, %r10218, %p164;
	selp.b32	%r9089, %r10186, %r10190, %p164;
	selp.b32	%r9088, %r10190, %r10194, %p164;
	selp.b32	%r9087, %r10194, %r10198, %p164;
	selp.b32	%r9086, %r10198, %r10202, %p164;
	selp.b32	%r9093, %r10170, %r10174, %p164;
	selp.b32	%r9092, %r10174, %r10178, %p164;
	selp.b32	%r9091, %r10178, %r10182, %p164;
	selp.b32	%r9090, %r10182, %r10186, %p164;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21865, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;

BB5_222:
	mov.u32 	%r9080, %r21862;
	mov.u32 	%r9079, %r21862;
	mov.u32 	%r9078, %r21862;
	bra.uni 	BB5_225;

BB5_248:
	setp.eq.s32	%p177, %r1027, 11;
	@%p177 bra 	BB5_264;
	bra.uni 	BB5_249;

BB5_264:
	// inline asm
	prmt.b32 %r9093, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9089, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;

BB5_262:
	mov.u32 	%r9088, %r9081;

BB5_263:
	mov.u32 	%r9087, %r9081;
	mov.u32 	%r9086, %r9081;
	bra.uni 	BB5_278;

BB5_204:
	setp.eq.s32	%p138, %r1027, 11;
	@%p138 bra 	BB5_205;
	bra.uni 	BB5_212;

BB5_205:
	and.b32  	%r9545, %r1025, 3;
	shl.b32 	%r9546, %r9545, 2;
	mov.u32 	%r9547, 1985229328;
	shr.u32 	%r9548, %r9547, %r9546;
	and.b32  	%r9529, %r9548, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r9462, %r9093, %r21870, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9466, %r9092, %r9093, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9470, %r9091, %r9092, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9474, %r9090, %r9091, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9478, %r9089, %r9090, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9482, %r9088, %r9089, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9486, %r9087, %r9088, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9490, %r9086, %r9087, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9494, %r9085, %r9086, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9498, %r9084, %r9085, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9502, %r9083, %r9084, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9506, %r9082, %r9083, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9510, %r9081, %r9082, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9514, %r9080, %r9081, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9518, %r9079, %r9080, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9522, %r9078, %r9079, %r9529;
	// inline asm
	// inline asm
	prmt.b32 %r9526, %r21870, %r9078, %r9529;
	// inline asm
	setp.eq.s32	%p156, %r1024, 0;
	selp.b32	%r21810, %r9490, %r9494, %p156;
	selp.b32	%r21859, %r9494, %r9498, %p156;
	selp.b32	%r21860, %r9498, %r9502, %p156;
	selp.b32	%r21861, %r9502, %r9506, %p156;
	selp.b32	%r21862, %r9474, %r9478, %p156;
	selp.b32	%r21863, %r9478, %r9482, %p156;
	selp.b32	%r21864, %r9482, %r9486, %p156;
	selp.b32	%r21865, %r9486, %r9490, %p156;
	selp.b32	%r21866, 0, %r9462, %p156;
	selp.b32	%r21867, %r9462, %r9466, %p156;
	selp.b32	%r21868, %r9466, %r9470, %p156;
	selp.b32	%r21869, %r9470, %r9474, %p156;
	selp.b32	%r9089, %r9522, %r9526, %p156;
	selp.b32	%r9093, %r9506, %r9510, %p156;
	selp.b32	%r9092, %r9510, %r9514, %p156;
	selp.b32	%r9091, %r9514, %r9518, %p156;
	selp.b32	%r9090, %r9518, %r9522, %p156;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21873, %r21870;
	mov.u32 	%r21950, %r21870;
	mov.u32 	%r9080, %r21870;
	mov.u32 	%r9079, %r21870;
	mov.u32 	%r9078, %r21870;
	mov.u32 	%r9085, %r21870;
	mov.u32 	%r9084, %r21870;
	mov.u32 	%r9083, %r21870;
	mov.u32 	%r9082, %r21870;

BB5_216:
	mov.u32 	%r9088, %r21870;
	mov.u32 	%r9087, %r21870;
	mov.u32 	%r9086, %r21870;
	bra.uni 	BB5_225;

BB5_240:
	setp.eq.s32	%p183, %r1027, 7;
	@%p183 bra 	BB5_270;
	bra.uni 	BB5_241;

BB5_270:
	// inline asm
	prmt.b32 %r9093, %r9085, %r9086, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9092, %r9084, %r9085, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9091, %r9083, %r9084, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9090, %r9082, %r9083, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9089, %r9081, %r9082, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9088, %r9080, %r9081, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9087, %r9079, %r9080, %r1336;
	// inline asm
	// inline asm
	prmt.b32 %r9086, %r9078, %r9079, %r1336;
	// inline asm
	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9085, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;

BB5_268:
	mov.u32 	%r9084, %r9081;

BB5_269:
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	bra.uni 	BB5_278;

BB5_196:
	setp.eq.s32	%p144, %r1027, 7;
	@%p144 bra 	BB5_197;
	bra.uni 	BB5_212;

BB5_197:
	and.b32  	%r9893, %r1025, 3;
	shl.b32 	%r9894, %r9893, 2;
	mov.u32 	%r9895, 1985229328;
	shr.u32 	%r9896, %r9895, %r9894;
	and.b32  	%r9877, %r9896, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r9810, %r9093, %r21866, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9814, %r9092, %r9093, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9818, %r9091, %r9092, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9822, %r9090, %r9091, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9826, %r9089, %r9090, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9830, %r9088, %r9089, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9834, %r9087, %r9088, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9838, %r9086, %r9087, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9842, %r9085, %r9086, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9846, %r9084, %r9085, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9850, %r9083, %r9084, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9854, %r9082, %r9083, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9858, %r9081, %r9082, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9862, %r9080, %r9081, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9866, %r9079, %r9080, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9870, %r9078, %r9079, %r9877;
	// inline asm
	// inline asm
	prmt.b32 %r9874, %r21866, %r9078, %r9877;
	// inline asm
	setp.eq.s32	%p160, %r1024, 0;
	selp.b32	%r21810, %r9822, %r9826, %p160;
	selp.b32	%r21859, %r9826, %r9830, %p160;
	selp.b32	%r21860, %r9830, %r9834, %p160;
	selp.b32	%r21861, %r9834, %r9838, %p160;
	selp.b32	%r21862, 0, %r9810, %p160;
	selp.b32	%r21863, %r9810, %r9814, %p160;
	selp.b32	%r21864, %r9814, %r9818, %p160;
	selp.b32	%r21865, %r9818, %r9822, %p160;
	selp.b32	%r9085, %r9870, %r9874, %p160;
	selp.b32	%r9089, %r9854, %r9858, %p160;
	selp.b32	%r9088, %r9858, %r9862, %p160;
	selp.b32	%r9087, %r9862, %r9866, %p160;
	selp.b32	%r9086, %r9866, %r9870, %p160;
	selp.b32	%r9093, %r9838, %r9842, %p160;
	selp.b32	%r9092, %r9842, %r9846, %p160;
	selp.b32	%r9091, %r9846, %r9850, %p160;
	selp.b32	%r9090, %r9850, %r9854, %p160;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21869, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r21950, %r21866;
	mov.u32 	%r9080, %r21866;
	mov.u32 	%r9079, %r21866;
	mov.u32 	%r9078, %r21866;

BB5_219:
	mov.u32 	%r9084, %r21866;
	mov.u32 	%r9083, %r21866;
	mov.u32 	%r9082, %r21866;
	bra.uni 	BB5_225;

BB5_255:
	setp.ne.s32	%p172, %r1027, 15;
	@%p172 bra 	BB5_256;

	mov.u32 	%r9081, 0;
	// inline asm
	prmt.b32 %r9093, %r9081, %r9078, %r1336;
	// inline asm
	mov.u32 	%r9080, %r9081;
	mov.u32 	%r9079, %r9081;
	mov.u32 	%r21969, %r9081;
	mov.u32 	%r9085, %r9081;
	mov.u32 	%r9084, %r9081;
	mov.u32 	%r9083, %r9081;
	mov.u32 	%r9082, %r9081;
	mov.u32 	%r9089, %r9081;
	mov.u32 	%r9088, %r9081;
	mov.u32 	%r9087, %r9081;
	mov.u32 	%r9086, %r9081;
	mov.u32 	%r9092, %r9081;

BB5_258:
	mov.u32 	%r9091, %r9081;
	mov.u32 	%r9090, %r9081;
	bra.uni 	BB5_278;

BB5_211:
	setp.ne.s32	%p133, %r1027, 15;
	@%p133 bra 	BB5_212;

	and.b32  	%r9197, %r1025, 3;
	shl.b32 	%r9198, %r9197, 2;
	mov.u32 	%r9199, 1985229328;
	shr.u32 	%r9200, %r9199, %r9198;
	and.b32  	%r9181, %r9200, 65535;
	mov.u32 	%r21950, 0;
	// inline asm
	prmt.b32 %r9114, %r9093, %r21950, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9118, %r9092, %r9093, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9122, %r9091, %r9092, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9126, %r9090, %r9091, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9130, %r9089, %r9090, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9134, %r9088, %r9089, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9138, %r9087, %r9088, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9142, %r9086, %r9087, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9146, %r9085, %r9086, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9150, %r9084, %r9085, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9154, %r9083, %r9084, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9158, %r9082, %r9083, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9162, %r9081, %r9082, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9166, %r9080, %r9081, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9170, %r9079, %r9080, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9174, %r9078, %r9079, %r9181;
	// inline asm
	// inline asm
	prmt.b32 %r9178, %r21950, %r9078, %r9181;
	// inline asm
	setp.eq.s32	%p152, %r1024, 0;
	selp.b32	%r21810, %r9158, %r9162, %p152;
	selp.b32	%r21859, %r9162, %r9166, %p152;
	selp.b32	%r21860, %r9166, %r9170, %p152;
	selp.b32	%r21861, %r9170, %r9174, %p152;
	selp.b32	%r21862, %r9142, %r9146, %p152;
	selp.b32	%r21863, %r9146, %r9150, %p152;
	selp.b32	%r21864, %r9150, %r9154, %p152;
	selp.b32	%r21865, %r9154, %r9158, %p152;
	selp.b32	%r21866, %r9126, %r9130, %p152;
	selp.b32	%r21867, %r9130, %r9134, %p152;
	selp.b32	%r21868, %r9134, %r9138, %p152;
	selp.b32	%r21869, %r9138, %r9142, %p152;
	selp.b32	%r21870, 0, %r9114, %p152;
	selp.b32	%r21871, %r9114, %r9118, %p152;
	selp.b32	%r21872, %r9118, %r9122, %p152;
	selp.b32	%r21873, %r9122, %r9126, %p152;
	selp.b32	%r9093, %r9174, %r9178, %p152;
	mov.u32 	%r9080, %r21950;
	mov.u32 	%r9079, %r21950;
	mov.u32 	%r9078, %r21950;
	mov.u32 	%r9085, %r21950;
	mov.u32 	%r9084, %r21950;
	mov.u32 	%r9083, %r21950;
	mov.u32 	%r9082, %r21950;
	mov.u32 	%r9089, %r21950;
	mov.u32 	%r9088, %r21950;
	mov.u32 	%r9087, %r21950;
	mov.u32 	%r9086, %r21950;
	mov.u32 	%r9092, %r21950;
	mov.u32 	%r9091, %r21950;
	mov.u32 	%r9090, %r21950;
	bra.uni 	BB5_225;

BB5_212:
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21861, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r21950, %r9081;

BB5_225:
	xor.b32  	%r10506, %r151, %r150;
	and.b32  	%r10507, %r10506, %r152;
	xor.b32  	%r10508, %r10507, %r150;
	add.s32 	%r10509, %r153, %r10508;
	or.b32  	%r10510, %r9078, %r1001;
	add.s32 	%r10511, %r10509, %r10510;
	add.s32 	%r10512, %r10511, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10512, 7;
	shr.b32 	%rhs, %r10512, 25;
	add.u32 	%r10513, %lhs, %rhs;
	}
	add.s32 	%r10514, %r10513, %r152;
	xor.b32  	%r10515, %r152, %r151;
	and.b32  	%r10516, %r10514, %r10515;
	xor.b32  	%r10517, %r10516, %r151;
	or.b32  	%r10518, %r9079, %r1000;
	add.s32 	%r10519, %r150, %r10518;
	add.s32 	%r10520, %r10519, %r10517;
	add.s32 	%r10521, %r10520, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10521, 12;
	shr.b32 	%rhs, %r10521, 20;
	add.u32 	%r10522, %lhs, %rhs;
	}
	add.s32 	%r10523, %r10522, %r10514;
	xor.b32  	%r10524, %r10514, %r152;
	and.b32  	%r10525, %r10523, %r10524;
	xor.b32  	%r10526, %r10525, %r152;
	or.b32  	%r10527, %r9080, %r999;
	add.s32 	%r10528, %r151, %r10527;
	add.s32 	%r10529, %r10528, %r10526;
	add.s32 	%r10530, %r10529, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10530, 17;
	shr.b32 	%rhs, %r10530, 15;
	add.u32 	%r10531, %lhs, %rhs;
	}
	add.s32 	%r10532, %r10531, %r10523;
	xor.b32  	%r10533, %r10523, %r10514;
	and.b32  	%r10534, %r10532, %r10533;
	xor.b32  	%r10535, %r10534, %r10514;
	or.b32  	%r10536, %r21950, %r998;
	add.s32 	%r10537, %r152, %r10536;
	add.s32 	%r10538, %r10537, %r10535;
	add.s32 	%r10539, %r10538, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10539, 22;
	shr.b32 	%rhs, %r10539, 10;
	add.u32 	%r10540, %lhs, %rhs;
	}
	add.s32 	%r10541, %r10540, %r10532;
	xor.b32  	%r10542, %r10532, %r10523;
	and.b32  	%r10543, %r10541, %r10542;
	xor.b32  	%r10544, %r10543, %r10523;
	or.b32  	%r10545, %r9082, %r997;
	add.s32 	%r10546, %r10545, %r10514;
	add.s32 	%r10547, %r10546, %r10544;
	add.s32 	%r10548, %r10547, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10548, 7;
	shr.b32 	%rhs, %r10548, 25;
	add.u32 	%r10549, %lhs, %rhs;
	}
	add.s32 	%r10550, %r10549, %r10541;
	xor.b32  	%r10551, %r10541, %r10532;
	and.b32  	%r10552, %r10550, %r10551;
	xor.b32  	%r10553, %r10552, %r10532;
	or.b32  	%r10554, %r9083, %r996;
	add.s32 	%r10555, %r10554, %r10523;
	add.s32 	%r10556, %r10555, %r10553;
	add.s32 	%r10557, %r10556, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10557, 12;
	shr.b32 	%rhs, %r10557, 20;
	add.u32 	%r10558, %lhs, %rhs;
	}
	add.s32 	%r10559, %r10558, %r10550;
	xor.b32  	%r10560, %r10550, %r10541;
	and.b32  	%r10561, %r10559, %r10560;
	xor.b32  	%r10562, %r10561, %r10541;
	or.b32  	%r10563, %r9084, %r995;
	add.s32 	%r10564, %r10563, %r10532;
	add.s32 	%r10565, %r10564, %r10562;
	add.s32 	%r10566, %r10565, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10566, 17;
	shr.b32 	%rhs, %r10566, 15;
	add.u32 	%r10567, %lhs, %rhs;
	}
	add.s32 	%r10568, %r10567, %r10559;
	xor.b32  	%r10569, %r10559, %r10550;
	and.b32  	%r10570, %r10568, %r10569;
	xor.b32  	%r10571, %r10570, %r10550;
	or.b32  	%r10572, %r9085, %r994;
	add.s32 	%r10573, %r10572, %r10541;
	add.s32 	%r10574, %r10573, %r10571;
	add.s32 	%r10575, %r10574, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10575, 22;
	shr.b32 	%rhs, %r10575, 10;
	add.u32 	%r10576, %lhs, %rhs;
	}
	add.s32 	%r10577, %r10576, %r10568;
	xor.b32  	%r10578, %r10568, %r10559;
	and.b32  	%r10579, %r10577, %r10578;
	xor.b32  	%r10580, %r10579, %r10559;
	or.b32  	%r10581, %r9086, %r993;
	add.s32 	%r10582, %r10581, %r10550;
	add.s32 	%r10583, %r10582, %r10580;
	add.s32 	%r10584, %r10583, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10584, 7;
	shr.b32 	%rhs, %r10584, 25;
	add.u32 	%r10585, %lhs, %rhs;
	}
	add.s32 	%r10586, %r10585, %r10577;
	xor.b32  	%r10587, %r10577, %r10568;
	and.b32  	%r10588, %r10586, %r10587;
	xor.b32  	%r10589, %r10588, %r10568;
	or.b32  	%r10590, %r9087, %r992;
	add.s32 	%r10591, %r10590, %r10559;
	add.s32 	%r10592, %r10591, %r10589;
	add.s32 	%r10593, %r10592, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10593, 12;
	shr.b32 	%rhs, %r10593, 20;
	add.u32 	%r10594, %lhs, %rhs;
	}
	add.s32 	%r10595, %r10594, %r10586;
	xor.b32  	%r10596, %r10586, %r10577;
	and.b32  	%r10597, %r10595, %r10596;
	xor.b32  	%r10598, %r10597, %r10577;
	or.b32  	%r10599, %r9088, %r991;
	add.s32 	%r10600, %r10599, %r10568;
	add.s32 	%r10601, %r10600, %r10598;
	add.s32 	%r10602, %r10601, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10602, 17;
	shr.b32 	%rhs, %r10602, 15;
	add.u32 	%r10603, %lhs, %rhs;
	}
	add.s32 	%r10604, %r10603, %r10595;
	xor.b32  	%r10605, %r10595, %r10586;
	and.b32  	%r10606, %r10604, %r10605;
	xor.b32  	%r10607, %r10606, %r10586;
	or.b32  	%r10608, %r9089, %r990;
	add.s32 	%r10609, %r10608, %r10577;
	add.s32 	%r10610, %r10609, %r10607;
	add.s32 	%r10611, %r10610, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10611, 22;
	shr.b32 	%rhs, %r10611, 10;
	add.u32 	%r10612, %lhs, %rhs;
	}
	add.s32 	%r10613, %r10612, %r10604;
	xor.b32  	%r10614, %r10604, %r10595;
	and.b32  	%r10615, %r10613, %r10614;
	xor.b32  	%r10616, %r10615, %r10595;
	or.b32  	%r10617, %r9090, %r989;
	add.s32 	%r10618, %r10617, %r10586;
	add.s32 	%r10619, %r10618, %r10616;
	add.s32 	%r10620, %r10619, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10620, 7;
	shr.b32 	%rhs, %r10620, 25;
	add.u32 	%r10621, %lhs, %rhs;
	}
	add.s32 	%r10622, %r10621, %r10613;
	xor.b32  	%r10623, %r10613, %r10604;
	and.b32  	%r10624, %r10622, %r10623;
	xor.b32  	%r10625, %r10624, %r10604;
	or.b32  	%r10626, %r9091, %r988;
	add.s32 	%r10627, %r10626, %r10595;
	add.s32 	%r10628, %r10627, %r10625;
	add.s32 	%r10629, %r10628, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10629, 12;
	shr.b32 	%rhs, %r10629, 20;
	add.u32 	%r10630, %lhs, %rhs;
	}
	add.s32 	%r10631, %r10630, %r10622;
	xor.b32  	%r10632, %r10622, %r10613;
	and.b32  	%r10633, %r10631, %r10632;
	xor.b32  	%r10634, %r10633, %r10613;
	or.b32  	%r10635, %r9092, %r987;
	add.s32 	%r10636, %r10635, %r10604;
	add.s32 	%r10637, %r10636, %r10634;
	add.s32 	%r10638, %r10637, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10638, 17;
	shr.b32 	%rhs, %r10638, 15;
	add.u32 	%r10639, %lhs, %rhs;
	}
	add.s32 	%r10640, %r10639, %r10631;
	xor.b32  	%r10641, %r10631, %r10622;
	and.b32  	%r10642, %r10640, %r10641;
	xor.b32  	%r10643, %r10642, %r10622;
	or.b32  	%r10644, %r9093, %r986;
	add.s32 	%r10645, %r10644, %r10613;
	add.s32 	%r10646, %r10645, %r10643;
	add.s32 	%r10647, %r10646, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10647, 22;
	shr.b32 	%rhs, %r10647, 10;
	add.u32 	%r10648, %lhs, %rhs;
	}
	add.s32 	%r10649, %r10648, %r10640;
	xor.b32  	%r10650, %r10649, %r10640;
	and.b32  	%r10651, %r10650, %r10631;
	xor.b32  	%r10652, %r10651, %r10640;
	add.s32 	%r10653, %r10518, %r10622;
	add.s32 	%r10654, %r10653, %r10652;
	add.s32 	%r10655, %r10654, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10655, 5;
	shr.b32 	%rhs, %r10655, 27;
	add.u32 	%r10656, %lhs, %rhs;
	}
	add.s32 	%r10657, %r10656, %r10649;
	xor.b32  	%r10658, %r10657, %r10649;
	and.b32  	%r10659, %r10658, %r10640;
	xor.b32  	%r10660, %r10659, %r10649;
	add.s32 	%r10661, %r10563, %r10631;
	add.s32 	%r10662, %r10661, %r10660;
	add.s32 	%r10663, %r10662, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10663, 9;
	shr.b32 	%rhs, %r10663, 23;
	add.u32 	%r10664, %lhs, %rhs;
	}
	add.s32 	%r10665, %r10664, %r10657;
	xor.b32  	%r10666, %r10665, %r10657;
	and.b32  	%r10667, %r10666, %r10649;
	xor.b32  	%r10668, %r10667, %r10657;
	add.s32 	%r10669, %r10608, %r10640;
	add.s32 	%r10670, %r10669, %r10668;
	add.s32 	%r10671, %r10670, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10671, 14;
	shr.b32 	%rhs, %r10671, 18;
	add.u32 	%r10672, %lhs, %rhs;
	}
	add.s32 	%r10673, %r10672, %r10665;
	xor.b32  	%r10674, %r10673, %r10665;
	and.b32  	%r10675, %r10674, %r10657;
	xor.b32  	%r10676, %r10675, %r10665;
	add.s32 	%r10677, %r10510, %r10649;
	add.s32 	%r10678, %r10677, %r10676;
	add.s32 	%r10679, %r10678, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10679, 20;
	shr.b32 	%rhs, %r10679, 12;
	add.u32 	%r10680, %lhs, %rhs;
	}
	add.s32 	%r10681, %r10680, %r10673;
	xor.b32  	%r10682, %r10681, %r10673;
	and.b32  	%r10683, %r10682, %r10665;
	xor.b32  	%r10684, %r10683, %r10673;
	add.s32 	%r10685, %r10554, %r10657;
	add.s32 	%r10686, %r10685, %r10684;
	add.s32 	%r10687, %r10686, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10687, 5;
	shr.b32 	%rhs, %r10687, 27;
	add.u32 	%r10688, %lhs, %rhs;
	}
	add.s32 	%r10689, %r10688, %r10681;
	xor.b32  	%r10690, %r10689, %r10681;
	and.b32  	%r10691, %r10690, %r10673;
	xor.b32  	%r10692, %r10691, %r10681;
	add.s32 	%r10693, %r10599, %r10665;
	add.s32 	%r10694, %r10693, %r10692;
	add.s32 	%r10695, %r10694, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10695, 9;
	shr.b32 	%rhs, %r10695, 23;
	add.u32 	%r10696, %lhs, %rhs;
	}
	add.s32 	%r10697, %r10696, %r10689;
	xor.b32  	%r10698, %r10697, %r10689;
	and.b32  	%r10699, %r10698, %r10681;
	xor.b32  	%r10700, %r10699, %r10689;
	add.s32 	%r10701, %r10644, %r10673;
	add.s32 	%r10702, %r10701, %r10700;
	add.s32 	%r10703, %r10702, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10703, 14;
	shr.b32 	%rhs, %r10703, 18;
	add.u32 	%r10704, %lhs, %rhs;
	}
	add.s32 	%r10705, %r10704, %r10697;
	xor.b32  	%r10706, %r10705, %r10697;
	and.b32  	%r10707, %r10706, %r10689;
	xor.b32  	%r10708, %r10707, %r10697;
	add.s32 	%r10709, %r10545, %r10681;
	add.s32 	%r10710, %r10709, %r10708;
	add.s32 	%r10711, %r10710, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10711, 20;
	shr.b32 	%rhs, %r10711, 12;
	add.u32 	%r10712, %lhs, %rhs;
	}
	add.s32 	%r10713, %r10712, %r10705;
	xor.b32  	%r10714, %r10713, %r10705;
	and.b32  	%r10715, %r10714, %r10697;
	xor.b32  	%r10716, %r10715, %r10705;
	add.s32 	%r10717, %r10590, %r10689;
	add.s32 	%r10718, %r10717, %r10716;
	add.s32 	%r10719, %r10718, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10719, 5;
	shr.b32 	%rhs, %r10719, 27;
	add.u32 	%r10720, %lhs, %rhs;
	}
	add.s32 	%r10721, %r10720, %r10713;
	xor.b32  	%r10722, %r10721, %r10713;
	and.b32  	%r10723, %r10722, %r10705;
	xor.b32  	%r10724, %r10723, %r10713;
	add.s32 	%r10725, %r10635, %r10697;
	add.s32 	%r10726, %r10725, %r10724;
	add.s32 	%r10727, %r10726, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10727, 9;
	shr.b32 	%rhs, %r10727, 23;
	add.u32 	%r10728, %lhs, %rhs;
	}
	add.s32 	%r10729, %r10728, %r10721;
	xor.b32  	%r10730, %r10729, %r10721;
	and.b32  	%r10731, %r10730, %r10713;
	xor.b32  	%r10732, %r10731, %r10721;
	add.s32 	%r10733, %r10536, %r10705;
	add.s32 	%r10734, %r10733, %r10732;
	add.s32 	%r10735, %r10734, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10735, 14;
	shr.b32 	%rhs, %r10735, 18;
	add.u32 	%r10736, %lhs, %rhs;
	}
	add.s32 	%r10737, %r10736, %r10729;
	xor.b32  	%r10738, %r10737, %r10729;
	and.b32  	%r10739, %r10738, %r10721;
	xor.b32  	%r10740, %r10739, %r10729;
	add.s32 	%r10741, %r10581, %r10713;
	add.s32 	%r10742, %r10741, %r10740;
	add.s32 	%r10743, %r10742, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10743, 20;
	shr.b32 	%rhs, %r10743, 12;
	add.u32 	%r10744, %lhs, %rhs;
	}
	add.s32 	%r10745, %r10744, %r10737;
	xor.b32  	%r10746, %r10745, %r10737;
	and.b32  	%r10747, %r10746, %r10729;
	xor.b32  	%r10748, %r10747, %r10737;
	add.s32 	%r10749, %r10626, %r10721;
	add.s32 	%r10750, %r10749, %r10748;
	add.s32 	%r10751, %r10750, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10751, 5;
	shr.b32 	%rhs, %r10751, 27;
	add.u32 	%r10752, %lhs, %rhs;
	}
	add.s32 	%r10753, %r10752, %r10745;
	xor.b32  	%r10754, %r10753, %r10745;
	and.b32  	%r10755, %r10754, %r10737;
	xor.b32  	%r10756, %r10755, %r10745;
	add.s32 	%r10757, %r10527, %r10729;
	add.s32 	%r10758, %r10757, %r10756;
	add.s32 	%r10759, %r10758, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10759, 9;
	shr.b32 	%rhs, %r10759, 23;
	add.u32 	%r10760, %lhs, %rhs;
	}
	add.s32 	%r10761, %r10760, %r10753;
	xor.b32  	%r10762, %r10761, %r10753;
	and.b32  	%r10763, %r10762, %r10745;
	xor.b32  	%r10764, %r10763, %r10753;
	add.s32 	%r10765, %r10572, %r10737;
	add.s32 	%r10766, %r10765, %r10764;
	add.s32 	%r10767, %r10766, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10767, 14;
	shr.b32 	%rhs, %r10767, 18;
	add.u32 	%r10768, %lhs, %rhs;
	}
	add.s32 	%r10769, %r10768, %r10761;
	xor.b32  	%r10770, %r10769, %r10761;
	and.b32  	%r10771, %r10770, %r10753;
	xor.b32  	%r10772, %r10771, %r10761;
	add.s32 	%r10773, %r10617, %r10745;
	add.s32 	%r10774, %r10773, %r10772;
	add.s32 	%r10775, %r10774, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10775, 20;
	shr.b32 	%rhs, %r10775, 12;
	add.u32 	%r10776, %lhs, %rhs;
	}
	add.s32 	%r10777, %r10776, %r10769;
	xor.b32  	%r10778, %r10777, %r10769;
	xor.b32  	%r10779, %r10778, %r10761;
	add.s32 	%r10780, %r10554, %r10753;
	add.s32 	%r10781, %r10780, %r10779;
	add.s32 	%r10782, %r10781, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10782, 4;
	shr.b32 	%rhs, %r10782, 28;
	add.u32 	%r10783, %lhs, %rhs;
	}
	add.s32 	%r10784, %r10783, %r10777;
	xor.b32  	%r10785, %r10784, %r10778;
	add.s32 	%r10786, %r10581, %r10761;
	add.s32 	%r10787, %r10786, %r10785;
	add.s32 	%r10788, %r10787, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10788, 11;
	shr.b32 	%rhs, %r10788, 21;
	add.u32 	%r10789, %lhs, %rhs;
	}
	add.s32 	%r10790, %r10789, %r10784;
	xor.b32  	%r10791, %r10790, %r10784;
	xor.b32  	%r10792, %r10791, %r10777;
	add.s32 	%r10793, %r10608, %r10769;
	add.s32 	%r10794, %r10793, %r10792;
	add.s32 	%r10795, %r10794, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10795, 16;
	shr.b32 	%rhs, %r10795, 16;
	add.u32 	%r10796, %lhs, %rhs;
	}
	add.s32 	%r10797, %r10796, %r10790;
	xor.b32  	%r10798, %r10797, %r10791;
	add.s32 	%r10799, %r10635, %r10777;
	add.s32 	%r10800, %r10799, %r10798;
	add.s32 	%r10801, %r10800, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10801, 23;
	shr.b32 	%rhs, %r10801, 9;
	add.u32 	%r10802, %lhs, %rhs;
	}
	add.s32 	%r10803, %r10802, %r10797;
	xor.b32  	%r10804, %r10803, %r10797;
	xor.b32  	%r10805, %r10804, %r10790;
	add.s32 	%r10806, %r10518, %r10784;
	add.s32 	%r10807, %r10806, %r10805;
	add.s32 	%r10808, %r10807, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10808, 4;
	shr.b32 	%rhs, %r10808, 28;
	add.u32 	%r10809, %lhs, %rhs;
	}
	add.s32 	%r10810, %r10809, %r10803;
	xor.b32  	%r10811, %r10810, %r10804;
	add.s32 	%r10812, %r10545, %r10790;
	add.s32 	%r10813, %r10812, %r10811;
	add.s32 	%r10814, %r10813, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10814, 11;
	shr.b32 	%rhs, %r10814, 21;
	add.u32 	%r10815, %lhs, %rhs;
	}
	add.s32 	%r10816, %r10815, %r10810;
	xor.b32  	%r10817, %r10816, %r10810;
	xor.b32  	%r10818, %r10817, %r10803;
	add.s32 	%r10819, %r10572, %r10797;
	add.s32 	%r10820, %r10819, %r10818;
	add.s32 	%r10821, %r10820, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10821, 16;
	shr.b32 	%rhs, %r10821, 16;
	add.u32 	%r10822, %lhs, %rhs;
	}
	add.s32 	%r10823, %r10822, %r10816;
	xor.b32  	%r10824, %r10823, %r10817;
	add.s32 	%r10825, %r10599, %r10803;
	add.s32 	%r10826, %r10825, %r10824;
	add.s32 	%r10827, %r10826, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10827, 23;
	shr.b32 	%rhs, %r10827, 9;
	add.u32 	%r10828, %lhs, %rhs;
	}
	add.s32 	%r10829, %r10828, %r10823;
	xor.b32  	%r10830, %r10829, %r10823;
	xor.b32  	%r10831, %r10830, %r10816;
	add.s32 	%r10832, %r10626, %r10810;
	add.s32 	%r10833, %r10832, %r10831;
	add.s32 	%r10834, %r10833, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10834, 4;
	shr.b32 	%rhs, %r10834, 28;
	add.u32 	%r10835, %lhs, %rhs;
	}
	add.s32 	%r10836, %r10835, %r10829;
	xor.b32  	%r10837, %r10836, %r10830;
	add.s32 	%r10838, %r10510, %r10816;
	add.s32 	%r10839, %r10838, %r10837;
	add.s32 	%r10840, %r10839, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10840, 11;
	shr.b32 	%rhs, %r10840, 21;
	add.u32 	%r10841, %lhs, %rhs;
	}
	add.s32 	%r10842, %r10841, %r10836;
	xor.b32  	%r10843, %r10842, %r10836;
	xor.b32  	%r10844, %r10843, %r10829;
	add.s32 	%r10845, %r10536, %r10823;
	add.s32 	%r10846, %r10845, %r10844;
	add.s32 	%r10847, %r10846, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10847, 16;
	shr.b32 	%rhs, %r10847, 16;
	add.u32 	%r10848, %lhs, %rhs;
	}
	add.s32 	%r10849, %r10848, %r10842;
	xor.b32  	%r10850, %r10849, %r10843;
	add.s32 	%r10851, %r10563, %r10829;
	add.s32 	%r10852, %r10851, %r10850;
	add.s32 	%r10853, %r10852, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10853, 23;
	shr.b32 	%rhs, %r10853, 9;
	add.u32 	%r10854, %lhs, %rhs;
	}
	add.s32 	%r10855, %r10854, %r10849;
	xor.b32  	%r10856, %r10855, %r10849;
	xor.b32  	%r10857, %r10856, %r10842;
	add.s32 	%r10858, %r10590, %r10836;
	add.s32 	%r10859, %r10858, %r10857;
	add.s32 	%r10860, %r10859, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10860, 4;
	shr.b32 	%rhs, %r10860, 28;
	add.u32 	%r10861, %lhs, %rhs;
	}
	add.s32 	%r10862, %r10861, %r10855;
	xor.b32  	%r10863, %r10862, %r10856;
	add.s32 	%r10864, %r10617, %r10842;
	add.s32 	%r10865, %r10864, %r10863;
	add.s32 	%r10866, %r10865, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10866, 11;
	shr.b32 	%rhs, %r10866, 21;
	add.u32 	%r10867, %lhs, %rhs;
	}
	add.s32 	%r10868, %r10867, %r10862;
	xor.b32  	%r10869, %r10868, %r10862;
	xor.b32  	%r10870, %r10869, %r10855;
	add.s32 	%r10871, %r10644, %r10849;
	add.s32 	%r10872, %r10871, %r10870;
	add.s32 	%r10873, %r10872, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10873, 16;
	shr.b32 	%rhs, %r10873, 16;
	add.u32 	%r10874, %lhs, %rhs;
	}
	add.s32 	%r10875, %r10874, %r10868;
	xor.b32  	%r10876, %r10875, %r10869;
	add.s32 	%r10877, %r10527, %r10855;
	add.s32 	%r10878, %r10877, %r10876;
	add.s32 	%r10879, %r10878, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10879, 23;
	shr.b32 	%rhs, %r10879, 9;
	add.u32 	%r10880, %lhs, %rhs;
	}
	add.s32 	%r10881, %r10880, %r10875;
	not.b32 	%r10882, %r10868;
	or.b32  	%r10883, %r10881, %r10882;
	xor.b32  	%r10884, %r10883, %r10875;
	add.s32 	%r10885, %r10510, %r10862;
	add.s32 	%r10886, %r10885, %r10884;
	add.s32 	%r10887, %r10886, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10887, 6;
	shr.b32 	%rhs, %r10887, 26;
	add.u32 	%r10888, %lhs, %rhs;
	}
	add.s32 	%r10889, %r10888, %r10881;
	not.b32 	%r10890, %r10875;
	or.b32  	%r10891, %r10889, %r10890;
	xor.b32  	%r10892, %r10891, %r10881;
	add.s32 	%r10893, %r10572, %r10868;
	add.s32 	%r10894, %r10893, %r10892;
	add.s32 	%r10895, %r10894, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10895, 10;
	shr.b32 	%rhs, %r10895, 22;
	add.u32 	%r10896, %lhs, %rhs;
	}
	add.s32 	%r10897, %r10896, %r10889;
	not.b32 	%r10898, %r10881;
	or.b32  	%r10899, %r10897, %r10898;
	xor.b32  	%r10900, %r10899, %r10889;
	add.s32 	%r10901, %r10635, %r10875;
	add.s32 	%r10902, %r10901, %r10900;
	add.s32 	%r10903, %r10902, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10903, 15;
	shr.b32 	%rhs, %r10903, 17;
	add.u32 	%r10904, %lhs, %rhs;
	}
	add.s32 	%r10905, %r10904, %r10897;
	not.b32 	%r10906, %r10889;
	or.b32  	%r10907, %r10905, %r10906;
	xor.b32  	%r10908, %r10907, %r10897;
	add.s32 	%r10909, %r10554, %r10881;
	add.s32 	%r10910, %r10909, %r10908;
	add.s32 	%r10911, %r10910, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10911, 21;
	shr.b32 	%rhs, %r10911, 11;
	add.u32 	%r10912, %lhs, %rhs;
	}
	add.s32 	%r10913, %r10912, %r10905;
	not.b32 	%r10914, %r10897;
	or.b32  	%r10915, %r10913, %r10914;
	xor.b32  	%r10916, %r10915, %r10905;
	add.s32 	%r10917, %r10617, %r10889;
	add.s32 	%r10918, %r10917, %r10916;
	add.s32 	%r10919, %r10918, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10919, 6;
	shr.b32 	%rhs, %r10919, 26;
	add.u32 	%r10920, %lhs, %rhs;
	}
	add.s32 	%r10921, %r10920, %r10913;
	not.b32 	%r10922, %r10905;
	or.b32  	%r10923, %r10921, %r10922;
	xor.b32  	%r10924, %r10923, %r10913;
	add.s32 	%r10925, %r10536, %r10897;
	add.s32 	%r10926, %r10925, %r10924;
	add.s32 	%r10927, %r10926, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10927, 10;
	shr.b32 	%rhs, %r10927, 22;
	add.u32 	%r10928, %lhs, %rhs;
	}
	add.s32 	%r10929, %r10928, %r10921;
	not.b32 	%r10930, %r10913;
	or.b32  	%r10931, %r10929, %r10930;
	xor.b32  	%r10932, %r10931, %r10921;
	add.s32 	%r10933, %r10599, %r10905;
	add.s32 	%r10934, %r10933, %r10932;
	add.s32 	%r10935, %r10934, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10935, 15;
	shr.b32 	%rhs, %r10935, 17;
	add.u32 	%r10936, %lhs, %rhs;
	}
	add.s32 	%r10937, %r10936, %r10929;
	not.b32 	%r10938, %r10921;
	or.b32  	%r10939, %r10937, %r10938;
	xor.b32  	%r10940, %r10939, %r10929;
	add.s32 	%r10941, %r10518, %r10913;
	add.s32 	%r10942, %r10941, %r10940;
	add.s32 	%r10943, %r10942, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10943, 21;
	shr.b32 	%rhs, %r10943, 11;
	add.u32 	%r10944, %lhs, %rhs;
	}
	add.s32 	%r10945, %r10944, %r10937;
	not.b32 	%r10946, %r10929;
	or.b32  	%r10947, %r10945, %r10946;
	xor.b32  	%r10948, %r10947, %r10937;
	add.s32 	%r10949, %r10581, %r10921;
	add.s32 	%r10950, %r10949, %r10948;
	add.s32 	%r10951, %r10950, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10951, 6;
	shr.b32 	%rhs, %r10951, 26;
	add.u32 	%r10952, %lhs, %rhs;
	}
	add.s32 	%r10953, %r10952, %r10945;
	not.b32 	%r10954, %r10937;
	or.b32  	%r10955, %r10953, %r10954;
	xor.b32  	%r10956, %r10955, %r10945;
	add.s32 	%r10957, %r10644, %r10929;
	add.s32 	%r10958, %r10957, %r10956;
	add.s32 	%r10959, %r10958, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10959, 10;
	shr.b32 	%rhs, %r10959, 22;
	add.u32 	%r10960, %lhs, %rhs;
	}
	add.s32 	%r10961, %r10960, %r10953;
	not.b32 	%r10962, %r10945;
	or.b32  	%r10963, %r10961, %r10962;
	xor.b32  	%r10964, %r10963, %r10953;
	add.s32 	%r10965, %r10563, %r10937;
	add.s32 	%r10966, %r10965, %r10964;
	add.s32 	%r10967, %r10966, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10967, 15;
	shr.b32 	%rhs, %r10967, 17;
	add.u32 	%r10968, %lhs, %rhs;
	}
	add.s32 	%r10969, %r10968, %r10961;
	not.b32 	%r10970, %r10953;
	or.b32  	%r10971, %r10969, %r10970;
	xor.b32  	%r10972, %r10971, %r10961;
	add.s32 	%r10973, %r10626, %r10945;
	add.s32 	%r10974, %r10973, %r10972;
	add.s32 	%r10975, %r10974, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10975, 21;
	shr.b32 	%rhs, %r10975, 11;
	add.u32 	%r10976, %lhs, %rhs;
	}
	add.s32 	%r10977, %r10976, %r10969;
	not.b32 	%r10978, %r10961;
	or.b32  	%r10979, %r10977, %r10978;
	xor.b32  	%r10980, %r10979, %r10969;
	add.s32 	%r10981, %r10545, %r10953;
	add.s32 	%r10982, %r10981, %r10980;
	add.s32 	%r10983, %r10982, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10983, 6;
	shr.b32 	%rhs, %r10983, 26;
	add.u32 	%r10984, %lhs, %rhs;
	}
	add.s32 	%r10985, %r10984, %r10977;
	not.b32 	%r10986, %r10969;
	or.b32  	%r10987, %r10985, %r10986;
	xor.b32  	%r10988, %r10987, %r10977;
	add.s32 	%r10989, %r10608, %r10961;
	add.s32 	%r10990, %r10989, %r10988;
	add.s32 	%r10991, %r10990, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10991, 10;
	shr.b32 	%rhs, %r10991, 22;
	add.u32 	%r10992, %lhs, %rhs;
	}
	add.s32 	%r10993, %r10992, %r10985;
	not.b32 	%r10994, %r10977;
	or.b32  	%r10995, %r10993, %r10994;
	xor.b32  	%r10996, %r10995, %r10985;
	add.s32 	%r10997, %r10527, %r10969;
	add.s32 	%r10998, %r10997, %r10996;
	add.s32 	%r10999, %r10998, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10999, 15;
	shr.b32 	%rhs, %r10999, 17;
	add.u32 	%r11000, %lhs, %rhs;
	}
	add.s32 	%r11001, %r11000, %r10993;
	not.b32 	%r11002, %r10985;
	or.b32  	%r11003, %r11001, %r11002;
	xor.b32  	%r11004, %r11003, %r10993;
	add.s32 	%r11005, %r10590, %r10977;
	add.s32 	%r11006, %r11005, %r11004;
	add.s32 	%r11007, %r11006, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r11007, 21;
	shr.b32 	%rhs, %r11007, 11;
	add.u32 	%r11008, %lhs, %rhs;
	}
	add.s32 	%r153, %r10985, %r153;
	add.s32 	%r11009, %r11001, %r152;
	add.s32 	%r152, %r11009, %r11008;
	add.s32 	%r151, %r11001, %r151;
	add.s32 	%r150, %r10993, %r150;
	bra.uni 	BB5_323;

BB5_231:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_246:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_238:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_253:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_234:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_249:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_241:
	mov.u32 	%r21969, %r9078;
	bra.uni 	BB5_278;

BB5_256:
	mov.u32 	%r21969, %r9078;

BB5_278:
	or.b32  	%r21861, %r21969, %r1001;
	or.b32  	%r21860, %r9079, %r1000;
	or.b32  	%r21859, %r9080, %r999;
	or.b32  	%r21810, %r9081, %r998;
	or.b32  	%r21865, %r9082, %r997;
	or.b32  	%r21864, %r9083, %r996;
	or.b32  	%r21863, %r9084, %r995;
	or.b32  	%r21862, %r9085, %r994;
	or.b32  	%r21869, %r9086, %r993;
	or.b32  	%r21868, %r9087, %r992;
	or.b32  	%r21867, %r9088, %r991;
	or.b32  	%r21866, %r9089, %r990;
	or.b32  	%r21873, %r9090, %r989;
	or.b32  	%r21872, %r9091, %r988;
	or.b32  	%r21871, %r9092, %r987;
	or.b32  	%r21870, %r9093, %r986;

BB5_323:
	and.b32  	%r21736, %r21758, 1;
	setp.eq.s32	%p407, %r21736, 0;
	mov.u32 	%r22104, 0;
	@%p407 bra 	BB5_324;
	bra.uni 	BB5_332;

BB5_324:
	mov.u32 	%r22105, %r22104;
	bra.uni 	BB5_325;

BB5_564:
	xor.b32  	%r21224, %r151, %r150;
	and.b32  	%r21225, %r21224, %r152;
	xor.b32  	%r21226, %r21225, %r150;
	add.s32 	%r21227, %r153, %r21226;
	or.b32  	%r21228, %r16198, %r2335;
	add.s32 	%r21229, %r21227, %r21228;
	add.s32 	%r21230, %r21229, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21230, 7;
	shr.b32 	%rhs, %r21230, 25;
	add.u32 	%r21231, %lhs, %rhs;
	}
	add.s32 	%r21232, %r21231, %r152;
	xor.b32  	%r21233, %r152, %r151;
	and.b32  	%r21234, %r21232, %r21233;
	xor.b32  	%r21235, %r21234, %r151;
	or.b32  	%r21236, %r16199, %r2334;
	add.s32 	%r21237, %r150, %r21236;
	add.s32 	%r21238, %r21237, %r21235;
	add.s32 	%r21239, %r21238, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21239, 12;
	shr.b32 	%rhs, %r21239, 20;
	add.u32 	%r21240, %lhs, %rhs;
	}
	add.s32 	%r21241, %r21240, %r21232;
	xor.b32  	%r21242, %r21232, %r152;
	and.b32  	%r21243, %r21241, %r21242;
	xor.b32  	%r21244, %r21243, %r152;
	or.b32  	%r21245, %r16200, %r2333;
	add.s32 	%r21246, %r151, %r21245;
	add.s32 	%r21247, %r21246, %r21244;
	add.s32 	%r21248, %r21247, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21248, 17;
	shr.b32 	%rhs, %r21248, 15;
	add.u32 	%r21249, %lhs, %rhs;
	}
	add.s32 	%r21250, %r21249, %r21241;
	xor.b32  	%r21251, %r21241, %r21232;
	and.b32  	%r21252, %r21250, %r21251;
	xor.b32  	%r21253, %r21252, %r21232;
	or.b32  	%r21254, %r22209, %r2332;
	add.s32 	%r21255, %r152, %r21254;
	add.s32 	%r21256, %r21255, %r21253;
	add.s32 	%r21257, %r21256, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21257, 22;
	shr.b32 	%rhs, %r21257, 10;
	add.u32 	%r21258, %lhs, %rhs;
	}
	add.s32 	%r21259, %r21258, %r21250;
	xor.b32  	%r21260, %r21250, %r21241;
	and.b32  	%r21261, %r21259, %r21260;
	xor.b32  	%r21262, %r21261, %r21241;
	or.b32  	%r21263, %r16202, %r2331;
	add.s32 	%r21264, %r21263, %r21232;
	add.s32 	%r21265, %r21264, %r21262;
	add.s32 	%r21266, %r21265, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21266, 7;
	shr.b32 	%rhs, %r21266, 25;
	add.u32 	%r21267, %lhs, %rhs;
	}
	add.s32 	%r21268, %r21267, %r21259;
	xor.b32  	%r21269, %r21259, %r21250;
	and.b32  	%r21270, %r21268, %r21269;
	xor.b32  	%r21271, %r21270, %r21250;
	or.b32  	%r21272, %r16203, %r2330;
	add.s32 	%r21273, %r21272, %r21241;
	add.s32 	%r21274, %r21273, %r21271;
	add.s32 	%r21275, %r21274, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21275, 12;
	shr.b32 	%rhs, %r21275, 20;
	add.u32 	%r21276, %lhs, %rhs;
	}
	add.s32 	%r21277, %r21276, %r21268;
	xor.b32  	%r21278, %r21268, %r21259;
	and.b32  	%r21279, %r21277, %r21278;
	xor.b32  	%r21280, %r21279, %r21259;
	or.b32  	%r21281, %r16204, %r2329;
	add.s32 	%r21282, %r21281, %r21250;
	add.s32 	%r21283, %r21282, %r21280;
	add.s32 	%r21284, %r21283, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21284, 17;
	shr.b32 	%rhs, %r21284, 15;
	add.u32 	%r21285, %lhs, %rhs;
	}
	add.s32 	%r21286, %r21285, %r21277;
	xor.b32  	%r21287, %r21277, %r21268;
	and.b32  	%r21288, %r21286, %r21287;
	xor.b32  	%r21289, %r21288, %r21268;
	or.b32  	%r21290, %r16205, %r2328;
	add.s32 	%r21291, %r21290, %r21259;
	add.s32 	%r21292, %r21291, %r21289;
	add.s32 	%r21293, %r21292, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21293, 22;
	shr.b32 	%rhs, %r21293, 10;
	add.u32 	%r21294, %lhs, %rhs;
	}
	add.s32 	%r21295, %r21294, %r21286;
	xor.b32  	%r21296, %r21286, %r21277;
	and.b32  	%r21297, %r21295, %r21296;
	xor.b32  	%r21298, %r21297, %r21277;
	or.b32  	%r21299, %r16206, %r2327;
	add.s32 	%r21300, %r21299, %r21268;
	add.s32 	%r21301, %r21300, %r21298;
	add.s32 	%r21302, %r21301, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21302, 7;
	shr.b32 	%rhs, %r21302, 25;
	add.u32 	%r21303, %lhs, %rhs;
	}
	add.s32 	%r21304, %r21303, %r21295;
	xor.b32  	%r21305, %r21295, %r21286;
	and.b32  	%r21306, %r21304, %r21305;
	xor.b32  	%r21307, %r21306, %r21286;
	or.b32  	%r21308, %r16207, %r2326;
	add.s32 	%r21309, %r21308, %r21277;
	add.s32 	%r21310, %r21309, %r21307;
	add.s32 	%r21311, %r21310, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21311, 12;
	shr.b32 	%rhs, %r21311, 20;
	add.u32 	%r21312, %lhs, %rhs;
	}
	add.s32 	%r21313, %r21312, %r21304;
	xor.b32  	%r21314, %r21304, %r21295;
	and.b32  	%r21315, %r21313, %r21314;
	xor.b32  	%r21316, %r21315, %r21295;
	or.b32  	%r21317, %r16208, %r2325;
	add.s32 	%r21318, %r21317, %r21286;
	add.s32 	%r21319, %r21318, %r21316;
	add.s32 	%r21320, %r21319, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21320, 17;
	shr.b32 	%rhs, %r21320, 15;
	add.u32 	%r21321, %lhs, %rhs;
	}
	add.s32 	%r21322, %r21321, %r21313;
	xor.b32  	%r21323, %r21313, %r21304;
	and.b32  	%r21324, %r21322, %r21323;
	xor.b32  	%r21325, %r21324, %r21304;
	or.b32  	%r21326, %r16209, %r2324;
	add.s32 	%r21327, %r21326, %r21295;
	add.s32 	%r21328, %r21327, %r21325;
	add.s32 	%r21329, %r21328, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21329, 22;
	shr.b32 	%rhs, %r21329, 10;
	add.u32 	%r21330, %lhs, %rhs;
	}
	add.s32 	%r21331, %r21330, %r21322;
	xor.b32  	%r21332, %r21322, %r21313;
	and.b32  	%r21333, %r21331, %r21332;
	xor.b32  	%r21334, %r21333, %r21313;
	or.b32  	%r21335, %r16210, %r2323;
	add.s32 	%r21336, %r21335, %r21304;
	add.s32 	%r21337, %r21336, %r21334;
	add.s32 	%r21338, %r21337, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21338, 7;
	shr.b32 	%rhs, %r21338, 25;
	add.u32 	%r21339, %lhs, %rhs;
	}
	add.s32 	%r21340, %r21339, %r21331;
	xor.b32  	%r21341, %r21331, %r21322;
	and.b32  	%r21342, %r21340, %r21341;
	xor.b32  	%r21343, %r21342, %r21322;
	or.b32  	%r21344, %r16211, %r2322;
	add.s32 	%r21345, %r21344, %r21313;
	add.s32 	%r21346, %r21345, %r21343;
	add.s32 	%r21347, %r21346, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21347, 12;
	shr.b32 	%rhs, %r21347, 20;
	add.u32 	%r21348, %lhs, %rhs;
	}
	add.s32 	%r21349, %r21348, %r21340;
	xor.b32  	%r21350, %r21340, %r21331;
	and.b32  	%r21351, %r21349, %r21350;
	xor.b32  	%r21352, %r21351, %r21331;
	or.b32  	%r21353, %r16212, %r2321;
	add.s32 	%r21354, %r21353, %r21322;
	add.s32 	%r21355, %r21354, %r21352;
	add.s32 	%r21356, %r21355, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21356, 17;
	shr.b32 	%rhs, %r21356, 15;
	add.u32 	%r21357, %lhs, %rhs;
	}
	add.s32 	%r21358, %r21357, %r21349;
	xor.b32  	%r21359, %r21349, %r21340;
	and.b32  	%r21360, %r21358, %r21359;
	xor.b32  	%r21361, %r21360, %r21340;
	or.b32  	%r21362, %r16213, %r2320;
	add.s32 	%r21363, %r21362, %r21331;
	add.s32 	%r21364, %r21363, %r21361;
	add.s32 	%r21365, %r21364, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21365, 22;
	shr.b32 	%rhs, %r21365, 10;
	add.u32 	%r21366, %lhs, %rhs;
	}
	add.s32 	%r21367, %r21366, %r21358;
	xor.b32  	%r21368, %r21367, %r21358;
	and.b32  	%r21369, %r21368, %r21349;
	xor.b32  	%r21370, %r21369, %r21358;
	add.s32 	%r21371, %r21236, %r21340;
	add.s32 	%r21372, %r21371, %r21370;
	add.s32 	%r21373, %r21372, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21373, 5;
	shr.b32 	%rhs, %r21373, 27;
	add.u32 	%r21374, %lhs, %rhs;
	}
	add.s32 	%r21375, %r21374, %r21367;
	xor.b32  	%r21376, %r21375, %r21367;
	and.b32  	%r21377, %r21376, %r21358;
	xor.b32  	%r21378, %r21377, %r21367;
	add.s32 	%r21379, %r21281, %r21349;
	add.s32 	%r21380, %r21379, %r21378;
	add.s32 	%r21381, %r21380, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21381, 9;
	shr.b32 	%rhs, %r21381, 23;
	add.u32 	%r21382, %lhs, %rhs;
	}
	add.s32 	%r21383, %r21382, %r21375;
	xor.b32  	%r21384, %r21383, %r21375;
	and.b32  	%r21385, %r21384, %r21367;
	xor.b32  	%r21386, %r21385, %r21375;
	add.s32 	%r21387, %r21326, %r21358;
	add.s32 	%r21388, %r21387, %r21386;
	add.s32 	%r21389, %r21388, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21389, 14;
	shr.b32 	%rhs, %r21389, 18;
	add.u32 	%r21390, %lhs, %rhs;
	}
	add.s32 	%r21391, %r21390, %r21383;
	xor.b32  	%r21392, %r21391, %r21383;
	and.b32  	%r21393, %r21392, %r21375;
	xor.b32  	%r21394, %r21393, %r21383;
	add.s32 	%r21395, %r21228, %r21367;
	add.s32 	%r21396, %r21395, %r21394;
	add.s32 	%r21397, %r21396, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21397, 20;
	shr.b32 	%rhs, %r21397, 12;
	add.u32 	%r21398, %lhs, %rhs;
	}
	add.s32 	%r21399, %r21398, %r21391;
	xor.b32  	%r21400, %r21399, %r21391;
	and.b32  	%r21401, %r21400, %r21383;
	xor.b32  	%r21402, %r21401, %r21391;
	add.s32 	%r21403, %r21272, %r21375;
	add.s32 	%r21404, %r21403, %r21402;
	add.s32 	%r21405, %r21404, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21405, 5;
	shr.b32 	%rhs, %r21405, 27;
	add.u32 	%r21406, %lhs, %rhs;
	}
	add.s32 	%r21407, %r21406, %r21399;
	xor.b32  	%r21408, %r21407, %r21399;
	and.b32  	%r21409, %r21408, %r21391;
	xor.b32  	%r21410, %r21409, %r21399;
	add.s32 	%r21411, %r21317, %r21383;
	add.s32 	%r21412, %r21411, %r21410;
	add.s32 	%r21413, %r21412, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21413, 9;
	shr.b32 	%rhs, %r21413, 23;
	add.u32 	%r21414, %lhs, %rhs;
	}
	add.s32 	%r21415, %r21414, %r21407;
	xor.b32  	%r21416, %r21415, %r21407;
	and.b32  	%r21417, %r21416, %r21399;
	xor.b32  	%r21418, %r21417, %r21407;
	add.s32 	%r21419, %r21362, %r21391;
	add.s32 	%r21420, %r21419, %r21418;
	add.s32 	%r21421, %r21420, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21421, 14;
	shr.b32 	%rhs, %r21421, 18;
	add.u32 	%r21422, %lhs, %rhs;
	}
	add.s32 	%r21423, %r21422, %r21415;
	xor.b32  	%r21424, %r21423, %r21415;
	and.b32  	%r21425, %r21424, %r21407;
	xor.b32  	%r21426, %r21425, %r21415;
	add.s32 	%r21427, %r21263, %r21399;
	add.s32 	%r21428, %r21427, %r21426;
	add.s32 	%r21429, %r21428, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21429, 20;
	shr.b32 	%rhs, %r21429, 12;
	add.u32 	%r21430, %lhs, %rhs;
	}
	add.s32 	%r21431, %r21430, %r21423;
	xor.b32  	%r21432, %r21431, %r21423;
	and.b32  	%r21433, %r21432, %r21415;
	xor.b32  	%r21434, %r21433, %r21423;
	add.s32 	%r21435, %r21308, %r21407;
	add.s32 	%r21436, %r21435, %r21434;
	add.s32 	%r21437, %r21436, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21437, 5;
	shr.b32 	%rhs, %r21437, 27;
	add.u32 	%r21438, %lhs, %rhs;
	}
	add.s32 	%r21439, %r21438, %r21431;
	xor.b32  	%r21440, %r21439, %r21431;
	and.b32  	%r21441, %r21440, %r21423;
	xor.b32  	%r21442, %r21441, %r21431;
	add.s32 	%r21443, %r21353, %r21415;
	add.s32 	%r21444, %r21443, %r21442;
	add.s32 	%r21445, %r21444, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21445, 9;
	shr.b32 	%rhs, %r21445, 23;
	add.u32 	%r21446, %lhs, %rhs;
	}
	add.s32 	%r21447, %r21446, %r21439;
	xor.b32  	%r21448, %r21447, %r21439;
	and.b32  	%r21449, %r21448, %r21431;
	xor.b32  	%r21450, %r21449, %r21439;
	add.s32 	%r21451, %r21254, %r21423;
	add.s32 	%r21452, %r21451, %r21450;
	add.s32 	%r21453, %r21452, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21453, 14;
	shr.b32 	%rhs, %r21453, 18;
	add.u32 	%r21454, %lhs, %rhs;
	}
	add.s32 	%r21455, %r21454, %r21447;
	xor.b32  	%r21456, %r21455, %r21447;
	and.b32  	%r21457, %r21456, %r21439;
	xor.b32  	%r21458, %r21457, %r21447;
	add.s32 	%r21459, %r21299, %r21431;
	add.s32 	%r21460, %r21459, %r21458;
	add.s32 	%r21461, %r21460, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21461, 20;
	shr.b32 	%rhs, %r21461, 12;
	add.u32 	%r21462, %lhs, %rhs;
	}
	add.s32 	%r21463, %r21462, %r21455;
	xor.b32  	%r21464, %r21463, %r21455;
	and.b32  	%r21465, %r21464, %r21447;
	xor.b32  	%r21466, %r21465, %r21455;
	add.s32 	%r21467, %r21344, %r21439;
	add.s32 	%r21468, %r21467, %r21466;
	add.s32 	%r21469, %r21468, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21469, 5;
	shr.b32 	%rhs, %r21469, 27;
	add.u32 	%r21470, %lhs, %rhs;
	}
	add.s32 	%r21471, %r21470, %r21463;
	xor.b32  	%r21472, %r21471, %r21463;
	and.b32  	%r21473, %r21472, %r21455;
	xor.b32  	%r21474, %r21473, %r21463;
	add.s32 	%r21475, %r21245, %r21447;
	add.s32 	%r21476, %r21475, %r21474;
	add.s32 	%r21477, %r21476, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21477, 9;
	shr.b32 	%rhs, %r21477, 23;
	add.u32 	%r21478, %lhs, %rhs;
	}
	add.s32 	%r21479, %r21478, %r21471;
	xor.b32  	%r21480, %r21479, %r21471;
	and.b32  	%r21481, %r21480, %r21463;
	xor.b32  	%r21482, %r21481, %r21471;
	add.s32 	%r21483, %r21290, %r21455;
	add.s32 	%r21484, %r21483, %r21482;
	add.s32 	%r21485, %r21484, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21485, 14;
	shr.b32 	%rhs, %r21485, 18;
	add.u32 	%r21486, %lhs, %rhs;
	}
	add.s32 	%r21487, %r21486, %r21479;
	xor.b32  	%r21488, %r21487, %r21479;
	and.b32  	%r21489, %r21488, %r21471;
	xor.b32  	%r21490, %r21489, %r21479;
	add.s32 	%r21491, %r21335, %r21463;
	add.s32 	%r21492, %r21491, %r21490;
	add.s32 	%r21493, %r21492, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21493, 20;
	shr.b32 	%rhs, %r21493, 12;
	add.u32 	%r21494, %lhs, %rhs;
	}
	add.s32 	%r21495, %r21494, %r21487;
	xor.b32  	%r21496, %r21495, %r21487;
	xor.b32  	%r21497, %r21496, %r21479;
	add.s32 	%r21498, %r21272, %r21471;
	add.s32 	%r21499, %r21498, %r21497;
	add.s32 	%r21500, %r21499, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21500, 4;
	shr.b32 	%rhs, %r21500, 28;
	add.u32 	%r21501, %lhs, %rhs;
	}
	add.s32 	%r21502, %r21501, %r21495;
	xor.b32  	%r21503, %r21502, %r21496;
	add.s32 	%r21504, %r21299, %r21479;
	add.s32 	%r21505, %r21504, %r21503;
	add.s32 	%r21506, %r21505, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21506, 11;
	shr.b32 	%rhs, %r21506, 21;
	add.u32 	%r21507, %lhs, %rhs;
	}
	add.s32 	%r21508, %r21507, %r21502;
	xor.b32  	%r21509, %r21508, %r21502;
	xor.b32  	%r21510, %r21509, %r21495;
	add.s32 	%r21511, %r21326, %r21487;
	add.s32 	%r21512, %r21511, %r21510;
	add.s32 	%r21513, %r21512, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21513, 16;
	shr.b32 	%rhs, %r21513, 16;
	add.u32 	%r21514, %lhs, %rhs;
	}
	add.s32 	%r21515, %r21514, %r21508;
	xor.b32  	%r21516, %r21515, %r21509;
	add.s32 	%r21517, %r21353, %r21495;
	add.s32 	%r21518, %r21517, %r21516;
	add.s32 	%r21519, %r21518, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21519, 23;
	shr.b32 	%rhs, %r21519, 9;
	add.u32 	%r21520, %lhs, %rhs;
	}
	add.s32 	%r21521, %r21520, %r21515;
	xor.b32  	%r21522, %r21521, %r21515;
	xor.b32  	%r21523, %r21522, %r21508;
	add.s32 	%r21524, %r21236, %r21502;
	add.s32 	%r21525, %r21524, %r21523;
	add.s32 	%r21526, %r21525, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21526, 4;
	shr.b32 	%rhs, %r21526, 28;
	add.u32 	%r21527, %lhs, %rhs;
	}
	add.s32 	%r21528, %r21527, %r21521;
	xor.b32  	%r21529, %r21528, %r21522;
	add.s32 	%r21530, %r21263, %r21508;
	add.s32 	%r21531, %r21530, %r21529;
	add.s32 	%r21532, %r21531, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21532, 11;
	shr.b32 	%rhs, %r21532, 21;
	add.u32 	%r21533, %lhs, %rhs;
	}
	add.s32 	%r21534, %r21533, %r21528;
	xor.b32  	%r21535, %r21534, %r21528;
	xor.b32  	%r21536, %r21535, %r21521;
	add.s32 	%r21537, %r21290, %r21515;
	add.s32 	%r21538, %r21537, %r21536;
	add.s32 	%r21539, %r21538, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21539, 16;
	shr.b32 	%rhs, %r21539, 16;
	add.u32 	%r21540, %lhs, %rhs;
	}
	add.s32 	%r21541, %r21540, %r21534;
	xor.b32  	%r21542, %r21541, %r21535;
	add.s32 	%r21543, %r21317, %r21521;
	add.s32 	%r21544, %r21543, %r21542;
	add.s32 	%r21545, %r21544, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21545, 23;
	shr.b32 	%rhs, %r21545, 9;
	add.u32 	%r21546, %lhs, %rhs;
	}
	add.s32 	%r21547, %r21546, %r21541;
	xor.b32  	%r21548, %r21547, %r21541;
	xor.b32  	%r21549, %r21548, %r21534;
	add.s32 	%r21550, %r21344, %r21528;
	add.s32 	%r21551, %r21550, %r21549;
	add.s32 	%r21552, %r21551, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21552, 4;
	shr.b32 	%rhs, %r21552, 28;
	add.u32 	%r21553, %lhs, %rhs;
	}
	add.s32 	%r21554, %r21553, %r21547;
	xor.b32  	%r21555, %r21554, %r21548;
	add.s32 	%r21556, %r21228, %r21534;
	add.s32 	%r21557, %r21556, %r21555;
	add.s32 	%r21558, %r21557, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21558, 11;
	shr.b32 	%rhs, %r21558, 21;
	add.u32 	%r21559, %lhs, %rhs;
	}
	add.s32 	%r21560, %r21559, %r21554;
	xor.b32  	%r21561, %r21560, %r21554;
	xor.b32  	%r21562, %r21561, %r21547;
	add.s32 	%r21563, %r21254, %r21541;
	add.s32 	%r21564, %r21563, %r21562;
	add.s32 	%r21565, %r21564, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21565, 16;
	shr.b32 	%rhs, %r21565, 16;
	add.u32 	%r21566, %lhs, %rhs;
	}
	add.s32 	%r21567, %r21566, %r21560;
	xor.b32  	%r21568, %r21567, %r21561;
	add.s32 	%r21569, %r21281, %r21547;
	add.s32 	%r21570, %r21569, %r21568;
	add.s32 	%r21571, %r21570, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21571, 23;
	shr.b32 	%rhs, %r21571, 9;
	add.u32 	%r21572, %lhs, %rhs;
	}
	add.s32 	%r21573, %r21572, %r21567;
	xor.b32  	%r21574, %r21573, %r21567;
	xor.b32  	%r21575, %r21574, %r21560;
	add.s32 	%r21576, %r21308, %r21554;
	add.s32 	%r21577, %r21576, %r21575;
	add.s32 	%r21578, %r21577, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21578, 4;
	shr.b32 	%rhs, %r21578, 28;
	add.u32 	%r21579, %lhs, %rhs;
	}
	add.s32 	%r21580, %r21579, %r21573;
	xor.b32  	%r21581, %r21580, %r21574;
	add.s32 	%r21582, %r21335, %r21560;
	add.s32 	%r21583, %r21582, %r21581;
	add.s32 	%r21584, %r21583, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21584, 11;
	shr.b32 	%rhs, %r21584, 21;
	add.u32 	%r21585, %lhs, %rhs;
	}
	add.s32 	%r21586, %r21585, %r21580;
	xor.b32  	%r21587, %r21586, %r21580;
	xor.b32  	%r21588, %r21587, %r21573;
	add.s32 	%r21589, %r21362, %r21567;
	add.s32 	%r21590, %r21589, %r21588;
	add.s32 	%r21591, %r21590, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21591, 16;
	shr.b32 	%rhs, %r21591, 16;
	add.u32 	%r21592, %lhs, %rhs;
	}
	add.s32 	%r21593, %r21592, %r21586;
	xor.b32  	%r21594, %r21593, %r21587;
	add.s32 	%r21595, %r21245, %r21573;
	add.s32 	%r21596, %r21595, %r21594;
	add.s32 	%r21597, %r21596, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21597, 23;
	shr.b32 	%rhs, %r21597, 9;
	add.u32 	%r21598, %lhs, %rhs;
	}
	add.s32 	%r21599, %r21598, %r21593;
	not.b32 	%r21600, %r21586;
	or.b32  	%r21601, %r21599, %r21600;
	xor.b32  	%r21602, %r21601, %r21593;
	add.s32 	%r21603, %r21228, %r21580;
	add.s32 	%r21604, %r21603, %r21602;
	add.s32 	%r21605, %r21604, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21605, 6;
	shr.b32 	%rhs, %r21605, 26;
	add.u32 	%r21606, %lhs, %rhs;
	}
	add.s32 	%r21607, %r21606, %r21599;
	not.b32 	%r21608, %r21593;
	or.b32  	%r21609, %r21607, %r21608;
	xor.b32  	%r21610, %r21609, %r21599;
	add.s32 	%r21611, %r21290, %r21586;
	add.s32 	%r21612, %r21611, %r21610;
	add.s32 	%r21613, %r21612, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21613, 10;
	shr.b32 	%rhs, %r21613, 22;
	add.u32 	%r21614, %lhs, %rhs;
	}
	add.s32 	%r21615, %r21614, %r21607;
	not.b32 	%r21616, %r21599;
	or.b32  	%r21617, %r21615, %r21616;
	xor.b32  	%r21618, %r21617, %r21607;
	add.s32 	%r21619, %r21353, %r21593;
	add.s32 	%r21620, %r21619, %r21618;
	add.s32 	%r21621, %r21620, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21621, 15;
	shr.b32 	%rhs, %r21621, 17;
	add.u32 	%r21622, %lhs, %rhs;
	}
	add.s32 	%r21623, %r21622, %r21615;
	not.b32 	%r21624, %r21607;
	or.b32  	%r21625, %r21623, %r21624;
	xor.b32  	%r21626, %r21625, %r21615;
	add.s32 	%r21627, %r21272, %r21599;
	add.s32 	%r21628, %r21627, %r21626;
	add.s32 	%r21629, %r21628, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21629, 21;
	shr.b32 	%rhs, %r21629, 11;
	add.u32 	%r21630, %lhs, %rhs;
	}
	add.s32 	%r21631, %r21630, %r21623;
	not.b32 	%r21632, %r21615;
	or.b32  	%r21633, %r21631, %r21632;
	xor.b32  	%r21634, %r21633, %r21623;
	add.s32 	%r21635, %r21335, %r21607;
	add.s32 	%r21636, %r21635, %r21634;
	add.s32 	%r21637, %r21636, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21637, 6;
	shr.b32 	%rhs, %r21637, 26;
	add.u32 	%r21638, %lhs, %rhs;
	}
	add.s32 	%r21639, %r21638, %r21631;
	not.b32 	%r21640, %r21623;
	or.b32  	%r21641, %r21639, %r21640;
	xor.b32  	%r21642, %r21641, %r21631;
	add.s32 	%r21643, %r21254, %r21615;
	add.s32 	%r21644, %r21643, %r21642;
	add.s32 	%r21645, %r21644, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21645, 10;
	shr.b32 	%rhs, %r21645, 22;
	add.u32 	%r21646, %lhs, %rhs;
	}
	add.s32 	%r21647, %r21646, %r21639;
	not.b32 	%r21648, %r21631;
	or.b32  	%r21649, %r21647, %r21648;
	xor.b32  	%r21650, %r21649, %r21639;
	add.s32 	%r21651, %r21317, %r21623;
	add.s32 	%r21652, %r21651, %r21650;
	add.s32 	%r21653, %r21652, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21653, 15;
	shr.b32 	%rhs, %r21653, 17;
	add.u32 	%r21654, %lhs, %rhs;
	}
	add.s32 	%r21655, %r21654, %r21647;
	not.b32 	%r21656, %r21639;
	or.b32  	%r21657, %r21655, %r21656;
	xor.b32  	%r21658, %r21657, %r21647;
	add.s32 	%r21659, %r21236, %r21631;
	add.s32 	%r21660, %r21659, %r21658;
	add.s32 	%r21661, %r21660, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21661, 21;
	shr.b32 	%rhs, %r21661, 11;
	add.u32 	%r21662, %lhs, %rhs;
	}
	add.s32 	%r21663, %r21662, %r21655;
	not.b32 	%r21664, %r21647;
	or.b32  	%r21665, %r21663, %r21664;
	xor.b32  	%r21666, %r21665, %r21655;
	add.s32 	%r21667, %r21299, %r21639;
	add.s32 	%r21668, %r21667, %r21666;
	add.s32 	%r21669, %r21668, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21669, 6;
	shr.b32 	%rhs, %r21669, 26;
	add.u32 	%r21670, %lhs, %rhs;
	}
	add.s32 	%r21671, %r21670, %r21663;
	not.b32 	%r21672, %r21655;
	or.b32  	%r21673, %r21671, %r21672;
	xor.b32  	%r21674, %r21673, %r21663;
	add.s32 	%r21675, %r21362, %r21647;
	add.s32 	%r21676, %r21675, %r21674;
	add.s32 	%r21677, %r21676, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21677, 10;
	shr.b32 	%rhs, %r21677, 22;
	add.u32 	%r21678, %lhs, %rhs;
	}
	add.s32 	%r21679, %r21678, %r21671;
	not.b32 	%r21680, %r21663;
	or.b32  	%r21681, %r21679, %r21680;
	xor.b32  	%r21682, %r21681, %r21671;
	add.s32 	%r21683, %r21281, %r21655;
	add.s32 	%r21684, %r21683, %r21682;
	add.s32 	%r21685, %r21684, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21685, 15;
	shr.b32 	%rhs, %r21685, 17;
	add.u32 	%r21686, %lhs, %rhs;
	}
	add.s32 	%r21687, %r21686, %r21679;
	not.b32 	%r21688, %r21671;
	or.b32  	%r21689, %r21687, %r21688;
	xor.b32  	%r21690, %r21689, %r21679;
	add.s32 	%r21691, %r21344, %r21663;
	add.s32 	%r21692, %r21691, %r21690;
	add.s32 	%r21693, %r21692, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21693, 21;
	shr.b32 	%rhs, %r21693, 11;
	add.u32 	%r21694, %lhs, %rhs;
	}
	add.s32 	%r21695, %r21694, %r21687;
	not.b32 	%r21696, %r21679;
	or.b32  	%r21697, %r21695, %r21696;
	xor.b32  	%r21698, %r21697, %r21687;
	add.s32 	%r21699, %r21263, %r21671;
	add.s32 	%r21700, %r21699, %r21698;
	add.s32 	%r21701, %r21700, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21701, 6;
	shr.b32 	%rhs, %r21701, 26;
	add.u32 	%r21702, %lhs, %rhs;
	}
	add.s32 	%r21703, %r21702, %r21695;
	not.b32 	%r21704, %r21687;
	or.b32  	%r21705, %r21703, %r21704;
	xor.b32  	%r21706, %r21705, %r21695;
	add.s32 	%r21707, %r21326, %r21679;
	add.s32 	%r21708, %r21707, %r21706;
	add.s32 	%r21709, %r21708, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21709, 10;
	shr.b32 	%rhs, %r21709, 22;
	add.u32 	%r21710, %lhs, %rhs;
	}
	add.s32 	%r21711, %r21710, %r21703;
	not.b32 	%r21712, %r21695;
	or.b32  	%r21713, %r21711, %r21712;
	xor.b32  	%r21714, %r21713, %r21703;
	add.s32 	%r21715, %r21245, %r21687;
	add.s32 	%r21716, %r21715, %r21714;
	add.s32 	%r21717, %r21716, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21717, 15;
	shr.b32 	%rhs, %r21717, 17;
	add.u32 	%r21718, %lhs, %rhs;
	}
	add.s32 	%r21719, %r21718, %r21711;
	not.b32 	%r21720, %r21703;
	or.b32  	%r21721, %r21719, %r21720;
	xor.b32  	%r21722, %r21721, %r21711;
	add.s32 	%r21723, %r21308, %r21695;
	add.s32 	%r21724, %r21723, %r21722;
	add.s32 	%r21725, %r21724, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21725, 21;
	shr.b32 	%rhs, %r21725, 11;
	add.u32 	%r21726, %lhs, %rhs;
	}
	add.s32 	%r153, %r21703, %r153;
	add.s32 	%r21727, %r21719, %r152;
	add.s32 	%r152, %r21727, %r21726;
	add.s32 	%r151, %r21719, %r151;
	add.s32 	%r150, %r21711, %r150;
	add.s32 	%r22104, %r22104, 64;
	add.s32 	%r22105, %r22105, 16;
	add.s32 	%r22083, %r22083, 64;

BB5_325:
	mov.u32 	%r2335, %r21861;
	mov.u32 	%r2334, %r21860;
	mov.u32 	%r2333, %r21859;
	mov.u32 	%r2332, %r21810;
	mov.u32 	%r2331, %r21865;
	mov.u32 	%r2330, %r21864;
	mov.u32 	%r2329, %r21863;
	mov.u32 	%r2328, %r21862;
	mov.u32 	%r2327, %r21869;
	mov.u32 	%r2326, %r21868;
	mov.u32 	%r2325, %r21867;
	mov.u32 	%r2324, %r21866;
	mov.u32 	%r2323, %r21873;
	mov.u32 	%r2322, %r21872;
	mov.u32 	%r2321, %r21871;
	mov.u32 	%r2320, %r21870;
	add.s32 	%r21737, %r2, -64;
	mul.wide.s32 	%rd73, %r22105, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.local.v4.u32 	{%r16198, %r16199, %r16200, %r16201}, [%rd74];
	ld.local.v4.u32 	{%r16202, %r16203, %r16204, %r16205}, [%rd74+16];
	ld.local.v4.u32 	{%r16206, %r16207, %r16208, %r16209}, [%rd74+32];
	ld.local.v4.u32 	{%r16210, %r16211, %r16212, %r16213}, [%rd74+48];
	and.b32  	%r2358, %r22083, 3;
	mov.u32 	%r16214, 4;
	sub.s32 	%r2359, %r16214, %r2358;
	setp.lt.s32	%p294, %r22104, %r21737;
	@%p294 bra 	BB5_521;
	bra.uni 	BB5_326;

BB5_521:
	bfe.u32 	%r19831, %r22083, 2, 4;
	mov.u32 	%r21810, 0;
	setp.gt.s32	%p368, %r19831, 7;
	@%p368 bra 	BB5_537;

	setp.gt.s32	%p380, %r19831, 3;
	@%p380 bra 	BB5_530;

	setp.gt.s32	%p386, %r19831, 1;
	@%p386 bra 	BB5_527;

	setp.eq.s32	%p389, %r19831, 0;
	@%p389 bra 	BB5_563;
	bra.uni 	BB5_525;

BB5_563:
	and.b32  	%r21220, %r2359, 3;
	shl.b32 	%r21221, %r21220, 2;
	mov.u32 	%r21222, 1985229328;
	shr.u32 	%r21223, %r21222, %r21221;
	and.b32  	%r21204, %r21223, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r21137, %r16213, %r21810, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21141, %r16212, %r16213, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21145, %r16211, %r16212, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21149, %r16210, %r16211, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21153, %r16209, %r16210, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21157, %r16208, %r16209, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21161, %r16207, %r16208, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21165, %r16206, %r16207, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21169, %r16205, %r16206, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21173, %r16204, %r16205, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21177, %r16203, %r16204, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21181, %r16202, %r16203, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21185, %r16201, %r16202, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21189, %r16200, %r16201, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21193, %r16199, %r16200, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21197, %r16198, %r16199, %r21204;
	// inline asm
	// inline asm
	prmt.b32 %r21201, %r21810, %r16198, %r21204;
	// inline asm
	setp.eq.s32	%p406, %r2358, 0;
	selp.b32	%r21861, 0, %r21137, %p406;
	selp.b32	%r22209, %r21185, %r21189, %p406;
	selp.b32	%r16200, %r21189, %r21193, %p406;
	selp.b32	%r16199, %r21193, %r21197, %p406;
	selp.b32	%r16198, %r21197, %r21201, %p406;
	selp.b32	%r16205, %r21169, %r21173, %p406;
	selp.b32	%r16204, %r21173, %r21177, %p406;
	selp.b32	%r16203, %r21177, %r21181, %p406;
	selp.b32	%r16202, %r21181, %r21185, %p406;
	selp.b32	%r16209, %r21153, %r21157, %p406;
	selp.b32	%r16208, %r21157, %r21161, %p406;
	selp.b32	%r16207, %r21161, %r21165, %p406;
	selp.b32	%r16206, %r21165, %r21169, %p406;
	selp.b32	%r16213, %r21137, %r21141, %p406;
	selp.b32	%r16212, %r21141, %r21145, %p406;
	selp.b32	%r16211, %r21145, %r21149, %p406;
	selp.b32	%r16210, %r21149, %r21153, %p406;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	bra.uni 	BB5_564;

BB5_537:
	setp.gt.s32	%p369, %r19831, 11;
	@%p369 bra 	BB5_545;

	setp.gt.s32	%p375, %r19831, 9;
	@%p375 bra 	BB5_542;

	setp.eq.s32	%p378, %r19831, 8;
	@%p378 bra 	BB5_557;
	bra.uni 	BB5_540;

BB5_557:
	and.b32  	%r20524, %r2359, 3;
	shl.b32 	%r20525, %r20524, 2;
	mov.u32 	%r20526, 1985229328;
	shr.u32 	%r20527, %r20526, %r20525;
	and.b32  	%r20508, %r20527, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r20441, %r16213, %r21866, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20445, %r16212, %r16213, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20449, %r16211, %r16212, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20453, %r16210, %r16211, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20457, %r16209, %r16210, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20461, %r16208, %r16209, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20465, %r16207, %r16208, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20469, %r16206, %r16207, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20473, %r16205, %r16206, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20477, %r16204, %r16205, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20481, %r16203, %r16204, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20485, %r16202, %r16203, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20489, %r16201, %r16202, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20493, %r16200, %r16201, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20497, %r16199, %r16200, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20501, %r16198, %r16199, %r20508;
	// inline asm
	// inline asm
	prmt.b32 %r20505, %r21866, %r16198, %r20508;
	// inline asm
	setp.eq.s32	%p398, %r2358, 0;
	selp.b32	%r21810, %r20457, %r20461, %p398;
	selp.b32	%r21859, %r20461, %r20465, %p398;
	selp.b32	%r21860, %r20465, %r20469, %p398;
	selp.b32	%r21861, %r20469, %r20473, %p398;
	selp.b32	%r21862, %r20441, %r20445, %p398;
	selp.b32	%r21863, %r20445, %r20449, %p398;
	selp.b32	%r21864, %r20449, %r20453, %p398;
	selp.b32	%r21865, %r20453, %r20457, %p398;
	selp.b32	%r21869, 0, %r20441, %p398;
	selp.b32	%r16209, %r20489, %r20493, %p398;
	selp.b32	%r16208, %r20493, %r20497, %p398;
	selp.b32	%r16207, %r20497, %r20501, %p398;
	selp.b32	%r16206, %r20501, %r20505, %p398;
	selp.b32	%r16213, %r20473, %r20477, %p398;
	selp.b32	%r16212, %r20477, %r20481, %p398;
	selp.b32	%r16211, %r20481, %r20485, %p398;
	selp.b32	%r16210, %r20485, %r20489, %p398;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r22209, %r21866;
	mov.u32 	%r16200, %r21866;
	mov.u32 	%r16199, %r21866;
	mov.u32 	%r16198, %r21866;
	mov.u32 	%r16205, %r21866;
	bra.uni 	BB5_558;

BB5_530:
	setp.gt.s32	%p381, %r19831, 5;
	@%p381 bra 	BB5_534;

	setp.eq.s32	%p384, %r19831, 4;
	@%p384 bra 	BB5_560;
	bra.uni 	BB5_532;

BB5_560:
	and.b32  	%r20872, %r2359, 3;
	shl.b32 	%r20873, %r20872, 2;
	mov.u32 	%r20874, 1985229328;
	shr.u32 	%r20875, %r20874, %r20873;
	and.b32  	%r20856, %r20875, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r20789, %r16213, %r21862, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20793, %r16212, %r16213, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20797, %r16211, %r16212, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20801, %r16210, %r16211, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20805, %r16209, %r16210, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20809, %r16208, %r16209, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20813, %r16207, %r16208, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20817, %r16206, %r16207, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20821, %r16205, %r16206, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20825, %r16204, %r16205, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20829, %r16203, %r16204, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20833, %r16202, %r16203, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20837, %r16201, %r16202, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20841, %r16200, %r16201, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20845, %r16199, %r16200, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20849, %r16198, %r16199, %r20856;
	// inline asm
	// inline asm
	prmt.b32 %r20853, %r21862, %r16198, %r20856;
	// inline asm
	setp.eq.s32	%p402, %r2358, 0;
	selp.b32	%r21810, %r20789, %r20793, %p402;
	selp.b32	%r21859, %r20793, %r20797, %p402;
	selp.b32	%r21860, %r20797, %r20801, %p402;
	selp.b32	%r21861, %r20801, %r20805, %p402;
	selp.b32	%r21865, 0, %r20789, %p402;
	selp.b32	%r16205, %r20837, %r20841, %p402;
	selp.b32	%r16204, %r20841, %r20845, %p402;
	selp.b32	%r16203, %r20845, %r20849, %p402;
	selp.b32	%r16202, %r20849, %r20853, %p402;
	selp.b32	%r16209, %r20821, %r20825, %p402;
	selp.b32	%r16208, %r20825, %r20829, %p402;
	selp.b32	%r16207, %r20829, %r20833, %p402;
	selp.b32	%r16206, %r20833, %r20837, %p402;
	selp.b32	%r16213, %r20805, %r20809, %p402;
	selp.b32	%r16212, %r20809, %r20813, %p402;
	selp.b32	%r16211, %r20813, %r20817, %p402;
	selp.b32	%r16210, %r20817, %r20821, %p402;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r22209, %r21862;
	bra.uni 	BB5_561;

BB5_545:
	setp.gt.s32	%p370, %r19831, 13;
	@%p370 bra 	BB5_549;

	setp.eq.s32	%p373, %r19831, 12;
	@%p373 bra 	BB5_554;
	bra.uni 	BB5_547;

BB5_554:
	and.b32  	%r20176, %r2359, 3;
	shl.b32 	%r20177, %r20176, 2;
	mov.u32 	%r20178, 1985229328;
	shr.u32 	%r20179, %r20178, %r20177;
	and.b32  	%r20160, %r20179, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r20093, %r16213, %r21870, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20097, %r16212, %r16213, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20101, %r16211, %r16212, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20105, %r16210, %r16211, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20109, %r16209, %r16210, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20113, %r16208, %r16209, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20117, %r16207, %r16208, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20121, %r16206, %r16207, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20125, %r16205, %r16206, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20129, %r16204, %r16205, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20133, %r16203, %r16204, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20137, %r16202, %r16203, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20141, %r16201, %r16202, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20145, %r16200, %r16201, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20149, %r16199, %r16200, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20153, %r16198, %r16199, %r20160;
	// inline asm
	// inline asm
	prmt.b32 %r20157, %r21870, %r16198, %r20160;
	// inline asm
	setp.eq.s32	%p394, %r2358, 0;
	selp.b32	%r21810, %r20125, %r20129, %p394;
	selp.b32	%r21859, %r20129, %r20133, %p394;
	selp.b32	%r21860, %r20133, %r20137, %p394;
	selp.b32	%r21861, %r20137, %r20141, %p394;
	selp.b32	%r21862, %r20109, %r20113, %p394;
	selp.b32	%r21863, %r20113, %r20117, %p394;
	selp.b32	%r21864, %r20117, %r20121, %p394;
	selp.b32	%r21865, %r20121, %r20125, %p394;
	selp.b32	%r21866, %r20093, %r20097, %p394;
	selp.b32	%r21867, %r20097, %r20101, %p394;
	selp.b32	%r21868, %r20101, %r20105, %p394;
	selp.b32	%r21869, %r20105, %r20109, %p394;
	selp.b32	%r21873, 0, %r20093, %p394;
	selp.b32	%r16213, %r20141, %r20145, %p394;
	selp.b32	%r16212, %r20145, %r20149, %p394;
	selp.b32	%r16211, %r20149, %r20153, %p394;
	selp.b32	%r16210, %r20153, %r20157, %p394;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r22209, %r21870;
	mov.u32 	%r16200, %r21870;
	mov.u32 	%r16199, %r21870;
	mov.u32 	%r16198, %r21870;
	mov.u32 	%r16205, %r21870;
	mov.u32 	%r16204, %r21870;
	mov.u32 	%r16203, %r21870;
	mov.u32 	%r16202, %r21870;
	mov.u32 	%r16209, %r21870;
	bra.uni 	BB5_555;

BB5_527:
	setp.eq.s32	%p387, %r19831, 2;
	@%p387 bra 	BB5_562;
	bra.uni 	BB5_528;

BB5_562:
	and.b32  	%r21046, %r2359, 3;
	shl.b32 	%r21047, %r21046, 2;
	mov.u32 	%r21048, 1985229328;
	shr.u32 	%r21049, %r21048, %r21047;
	and.b32  	%r21030, %r21049, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r20963, %r16213, %r21810, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20967, %r16212, %r16213, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20971, %r16211, %r16212, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20975, %r16210, %r16211, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20979, %r16209, %r16210, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20983, %r16208, %r16209, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20987, %r16207, %r16208, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20991, %r16206, %r16207, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20995, %r16205, %r16206, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r20999, %r16204, %r16205, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21003, %r16203, %r16204, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21007, %r16202, %r16203, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21011, %r16201, %r16202, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21015, %r16200, %r16201, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21019, %r16199, %r16200, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21023, %r16198, %r16199, %r21030;
	// inline asm
	// inline asm
	prmt.b32 %r21027, %r21810, %r16198, %r21030;
	// inline asm
	setp.eq.s32	%p404, %r2358, 0;
	selp.b32	%r21859, 0, %r20963, %p404;
	selp.b32	%r21860, %r20963, %r20967, %p404;
	selp.b32	%r21861, %r20967, %r20971, %p404;
	selp.b32	%r22209, %r21019, %r21023, %p404;
	selp.b32	%r16200, %r21023, %r21027, %p404;
	selp.b32	%r16205, %r21003, %r21007, %p404;
	selp.b32	%r16204, %r21007, %r21011, %p404;
	selp.b32	%r16203, %r21011, %r21015, %p404;
	selp.b32	%r16202, %r21015, %r21019, %p404;
	selp.b32	%r16209, %r20987, %r20991, %p404;
	selp.b32	%r16208, %r20991, %r20995, %p404;
	selp.b32	%r16207, %r20995, %r20999, %p404;
	selp.b32	%r16206, %r20999, %r21003, %p404;
	selp.b32	%r16213, %r20971, %r20975, %p404;
	selp.b32	%r16212, %r20975, %r20979, %p404;
	selp.b32	%r16211, %r20979, %r20983, %p404;
	selp.b32	%r16210, %r20983, %r20987, %p404;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r16199, %r21810;
	mov.u32 	%r16198, %r21810;
	bra.uni 	BB5_564;

BB5_542:
	setp.eq.s32	%p376, %r19831, 10;
	@%p376 bra 	BB5_556;
	bra.uni 	BB5_543;

BB5_556:
	and.b32  	%r20350, %r2359, 3;
	shl.b32 	%r20351, %r20350, 2;
	mov.u32 	%r20352, 1985229328;
	shr.u32 	%r20353, %r20352, %r20351;
	and.b32  	%r20334, %r20353, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r20267, %r16213, %r21866, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20271, %r16212, %r16213, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20275, %r16211, %r16212, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20279, %r16210, %r16211, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20283, %r16209, %r16210, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20287, %r16208, %r16209, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20291, %r16207, %r16208, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20295, %r16206, %r16207, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20299, %r16205, %r16206, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20303, %r16204, %r16205, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20307, %r16203, %r16204, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20311, %r16202, %r16203, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20315, %r16201, %r16202, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20319, %r16200, %r16201, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20323, %r16199, %r16200, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20327, %r16198, %r16199, %r20334;
	// inline asm
	// inline asm
	prmt.b32 %r20331, %r21866, %r16198, %r20334;
	// inline asm
	setp.eq.s32	%p396, %r2358, 0;
	selp.b32	%r21810, %r20291, %r20295, %p396;
	selp.b32	%r21859, %r20295, %r20299, %p396;
	selp.b32	%r21860, %r20299, %r20303, %p396;
	selp.b32	%r21861, %r20303, %r20307, %p396;
	selp.b32	%r21862, %r20275, %r20279, %p396;
	selp.b32	%r21863, %r20279, %r20283, %p396;
	selp.b32	%r21864, %r20283, %r20287, %p396;
	selp.b32	%r21865, %r20287, %r20291, %p396;
	selp.b32	%r21867, 0, %r20267, %p396;
	selp.b32	%r21868, %r20267, %r20271, %p396;
	selp.b32	%r21869, %r20271, %r20275, %p396;
	selp.b32	%r16209, %r20323, %r20327, %p396;
	selp.b32	%r16208, %r20327, %r20331, %p396;
	selp.b32	%r16213, %r20307, %r20311, %p396;
	selp.b32	%r16212, %r20311, %r20315, %p396;
	selp.b32	%r16211, %r20315, %r20319, %p396;
	selp.b32	%r16210, %r20319, %r20323, %p396;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r22209, %r21866;
	mov.u32 	%r16200, %r21866;
	mov.u32 	%r16199, %r21866;
	mov.u32 	%r16198, %r21866;
	mov.u32 	%r16205, %r21866;
	mov.u32 	%r16204, %r21866;
	mov.u32 	%r16203, %r21866;
	mov.u32 	%r16202, %r21866;
	mov.u32 	%r16207, %r21866;
	mov.u32 	%r16206, %r21866;
	bra.uni 	BB5_564;

BB5_534:
	setp.eq.s32	%p382, %r19831, 6;
	@%p382 bra 	BB5_559;
	bra.uni 	BB5_535;

BB5_559:
	and.b32  	%r20698, %r2359, 3;
	shl.b32 	%r20699, %r20698, 2;
	mov.u32 	%r20700, 1985229328;
	shr.u32 	%r20701, %r20700, %r20699;
	and.b32  	%r20682, %r20701, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r20615, %r16213, %r21862, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20619, %r16212, %r16213, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20623, %r16211, %r16212, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20627, %r16210, %r16211, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20631, %r16209, %r16210, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20635, %r16208, %r16209, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20639, %r16207, %r16208, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20643, %r16206, %r16207, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20647, %r16205, %r16206, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20651, %r16204, %r16205, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20655, %r16203, %r16204, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20659, %r16202, %r16203, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20663, %r16201, %r16202, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20667, %r16200, %r16201, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20671, %r16199, %r16200, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20675, %r16198, %r16199, %r20682;
	// inline asm
	// inline asm
	prmt.b32 %r20679, %r21862, %r16198, %r20682;
	// inline asm
	setp.eq.s32	%p400, %r2358, 0;
	selp.b32	%r21810, %r20623, %r20627, %p400;
	selp.b32	%r21859, %r20627, %r20631, %p400;
	selp.b32	%r21860, %r20631, %r20635, %p400;
	selp.b32	%r21861, %r20635, %r20639, %p400;
	selp.b32	%r21863, 0, %r20615, %p400;
	selp.b32	%r21864, %r20615, %r20619, %p400;
	selp.b32	%r21865, %r20619, %r20623, %p400;
	selp.b32	%r16205, %r20671, %r20675, %p400;
	selp.b32	%r16204, %r20675, %r20679, %p400;
	selp.b32	%r16209, %r20655, %r20659, %p400;
	selp.b32	%r16208, %r20659, %r20663, %p400;
	selp.b32	%r16207, %r20663, %r20667, %p400;
	selp.b32	%r16206, %r20667, %r20671, %p400;
	selp.b32	%r16213, %r20639, %r20643, %p400;
	selp.b32	%r16212, %r20643, %r20647, %p400;
	selp.b32	%r16211, %r20647, %r20651, %p400;
	selp.b32	%r16210, %r20651, %r20655, %p400;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r22209, %r21862;
	mov.u32 	%r16200, %r21862;
	mov.u32 	%r16199, %r21862;
	mov.u32 	%r16198, %r21862;
	mov.u32 	%r16203, %r21862;
	mov.u32 	%r16202, %r21862;
	bra.uni 	BB5_564;

BB5_549:
	setp.eq.s32	%p371, %r19831, 14;
	@%p371 bra 	BB5_553;
	bra.uni 	BB5_550;

BB5_553:
	and.b32  	%r20002, %r2359, 3;
	shl.b32 	%r20003, %r20002, 2;
	mov.u32 	%r20004, 1985229328;
	shr.u32 	%r20005, %r20004, %r20003;
	and.b32  	%r19986, %r20005, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r19919, %r16213, %r21870, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19923, %r16212, %r16213, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19927, %r16211, %r16212, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19931, %r16210, %r16211, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19935, %r16209, %r16210, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19939, %r16208, %r16209, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19943, %r16207, %r16208, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19947, %r16206, %r16207, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19951, %r16205, %r16206, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19955, %r16204, %r16205, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19959, %r16203, %r16204, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19963, %r16202, %r16203, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19967, %r16201, %r16202, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19971, %r16200, %r16201, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19975, %r16199, %r16200, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19979, %r16198, %r16199, %r19986;
	// inline asm
	// inline asm
	prmt.b32 %r19983, %r21870, %r16198, %r19986;
	// inline asm
	setp.eq.s32	%p392, %r2358, 0;
	selp.b32	%r21810, %r19959, %r19963, %p392;
	selp.b32	%r21859, %r19963, %r19967, %p392;
	selp.b32	%r21860, %r19967, %r19971, %p392;
	selp.b32	%r21861, %r19971, %r19975, %p392;
	selp.b32	%r21862, %r19943, %r19947, %p392;
	selp.b32	%r21863, %r19947, %r19951, %p392;
	selp.b32	%r21864, %r19951, %r19955, %p392;
	selp.b32	%r21865, %r19955, %r19959, %p392;
	selp.b32	%r21866, %r19927, %r19931, %p392;
	selp.b32	%r21867, %r19931, %r19935, %p392;
	selp.b32	%r21868, %r19935, %r19939, %p392;
	selp.b32	%r21869, %r19939, %r19943, %p392;
	selp.b32	%r21871, 0, %r19919, %p392;
	selp.b32	%r21872, %r19919, %r19923, %p392;
	selp.b32	%r21873, %r19923, %r19927, %p392;
	selp.b32	%r16213, %r19975, %r19979, %p392;
	selp.b32	%r16212, %r19979, %r19983, %p392;
	mov.u32 	%r22209, %r21870;
	mov.u32 	%r16200, %r21870;
	mov.u32 	%r16199, %r21870;
	mov.u32 	%r16198, %r21870;
	mov.u32 	%r16205, %r21870;
	mov.u32 	%r16204, %r21870;
	mov.u32 	%r16203, %r21870;
	mov.u32 	%r16202, %r21870;
	mov.u32 	%r16209, %r21870;
	mov.u32 	%r16208, %r21870;
	mov.u32 	%r16207, %r21870;
	mov.u32 	%r16206, %r21870;
	mov.u32 	%r16211, %r21870;
	mov.u32 	%r16210, %r21870;
	bra.uni 	BB5_564;

BB5_525:
	setp.eq.s32	%p390, %r19831, 1;
	@%p390 bra 	BB5_526;
	bra.uni 	BB5_551;

BB5_526:
	and.b32  	%r21133, %r2359, 3;
	shl.b32 	%r21134, %r21133, 2;
	mov.u32 	%r21135, 1985229328;
	shr.u32 	%r21136, %r21135, %r21134;
	and.b32  	%r21117, %r21136, 65535;
	mov.u32 	%r21810, 0;
	// inline asm
	prmt.b32 %r21050, %r16213, %r21810, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21054, %r16212, %r16213, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21058, %r16211, %r16212, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21062, %r16210, %r16211, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21066, %r16209, %r16210, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21070, %r16208, %r16209, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21074, %r16207, %r16208, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21078, %r16206, %r16207, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21082, %r16205, %r16206, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21086, %r16204, %r16205, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21090, %r16203, %r16204, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21094, %r16202, %r16203, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21098, %r16201, %r16202, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21102, %r16200, %r16201, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21106, %r16199, %r16200, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21110, %r16198, %r16199, %r21117;
	// inline asm
	// inline asm
	prmt.b32 %r21114, %r21810, %r16198, %r21117;
	// inline asm
	setp.eq.s32	%p405, %r2358, 0;
	selp.b32	%r21860, 0, %r21050, %p405;
	selp.b32	%r21861, %r21050, %r21054, %p405;
	selp.b32	%r22209, %r21102, %r21106, %p405;
	selp.b32	%r16200, %r21106, %r21110, %p405;
	selp.b32	%r16199, %r21110, %r21114, %p405;
	selp.b32	%r16205, %r21086, %r21090, %p405;
	selp.b32	%r16204, %r21090, %r21094, %p405;
	selp.b32	%r16203, %r21094, %r21098, %p405;
	selp.b32	%r16202, %r21098, %r21102, %p405;
	selp.b32	%r16209, %r21070, %r21074, %p405;
	selp.b32	%r16208, %r21074, %r21078, %p405;
	selp.b32	%r16207, %r21078, %r21082, %p405;
	selp.b32	%r16206, %r21082, %r21086, %p405;
	selp.b32	%r16213, %r21054, %r21058, %p405;
	selp.b32	%r16212, %r21058, %r21062, %p405;
	selp.b32	%r16211, %r21062, %r21066, %p405;
	selp.b32	%r16210, %r21066, %r21070, %p405;
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r16198, %r21810;
	bra.uni 	BB5_564;

BB5_540:
	setp.eq.s32	%p379, %r19831, 9;
	@%p379 bra 	BB5_541;
	bra.uni 	BB5_551;

BB5_541:
	and.b32  	%r20437, %r2359, 3;
	shl.b32 	%r20438, %r20437, 2;
	mov.u32 	%r20439, 1985229328;
	shr.u32 	%r20440, %r20439, %r20438;
	and.b32  	%r20421, %r20440, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r20354, %r16213, %r21866, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20358, %r16212, %r16213, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20362, %r16211, %r16212, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20366, %r16210, %r16211, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20370, %r16209, %r16210, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20374, %r16208, %r16209, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20378, %r16207, %r16208, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20382, %r16206, %r16207, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20386, %r16205, %r16206, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20390, %r16204, %r16205, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20394, %r16203, %r16204, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20398, %r16202, %r16203, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20402, %r16201, %r16202, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20406, %r16200, %r16201, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20410, %r16199, %r16200, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20414, %r16198, %r16199, %r20421;
	// inline asm
	// inline asm
	prmt.b32 %r20418, %r21866, %r16198, %r20421;
	// inline asm
	setp.eq.s32	%p397, %r2358, 0;
	selp.b32	%r21810, %r20374, %r20378, %p397;
	selp.b32	%r21859, %r20378, %r20382, %p397;
	selp.b32	%r21860, %r20382, %r20386, %p397;
	selp.b32	%r21861, %r20386, %r20390, %p397;
	selp.b32	%r21862, %r20358, %r20362, %p397;
	selp.b32	%r21863, %r20362, %r20366, %p397;
	selp.b32	%r21864, %r20366, %r20370, %p397;
	selp.b32	%r21865, %r20370, %r20374, %p397;
	selp.b32	%r21868, 0, %r20354, %p397;
	selp.b32	%r21869, %r20354, %r20358, %p397;
	selp.b32	%r16209, %r20406, %r20410, %p397;
	selp.b32	%r16208, %r20410, %r20414, %p397;
	selp.b32	%r16207, %r20414, %r20418, %p397;
	selp.b32	%r16213, %r20390, %r20394, %p397;
	selp.b32	%r16212, %r20394, %r20398, %p397;
	selp.b32	%r16211, %r20398, %r20402, %p397;
	selp.b32	%r16210, %r20402, %r20406, %p397;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r22209, %r21866;
	mov.u32 	%r16200, %r21866;
	mov.u32 	%r16199, %r21866;
	mov.u32 	%r16198, %r21866;
	mov.u32 	%r16205, %r21866;
	mov.u32 	%r16204, %r21866;
	mov.u32 	%r16203, %r21866;
	mov.u32 	%r16202, %r21866;
	mov.u32 	%r16206, %r21866;
	bra.uni 	BB5_564;

BB5_532:
	setp.eq.s32	%p385, %r19831, 5;
	@%p385 bra 	BB5_533;
	bra.uni 	BB5_551;

BB5_533:
	and.b32  	%r20785, %r2359, 3;
	shl.b32 	%r20786, %r20785, 2;
	mov.u32 	%r20787, 1985229328;
	shr.u32 	%r20788, %r20787, %r20786;
	and.b32  	%r20769, %r20788, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r20702, %r16213, %r21862, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20706, %r16212, %r16213, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20710, %r16211, %r16212, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20714, %r16210, %r16211, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20718, %r16209, %r16210, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20722, %r16208, %r16209, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20726, %r16207, %r16208, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20730, %r16206, %r16207, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20734, %r16205, %r16206, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20738, %r16204, %r16205, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20742, %r16203, %r16204, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20746, %r16202, %r16203, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20750, %r16201, %r16202, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20754, %r16200, %r16201, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20758, %r16199, %r16200, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20762, %r16198, %r16199, %r20769;
	// inline asm
	// inline asm
	prmt.b32 %r20766, %r21862, %r16198, %r20769;
	// inline asm
	setp.eq.s32	%p401, %r2358, 0;
	selp.b32	%r21810, %r20706, %r20710, %p401;
	selp.b32	%r21859, %r20710, %r20714, %p401;
	selp.b32	%r21860, %r20714, %r20718, %p401;
	selp.b32	%r21861, %r20718, %r20722, %p401;
	selp.b32	%r21864, 0, %r20702, %p401;
	selp.b32	%r21865, %r20702, %r20706, %p401;
	selp.b32	%r16205, %r20754, %r20758, %p401;
	selp.b32	%r16204, %r20758, %r20762, %p401;
	selp.b32	%r16203, %r20762, %r20766, %p401;
	selp.b32	%r16209, %r20738, %r20742, %p401;
	selp.b32	%r16208, %r20742, %r20746, %p401;
	selp.b32	%r16207, %r20746, %r20750, %p401;
	selp.b32	%r16206, %r20750, %r20754, %p401;
	selp.b32	%r16213, %r20722, %r20726, %p401;
	selp.b32	%r16212, %r20726, %r20730, %p401;
	selp.b32	%r16211, %r20730, %r20734, %p401;
	selp.b32	%r16210, %r20734, %r20738, %p401;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;
	mov.u32 	%r22209, %r21862;
	mov.u32 	%r16200, %r21862;
	mov.u32 	%r16199, %r21862;
	mov.u32 	%r16198, %r21862;
	mov.u32 	%r16202, %r21862;
	bra.uni 	BB5_564;

BB5_547:
	setp.eq.s32	%p374, %r19831, 13;
	@%p374 bra 	BB5_548;
	bra.uni 	BB5_551;

BB5_548:
	and.b32  	%r20089, %r2359, 3;
	shl.b32 	%r20090, %r20089, 2;
	mov.u32 	%r20091, 1985229328;
	shr.u32 	%r20092, %r20091, %r20090;
	and.b32  	%r20073, %r20092, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r20006, %r16213, %r21870, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20010, %r16212, %r16213, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20014, %r16211, %r16212, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20018, %r16210, %r16211, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20022, %r16209, %r16210, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20026, %r16208, %r16209, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20030, %r16207, %r16208, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20034, %r16206, %r16207, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20038, %r16205, %r16206, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20042, %r16204, %r16205, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20046, %r16203, %r16204, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20050, %r16202, %r16203, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20054, %r16201, %r16202, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20058, %r16200, %r16201, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20062, %r16199, %r16200, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20066, %r16198, %r16199, %r20073;
	// inline asm
	// inline asm
	prmt.b32 %r20070, %r21870, %r16198, %r20073;
	// inline asm
	setp.eq.s32	%p393, %r2358, 0;
	selp.b32	%r21810, %r20042, %r20046, %p393;
	selp.b32	%r21859, %r20046, %r20050, %p393;
	selp.b32	%r21860, %r20050, %r20054, %p393;
	selp.b32	%r21861, %r20054, %r20058, %p393;
	selp.b32	%r21862, %r20026, %r20030, %p393;
	selp.b32	%r21863, %r20030, %r20034, %p393;
	selp.b32	%r21864, %r20034, %r20038, %p393;
	selp.b32	%r21865, %r20038, %r20042, %p393;
	selp.b32	%r21866, %r20010, %r20014, %p393;
	selp.b32	%r21867, %r20014, %r20018, %p393;
	selp.b32	%r21868, %r20018, %r20022, %p393;
	selp.b32	%r21869, %r20022, %r20026, %p393;
	selp.b32	%r21872, 0, %r20006, %p393;
	selp.b32	%r21873, %r20006, %r20010, %p393;
	selp.b32	%r16213, %r20058, %r20062, %p393;
	selp.b32	%r16212, %r20062, %r20066, %p393;
	selp.b32	%r16211, %r20066, %r20070, %p393;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r22209, %r21870;
	mov.u32 	%r16200, %r21870;
	mov.u32 	%r16199, %r21870;
	mov.u32 	%r16198, %r21870;
	mov.u32 	%r16205, %r21870;
	mov.u32 	%r16204, %r21870;
	mov.u32 	%r16203, %r21870;
	mov.u32 	%r16202, %r21870;
	mov.u32 	%r16209, %r21870;
	mov.u32 	%r16208, %r21870;
	mov.u32 	%r16207, %r21870;
	mov.u32 	%r16206, %r21870;
	mov.u32 	%r16210, %r21870;
	bra.uni 	BB5_564;

BB5_528:
	setp.eq.s32	%p388, %r19831, 3;
	@%p388 bra 	BB5_529;
	bra.uni 	BB5_551;

BB5_529:
	and.b32  	%r20959, %r2359, 3;
	shl.b32 	%r20960, %r20959, 2;
	mov.u32 	%r20961, 1985229328;
	shr.u32 	%r20962, %r20961, %r20960;
	and.b32  	%r20943, %r20962, 65535;
	mov.u32 	%r21862, 0;
	// inline asm
	prmt.b32 %r20876, %r16213, %r21862, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20880, %r16212, %r16213, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20884, %r16211, %r16212, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20888, %r16210, %r16211, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20892, %r16209, %r16210, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20896, %r16208, %r16209, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20900, %r16207, %r16208, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20904, %r16206, %r16207, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20908, %r16205, %r16206, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20912, %r16204, %r16205, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20916, %r16203, %r16204, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20920, %r16202, %r16203, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20924, %r16201, %r16202, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20928, %r16200, %r16201, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20932, %r16199, %r16200, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20936, %r16198, %r16199, %r20943;
	// inline asm
	// inline asm
	prmt.b32 %r20940, %r21862, %r16198, %r20943;
	// inline asm
	setp.eq.s32	%p403, %r2358, 0;
	selp.b32	%r21810, 0, %r20876, %p403;
	selp.b32	%r21859, %r20876, %r20880, %p403;
	selp.b32	%r21860, %r20880, %r20884, %p403;
	selp.b32	%r21861, %r20884, %r20888, %p403;
	selp.b32	%r22209, %r20936, %r20940, %p403;
	selp.b32	%r16205, %r20920, %r20924, %p403;
	selp.b32	%r16204, %r20924, %r20928, %p403;
	selp.b32	%r16203, %r20928, %r20932, %p403;
	selp.b32	%r16202, %r20932, %r20936, %p403;
	selp.b32	%r16209, %r20904, %r20908, %p403;
	selp.b32	%r16208, %r20908, %r20912, %p403;
	selp.b32	%r16207, %r20912, %r20916, %p403;
	selp.b32	%r16206, %r20916, %r20920, %p403;
	selp.b32	%r16213, %r20888, %r20892, %p403;
	selp.b32	%r16212, %r20892, %r20896, %p403;
	selp.b32	%r16211, %r20896, %r20900, %p403;
	selp.b32	%r16210, %r20900, %r20904, %p403;
	mov.u32 	%r21863, %r21862;
	mov.u32 	%r21864, %r21862;
	mov.u32 	%r21865, %r21862;
	mov.u32 	%r21866, %r21862;
	mov.u32 	%r21867, %r21862;
	mov.u32 	%r21868, %r21862;
	mov.u32 	%r21869, %r21862;
	mov.u32 	%r21870, %r21862;
	mov.u32 	%r21871, %r21862;
	mov.u32 	%r21872, %r21862;
	mov.u32 	%r21873, %r21862;

BB5_561:
	mov.u32 	%r16200, %r21862;
	mov.u32 	%r16199, %r21862;
	mov.u32 	%r16198, %r21862;
	bra.uni 	BB5_564;

BB5_543:
	setp.eq.s32	%p377, %r19831, 11;
	@%p377 bra 	BB5_544;
	bra.uni 	BB5_551;

BB5_544:
	and.b32  	%r20263, %r2359, 3;
	shl.b32 	%r20264, %r20263, 2;
	mov.u32 	%r20265, 1985229328;
	shr.u32 	%r20266, %r20265, %r20264;
	and.b32  	%r20247, %r20266, 65535;
	mov.u32 	%r21870, 0;
	// inline asm
	prmt.b32 %r20180, %r16213, %r21870, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20184, %r16212, %r16213, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20188, %r16211, %r16212, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20192, %r16210, %r16211, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20196, %r16209, %r16210, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20200, %r16208, %r16209, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20204, %r16207, %r16208, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20208, %r16206, %r16207, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20212, %r16205, %r16206, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20216, %r16204, %r16205, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20220, %r16203, %r16204, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20224, %r16202, %r16203, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20228, %r16201, %r16202, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20232, %r16200, %r16201, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20236, %r16199, %r16200, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20240, %r16198, %r16199, %r20247;
	// inline asm
	// inline asm
	prmt.b32 %r20244, %r21870, %r16198, %r20247;
	// inline asm
	setp.eq.s32	%p395, %r2358, 0;
	selp.b32	%r21810, %r20208, %r20212, %p395;
	selp.b32	%r21859, %r20212, %r20216, %p395;
	selp.b32	%r21860, %r20216, %r20220, %p395;
	selp.b32	%r21861, %r20220, %r20224, %p395;
	selp.b32	%r21862, %r20192, %r20196, %p395;
	selp.b32	%r21863, %r20196, %r20200, %p395;
	selp.b32	%r21864, %r20200, %r20204, %p395;
	selp.b32	%r21865, %r20204, %r20208, %p395;
	selp.b32	%r21866, 0, %r20180, %p395;
	selp.b32	%r21867, %r20180, %r20184, %p395;
	selp.b32	%r21868, %r20184, %r20188, %p395;
	selp.b32	%r21869, %r20188, %r20192, %p395;
	selp.b32	%r16209, %r20240, %r20244, %p395;
	selp.b32	%r16213, %r20224, %r20228, %p395;
	selp.b32	%r16212, %r20228, %r20232, %p395;
	selp.b32	%r16211, %r20232, %r20236, %p395;
	selp.b32	%r16210, %r20236, %r20240, %p395;
	mov.u32 	%r21871, %r21870;
	mov.u32 	%r21872, %r21870;
	mov.u32 	%r21873, %r21870;
	mov.u32 	%r22209, %r21870;
	mov.u32 	%r16200, %r21870;
	mov.u32 	%r16199, %r21870;
	mov.u32 	%r16198, %r21870;
	mov.u32 	%r16205, %r21870;
	mov.u32 	%r16204, %r21870;
	mov.u32 	%r16203, %r21870;
	mov.u32 	%r16202, %r21870;

BB5_555:
	mov.u32 	%r16208, %r21870;
	mov.u32 	%r16207, %r21870;
	mov.u32 	%r16206, %r21870;
	bra.uni 	BB5_564;

BB5_535:
	setp.eq.s32	%p383, %r19831, 7;
	@%p383 bra 	BB5_536;
	bra.uni 	BB5_551;

BB5_536:
	and.b32  	%r20611, %r2359, 3;
	shl.b32 	%r20612, %r20611, 2;
	mov.u32 	%r20613, 1985229328;
	shr.u32 	%r20614, %r20613, %r20612;
	and.b32  	%r20595, %r20614, 65535;
	mov.u32 	%r21866, 0;
	// inline asm
	prmt.b32 %r20528, %r16213, %r21866, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20532, %r16212, %r16213, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20536, %r16211, %r16212, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20540, %r16210, %r16211, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20544, %r16209, %r16210, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20548, %r16208, %r16209, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20552, %r16207, %r16208, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20556, %r16206, %r16207, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20560, %r16205, %r16206, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20564, %r16204, %r16205, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20568, %r16203, %r16204, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20572, %r16202, %r16203, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20576, %r16201, %r16202, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20580, %r16200, %r16201, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20584, %r16199, %r16200, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20588, %r16198, %r16199, %r20595;
	// inline asm
	// inline asm
	prmt.b32 %r20592, %r21866, %r16198, %r20595;
	// inline asm
	setp.eq.s32	%p399, %r2358, 0;
	selp.b32	%r21810, %r20540, %r20544, %p399;
	selp.b32	%r21859, %r20544, %r20548, %p399;
	selp.b32	%r21860, %r20548, %r20552, %p399;
	selp.b32	%r21861, %r20552, %r20556, %p399;
	selp.b32	%r21862, 0, %r20528, %p399;
	selp.b32	%r21863, %r20528, %r20532, %p399;
	selp.b32	%r21864, %r20532, %r20536, %p399;
	selp.b32	%r21865, %r20536, %r20540, %p399;
	selp.b32	%r16205, %r20588, %r20592, %p399;
	selp.b32	%r16209, %r20572, %r20576, %p399;
	selp.b32	%r16208, %r20576, %r20580, %p399;
	selp.b32	%r16207, %r20580, %r20584, %p399;
	selp.b32	%r16206, %r20584, %r20588, %p399;
	selp.b32	%r16213, %r20556, %r20560, %p399;
	selp.b32	%r16212, %r20560, %r20564, %p399;
	selp.b32	%r16211, %r20564, %r20568, %p399;
	selp.b32	%r16210, %r20568, %r20572, %p399;
	mov.u32 	%r21867, %r21866;
	mov.u32 	%r21868, %r21866;
	mov.u32 	%r21869, %r21866;
	mov.u32 	%r21870, %r21866;
	mov.u32 	%r21871, %r21866;
	mov.u32 	%r21872, %r21866;
	mov.u32 	%r21873, %r21866;
	mov.u32 	%r22209, %r21866;
	mov.u32 	%r16200, %r21866;
	mov.u32 	%r16199, %r21866;
	mov.u32 	%r16198, %r21866;

BB5_558:
	mov.u32 	%r16204, %r21866;
	mov.u32 	%r16203, %r21866;
	mov.u32 	%r16202, %r21866;
	bra.uni 	BB5_564;

BB5_550:
	setp.ne.s32	%p372, %r19831, 15;
	@%p372 bra 	BB5_551;

	and.b32  	%r19915, %r2359, 3;
	shl.b32 	%r19916, %r19915, 2;
	mov.u32 	%r19917, 1985229328;
	shr.u32 	%r19918, %r19917, %r19916;
	and.b32  	%r19899, %r19918, 65535;
	mov.u32 	%r22209, 0;
	// inline asm
	prmt.b32 %r19832, %r16213, %r22209, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19836, %r16212, %r16213, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19840, %r16211, %r16212, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19844, %r16210, %r16211, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19848, %r16209, %r16210, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19852, %r16208, %r16209, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19856, %r16207, %r16208, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19860, %r16206, %r16207, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19864, %r16205, %r16206, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19868, %r16204, %r16205, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19872, %r16203, %r16204, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19876, %r16202, %r16203, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19880, %r16201, %r16202, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19884, %r16200, %r16201, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19888, %r16199, %r16200, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19892, %r16198, %r16199, %r19899;
	// inline asm
	// inline asm
	prmt.b32 %r19896, %r22209, %r16198, %r19899;
	// inline asm
	setp.eq.s32	%p391, %r2358, 0;
	selp.b32	%r21810, %r19876, %r19880, %p391;
	selp.b32	%r21859, %r19880, %r19884, %p391;
	selp.b32	%r21860, %r19884, %r19888, %p391;
	selp.b32	%r21861, %r19888, %r19892, %p391;
	selp.b32	%r21862, %r19860, %r19864, %p391;
	selp.b32	%r21863, %r19864, %r19868, %p391;
	selp.b32	%r21864, %r19868, %r19872, %p391;
	selp.b32	%r21865, %r19872, %r19876, %p391;
	selp.b32	%r21866, %r19844, %r19848, %p391;
	selp.b32	%r21867, %r19848, %r19852, %p391;
	selp.b32	%r21868, %r19852, %r19856, %p391;
	selp.b32	%r21869, %r19856, %r19860, %p391;
	selp.b32	%r21870, 0, %r19832, %p391;
	selp.b32	%r21871, %r19832, %r19836, %p391;
	selp.b32	%r21872, %r19836, %r19840, %p391;
	selp.b32	%r21873, %r19840, %r19844, %p391;
	selp.b32	%r16213, %r19892, %r19896, %p391;
	mov.u32 	%r16200, %r22209;
	mov.u32 	%r16199, %r22209;
	mov.u32 	%r16198, %r22209;
	mov.u32 	%r16205, %r22209;
	mov.u32 	%r16204, %r22209;
	mov.u32 	%r16203, %r22209;
	mov.u32 	%r16202, %r22209;
	mov.u32 	%r16209, %r22209;
	mov.u32 	%r16208, %r22209;
	mov.u32 	%r16207, %r22209;
	mov.u32 	%r16206, %r22209;
	mov.u32 	%r16212, %r22209;
	mov.u32 	%r16211, %r22209;
	mov.u32 	%r16210, %r22209;
	bra.uni 	BB5_564;

BB5_551:
	mov.u32 	%r21859, %r21810;
	mov.u32 	%r21860, %r21810;
	mov.u32 	%r21861, %r21810;
	mov.u32 	%r21862, %r21810;
	mov.u32 	%r21863, %r21810;
	mov.u32 	%r21864, %r21810;
	mov.u32 	%r21865, %r21810;
	mov.u32 	%r21866, %r21810;
	mov.u32 	%r21867, %r21810;
	mov.u32 	%r21868, %r21810;
	mov.u32 	%r21869, %r21810;
	mov.u32 	%r21870, %r21810;
	mov.u32 	%r21871, %r21810;
	mov.u32 	%r21872, %r21810;
	mov.u32 	%r21873, %r21810;
	mov.u32 	%r22209, %r16201;
	bra.uni 	BB5_564;

BB5_332:
	and.b32  	%r13592, %r22083, 63;
	add.s32 	%r22154, %r22083, 16;
	add.s32 	%r13593, %r13592, 16;
	setp.lt.u32	%p231, %r13593, 64;
	and.b32  	%r1839, %r22083, 3;
	mov.u32 	%r13594, 4;
	sub.s32 	%r1840, %r13594, %r1839;
	bfe.u32 	%r1841, %r22083, 2, 4;
	@%p231 bra 	BB5_377;
	bra.uni 	BB5_333;

BB5_377:
	shl.b32 	%r15531, %r1840, 2;
	mov.u32 	%r15532, 1985229328;
	shr.u32 	%r15533, %r15532, %r15531;
	and.b32  	%r2150, %r15533, 65535;
	mov.u32 	%r22071, 0;
	setp.gt.s32	%p271, %r1841, 7;
	@%p271 bra 	BB5_393;

	setp.gt.s32	%p283, %r1841, 3;
	@%p283 bra 	BB5_386;

	setp.gt.s32	%p289, %r1841, 1;
	@%p289 bra 	BB5_383;

	setp.eq.s32	%p292, %r1841, 0;
	@%p292 bra 	BB5_421;
	bra.uni 	BB5_381;

BB5_421:
	mov.u32 	%r16195, 0;
	// inline asm
	prmt.b32 %r22079, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22073, %r16195, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22074, %r37, %r16195, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22067, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22068, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22069, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22070, %r16195, %r43, %r2150;
	// inline asm
	bra.uni 	BB5_422;

BB5_326:
	sub.s32 	%r16215, %r2, %r22104;
	add.s32 	%r22154, %r16215, %r22083;
	and.b32  	%r16216, %r22083, 63;
	add.s32 	%r16217, %r16215, %r16216;
	setp.lt.s32	%p295, %r16217, 64;
	bfe.u32 	%r2361, %r22083, 2, 4;
	@%p295 bra 	BB5_463;
	bra.uni 	BB5_327;

BB5_463:
	shl.b32 	%r18130, %r2359, 2;
	mov.u32 	%r18131, 1985229328;
	shr.u32 	%r18132, %r18131, %r18130;
	and.b32  	%r2670, %r18132, 65535;
	setp.gt.s32	%p335, %r2361, 7;
	@%p335 bra 	BB5_479;

	setp.gt.s32	%p347, %r2361, 3;
	@%p347 bra 	BB5_472;

	setp.gt.s32	%p353, %r2361, 1;
	@%p353 bra 	BB5_469;

	setp.eq.s32	%p356, %r2361, 0;
	@%p356 bra 	BB5_514;
	bra.uni 	BB5_467;

BB5_514:
	// inline asm
	prmt.b32 %r16213, %r16212, %r16213, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16211, %r16212, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16210, %r16211, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16209, %r16210, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16208, %r16209, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16207, %r16208, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16204, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16203, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16202, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16201, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16200, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16199, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r18794, 0;
	// inline asm
	prmt.b32 %r22141, %r18794, %r16198, %r2670;
	// inline asm
	bra.uni 	BB5_515;

BB5_333:
	mov.u32 	%r22035, 0;
	setp.gt.s32	%p232, %r1841, 7;
	@%p232 bra 	BB5_349;

	setp.gt.s32	%p244, %r1841, 3;
	@%p244 bra 	BB5_342;

	setp.gt.s32	%p250, %r1841, 1;
	@%p250 bra 	BB5_339;

	setp.eq.s32	%p253, %r1841, 0;
	@%p253 bra 	BB5_375;
	bra.uni 	BB5_337;

BB5_375:
	and.b32  	%r15011, %r1840, 3;
	shl.b32 	%r15012, %r15011, 2;
	mov.u32 	%r15013, 1985229328;
	shr.u32 	%r15014, %r15013, %r15012;
	and.b32  	%r14995, %r15014, 65535;
	mov.u32 	%r22035, 0;
	// inline asm
	prmt.b32 %r14928, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14932, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14936, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14940, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14944, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14948, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14952, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14956, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14960, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14964, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14968, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14972, %r22035, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14976, %r37, %r22035, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14980, %r38, %r37, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14984, %r39, %r38, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14988, %r43, %r39, %r14995;
	// inline asm
	// inline asm
	prmt.b32 %r14992, %r22035, %r43, %r14995;
	// inline asm
	setp.eq.s32	%p270, %r1839, 0;
	selp.b32	%r22038, 0, %r14928, %p270;
	selp.b32	%r22051, %r14976, %r14980, %p270;
	selp.b32	%r38, %r14980, %r14984, %p270;
	selp.b32	%r39, %r14984, %r14988, %p270;
	selp.b32	%r43, %r14988, %r14992, %p270;
	selp.b32	%r22055, %r14960, %r14964, %p270;
	selp.b32	%r22056, %r14964, %r14968, %p270;
	selp.b32	%r22057, %r14968, %r14972, %p270;
	selp.b32	%r22058, %r14972, %r14976, %p270;
	selp.b32	%r22059, %r14944, %r14948, %p270;
	selp.b32	%r22060, %r14948, %r14952, %p270;
	selp.b32	%r22061, %r14952, %r14956, %p270;
	selp.b32	%r22062, %r14956, %r14960, %p270;
	selp.b32	%r22063, %r14928, %r14932, %p270;
	selp.b32	%r22064, %r14932, %r14936, %p270;
	selp.b32	%r22065, %r14936, %r14940, %p270;
	selp.b32	%r22066, %r14940, %r14944, %p270;
	mov.u32 	%r22036, %r22035;
	mov.u32 	%r22037, %r22035;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	bra.uni 	BB5_376;

BB5_327:
	mov.u32 	%r22035, 0;
	setp.gt.s32	%p296, %r2361, 7;
	@%p296 bra 	BB5_435;

	setp.gt.s32	%p308, %r2361, 3;
	@%p308 bra 	BB5_428;

	setp.gt.s32	%p314, %r2361, 1;
	@%p314 bra 	BB5_425;

	setp.eq.s32	%p317, %r2361, 0;
	@%p317 bra 	BB5_331;
	bra.uni 	BB5_423;

BB5_331:
	and.b32  	%r17622, %r2359, 3;
	shl.b32 	%r17623, %r17622, 2;
	mov.u32 	%r17624, 1985229328;
	shr.u32 	%r17625, %r17624, %r17623;
	and.b32  	%r17606, %r17625, 65535;
	mov.u32 	%r22035, 0;
	// inline asm
	prmt.b32 %r17539, %r16213, %r22035, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17543, %r16212, %r16213, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17547, %r16211, %r16212, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17551, %r16210, %r16211, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17555, %r16209, %r16210, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17559, %r16208, %r16209, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17563, %r16207, %r16208, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17567, %r16206, %r16207, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17571, %r16205, %r16206, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17575, %r16204, %r16205, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17579, %r16203, %r16204, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17583, %r16202, %r16203, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17587, %r16201, %r16202, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17591, %r16200, %r16201, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17595, %r16199, %r16200, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17599, %r16198, %r16199, %r17606;
	// inline asm
	// inline asm
	prmt.b32 %r17603, %r22035, %r16198, %r17606;
	// inline asm
	setp.eq.s32	%p334, %r2358, 0;
	selp.b32	%r22038, 0, %r17539, %p334;
	selp.b32	%r22122, %r17587, %r17591, %p334;
	selp.b32	%r16200, %r17591, %r17595, %p334;
	selp.b32	%r16199, %r17595, %r17599, %p334;
	selp.b32	%r16198, %r17599, %r17603, %p334;
	selp.b32	%r16205, %r17571, %r17575, %p334;
	selp.b32	%r16204, %r17575, %r17579, %p334;
	selp.b32	%r16203, %r17579, %r17583, %p334;
	selp.b32	%r16202, %r17583, %r17587, %p334;
	selp.b32	%r16209, %r17555, %r17559, %p334;
	selp.b32	%r16208, %r17559, %r17563, %p334;
	selp.b32	%r16207, %r17563, %r17567, %p334;
	selp.b32	%r16206, %r17567, %r17571, %p334;
	selp.b32	%r16213, %r17539, %r17543, %p334;
	selp.b32	%r16212, %r17543, %r17547, %p334;
	selp.b32	%r16211, %r17547, %r17551, %p334;
	selp.b32	%r16210, %r17551, %r17555, %p334;
	mov.u32 	%r22036, %r22035;
	mov.u32 	%r22037, %r22035;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	bra.uni 	BB5_462;

BB5_393:
	setp.gt.s32	%p272, %r1841, 11;
	@%p272 bra 	BB5_401;

	setp.gt.s32	%p278, %r1841, 9;
	@%p278 bra 	BB5_398;

	setp.eq.s32	%p281, %r1841, 8;
	@%p281 bra 	BB5_415;
	bra.uni 	BB5_396;

BB5_415:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	bra.uni 	BB5_416;

BB5_479:
	setp.gt.s32	%p336, %r2361, 11;
	@%p336 bra 	BB5_487;

	setp.gt.s32	%p342, %r2361, 9;
	@%p342 bra 	BB5_484;

	setp.eq.s32	%p345, %r2361, 8;
	@%p345 bra 	BB5_504;
	bra.uni 	BB5_482;

BB5_504:
	// inline asm
	prmt.b32 %r16213, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16206, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	bra.uni 	BB5_505;

BB5_349:
	setp.gt.s32	%p233, %r1841, 11;
	@%p233 bra 	BB5_357;

	setp.gt.s32	%p239, %r1841, 9;
	@%p239 bra 	BB5_354;

	setp.eq.s32	%p242, %r1841, 8;
	@%p242 bra 	BB5_369;
	bra.uni 	BB5_352;

BB5_369:
	and.b32  	%r14315, %r1840, 3;
	shl.b32 	%r14316, %r14315, 2;
	mov.u32 	%r14317, 1985229328;
	shr.u32 	%r14318, %r14317, %r14316;
	and.b32  	%r14299, %r14318, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r14232, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14236, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14240, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14244, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14248, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14252, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14256, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14260, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14264, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14268, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14272, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14276, %r22043, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14280, %r37, %r22043, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14284, %r38, %r37, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14288, %r39, %r38, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14292, %r43, %r39, %r14299;
	// inline asm
	// inline asm
	prmt.b32 %r14296, %r22043, %r43, %r14299;
	// inline asm
	setp.eq.s32	%p262, %r1839, 0;
	selp.b32	%r22035, %r14248, %r14252, %p262;
	selp.b32	%r22036, %r14252, %r14256, %p262;
	selp.b32	%r22037, %r14256, %r14260, %p262;
	selp.b32	%r22038, %r14260, %r14264, %p262;
	selp.b32	%r22039, %r14232, %r14236, %p262;
	selp.b32	%r22040, %r14236, %r14240, %p262;
	selp.b32	%r22041, %r14240, %r14244, %p262;
	selp.b32	%r22042, %r14244, %r14248, %p262;
	selp.b32	%r22046, 0, %r14232, %p262;
	selp.b32	%r22059, %r14280, %r14284, %p262;
	selp.b32	%r22060, %r14284, %r14288, %p262;
	selp.b32	%r22061, %r14288, %r14292, %p262;
	selp.b32	%r22062, %r14292, %r14296, %p262;
	selp.b32	%r22063, %r14264, %r14268, %p262;
	selp.b32	%r22064, %r14268, %r14272, %p262;
	selp.b32	%r22065, %r14272, %r14276, %p262;
	selp.b32	%r22066, %r14276, %r14280, %p262;
	mov.u32 	%r22044, %r22043;
	mov.u32 	%r22045, %r22043;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22051, %r22043;
	mov.u32 	%r38, %r22043;
	mov.u32 	%r39, %r22043;
	mov.u32 	%r43, %r22043;
	mov.u32 	%r22055, %r22043;
	bra.uni 	BB5_370;

BB5_435:
	setp.gt.s32	%p297, %r2361, 11;
	@%p297 bra 	BB5_443;

	setp.gt.s32	%p303, %r2361, 9;
	@%p303 bra 	BB5_440;

	setp.eq.s32	%p306, %r2361, 8;
	@%p306 bra 	BB5_455;
	bra.uni 	BB5_438;

BB5_455:
	and.b32  	%r16926, %r2359, 3;
	shl.b32 	%r16927, %r16926, 2;
	mov.u32 	%r16928, 1985229328;
	shr.u32 	%r16929, %r16928, %r16927;
	and.b32  	%r16910, %r16929, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r16843, %r16213, %r22043, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16847, %r16212, %r16213, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16851, %r16211, %r16212, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16855, %r16210, %r16211, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16859, %r16209, %r16210, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16863, %r16208, %r16209, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16867, %r16207, %r16208, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16871, %r16206, %r16207, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16875, %r16205, %r16206, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16879, %r16204, %r16205, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16883, %r16203, %r16204, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16887, %r16202, %r16203, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16891, %r16201, %r16202, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16895, %r16200, %r16201, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16899, %r16199, %r16200, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16903, %r16198, %r16199, %r16910;
	// inline asm
	// inline asm
	prmt.b32 %r16907, %r22043, %r16198, %r16910;
	// inline asm
	setp.eq.s32	%p326, %r2358, 0;
	selp.b32	%r22035, %r16859, %r16863, %p326;
	selp.b32	%r22036, %r16863, %r16867, %p326;
	selp.b32	%r22037, %r16867, %r16871, %p326;
	selp.b32	%r22038, %r16871, %r16875, %p326;
	selp.b32	%r22039, %r16843, %r16847, %p326;
	selp.b32	%r22040, %r16847, %r16851, %p326;
	selp.b32	%r22041, %r16851, %r16855, %p326;
	selp.b32	%r22042, %r16855, %r16859, %p326;
	selp.b32	%r22046, 0, %r16843, %p326;
	selp.b32	%r16209, %r16891, %r16895, %p326;
	selp.b32	%r16208, %r16895, %r16899, %p326;
	selp.b32	%r16207, %r16899, %r16903, %p326;
	selp.b32	%r16206, %r16903, %r16907, %p326;
	selp.b32	%r16213, %r16875, %r16879, %p326;
	selp.b32	%r16212, %r16879, %r16883, %p326;
	selp.b32	%r16211, %r16883, %r16887, %p326;
	selp.b32	%r16210, %r16887, %r16891, %p326;
	mov.u32 	%r22044, %r22043;
	mov.u32 	%r22045, %r22043;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22122, %r22043;
	mov.u32 	%r16200, %r22043;
	mov.u32 	%r16199, %r22043;
	mov.u32 	%r16198, %r22043;
	mov.u32 	%r16205, %r22043;
	bra.uni 	BB5_456;

BB5_386:
	setp.gt.s32	%p284, %r1841, 5;
	@%p284 bra 	BB5_390;

	setp.eq.s32	%p287, %r1841, 4;
	@%p287 bra 	BB5_419;
	bra.uni 	BB5_388;

BB5_419:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22073, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22074, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	bra.uni 	BB5_422;

BB5_472:
	setp.gt.s32	%p348, %r2361, 5;
	@%p348 bra 	BB5_476;

	setp.eq.s32	%p351, %r2361, 4;
	@%p351 bra 	BB5_510;
	bra.uni 	BB5_474;

BB5_510:
	// inline asm
	prmt.b32 %r16213, %r16208, %r16209, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16207, %r16208, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16204, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16203, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16202, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	bra.uni 	BB5_515;

BB5_342:
	setp.gt.s32	%p245, %r1841, 5;
	@%p245 bra 	BB5_346;

	setp.eq.s32	%p248, %r1841, 4;
	@%p248 bra 	BB5_372;
	bra.uni 	BB5_344;

BB5_372:
	and.b32  	%r14663, %r1840, 3;
	shl.b32 	%r14664, %r14663, 2;
	mov.u32 	%r14665, 1985229328;
	shr.u32 	%r14666, %r14665, %r14664;
	and.b32  	%r14647, %r14666, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r14580, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14584, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14588, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14592, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14596, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14600, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14604, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14608, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14612, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14616, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14620, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14624, %r22039, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14628, %r37, %r22039, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14632, %r38, %r37, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14636, %r39, %r38, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14640, %r43, %r39, %r14647;
	// inline asm
	// inline asm
	prmt.b32 %r14644, %r22039, %r43, %r14647;
	// inline asm
	setp.eq.s32	%p266, %r1839, 0;
	selp.b32	%r22035, %r14580, %r14584, %p266;
	selp.b32	%r22036, %r14584, %r14588, %p266;
	selp.b32	%r22037, %r14588, %r14592, %p266;
	selp.b32	%r22038, %r14592, %r14596, %p266;
	selp.b32	%r22042, 0, %r14580, %p266;
	selp.b32	%r22055, %r14628, %r14632, %p266;
	selp.b32	%r22056, %r14632, %r14636, %p266;
	selp.b32	%r22057, %r14636, %r14640, %p266;
	selp.b32	%r22058, %r14640, %r14644, %p266;
	selp.b32	%r22059, %r14612, %r14616, %p266;
	selp.b32	%r22060, %r14616, %r14620, %p266;
	selp.b32	%r22061, %r14620, %r14624, %p266;
	selp.b32	%r22062, %r14624, %r14628, %p266;
	selp.b32	%r22063, %r14596, %r14600, %p266;
	selp.b32	%r22064, %r14600, %r14604, %p266;
	selp.b32	%r22065, %r14604, %r14608, %p266;
	selp.b32	%r22066, %r14608, %r14612, %p266;
	mov.u32 	%r22040, %r22039;
	mov.u32 	%r22041, %r22039;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;
	mov.u32 	%r22051, %r22039;
	bra.uni 	BB5_373;

BB5_428:
	setp.gt.s32	%p309, %r2361, 5;
	@%p309 bra 	BB5_432;

	setp.eq.s32	%p312, %r2361, 4;
	@%p312 bra 	BB5_458;
	bra.uni 	BB5_430;

BB5_458:
	and.b32  	%r17274, %r2359, 3;
	shl.b32 	%r17275, %r17274, 2;
	mov.u32 	%r17276, 1985229328;
	shr.u32 	%r17277, %r17276, %r17275;
	and.b32  	%r17258, %r17277, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r17191, %r16213, %r22039, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17195, %r16212, %r16213, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17199, %r16211, %r16212, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17203, %r16210, %r16211, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17207, %r16209, %r16210, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17211, %r16208, %r16209, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17215, %r16207, %r16208, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17219, %r16206, %r16207, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17223, %r16205, %r16206, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17227, %r16204, %r16205, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17231, %r16203, %r16204, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17235, %r16202, %r16203, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17239, %r16201, %r16202, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17243, %r16200, %r16201, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17247, %r16199, %r16200, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17251, %r16198, %r16199, %r17258;
	// inline asm
	// inline asm
	prmt.b32 %r17255, %r22039, %r16198, %r17258;
	// inline asm
	setp.eq.s32	%p330, %r2358, 0;
	selp.b32	%r22035, %r17191, %r17195, %p330;
	selp.b32	%r22036, %r17195, %r17199, %p330;
	selp.b32	%r22037, %r17199, %r17203, %p330;
	selp.b32	%r22038, %r17203, %r17207, %p330;
	selp.b32	%r22042, 0, %r17191, %p330;
	selp.b32	%r16205, %r17239, %r17243, %p330;
	selp.b32	%r16204, %r17243, %r17247, %p330;
	selp.b32	%r16203, %r17247, %r17251, %p330;
	selp.b32	%r16202, %r17251, %r17255, %p330;
	selp.b32	%r16209, %r17223, %r17227, %p330;
	selp.b32	%r16208, %r17227, %r17231, %p330;
	selp.b32	%r16207, %r17231, %r17235, %p330;
	selp.b32	%r16206, %r17235, %r17239, %p330;
	selp.b32	%r16213, %r17207, %r17211, %p330;
	selp.b32	%r16212, %r17211, %r17215, %p330;
	selp.b32	%r16211, %r17215, %r17219, %p330;
	selp.b32	%r16210, %r17219, %r17223, %p330;
	mov.u32 	%r22040, %r22039;
	mov.u32 	%r22041, %r22039;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;
	mov.u32 	%r22122, %r22039;
	bra.uni 	BB5_459;

BB5_401:
	setp.gt.s32	%p273, %r1841, 13;
	@%p273 bra 	BB5_405;

	setp.eq.s32	%p276, %r1841, 12;
	@%p276 bra 	BB5_410;
	bra.uni 	BB5_403;

BB5_410:
	// inline asm
	prmt.b32 %r22079, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r43, %r39, %r2150;
	// inline asm
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22082, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	mov.u32 	%r22075, %r22067;
	bra.uni 	BB5_411;

BB5_487:
	setp.gt.s32	%p337, %r2361, 13;
	@%p337 bra 	BB5_491;

	setp.eq.s32	%p340, %r2361, 12;
	@%p340 bra 	BB5_498;
	bra.uni 	BB5_489;

BB5_498:
	// inline asm
	prmt.b32 %r16213, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16210, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	mov.u32 	%r16209, %r16201;
	bra.uni 	BB5_499;

BB5_357:
	setp.gt.s32	%p234, %r1841, 13;
	@%p234 bra 	BB5_361;

	setp.eq.s32	%p237, %r1841, 12;
	@%p237 bra 	BB5_366;
	bra.uni 	BB5_359;

BB5_366:
	and.b32  	%r13967, %r1840, 3;
	shl.b32 	%r13968, %r13967, 2;
	mov.u32 	%r13969, 1985229328;
	shr.u32 	%r13970, %r13969, %r13968;
	and.b32  	%r13951, %r13970, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r13884, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13888, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13892, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13896, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13900, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13904, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13908, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13912, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13916, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13920, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13924, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13928, %r22047, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13932, %r37, %r22047, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13936, %r38, %r37, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13940, %r39, %r38, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13944, %r43, %r39, %r13951;
	// inline asm
	// inline asm
	prmt.b32 %r13948, %r22047, %r43, %r13951;
	// inline asm
	setp.eq.s32	%p258, %r1839, 0;
	selp.b32	%r22035, %r13916, %r13920, %p258;
	selp.b32	%r22036, %r13920, %r13924, %p258;
	selp.b32	%r22037, %r13924, %r13928, %p258;
	selp.b32	%r22038, %r13928, %r13932, %p258;
	selp.b32	%r22039, %r13900, %r13904, %p258;
	selp.b32	%r22040, %r13904, %r13908, %p258;
	selp.b32	%r22041, %r13908, %r13912, %p258;
	selp.b32	%r22042, %r13912, %r13916, %p258;
	selp.b32	%r22043, %r13884, %r13888, %p258;
	selp.b32	%r22044, %r13888, %r13892, %p258;
	selp.b32	%r22045, %r13892, %r13896, %p258;
	selp.b32	%r22046, %r13896, %r13900, %p258;
	selp.b32	%r22050, 0, %r13884, %p258;
	selp.b32	%r22063, %r13932, %r13936, %p258;
	selp.b32	%r22064, %r13936, %r13940, %p258;
	selp.b32	%r22065, %r13940, %r13944, %p258;
	selp.b32	%r22066, %r13944, %r13948, %p258;
	mov.u32 	%r22048, %r22047;
	mov.u32 	%r22049, %r22047;
	mov.u32 	%r22051, %r22047;
	mov.u32 	%r38, %r22047;
	mov.u32 	%r39, %r22047;
	mov.u32 	%r43, %r22047;
	mov.u32 	%r22055, %r22047;
	mov.u32 	%r22056, %r22047;
	mov.u32 	%r22057, %r22047;
	mov.u32 	%r22058, %r22047;
	mov.u32 	%r22059, %r22047;
	bra.uni 	BB5_367;

BB5_443:
	setp.gt.s32	%p298, %r2361, 13;
	@%p298 bra 	BB5_447;

	setp.eq.s32	%p301, %r2361, 12;
	@%p301 bra 	BB5_452;
	bra.uni 	BB5_445;

BB5_452:
	and.b32  	%r16578, %r2359, 3;
	shl.b32 	%r16579, %r16578, 2;
	mov.u32 	%r16580, 1985229328;
	shr.u32 	%r16581, %r16580, %r16579;
	and.b32  	%r16562, %r16581, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r16495, %r16213, %r22047, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16499, %r16212, %r16213, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16503, %r16211, %r16212, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16507, %r16210, %r16211, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16511, %r16209, %r16210, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16515, %r16208, %r16209, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16519, %r16207, %r16208, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16523, %r16206, %r16207, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16527, %r16205, %r16206, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16531, %r16204, %r16205, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16535, %r16203, %r16204, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16539, %r16202, %r16203, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16543, %r16201, %r16202, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16547, %r16200, %r16201, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16551, %r16199, %r16200, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16555, %r16198, %r16199, %r16562;
	// inline asm
	// inline asm
	prmt.b32 %r16559, %r22047, %r16198, %r16562;
	// inline asm
	setp.eq.s32	%p322, %r2358, 0;
	selp.b32	%r22035, %r16527, %r16531, %p322;
	selp.b32	%r22036, %r16531, %r16535, %p322;
	selp.b32	%r22037, %r16535, %r16539, %p322;
	selp.b32	%r22038, %r16539, %r16543, %p322;
	selp.b32	%r22039, %r16511, %r16515, %p322;
	selp.b32	%r22040, %r16515, %r16519, %p322;
	selp.b32	%r22041, %r16519, %r16523, %p322;
	selp.b32	%r22042, %r16523, %r16527, %p322;
	selp.b32	%r22043, %r16495, %r16499, %p322;
	selp.b32	%r22044, %r16499, %r16503, %p322;
	selp.b32	%r22045, %r16503, %r16507, %p322;
	selp.b32	%r22046, %r16507, %r16511, %p322;
	selp.b32	%r22050, 0, %r16495, %p322;
	selp.b32	%r16213, %r16543, %r16547, %p322;
	selp.b32	%r16212, %r16547, %r16551, %p322;
	selp.b32	%r16211, %r16551, %r16555, %p322;
	selp.b32	%r16210, %r16555, %r16559, %p322;
	mov.u32 	%r22048, %r22047;
	mov.u32 	%r22049, %r22047;
	mov.u32 	%r22122, %r22047;
	mov.u32 	%r16200, %r22047;
	mov.u32 	%r16199, %r22047;
	mov.u32 	%r16198, %r22047;
	mov.u32 	%r16205, %r22047;
	mov.u32 	%r16204, %r22047;
	mov.u32 	%r16203, %r22047;
	mov.u32 	%r16202, %r22047;
	mov.u32 	%r16209, %r22047;
	bra.uni 	BB5_453;

BB5_383:
	setp.eq.s32	%p290, %r1841, 2;
	@%p290 bra 	BB5_420;
	bra.uni 	BB5_384;

BB5_420:
	mov.u32 	%r22069, 0;
	// inline asm
	prmt.b32 %r22079, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r22069, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r37, %r22069, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22073, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22074, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22067, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22068, %r22069, %r43, %r2150;
	// inline asm
	mov.u32 	%r22070, %r22069;
	bra.uni 	BB5_422;

BB5_469:
	setp.eq.s32	%p354, %r2361, 2;
	@%p354 bra 	BB5_512;
	bra.uni 	BB5_470;

BB5_512:
	// inline asm
	prmt.b32 %r16213, %r16210, %r16211, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16209, %r16210, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16208, %r16209, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16207, %r16208, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16204, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16203, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16202, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16201, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16199, 0;
	// inline asm
	prmt.b32 %r16200, %r16199, %r16198, %r2670;
	// inline asm
	mov.u32 	%r22141, %r16199;
	bra.uni 	BB5_515;

BB5_339:
	setp.eq.s32	%p251, %r1841, 2;
	@%p251 bra 	BB5_374;
	bra.uni 	BB5_340;

BB5_374:
	and.b32  	%r14837, %r1840, 3;
	shl.b32 	%r14838, %r14837, 2;
	mov.u32 	%r14839, 1985229328;
	shr.u32 	%r14840, %r14839, %r14838;
	and.b32  	%r14821, %r14840, 65535;
	mov.u32 	%r22035, 0;
	// inline asm
	prmt.b32 %r14754, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14758, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14762, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14766, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14770, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14774, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14778, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14782, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14786, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14790, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14794, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14798, %r22035, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14802, %r37, %r22035, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14806, %r38, %r37, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14810, %r39, %r38, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14814, %r43, %r39, %r14821;
	// inline asm
	// inline asm
	prmt.b32 %r14818, %r22035, %r43, %r14821;
	// inline asm
	setp.eq.s32	%p268, %r1839, 0;
	selp.b32	%r22036, 0, %r14754, %p268;
	selp.b32	%r22037, %r14754, %r14758, %p268;
	selp.b32	%r22038, %r14758, %r14762, %p268;
	selp.b32	%r22051, %r14810, %r14814, %p268;
	selp.b32	%r38, %r14814, %r14818, %p268;
	selp.b32	%r22055, %r14794, %r14798, %p268;
	selp.b32	%r22056, %r14798, %r14802, %p268;
	selp.b32	%r22057, %r14802, %r14806, %p268;
	selp.b32	%r22058, %r14806, %r14810, %p268;
	selp.b32	%r22059, %r14778, %r14782, %p268;
	selp.b32	%r22060, %r14782, %r14786, %p268;
	selp.b32	%r22061, %r14786, %r14790, %p268;
	selp.b32	%r22062, %r14790, %r14794, %p268;
	selp.b32	%r22063, %r14762, %r14766, %p268;
	selp.b32	%r22064, %r14766, %r14770, %p268;
	selp.b32	%r22065, %r14770, %r14774, %p268;
	selp.b32	%r22066, %r14774, %r14778, %p268;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	mov.u32 	%r39, %r22035;
	mov.u32 	%r43, %r22035;
	bra.uni 	BB5_376;

BB5_425:
	setp.eq.s32	%p315, %r2361, 2;
	@%p315 bra 	BB5_460;
	bra.uni 	BB5_426;

BB5_460:
	and.b32  	%r17448, %r2359, 3;
	shl.b32 	%r17449, %r17448, 2;
	mov.u32 	%r17450, 1985229328;
	shr.u32 	%r17451, %r17450, %r17449;
	and.b32  	%r17432, %r17451, 65535;
	mov.u32 	%r22035, 0;
	// inline asm
	prmt.b32 %r17365, %r16213, %r22035, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17369, %r16212, %r16213, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17373, %r16211, %r16212, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17377, %r16210, %r16211, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17381, %r16209, %r16210, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17385, %r16208, %r16209, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17389, %r16207, %r16208, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17393, %r16206, %r16207, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17397, %r16205, %r16206, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17401, %r16204, %r16205, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17405, %r16203, %r16204, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17409, %r16202, %r16203, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17413, %r16201, %r16202, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17417, %r16200, %r16201, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17421, %r16199, %r16200, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17425, %r16198, %r16199, %r17432;
	// inline asm
	// inline asm
	prmt.b32 %r17429, %r22035, %r16198, %r17432;
	// inline asm
	setp.eq.s32	%p332, %r2358, 0;
	selp.b32	%r22036, 0, %r17365, %p332;
	selp.b32	%r22037, %r17365, %r17369, %p332;
	selp.b32	%r22038, %r17369, %r17373, %p332;
	selp.b32	%r22122, %r17421, %r17425, %p332;
	selp.b32	%r16200, %r17425, %r17429, %p332;
	selp.b32	%r16205, %r17405, %r17409, %p332;
	selp.b32	%r16204, %r17409, %r17413, %p332;
	selp.b32	%r16203, %r17413, %r17417, %p332;
	selp.b32	%r16202, %r17417, %r17421, %p332;
	selp.b32	%r16209, %r17389, %r17393, %p332;
	selp.b32	%r16208, %r17393, %r17397, %p332;
	selp.b32	%r16207, %r17397, %r17401, %p332;
	selp.b32	%r16206, %r17401, %r17405, %p332;
	selp.b32	%r16213, %r17373, %r17377, %p332;
	selp.b32	%r16212, %r17377, %r17381, %p332;
	selp.b32	%r16211, %r17381, %r17385, %p332;
	selp.b32	%r16210, %r17385, %r17389, %p332;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	mov.u32 	%r16199, %r22035;
	bra.uni 	BB5_461;

BB5_398:
	setp.eq.s32	%p279, %r1841, 10;
	@%p279 bra 	BB5_414;
	bra.uni 	BB5_399;

BB5_414:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	bra.uni 	BB5_412;

BB5_484:
	setp.eq.s32	%p343, %r2361, 10;
	@%p343 bra 	BB5_502;
	bra.uni 	BB5_485;

BB5_502:
	// inline asm
	prmt.b32 %r16213, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16208, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	bra.uni 	BB5_500;

BB5_354:
	setp.eq.s32	%p240, %r1841, 10;
	@%p240 bra 	BB5_368;
	bra.uni 	BB5_355;

BB5_368:
	and.b32  	%r14141, %r1840, 3;
	shl.b32 	%r14142, %r14141, 2;
	mov.u32 	%r14143, 1985229328;
	shr.u32 	%r14144, %r14143, %r14142;
	and.b32  	%r14125, %r14144, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r14058, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14062, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14066, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14070, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14074, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14078, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14082, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14086, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14090, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14094, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14098, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14102, %r22043, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14106, %r37, %r22043, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14110, %r38, %r37, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14114, %r39, %r38, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14118, %r43, %r39, %r14125;
	// inline asm
	// inline asm
	prmt.b32 %r14122, %r22043, %r43, %r14125;
	// inline asm
	setp.eq.s32	%p260, %r1839, 0;
	selp.b32	%r22035, %r14082, %r14086, %p260;
	selp.b32	%r22036, %r14086, %r14090, %p260;
	selp.b32	%r22037, %r14090, %r14094, %p260;
	selp.b32	%r22038, %r14094, %r14098, %p260;
	selp.b32	%r22039, %r14066, %r14070, %p260;
	selp.b32	%r22040, %r14070, %r14074, %p260;
	selp.b32	%r22041, %r14074, %r14078, %p260;
	selp.b32	%r22042, %r14078, %r14082, %p260;
	selp.b32	%r22044, 0, %r14058, %p260;
	selp.b32	%r22045, %r14058, %r14062, %p260;
	selp.b32	%r22046, %r14062, %r14066, %p260;
	selp.b32	%r22059, %r14114, %r14118, %p260;
	selp.b32	%r22060, %r14118, %r14122, %p260;
	selp.b32	%r22063, %r14098, %r14102, %p260;
	selp.b32	%r22064, %r14102, %r14106, %p260;
	selp.b32	%r22065, %r14106, %r14110, %p260;
	selp.b32	%r22066, %r14110, %r14114, %p260;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22051, %r22043;
	mov.u32 	%r38, %r22043;
	mov.u32 	%r39, %r22043;
	mov.u32 	%r43, %r22043;
	mov.u32 	%r22055, %r22043;
	mov.u32 	%r22056, %r22043;
	mov.u32 	%r22057, %r22043;
	mov.u32 	%r22058, %r22043;
	mov.u32 	%r22061, %r22043;
	mov.u32 	%r22062, %r22043;
	bra.uni 	BB5_376;

BB5_440:
	setp.eq.s32	%p304, %r2361, 10;
	@%p304 bra 	BB5_454;
	bra.uni 	BB5_441;

BB5_454:
	and.b32  	%r16752, %r2359, 3;
	shl.b32 	%r16753, %r16752, 2;
	mov.u32 	%r16754, 1985229328;
	shr.u32 	%r16755, %r16754, %r16753;
	and.b32  	%r16736, %r16755, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r16669, %r16213, %r22043, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16673, %r16212, %r16213, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16677, %r16211, %r16212, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16681, %r16210, %r16211, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16685, %r16209, %r16210, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16689, %r16208, %r16209, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16693, %r16207, %r16208, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16697, %r16206, %r16207, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16701, %r16205, %r16206, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16705, %r16204, %r16205, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16709, %r16203, %r16204, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16713, %r16202, %r16203, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16717, %r16201, %r16202, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16721, %r16200, %r16201, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16725, %r16199, %r16200, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16729, %r16198, %r16199, %r16736;
	// inline asm
	// inline asm
	prmt.b32 %r16733, %r22043, %r16198, %r16736;
	// inline asm
	setp.eq.s32	%p324, %r2358, 0;
	selp.b32	%r22035, %r16693, %r16697, %p324;
	selp.b32	%r22036, %r16697, %r16701, %p324;
	selp.b32	%r22037, %r16701, %r16705, %p324;
	selp.b32	%r22038, %r16705, %r16709, %p324;
	selp.b32	%r22039, %r16677, %r16681, %p324;
	selp.b32	%r22040, %r16681, %r16685, %p324;
	selp.b32	%r22041, %r16685, %r16689, %p324;
	selp.b32	%r22042, %r16689, %r16693, %p324;
	selp.b32	%r22044, 0, %r16669, %p324;
	selp.b32	%r22045, %r16669, %r16673, %p324;
	selp.b32	%r22046, %r16673, %r16677, %p324;
	selp.b32	%r16209, %r16725, %r16729, %p324;
	selp.b32	%r16208, %r16729, %r16733, %p324;
	selp.b32	%r16213, %r16709, %r16713, %p324;
	selp.b32	%r16212, %r16713, %r16717, %p324;
	selp.b32	%r16211, %r16717, %r16721, %p324;
	selp.b32	%r16210, %r16721, %r16725, %p324;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22122, %r22043;
	mov.u32 	%r16200, %r22043;
	mov.u32 	%r16199, %r22043;
	mov.u32 	%r16198, %r22043;
	mov.u32 	%r16205, %r22043;
	mov.u32 	%r16204, %r22043;
	mov.u32 	%r16203, %r22043;
	mov.u32 	%r16202, %r22043;
	mov.u32 	%r16207, %r22043;
	mov.u32 	%r16206, %r22043;
	bra.uni 	BB5_462;

BB5_390:
	setp.eq.s32	%p285, %r1841, 6;
	@%p285 bra 	BB5_418;
	bra.uni 	BB5_391;

BB5_418:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	bra.uni 	BB5_417;

BB5_476:
	setp.eq.s32	%p349, %r2361, 6;
	@%p349 bra 	BB5_508;
	bra.uni 	BB5_477;

BB5_508:
	// inline asm
	prmt.b32 %r16213, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16204, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	bra.uni 	BB5_506;

BB5_346:
	setp.eq.s32	%p246, %r1841, 6;
	@%p246 bra 	BB5_371;
	bra.uni 	BB5_347;

BB5_371:
	and.b32  	%r14489, %r1840, 3;
	shl.b32 	%r14490, %r14489, 2;
	mov.u32 	%r14491, 1985229328;
	shr.u32 	%r14492, %r14491, %r14490;
	and.b32  	%r14473, %r14492, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r14406, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14410, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14414, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14418, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14422, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14426, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14430, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14434, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14438, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14442, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14446, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14450, %r22039, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14454, %r37, %r22039, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14458, %r38, %r37, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14462, %r39, %r38, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14466, %r43, %r39, %r14473;
	// inline asm
	// inline asm
	prmt.b32 %r14470, %r22039, %r43, %r14473;
	// inline asm
	setp.eq.s32	%p264, %r1839, 0;
	selp.b32	%r22035, %r14414, %r14418, %p264;
	selp.b32	%r22036, %r14418, %r14422, %p264;
	selp.b32	%r22037, %r14422, %r14426, %p264;
	selp.b32	%r22038, %r14426, %r14430, %p264;
	selp.b32	%r22040, 0, %r14406, %p264;
	selp.b32	%r22041, %r14406, %r14410, %p264;
	selp.b32	%r22042, %r14410, %r14414, %p264;
	selp.b32	%r22055, %r14462, %r14466, %p264;
	selp.b32	%r22056, %r14466, %r14470, %p264;
	selp.b32	%r22059, %r14446, %r14450, %p264;
	selp.b32	%r22060, %r14450, %r14454, %p264;
	selp.b32	%r22061, %r14454, %r14458, %p264;
	selp.b32	%r22062, %r14458, %r14462, %p264;
	selp.b32	%r22063, %r14430, %r14434, %p264;
	selp.b32	%r22064, %r14434, %r14438, %p264;
	selp.b32	%r22065, %r14438, %r14442, %p264;
	selp.b32	%r22066, %r14442, %r14446, %p264;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;
	mov.u32 	%r22051, %r22039;
	mov.u32 	%r38, %r22039;
	mov.u32 	%r39, %r22039;
	mov.u32 	%r43, %r22039;
	mov.u32 	%r22057, %r22039;
	mov.u32 	%r22058, %r22039;
	bra.uni 	BB5_376;

BB5_432:
	setp.eq.s32	%p310, %r2361, 6;
	@%p310 bra 	BB5_457;
	bra.uni 	BB5_433;

BB5_457:
	and.b32  	%r17100, %r2359, 3;
	shl.b32 	%r17101, %r17100, 2;
	mov.u32 	%r17102, 1985229328;
	shr.u32 	%r17103, %r17102, %r17101;
	and.b32  	%r17084, %r17103, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r17017, %r16213, %r22039, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17021, %r16212, %r16213, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17025, %r16211, %r16212, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17029, %r16210, %r16211, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17033, %r16209, %r16210, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17037, %r16208, %r16209, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17041, %r16207, %r16208, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17045, %r16206, %r16207, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17049, %r16205, %r16206, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17053, %r16204, %r16205, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17057, %r16203, %r16204, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17061, %r16202, %r16203, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17065, %r16201, %r16202, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17069, %r16200, %r16201, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17073, %r16199, %r16200, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17077, %r16198, %r16199, %r17084;
	// inline asm
	// inline asm
	prmt.b32 %r17081, %r22039, %r16198, %r17084;
	// inline asm
	setp.eq.s32	%p328, %r2358, 0;
	selp.b32	%r22035, %r17025, %r17029, %p328;
	selp.b32	%r22036, %r17029, %r17033, %p328;
	selp.b32	%r22037, %r17033, %r17037, %p328;
	selp.b32	%r22038, %r17037, %r17041, %p328;
	selp.b32	%r22040, 0, %r17017, %p328;
	selp.b32	%r22041, %r17017, %r17021, %p328;
	selp.b32	%r22042, %r17021, %r17025, %p328;
	selp.b32	%r16205, %r17073, %r17077, %p328;
	selp.b32	%r16204, %r17077, %r17081, %p328;
	selp.b32	%r16209, %r17057, %r17061, %p328;
	selp.b32	%r16208, %r17061, %r17065, %p328;
	selp.b32	%r16207, %r17065, %r17069, %p328;
	selp.b32	%r16206, %r17069, %r17073, %p328;
	selp.b32	%r16213, %r17041, %r17045, %p328;
	selp.b32	%r16212, %r17045, %r17049, %p328;
	selp.b32	%r16211, %r17049, %r17053, %p328;
	selp.b32	%r16210, %r17053, %r17057, %p328;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;
	mov.u32 	%r22122, %r22039;
	mov.u32 	%r16200, %r22039;
	mov.u32 	%r16199, %r22039;
	mov.u32 	%r16198, %r22039;
	mov.u32 	%r16203, %r22039;
	mov.u32 	%r16202, %r22039;
	bra.uni 	BB5_462;

BB5_405:
	setp.eq.s32	%p274, %r1841, 14;
	@%p274 bra 	BB5_409;
	bra.uni 	BB5_406;

BB5_409:
	// inline asm
	prmt.b32 %r22079, %r43, %r39, %r2150;
	// inline asm
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22080, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	mov.u32 	%r22075, %r22067;
	mov.u32 	%r22076, %r22067;
	mov.u32 	%r22077, %r22067;
	mov.u32 	%r22078, %r22067;
	bra.uni 	BB5_408;

BB5_491:
	setp.eq.s32	%p338, %r2361, 14;
	@%p338 bra 	BB5_496;
	bra.uni 	BB5_492;

BB5_496:
	// inline asm
	prmt.b32 %r16213, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16212, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	mov.u32 	%r16209, %r16201;
	mov.u32 	%r16208, %r16201;
	mov.u32 	%r16207, %r16201;
	mov.u32 	%r16206, %r16201;
	bra.uni 	BB5_495;

BB5_361:
	setp.eq.s32	%p235, %r1841, 14;
	@%p235 bra 	BB5_365;
	bra.uni 	BB5_362;

BB5_365:
	and.b32  	%r13793, %r1840, 3;
	shl.b32 	%r13794, %r13793, 2;
	mov.u32 	%r13795, 1985229328;
	shr.u32 	%r13796, %r13795, %r13794;
	and.b32  	%r13777, %r13796, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r13710, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13714, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13718, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13722, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13726, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13730, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13734, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13738, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13742, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13746, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13750, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13754, %r22047, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13758, %r37, %r22047, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13762, %r38, %r37, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13766, %r39, %r38, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13770, %r43, %r39, %r13777;
	// inline asm
	// inline asm
	prmt.b32 %r13774, %r22047, %r43, %r13777;
	// inline asm
	setp.eq.s32	%p256, %r1839, 0;
	selp.b32	%r22035, %r13750, %r13754, %p256;
	selp.b32	%r22036, %r13754, %r13758, %p256;
	selp.b32	%r22037, %r13758, %r13762, %p256;
	selp.b32	%r22038, %r13762, %r13766, %p256;
	selp.b32	%r22039, %r13734, %r13738, %p256;
	selp.b32	%r22040, %r13738, %r13742, %p256;
	selp.b32	%r22041, %r13742, %r13746, %p256;
	selp.b32	%r22042, %r13746, %r13750, %p256;
	selp.b32	%r22043, %r13718, %r13722, %p256;
	selp.b32	%r22044, %r13722, %r13726, %p256;
	selp.b32	%r22045, %r13726, %r13730, %p256;
	selp.b32	%r22046, %r13730, %r13734, %p256;
	selp.b32	%r22048, 0, %r13710, %p256;
	selp.b32	%r22049, %r13710, %r13714, %p256;
	selp.b32	%r22050, %r13714, %r13718, %p256;
	selp.b32	%r22063, %r13766, %r13770, %p256;
	selp.b32	%r22064, %r13770, %r13774, %p256;
	mov.u32 	%r22051, %r22047;
	mov.u32 	%r38, %r22047;
	mov.u32 	%r39, %r22047;
	mov.u32 	%r43, %r22047;
	mov.u32 	%r22055, %r22047;
	mov.u32 	%r22056, %r22047;
	mov.u32 	%r22057, %r22047;
	mov.u32 	%r22058, %r22047;
	mov.u32 	%r22059, %r22047;
	mov.u32 	%r22060, %r22047;
	mov.u32 	%r22061, %r22047;
	mov.u32 	%r22062, %r22047;
	mov.u32 	%r22065, %r22047;
	mov.u32 	%r22066, %r22047;
	bra.uni 	BB5_376;

BB5_447:
	setp.eq.s32	%p299, %r2361, 14;
	@%p299 bra 	BB5_451;
	bra.uni 	BB5_448;

BB5_451:
	and.b32  	%r16404, %r2359, 3;
	shl.b32 	%r16405, %r16404, 2;
	mov.u32 	%r16406, 1985229328;
	shr.u32 	%r16407, %r16406, %r16405;
	and.b32  	%r16388, %r16407, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r16321, %r16213, %r22047, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16325, %r16212, %r16213, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16329, %r16211, %r16212, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16333, %r16210, %r16211, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16337, %r16209, %r16210, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16341, %r16208, %r16209, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16345, %r16207, %r16208, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16349, %r16206, %r16207, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16353, %r16205, %r16206, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16357, %r16204, %r16205, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16361, %r16203, %r16204, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16365, %r16202, %r16203, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16369, %r16201, %r16202, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16373, %r16200, %r16201, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16377, %r16199, %r16200, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16381, %r16198, %r16199, %r16388;
	// inline asm
	// inline asm
	prmt.b32 %r16385, %r22047, %r16198, %r16388;
	// inline asm
	setp.eq.s32	%p320, %r2358, 0;
	selp.b32	%r22035, %r16361, %r16365, %p320;
	selp.b32	%r22036, %r16365, %r16369, %p320;
	selp.b32	%r22037, %r16369, %r16373, %p320;
	selp.b32	%r22038, %r16373, %r16377, %p320;
	selp.b32	%r22039, %r16345, %r16349, %p320;
	selp.b32	%r22040, %r16349, %r16353, %p320;
	selp.b32	%r22041, %r16353, %r16357, %p320;
	selp.b32	%r22042, %r16357, %r16361, %p320;
	selp.b32	%r22043, %r16329, %r16333, %p320;
	selp.b32	%r22044, %r16333, %r16337, %p320;
	selp.b32	%r22045, %r16337, %r16341, %p320;
	selp.b32	%r22046, %r16341, %r16345, %p320;
	selp.b32	%r22048, 0, %r16321, %p320;
	selp.b32	%r22049, %r16321, %r16325, %p320;
	selp.b32	%r22050, %r16325, %r16329, %p320;
	selp.b32	%r16213, %r16377, %r16381, %p320;
	selp.b32	%r16212, %r16381, %r16385, %p320;
	mov.u32 	%r22122, %r22047;
	mov.u32 	%r16200, %r22047;
	mov.u32 	%r16199, %r22047;
	mov.u32 	%r16198, %r22047;
	mov.u32 	%r16205, %r22047;
	mov.u32 	%r16204, %r22047;
	mov.u32 	%r16203, %r22047;
	mov.u32 	%r16202, %r22047;
	mov.u32 	%r16209, %r22047;
	mov.u32 	%r16208, %r22047;
	mov.u32 	%r16207, %r22047;
	mov.u32 	%r16206, %r22047;
	mov.u32 	%r16211, %r22047;
	mov.u32 	%r16210, %r22047;
	bra.uni 	BB5_462;

BB5_381:
	setp.eq.s32	%p293, %r1841, 1;
	@%p293 bra 	BB5_382;
	bra.uni 	BB5_400;

BB5_382:
	mov.u32 	%r22070, 0;
	// inline asm
	prmt.b32 %r22079, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r22070, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22073, %r37, %r22070, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22074, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22067, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22068, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22069, %r22070, %r43, %r2150;
	// inline asm
	bra.uni 	BB5_422;

BB5_467:
	setp.eq.s32	%p357, %r2361, 1;
	@%p357 bra 	BB5_513;
	bra.uni 	BB5_468;

BB5_513:
	// inline asm
	prmt.b32 %r16213, %r16211, %r16212, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16210, %r16211, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16209, %r16210, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16208, %r16209, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16207, %r16208, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16204, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16203, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16202, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16201, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16200, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r22141, 0;
	// inline asm
	prmt.b32 %r16199, %r22141, %r16198, %r2670;
	// inline asm
	bra.uni 	BB5_515;

BB5_337:
	setp.eq.s32	%p254, %r1841, 1;
	@%p254 bra 	BB5_338;
	bra.uni 	BB5_363;

BB5_338:
	and.b32  	%r14924, %r1840, 3;
	shl.b32 	%r14925, %r14924, 2;
	mov.u32 	%r14926, 1985229328;
	shr.u32 	%r14927, %r14926, %r14925;
	and.b32  	%r14908, %r14927, 65535;
	mov.u32 	%r22035, 0;
	// inline asm
	prmt.b32 %r14841, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14845, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14849, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14853, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14857, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14861, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14865, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14869, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14873, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14877, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14881, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14885, %r22035, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14889, %r37, %r22035, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14893, %r38, %r37, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14897, %r39, %r38, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14901, %r43, %r39, %r14908;
	// inline asm
	// inline asm
	prmt.b32 %r14905, %r22035, %r43, %r14908;
	// inline asm
	setp.eq.s32	%p269, %r1839, 0;
	selp.b32	%r22037, 0, %r14841, %p269;
	selp.b32	%r22038, %r14841, %r14845, %p269;
	selp.b32	%r22051, %r14893, %r14897, %p269;
	selp.b32	%r38, %r14897, %r14901, %p269;
	selp.b32	%r39, %r14901, %r14905, %p269;
	selp.b32	%r22055, %r14877, %r14881, %p269;
	selp.b32	%r22056, %r14881, %r14885, %p269;
	selp.b32	%r22057, %r14885, %r14889, %p269;
	selp.b32	%r22058, %r14889, %r14893, %p269;
	selp.b32	%r22059, %r14861, %r14865, %p269;
	selp.b32	%r22060, %r14865, %r14869, %p269;
	selp.b32	%r22061, %r14869, %r14873, %p269;
	selp.b32	%r22062, %r14873, %r14877, %p269;
	selp.b32	%r22063, %r14845, %r14849, %p269;
	selp.b32	%r22064, %r14849, %r14853, %p269;
	selp.b32	%r22065, %r14853, %r14857, %p269;
	selp.b32	%r22066, %r14857, %r14861, %p269;
	mov.u32 	%r22036, %r22035;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	mov.u32 	%r43, %r22035;
	bra.uni 	BB5_376;

BB5_423:
	setp.eq.s32	%p318, %r2361, 1;
	@%p318 bra 	BB5_424;
	bra.uni 	BB5_449;

BB5_424:
	and.b32  	%r17535, %r2359, 3;
	shl.b32 	%r17536, %r17535, 2;
	mov.u32 	%r17537, 1985229328;
	shr.u32 	%r17538, %r17537, %r17536;
	and.b32  	%r17519, %r17538, 65535;
	mov.u32 	%r22035, 0;
	// inline asm
	prmt.b32 %r17452, %r16213, %r22035, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17456, %r16212, %r16213, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17460, %r16211, %r16212, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17464, %r16210, %r16211, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17468, %r16209, %r16210, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17472, %r16208, %r16209, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17476, %r16207, %r16208, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17480, %r16206, %r16207, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17484, %r16205, %r16206, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17488, %r16204, %r16205, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17492, %r16203, %r16204, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17496, %r16202, %r16203, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17500, %r16201, %r16202, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17504, %r16200, %r16201, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17508, %r16199, %r16200, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17512, %r16198, %r16199, %r17519;
	// inline asm
	// inline asm
	prmt.b32 %r17516, %r22035, %r16198, %r17519;
	// inline asm
	setp.eq.s32	%p333, %r2358, 0;
	selp.b32	%r22037, 0, %r17452, %p333;
	selp.b32	%r22038, %r17452, %r17456, %p333;
	selp.b32	%r22122, %r17504, %r17508, %p333;
	selp.b32	%r16200, %r17508, %r17512, %p333;
	selp.b32	%r16199, %r17512, %r17516, %p333;
	selp.b32	%r16205, %r17488, %r17492, %p333;
	selp.b32	%r16204, %r17492, %r17496, %p333;
	selp.b32	%r16203, %r17496, %r17500, %p333;
	selp.b32	%r16202, %r17500, %r17504, %p333;
	selp.b32	%r16209, %r17472, %r17476, %p333;
	selp.b32	%r16208, %r17476, %r17480, %p333;
	selp.b32	%r16207, %r17480, %r17484, %p333;
	selp.b32	%r16206, %r17484, %r17488, %p333;
	selp.b32	%r16213, %r17456, %r17460, %p333;
	selp.b32	%r16212, %r17460, %r17464, %p333;
	selp.b32	%r16211, %r17464, %r17468, %p333;
	selp.b32	%r16210, %r17468, %r17472, %p333;
	mov.u32 	%r22036, %r22035;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;

BB5_461:
	mov.u32 	%r16198, %r22035;
	bra.uni 	BB5_462;

BB5_396:
	setp.eq.s32	%p282, %r1841, 9;
	@%p282 bra 	BB5_397;
	bra.uni 	BB5_400;

BB5_397:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	mov.u32 	%r22078, %r22067;
	bra.uni 	BB5_422;

BB5_482:
	setp.eq.s32	%p346, %r2361, 9;
	@%p346 bra 	BB5_503;
	bra.uni 	BB5_483;

BB5_503:
	// inline asm
	prmt.b32 %r16213, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16207, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	mov.u32 	%r16206, %r16201;
	bra.uni 	BB5_515;

BB5_352:
	setp.eq.s32	%p243, %r1841, 9;
	@%p243 bra 	BB5_353;
	bra.uni 	BB5_363;

BB5_353:
	and.b32  	%r14228, %r1840, 3;
	shl.b32 	%r14229, %r14228, 2;
	mov.u32 	%r14230, 1985229328;
	shr.u32 	%r14231, %r14230, %r14229;
	and.b32  	%r14212, %r14231, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r14145, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14149, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14153, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14157, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14161, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14165, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14169, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14173, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14177, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14181, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14185, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14189, %r22043, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14193, %r37, %r22043, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14197, %r38, %r37, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14201, %r39, %r38, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14205, %r43, %r39, %r14212;
	// inline asm
	// inline asm
	prmt.b32 %r14209, %r22043, %r43, %r14212;
	// inline asm
	setp.eq.s32	%p261, %r1839, 0;
	selp.b32	%r22035, %r14165, %r14169, %p261;
	selp.b32	%r22036, %r14169, %r14173, %p261;
	selp.b32	%r22037, %r14173, %r14177, %p261;
	selp.b32	%r22038, %r14177, %r14181, %p261;
	selp.b32	%r22039, %r14149, %r14153, %p261;
	selp.b32	%r22040, %r14153, %r14157, %p261;
	selp.b32	%r22041, %r14157, %r14161, %p261;
	selp.b32	%r22042, %r14161, %r14165, %p261;
	selp.b32	%r22045, 0, %r14145, %p261;
	selp.b32	%r22046, %r14145, %r14149, %p261;
	selp.b32	%r22059, %r14197, %r14201, %p261;
	selp.b32	%r22060, %r14201, %r14205, %p261;
	selp.b32	%r22061, %r14205, %r14209, %p261;
	selp.b32	%r22063, %r14181, %r14185, %p261;
	selp.b32	%r22064, %r14185, %r14189, %p261;
	selp.b32	%r22065, %r14189, %r14193, %p261;
	selp.b32	%r22066, %r14193, %r14197, %p261;
	mov.u32 	%r22044, %r22043;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22051, %r22043;
	mov.u32 	%r38, %r22043;
	mov.u32 	%r39, %r22043;
	mov.u32 	%r43, %r22043;
	mov.u32 	%r22055, %r22043;
	mov.u32 	%r22056, %r22043;
	mov.u32 	%r22057, %r22043;
	mov.u32 	%r22058, %r22043;
	mov.u32 	%r22062, %r22043;
	bra.uni 	BB5_376;

BB5_438:
	setp.eq.s32	%p307, %r2361, 9;
	@%p307 bra 	BB5_439;
	bra.uni 	BB5_449;

BB5_439:
	and.b32  	%r16839, %r2359, 3;
	shl.b32 	%r16840, %r16839, 2;
	mov.u32 	%r16841, 1985229328;
	shr.u32 	%r16842, %r16841, %r16840;
	and.b32  	%r16823, %r16842, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r16756, %r16213, %r22043, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16760, %r16212, %r16213, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16764, %r16211, %r16212, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16768, %r16210, %r16211, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16772, %r16209, %r16210, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16776, %r16208, %r16209, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16780, %r16207, %r16208, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16784, %r16206, %r16207, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16788, %r16205, %r16206, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16792, %r16204, %r16205, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16796, %r16203, %r16204, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16800, %r16202, %r16203, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16804, %r16201, %r16202, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16808, %r16200, %r16201, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16812, %r16199, %r16200, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16816, %r16198, %r16199, %r16823;
	// inline asm
	// inline asm
	prmt.b32 %r16820, %r22043, %r16198, %r16823;
	// inline asm
	setp.eq.s32	%p325, %r2358, 0;
	selp.b32	%r22035, %r16776, %r16780, %p325;
	selp.b32	%r22036, %r16780, %r16784, %p325;
	selp.b32	%r22037, %r16784, %r16788, %p325;
	selp.b32	%r22038, %r16788, %r16792, %p325;
	selp.b32	%r22039, %r16760, %r16764, %p325;
	selp.b32	%r22040, %r16764, %r16768, %p325;
	selp.b32	%r22041, %r16768, %r16772, %p325;
	selp.b32	%r22042, %r16772, %r16776, %p325;
	selp.b32	%r22045, 0, %r16756, %p325;
	selp.b32	%r22046, %r16756, %r16760, %p325;
	selp.b32	%r16209, %r16808, %r16812, %p325;
	selp.b32	%r16208, %r16812, %r16816, %p325;
	selp.b32	%r16207, %r16816, %r16820, %p325;
	selp.b32	%r16213, %r16792, %r16796, %p325;
	selp.b32	%r16212, %r16796, %r16800, %p325;
	selp.b32	%r16211, %r16800, %r16804, %p325;
	selp.b32	%r16210, %r16804, %r16808, %p325;
	mov.u32 	%r22044, %r22043;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22122, %r22043;
	mov.u32 	%r16200, %r22043;
	mov.u32 	%r16199, %r22043;
	mov.u32 	%r16198, %r22043;
	mov.u32 	%r16205, %r22043;
	mov.u32 	%r16204, %r22043;
	mov.u32 	%r16203, %r22043;
	mov.u32 	%r16202, %r22043;
	mov.u32 	%r16206, %r22043;
	bra.uni 	BB5_462;

BB5_388:
	setp.eq.s32	%p288, %r1841, 5;
	@%p288 bra 	BB5_389;
	bra.uni 	BB5_400;

BB5_389:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22073, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22074, %r22067;
	bra.uni 	BB5_422;

BB5_474:
	setp.eq.s32	%p352, %r2361, 5;
	@%p352 bra 	BB5_509;
	bra.uni 	BB5_475;

BB5_509:
	// inline asm
	prmt.b32 %r16213, %r16207, %r16208, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16204, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16203, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16202, %r16201;
	bra.uni 	BB5_515;

BB5_344:
	setp.eq.s32	%p249, %r1841, 5;
	@%p249 bra 	BB5_345;
	bra.uni 	BB5_363;

BB5_345:
	and.b32  	%r14576, %r1840, 3;
	shl.b32 	%r14577, %r14576, 2;
	mov.u32 	%r14578, 1985229328;
	shr.u32 	%r14579, %r14578, %r14577;
	and.b32  	%r14560, %r14579, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r14493, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14497, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14501, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14505, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14509, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14513, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14517, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14521, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14525, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14529, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14533, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14537, %r22039, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14541, %r37, %r22039, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14545, %r38, %r37, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14549, %r39, %r38, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14553, %r43, %r39, %r14560;
	// inline asm
	// inline asm
	prmt.b32 %r14557, %r22039, %r43, %r14560;
	// inline asm
	setp.eq.s32	%p265, %r1839, 0;
	selp.b32	%r22035, %r14497, %r14501, %p265;
	selp.b32	%r22036, %r14501, %r14505, %p265;
	selp.b32	%r22037, %r14505, %r14509, %p265;
	selp.b32	%r22038, %r14509, %r14513, %p265;
	selp.b32	%r22041, 0, %r14493, %p265;
	selp.b32	%r22042, %r14493, %r14497, %p265;
	selp.b32	%r22055, %r14545, %r14549, %p265;
	selp.b32	%r22056, %r14549, %r14553, %p265;
	selp.b32	%r22057, %r14553, %r14557, %p265;
	selp.b32	%r22059, %r14529, %r14533, %p265;
	selp.b32	%r22060, %r14533, %r14537, %p265;
	selp.b32	%r22061, %r14537, %r14541, %p265;
	selp.b32	%r22062, %r14541, %r14545, %p265;
	selp.b32	%r22063, %r14513, %r14517, %p265;
	selp.b32	%r22064, %r14517, %r14521, %p265;
	selp.b32	%r22065, %r14521, %r14525, %p265;
	selp.b32	%r22066, %r14525, %r14529, %p265;
	mov.u32 	%r22040, %r22039;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;
	mov.u32 	%r22051, %r22039;
	mov.u32 	%r38, %r22039;
	mov.u32 	%r39, %r22039;
	mov.u32 	%r43, %r22039;
	mov.u32 	%r22058, %r22039;
	bra.uni 	BB5_376;

BB5_430:
	setp.eq.s32	%p313, %r2361, 5;
	@%p313 bra 	BB5_431;
	bra.uni 	BB5_449;

BB5_431:
	and.b32  	%r17187, %r2359, 3;
	shl.b32 	%r17188, %r17187, 2;
	mov.u32 	%r17189, 1985229328;
	shr.u32 	%r17190, %r17189, %r17188;
	and.b32  	%r17171, %r17190, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r17104, %r16213, %r22039, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17108, %r16212, %r16213, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17112, %r16211, %r16212, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17116, %r16210, %r16211, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17120, %r16209, %r16210, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17124, %r16208, %r16209, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17128, %r16207, %r16208, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17132, %r16206, %r16207, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17136, %r16205, %r16206, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17140, %r16204, %r16205, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17144, %r16203, %r16204, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17148, %r16202, %r16203, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17152, %r16201, %r16202, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17156, %r16200, %r16201, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17160, %r16199, %r16200, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17164, %r16198, %r16199, %r17171;
	// inline asm
	// inline asm
	prmt.b32 %r17168, %r22039, %r16198, %r17171;
	// inline asm
	setp.eq.s32	%p329, %r2358, 0;
	selp.b32	%r22035, %r17108, %r17112, %p329;
	selp.b32	%r22036, %r17112, %r17116, %p329;
	selp.b32	%r22037, %r17116, %r17120, %p329;
	selp.b32	%r22038, %r17120, %r17124, %p329;
	selp.b32	%r22041, 0, %r17104, %p329;
	selp.b32	%r22042, %r17104, %r17108, %p329;
	selp.b32	%r16205, %r17156, %r17160, %p329;
	selp.b32	%r16204, %r17160, %r17164, %p329;
	selp.b32	%r16203, %r17164, %r17168, %p329;
	selp.b32	%r16209, %r17140, %r17144, %p329;
	selp.b32	%r16208, %r17144, %r17148, %p329;
	selp.b32	%r16207, %r17148, %r17152, %p329;
	selp.b32	%r16206, %r17152, %r17156, %p329;
	selp.b32	%r16213, %r17124, %r17128, %p329;
	selp.b32	%r16212, %r17128, %r17132, %p329;
	selp.b32	%r16211, %r17132, %r17136, %p329;
	selp.b32	%r16210, %r17136, %r17140, %p329;
	mov.u32 	%r22040, %r22039;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;
	mov.u32 	%r22122, %r22039;
	mov.u32 	%r16200, %r22039;
	mov.u32 	%r16199, %r22039;
	mov.u32 	%r16198, %r22039;
	mov.u32 	%r16202, %r22039;
	bra.uni 	BB5_462;

BB5_403:
	setp.eq.s32	%p277, %r1841, 13;
	@%p277 bra 	BB5_404;
	bra.uni 	BB5_400;

BB5_404:
	// inline asm
	prmt.b32 %r22079, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r43, %r39, %r2150;
	// inline asm
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22081, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	mov.u32 	%r22075, %r22067;
	mov.u32 	%r22076, %r22067;
	mov.u32 	%r22077, %r22067;
	mov.u32 	%r22078, %r22067;
	mov.u32 	%r22082, %r22067;
	bra.uni 	BB5_422;

BB5_489:
	setp.eq.s32	%p341, %r2361, 13;
	@%p341 bra 	BB5_497;
	bra.uni 	BB5_490;

BB5_497:
	// inline asm
	prmt.b32 %r16213, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16211, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	mov.u32 	%r16209, %r16201;
	mov.u32 	%r16208, %r16201;
	mov.u32 	%r16207, %r16201;
	mov.u32 	%r16206, %r16201;
	mov.u32 	%r16210, %r16201;
	bra.uni 	BB5_515;

BB5_359:
	setp.eq.s32	%p238, %r1841, 13;
	@%p238 bra 	BB5_360;
	bra.uni 	BB5_363;

BB5_360:
	and.b32  	%r13880, %r1840, 3;
	shl.b32 	%r13881, %r13880, 2;
	mov.u32 	%r13882, 1985229328;
	shr.u32 	%r13883, %r13882, %r13881;
	and.b32  	%r13864, %r13883, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r13797, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13801, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13805, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13809, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13813, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13817, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13821, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13825, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13829, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13833, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13837, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13841, %r22047, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13845, %r37, %r22047, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13849, %r38, %r37, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13853, %r39, %r38, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13857, %r43, %r39, %r13864;
	// inline asm
	// inline asm
	prmt.b32 %r13861, %r22047, %r43, %r13864;
	// inline asm
	setp.eq.s32	%p257, %r1839, 0;
	selp.b32	%r22035, %r13833, %r13837, %p257;
	selp.b32	%r22036, %r13837, %r13841, %p257;
	selp.b32	%r22037, %r13841, %r13845, %p257;
	selp.b32	%r22038, %r13845, %r13849, %p257;
	selp.b32	%r22039, %r13817, %r13821, %p257;
	selp.b32	%r22040, %r13821, %r13825, %p257;
	selp.b32	%r22041, %r13825, %r13829, %p257;
	selp.b32	%r22042, %r13829, %r13833, %p257;
	selp.b32	%r22043, %r13801, %r13805, %p257;
	selp.b32	%r22044, %r13805, %r13809, %p257;
	selp.b32	%r22045, %r13809, %r13813, %p257;
	selp.b32	%r22046, %r13813, %r13817, %p257;
	selp.b32	%r22049, 0, %r13797, %p257;
	selp.b32	%r22050, %r13797, %r13801, %p257;
	selp.b32	%r22063, %r13849, %r13853, %p257;
	selp.b32	%r22064, %r13853, %r13857, %p257;
	selp.b32	%r22065, %r13857, %r13861, %p257;
	mov.u32 	%r22048, %r22047;
	mov.u32 	%r22051, %r22047;
	mov.u32 	%r38, %r22047;
	mov.u32 	%r39, %r22047;
	mov.u32 	%r43, %r22047;
	mov.u32 	%r22055, %r22047;
	mov.u32 	%r22056, %r22047;
	mov.u32 	%r22057, %r22047;
	mov.u32 	%r22058, %r22047;
	mov.u32 	%r22059, %r22047;
	mov.u32 	%r22060, %r22047;
	mov.u32 	%r22061, %r22047;
	mov.u32 	%r22062, %r22047;
	mov.u32 	%r22066, %r22047;
	bra.uni 	BB5_376;

BB5_445:
	setp.eq.s32	%p302, %r2361, 13;
	@%p302 bra 	BB5_446;
	bra.uni 	BB5_449;

BB5_446:
	and.b32  	%r16491, %r2359, 3;
	shl.b32 	%r16492, %r16491, 2;
	mov.u32 	%r16493, 1985229328;
	shr.u32 	%r16494, %r16493, %r16492;
	and.b32  	%r16475, %r16494, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r16408, %r16213, %r22047, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16412, %r16212, %r16213, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16416, %r16211, %r16212, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16420, %r16210, %r16211, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16424, %r16209, %r16210, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16428, %r16208, %r16209, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16432, %r16207, %r16208, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16436, %r16206, %r16207, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16440, %r16205, %r16206, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16444, %r16204, %r16205, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16448, %r16203, %r16204, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16452, %r16202, %r16203, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16456, %r16201, %r16202, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16460, %r16200, %r16201, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16464, %r16199, %r16200, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16468, %r16198, %r16199, %r16475;
	// inline asm
	// inline asm
	prmt.b32 %r16472, %r22047, %r16198, %r16475;
	// inline asm
	setp.eq.s32	%p321, %r2358, 0;
	selp.b32	%r22035, %r16444, %r16448, %p321;
	selp.b32	%r22036, %r16448, %r16452, %p321;
	selp.b32	%r22037, %r16452, %r16456, %p321;
	selp.b32	%r22038, %r16456, %r16460, %p321;
	selp.b32	%r22039, %r16428, %r16432, %p321;
	selp.b32	%r22040, %r16432, %r16436, %p321;
	selp.b32	%r22041, %r16436, %r16440, %p321;
	selp.b32	%r22042, %r16440, %r16444, %p321;
	selp.b32	%r22043, %r16412, %r16416, %p321;
	selp.b32	%r22044, %r16416, %r16420, %p321;
	selp.b32	%r22045, %r16420, %r16424, %p321;
	selp.b32	%r22046, %r16424, %r16428, %p321;
	selp.b32	%r22049, 0, %r16408, %p321;
	selp.b32	%r22050, %r16408, %r16412, %p321;
	selp.b32	%r16213, %r16460, %r16464, %p321;
	selp.b32	%r16212, %r16464, %r16468, %p321;
	selp.b32	%r16211, %r16468, %r16472, %p321;
	mov.u32 	%r22048, %r22047;
	mov.u32 	%r22122, %r22047;
	mov.u32 	%r16200, %r22047;
	mov.u32 	%r16199, %r22047;
	mov.u32 	%r16198, %r22047;
	mov.u32 	%r16205, %r22047;
	mov.u32 	%r16204, %r22047;
	mov.u32 	%r16203, %r22047;
	mov.u32 	%r16202, %r22047;
	mov.u32 	%r16209, %r22047;
	mov.u32 	%r16208, %r22047;
	mov.u32 	%r16207, %r22047;
	mov.u32 	%r16206, %r22047;
	mov.u32 	%r16210, %r22047;
	bra.uni 	BB5_462;

BB5_384:
	setp.eq.s32	%p291, %r1841, 3;
	@%p291 bra 	BB5_385;
	bra.uni 	BB5_400;

BB5_385:
	mov.u32 	%r22068, 0;
	// inline asm
	prmt.b32 %r22079, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r22068, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r37, %r22068, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22072, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22073, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22074, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22067, %r22068, %r43, %r2150;
	// inline asm
	mov.u32 	%r22069, %r22068;
	mov.u32 	%r22070, %r22068;
	bra.uni 	BB5_422;

BB5_470:
	setp.eq.s32	%p355, %r2361, 3;
	@%p355 bra 	BB5_511;
	bra.uni 	BB5_471;

BB5_511:
	// inline asm
	prmt.b32 %r16213, %r16209, %r16210, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16208, %r16209, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16207, %r16208, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16206, %r16207, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16205, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16204, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16203, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16202, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16200, 0;
	// inline asm
	prmt.b32 %r16201, %r16200, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16199, %r16200;
	mov.u32 	%r22141, %r16200;
	bra.uni 	BB5_515;

BB5_340:
	setp.eq.s32	%p252, %r1841, 3;
	@%p252 bra 	BB5_341;
	bra.uni 	BB5_363;

BB5_341:
	and.b32  	%r14750, %r1840, 3;
	shl.b32 	%r14751, %r14750, 2;
	mov.u32 	%r14752, 1985229328;
	shr.u32 	%r14753, %r14752, %r14751;
	and.b32  	%r14734, %r14753, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r14667, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14671, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14675, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14679, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14683, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14687, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14691, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14695, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14699, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14703, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14707, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14711, %r22039, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14715, %r37, %r22039, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14719, %r38, %r37, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14723, %r39, %r38, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14727, %r43, %r39, %r14734;
	// inline asm
	// inline asm
	prmt.b32 %r14731, %r22039, %r43, %r14734;
	// inline asm
	setp.eq.s32	%p267, %r1839, 0;
	selp.b32	%r22035, 0, %r14667, %p267;
	selp.b32	%r22036, %r14667, %r14671, %p267;
	selp.b32	%r22037, %r14671, %r14675, %p267;
	selp.b32	%r22038, %r14675, %r14679, %p267;
	selp.b32	%r22051, %r14727, %r14731, %p267;
	selp.b32	%r22055, %r14711, %r14715, %p267;
	selp.b32	%r22056, %r14715, %r14719, %p267;
	selp.b32	%r22057, %r14719, %r14723, %p267;
	selp.b32	%r22058, %r14723, %r14727, %p267;
	selp.b32	%r22059, %r14695, %r14699, %p267;
	selp.b32	%r22060, %r14699, %r14703, %p267;
	selp.b32	%r22061, %r14703, %r14707, %p267;
	selp.b32	%r22062, %r14707, %r14711, %p267;
	selp.b32	%r22063, %r14679, %r14683, %p267;
	selp.b32	%r22064, %r14683, %r14687, %p267;
	selp.b32	%r22065, %r14687, %r14691, %p267;
	selp.b32	%r22066, %r14691, %r14695, %p267;
	mov.u32 	%r22040, %r22039;
	mov.u32 	%r22041, %r22039;
	mov.u32 	%r22042, %r22039;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;

BB5_373:
	mov.u32 	%r38, %r22039;
	mov.u32 	%r39, %r22039;
	mov.u32 	%r43, %r22039;
	bra.uni 	BB5_376;

BB5_426:
	setp.eq.s32	%p316, %r2361, 3;
	@%p316 bra 	BB5_427;
	bra.uni 	BB5_449;

BB5_427:
	and.b32  	%r17361, %r2359, 3;
	shl.b32 	%r17362, %r17361, 2;
	mov.u32 	%r17363, 1985229328;
	shr.u32 	%r17364, %r17363, %r17362;
	and.b32  	%r17345, %r17364, 65535;
	mov.u32 	%r22039, 0;
	// inline asm
	prmt.b32 %r17278, %r16213, %r22039, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17282, %r16212, %r16213, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17286, %r16211, %r16212, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17290, %r16210, %r16211, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17294, %r16209, %r16210, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17298, %r16208, %r16209, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17302, %r16207, %r16208, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17306, %r16206, %r16207, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17310, %r16205, %r16206, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17314, %r16204, %r16205, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17318, %r16203, %r16204, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17322, %r16202, %r16203, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17326, %r16201, %r16202, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17330, %r16200, %r16201, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17334, %r16199, %r16200, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17338, %r16198, %r16199, %r17345;
	// inline asm
	// inline asm
	prmt.b32 %r17342, %r22039, %r16198, %r17345;
	// inline asm
	setp.eq.s32	%p331, %r2358, 0;
	selp.b32	%r22035, 0, %r17278, %p331;
	selp.b32	%r22036, %r17278, %r17282, %p331;
	selp.b32	%r22037, %r17282, %r17286, %p331;
	selp.b32	%r22038, %r17286, %r17290, %p331;
	selp.b32	%r22122, %r17338, %r17342, %p331;
	selp.b32	%r16205, %r17322, %r17326, %p331;
	selp.b32	%r16204, %r17326, %r17330, %p331;
	selp.b32	%r16203, %r17330, %r17334, %p331;
	selp.b32	%r16202, %r17334, %r17338, %p331;
	selp.b32	%r16209, %r17306, %r17310, %p331;
	selp.b32	%r16208, %r17310, %r17314, %p331;
	selp.b32	%r16207, %r17314, %r17318, %p331;
	selp.b32	%r16206, %r17318, %r17322, %p331;
	selp.b32	%r16213, %r17290, %r17294, %p331;
	selp.b32	%r16212, %r17294, %r17298, %p331;
	selp.b32	%r16211, %r17298, %r17302, %p331;
	selp.b32	%r16210, %r17302, %r17306, %p331;
	mov.u32 	%r22040, %r22039;
	mov.u32 	%r22041, %r22039;
	mov.u32 	%r22042, %r22039;
	mov.u32 	%r22043, %r22039;
	mov.u32 	%r22044, %r22039;
	mov.u32 	%r22045, %r22039;
	mov.u32 	%r22046, %r22039;
	mov.u32 	%r22047, %r22039;
	mov.u32 	%r22048, %r22039;
	mov.u32 	%r22049, %r22039;
	mov.u32 	%r22050, %r22039;

BB5_459:
	mov.u32 	%r16200, %r22039;
	mov.u32 	%r16199, %r22039;
	mov.u32 	%r16198, %r22039;
	bra.uni 	BB5_462;

BB5_399:
	setp.eq.s32	%p280, %r1841, 11;
	@%p280 bra 	BB5_413;
	bra.uni 	BB5_400;

BB5_413:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;

BB5_411:
	mov.u32 	%r22076, %r22067;

BB5_412:
	mov.u32 	%r22077, %r22067;
	mov.u32 	%r22078, %r22067;
	bra.uni 	BB5_422;

BB5_485:
	setp.eq.s32	%p344, %r2361, 11;
	@%p344 bra 	BB5_501;
	bra.uni 	BB5_486;

BB5_501:
	// inline asm
	prmt.b32 %r16213, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16209, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;

BB5_499:
	mov.u32 	%r16208, %r16201;

BB5_500:
	mov.u32 	%r16207, %r16201;
	mov.u32 	%r16206, %r16201;
	bra.uni 	BB5_515;

BB5_355:
	setp.eq.s32	%p241, %r1841, 11;
	@%p241 bra 	BB5_356;
	bra.uni 	BB5_363;

BB5_356:
	and.b32  	%r14054, %r1840, 3;
	shl.b32 	%r14055, %r14054, 2;
	mov.u32 	%r14056, 1985229328;
	shr.u32 	%r14057, %r14056, %r14055;
	and.b32  	%r14038, %r14057, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r13971, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13975, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13979, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13983, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13987, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13991, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13995, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r13999, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14003, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14007, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14011, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14015, %r22047, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14019, %r37, %r22047, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14023, %r38, %r37, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14027, %r39, %r38, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14031, %r43, %r39, %r14038;
	// inline asm
	// inline asm
	prmt.b32 %r14035, %r22047, %r43, %r14038;
	// inline asm
	setp.eq.s32	%p259, %r1839, 0;
	selp.b32	%r22035, %r13999, %r14003, %p259;
	selp.b32	%r22036, %r14003, %r14007, %p259;
	selp.b32	%r22037, %r14007, %r14011, %p259;
	selp.b32	%r22038, %r14011, %r14015, %p259;
	selp.b32	%r22039, %r13983, %r13987, %p259;
	selp.b32	%r22040, %r13987, %r13991, %p259;
	selp.b32	%r22041, %r13991, %r13995, %p259;
	selp.b32	%r22042, %r13995, %r13999, %p259;
	selp.b32	%r22043, 0, %r13971, %p259;
	selp.b32	%r22044, %r13971, %r13975, %p259;
	selp.b32	%r22045, %r13975, %r13979, %p259;
	selp.b32	%r22046, %r13979, %r13983, %p259;
	selp.b32	%r22059, %r14031, %r14035, %p259;
	selp.b32	%r22063, %r14015, %r14019, %p259;
	selp.b32	%r22064, %r14019, %r14023, %p259;
	selp.b32	%r22065, %r14023, %r14027, %p259;
	selp.b32	%r22066, %r14027, %r14031, %p259;
	mov.u32 	%r22048, %r22047;
	mov.u32 	%r22049, %r22047;
	mov.u32 	%r22050, %r22047;
	mov.u32 	%r22051, %r22047;
	mov.u32 	%r38, %r22047;
	mov.u32 	%r39, %r22047;
	mov.u32 	%r43, %r22047;
	mov.u32 	%r22055, %r22047;
	mov.u32 	%r22056, %r22047;
	mov.u32 	%r22057, %r22047;
	mov.u32 	%r22058, %r22047;

BB5_367:
	mov.u32 	%r22060, %r22047;
	mov.u32 	%r22061, %r22047;
	mov.u32 	%r22062, %r22047;
	bra.uni 	BB5_376;

BB5_441:
	setp.eq.s32	%p305, %r2361, 11;
	@%p305 bra 	BB5_442;
	bra.uni 	BB5_449;

BB5_442:
	and.b32  	%r16665, %r2359, 3;
	shl.b32 	%r16666, %r16665, 2;
	mov.u32 	%r16667, 1985229328;
	shr.u32 	%r16668, %r16667, %r16666;
	and.b32  	%r16649, %r16668, 65535;
	mov.u32 	%r22047, 0;
	// inline asm
	prmt.b32 %r16582, %r16213, %r22047, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16586, %r16212, %r16213, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16590, %r16211, %r16212, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16594, %r16210, %r16211, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16598, %r16209, %r16210, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16602, %r16208, %r16209, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16606, %r16207, %r16208, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16610, %r16206, %r16207, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16614, %r16205, %r16206, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16618, %r16204, %r16205, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16622, %r16203, %r16204, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16626, %r16202, %r16203, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16630, %r16201, %r16202, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16634, %r16200, %r16201, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16638, %r16199, %r16200, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16642, %r16198, %r16199, %r16649;
	// inline asm
	// inline asm
	prmt.b32 %r16646, %r22047, %r16198, %r16649;
	// inline asm
	setp.eq.s32	%p323, %r2358, 0;
	selp.b32	%r22035, %r16610, %r16614, %p323;
	selp.b32	%r22036, %r16614, %r16618, %p323;
	selp.b32	%r22037, %r16618, %r16622, %p323;
	selp.b32	%r22038, %r16622, %r16626, %p323;
	selp.b32	%r22039, %r16594, %r16598, %p323;
	selp.b32	%r22040, %r16598, %r16602, %p323;
	selp.b32	%r22041, %r16602, %r16606, %p323;
	selp.b32	%r22042, %r16606, %r16610, %p323;
	selp.b32	%r22043, 0, %r16582, %p323;
	selp.b32	%r22044, %r16582, %r16586, %p323;
	selp.b32	%r22045, %r16586, %r16590, %p323;
	selp.b32	%r22046, %r16590, %r16594, %p323;
	selp.b32	%r16209, %r16642, %r16646, %p323;
	selp.b32	%r16213, %r16626, %r16630, %p323;
	selp.b32	%r16212, %r16630, %r16634, %p323;
	selp.b32	%r16211, %r16634, %r16638, %p323;
	selp.b32	%r16210, %r16638, %r16642, %p323;
	mov.u32 	%r22048, %r22047;
	mov.u32 	%r22049, %r22047;
	mov.u32 	%r22050, %r22047;
	mov.u32 	%r22122, %r22047;
	mov.u32 	%r16200, %r22047;
	mov.u32 	%r16199, %r22047;
	mov.u32 	%r16198, %r22047;
	mov.u32 	%r16205, %r22047;
	mov.u32 	%r16204, %r22047;
	mov.u32 	%r16203, %r22047;
	mov.u32 	%r16202, %r22047;

BB5_453:
	mov.u32 	%r16208, %r22047;
	mov.u32 	%r16207, %r22047;
	mov.u32 	%r16206, %r22047;
	bra.uni 	BB5_462;

BB5_391:
	setp.eq.s32	%p286, %r1841, 7;
	@%p286 bra 	BB5_392;
	bra.uni 	BB5_400;

BB5_392:
	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22080, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22081, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22082, %r22067, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22075, %r37, %r22067, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22076, %r38, %r37, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22077, %r39, %r38, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22078, %r43, %r39, %r2150;
	// inline asm
	// inline asm
	prmt.b32 %r22071, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;

BB5_416:
	mov.u32 	%r22072, %r22067;

BB5_417:
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	bra.uni 	BB5_422;

BB5_477:
	setp.eq.s32	%p350, %r2361, 7;
	@%p350 bra 	BB5_507;
	bra.uni 	BB5_478;

BB5_507:
	// inline asm
	prmt.b32 %r16213, %r16205, %r16206, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16212, %r16204, %r16205, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16211, %r16203, %r16204, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16210, %r16202, %r16203, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16209, %r16201, %r16202, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16208, %r16200, %r16201, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16207, %r16199, %r16200, %r2670;
	// inline asm
	// inline asm
	prmt.b32 %r16206, %r16198, %r16199, %r2670;
	// inline asm
	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16205, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;

BB5_505:
	mov.u32 	%r16204, %r16201;

BB5_506:
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	bra.uni 	BB5_515;

BB5_347:
	setp.eq.s32	%p247, %r1841, 7;
	@%p247 bra 	BB5_348;
	bra.uni 	BB5_363;

BB5_348:
	and.b32  	%r14402, %r1840, 3;
	shl.b32 	%r14403, %r14402, 2;
	mov.u32 	%r14404, 1985229328;
	shr.u32 	%r14405, %r14404, %r14403;
	and.b32  	%r14386, %r14405, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r14319, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14323, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14327, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14331, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14335, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14339, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14343, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14347, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14351, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14355, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14359, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14363, %r22043, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14367, %r37, %r22043, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14371, %r38, %r37, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14375, %r39, %r38, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14379, %r43, %r39, %r14386;
	// inline asm
	// inline asm
	prmt.b32 %r14383, %r22043, %r43, %r14386;
	// inline asm
	setp.eq.s32	%p263, %r1839, 0;
	selp.b32	%r22035, %r14331, %r14335, %p263;
	selp.b32	%r22036, %r14335, %r14339, %p263;
	selp.b32	%r22037, %r14339, %r14343, %p263;
	selp.b32	%r22038, %r14343, %r14347, %p263;
	selp.b32	%r22039, 0, %r14319, %p263;
	selp.b32	%r22040, %r14319, %r14323, %p263;
	selp.b32	%r22041, %r14323, %r14327, %p263;
	selp.b32	%r22042, %r14327, %r14331, %p263;
	selp.b32	%r22055, %r14379, %r14383, %p263;
	selp.b32	%r22059, %r14363, %r14367, %p263;
	selp.b32	%r22060, %r14367, %r14371, %p263;
	selp.b32	%r22061, %r14371, %r14375, %p263;
	selp.b32	%r22062, %r14375, %r14379, %p263;
	selp.b32	%r22063, %r14347, %r14351, %p263;
	selp.b32	%r22064, %r14351, %r14355, %p263;
	selp.b32	%r22065, %r14355, %r14359, %p263;
	selp.b32	%r22066, %r14359, %r14363, %p263;
	mov.u32 	%r22044, %r22043;
	mov.u32 	%r22045, %r22043;
	mov.u32 	%r22046, %r22043;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22051, %r22043;
	mov.u32 	%r38, %r22043;
	mov.u32 	%r39, %r22043;
	mov.u32 	%r43, %r22043;

BB5_370:
	mov.u32 	%r22056, %r22043;
	mov.u32 	%r22057, %r22043;
	mov.u32 	%r22058, %r22043;
	bra.uni 	BB5_376;

BB5_433:
	setp.eq.s32	%p311, %r2361, 7;
	@%p311 bra 	BB5_434;
	bra.uni 	BB5_449;

BB5_434:
	and.b32  	%r17013, %r2359, 3;
	shl.b32 	%r17014, %r17013, 2;
	mov.u32 	%r17015, 1985229328;
	shr.u32 	%r17016, %r17015, %r17014;
	and.b32  	%r16997, %r17016, 65535;
	mov.u32 	%r22043, 0;
	// inline asm
	prmt.b32 %r16930, %r16213, %r22043, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16934, %r16212, %r16213, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16938, %r16211, %r16212, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16942, %r16210, %r16211, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16946, %r16209, %r16210, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16950, %r16208, %r16209, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16954, %r16207, %r16208, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16958, %r16206, %r16207, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16962, %r16205, %r16206, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16966, %r16204, %r16205, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16970, %r16203, %r16204, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16974, %r16202, %r16203, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16978, %r16201, %r16202, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16982, %r16200, %r16201, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16986, %r16199, %r16200, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16990, %r16198, %r16199, %r16997;
	// inline asm
	// inline asm
	prmt.b32 %r16994, %r22043, %r16198, %r16997;
	// inline asm
	setp.eq.s32	%p327, %r2358, 0;
	selp.b32	%r22035, %r16942, %r16946, %p327;
	selp.b32	%r22036, %r16946, %r16950, %p327;
	selp.b32	%r22037, %r16950, %r16954, %p327;
	selp.b32	%r22038, %r16954, %r16958, %p327;
	selp.b32	%r22039, 0, %r16930, %p327;
	selp.b32	%r22040, %r16930, %r16934, %p327;
	selp.b32	%r22041, %r16934, %r16938, %p327;
	selp.b32	%r22042, %r16938, %r16942, %p327;
	selp.b32	%r16205, %r16990, %r16994, %p327;
	selp.b32	%r16209, %r16974, %r16978, %p327;
	selp.b32	%r16208, %r16978, %r16982, %p327;
	selp.b32	%r16207, %r16982, %r16986, %p327;
	selp.b32	%r16206, %r16986, %r16990, %p327;
	selp.b32	%r16213, %r16958, %r16962, %p327;
	selp.b32	%r16212, %r16962, %r16966, %p327;
	selp.b32	%r16211, %r16966, %r16970, %p327;
	selp.b32	%r16210, %r16970, %r16974, %p327;
	mov.u32 	%r22044, %r22043;
	mov.u32 	%r22045, %r22043;
	mov.u32 	%r22046, %r22043;
	mov.u32 	%r22047, %r22043;
	mov.u32 	%r22048, %r22043;
	mov.u32 	%r22049, %r22043;
	mov.u32 	%r22050, %r22043;
	mov.u32 	%r22122, %r22043;
	mov.u32 	%r16200, %r22043;
	mov.u32 	%r16199, %r22043;
	mov.u32 	%r16198, %r22043;

BB5_456:
	mov.u32 	%r16204, %r22043;
	mov.u32 	%r16203, %r22043;
	mov.u32 	%r16202, %r22043;
	bra.uni 	BB5_462;

BB5_406:
	setp.ne.s32	%p275, %r1841, 15;
	@%p275 bra 	BB5_400;

	mov.u32 	%r22067, 0;
	// inline asm
	prmt.b32 %r22079, %r22067, %r43, %r2150;
	// inline asm
	mov.u32 	%r22068, %r22067;
	mov.u32 	%r22069, %r22067;
	mov.u32 	%r22070, %r22067;
	mov.u32 	%r22071, %r22067;
	mov.u32 	%r22072, %r22067;
	mov.u32 	%r22073, %r22067;
	mov.u32 	%r22074, %r22067;
	mov.u32 	%r22075, %r22067;
	mov.u32 	%r22076, %r22067;
	mov.u32 	%r22077, %r22067;
	mov.u32 	%r22078, %r22067;
	mov.u32 	%r22080, %r22067;

BB5_408:
	mov.u32 	%r22081, %r22067;
	mov.u32 	%r22082, %r22067;
	bra.uni 	BB5_422;

BB5_400:
	mov.u32 	%r22067, %r37;
	mov.u32 	%r22068, %r38;
	mov.u32 	%r22069, %r39;
	mov.u32 	%r22070, %r43;
	mov.u32 	%r22072, %r22071;
	mov.u32 	%r22073, %r22071;
	mov.u32 	%r22074, %r22071;
	mov.u32 	%r22075, %r22071;
	mov.u32 	%r22076, %r22071;
	mov.u32 	%r22077, %r22071;
	mov.u32 	%r22078, %r22071;
	mov.u32 	%r22079, %r22071;
	mov.u32 	%r22080, %r22071;
	mov.u32 	%r22081, %r22071;
	mov.u32 	%r22082, %r22071;

BB5_422:
	or.b32  	%r22038, %r22070, %r21861;
	or.b32  	%r22037, %r22069, %r21860;
	or.b32  	%r22036, %r22068, %r21859;
	or.b32  	%r22035, %r22067, %r21810;
	or.b32  	%r22042, %r22074, %r21865;
	or.b32  	%r22041, %r22073, %r21864;
	or.b32  	%r22040, %r22072, %r21863;
	or.b32  	%r22039, %r22071, %r21862;
	or.b32  	%r22046, %r22078, %r21869;
	or.b32  	%r22045, %r22077, %r21868;
	or.b32  	%r22044, %r22076, %r21867;
	or.b32  	%r22043, %r22075, %r21866;
	or.b32  	%r22050, %r22082, %r21873;
	or.b32  	%r22049, %r22081, %r21872;
	or.b32  	%r22048, %r22080, %r21871;
	or.b32  	%r22047, %r22079, %r21870;
	bra.uni 	BB5_516;

BB5_492:
	setp.ne.s32	%p339, %r2361, 15;
	@%p339 bra 	BB5_493;

	mov.u32 	%r16201, 0;
	// inline asm
	prmt.b32 %r16213, %r16201, %r16198, %r2670;
	// inline asm
	mov.u32 	%r16200, %r16201;
	mov.u32 	%r16199, %r16201;
	mov.u32 	%r22141, %r16201;
	mov.u32 	%r16205, %r16201;
	mov.u32 	%r16204, %r16201;
	mov.u32 	%r16203, %r16201;
	mov.u32 	%r16202, %r16201;
	mov.u32 	%r16209, %r16201;
	mov.u32 	%r16208, %r16201;
	mov.u32 	%r16207, %r16201;
	mov.u32 	%r16206, %r16201;
	mov.u32 	%r16212, %r16201;

BB5_495:
	mov.u32 	%r16211, %r16201;
	mov.u32 	%r16210, %r16201;
	bra.uni 	BB5_515;

BB5_362:
	setp.ne.s32	%p236, %r1841, 15;
	@%p236 bra 	BB5_363;

	and.b32  	%r13706, %r1840, 3;
	shl.b32 	%r13707, %r13706, 2;
	mov.u32 	%r13708, 1985229328;
	shr.u32 	%r13709, %r13708, %r13707;
	and.b32  	%r13690, %r13709, 65535;
	mov.u32 	%r22051, 0;
	// inline asm
	prmt.b32 %r13623, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13627, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13631, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13635, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13639, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13643, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13647, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13651, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13655, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13659, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13663, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13667, %r22051, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13671, %r37, %r22051, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13675, %r38, %r37, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13679, %r39, %r38, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13683, %r43, %r39, %r13690;
	// inline asm
	// inline asm
	prmt.b32 %r13687, %r22051, %r43, %r13690;
	// inline asm
	setp.eq.s32	%p255, %r1839, 0;
	selp.b32	%r22035, %r13667, %r13671, %p255;
	selp.b32	%r22036, %r13671, %r13675, %p255;
	selp.b32	%r22037, %r13675, %r13679, %p255;
	selp.b32	%r22038, %r13679, %r13683, %p255;
	selp.b32	%r22039, %r13651, %r13655, %p255;
	selp.b32	%r22040, %r13655, %r13659, %p255;
	selp.b32	%r22041, %r13659, %r13663, %p255;
	selp.b32	%r22042, %r13663, %r13667, %p255;
	selp.b32	%r22043, %r13635, %r13639, %p255;
	selp.b32	%r22044, %r13639, %r13643, %p255;
	selp.b32	%r22045, %r13643, %r13647, %p255;
	selp.b32	%r22046, %r13647, %r13651, %p255;
	selp.b32	%r22047, 0, %r13623, %p255;
	selp.b32	%r22048, %r13623, %r13627, %p255;
	selp.b32	%r22049, %r13627, %r13631, %p255;
	selp.b32	%r22050, %r13631, %r13635, %p255;
	selp.b32	%r22063, %r13683, %r13687, %p255;
	mov.u32 	%r38, %r22051;
	mov.u32 	%r39, %r22051;
	mov.u32 	%r43, %r22051;
	mov.u32 	%r22055, %r22051;
	mov.u32 	%r22056, %r22051;
	mov.u32 	%r22057, %r22051;
	mov.u32 	%r22058, %r22051;
	mov.u32 	%r22059, %r22051;
	mov.u32 	%r22060, %r22051;
	mov.u32 	%r22061, %r22051;
	mov.u32 	%r22062, %r22051;
	mov.u32 	%r22064, %r22051;
	mov.u32 	%r22065, %r22051;
	mov.u32 	%r22066, %r22051;
	bra.uni 	BB5_376;

BB5_363:
	mov.u32 	%r22036, %r22035;
	mov.u32 	%r22037, %r22035;
	mov.u32 	%r22038, %r22035;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	mov.u32 	%r22051, %r37;
	mov.u32 	%r22055, %r22035;
	mov.u32 	%r22056, %r22035;
	mov.u32 	%r22057, %r22035;
	mov.u32 	%r22058, %r22035;
	mov.u32 	%r22059, %r22035;
	mov.u32 	%r22060, %r22035;
	mov.u32 	%r22061, %r22035;
	mov.u32 	%r22062, %r22035;
	mov.u32 	%r22063, %r22035;
	mov.u32 	%r22064, %r22035;
	mov.u32 	%r22065, %r22035;
	mov.u32 	%r22066, %r22035;

BB5_376:
	xor.b32  	%r15015, %r151, %r150;
	and.b32  	%r15016, %r15015, %r152;
	xor.b32  	%r15017, %r15016, %r150;
	add.s32 	%r15018, %r153, %r15017;
	or.b32  	%r15019, %r43, %r21861;
	add.s32 	%r15020, %r15018, %r15019;
	add.s32 	%r15021, %r15020, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15021, 7;
	shr.b32 	%rhs, %r15021, 25;
	add.u32 	%r15022, %lhs, %rhs;
	}
	add.s32 	%r15023, %r15022, %r152;
	xor.b32  	%r15024, %r152, %r151;
	and.b32  	%r15025, %r15023, %r15024;
	xor.b32  	%r15026, %r15025, %r151;
	or.b32  	%r15027, %r39, %r21860;
	add.s32 	%r15028, %r150, %r15027;
	add.s32 	%r15029, %r15028, %r15026;
	add.s32 	%r15030, %r15029, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15030, 12;
	shr.b32 	%rhs, %r15030, 20;
	add.u32 	%r15031, %lhs, %rhs;
	}
	add.s32 	%r15032, %r15031, %r15023;
	xor.b32  	%r15033, %r15023, %r152;
	and.b32  	%r15034, %r15032, %r15033;
	xor.b32  	%r15035, %r15034, %r152;
	or.b32  	%r15036, %r38, %r21859;
	add.s32 	%r15037, %r151, %r15036;
	add.s32 	%r15038, %r15037, %r15035;
	add.s32 	%r15039, %r15038, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15039, 17;
	shr.b32 	%rhs, %r15039, 15;
	add.u32 	%r15040, %lhs, %rhs;
	}
	add.s32 	%r15041, %r15040, %r15032;
	xor.b32  	%r15042, %r15032, %r15023;
	and.b32  	%r15043, %r15041, %r15042;
	xor.b32  	%r15044, %r15043, %r15023;
	or.b32  	%r15045, %r22051, %r21810;
	add.s32 	%r15046, %r152, %r15045;
	add.s32 	%r15047, %r15046, %r15044;
	add.s32 	%r15048, %r15047, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15048, 22;
	shr.b32 	%rhs, %r15048, 10;
	add.u32 	%r15049, %lhs, %rhs;
	}
	add.s32 	%r15050, %r15049, %r15041;
	xor.b32  	%r15051, %r15041, %r15032;
	and.b32  	%r15052, %r15050, %r15051;
	xor.b32  	%r15053, %r15052, %r15032;
	or.b32  	%r15054, %r22058, %r21865;
	add.s32 	%r15055, %r15054, %r15023;
	add.s32 	%r15056, %r15055, %r15053;
	add.s32 	%r15057, %r15056, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15057, 7;
	shr.b32 	%rhs, %r15057, 25;
	add.u32 	%r15058, %lhs, %rhs;
	}
	add.s32 	%r15059, %r15058, %r15050;
	xor.b32  	%r15060, %r15050, %r15041;
	and.b32  	%r15061, %r15059, %r15060;
	xor.b32  	%r15062, %r15061, %r15041;
	or.b32  	%r15063, %r22057, %r21864;
	add.s32 	%r15064, %r15063, %r15032;
	add.s32 	%r15065, %r15064, %r15062;
	add.s32 	%r15066, %r15065, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15066, 12;
	shr.b32 	%rhs, %r15066, 20;
	add.u32 	%r15067, %lhs, %rhs;
	}
	add.s32 	%r15068, %r15067, %r15059;
	xor.b32  	%r15069, %r15059, %r15050;
	and.b32  	%r15070, %r15068, %r15069;
	xor.b32  	%r15071, %r15070, %r15050;
	or.b32  	%r15072, %r22056, %r21863;
	add.s32 	%r15073, %r15072, %r15041;
	add.s32 	%r15074, %r15073, %r15071;
	add.s32 	%r15075, %r15074, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15075, 17;
	shr.b32 	%rhs, %r15075, 15;
	add.u32 	%r15076, %lhs, %rhs;
	}
	add.s32 	%r15077, %r15076, %r15068;
	xor.b32  	%r15078, %r15068, %r15059;
	and.b32  	%r15079, %r15077, %r15078;
	xor.b32  	%r15080, %r15079, %r15059;
	or.b32  	%r15081, %r22055, %r21862;
	add.s32 	%r15082, %r15081, %r15050;
	add.s32 	%r15083, %r15082, %r15080;
	add.s32 	%r15084, %r15083, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15084, 22;
	shr.b32 	%rhs, %r15084, 10;
	add.u32 	%r15085, %lhs, %rhs;
	}
	add.s32 	%r15086, %r15085, %r15077;
	xor.b32  	%r15087, %r15077, %r15068;
	and.b32  	%r15088, %r15086, %r15087;
	xor.b32  	%r15089, %r15088, %r15068;
	or.b32  	%r15090, %r22062, %r21869;
	add.s32 	%r15091, %r15090, %r15059;
	add.s32 	%r15092, %r15091, %r15089;
	add.s32 	%r15093, %r15092, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15093, 7;
	shr.b32 	%rhs, %r15093, 25;
	add.u32 	%r15094, %lhs, %rhs;
	}
	add.s32 	%r15095, %r15094, %r15086;
	xor.b32  	%r15096, %r15086, %r15077;
	and.b32  	%r15097, %r15095, %r15096;
	xor.b32  	%r15098, %r15097, %r15077;
	or.b32  	%r15099, %r22061, %r21868;
	add.s32 	%r15100, %r15099, %r15068;
	add.s32 	%r15101, %r15100, %r15098;
	add.s32 	%r15102, %r15101, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15102, 12;
	shr.b32 	%rhs, %r15102, 20;
	add.u32 	%r15103, %lhs, %rhs;
	}
	add.s32 	%r15104, %r15103, %r15095;
	xor.b32  	%r15105, %r15095, %r15086;
	and.b32  	%r15106, %r15104, %r15105;
	xor.b32  	%r15107, %r15106, %r15086;
	or.b32  	%r15108, %r22060, %r21867;
	add.s32 	%r15109, %r15108, %r15077;
	add.s32 	%r15110, %r15109, %r15107;
	add.s32 	%r15111, %r15110, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15111, 17;
	shr.b32 	%rhs, %r15111, 15;
	add.u32 	%r15112, %lhs, %rhs;
	}
	add.s32 	%r15113, %r15112, %r15104;
	xor.b32  	%r15114, %r15104, %r15095;
	and.b32  	%r15115, %r15113, %r15114;
	xor.b32  	%r15116, %r15115, %r15095;
	or.b32  	%r15117, %r22059, %r21866;
	add.s32 	%r15118, %r15117, %r15086;
	add.s32 	%r15119, %r15118, %r15116;
	add.s32 	%r15120, %r15119, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15120, 22;
	shr.b32 	%rhs, %r15120, 10;
	add.u32 	%r15121, %lhs, %rhs;
	}
	add.s32 	%r15122, %r15121, %r15113;
	xor.b32  	%r15123, %r15113, %r15104;
	and.b32  	%r15124, %r15122, %r15123;
	xor.b32  	%r15125, %r15124, %r15104;
	or.b32  	%r15126, %r22066, %r21873;
	add.s32 	%r15127, %r15126, %r15095;
	add.s32 	%r15128, %r15127, %r15125;
	add.s32 	%r15129, %r15128, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15129, 7;
	shr.b32 	%rhs, %r15129, 25;
	add.u32 	%r15130, %lhs, %rhs;
	}
	add.s32 	%r15131, %r15130, %r15122;
	xor.b32  	%r15132, %r15122, %r15113;
	and.b32  	%r15133, %r15131, %r15132;
	xor.b32  	%r15134, %r15133, %r15113;
	or.b32  	%r15135, %r22065, %r21872;
	add.s32 	%r15136, %r15135, %r15104;
	add.s32 	%r15137, %r15136, %r15134;
	add.s32 	%r15138, %r15137, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15138, 12;
	shr.b32 	%rhs, %r15138, 20;
	add.u32 	%r15139, %lhs, %rhs;
	}
	add.s32 	%r15140, %r15139, %r15131;
	xor.b32  	%r15141, %r15131, %r15122;
	and.b32  	%r15142, %r15140, %r15141;
	xor.b32  	%r15143, %r15142, %r15122;
	or.b32  	%r15144, %r22064, %r21871;
	add.s32 	%r15145, %r15144, %r15113;
	add.s32 	%r15146, %r15145, %r15143;
	add.s32 	%r15147, %r15146, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15147, 17;
	shr.b32 	%rhs, %r15147, 15;
	add.u32 	%r15148, %lhs, %rhs;
	}
	add.s32 	%r15149, %r15148, %r15140;
	xor.b32  	%r15150, %r15140, %r15131;
	and.b32  	%r15151, %r15149, %r15150;
	xor.b32  	%r15152, %r15151, %r15131;
	or.b32  	%r15153, %r22063, %r21870;
	add.s32 	%r15154, %r15153, %r15122;
	add.s32 	%r15155, %r15154, %r15152;
	add.s32 	%r15156, %r15155, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15156, 22;
	shr.b32 	%rhs, %r15156, 10;
	add.u32 	%r15157, %lhs, %rhs;
	}
	add.s32 	%r15158, %r15157, %r15149;
	xor.b32  	%r15159, %r15158, %r15149;
	and.b32  	%r15160, %r15159, %r15140;
	xor.b32  	%r15161, %r15160, %r15149;
	add.s32 	%r15162, %r15027, %r15131;
	add.s32 	%r15163, %r15162, %r15161;
	add.s32 	%r15164, %r15163, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15164, 5;
	shr.b32 	%rhs, %r15164, 27;
	add.u32 	%r15165, %lhs, %rhs;
	}
	add.s32 	%r15166, %r15165, %r15158;
	xor.b32  	%r15167, %r15166, %r15158;
	and.b32  	%r15168, %r15167, %r15149;
	xor.b32  	%r15169, %r15168, %r15158;
	add.s32 	%r15170, %r15072, %r15140;
	add.s32 	%r15171, %r15170, %r15169;
	add.s32 	%r15172, %r15171, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15172, 9;
	shr.b32 	%rhs, %r15172, 23;
	add.u32 	%r15173, %lhs, %rhs;
	}
	add.s32 	%r15174, %r15173, %r15166;
	xor.b32  	%r15175, %r15174, %r15166;
	and.b32  	%r15176, %r15175, %r15158;
	xor.b32  	%r15177, %r15176, %r15166;
	add.s32 	%r15178, %r15117, %r15149;
	add.s32 	%r15179, %r15178, %r15177;
	add.s32 	%r15180, %r15179, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15180, 14;
	shr.b32 	%rhs, %r15180, 18;
	add.u32 	%r15181, %lhs, %rhs;
	}
	add.s32 	%r15182, %r15181, %r15174;
	xor.b32  	%r15183, %r15182, %r15174;
	and.b32  	%r15184, %r15183, %r15166;
	xor.b32  	%r15185, %r15184, %r15174;
	add.s32 	%r15186, %r15019, %r15158;
	add.s32 	%r15187, %r15186, %r15185;
	add.s32 	%r15188, %r15187, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15188, 20;
	shr.b32 	%rhs, %r15188, 12;
	add.u32 	%r15189, %lhs, %rhs;
	}
	add.s32 	%r15190, %r15189, %r15182;
	xor.b32  	%r15191, %r15190, %r15182;
	and.b32  	%r15192, %r15191, %r15174;
	xor.b32  	%r15193, %r15192, %r15182;
	add.s32 	%r15194, %r15063, %r15166;
	add.s32 	%r15195, %r15194, %r15193;
	add.s32 	%r15196, %r15195, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15196, 5;
	shr.b32 	%rhs, %r15196, 27;
	add.u32 	%r15197, %lhs, %rhs;
	}
	add.s32 	%r15198, %r15197, %r15190;
	xor.b32  	%r15199, %r15198, %r15190;
	and.b32  	%r15200, %r15199, %r15182;
	xor.b32  	%r15201, %r15200, %r15190;
	add.s32 	%r15202, %r15108, %r15174;
	add.s32 	%r15203, %r15202, %r15201;
	add.s32 	%r15204, %r15203, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15204, 9;
	shr.b32 	%rhs, %r15204, 23;
	add.u32 	%r15205, %lhs, %rhs;
	}
	add.s32 	%r15206, %r15205, %r15198;
	xor.b32  	%r15207, %r15206, %r15198;
	and.b32  	%r15208, %r15207, %r15190;
	xor.b32  	%r15209, %r15208, %r15198;
	add.s32 	%r15210, %r15153, %r15182;
	add.s32 	%r15211, %r15210, %r15209;
	add.s32 	%r15212, %r15211, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15212, 14;
	shr.b32 	%rhs, %r15212, 18;
	add.u32 	%r15213, %lhs, %rhs;
	}
	add.s32 	%r15214, %r15213, %r15206;
	xor.b32  	%r15215, %r15214, %r15206;
	and.b32  	%r15216, %r15215, %r15198;
	xor.b32  	%r15217, %r15216, %r15206;
	add.s32 	%r15218, %r15054, %r15190;
	add.s32 	%r15219, %r15218, %r15217;
	add.s32 	%r15220, %r15219, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15220, 20;
	shr.b32 	%rhs, %r15220, 12;
	add.u32 	%r15221, %lhs, %rhs;
	}
	add.s32 	%r15222, %r15221, %r15214;
	xor.b32  	%r15223, %r15222, %r15214;
	and.b32  	%r15224, %r15223, %r15206;
	xor.b32  	%r15225, %r15224, %r15214;
	add.s32 	%r15226, %r15099, %r15198;
	add.s32 	%r15227, %r15226, %r15225;
	add.s32 	%r15228, %r15227, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15228, 5;
	shr.b32 	%rhs, %r15228, 27;
	add.u32 	%r15229, %lhs, %rhs;
	}
	add.s32 	%r15230, %r15229, %r15222;
	xor.b32  	%r15231, %r15230, %r15222;
	and.b32  	%r15232, %r15231, %r15214;
	xor.b32  	%r15233, %r15232, %r15222;
	add.s32 	%r15234, %r15144, %r15206;
	add.s32 	%r15235, %r15234, %r15233;
	add.s32 	%r15236, %r15235, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15236, 9;
	shr.b32 	%rhs, %r15236, 23;
	add.u32 	%r15237, %lhs, %rhs;
	}
	add.s32 	%r15238, %r15237, %r15230;
	xor.b32  	%r15239, %r15238, %r15230;
	and.b32  	%r15240, %r15239, %r15222;
	xor.b32  	%r15241, %r15240, %r15230;
	add.s32 	%r15242, %r15045, %r15214;
	add.s32 	%r15243, %r15242, %r15241;
	add.s32 	%r15244, %r15243, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15244, 14;
	shr.b32 	%rhs, %r15244, 18;
	add.u32 	%r15245, %lhs, %rhs;
	}
	add.s32 	%r15246, %r15245, %r15238;
	xor.b32  	%r15247, %r15246, %r15238;
	and.b32  	%r15248, %r15247, %r15230;
	xor.b32  	%r15249, %r15248, %r15238;
	add.s32 	%r15250, %r15090, %r15222;
	add.s32 	%r15251, %r15250, %r15249;
	add.s32 	%r15252, %r15251, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15252, 20;
	shr.b32 	%rhs, %r15252, 12;
	add.u32 	%r15253, %lhs, %rhs;
	}
	add.s32 	%r15254, %r15253, %r15246;
	xor.b32  	%r15255, %r15254, %r15246;
	and.b32  	%r15256, %r15255, %r15238;
	xor.b32  	%r15257, %r15256, %r15246;
	add.s32 	%r15258, %r15135, %r15230;
	add.s32 	%r15259, %r15258, %r15257;
	add.s32 	%r15260, %r15259, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15260, 5;
	shr.b32 	%rhs, %r15260, 27;
	add.u32 	%r15261, %lhs, %rhs;
	}
	add.s32 	%r15262, %r15261, %r15254;
	xor.b32  	%r15263, %r15262, %r15254;
	and.b32  	%r15264, %r15263, %r15246;
	xor.b32  	%r15265, %r15264, %r15254;
	add.s32 	%r15266, %r15036, %r15238;
	add.s32 	%r15267, %r15266, %r15265;
	add.s32 	%r15268, %r15267, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15268, 9;
	shr.b32 	%rhs, %r15268, 23;
	add.u32 	%r15269, %lhs, %rhs;
	}
	add.s32 	%r15270, %r15269, %r15262;
	xor.b32  	%r15271, %r15270, %r15262;
	and.b32  	%r15272, %r15271, %r15254;
	xor.b32  	%r15273, %r15272, %r15262;
	add.s32 	%r15274, %r15081, %r15246;
	add.s32 	%r15275, %r15274, %r15273;
	add.s32 	%r15276, %r15275, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15276, 14;
	shr.b32 	%rhs, %r15276, 18;
	add.u32 	%r15277, %lhs, %rhs;
	}
	add.s32 	%r15278, %r15277, %r15270;
	xor.b32  	%r15279, %r15278, %r15270;
	and.b32  	%r15280, %r15279, %r15262;
	xor.b32  	%r15281, %r15280, %r15270;
	add.s32 	%r15282, %r15126, %r15254;
	add.s32 	%r15283, %r15282, %r15281;
	add.s32 	%r15284, %r15283, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15284, 20;
	shr.b32 	%rhs, %r15284, 12;
	add.u32 	%r15285, %lhs, %rhs;
	}
	add.s32 	%r15286, %r15285, %r15278;
	xor.b32  	%r15287, %r15286, %r15278;
	xor.b32  	%r15288, %r15287, %r15270;
	add.s32 	%r15289, %r15063, %r15262;
	add.s32 	%r15290, %r15289, %r15288;
	add.s32 	%r15291, %r15290, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15291, 4;
	shr.b32 	%rhs, %r15291, 28;
	add.u32 	%r15292, %lhs, %rhs;
	}
	add.s32 	%r15293, %r15292, %r15286;
	xor.b32  	%r15294, %r15293, %r15287;
	add.s32 	%r15295, %r15090, %r15270;
	add.s32 	%r15296, %r15295, %r15294;
	add.s32 	%r15297, %r15296, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15297, 11;
	shr.b32 	%rhs, %r15297, 21;
	add.u32 	%r15298, %lhs, %rhs;
	}
	add.s32 	%r15299, %r15298, %r15293;
	xor.b32  	%r15300, %r15299, %r15293;
	xor.b32  	%r15301, %r15300, %r15286;
	add.s32 	%r15302, %r15117, %r15278;
	add.s32 	%r15303, %r15302, %r15301;
	add.s32 	%r15304, %r15303, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15304, 16;
	shr.b32 	%rhs, %r15304, 16;
	add.u32 	%r15305, %lhs, %rhs;
	}
	add.s32 	%r15306, %r15305, %r15299;
	xor.b32  	%r15307, %r15306, %r15300;
	add.s32 	%r15308, %r15144, %r15286;
	add.s32 	%r15309, %r15308, %r15307;
	add.s32 	%r15310, %r15309, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15310, 23;
	shr.b32 	%rhs, %r15310, 9;
	add.u32 	%r15311, %lhs, %rhs;
	}
	add.s32 	%r15312, %r15311, %r15306;
	xor.b32  	%r15313, %r15312, %r15306;
	xor.b32  	%r15314, %r15313, %r15299;
	add.s32 	%r15315, %r15027, %r15293;
	add.s32 	%r15316, %r15315, %r15314;
	add.s32 	%r15317, %r15316, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15317, 4;
	shr.b32 	%rhs, %r15317, 28;
	add.u32 	%r15318, %lhs, %rhs;
	}
	add.s32 	%r15319, %r15318, %r15312;
	xor.b32  	%r15320, %r15319, %r15313;
	add.s32 	%r15321, %r15054, %r15299;
	add.s32 	%r15322, %r15321, %r15320;
	add.s32 	%r15323, %r15322, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15323, 11;
	shr.b32 	%rhs, %r15323, 21;
	add.u32 	%r15324, %lhs, %rhs;
	}
	add.s32 	%r15325, %r15324, %r15319;
	xor.b32  	%r15326, %r15325, %r15319;
	xor.b32  	%r15327, %r15326, %r15312;
	add.s32 	%r15328, %r15081, %r15306;
	add.s32 	%r15329, %r15328, %r15327;
	add.s32 	%r15330, %r15329, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15330, 16;
	shr.b32 	%rhs, %r15330, 16;
	add.u32 	%r15331, %lhs, %rhs;
	}
	add.s32 	%r15332, %r15331, %r15325;
	xor.b32  	%r15333, %r15332, %r15326;
	add.s32 	%r15334, %r15108, %r15312;
	add.s32 	%r15335, %r15334, %r15333;
	add.s32 	%r15336, %r15335, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15336, 23;
	shr.b32 	%rhs, %r15336, 9;
	add.u32 	%r15337, %lhs, %rhs;
	}
	add.s32 	%r15338, %r15337, %r15332;
	xor.b32  	%r15339, %r15338, %r15332;
	xor.b32  	%r15340, %r15339, %r15325;
	add.s32 	%r15341, %r15135, %r15319;
	add.s32 	%r15342, %r15341, %r15340;
	add.s32 	%r15343, %r15342, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15343, 4;
	shr.b32 	%rhs, %r15343, 28;
	add.u32 	%r15344, %lhs, %rhs;
	}
	add.s32 	%r15345, %r15344, %r15338;
	xor.b32  	%r15346, %r15345, %r15339;
	add.s32 	%r15347, %r15019, %r15325;
	add.s32 	%r15348, %r15347, %r15346;
	add.s32 	%r15349, %r15348, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15349, 11;
	shr.b32 	%rhs, %r15349, 21;
	add.u32 	%r15350, %lhs, %rhs;
	}
	add.s32 	%r15351, %r15350, %r15345;
	xor.b32  	%r15352, %r15351, %r15345;
	xor.b32  	%r15353, %r15352, %r15338;
	add.s32 	%r15354, %r15045, %r15332;
	add.s32 	%r15355, %r15354, %r15353;
	add.s32 	%r15356, %r15355, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15356, 16;
	shr.b32 	%rhs, %r15356, 16;
	add.u32 	%r15357, %lhs, %rhs;
	}
	add.s32 	%r15358, %r15357, %r15351;
	xor.b32  	%r15359, %r15358, %r15352;
	add.s32 	%r15360, %r15072, %r15338;
	add.s32 	%r15361, %r15360, %r15359;
	add.s32 	%r15362, %r15361, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15362, 23;
	shr.b32 	%rhs, %r15362, 9;
	add.u32 	%r15363, %lhs, %rhs;
	}
	add.s32 	%r15364, %r15363, %r15358;
	xor.b32  	%r15365, %r15364, %r15358;
	xor.b32  	%r15366, %r15365, %r15351;
	add.s32 	%r15367, %r15099, %r15345;
	add.s32 	%r15368, %r15367, %r15366;
	add.s32 	%r15369, %r15368, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15369, 4;
	shr.b32 	%rhs, %r15369, 28;
	add.u32 	%r15370, %lhs, %rhs;
	}
	add.s32 	%r15371, %r15370, %r15364;
	xor.b32  	%r15372, %r15371, %r15365;
	add.s32 	%r15373, %r15126, %r15351;
	add.s32 	%r15374, %r15373, %r15372;
	add.s32 	%r15375, %r15374, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15375, 11;
	shr.b32 	%rhs, %r15375, 21;
	add.u32 	%r15376, %lhs, %rhs;
	}
	add.s32 	%r15377, %r15376, %r15371;
	xor.b32  	%r15378, %r15377, %r15371;
	xor.b32  	%r15379, %r15378, %r15364;
	add.s32 	%r15380, %r15153, %r15358;
	add.s32 	%r15381, %r15380, %r15379;
	add.s32 	%r15382, %r15381, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15382, 16;
	shr.b32 	%rhs, %r15382, 16;
	add.u32 	%r15383, %lhs, %rhs;
	}
	add.s32 	%r15384, %r15383, %r15377;
	xor.b32  	%r15385, %r15384, %r15378;
	add.s32 	%r15386, %r15036, %r15364;
	add.s32 	%r15387, %r15386, %r15385;
	add.s32 	%r15388, %r15387, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15388, 23;
	shr.b32 	%rhs, %r15388, 9;
	add.u32 	%r15389, %lhs, %rhs;
	}
	add.s32 	%r15390, %r15389, %r15384;
	not.b32 	%r15391, %r15377;
	or.b32  	%r15392, %r15390, %r15391;
	xor.b32  	%r15393, %r15392, %r15384;
	add.s32 	%r15394, %r15019, %r15371;
	add.s32 	%r15395, %r15394, %r15393;
	add.s32 	%r15396, %r15395, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15396, 6;
	shr.b32 	%rhs, %r15396, 26;
	add.u32 	%r15397, %lhs, %rhs;
	}
	add.s32 	%r15398, %r15397, %r15390;
	not.b32 	%r15399, %r15384;
	or.b32  	%r15400, %r15398, %r15399;
	xor.b32  	%r15401, %r15400, %r15390;
	add.s32 	%r15402, %r15081, %r15377;
	add.s32 	%r15403, %r15402, %r15401;
	add.s32 	%r15404, %r15403, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15404, 10;
	shr.b32 	%rhs, %r15404, 22;
	add.u32 	%r15405, %lhs, %rhs;
	}
	add.s32 	%r15406, %r15405, %r15398;
	not.b32 	%r15407, %r15390;
	or.b32  	%r15408, %r15406, %r15407;
	xor.b32  	%r15409, %r15408, %r15398;
	add.s32 	%r15410, %r15144, %r15384;
	add.s32 	%r15411, %r15410, %r15409;
	add.s32 	%r15412, %r15411, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15412, 15;
	shr.b32 	%rhs, %r15412, 17;
	add.u32 	%r15413, %lhs, %rhs;
	}
	add.s32 	%r15414, %r15413, %r15406;
	not.b32 	%r15415, %r15398;
	or.b32  	%r15416, %r15414, %r15415;
	xor.b32  	%r15417, %r15416, %r15406;
	add.s32 	%r15418, %r15063, %r15390;
	add.s32 	%r15419, %r15418, %r15417;
	add.s32 	%r15420, %r15419, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15420, 21;
	shr.b32 	%rhs, %r15420, 11;
	add.u32 	%r15421, %lhs, %rhs;
	}
	add.s32 	%r15422, %r15421, %r15414;
	not.b32 	%r15423, %r15406;
	or.b32  	%r15424, %r15422, %r15423;
	xor.b32  	%r15425, %r15424, %r15414;
	add.s32 	%r15426, %r15126, %r15398;
	add.s32 	%r15427, %r15426, %r15425;
	add.s32 	%r15428, %r15427, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15428, 6;
	shr.b32 	%rhs, %r15428, 26;
	add.u32 	%r15429, %lhs, %rhs;
	}
	add.s32 	%r15430, %r15429, %r15422;
	not.b32 	%r15431, %r15414;
	or.b32  	%r15432, %r15430, %r15431;
	xor.b32  	%r15433, %r15432, %r15422;
	add.s32 	%r15434, %r15045, %r15406;
	add.s32 	%r15435, %r15434, %r15433;
	add.s32 	%r15436, %r15435, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15436, 10;
	shr.b32 	%rhs, %r15436, 22;
	add.u32 	%r15437, %lhs, %rhs;
	}
	add.s32 	%r15438, %r15437, %r15430;
	not.b32 	%r15439, %r15422;
	or.b32  	%r15440, %r15438, %r15439;
	xor.b32  	%r15441, %r15440, %r15430;
	add.s32 	%r15442, %r15108, %r15414;
	add.s32 	%r15443, %r15442, %r15441;
	add.s32 	%r15444, %r15443, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15444, 15;
	shr.b32 	%rhs, %r15444, 17;
	add.u32 	%r15445, %lhs, %rhs;
	}
	add.s32 	%r15446, %r15445, %r15438;
	not.b32 	%r15447, %r15430;
	or.b32  	%r15448, %r15446, %r15447;
	xor.b32  	%r15449, %r15448, %r15438;
	add.s32 	%r15450, %r15027, %r15422;
	add.s32 	%r15451, %r15450, %r15449;
	add.s32 	%r15452, %r15451, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15452, 21;
	shr.b32 	%rhs, %r15452, 11;
	add.u32 	%r15453, %lhs, %rhs;
	}
	add.s32 	%r15454, %r15453, %r15446;
	not.b32 	%r15455, %r15438;
	or.b32  	%r15456, %r15454, %r15455;
	xor.b32  	%r15457, %r15456, %r15446;
	add.s32 	%r15458, %r15090, %r15430;
	add.s32 	%r15459, %r15458, %r15457;
	add.s32 	%r15460, %r15459, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15460, 6;
	shr.b32 	%rhs, %r15460, 26;
	add.u32 	%r15461, %lhs, %rhs;
	}
	add.s32 	%r15462, %r15461, %r15454;
	not.b32 	%r15463, %r15446;
	or.b32  	%r15464, %r15462, %r15463;
	xor.b32  	%r15465, %r15464, %r15454;
	add.s32 	%r15466, %r15153, %r15438;
	add.s32 	%r15467, %r15466, %r15465;
	add.s32 	%r15468, %r15467, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15468, 10;
	shr.b32 	%rhs, %r15468, 22;
	add.u32 	%r15469, %lhs, %rhs;
	}
	add.s32 	%r15470, %r15469, %r15462;
	not.b32 	%r15471, %r15454;
	or.b32  	%r15472, %r15470, %r15471;
	xor.b32  	%r15473, %r15472, %r15462;
	add.s32 	%r15474, %r15072, %r15446;
	add.s32 	%r15475, %r15474, %r15473;
	add.s32 	%r15476, %r15475, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15476, 15;
	shr.b32 	%rhs, %r15476, 17;
	add.u32 	%r15477, %lhs, %rhs;
	}
	add.s32 	%r15478, %r15477, %r15470;
	not.b32 	%r15479, %r15462;
	or.b32  	%r15480, %r15478, %r15479;
	xor.b32  	%r15481, %r15480, %r15470;
	add.s32 	%r15482, %r15135, %r15454;
	add.s32 	%r15483, %r15482, %r15481;
	add.s32 	%r15484, %r15483, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15484, 21;
	shr.b32 	%rhs, %r15484, 11;
	add.u32 	%r15485, %lhs, %rhs;
	}
	add.s32 	%r15486, %r15485, %r15478;
	not.b32 	%r15487, %r15470;
	or.b32  	%r15488, %r15486, %r15487;
	xor.b32  	%r15489, %r15488, %r15478;
	add.s32 	%r15490, %r15054, %r15462;
	add.s32 	%r15491, %r15490, %r15489;
	add.s32 	%r15492, %r15491, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15492, 6;
	shr.b32 	%rhs, %r15492, 26;
	add.u32 	%r15493, %lhs, %rhs;
	}
	add.s32 	%r15494, %r15493, %r15486;
	not.b32 	%r15495, %r15478;
	or.b32  	%r15496, %r15494, %r15495;
	xor.b32  	%r15497, %r15496, %r15486;
	add.s32 	%r15498, %r15117, %r15470;
	add.s32 	%r15499, %r15498, %r15497;
	add.s32 	%r15500, %r15499, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15500, 10;
	shr.b32 	%rhs, %r15500, 22;
	add.u32 	%r15501, %lhs, %rhs;
	}
	add.s32 	%r15502, %r15501, %r15494;
	not.b32 	%r15503, %r15486;
	or.b32  	%r15504, %r15502, %r15503;
	xor.b32  	%r15505, %r15504, %r15494;
	add.s32 	%r15506, %r15036, %r15478;
	add.s32 	%r15507, %r15506, %r15505;
	add.s32 	%r15508, %r15507, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15508, 15;
	shr.b32 	%rhs, %r15508, 17;
	add.u32 	%r15509, %lhs, %rhs;
	}
	add.s32 	%r15510, %r15509, %r15502;
	not.b32 	%r15511, %r15494;
	or.b32  	%r15512, %r15510, %r15511;
	xor.b32  	%r15513, %r15512, %r15502;
	add.s32 	%r15514, %r15099, %r15486;
	add.s32 	%r15515, %r15514, %r15513;
	add.s32 	%r15516, %r15515, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15516, 21;
	shr.b32 	%rhs, %r15516, 11;
	add.u32 	%r15517, %lhs, %rhs;
	}
	add.s32 	%r153, %r15494, %r153;
	add.s32 	%r15518, %r15510, %r152;
	add.s32 	%r152, %r15518, %r15517;
	add.s32 	%r151, %r15510, %r151;
	add.s32 	%r150, %r15502, %r150;
	bra.uni 	BB5_516;

BB5_448:
	setp.ne.s32	%p300, %r2361, 15;
	@%p300 bra 	BB5_449;

	and.b32  	%r16317, %r2359, 3;
	shl.b32 	%r16318, %r16317, 2;
	mov.u32 	%r16319, 1985229328;
	shr.u32 	%r16320, %r16319, %r16318;
	and.b32  	%r16301, %r16320, 65535;
	mov.u32 	%r22122, 0;
	// inline asm
	prmt.b32 %r16234, %r16213, %r22122, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16238, %r16212, %r16213, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16242, %r16211, %r16212, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16246, %r16210, %r16211, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16250, %r16209, %r16210, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16254, %r16208, %r16209, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16258, %r16207, %r16208, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16262, %r16206, %r16207, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16266, %r16205, %r16206, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16270, %r16204, %r16205, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16274, %r16203, %r16204, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16278, %r16202, %r16203, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16282, %r16201, %r16202, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16286, %r16200, %r16201, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16290, %r16199, %r16200, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16294, %r16198, %r16199, %r16301;
	// inline asm
	// inline asm
	prmt.b32 %r16298, %r22122, %r16198, %r16301;
	// inline asm
	setp.eq.s32	%p319, %r2358, 0;
	selp.b32	%r22035, %r16278, %r16282, %p319;
	selp.b32	%r22036, %r16282, %r16286, %p319;
	selp.b32	%r22037, %r16286, %r16290, %p319;
	selp.b32	%r22038, %r16290, %r16294, %p319;
	selp.b32	%r22039, %r16262, %r16266, %p319;
	selp.b32	%r22040, %r16266, %r16270, %p319;
	selp.b32	%r22041, %r16270, %r16274, %p319;
	selp.b32	%r22042, %r16274, %r16278, %p319;
	selp.b32	%r22043, %r16246, %r16250, %p319;
	selp.b32	%r22044, %r16250, %r16254, %p319;
	selp.b32	%r22045, %r16254, %r16258, %p319;
	selp.b32	%r22046, %r16258, %r16262, %p319;
	selp.b32	%r22047, 0, %r16234, %p319;
	selp.b32	%r22048, %r16234, %r16238, %p319;
	selp.b32	%r22049, %r16238, %r16242, %p319;
	selp.b32	%r22050, %r16242, %r16246, %p319;
	selp.b32	%r16213, %r16294, %r16298, %p319;
	mov.u32 	%r16200, %r22122;
	mov.u32 	%r16199, %r22122;
	mov.u32 	%r16198, %r22122;
	mov.u32 	%r16205, %r22122;
	mov.u32 	%r16204, %r22122;
	mov.u32 	%r16203, %r22122;
	mov.u32 	%r16202, %r22122;
	mov.u32 	%r16209, %r22122;
	mov.u32 	%r16208, %r22122;
	mov.u32 	%r16207, %r22122;
	mov.u32 	%r16206, %r22122;
	mov.u32 	%r16212, %r22122;
	mov.u32 	%r16211, %r22122;
	mov.u32 	%r16210, %r22122;
	bra.uni 	BB5_462;

BB5_449:
	mov.u32 	%r22036, %r22035;
	mov.u32 	%r22037, %r22035;
	mov.u32 	%r22038, %r22035;
	mov.u32 	%r22039, %r22035;
	mov.u32 	%r22040, %r22035;
	mov.u32 	%r22041, %r22035;
	mov.u32 	%r22042, %r22035;
	mov.u32 	%r22043, %r22035;
	mov.u32 	%r22044, %r22035;
	mov.u32 	%r22045, %r22035;
	mov.u32 	%r22046, %r22035;
	mov.u32 	%r22047, %r22035;
	mov.u32 	%r22048, %r22035;
	mov.u32 	%r22049, %r22035;
	mov.u32 	%r22050, %r22035;
	mov.u32 	%r22122, %r16201;

BB5_462:
	xor.b32  	%r17626, %r151, %r150;
	and.b32  	%r17627, %r17626, %r152;
	xor.b32  	%r17628, %r17627, %r150;
	add.s32 	%r17629, %r153, %r17628;
	or.b32  	%r17630, %r16198, %r2335;
	add.s32 	%r17631, %r17629, %r17630;
	add.s32 	%r17632, %r17631, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17632, 7;
	shr.b32 	%rhs, %r17632, 25;
	add.u32 	%r17633, %lhs, %rhs;
	}
	add.s32 	%r17634, %r17633, %r152;
	xor.b32  	%r17635, %r152, %r151;
	and.b32  	%r17636, %r17634, %r17635;
	xor.b32  	%r17637, %r17636, %r151;
	or.b32  	%r17638, %r16199, %r2334;
	add.s32 	%r17639, %r150, %r17638;
	add.s32 	%r17640, %r17639, %r17637;
	add.s32 	%r17641, %r17640, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17641, 12;
	shr.b32 	%rhs, %r17641, 20;
	add.u32 	%r17642, %lhs, %rhs;
	}
	add.s32 	%r17643, %r17642, %r17634;
	xor.b32  	%r17644, %r17634, %r152;
	and.b32  	%r17645, %r17643, %r17644;
	xor.b32  	%r17646, %r17645, %r152;
	or.b32  	%r17647, %r16200, %r2333;
	add.s32 	%r17648, %r151, %r17647;
	add.s32 	%r17649, %r17648, %r17646;
	add.s32 	%r17650, %r17649, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17650, 17;
	shr.b32 	%rhs, %r17650, 15;
	add.u32 	%r17651, %lhs, %rhs;
	}
	add.s32 	%r17652, %r17651, %r17643;
	xor.b32  	%r17653, %r17643, %r17634;
	and.b32  	%r17654, %r17652, %r17653;
	xor.b32  	%r17655, %r17654, %r17634;
	or.b32  	%r17656, %r22122, %r2332;
	add.s32 	%r17657, %r152, %r17656;
	add.s32 	%r17658, %r17657, %r17655;
	add.s32 	%r17659, %r17658, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17659, 22;
	shr.b32 	%rhs, %r17659, 10;
	add.u32 	%r17660, %lhs, %rhs;
	}
	add.s32 	%r17661, %r17660, %r17652;
	xor.b32  	%r17662, %r17652, %r17643;
	and.b32  	%r17663, %r17661, %r17662;
	xor.b32  	%r17664, %r17663, %r17643;
	or.b32  	%r17665, %r16202, %r2331;
	add.s32 	%r17666, %r17665, %r17634;
	add.s32 	%r17667, %r17666, %r17664;
	add.s32 	%r17668, %r17667, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17668, 7;
	shr.b32 	%rhs, %r17668, 25;
	add.u32 	%r17669, %lhs, %rhs;
	}
	add.s32 	%r17670, %r17669, %r17661;
	xor.b32  	%r17671, %r17661, %r17652;
	and.b32  	%r17672, %r17670, %r17671;
	xor.b32  	%r17673, %r17672, %r17652;
	or.b32  	%r17674, %r16203, %r2330;
	add.s32 	%r17675, %r17674, %r17643;
	add.s32 	%r17676, %r17675, %r17673;
	add.s32 	%r17677, %r17676, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17677, 12;
	shr.b32 	%rhs, %r17677, 20;
	add.u32 	%r17678, %lhs, %rhs;
	}
	add.s32 	%r17679, %r17678, %r17670;
	xor.b32  	%r17680, %r17670, %r17661;
	and.b32  	%r17681, %r17679, %r17680;
	xor.b32  	%r17682, %r17681, %r17661;
	or.b32  	%r17683, %r16204, %r2329;
	add.s32 	%r17684, %r17683, %r17652;
	add.s32 	%r17685, %r17684, %r17682;
	add.s32 	%r17686, %r17685, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17686, 17;
	shr.b32 	%rhs, %r17686, 15;
	add.u32 	%r17687, %lhs, %rhs;
	}
	add.s32 	%r17688, %r17687, %r17679;
	xor.b32  	%r17689, %r17679, %r17670;
	and.b32  	%r17690, %r17688, %r17689;
	xor.b32  	%r17691, %r17690, %r17670;
	or.b32  	%r17692, %r16205, %r2328;
	add.s32 	%r17693, %r17692, %r17661;
	add.s32 	%r17694, %r17693, %r17691;
	add.s32 	%r17695, %r17694, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17695, 22;
	shr.b32 	%rhs, %r17695, 10;
	add.u32 	%r17696, %lhs, %rhs;
	}
	add.s32 	%r17697, %r17696, %r17688;
	xor.b32  	%r17698, %r17688, %r17679;
	and.b32  	%r17699, %r17697, %r17698;
	xor.b32  	%r17700, %r17699, %r17679;
	or.b32  	%r17701, %r16206, %r2327;
	add.s32 	%r17702, %r17701, %r17670;
	add.s32 	%r17703, %r17702, %r17700;
	add.s32 	%r17704, %r17703, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17704, 7;
	shr.b32 	%rhs, %r17704, 25;
	add.u32 	%r17705, %lhs, %rhs;
	}
	add.s32 	%r17706, %r17705, %r17697;
	xor.b32  	%r17707, %r17697, %r17688;
	and.b32  	%r17708, %r17706, %r17707;
	xor.b32  	%r17709, %r17708, %r17688;
	or.b32  	%r17710, %r16207, %r2326;
	add.s32 	%r17711, %r17710, %r17679;
	add.s32 	%r17712, %r17711, %r17709;
	add.s32 	%r17713, %r17712, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17713, 12;
	shr.b32 	%rhs, %r17713, 20;
	add.u32 	%r17714, %lhs, %rhs;
	}
	add.s32 	%r17715, %r17714, %r17706;
	xor.b32  	%r17716, %r17706, %r17697;
	and.b32  	%r17717, %r17715, %r17716;
	xor.b32  	%r17718, %r17717, %r17697;
	or.b32  	%r17719, %r16208, %r2325;
	add.s32 	%r17720, %r17719, %r17688;
	add.s32 	%r17721, %r17720, %r17718;
	add.s32 	%r17722, %r17721, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17722, 17;
	shr.b32 	%rhs, %r17722, 15;
	add.u32 	%r17723, %lhs, %rhs;
	}
	add.s32 	%r17724, %r17723, %r17715;
	xor.b32  	%r17725, %r17715, %r17706;
	and.b32  	%r17726, %r17724, %r17725;
	xor.b32  	%r17727, %r17726, %r17706;
	or.b32  	%r17728, %r16209, %r2324;
	add.s32 	%r17729, %r17728, %r17697;
	add.s32 	%r17730, %r17729, %r17727;
	add.s32 	%r17731, %r17730, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17731, 22;
	shr.b32 	%rhs, %r17731, 10;
	add.u32 	%r17732, %lhs, %rhs;
	}
	add.s32 	%r17733, %r17732, %r17724;
	xor.b32  	%r17734, %r17724, %r17715;
	and.b32  	%r17735, %r17733, %r17734;
	xor.b32  	%r17736, %r17735, %r17715;
	or.b32  	%r17737, %r16210, %r2323;
	add.s32 	%r17738, %r17737, %r17706;
	add.s32 	%r17739, %r17738, %r17736;
	add.s32 	%r17740, %r17739, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17740, 7;
	shr.b32 	%rhs, %r17740, 25;
	add.u32 	%r17741, %lhs, %rhs;
	}
	add.s32 	%r17742, %r17741, %r17733;
	xor.b32  	%r17743, %r17733, %r17724;
	and.b32  	%r17744, %r17742, %r17743;
	xor.b32  	%r17745, %r17744, %r17724;
	or.b32  	%r17746, %r16211, %r2322;
	add.s32 	%r17747, %r17746, %r17715;
	add.s32 	%r17748, %r17747, %r17745;
	add.s32 	%r17749, %r17748, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17749, 12;
	shr.b32 	%rhs, %r17749, 20;
	add.u32 	%r17750, %lhs, %rhs;
	}
	add.s32 	%r17751, %r17750, %r17742;
	xor.b32  	%r17752, %r17742, %r17733;
	and.b32  	%r17753, %r17751, %r17752;
	xor.b32  	%r17754, %r17753, %r17733;
	or.b32  	%r17755, %r16212, %r2321;
	add.s32 	%r17756, %r17755, %r17724;
	add.s32 	%r17757, %r17756, %r17754;
	add.s32 	%r17758, %r17757, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17758, 17;
	shr.b32 	%rhs, %r17758, 15;
	add.u32 	%r17759, %lhs, %rhs;
	}
	add.s32 	%r17760, %r17759, %r17751;
	xor.b32  	%r17761, %r17751, %r17742;
	and.b32  	%r17762, %r17760, %r17761;
	xor.b32  	%r17763, %r17762, %r17742;
	or.b32  	%r17764, %r16213, %r2320;
	add.s32 	%r17765, %r17764, %r17733;
	add.s32 	%r17766, %r17765, %r17763;
	add.s32 	%r17767, %r17766, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17767, 22;
	shr.b32 	%rhs, %r17767, 10;
	add.u32 	%r17768, %lhs, %rhs;
	}
	add.s32 	%r17769, %r17768, %r17760;
	xor.b32  	%r17770, %r17769, %r17760;
	and.b32  	%r17771, %r17770, %r17751;
	xor.b32  	%r17772, %r17771, %r17760;
	add.s32 	%r17773, %r17638, %r17742;
	add.s32 	%r17774, %r17773, %r17772;
	add.s32 	%r17775, %r17774, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17775, 5;
	shr.b32 	%rhs, %r17775, 27;
	add.u32 	%r17776, %lhs, %rhs;
	}
	add.s32 	%r17777, %r17776, %r17769;
	xor.b32  	%r17778, %r17777, %r17769;
	and.b32  	%r17779, %r17778, %r17760;
	xor.b32  	%r17780, %r17779, %r17769;
	add.s32 	%r17781, %r17683, %r17751;
	add.s32 	%r17782, %r17781, %r17780;
	add.s32 	%r17783, %r17782, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17783, 9;
	shr.b32 	%rhs, %r17783, 23;
	add.u32 	%r17784, %lhs, %rhs;
	}
	add.s32 	%r17785, %r17784, %r17777;
	xor.b32  	%r17786, %r17785, %r17777;
	and.b32  	%r17787, %r17786, %r17769;
	xor.b32  	%r17788, %r17787, %r17777;
	add.s32 	%r17789, %r17728, %r17760;
	add.s32 	%r17790, %r17789, %r17788;
	add.s32 	%r17791, %r17790, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17791, 14;
	shr.b32 	%rhs, %r17791, 18;
	add.u32 	%r17792, %lhs, %rhs;
	}
	add.s32 	%r17793, %r17792, %r17785;
	xor.b32  	%r17794, %r17793, %r17785;
	and.b32  	%r17795, %r17794, %r17777;
	xor.b32  	%r17796, %r17795, %r17785;
	add.s32 	%r17797, %r17630, %r17769;
	add.s32 	%r17798, %r17797, %r17796;
	add.s32 	%r17799, %r17798, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17799, 20;
	shr.b32 	%rhs, %r17799, 12;
	add.u32 	%r17800, %lhs, %rhs;
	}
	add.s32 	%r17801, %r17800, %r17793;
	xor.b32  	%r17802, %r17801, %r17793;
	and.b32  	%r17803, %r17802, %r17785;
	xor.b32  	%r17804, %r17803, %r17793;
	add.s32 	%r17805, %r17674, %r17777;
	add.s32 	%r17806, %r17805, %r17804;
	add.s32 	%r17807, %r17806, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17807, 5;
	shr.b32 	%rhs, %r17807, 27;
	add.u32 	%r17808, %lhs, %rhs;
	}
	add.s32 	%r17809, %r17808, %r17801;
	xor.b32  	%r17810, %r17809, %r17801;
	and.b32  	%r17811, %r17810, %r17793;
	xor.b32  	%r17812, %r17811, %r17801;
	add.s32 	%r17813, %r17719, %r17785;
	add.s32 	%r17814, %r17813, %r17812;
	add.s32 	%r17815, %r17814, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17815, 9;
	shr.b32 	%rhs, %r17815, 23;
	add.u32 	%r17816, %lhs, %rhs;
	}
	add.s32 	%r17817, %r17816, %r17809;
	xor.b32  	%r17818, %r17817, %r17809;
	and.b32  	%r17819, %r17818, %r17801;
	xor.b32  	%r17820, %r17819, %r17809;
	add.s32 	%r17821, %r17764, %r17793;
	add.s32 	%r17822, %r17821, %r17820;
	add.s32 	%r17823, %r17822, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17823, 14;
	shr.b32 	%rhs, %r17823, 18;
	add.u32 	%r17824, %lhs, %rhs;
	}
	add.s32 	%r17825, %r17824, %r17817;
	xor.b32  	%r17826, %r17825, %r17817;
	and.b32  	%r17827, %r17826, %r17809;
	xor.b32  	%r17828, %r17827, %r17817;
	add.s32 	%r17829, %r17665, %r17801;
	add.s32 	%r17830, %r17829, %r17828;
	add.s32 	%r17831, %r17830, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17831, 20;
	shr.b32 	%rhs, %r17831, 12;
	add.u32 	%r17832, %lhs, %rhs;
	}
	add.s32 	%r17833, %r17832, %r17825;
	xor.b32  	%r17834, %r17833, %r17825;
	and.b32  	%r17835, %r17834, %r17817;
	xor.b32  	%r17836, %r17835, %r17825;
	add.s32 	%r17837, %r17710, %r17809;
	add.s32 	%r17838, %r17837, %r17836;
	add.s32 	%r17839, %r17838, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17839, 5;
	shr.b32 	%rhs, %r17839, 27;
	add.u32 	%r17840, %lhs, %rhs;
	}
	add.s32 	%r17841, %r17840, %r17833;
	xor.b32  	%r17842, %r17841, %r17833;
	and.b32  	%r17843, %r17842, %r17825;
	xor.b32  	%r17844, %r17843, %r17833;
	add.s32 	%r17845, %r17755, %r17817;
	add.s32 	%r17846, %r17845, %r17844;
	add.s32 	%r17847, %r17846, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17847, 9;
	shr.b32 	%rhs, %r17847, 23;
	add.u32 	%r17848, %lhs, %rhs;
	}
	add.s32 	%r17849, %r17848, %r17841;
	xor.b32  	%r17850, %r17849, %r17841;
	and.b32  	%r17851, %r17850, %r17833;
	xor.b32  	%r17852, %r17851, %r17841;
	add.s32 	%r17853, %r17656, %r17825;
	add.s32 	%r17854, %r17853, %r17852;
	add.s32 	%r17855, %r17854, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17855, 14;
	shr.b32 	%rhs, %r17855, 18;
	add.u32 	%r17856, %lhs, %rhs;
	}
	add.s32 	%r17857, %r17856, %r17849;
	xor.b32  	%r17858, %r17857, %r17849;
	and.b32  	%r17859, %r17858, %r17841;
	xor.b32  	%r17860, %r17859, %r17849;
	add.s32 	%r17861, %r17701, %r17833;
	add.s32 	%r17862, %r17861, %r17860;
	add.s32 	%r17863, %r17862, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17863, 20;
	shr.b32 	%rhs, %r17863, 12;
	add.u32 	%r17864, %lhs, %rhs;
	}
	add.s32 	%r17865, %r17864, %r17857;
	xor.b32  	%r17866, %r17865, %r17857;
	and.b32  	%r17867, %r17866, %r17849;
	xor.b32  	%r17868, %r17867, %r17857;
	add.s32 	%r17869, %r17746, %r17841;
	add.s32 	%r17870, %r17869, %r17868;
	add.s32 	%r17871, %r17870, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17871, 5;
	shr.b32 	%rhs, %r17871, 27;
	add.u32 	%r17872, %lhs, %rhs;
	}
	add.s32 	%r17873, %r17872, %r17865;
	xor.b32  	%r17874, %r17873, %r17865;
	and.b32  	%r17875, %r17874, %r17857;
	xor.b32  	%r17876, %r17875, %r17865;
	add.s32 	%r17877, %r17647, %r17849;
	add.s32 	%r17878, %r17877, %r17876;
	add.s32 	%r17879, %r17878, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17879, 9;
	shr.b32 	%rhs, %r17879, 23;
	add.u32 	%r17880, %lhs, %rhs;
	}
	add.s32 	%r17881, %r17880, %r17873;
	xor.b32  	%r17882, %r17881, %r17873;
	and.b32  	%r17883, %r17882, %r17865;
	xor.b32  	%r17884, %r17883, %r17873;
	add.s32 	%r17885, %r17692, %r17857;
	add.s32 	%r17886, %r17885, %r17884;
	add.s32 	%r17887, %r17886, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17887, 14;
	shr.b32 	%rhs, %r17887, 18;
	add.u32 	%r17888, %lhs, %rhs;
	}
	add.s32 	%r17889, %r17888, %r17881;
	xor.b32  	%r17890, %r17889, %r17881;
	and.b32  	%r17891, %r17890, %r17873;
	xor.b32  	%r17892, %r17891, %r17881;
	add.s32 	%r17893, %r17737, %r17865;
	add.s32 	%r17894, %r17893, %r17892;
	add.s32 	%r17895, %r17894, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17895, 20;
	shr.b32 	%rhs, %r17895, 12;
	add.u32 	%r17896, %lhs, %rhs;
	}
	add.s32 	%r17897, %r17896, %r17889;
	xor.b32  	%r17898, %r17897, %r17889;
	xor.b32  	%r17899, %r17898, %r17881;
	add.s32 	%r17900, %r17674, %r17873;
	add.s32 	%r17901, %r17900, %r17899;
	add.s32 	%r17902, %r17901, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17902, 4;
	shr.b32 	%rhs, %r17902, 28;
	add.u32 	%r17903, %lhs, %rhs;
	}
	add.s32 	%r17904, %r17903, %r17897;
	xor.b32  	%r17905, %r17904, %r17898;
	add.s32 	%r17906, %r17701, %r17881;
	add.s32 	%r17907, %r17906, %r17905;
	add.s32 	%r17908, %r17907, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17908, 11;
	shr.b32 	%rhs, %r17908, 21;
	add.u32 	%r17909, %lhs, %rhs;
	}
	add.s32 	%r17910, %r17909, %r17904;
	xor.b32  	%r17911, %r17910, %r17904;
	xor.b32  	%r17912, %r17911, %r17897;
	add.s32 	%r17913, %r17728, %r17889;
	add.s32 	%r17914, %r17913, %r17912;
	add.s32 	%r17915, %r17914, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17915, 16;
	shr.b32 	%rhs, %r17915, 16;
	add.u32 	%r17916, %lhs, %rhs;
	}
	add.s32 	%r17917, %r17916, %r17910;
	xor.b32  	%r17918, %r17917, %r17911;
	add.s32 	%r17919, %r17755, %r17897;
	add.s32 	%r17920, %r17919, %r17918;
	add.s32 	%r17921, %r17920, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17921, 23;
	shr.b32 	%rhs, %r17921, 9;
	add.u32 	%r17922, %lhs, %rhs;
	}
	add.s32 	%r17923, %r17922, %r17917;
	xor.b32  	%r17924, %r17923, %r17917;
	xor.b32  	%r17925, %r17924, %r17910;
	add.s32 	%r17926, %r17638, %r17904;
	add.s32 	%r17927, %r17926, %r17925;
	add.s32 	%r17928, %r17927, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17928, 4;
	shr.b32 	%rhs, %r17928, 28;
	add.u32 	%r17929, %lhs, %rhs;
	}
	add.s32 	%r17930, %r17929, %r17923;
	xor.b32  	%r17931, %r17930, %r17924;
	add.s32 	%r17932, %r17665, %r17910;
	add.s32 	%r17933, %r17932, %r17931;
	add.s32 	%r17934, %r17933, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17934, 11;
	shr.b32 	%rhs, %r17934, 21;
	add.u32 	%r17935, %lhs, %rhs;
	}
	add.s32 	%r17936, %r17935, %r17930;
	xor.b32  	%r17937, %r17936, %r17930;
	xor.b32  	%r17938, %r17937, %r17923;
	add.s32 	%r17939, %r17692, %r17917;
	add.s32 	%r17940, %r17939, %r17938;
	add.s32 	%r17941, %r17940, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17941, 16;
	shr.b32 	%rhs, %r17941, 16;
	add.u32 	%r17942, %lhs, %rhs;
	}
	add.s32 	%r17943, %r17942, %r17936;
	xor.b32  	%r17944, %r17943, %r17937;
	add.s32 	%r17945, %r17719, %r17923;
	add.s32 	%r17946, %r17945, %r17944;
	add.s32 	%r17947, %r17946, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17947, 23;
	shr.b32 	%rhs, %r17947, 9;
	add.u32 	%r17948, %lhs, %rhs;
	}
	add.s32 	%r17949, %r17948, %r17943;
	xor.b32  	%r17950, %r17949, %r17943;
	xor.b32  	%r17951, %r17950, %r17936;
	add.s32 	%r17952, %r17746, %r17930;
	add.s32 	%r17953, %r17952, %r17951;
	add.s32 	%r17954, %r17953, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17954, 4;
	shr.b32 	%rhs, %r17954, 28;
	add.u32 	%r17955, %lhs, %rhs;
	}
	add.s32 	%r17956, %r17955, %r17949;
	xor.b32  	%r17957, %r17956, %r17950;
	add.s32 	%r17958, %r17630, %r17936;
	add.s32 	%r17959, %r17958, %r17957;
	add.s32 	%r17960, %r17959, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17960, 11;
	shr.b32 	%rhs, %r17960, 21;
	add.u32 	%r17961, %lhs, %rhs;
	}
	add.s32 	%r17962, %r17961, %r17956;
	xor.b32  	%r17963, %r17962, %r17956;
	xor.b32  	%r17964, %r17963, %r17949;
	add.s32 	%r17965, %r17656, %r17943;
	add.s32 	%r17966, %r17965, %r17964;
	add.s32 	%r17967, %r17966, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17967, 16;
	shr.b32 	%rhs, %r17967, 16;
	add.u32 	%r17968, %lhs, %rhs;
	}
	add.s32 	%r17969, %r17968, %r17962;
	xor.b32  	%r17970, %r17969, %r17963;
	add.s32 	%r17971, %r17683, %r17949;
	add.s32 	%r17972, %r17971, %r17970;
	add.s32 	%r17973, %r17972, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17973, 23;
	shr.b32 	%rhs, %r17973, 9;
	add.u32 	%r17974, %lhs, %rhs;
	}
	add.s32 	%r17975, %r17974, %r17969;
	xor.b32  	%r17976, %r17975, %r17969;
	xor.b32  	%r17977, %r17976, %r17962;
	add.s32 	%r17978, %r17710, %r17956;
	add.s32 	%r17979, %r17978, %r17977;
	add.s32 	%r17980, %r17979, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17980, 4;
	shr.b32 	%rhs, %r17980, 28;
	add.u32 	%r17981, %lhs, %rhs;
	}
	add.s32 	%r17982, %r17981, %r17975;
	xor.b32  	%r17983, %r17982, %r17976;
	add.s32 	%r17984, %r17737, %r17962;
	add.s32 	%r17985, %r17984, %r17983;
	add.s32 	%r17986, %r17985, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17986, 11;
	shr.b32 	%rhs, %r17986, 21;
	add.u32 	%r17987, %lhs, %rhs;
	}
	add.s32 	%r17988, %r17987, %r17982;
	xor.b32  	%r17989, %r17988, %r17982;
	xor.b32  	%r17990, %r17989, %r17975;
	add.s32 	%r17991, %r17764, %r17969;
	add.s32 	%r17992, %r17991, %r17990;
	add.s32 	%r17993, %r17992, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17993, 16;
	shr.b32 	%rhs, %r17993, 16;
	add.u32 	%r17994, %lhs, %rhs;
	}
	add.s32 	%r17995, %r17994, %r17988;
	xor.b32  	%r17996, %r17995, %r17989;
	add.s32 	%r17997, %r17647, %r17975;
	add.s32 	%r17998, %r17997, %r17996;
	add.s32 	%r17999, %r17998, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17999, 23;
	shr.b32 	%rhs, %r17999, 9;
	add.u32 	%r18000, %lhs, %rhs;
	}
	add.s32 	%r18001, %r18000, %r17995;
	not.b32 	%r18002, %r17988;
	or.b32  	%r18003, %r18001, %r18002;
	xor.b32  	%r18004, %r18003, %r17995;
	add.s32 	%r18005, %r17630, %r17982;
	add.s32 	%r18006, %r18005, %r18004;
	add.s32 	%r18007, %r18006, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18007, 6;
	shr.b32 	%rhs, %r18007, 26;
	add.u32 	%r18008, %lhs, %rhs;
	}
	add.s32 	%r18009, %r18008, %r18001;
	not.b32 	%r18010, %r17995;
	or.b32  	%r18011, %r18009, %r18010;
	xor.b32  	%r18012, %r18011, %r18001;
	add.s32 	%r18013, %r17692, %r17988;
	add.s32 	%r18014, %r18013, %r18012;
	add.s32 	%r18015, %r18014, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18015, 10;
	shr.b32 	%rhs, %r18015, 22;
	add.u32 	%r18016, %lhs, %rhs;
	}
	add.s32 	%r18017, %r18016, %r18009;
	not.b32 	%r18018, %r18001;
	or.b32  	%r18019, %r18017, %r18018;
	xor.b32  	%r18020, %r18019, %r18009;
	add.s32 	%r18021, %r17755, %r17995;
	add.s32 	%r18022, %r18021, %r18020;
	add.s32 	%r18023, %r18022, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18023, 15;
	shr.b32 	%rhs, %r18023, 17;
	add.u32 	%r18024, %lhs, %rhs;
	}
	add.s32 	%r18025, %r18024, %r18017;
	not.b32 	%r18026, %r18009;
	or.b32  	%r18027, %r18025, %r18026;
	xor.b32  	%r18028, %r18027, %r18017;
	add.s32 	%r18029, %r17674, %r18001;
	add.s32 	%r18030, %r18029, %r18028;
	add.s32 	%r18031, %r18030, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18031, 21;
	shr.b32 	%rhs, %r18031, 11;
	add.u32 	%r18032, %lhs, %rhs;
	}
	add.s32 	%r18033, %r18032, %r18025;
	not.b32 	%r18034, %r18017;
	or.b32  	%r18035, %r18033, %r18034;
	xor.b32  	%r18036, %r18035, %r18025;
	add.s32 	%r18037, %r17737, %r18009;
	add.s32 	%r18038, %r18037, %r18036;
	add.s32 	%r18039, %r18038, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18039, 6;
	shr.b32 	%rhs, %r18039, 26;
	add.u32 	%r18040, %lhs, %rhs;
	}
	add.s32 	%r18041, %r18040, %r18033;
	not.b32 	%r18042, %r18025;
	or.b32  	%r18043, %r18041, %r18042;
	xor.b32  	%r18044, %r18043, %r18033;
	add.s32 	%r18045, %r17656, %r18017;
	add.s32 	%r18046, %r18045, %r18044;
	add.s32 	%r18047, %r18046, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18047, 10;
	shr.b32 	%rhs, %r18047, 22;
	add.u32 	%r18048, %lhs, %rhs;
	}
	add.s32 	%r18049, %r18048, %r18041;
	not.b32 	%r18050, %r18033;
	or.b32  	%r18051, %r18049, %r18050;
	xor.b32  	%r18052, %r18051, %r18041;
	add.s32 	%r18053, %r17719, %r18025;
	add.s32 	%r18054, %r18053, %r18052;
	add.s32 	%r18055, %r18054, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18055, 15;
	shr.b32 	%rhs, %r18055, 17;
	add.u32 	%r18056, %lhs, %rhs;
	}
	add.s32 	%r18057, %r18056, %r18049;
	not.b32 	%r18058, %r18041;
	or.b32  	%r18059, %r18057, %r18058;
	xor.b32  	%r18060, %r18059, %r18049;
	add.s32 	%r18061, %r17638, %r18033;
	add.s32 	%r18062, %r18061, %r18060;
	add.s32 	%r18063, %r18062, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18063, 21;
	shr.b32 	%rhs, %r18063, 11;
	add.u32 	%r18064, %lhs, %rhs;
	}
	add.s32 	%r18065, %r18064, %r18057;
	not.b32 	%r18066, %r18049;
	or.b32  	%r18067, %r18065, %r18066;
	xor.b32  	%r18068, %r18067, %r18057;
	add.s32 	%r18069, %r17701, %r18041;
	add.s32 	%r18070, %r18069, %r18068;
	add.s32 	%r18071, %r18070, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18071, 6;
	shr.b32 	%rhs, %r18071, 26;
	add.u32 	%r18072, %lhs, %rhs;
	}
	add.s32 	%r18073, %r18072, %r18065;
	not.b32 	%r18074, %r18057;
	or.b32  	%r18075, %r18073, %r18074;
	xor.b32  	%r18076, %r18075, %r18065;
	add.s32 	%r18077, %r17764, %r18049;
	add.s32 	%r18078, %r18077, %r18076;
	add.s32 	%r18079, %r18078, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18079, 10;
	shr.b32 	%rhs, %r18079, 22;
	add.u32 	%r18080, %lhs, %rhs;
	}
	add.s32 	%r18081, %r18080, %r18073;
	not.b32 	%r18082, %r18065;
	or.b32  	%r18083, %r18081, %r18082;
	xor.b32  	%r18084, %r18083, %r18073;
	add.s32 	%r18085, %r17683, %r18057;
	add.s32 	%r18086, %r18085, %r18084;
	add.s32 	%r18087, %r18086, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18087, 15;
	shr.b32 	%rhs, %r18087, 17;
	add.u32 	%r18088, %lhs, %rhs;
	}
	add.s32 	%r18089, %r18088, %r18081;
	not.b32 	%r18090, %r18073;
	or.b32  	%r18091, %r18089, %r18090;
	xor.b32  	%r18092, %r18091, %r18081;
	add.s32 	%r18093, %r17746, %r18065;
	add.s32 	%r18094, %r18093, %r18092;
	add.s32 	%r18095, %r18094, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18095, 21;
	shr.b32 	%rhs, %r18095, 11;
	add.u32 	%r18096, %lhs, %rhs;
	}
	add.s32 	%r18097, %r18096, %r18089;
	not.b32 	%r18098, %r18081;
	or.b32  	%r18099, %r18097, %r18098;
	xor.b32  	%r18100, %r18099, %r18089;
	add.s32 	%r18101, %r17665, %r18073;
	add.s32 	%r18102, %r18101, %r18100;
	add.s32 	%r18103, %r18102, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18103, 6;
	shr.b32 	%rhs, %r18103, 26;
	add.u32 	%r18104, %lhs, %rhs;
	}
	add.s32 	%r18105, %r18104, %r18097;
	not.b32 	%r18106, %r18089;
	or.b32  	%r18107, %r18105, %r18106;
	xor.b32  	%r18108, %r18107, %r18097;
	add.s32 	%r18109, %r17728, %r18081;
	add.s32 	%r18110, %r18109, %r18108;
	add.s32 	%r18111, %r18110, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18111, 10;
	shr.b32 	%rhs, %r18111, 22;
	add.u32 	%r18112, %lhs, %rhs;
	}
	add.s32 	%r18113, %r18112, %r18105;
	not.b32 	%r18114, %r18097;
	or.b32  	%r18115, %r18113, %r18114;
	xor.b32  	%r18116, %r18115, %r18105;
	add.s32 	%r18117, %r17647, %r18089;
	add.s32 	%r18118, %r18117, %r18116;
	add.s32 	%r18119, %r18118, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18119, 15;
	shr.b32 	%rhs, %r18119, 17;
	add.u32 	%r18120, %lhs, %rhs;
	}
	add.s32 	%r18121, %r18120, %r18113;
	not.b32 	%r18122, %r18105;
	or.b32  	%r18123, %r18121, %r18122;
	xor.b32  	%r18124, %r18123, %r18113;
	add.s32 	%r18125, %r17710, %r18097;
	add.s32 	%r18126, %r18125, %r18124;
	add.s32 	%r18127, %r18126, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18127, 21;
	shr.b32 	%rhs, %r18127, 11;
	add.u32 	%r18128, %lhs, %rhs;
	}
	add.s32 	%r153, %r18105, %r153;
	add.s32 	%r18129, %r18121, %r152;
	add.s32 	%r152, %r18129, %r18128;
	add.s32 	%r151, %r18121, %r151;
	add.s32 	%r150, %r18113, %r150;
	bra.uni 	BB5_516;

BB5_468:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_483:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_475:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_490:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_471:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_486:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_478:
	mov.u32 	%r22141, %r16198;
	bra.uni 	BB5_515;

BB5_493:
	mov.u32 	%r22141, %r16198;

BB5_515:
	or.b32  	%r22038, %r22141, %r2335;
	or.b32  	%r22037, %r16199, %r2334;
	or.b32  	%r22036, %r16200, %r2333;
	or.b32  	%r22035, %r16201, %r2332;
	or.b32  	%r22042, %r16202, %r2331;
	or.b32  	%r22041, %r16203, %r2330;
	or.b32  	%r22040, %r16204, %r2329;
	or.b32  	%r22039, %r16205, %r2328;
	or.b32  	%r22046, %r16206, %r2327;
	or.b32  	%r22045, %r16207, %r2326;
	or.b32  	%r22044, %r16208, %r2325;
	or.b32  	%r22043, %r16209, %r2324;
	or.b32  	%r22050, %r16210, %r2323;
	or.b32  	%r22049, %r16211, %r2322;
	or.b32  	%r22048, %r16212, %r2321;
	or.b32  	%r22047, %r16213, %r2320;

BB5_516:
	bfe.u32 	%r18797, %r22154, 2, 2;
	and.b32  	%r18798, %r22154, 3;
	shl.b32 	%r18799, %r18798, 3;
	mov.u32 	%r18800, 255;
	shl.b32 	%r18801, %r18800, %r18799;
	setp.eq.s32	%p358, %r18797, 0;
	selp.b32	%r18802, %r18801, 0, %p358;
	setp.eq.s32	%p359, %r18797, 1;
	selp.b32	%r18803, %r18801, 0, %p359;
	setp.eq.s32	%p360, %r18797, 2;
	selp.b32	%r18804, %r18801, 0, %p360;
	setp.eq.s32	%p361, %r18797, 3;
	selp.b32	%r18805, %r18801, 0, %p361;
	and.b32  	%r18806, %r22154, 63;
	bfe.u32 	%r18807, %r22154, 4, 2;
	setp.eq.s32	%p362, %r18807, 0;
	selp.b32	%r18808, -2139062144, 0, %p362;
	and.b32  	%r18809, %r18802, %r18808;
	or.b32  	%r22188, %r22038, %r18809;
	and.b32  	%r18810, %r18803, %r18808;
	or.b32  	%r22187, %r22037, %r18810;
	and.b32  	%r18811, %r18804, %r18808;
	or.b32  	%r22186, %r22036, %r18811;
	and.b32  	%r18812, %r18805, %r18808;
	or.b32  	%r22185, %r22035, %r18812;
	setp.eq.s32	%p363, %r18807, 1;
	selp.b32	%r18813, -2139062144, 0, %p363;
	and.b32  	%r18814, %r18802, %r18813;
	or.b32  	%r22184, %r22042, %r18814;
	and.b32  	%r18815, %r18803, %r18813;
	or.b32  	%r22183, %r22041, %r18815;
	and.b32  	%r18816, %r18804, %r18813;
	or.b32  	%r22182, %r22040, %r18816;
	and.b32  	%r18817, %r18805, %r18813;
	or.b32  	%r22181, %r22039, %r18817;
	setp.eq.s32	%p364, %r18807, 2;
	selp.b32	%r18818, -2139062144, 0, %p364;
	and.b32  	%r18819, %r18802, %r18818;
	or.b32  	%r22180, %r22046, %r18819;
	and.b32  	%r18820, %r18803, %r18818;
	or.b32  	%r22179, %r22045, %r18820;
	and.b32  	%r18821, %r18804, %r18818;
	or.b32  	%r22178, %r22044, %r18821;
	and.b32  	%r18822, %r18805, %r18818;
	or.b32  	%r22177, %r22043, %r18822;
	setp.eq.s32	%p365, %r18807, 3;
	selp.b32	%r18823, -2139062144, 0, %p365;
	and.b32  	%r18824, %r18802, %r18823;
	or.b32  	%r22176, %r18824, %r22050;
	and.b32  	%r18825, %r18803, %r18823;
	or.b32  	%r22175, %r18825, %r22049;
	and.b32  	%r18826, %r18804, %r18823;
	or.b32  	%r2874, %r18826, %r22048;
	and.b32  	%r18827, %r18805, %r18823;
	or.b32  	%r2875, %r18827, %r22047;
	setp.lt.u32	%p366, %r18806, 56;
	@%p366 bra 	BB5_518;

	xor.b32  	%r18842, %r151, %r150;
	and.b32  	%r18843, %r152, %r18842;
	xor.b32  	%r18844, %r18843, %r150;
	add.s32 	%r18845, %r22188, %r153;
	add.s32 	%r18846, %r18845, %r18844;
	add.s32 	%r18847, %r18846, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18847, 7;
	shr.b32 	%rhs, %r18847, 25;
	add.u32 	%r18848, %lhs, %rhs;
	}
	add.s32 	%r18849, %r18848, %r152;
	xor.b32  	%r18850, %r152, %r151;
	and.b32  	%r18851, %r18849, %r18850;
	xor.b32  	%r18852, %r18851, %r151;
	add.s32 	%r18853, %r22187, %r150;
	add.s32 	%r18854, %r18853, %r18852;
	add.s32 	%r18855, %r18854, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18855, 12;
	shr.b32 	%rhs, %r18855, 20;
	add.u32 	%r18856, %lhs, %rhs;
	}
	add.s32 	%r18857, %r18856, %r18849;
	xor.b32  	%r18858, %r18849, %r152;
	and.b32  	%r18859, %r18857, %r18858;
	xor.b32  	%r18860, %r18859, %r152;
	add.s32 	%r18861, %r22186, %r151;
	add.s32 	%r18862, %r18861, %r18860;
	add.s32 	%r18863, %r18862, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18863, 17;
	shr.b32 	%rhs, %r18863, 15;
	add.u32 	%r18864, %lhs, %rhs;
	}
	add.s32 	%r18865, %r18864, %r18857;
	xor.b32  	%r18866, %r18857, %r18849;
	and.b32  	%r18867, %r18865, %r18866;
	xor.b32  	%r18868, %r18867, %r18849;
	add.s32 	%r18869, %r22185, %r152;
	add.s32 	%r18870, %r18869, %r18868;
	add.s32 	%r18871, %r18870, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18871, 22;
	shr.b32 	%rhs, %r18871, 10;
	add.u32 	%r18872, %lhs, %rhs;
	}
	add.s32 	%r18873, %r18872, %r18865;
	xor.b32  	%r18874, %r18865, %r18857;
	and.b32  	%r18875, %r18873, %r18874;
	xor.b32  	%r18876, %r18875, %r18857;
	add.s32 	%r18877, %r22184, %r18849;
	add.s32 	%r18878, %r18877, %r18876;
	add.s32 	%r18879, %r18878, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18879, 7;
	shr.b32 	%rhs, %r18879, 25;
	add.u32 	%r18880, %lhs, %rhs;
	}
	add.s32 	%r18881, %r18880, %r18873;
	xor.b32  	%r18882, %r18873, %r18865;
	and.b32  	%r18883, %r18881, %r18882;
	xor.b32  	%r18884, %r18883, %r18865;
	add.s32 	%r18885, %r22183, %r18857;
	add.s32 	%r18886, %r18885, %r18884;
	add.s32 	%r18887, %r18886, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18887, 12;
	shr.b32 	%rhs, %r18887, 20;
	add.u32 	%r18888, %lhs, %rhs;
	}
	add.s32 	%r18889, %r18888, %r18881;
	xor.b32  	%r18890, %r18881, %r18873;
	and.b32  	%r18891, %r18889, %r18890;
	xor.b32  	%r18892, %r18891, %r18873;
	add.s32 	%r18893, %r22182, %r18865;
	add.s32 	%r18894, %r18893, %r18892;
	add.s32 	%r18895, %r18894, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18895, 17;
	shr.b32 	%rhs, %r18895, 15;
	add.u32 	%r18896, %lhs, %rhs;
	}
	add.s32 	%r18897, %r18896, %r18889;
	xor.b32  	%r18898, %r18889, %r18881;
	and.b32  	%r18899, %r18897, %r18898;
	xor.b32  	%r18900, %r18899, %r18881;
	add.s32 	%r18901, %r22181, %r18873;
	add.s32 	%r18902, %r18901, %r18900;
	add.s32 	%r18903, %r18902, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18903, 22;
	shr.b32 	%rhs, %r18903, 10;
	add.u32 	%r18904, %lhs, %rhs;
	}
	add.s32 	%r18905, %r18904, %r18897;
	xor.b32  	%r18906, %r18897, %r18889;
	and.b32  	%r18907, %r18905, %r18906;
	xor.b32  	%r18908, %r18907, %r18889;
	add.s32 	%r18909, %r22180, %r18881;
	add.s32 	%r18910, %r18909, %r18908;
	add.s32 	%r18911, %r18910, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18911, 7;
	shr.b32 	%rhs, %r18911, 25;
	add.u32 	%r18912, %lhs, %rhs;
	}
	add.s32 	%r18913, %r18912, %r18905;
	xor.b32  	%r18914, %r18905, %r18897;
	and.b32  	%r18915, %r18913, %r18914;
	xor.b32  	%r18916, %r18915, %r18897;
	add.s32 	%r18917, %r22179, %r18889;
	add.s32 	%r18918, %r18917, %r18916;
	add.s32 	%r18919, %r18918, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18919, 12;
	shr.b32 	%rhs, %r18919, 20;
	add.u32 	%r18920, %lhs, %rhs;
	}
	add.s32 	%r18921, %r18920, %r18913;
	xor.b32  	%r18922, %r18913, %r18905;
	and.b32  	%r18923, %r18921, %r18922;
	xor.b32  	%r18924, %r18923, %r18905;
	add.s32 	%r18925, %r22178, %r18897;
	add.s32 	%r18926, %r18925, %r18924;
	add.s32 	%r18927, %r18926, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18927, 17;
	shr.b32 	%rhs, %r18927, 15;
	add.u32 	%r18928, %lhs, %rhs;
	}
	add.s32 	%r18929, %r18928, %r18921;
	xor.b32  	%r18930, %r18921, %r18913;
	and.b32  	%r18931, %r18929, %r18930;
	xor.b32  	%r18932, %r18931, %r18913;
	add.s32 	%r18933, %r22177, %r18905;
	add.s32 	%r18934, %r18933, %r18932;
	add.s32 	%r18935, %r18934, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18935, 22;
	shr.b32 	%rhs, %r18935, 10;
	add.u32 	%r18936, %lhs, %rhs;
	}
	add.s32 	%r18937, %r18936, %r18929;
	xor.b32  	%r18938, %r18929, %r18921;
	and.b32  	%r18939, %r18937, %r18938;
	xor.b32  	%r18940, %r18939, %r18921;
	add.s32 	%r18941, %r22176, %r18913;
	add.s32 	%r18942, %r18941, %r18940;
	add.s32 	%r18943, %r18942, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18943, 7;
	shr.b32 	%rhs, %r18943, 25;
	add.u32 	%r18944, %lhs, %rhs;
	}
	add.s32 	%r18945, %r18944, %r18937;
	xor.b32  	%r18946, %r18937, %r18929;
	and.b32  	%r18947, %r18945, %r18946;
	xor.b32  	%r18948, %r18947, %r18929;
	add.s32 	%r18949, %r22175, %r18921;
	add.s32 	%r18950, %r18949, %r18948;
	add.s32 	%r18951, %r18950, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18951, 12;
	shr.b32 	%rhs, %r18951, 20;
	add.u32 	%r18952, %lhs, %rhs;
	}
	add.s32 	%r18953, %r18952, %r18945;
	xor.b32  	%r18954, %r18945, %r18937;
	and.b32  	%r18955, %r18953, %r18954;
	xor.b32  	%r18956, %r18955, %r18937;
	add.s32 	%r18957, %r2874, %r18929;
	add.s32 	%r18958, %r18957, %r18956;
	add.s32 	%r18959, %r18958, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18959, 17;
	shr.b32 	%rhs, %r18959, 15;
	add.u32 	%r18960, %lhs, %rhs;
	}
	add.s32 	%r18961, %r18960, %r18953;
	xor.b32  	%r18962, %r18953, %r18945;
	and.b32  	%r18963, %r18961, %r18962;
	xor.b32  	%r18964, %r18963, %r18945;
	add.s32 	%r18965, %r2875, %r18937;
	add.s32 	%r18966, %r18965, %r18964;
	add.s32 	%r18967, %r18966, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18967, 22;
	shr.b32 	%rhs, %r18967, 10;
	add.u32 	%r18968, %lhs, %rhs;
	}
	add.s32 	%r18969, %r18968, %r18961;
	xor.b32  	%r18970, %r18969, %r18961;
	and.b32  	%r18971, %r18970, %r18953;
	xor.b32  	%r18972, %r18971, %r18961;
	add.s32 	%r18973, %r22187, %r18945;
	add.s32 	%r18974, %r18973, %r18972;
	add.s32 	%r18975, %r18974, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18975, 5;
	shr.b32 	%rhs, %r18975, 27;
	add.u32 	%r18976, %lhs, %rhs;
	}
	add.s32 	%r18977, %r18976, %r18969;
	xor.b32  	%r18978, %r18977, %r18969;
	and.b32  	%r18979, %r18978, %r18961;
	xor.b32  	%r18980, %r18979, %r18969;
	add.s32 	%r18981, %r22182, %r18953;
	add.s32 	%r18982, %r18981, %r18980;
	add.s32 	%r18983, %r18982, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18983, 9;
	shr.b32 	%rhs, %r18983, 23;
	add.u32 	%r18984, %lhs, %rhs;
	}
	add.s32 	%r18985, %r18984, %r18977;
	xor.b32  	%r18986, %r18985, %r18977;
	and.b32  	%r18987, %r18986, %r18969;
	xor.b32  	%r18988, %r18987, %r18977;
	add.s32 	%r18989, %r22177, %r18961;
	add.s32 	%r18990, %r18989, %r18988;
	add.s32 	%r18991, %r18990, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18991, 14;
	shr.b32 	%rhs, %r18991, 18;
	add.u32 	%r18992, %lhs, %rhs;
	}
	add.s32 	%r18993, %r18992, %r18985;
	xor.b32  	%r18994, %r18993, %r18985;
	and.b32  	%r18995, %r18994, %r18977;
	xor.b32  	%r18996, %r18995, %r18985;
	add.s32 	%r18997, %r22188, %r18969;
	add.s32 	%r18998, %r18997, %r18996;
	add.s32 	%r18999, %r18998, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18999, 20;
	shr.b32 	%rhs, %r18999, 12;
	add.u32 	%r19000, %lhs, %rhs;
	}
	add.s32 	%r19001, %r19000, %r18993;
	xor.b32  	%r19002, %r19001, %r18993;
	and.b32  	%r19003, %r19002, %r18985;
	xor.b32  	%r19004, %r19003, %r18993;
	add.s32 	%r19005, %r22183, %r18977;
	add.s32 	%r19006, %r19005, %r19004;
	add.s32 	%r19007, %r19006, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19007, 5;
	shr.b32 	%rhs, %r19007, 27;
	add.u32 	%r19008, %lhs, %rhs;
	}
	add.s32 	%r19009, %r19008, %r19001;
	xor.b32  	%r19010, %r19009, %r19001;
	and.b32  	%r19011, %r19010, %r18993;
	xor.b32  	%r19012, %r19011, %r19001;
	add.s32 	%r19013, %r22178, %r18985;
	add.s32 	%r19014, %r19013, %r19012;
	add.s32 	%r19015, %r19014, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19015, 9;
	shr.b32 	%rhs, %r19015, 23;
	add.u32 	%r19016, %lhs, %rhs;
	}
	add.s32 	%r19017, %r19016, %r19009;
	xor.b32  	%r19018, %r19017, %r19009;
	and.b32  	%r19019, %r19018, %r19001;
	xor.b32  	%r19020, %r19019, %r19009;
	add.s32 	%r19021, %r2875, %r18993;
	add.s32 	%r19022, %r19021, %r19020;
	add.s32 	%r19023, %r19022, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19023, 14;
	shr.b32 	%rhs, %r19023, 18;
	add.u32 	%r19024, %lhs, %rhs;
	}
	add.s32 	%r19025, %r19024, %r19017;
	xor.b32  	%r19026, %r19025, %r19017;
	and.b32  	%r19027, %r19026, %r19009;
	xor.b32  	%r19028, %r19027, %r19017;
	add.s32 	%r19029, %r22184, %r19001;
	add.s32 	%r19030, %r19029, %r19028;
	add.s32 	%r19031, %r19030, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19031, 20;
	shr.b32 	%rhs, %r19031, 12;
	add.u32 	%r19032, %lhs, %rhs;
	}
	add.s32 	%r19033, %r19032, %r19025;
	xor.b32  	%r19034, %r19033, %r19025;
	and.b32  	%r19035, %r19034, %r19017;
	xor.b32  	%r19036, %r19035, %r19025;
	add.s32 	%r19037, %r22179, %r19009;
	add.s32 	%r19038, %r19037, %r19036;
	add.s32 	%r19039, %r19038, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19039, 5;
	shr.b32 	%rhs, %r19039, 27;
	add.u32 	%r19040, %lhs, %rhs;
	}
	add.s32 	%r19041, %r19040, %r19033;
	xor.b32  	%r19042, %r19041, %r19033;
	and.b32  	%r19043, %r19042, %r19025;
	xor.b32  	%r19044, %r19043, %r19033;
	add.s32 	%r19045, %r2874, %r19017;
	add.s32 	%r19046, %r19045, %r19044;
	add.s32 	%r19047, %r19046, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19047, 9;
	shr.b32 	%rhs, %r19047, 23;
	add.u32 	%r19048, %lhs, %rhs;
	}
	add.s32 	%r19049, %r19048, %r19041;
	xor.b32  	%r19050, %r19049, %r19041;
	and.b32  	%r19051, %r19050, %r19033;
	xor.b32  	%r19052, %r19051, %r19041;
	add.s32 	%r19053, %r22185, %r19025;
	add.s32 	%r19054, %r19053, %r19052;
	add.s32 	%r19055, %r19054, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19055, 14;
	shr.b32 	%rhs, %r19055, 18;
	add.u32 	%r19056, %lhs, %rhs;
	}
	add.s32 	%r19057, %r19056, %r19049;
	xor.b32  	%r19058, %r19057, %r19049;
	and.b32  	%r19059, %r19058, %r19041;
	xor.b32  	%r19060, %r19059, %r19049;
	add.s32 	%r19061, %r22180, %r19033;
	add.s32 	%r19062, %r19061, %r19060;
	add.s32 	%r19063, %r19062, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19063, 20;
	shr.b32 	%rhs, %r19063, 12;
	add.u32 	%r19064, %lhs, %rhs;
	}
	add.s32 	%r19065, %r19064, %r19057;
	xor.b32  	%r19066, %r19065, %r19057;
	and.b32  	%r19067, %r19066, %r19049;
	xor.b32  	%r19068, %r19067, %r19057;
	add.s32 	%r19069, %r22175, %r19041;
	add.s32 	%r19070, %r19069, %r19068;
	add.s32 	%r19071, %r19070, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19071, 5;
	shr.b32 	%rhs, %r19071, 27;
	add.u32 	%r19072, %lhs, %rhs;
	}
	add.s32 	%r19073, %r19072, %r19065;
	xor.b32  	%r19074, %r19073, %r19065;
	and.b32  	%r19075, %r19074, %r19057;
	xor.b32  	%r19076, %r19075, %r19065;
	add.s32 	%r19077, %r22186, %r19049;
	add.s32 	%r19078, %r19077, %r19076;
	add.s32 	%r19079, %r19078, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19079, 9;
	shr.b32 	%rhs, %r19079, 23;
	add.u32 	%r19080, %lhs, %rhs;
	}
	add.s32 	%r19081, %r19080, %r19073;
	xor.b32  	%r19082, %r19081, %r19073;
	and.b32  	%r19083, %r19082, %r19065;
	xor.b32  	%r19084, %r19083, %r19073;
	add.s32 	%r19085, %r22181, %r19057;
	add.s32 	%r19086, %r19085, %r19084;
	add.s32 	%r19087, %r19086, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19087, 14;
	shr.b32 	%rhs, %r19087, 18;
	add.u32 	%r19088, %lhs, %rhs;
	}
	add.s32 	%r19089, %r19088, %r19081;
	xor.b32  	%r19090, %r19089, %r19081;
	and.b32  	%r19091, %r19090, %r19073;
	xor.b32  	%r19092, %r19091, %r19081;
	add.s32 	%r19093, %r22176, %r19065;
	add.s32 	%r19094, %r19093, %r19092;
	add.s32 	%r19095, %r19094, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19095, 20;
	shr.b32 	%rhs, %r19095, 12;
	add.u32 	%r19096, %lhs, %rhs;
	}
	add.s32 	%r19097, %r19096, %r19089;
	xor.b32  	%r19098, %r19097, %r19089;
	xor.b32  	%r19099, %r19098, %r19081;
	add.s32 	%r19100, %r22183, %r19073;
	add.s32 	%r19101, %r19100, %r19099;
	add.s32 	%r19102, %r19101, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19102, 4;
	shr.b32 	%rhs, %r19102, 28;
	add.u32 	%r19103, %lhs, %rhs;
	}
	add.s32 	%r19104, %r19103, %r19097;
	xor.b32  	%r19105, %r19104, %r19098;
	add.s32 	%r19106, %r22180, %r19081;
	add.s32 	%r19107, %r19106, %r19105;
	add.s32 	%r19108, %r19107, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19108, 11;
	shr.b32 	%rhs, %r19108, 21;
	add.u32 	%r19109, %lhs, %rhs;
	}
	add.s32 	%r19110, %r19109, %r19104;
	xor.b32  	%r19111, %r19110, %r19104;
	xor.b32  	%r19112, %r19111, %r19097;
	add.s32 	%r19113, %r22177, %r19089;
	add.s32 	%r19114, %r19113, %r19112;
	add.s32 	%r19115, %r19114, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19115, 16;
	shr.b32 	%rhs, %r19115, 16;
	add.u32 	%r19116, %lhs, %rhs;
	}
	add.s32 	%r19117, %r19116, %r19110;
	xor.b32  	%r19118, %r19117, %r19111;
	add.s32 	%r19119, %r2874, %r19097;
	add.s32 	%r19120, %r19119, %r19118;
	add.s32 	%r19121, %r19120, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19121, 23;
	shr.b32 	%rhs, %r19121, 9;
	add.u32 	%r19122, %lhs, %rhs;
	}
	add.s32 	%r19123, %r19122, %r19117;
	xor.b32  	%r19124, %r19123, %r19117;
	xor.b32  	%r19125, %r19124, %r19110;
	add.s32 	%r19126, %r22187, %r19104;
	add.s32 	%r19127, %r19126, %r19125;
	add.s32 	%r19128, %r19127, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19128, 4;
	shr.b32 	%rhs, %r19128, 28;
	add.u32 	%r19129, %lhs, %rhs;
	}
	add.s32 	%r19130, %r19129, %r19123;
	xor.b32  	%r19131, %r19130, %r19124;
	add.s32 	%r19132, %r22184, %r19110;
	add.s32 	%r19133, %r19132, %r19131;
	add.s32 	%r19134, %r19133, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19134, 11;
	shr.b32 	%rhs, %r19134, 21;
	add.u32 	%r19135, %lhs, %rhs;
	}
	add.s32 	%r19136, %r19135, %r19130;
	xor.b32  	%r19137, %r19136, %r19130;
	xor.b32  	%r19138, %r19137, %r19123;
	add.s32 	%r19139, %r22181, %r19117;
	add.s32 	%r19140, %r19139, %r19138;
	add.s32 	%r19141, %r19140, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19141, 16;
	shr.b32 	%rhs, %r19141, 16;
	add.u32 	%r19142, %lhs, %rhs;
	}
	add.s32 	%r19143, %r19142, %r19136;
	xor.b32  	%r19144, %r19143, %r19137;
	add.s32 	%r19145, %r22178, %r19123;
	add.s32 	%r19146, %r19145, %r19144;
	add.s32 	%r19147, %r19146, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19147, 23;
	shr.b32 	%rhs, %r19147, 9;
	add.u32 	%r19148, %lhs, %rhs;
	}
	add.s32 	%r19149, %r19148, %r19143;
	xor.b32  	%r19150, %r19149, %r19143;
	xor.b32  	%r19151, %r19150, %r19136;
	add.s32 	%r19152, %r22175, %r19130;
	add.s32 	%r19153, %r19152, %r19151;
	add.s32 	%r19154, %r19153, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19154, 4;
	shr.b32 	%rhs, %r19154, 28;
	add.u32 	%r19155, %lhs, %rhs;
	}
	add.s32 	%r19156, %r19155, %r19149;
	xor.b32  	%r19157, %r19156, %r19150;
	add.s32 	%r19158, %r22188, %r19136;
	add.s32 	%r19159, %r19158, %r19157;
	add.s32 	%r19160, %r19159, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19160, 11;
	shr.b32 	%rhs, %r19160, 21;
	add.u32 	%r19161, %lhs, %rhs;
	}
	add.s32 	%r19162, %r19161, %r19156;
	xor.b32  	%r19163, %r19162, %r19156;
	xor.b32  	%r19164, %r19163, %r19149;
	add.s32 	%r19165, %r22185, %r19143;
	add.s32 	%r19166, %r19165, %r19164;
	add.s32 	%r19167, %r19166, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19167, 16;
	shr.b32 	%rhs, %r19167, 16;
	add.u32 	%r19168, %lhs, %rhs;
	}
	add.s32 	%r19169, %r19168, %r19162;
	xor.b32  	%r19170, %r19169, %r19163;
	add.s32 	%r19171, %r22182, %r19149;
	add.s32 	%r19172, %r19171, %r19170;
	add.s32 	%r19173, %r19172, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19173, 23;
	shr.b32 	%rhs, %r19173, 9;
	add.u32 	%r19174, %lhs, %rhs;
	}
	add.s32 	%r19175, %r19174, %r19169;
	xor.b32  	%r19176, %r19175, %r19169;
	xor.b32  	%r19177, %r19176, %r19162;
	add.s32 	%r19178, %r22179, %r19156;
	add.s32 	%r19179, %r19178, %r19177;
	add.s32 	%r19180, %r19179, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19180, 4;
	shr.b32 	%rhs, %r19180, 28;
	add.u32 	%r19181, %lhs, %rhs;
	}
	add.s32 	%r19182, %r19181, %r19175;
	xor.b32  	%r19183, %r19182, %r19176;
	add.s32 	%r19184, %r22176, %r19162;
	add.s32 	%r19185, %r19184, %r19183;
	add.s32 	%r19186, %r19185, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19186, 11;
	shr.b32 	%rhs, %r19186, 21;
	add.u32 	%r19187, %lhs, %rhs;
	}
	add.s32 	%r19188, %r19187, %r19182;
	xor.b32  	%r19189, %r19188, %r19182;
	xor.b32  	%r19190, %r19189, %r19175;
	add.s32 	%r19191, %r2875, %r19169;
	add.s32 	%r19192, %r19191, %r19190;
	add.s32 	%r19193, %r19192, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19193, 16;
	shr.b32 	%rhs, %r19193, 16;
	add.u32 	%r19194, %lhs, %rhs;
	}
	add.s32 	%r19195, %r19194, %r19188;
	xor.b32  	%r19196, %r19195, %r19189;
	add.s32 	%r19197, %r22186, %r19175;
	add.s32 	%r19198, %r19197, %r19196;
	add.s32 	%r19199, %r19198, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19199, 23;
	shr.b32 	%rhs, %r19199, 9;
	add.u32 	%r19200, %lhs, %rhs;
	}
	add.s32 	%r19201, %r19200, %r19195;
	not.b32 	%r19202, %r19188;
	or.b32  	%r19203, %r19201, %r19202;
	xor.b32  	%r19204, %r19203, %r19195;
	add.s32 	%r19205, %r22188, %r19182;
	add.s32 	%r19206, %r19205, %r19204;
	add.s32 	%r19207, %r19206, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19207, 6;
	shr.b32 	%rhs, %r19207, 26;
	add.u32 	%r19208, %lhs, %rhs;
	}
	add.s32 	%r19209, %r19208, %r19201;
	not.b32 	%r19210, %r19195;
	or.b32  	%r19211, %r19209, %r19210;
	xor.b32  	%r19212, %r19211, %r19201;
	add.s32 	%r19213, %r22181, %r19188;
	add.s32 	%r19214, %r19213, %r19212;
	add.s32 	%r19215, %r19214, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19215, 10;
	shr.b32 	%rhs, %r19215, 22;
	add.u32 	%r19216, %lhs, %rhs;
	}
	add.s32 	%r19217, %r19216, %r19209;
	not.b32 	%r19218, %r19201;
	or.b32  	%r19219, %r19217, %r19218;
	xor.b32  	%r19220, %r19219, %r19209;
	add.s32 	%r19221, %r2874, %r19195;
	add.s32 	%r19222, %r19221, %r19220;
	add.s32 	%r19223, %r19222, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19223, 15;
	shr.b32 	%rhs, %r19223, 17;
	add.u32 	%r19224, %lhs, %rhs;
	}
	add.s32 	%r19225, %r19224, %r19217;
	not.b32 	%r19226, %r19209;
	or.b32  	%r19227, %r19225, %r19226;
	xor.b32  	%r19228, %r19227, %r19217;
	add.s32 	%r19229, %r22183, %r19201;
	add.s32 	%r19230, %r19229, %r19228;
	add.s32 	%r19231, %r19230, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19231, 21;
	shr.b32 	%rhs, %r19231, 11;
	add.u32 	%r19232, %lhs, %rhs;
	}
	add.s32 	%r19233, %r19232, %r19225;
	not.b32 	%r19234, %r19217;
	or.b32  	%r19235, %r19233, %r19234;
	xor.b32  	%r19236, %r19235, %r19225;
	add.s32 	%r19237, %r22176, %r19209;
	add.s32 	%r19238, %r19237, %r19236;
	add.s32 	%r19239, %r19238, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19239, 6;
	shr.b32 	%rhs, %r19239, 26;
	add.u32 	%r19240, %lhs, %rhs;
	}
	add.s32 	%r19241, %r19240, %r19233;
	not.b32 	%r19242, %r19225;
	or.b32  	%r19243, %r19241, %r19242;
	xor.b32  	%r19244, %r19243, %r19233;
	add.s32 	%r19245, %r22185, %r19217;
	add.s32 	%r19246, %r19245, %r19244;
	add.s32 	%r19247, %r19246, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19247, 10;
	shr.b32 	%rhs, %r19247, 22;
	add.u32 	%r19248, %lhs, %rhs;
	}
	add.s32 	%r19249, %r19248, %r19241;
	not.b32 	%r19250, %r19233;
	or.b32  	%r19251, %r19249, %r19250;
	xor.b32  	%r19252, %r19251, %r19241;
	add.s32 	%r19253, %r22178, %r19225;
	add.s32 	%r19254, %r19253, %r19252;
	add.s32 	%r19255, %r19254, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19255, 15;
	shr.b32 	%rhs, %r19255, 17;
	add.u32 	%r19256, %lhs, %rhs;
	}
	add.s32 	%r19257, %r19256, %r19249;
	not.b32 	%r19258, %r19241;
	or.b32  	%r19259, %r19257, %r19258;
	xor.b32  	%r19260, %r19259, %r19249;
	add.s32 	%r19261, %r22187, %r19233;
	add.s32 	%r19262, %r19261, %r19260;
	add.s32 	%r19263, %r19262, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19263, 21;
	shr.b32 	%rhs, %r19263, 11;
	add.u32 	%r19264, %lhs, %rhs;
	}
	add.s32 	%r19265, %r19264, %r19257;
	not.b32 	%r19266, %r19249;
	or.b32  	%r19267, %r19265, %r19266;
	xor.b32  	%r19268, %r19267, %r19257;
	add.s32 	%r19269, %r22180, %r19241;
	add.s32 	%r19270, %r19269, %r19268;
	add.s32 	%r19271, %r19270, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19271, 6;
	shr.b32 	%rhs, %r19271, 26;
	add.u32 	%r19272, %lhs, %rhs;
	}
	add.s32 	%r19273, %r19272, %r19265;
	not.b32 	%r19274, %r19257;
	or.b32  	%r19275, %r19273, %r19274;
	xor.b32  	%r19276, %r19275, %r19265;
	add.s32 	%r19277, %r2875, %r19249;
	add.s32 	%r19278, %r19277, %r19276;
	add.s32 	%r19279, %r19278, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19279, 10;
	shr.b32 	%rhs, %r19279, 22;
	add.u32 	%r19280, %lhs, %rhs;
	}
	add.s32 	%r19281, %r19280, %r19273;
	not.b32 	%r19282, %r19265;
	or.b32  	%r19283, %r19281, %r19282;
	xor.b32  	%r19284, %r19283, %r19273;
	add.s32 	%r19285, %r22182, %r19257;
	add.s32 	%r19286, %r19285, %r19284;
	add.s32 	%r19287, %r19286, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19287, 15;
	shr.b32 	%rhs, %r19287, 17;
	add.u32 	%r19288, %lhs, %rhs;
	}
	add.s32 	%r19289, %r19288, %r19281;
	not.b32 	%r19290, %r19273;
	or.b32  	%r19291, %r19289, %r19290;
	xor.b32  	%r19292, %r19291, %r19281;
	add.s32 	%r19293, %r22175, %r19265;
	add.s32 	%r19294, %r19293, %r19292;
	add.s32 	%r19295, %r19294, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19295, 21;
	shr.b32 	%rhs, %r19295, 11;
	add.u32 	%r19296, %lhs, %rhs;
	}
	add.s32 	%r19297, %r19296, %r19289;
	not.b32 	%r19298, %r19281;
	or.b32  	%r19299, %r19297, %r19298;
	xor.b32  	%r19300, %r19299, %r19289;
	add.s32 	%r19301, %r22184, %r19273;
	add.s32 	%r19302, %r19301, %r19300;
	add.s32 	%r19303, %r19302, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19303, 6;
	shr.b32 	%rhs, %r19303, 26;
	add.u32 	%r19304, %lhs, %rhs;
	}
	add.s32 	%r19305, %r19304, %r19297;
	not.b32 	%r19306, %r19289;
	or.b32  	%r19307, %r19305, %r19306;
	xor.b32  	%r19308, %r19307, %r19297;
	add.s32 	%r19309, %r22177, %r19281;
	add.s32 	%r19310, %r19309, %r19308;
	add.s32 	%r19311, %r19310, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19311, 10;
	shr.b32 	%rhs, %r19311, 22;
	add.u32 	%r19312, %lhs, %rhs;
	}
	add.s32 	%r19313, %r19312, %r19305;
	not.b32 	%r19314, %r19297;
	or.b32  	%r19315, %r19313, %r19314;
	xor.b32  	%r19316, %r19315, %r19305;
	add.s32 	%r19317, %r22186, %r19289;
	add.s32 	%r19318, %r19317, %r19316;
	add.s32 	%r19319, %r19318, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19319, 15;
	shr.b32 	%rhs, %r19319, 17;
	add.u32 	%r19320, %lhs, %rhs;
	}
	add.s32 	%r19321, %r19320, %r19313;
	not.b32 	%r19322, %r19305;
	or.b32  	%r19323, %r19321, %r19322;
	xor.b32  	%r19324, %r19323, %r19313;
	add.s32 	%r19325, %r22179, %r19297;
	add.s32 	%r19326, %r19325, %r19324;
	add.s32 	%r19327, %r19326, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19327, 21;
	shr.b32 	%rhs, %r19327, 11;
	add.u32 	%r19328, %lhs, %rhs;
	}
	add.s32 	%r153, %r19305, %r153;
	add.s32 	%r19329, %r19321, %r152;
	add.s32 	%r152, %r19329, %r19328;
	add.s32 	%r151, %r19321, %r151;
	add.s32 	%r150, %r19313, %r150;
	mov.u32 	%r22175, 0;
	mov.u32 	%r22176, %r22175;
	mov.u32 	%r22177, %r22175;
	mov.u32 	%r22178, %r22175;
	mov.u32 	%r22179, %r22175;
	mov.u32 	%r22180, %r22175;
	mov.u32 	%r22181, %r22175;
	mov.u32 	%r22182, %r22175;
	mov.u32 	%r22183, %r22175;
	mov.u32 	%r22184, %r22175;
	mov.u32 	%r22185, %r22175;
	mov.u32 	%r22186, %r22175;
	mov.u32 	%r22187, %r22175;
	mov.u32 	%r22188, %r22175;

BB5_518:
	ld.param.u32 	%r21728, [m00500_loop_param_29];
	xor.b32  	%r19330, %r151, %r150;
	and.b32  	%r19331, %r152, %r19330;
	xor.b32  	%r19332, %r19331, %r150;
	add.s32 	%r19333, %r22188, %r153;
	add.s32 	%r19334, %r19333, %r19332;
	add.s32 	%r19335, %r19334, -680876936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19335, 7;
	shr.b32 	%rhs, %r19335, 25;
	add.u32 	%r19336, %lhs, %rhs;
	}
	add.s32 	%r19337, %r19336, %r152;
	xor.b32  	%r19338, %r152, %r151;
	and.b32  	%r19339, %r19337, %r19338;
	xor.b32  	%r19340, %r19339, %r151;
	add.s32 	%r19341, %r22187, %r150;
	add.s32 	%r19342, %r19341, %r19340;
	add.s32 	%r19343, %r19342, -389564586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19343, 12;
	shr.b32 	%rhs, %r19343, 20;
	add.u32 	%r19344, %lhs, %rhs;
	}
	add.s32 	%r19345, %r19344, %r19337;
	xor.b32  	%r19346, %r19337, %r152;
	and.b32  	%r19347, %r19345, %r19346;
	xor.b32  	%r19348, %r19347, %r152;
	add.s32 	%r19349, %r22186, %r151;
	add.s32 	%r19350, %r19349, %r19348;
	add.s32 	%r19351, %r19350, 606105819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19351, 17;
	shr.b32 	%rhs, %r19351, 15;
	add.u32 	%r19352, %lhs, %rhs;
	}
	add.s32 	%r19353, %r19352, %r19345;
	xor.b32  	%r19354, %r19345, %r19337;
	and.b32  	%r19355, %r19353, %r19354;
	xor.b32  	%r19356, %r19355, %r19337;
	add.s32 	%r19357, %r22185, %r152;
	add.s32 	%r19358, %r19357, %r19356;
	add.s32 	%r19359, %r19358, -1044525330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19359, 22;
	shr.b32 	%rhs, %r19359, 10;
	add.u32 	%r19360, %lhs, %rhs;
	}
	add.s32 	%r19361, %r19360, %r19353;
	xor.b32  	%r19362, %r19353, %r19345;
	and.b32  	%r19363, %r19361, %r19362;
	xor.b32  	%r19364, %r19363, %r19345;
	add.s32 	%r19365, %r22184, %r19337;
	add.s32 	%r19366, %r19365, %r19364;
	add.s32 	%r19367, %r19366, -176418897;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19367, 7;
	shr.b32 	%rhs, %r19367, 25;
	add.u32 	%r19368, %lhs, %rhs;
	}
	add.s32 	%r19369, %r19368, %r19361;
	xor.b32  	%r19370, %r19361, %r19353;
	and.b32  	%r19371, %r19369, %r19370;
	xor.b32  	%r19372, %r19371, %r19353;
	add.s32 	%r19373, %r22183, %r19345;
	add.s32 	%r19374, %r19373, %r19372;
	add.s32 	%r19375, %r19374, 1200080426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19375, 12;
	shr.b32 	%rhs, %r19375, 20;
	add.u32 	%r19376, %lhs, %rhs;
	}
	add.s32 	%r19377, %r19376, %r19369;
	xor.b32  	%r19378, %r19369, %r19361;
	and.b32  	%r19379, %r19377, %r19378;
	xor.b32  	%r19380, %r19379, %r19361;
	add.s32 	%r19381, %r22182, %r19353;
	add.s32 	%r19382, %r19381, %r19380;
	add.s32 	%r19383, %r19382, -1473231341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19383, 17;
	shr.b32 	%rhs, %r19383, 15;
	add.u32 	%r19384, %lhs, %rhs;
	}
	add.s32 	%r19385, %r19384, %r19377;
	xor.b32  	%r19386, %r19377, %r19369;
	and.b32  	%r19387, %r19385, %r19386;
	xor.b32  	%r19388, %r19387, %r19369;
	add.s32 	%r19389, %r22181, %r19361;
	add.s32 	%r19390, %r19389, %r19388;
	add.s32 	%r19391, %r19390, -45705983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19391, 22;
	shr.b32 	%rhs, %r19391, 10;
	add.u32 	%r19392, %lhs, %rhs;
	}
	add.s32 	%r19393, %r19392, %r19385;
	xor.b32  	%r19394, %r19385, %r19377;
	and.b32  	%r19395, %r19393, %r19394;
	xor.b32  	%r19396, %r19395, %r19377;
	add.s32 	%r19397, %r22180, %r19369;
	add.s32 	%r19398, %r19397, %r19396;
	add.s32 	%r19399, %r19398, 1770035416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19399, 7;
	shr.b32 	%rhs, %r19399, 25;
	add.u32 	%r19400, %lhs, %rhs;
	}
	add.s32 	%r19401, %r19400, %r19393;
	xor.b32  	%r19402, %r19393, %r19385;
	and.b32  	%r19403, %r19401, %r19402;
	xor.b32  	%r19404, %r19403, %r19385;
	add.s32 	%r19405, %r22179, %r19377;
	add.s32 	%r19406, %r19405, %r19404;
	add.s32 	%r19407, %r19406, -1958414417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19407, 12;
	shr.b32 	%rhs, %r19407, 20;
	add.u32 	%r19408, %lhs, %rhs;
	}
	add.s32 	%r19409, %r19408, %r19401;
	xor.b32  	%r19410, %r19401, %r19393;
	and.b32  	%r19411, %r19409, %r19410;
	xor.b32  	%r19412, %r19411, %r19393;
	add.s32 	%r19413, %r22178, %r19385;
	add.s32 	%r19414, %r19413, %r19412;
	add.s32 	%r19415, %r19414, -42063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19415, 17;
	shr.b32 	%rhs, %r19415, 15;
	add.u32 	%r19416, %lhs, %rhs;
	}
	add.s32 	%r19417, %r19416, %r19409;
	xor.b32  	%r19418, %r19409, %r19401;
	and.b32  	%r19419, %r19417, %r19418;
	xor.b32  	%r19420, %r19419, %r19401;
	add.s32 	%r19421, %r22177, %r19393;
	add.s32 	%r19422, %r19421, %r19420;
	add.s32 	%r19423, %r19422, -1990404162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19423, 22;
	shr.b32 	%rhs, %r19423, 10;
	add.u32 	%r19424, %lhs, %rhs;
	}
	add.s32 	%r19425, %r19424, %r19417;
	xor.b32  	%r19426, %r19417, %r19409;
	and.b32  	%r19427, %r19425, %r19426;
	xor.b32  	%r19428, %r19427, %r19409;
	add.s32 	%r19429, %r22176, %r19401;
	add.s32 	%r19430, %r19429, %r19428;
	add.s32 	%r19431, %r19430, 1804603682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19431, 7;
	shr.b32 	%rhs, %r19431, 25;
	add.u32 	%r19432, %lhs, %rhs;
	}
	add.s32 	%r19433, %r19432, %r19425;
	xor.b32  	%r19434, %r19425, %r19417;
	and.b32  	%r19435, %r19433, %r19434;
	xor.b32  	%r19436, %r19435, %r19417;
	add.s32 	%r19437, %r22175, %r19409;
	add.s32 	%r19438, %r19437, %r19436;
	add.s32 	%r19439, %r19438, -40341101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19439, 12;
	shr.b32 	%rhs, %r19439, 20;
	add.u32 	%r19440, %lhs, %rhs;
	}
	add.s32 	%r19441, %r19440, %r19433;
	xor.b32  	%r19442, %r19433, %r19425;
	and.b32  	%r19443, %r19441, %r19442;
	xor.b32  	%r19444, %r19443, %r19425;
	shl.b32 	%r19445, %r22154, 3;
	add.s32 	%r19446, %r19445, %r19417;
	add.s32 	%r19447, %r19446, %r19444;
	add.s32 	%r19448, %r19447, -1502002290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19448, 17;
	shr.b32 	%rhs, %r19448, 15;
	add.u32 	%r19449, %lhs, %rhs;
	}
	add.s32 	%r19450, %r19449, %r19441;
	xor.b32  	%r19451, %r19441, %r19433;
	and.b32  	%r19452, %r19450, %r19451;
	xor.b32  	%r19453, %r19452, %r19433;
	add.s32 	%r19454, %r19425, %r19453;
	add.s32 	%r19455, %r19454, 1236535329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19455, 22;
	shr.b32 	%rhs, %r19455, 10;
	add.u32 	%r19456, %lhs, %rhs;
	}
	add.s32 	%r19457, %r19456, %r19450;
	xor.b32  	%r19458, %r19457, %r19450;
	and.b32  	%r19459, %r19458, %r19441;
	xor.b32  	%r19460, %r19459, %r19450;
	add.s32 	%r19461, %r22187, %r19433;
	add.s32 	%r19462, %r19461, %r19460;
	add.s32 	%r19463, %r19462, -165796510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19463, 5;
	shr.b32 	%rhs, %r19463, 27;
	add.u32 	%r19464, %lhs, %rhs;
	}
	add.s32 	%r19465, %r19464, %r19457;
	xor.b32  	%r19466, %r19465, %r19457;
	and.b32  	%r19467, %r19466, %r19450;
	xor.b32  	%r19468, %r19467, %r19457;
	add.s32 	%r19469, %r22182, %r19441;
	add.s32 	%r19470, %r19469, %r19468;
	add.s32 	%r19471, %r19470, -1069501632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19471, 9;
	shr.b32 	%rhs, %r19471, 23;
	add.u32 	%r19472, %lhs, %rhs;
	}
	add.s32 	%r19473, %r19472, %r19465;
	xor.b32  	%r19474, %r19473, %r19465;
	and.b32  	%r19475, %r19474, %r19457;
	xor.b32  	%r19476, %r19475, %r19465;
	add.s32 	%r19477, %r22177, %r19450;
	add.s32 	%r19478, %r19477, %r19476;
	add.s32 	%r19479, %r19478, 643717713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19479, 14;
	shr.b32 	%rhs, %r19479, 18;
	add.u32 	%r19480, %lhs, %rhs;
	}
	add.s32 	%r19481, %r19480, %r19473;
	xor.b32  	%r19482, %r19481, %r19473;
	and.b32  	%r19483, %r19482, %r19465;
	xor.b32  	%r19484, %r19483, %r19473;
	add.s32 	%r19485, %r22188, %r19457;
	add.s32 	%r19486, %r19485, %r19484;
	add.s32 	%r19487, %r19486, -373897302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19487, 20;
	shr.b32 	%rhs, %r19487, 12;
	add.u32 	%r19488, %lhs, %rhs;
	}
	add.s32 	%r19489, %r19488, %r19481;
	xor.b32  	%r19490, %r19489, %r19481;
	and.b32  	%r19491, %r19490, %r19473;
	xor.b32  	%r19492, %r19491, %r19481;
	add.s32 	%r19493, %r22183, %r19465;
	add.s32 	%r19494, %r19493, %r19492;
	add.s32 	%r19495, %r19494, -701558691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19495, 5;
	shr.b32 	%rhs, %r19495, 27;
	add.u32 	%r19496, %lhs, %rhs;
	}
	add.s32 	%r19497, %r19496, %r19489;
	xor.b32  	%r19498, %r19497, %r19489;
	and.b32  	%r19499, %r19498, %r19481;
	xor.b32  	%r19500, %r19499, %r19489;
	add.s32 	%r19501, %r22178, %r19473;
	add.s32 	%r19502, %r19501, %r19500;
	add.s32 	%r19503, %r19502, 38016083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19503, 9;
	shr.b32 	%rhs, %r19503, 23;
	add.u32 	%r19504, %lhs, %rhs;
	}
	add.s32 	%r19505, %r19504, %r19497;
	xor.b32  	%r19506, %r19505, %r19497;
	and.b32  	%r19507, %r19506, %r19489;
	xor.b32  	%r19508, %r19507, %r19497;
	add.s32 	%r19509, %r19481, %r19508;
	add.s32 	%r19510, %r19509, -660478335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19510, 14;
	shr.b32 	%rhs, %r19510, 18;
	add.u32 	%r19511, %lhs, %rhs;
	}
	add.s32 	%r19512, %r19511, %r19505;
	xor.b32  	%r19513, %r19512, %r19505;
	and.b32  	%r19514, %r19513, %r19497;
	xor.b32  	%r19515, %r19514, %r19505;
	add.s32 	%r19516, %r22184, %r19489;
	add.s32 	%r19517, %r19516, %r19515;
	add.s32 	%r19518, %r19517, -405537848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19518, 20;
	shr.b32 	%rhs, %r19518, 12;
	add.u32 	%r19519, %lhs, %rhs;
	}
	add.s32 	%r19520, %r19519, %r19512;
	xor.b32  	%r19521, %r19520, %r19512;
	and.b32  	%r19522, %r19521, %r19505;
	xor.b32  	%r19523, %r19522, %r19512;
	add.s32 	%r19524, %r22179, %r19497;
	add.s32 	%r19525, %r19524, %r19523;
	add.s32 	%r19526, %r19525, 568446438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19526, 5;
	shr.b32 	%rhs, %r19526, 27;
	add.u32 	%r19527, %lhs, %rhs;
	}
	add.s32 	%r19528, %r19527, %r19520;
	xor.b32  	%r19529, %r19528, %r19520;
	and.b32  	%r19530, %r19529, %r19512;
	xor.b32  	%r19531, %r19530, %r19520;
	add.s32 	%r19532, %r19445, %r19505;
	add.s32 	%r19533, %r19532, %r19531;
	add.s32 	%r19534, %r19533, -1019803690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19534, 9;
	shr.b32 	%rhs, %r19534, 23;
	add.u32 	%r19535, %lhs, %rhs;
	}
	add.s32 	%r19536, %r19535, %r19528;
	xor.b32  	%r19537, %r19536, %r19528;
	and.b32  	%r19538, %r19537, %r19520;
	xor.b32  	%r19539, %r19538, %r19528;
	add.s32 	%r19540, %r22185, %r19512;
	add.s32 	%r19541, %r19540, %r19539;
	add.s32 	%r19542, %r19541, -187363961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19542, 14;
	shr.b32 	%rhs, %r19542, 18;
	add.u32 	%r19543, %lhs, %rhs;
	}
	add.s32 	%r19544, %r19543, %r19536;
	xor.b32  	%r19545, %r19544, %r19536;
	and.b32  	%r19546, %r19545, %r19528;
	xor.b32  	%r19547, %r19546, %r19536;
	add.s32 	%r19548, %r22180, %r19520;
	add.s32 	%r19549, %r19548, %r19547;
	add.s32 	%r19550, %r19549, 1163531501;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19550, 20;
	shr.b32 	%rhs, %r19550, 12;
	add.u32 	%r19551, %lhs, %rhs;
	}
	add.s32 	%r19552, %r19551, %r19544;
	xor.b32  	%r19553, %r19552, %r19544;
	and.b32  	%r19554, %r19553, %r19536;
	xor.b32  	%r19555, %r19554, %r19544;
	add.s32 	%r19556, %r22175, %r19528;
	add.s32 	%r19557, %r19556, %r19555;
	add.s32 	%r19558, %r19557, -1444681467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19558, 5;
	shr.b32 	%rhs, %r19558, 27;
	add.u32 	%r19559, %lhs, %rhs;
	}
	add.s32 	%r19560, %r19559, %r19552;
	xor.b32  	%r19561, %r19560, %r19552;
	and.b32  	%r19562, %r19561, %r19544;
	xor.b32  	%r19563, %r19562, %r19552;
	add.s32 	%r19564, %r22186, %r19536;
	add.s32 	%r19565, %r19564, %r19563;
	add.s32 	%r19566, %r19565, -51403784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19566, 9;
	shr.b32 	%rhs, %r19566, 23;
	add.u32 	%r19567, %lhs, %rhs;
	}
	add.s32 	%r19568, %r19567, %r19560;
	xor.b32  	%r19569, %r19568, %r19560;
	and.b32  	%r19570, %r19569, %r19552;
	xor.b32  	%r19571, %r19570, %r19560;
	add.s32 	%r19572, %r22181, %r19544;
	add.s32 	%r19573, %r19572, %r19571;
	add.s32 	%r19574, %r19573, 1735328473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19574, 14;
	shr.b32 	%rhs, %r19574, 18;
	add.u32 	%r19575, %lhs, %rhs;
	}
	add.s32 	%r19576, %r19575, %r19568;
	xor.b32  	%r19577, %r19576, %r19568;
	and.b32  	%r19578, %r19577, %r19560;
	xor.b32  	%r19579, %r19578, %r19568;
	add.s32 	%r19580, %r22176, %r19552;
	add.s32 	%r19581, %r19580, %r19579;
	add.s32 	%r19582, %r19581, -1926607734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19582, 20;
	shr.b32 	%rhs, %r19582, 12;
	add.u32 	%r19583, %lhs, %rhs;
	}
	add.s32 	%r19584, %r19583, %r19576;
	xor.b32  	%r19585, %r19584, %r19576;
	xor.b32  	%r19586, %r19585, %r19568;
	add.s32 	%r19587, %r22183, %r19560;
	add.s32 	%r19588, %r19587, %r19586;
	add.s32 	%r19589, %r19588, -378558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19589, 4;
	shr.b32 	%rhs, %r19589, 28;
	add.u32 	%r19590, %lhs, %rhs;
	}
	add.s32 	%r19591, %r19590, %r19584;
	xor.b32  	%r19592, %r19591, %r19585;
	add.s32 	%r19593, %r22180, %r19568;
	add.s32 	%r19594, %r19593, %r19592;
	add.s32 	%r19595, %r19594, -2022574463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19595, 11;
	shr.b32 	%rhs, %r19595, 21;
	add.u32 	%r19596, %lhs, %rhs;
	}
	add.s32 	%r19597, %r19596, %r19591;
	xor.b32  	%r19598, %r19597, %r19591;
	xor.b32  	%r19599, %r19598, %r19584;
	add.s32 	%r19600, %r22177, %r19576;
	add.s32 	%r19601, %r19600, %r19599;
	add.s32 	%r19602, %r19601, 1839030562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19602, 16;
	shr.b32 	%rhs, %r19602, 16;
	add.u32 	%r19603, %lhs, %rhs;
	}
	add.s32 	%r19604, %r19603, %r19597;
	xor.b32  	%r19605, %r19604, %r19598;
	add.s32 	%r19606, %r19445, %r19584;
	add.s32 	%r19607, %r19606, %r19605;
	add.s32 	%r19608, %r19607, -35309556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19608, 23;
	shr.b32 	%rhs, %r19608, 9;
	add.u32 	%r19609, %lhs, %rhs;
	}
	add.s32 	%r19610, %r19609, %r19604;
	xor.b32  	%r19611, %r19610, %r19604;
	xor.b32  	%r19612, %r19611, %r19597;
	add.s32 	%r19613, %r22187, %r19591;
	add.s32 	%r19614, %r19613, %r19612;
	add.s32 	%r19615, %r19614, -1530992060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19615, 4;
	shr.b32 	%rhs, %r19615, 28;
	add.u32 	%r19616, %lhs, %rhs;
	}
	add.s32 	%r19617, %r19616, %r19610;
	xor.b32  	%r19618, %r19617, %r19611;
	add.s32 	%r19619, %r22184, %r19597;
	add.s32 	%r19620, %r19619, %r19618;
	add.s32 	%r19621, %r19620, 1272893353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19621, 11;
	shr.b32 	%rhs, %r19621, 21;
	add.u32 	%r19622, %lhs, %rhs;
	}
	add.s32 	%r19623, %r19622, %r19617;
	xor.b32  	%r19624, %r19623, %r19617;
	xor.b32  	%r19625, %r19624, %r19610;
	add.s32 	%r19626, %r22181, %r19604;
	add.s32 	%r19627, %r19626, %r19625;
	add.s32 	%r19628, %r19627, -155497632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19628, 16;
	shr.b32 	%rhs, %r19628, 16;
	add.u32 	%r19629, %lhs, %rhs;
	}
	add.s32 	%r19630, %r19629, %r19623;
	xor.b32  	%r19631, %r19630, %r19624;
	add.s32 	%r19632, %r22178, %r19610;
	add.s32 	%r19633, %r19632, %r19631;
	add.s32 	%r19634, %r19633, -1094730640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19634, 23;
	shr.b32 	%rhs, %r19634, 9;
	add.u32 	%r19635, %lhs, %rhs;
	}
	add.s32 	%r19636, %r19635, %r19630;
	xor.b32  	%r19637, %r19636, %r19630;
	xor.b32  	%r19638, %r19637, %r19623;
	add.s32 	%r19639, %r22175, %r19617;
	add.s32 	%r19640, %r19639, %r19638;
	add.s32 	%r19641, %r19640, 681279174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19641, 4;
	shr.b32 	%rhs, %r19641, 28;
	add.u32 	%r19642, %lhs, %rhs;
	}
	add.s32 	%r19643, %r19642, %r19636;
	xor.b32  	%r19644, %r19643, %r19637;
	add.s32 	%r19645, %r22188, %r19623;
	add.s32 	%r19646, %r19645, %r19644;
	add.s32 	%r19647, %r19646, -358537222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19647, 11;
	shr.b32 	%rhs, %r19647, 21;
	add.u32 	%r19648, %lhs, %rhs;
	}
	add.s32 	%r19649, %r19648, %r19643;
	xor.b32  	%r19650, %r19649, %r19643;
	xor.b32  	%r19651, %r19650, %r19636;
	add.s32 	%r19652, %r22185, %r19630;
	add.s32 	%r19653, %r19652, %r19651;
	add.s32 	%r19654, %r19653, -722521979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19654, 16;
	shr.b32 	%rhs, %r19654, 16;
	add.u32 	%r19655, %lhs, %rhs;
	}
	add.s32 	%r19656, %r19655, %r19649;
	xor.b32  	%r19657, %r19656, %r19650;
	add.s32 	%r19658, %r22182, %r19636;
	add.s32 	%r19659, %r19658, %r19657;
	add.s32 	%r19660, %r19659, 76029189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19660, 23;
	shr.b32 	%rhs, %r19660, 9;
	add.u32 	%r19661, %lhs, %rhs;
	}
	add.s32 	%r19662, %r19661, %r19656;
	xor.b32  	%r19663, %r19662, %r19656;
	xor.b32  	%r19664, %r19663, %r19649;
	add.s32 	%r19665, %r22179, %r19643;
	add.s32 	%r19666, %r19665, %r19664;
	add.s32 	%r19667, %r19666, -640364487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19667, 4;
	shr.b32 	%rhs, %r19667, 28;
	add.u32 	%r19668, %lhs, %rhs;
	}
	add.s32 	%r19669, %r19668, %r19662;
	xor.b32  	%r19670, %r19669, %r19663;
	add.s32 	%r19671, %r22176, %r19649;
	add.s32 	%r19672, %r19671, %r19670;
	add.s32 	%r19673, %r19672, -421815835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19673, 11;
	shr.b32 	%rhs, %r19673, 21;
	add.u32 	%r19674, %lhs, %rhs;
	}
	add.s32 	%r19675, %r19674, %r19669;
	xor.b32  	%r19676, %r19675, %r19669;
	xor.b32  	%r19677, %r19676, %r19662;
	add.s32 	%r19678, %r19656, %r19677;
	add.s32 	%r19679, %r19678, 530742520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19679, 16;
	shr.b32 	%rhs, %r19679, 16;
	add.u32 	%r19680, %lhs, %rhs;
	}
	add.s32 	%r19681, %r19680, %r19675;
	xor.b32  	%r19682, %r19681, %r19676;
	add.s32 	%r19683, %r22186, %r19662;
	add.s32 	%r19684, %r19683, %r19682;
	add.s32 	%r19685, %r19684, -995338651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19685, 23;
	shr.b32 	%rhs, %r19685, 9;
	add.u32 	%r19686, %lhs, %rhs;
	}
	add.s32 	%r19687, %r19686, %r19681;
	not.b32 	%r19688, %r19675;
	or.b32  	%r19689, %r19687, %r19688;
	xor.b32  	%r19690, %r19689, %r19681;
	add.s32 	%r19691, %r22188, %r19669;
	add.s32 	%r19692, %r19691, %r19690;
	add.s32 	%r19693, %r19692, -198630844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19693, 6;
	shr.b32 	%rhs, %r19693, 26;
	add.u32 	%r19694, %lhs, %rhs;
	}
	add.s32 	%r19695, %r19694, %r19687;
	not.b32 	%r19696, %r19681;
	or.b32  	%r19697, %r19695, %r19696;
	xor.b32  	%r19698, %r19697, %r19687;
	add.s32 	%r19699, %r22181, %r19675;
	add.s32 	%r19700, %r19699, %r19698;
	add.s32 	%r19701, %r19700, 1126891415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19701, 10;
	shr.b32 	%rhs, %r19701, 22;
	add.u32 	%r19702, %lhs, %rhs;
	}
	add.s32 	%r19703, %r19702, %r19695;
	not.b32 	%r19704, %r19687;
	or.b32  	%r19705, %r19703, %r19704;
	xor.b32  	%r19706, %r19705, %r19695;
	add.s32 	%r19707, %r19445, %r19681;
	add.s32 	%r19708, %r19707, %r19706;
	add.s32 	%r19709, %r19708, -1416354905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19709, 15;
	shr.b32 	%rhs, %r19709, 17;
	add.u32 	%r19710, %lhs, %rhs;
	}
	add.s32 	%r19711, %r19710, %r19703;
	not.b32 	%r19712, %r19695;
	or.b32  	%r19713, %r19711, %r19712;
	xor.b32  	%r19714, %r19713, %r19703;
	add.s32 	%r19715, %r22183, %r19687;
	add.s32 	%r19716, %r19715, %r19714;
	add.s32 	%r19717, %r19716, -57434055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19717, 21;
	shr.b32 	%rhs, %r19717, 11;
	add.u32 	%r19718, %lhs, %rhs;
	}
	add.s32 	%r19719, %r19718, %r19711;
	not.b32 	%r19720, %r19703;
	or.b32  	%r19721, %r19719, %r19720;
	xor.b32  	%r19722, %r19721, %r19711;
	add.s32 	%r19723, %r22176, %r19695;
	add.s32 	%r19724, %r19723, %r19722;
	add.s32 	%r19725, %r19724, 1700485571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19725, 6;
	shr.b32 	%rhs, %r19725, 26;
	add.u32 	%r19726, %lhs, %rhs;
	}
	add.s32 	%r19727, %r19726, %r19719;
	not.b32 	%r19728, %r19711;
	or.b32  	%r19729, %r19727, %r19728;
	xor.b32  	%r19730, %r19729, %r19719;
	add.s32 	%r19731, %r22185, %r19703;
	add.s32 	%r19732, %r19731, %r19730;
	add.s32 	%r19733, %r19732, -1894986606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19733, 10;
	shr.b32 	%rhs, %r19733, 22;
	add.u32 	%r19734, %lhs, %rhs;
	}
	add.s32 	%r19735, %r19734, %r19727;
	not.b32 	%r19736, %r19719;
	or.b32  	%r19737, %r19735, %r19736;
	xor.b32  	%r19738, %r19737, %r19727;
	add.s32 	%r19739, %r22178, %r19711;
	add.s32 	%r19740, %r19739, %r19738;
	add.s32 	%r19741, %r19740, -1051523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19741, 15;
	shr.b32 	%rhs, %r19741, 17;
	add.u32 	%r19742, %lhs, %rhs;
	}
	add.s32 	%r19743, %r19742, %r19735;
	not.b32 	%r19744, %r19727;
	or.b32  	%r19745, %r19743, %r19744;
	xor.b32  	%r19746, %r19745, %r19735;
	add.s32 	%r19747, %r22187, %r19719;
	add.s32 	%r19748, %r19747, %r19746;
	add.s32 	%r19749, %r19748, -2054922799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19749, 21;
	shr.b32 	%rhs, %r19749, 11;
	add.u32 	%r19750, %lhs, %rhs;
	}
	add.s32 	%r19751, %r19750, %r19743;
	not.b32 	%r19752, %r19735;
	or.b32  	%r19753, %r19751, %r19752;
	xor.b32  	%r19754, %r19753, %r19743;
	add.s32 	%r19755, %r22180, %r19727;
	add.s32 	%r19756, %r19755, %r19754;
	add.s32 	%r19757, %r19756, 1873313359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19757, 6;
	shr.b32 	%rhs, %r19757, 26;
	add.u32 	%r19758, %lhs, %rhs;
	}
	add.s32 	%r19759, %r19758, %r19751;
	not.b32 	%r19760, %r19743;
	or.b32  	%r19761, %r19759, %r19760;
	xor.b32  	%r19762, %r19761, %r19751;
	add.s32 	%r19763, %r19735, %r19762;
	add.s32 	%r19764, %r19763, -30611744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19764, 10;
	shr.b32 	%rhs, %r19764, 22;
	add.u32 	%r19765, %lhs, %rhs;
	}
	add.s32 	%r19766, %r19765, %r19759;
	not.b32 	%r19767, %r19751;
	or.b32  	%r19768, %r19766, %r19767;
	xor.b32  	%r19769, %r19768, %r19759;
	add.s32 	%r19770, %r22182, %r19743;
	add.s32 	%r19771, %r19770, %r19769;
	add.s32 	%r19772, %r19771, -1560198380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19772, 15;
	shr.b32 	%rhs, %r19772, 17;
	add.u32 	%r19773, %lhs, %rhs;
	}
	add.s32 	%r19774, %r19773, %r19766;
	not.b32 	%r19775, %r19759;
	or.b32  	%r19776, %r19774, %r19775;
	xor.b32  	%r19777, %r19776, %r19766;
	add.s32 	%r19778, %r22175, %r19751;
	add.s32 	%r19779, %r19778, %r19777;
	add.s32 	%r19780, %r19779, 1309151649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19780, 21;
	shr.b32 	%rhs, %r19780, 11;
	add.u32 	%r19781, %lhs, %rhs;
	}
	add.s32 	%r19782, %r19781, %r19774;
	not.b32 	%r19783, %r19766;
	or.b32  	%r19784, %r19782, %r19783;
	xor.b32  	%r19785, %r19784, %r19774;
	add.s32 	%r19786, %r22184, %r19759;
	add.s32 	%r19787, %r19786, %r19785;
	add.s32 	%r19788, %r19787, -145523070;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19788, 6;
	shr.b32 	%rhs, %r19788, 26;
	add.u32 	%r19789, %lhs, %rhs;
	}
	add.s32 	%r19790, %r19789, %r19782;
	not.b32 	%r19791, %r19774;
	or.b32  	%r19792, %r19790, %r19791;
	xor.b32  	%r19793, %r19792, %r19782;
	add.s32 	%r19794, %r22177, %r19766;
	add.s32 	%r19795, %r19794, %r19793;
	add.s32 	%r19796, %r19795, -1120210379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19796, 10;
	shr.b32 	%rhs, %r19796, 22;
	add.u32 	%r19797, %lhs, %rhs;
	}
	add.s32 	%r19798, %r19797, %r19790;
	not.b32 	%r19799, %r19782;
	or.b32  	%r19800, %r19798, %r19799;
	xor.b32  	%r19801, %r19800, %r19790;
	add.s32 	%r19802, %r22186, %r19774;
	add.s32 	%r19803, %r19802, %r19801;
	add.s32 	%r19804, %r19803, 718787259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19804, 15;
	shr.b32 	%rhs, %r19804, 17;
	add.u32 	%r19805, %lhs, %rhs;
	}
	add.s32 	%r19806, %r19805, %r19798;
	not.b32 	%r19807, %r19790;
	or.b32  	%r19808, %r19806, %r19807;
	xor.b32  	%r19809, %r19808, %r19798;
	add.s32 	%r19810, %r22179, %r19782;
	add.s32 	%r19811, %r19810, %r19809;
	add.s32 	%r19812, %r19811, -343485551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19812, 21;
	shr.b32 	%rhs, %r19812, 11;
	add.u32 	%r19813, %lhs, %rhs;
	}
	add.s32 	%r43, %r19790, %r153;
	add.s32 	%r19814, %r19806, %r152;
	add.s32 	%r39, %r19814, %r19813;
	add.s32 	%r38, %r19806, %r151;
	add.s32 	%r37, %r19798, %r150;
	add.s32 	%r21758, %r21758, 1;
	add.s32 	%r21759, %r21759, 1;
	setp.lt.u32	%p367, %r21759, %r21728;
	@%p367 bra 	BB5_27;

BB5_519:
	mov.b32	%r21734, %envreg3;
	mov.u32 	%r21733, %ntid.x;
	mov.u32 	%r21732, %ctaid.x;
	mov.u32 	%r21731, %tid.x;
	mad.lo.s32 	%r21730, %r21732, %r21733, %r21734;
	add.s32 	%r21729, %r21730, %r21731;
	mul.wide.s32 	%rd79, %r21729, 16;
	ld.param.u64 	%rd78, [m00500_loop_param_4];
	add.s64 	%rd77, %rd78, %rd79;
	st.global.u32 	[%rd77], %r43;
	st.global.u32 	[%rd77+4], %r39;
	st.global.u32 	[%rd77+8], %r38;
	st.global.u32 	[%rd77+12], %r37;

BB5_520:
	ret;
}

	// .globl	m00500_comp
.entry m00500_comp(
	.param .u64 .ptr .global .align 4 m00500_comp_param_0,
	.param .u64 .ptr .global .align 4 m00500_comp_param_1,
	.param .u64 .ptr .global .align 4 m00500_comp_param_2,
	.param .u64 .ptr .global .align 4 m00500_comp_param_3,
	.param .u64 .ptr .global .align 4 m00500_comp_param_4,
	.param .u64 .ptr .global .align 1 m00500_comp_param_5,
	.param .u64 .ptr .global .align 4 m00500_comp_param_6,
	.param .u64 .ptr .global .align 4 m00500_comp_param_7,
	.param .u64 .ptr .global .align 4 m00500_comp_param_8,
	.param .u64 .ptr .global .align 4 m00500_comp_param_9,
	.param .u64 .ptr .global .align 4 m00500_comp_param_10,
	.param .u64 .ptr .global .align 4 m00500_comp_param_11,
	.param .u64 .ptr .global .align 4 m00500_comp_param_12,
	.param .u64 .ptr .global .align 4 m00500_comp_param_13,
	.param .u64 .ptr .global .align 8 m00500_comp_param_14,
	.param .u64 .ptr .global .align 4 m00500_comp_param_15,
	.param .u64 .ptr .global .align 4 m00500_comp_param_16,
	.param .u64 .ptr .global .align 4 m00500_comp_param_17,
	.param .u64 .ptr .global .align 1 m00500_comp_param_18,
	.param .u64 .ptr .global .align 4 m00500_comp_param_19,
	.param .u64 .ptr .global .align 16 m00500_comp_param_20,
	.param .u64 .ptr .global .align 16 m00500_comp_param_21,
	.param .u64 .ptr .global .align 16 m00500_comp_param_22,
	.param .u64 .ptr .global .align 16 m00500_comp_param_23,
	.param .u32 m00500_comp_param_24,
	.param .u32 m00500_comp_param_25,
	.param .u32 m00500_comp_param_26,
	.param .u32 m00500_comp_param_27,
	.param .u32 m00500_comp_param_28,
	.param .u32 m00500_comp_param_29,
	.param .u32 m00500_comp_param_30,
	.param .u32 m00500_comp_param_31,
	.param .u32 m00500_comp_param_32,
	.param .u32 m00500_comp_param_33,
	.param .u64 m00500_comp_param_34
)
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<99>;
	.reg .b64 	%rd<43>;


	ld.param.u64 	%rd3, [m00500_comp_param_4];
	ld.param.u64 	%rd4, [m00500_comp_param_6];
	ld.param.u64 	%rd5, [m00500_comp_param_7];
	ld.param.u64 	%rd6, [m00500_comp_param_8];
	ld.param.u64 	%rd7, [m00500_comp_param_9];
	ld.param.u64 	%rd8, [m00500_comp_param_10];
	ld.param.u64 	%rd9, [m00500_comp_param_11];
	ld.param.u64 	%rd10, [m00500_comp_param_12];
	ld.param.u64 	%rd11, [m00500_comp_param_13];
	ld.param.u64 	%rd12, [m00500_comp_param_14];
	ld.param.u64 	%rd13, [m00500_comp_param_15];
	ld.param.u64 	%rd14, [m00500_comp_param_16];
	ld.param.u64 	%rd15, [m00500_comp_param_19];
	ld.param.u32 	%r27, [m00500_comp_param_24];
	ld.param.u32 	%r28, [m00500_comp_param_25];
	ld.param.u32 	%r29, [m00500_comp_param_26];
	ld.param.u32 	%r30, [m00500_comp_param_27];
	ld.param.u32 	%r31, [m00500_comp_param_31];
	ld.param.u32 	%r32, [m00500_comp_param_32];
	ld.param.u64 	%rd16, [m00500_comp_param_34];
	mov.b32	%r33, %envreg3;
	mov.u32 	%r34, %ctaid.x;
	mov.u32 	%r35, %ntid.x;
	mad.lo.s32 	%r36, %r34, %r35, %r33;
	mov.u32 	%r37, %tid.x;
	add.s32 	%r1, %r36, %r37;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.u64	%p1, %rd1, %rd16;
	@%p1 bra 	BB6_29;

	mul.wide.s32 	%rd17, %r1, 16;
	add.s64 	%rd18, %rd3, %rd17;
	ld.global.u32 	%r2, [%rd18+4];
	ld.global.u32 	%r3, [%rd18+8];
	ld.global.u32 	%r4, [%rd18+12];
	and.b32  	%r5, %r28, 31;
	ld.global.u32 	%r6, [%rd18];
	shr.u32 	%r38, %r6, %r5;
	and.b32  	%r39, %r38, %r27;
	mul.wide.u32 	%rd19, %r39, 4;
	add.s64 	%rd20, %rd4, %rd19;
	and.b32  	%r40, %r6, 31;
	mov.u32 	%r41, 1;
	shl.b32 	%r7, %r41, %r40;
	ld.global.u32 	%r42, [%rd20];
	and.b32  	%r43, %r42, %r7;
	setp.eq.s32	%p2, %r43, 0;
	@%p2 bra 	BB6_29;

	shr.u32 	%r44, %r2, %r5;
	and.b32  	%r45, %r44, %r27;
	mul.wide.u32 	%rd21, %r45, 4;
	add.s64 	%rd22, %rd5, %rd21;
	and.b32  	%r46, %r2, 31;
	shl.b32 	%r8, %r41, %r46;
	ld.global.u32 	%r48, [%rd22];
	and.b32  	%r49, %r48, %r8;
	setp.eq.s32	%p3, %r49, 0;
	@%p3 bra 	BB6_29;

	shr.u32 	%r50, %r3, %r5;
	and.b32  	%r51, %r50, %r27;
	mul.wide.u32 	%rd23, %r51, 4;
	add.s64 	%rd24, %rd6, %rd23;
	and.b32  	%r52, %r3, 31;
	shl.b32 	%r9, %r41, %r52;
	ld.global.u32 	%r54, [%rd24];
	and.b32  	%r55, %r54, %r9;
	setp.eq.s32	%p4, %r55, 0;
	@%p4 bra 	BB6_29;

	shr.u32 	%r56, %r4, %r5;
	and.b32  	%r57, %r56, %r27;
	mul.wide.u32 	%rd25, %r57, 4;
	add.s64 	%rd26, %rd7, %rd25;
	and.b32  	%r58, %r4, 31;
	shl.b32 	%r10, %r41, %r58;
	ld.global.u32 	%r60, [%rd26];
	and.b32  	%r61, %r60, %r10;
	setp.eq.s32	%p5, %r61, 0;
	@%p5 bra 	BB6_29;

	and.b32  	%r11, %r29, 31;
	shr.u32 	%r62, %r6, %r11;
	and.b32  	%r63, %r62, %r27;
	mul.wide.u32 	%rd27, %r63, 4;
	add.s64 	%rd28, %rd8, %rd27;
	ld.global.u32 	%r64, [%rd28];
	and.b32  	%r65, %r64, %r7;
	setp.eq.s32	%p6, %r65, 0;
	@%p6 bra 	BB6_29;

	shr.u32 	%r66, %r2, %r11;
	and.b32  	%r67, %r66, %r27;
	mul.wide.u32 	%rd29, %r67, 4;
	add.s64 	%rd30, %rd9, %rd29;
	ld.global.u32 	%r68, [%rd30];
	and.b32  	%r69, %r68, %r8;
	setp.eq.s32	%p7, %r69, 0;
	@%p7 bra 	BB6_29;

	shr.u32 	%r70, %r3, %r11;
	and.b32  	%r71, %r70, %r27;
	mul.wide.u32 	%rd31, %r71, 4;
	add.s64 	%rd32, %rd10, %rd31;
	ld.global.u32 	%r72, [%rd32];
	and.b32  	%r73, %r72, %r9;
	setp.eq.s32	%p8, %r73, 0;
	@%p8 bra 	BB6_29;

	shr.u32 	%r74, %r4, %r11;
	and.b32  	%r75, %r74, %r27;
	mul.wide.u32 	%rd33, %r75, 4;
	add.s64 	%rd34, %rd11, %rd33;
	ld.global.u32 	%r76, [%rd34];
	and.b32  	%r77, %r76, %r10;
	setp.eq.s32	%p9, %r77, 0;
	@%p9 bra 	BB6_29;

	setp.eq.s32	%p10, %r31, 0;
	mov.u32 	%r96, 0;
	mov.u32 	%r78, -1;
	@%p10 bra 	BB6_23;

	mov.u32 	%r95, %r31;

BB6_11:
	shr.u32 	%r14, %r95, 1;
	add.s32 	%r98, %r14, %r96;
	cvt.u64.u32	%rd35, %r98;
	cvt.u64.u32	%rd36, %r32;
	add.s64 	%rd37, %rd35, %rd36;
	shl.b64 	%rd38, %rd37, 4;
	add.s64 	%rd2, %rd13, %rd38;
	ld.global.u32 	%r16, [%rd2+12];
	setp.gt.u32	%p11, %r4, %r16;
	mov.u32 	%r97, %r41;
	@%p11 bra 	BB6_21;

	setp.lt.u32	%p12, %r4, %r16;
	mov.u32 	%r81, -1;
	@%p12 bra 	BB6_13;
	bra.uni 	BB6_14;

BB6_13:
	mov.u32 	%r97, %r81;
	bra.uni 	BB6_21;

BB6_14:
	ld.global.u32 	%r17, [%rd2+8];
	setp.gt.u32	%p13, %r3, %r17;
	mov.u32 	%r97, %r41;
	@%p13 bra 	BB6_21;

	setp.lt.u32	%p14, %r3, %r17;
	@%p14 bra 	BB6_16;
	bra.uni 	BB6_17;

BB6_16:
	mov.u32 	%r97, %r81;
	bra.uni 	BB6_21;

BB6_17:
	ld.global.u32 	%r18, [%rd2+4];
	setp.gt.u32	%p15, %r2, %r18;
	mov.u32 	%r97, %r41;
	@%p15 bra 	BB6_21;

	setp.lt.u32	%p16, %r2, %r18;
	mov.u32 	%r97, %r81;
	@%p16 bra 	BB6_21;

	ld.global.u32 	%r19, [%rd2];
	setp.gt.u32	%p17, %r6, %r19;
	mov.u32 	%r97, %r41;
	@%p17 bra 	BB6_21;

	setp.lt.u32	%p18, %r6, %r19;
	selp.b32	%r97, -1, 0, %p18;

BB6_21:
	add.s32 	%r87, %r14, 1;
	setp.gt.s32	%p19, %r97, 0;
	selp.b32	%r88, %r87, 0, %p19;
	add.s32 	%r96, %r88, %r96;
	selp.b32	%r89, -1, 0, %p19;
	add.s32 	%r90, %r89, %r95;
	shr.u32 	%r95, %r90, 1;
	setp.eq.s32	%p20, %r97, 0;
	@%p20 bra 	BB6_24;

	setp.ne.s32	%p21, %r95, 0;
	@%p21 bra 	BB6_11;

BB6_23:
	mov.u32 	%r98, %r78;

BB6_24:
	setp.eq.s32	%p22, %r98, -1;
	@%p22 bra 	BB6_29;

	add.s32 	%r25, %r98, %r32;
	mul.wide.u32 	%rd39, %r25, 4;
	add.s64 	%rd40, %rd14, %rd39;
	atom.global.add.u32 	%r92, [%rd40], 1;
	setp.ne.s32	%p23, %r92, 0;
	@%p23 bra 	BB6_29;

	atom.global.add.u32 	%r26, [%rd15], 1;
	setp.lt.u32	%p24, %r26, %r31;
	@%p24 bra 	BB6_28;
	bra.uni 	BB6_27;

BB6_28:
	mul.wide.u32 	%rd41, %r26, 24;
	add.s64 	%rd42, %rd12, %rd41;
	st.global.v2.u32 	[%rd42+16], {%r98, %r25};
	mov.u32 	%r94, 0;
	st.global.v2.u32 	[%rd42+8], {%r94, %r30};
	st.global.u64 	[%rd42], %rd1;
	bra.uni 	BB6_29;

BB6_27:
	atom.global.add.u32 	%r93, [%rd15], -1;

BB6_29:
	ret;
}


  