Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_system_behav xil_defaultlib.tb_top_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/top.v" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/spi_bridge.v" Line 2. Module spi_bridge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/instr_dcd.v" Line 2. Module instr_dcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/regs.v" Line 1. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/pwm_gen.v" Line 2. Module pwm_gen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/top.v" Line 6. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/spi_bridge.v" Line 2. Module spi_bridge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/instr_dcd.v" Line 2. Module instr_dcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/regs.v" Line 1. Module regs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Asus/Desktop/AC-332AA/GENERATOR_SEMNAL_PWM/GENERATOR_SEMNAL_PWM.srcs/sources_1/new/pwm_gen.v" Line 2. Module pwm_gen doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_bridge
Compiling module xil_defaultlib.instr_dcd
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.pwm_gen
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_system_behav
