==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a35tcsg325-2i'
INFO: [HLS 200-10] Analyzing design file 'rx/.apc/.src/main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx/.apc/.src/Sync.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 336.945 ; gain = 12.590 ; free physical = 3022 ; free virtual = 16907
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 336.945 ; gain = 12.590 ; free physical = 3019 ; free virtual = 16907
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [SYNCHK 200-77] Found opaque type argument 'this' of top function 'Sync::correlate'. Possible causes are: (1) the argument is passed by reference; (2) the argument is never used in the function; (3) the argument is of templated class type. 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 710.926 ; gain = 386.570 ; free physical = 2649 ; free virtual = 16623
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 750.781 ; gain = 426.426 ; free physical = 2632 ; free virtual = 16606
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 878.781 ; gain = 554.426 ; free physical = 2446 ; free virtual = 16482
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 878.781 ; gain = 554.426 ; free physical = 2444 ; free virtual = 16480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Sync::correlate' ...
WARNING: [SYN 201-103] Top function name 'Sync::correlate' is not a legal RTL name.
WARNING: [SYN 201-103] Top function name 'Sync::correlate' is not a legal RTL name and is changed to 'Sync_correlate'; this may result in automatic C/RTL co-simulation failure.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Sync_correlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Sync::correlate'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (rx/.apc/.src/Sync.cpp:28) of variable '__r._M_imag.V', rx/.apc/.src/Sync.cpp:24 on array 'accDelay_M_imag_V' and 'load' operation ('__y._M_imag.V', rx/.apc/.src/Sync.cpp:25) on array 'accDelay_M_imag_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.81 seconds; current allocated memory: 450.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 450.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sync_correlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Sync_correlate/d_in_V_M_real_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sync_correlate/d_in_V_M_imag_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sync_correlate/d_out_V_M_real_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Sync_correlate/d_out_V_M_imag_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Sync_correlate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'delayHead' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_delay_M_real_V' to 'Sync_correlate_debkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_delay_M_imag_V' to 'Sync_correlate_decud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'accDelayHead' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_accDelay_M_real_V' to 'Sync_correlate_acdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_accDelay_M_imag_V' to 'Sync_correlate_aceOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'acc_M_real_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_M_imag_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_mul_14s_14s_14_2' to 'Sync_correlate_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_mul_mul_14s_14s_14_1' to 'Sync_correlate_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Sync_correlate_mac_muladd_14s_14s_14s_14_1' to 'Sync_correlate_mahbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Sync_correlate_mahbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Sync_correlate_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Sync_correlate_mug8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sync_correlate'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 451.402 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Sync_correlate_mufYi_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Sync_correlate_debkb_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Sync_correlate_acdEe_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 878.781 ; gain = 554.426 ; free physical = 2439 ; free virtual = 16477
INFO: [SYSC 207-301] Generating SystemC RTL for Sync::correlate.
INFO: [VHDL 208-304] Generating VHDL RTL for Sync::correlate.
INFO: [VLOG 209-307] Generating Verilog RTL for Sync::correlate.
INFO: [HLS 200-112] Total elapsed time: 27.65 seconds; peak allocated memory: 451.402 MB.
