[
    {
        "year": "2002",
        "name": "10th CODES 2002",
        "info": "Estes Park, Colorado, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/2002",
                "sub_name": "Proceedings of the Tenth International Symposium on Hardware/Software Codesign, CODES 2002, Estes Park, Colorado, USA, May 6-8, 2002.",
                "count": 36,
                "papers": [
                    "Codesign-extended applications.",
                    "Algorithmic transformation techniques for efficient exploration of alternative application instances.",
                    "Concurrent execution semantics and sequential simulation algorithms for the metropolis meta-model.",
                    "The design context of concurrent computation systems.",
                    "A language for multiple models of computation.",
                    "FPGA resource and timing estimation from Matlab execution traces.",
                    "Worst-case performance analysis of parallel, communicating software processes.",
                    "Symbolic model checking of Dual Transition Petri Nets.",
                    "Simulation bridge: a framework for multi-processor simulation.",
                    "Metrics for design space exploration of heterogeneous multiprocessor embedded systems.",
                    "Fast processor core selection for WLAN modem using mappability estimation.",
                    "Multi-objective design space exploration using genetic algorithms.",
                    "Scratchpad memory: design alternative for cache on-chip memory in embedded systems.",
                    "Hardware support for real-time embedded multiprocessor system-on-a-chip memory management.",
                    "Large exploration for HW/SW partitioning of multirate and aperiodic real-time systems.",
                    "Program slicing for codesign.",
                    "Compiler-directed customization of ASIP cores.",
                    "A study of CodePack: optimizing embedded code space.",
                    "A novel codesign approach based on distributed virtual machines.",
                    "Optimization and synthesis for complex reactive embedded systems by incremental collapsing.",
                    "Transformation of SDL specifications for system-level timing analysis.",
                    "A strongly polynomial-time algorithm for over-constraint resolution: efficient debugging of timing constraint violations.",
                    "Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints.",
                    "Design of multi-tasking coprocessor control for Eclipse.",
                    "Hardware-software bipartitioning for dynamically reconfigurable systems.",
                    "HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform.",
                    "Fast system-level power profiling for battery-efficient system design.",
                    "Energy savings through compression in embedded Java environments.",
                    "Communication speed selection for embedded systems with networked voltage-scalable processors.",
                    "Pruning-based energy-optimal device scheduling for hard real-time systems.",
                    "Energy frugal tags in reprogrammable I-caches for application-specific embedded processors.",
                    "Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems.",
                    "Locality-conscious process scheduling in embedded systems.",
                    "Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model.",
                    "Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures.",
                    "Extended quasi-static scheduling for formal synthesis and code generation of embedded software."
                ]
            }
        ]
    },
    {
        "year": "2001",
        "name": "9th CODES 2001",
        "info": "Copenhagen, Denmark",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/2001",
                "sub_name": "Proceedings of the Ninth International Symposium on Hardware/Software Codesign, CODES 2001, Copenhagen, Denmark, 2001.",
                "count": 44,
                "papers": [
                    "CODES and co-design: a look back and a look forward.",
                    "The usage of stochastic processes in embedded system specifications.",
                    "Modeling and evaluation of hardware/software designs.",
                    "SystemC: a homogenous environment to test embedded systems.",
                    "Embedded UML: a merger of real-time UML and co-design.",
                    "Hardware/software partitioning of embedded system in OCAPI-xl.",
                    "HW/SW partitioning of an embedded instruction memory decompressor.",
                    "MAGELLAN: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs.",
                    "A practical tool box for system level communication synthesis.",
                    "System canvas: a new design environment for embedded DSP and telecommunication systems.",
                    "Designing domain-specific processors.",
                    "RS-FDRA: a register sensitive software pipelining algorithm for embedded VLIW processors.",
                    "A novel parallel deadlock detection algorithm and architecture.",
                    "Towards effective embedded processors in codesigns: customizable partitioned caches.",
                    "Development cost and size estimation starting from high-level specifications.",
                    "Exploring design space of parallel realizations: MPEG-2 decoder case study.",
                    "Source-level execution time estimation of C programs.",
                    "STARS of MPEG decoder: a case study in worst-case analysis of discrete-event systems.",
                    "Evaluating register file size in ASIP design.",
                    "Generating mixing hardware/software systems from SDL specifications.",
                    "Area-efficient buffer binding based on a novel two-port FIFO structure.",
                    "Deriving hard real-time embedded systems implementations directly from SDL specifications.",
                    "A trace transformation technique for communication refinement.",
                    "A systematic approach to software peripherals for embedded systems.",
                    "A constructive algorithm for memory-aware task assignment and scheduling.",
                    "A constraint-based application model and scheduling techniques for power-aware systems.",
                    "Optimal acyclic fine-grain scheduling with cache effects for embedded and real time systems.",
                    "Scheduling-based code size reduction in processors with indirect addressing mode.",
                    "Task concurrency management methodology to schedule the MPEG4 IM1 player on a highly parallel processor platform.",
                    "Parameterised system design based on genetic algorithms.",
                    "Minimizing system modification in an incremental design approach.",
                    "High-level architectural co-simulation using Esterel and C.",
                    "A generic wrapper architecture for multi-processor SoC cosimulation and design.",
                    "The TACO protocol processor simulation environment.",
                    "Formal synthesis and code generation of embedded real-time software.",
                    "Whole program compilation for embedded software: the ADSL experiment.",
                    "Compiler-directed selection of dynamic memory layouts.",
                    "Logic optimization and code generation for embedded control applications.",
                    "Empirical comparison of software-based error detection and correction techniques for embedded systems.",
                    "Dynamic I/O power management for hard real-time systems.",
                    "Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors.",
                    "Processor frequency setting for energy minimization of streaming multimedia application.",
                    "Retargetable compilation for low power.",
                    "A design framework to efficiently explore energy-delay tradeoffs."
                ]
            }
        ]
    },
    {
        "year": "2000",
        "name": "8th CODES 2000",
        "info": "San Diego, CA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/2000",
                "sub_name": "Proceedings of the Eighth International Workshop on Hardware/Software Codesign, CODES 2000, San Diego, California, USA, 2000.",
                "count": 30,
                "papers": [
                    "Towards a new standard for system-level design.",
                    "On the roles of functions and objects in system specification.",
                    "Compaan: deriving process networks from Matlab for embedded signal processing architectures.",
                    "Modeling industrial embedded systems with UML.",
                    "Energy estimation for 32-bit microprocessors.",
                    "Power optimization of system-level address buses based on software profiling.",
                    "Instruction-level power estimation for embedded VLIW cores.",
                    "Low-power task scheduling for multiple devices.",
                    "Co-design of interleaved memory systems.",
                    "Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off.",
                    "Storage requirement estimation for data intensive applications with partially fixed execution ordering.",
                    "Performance estimation for embedded systems with data and control dependencies.",
                    "Program path analysis to bound cache-related preemption delay in preemptive real-time systems.",
                    "Fast performance prediction for periodic task systems.",
                    "Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model.",
                    "Software performance estimation strategies in a system-level design tool.",
                    "A method to derive application-specific embedded processing cores.",
                    "Linking codesign and reuse in embedded systems design.",
                    "Parameterized system design.",
                    "Extended design reuse trade-offs in hardware-software architecture mapping.",
                    "Task response time optimization using cost-based operation motion.",
                    "Heuristic tradeoffs between latency and energy consumption in register assignment.",
                    "Code compression as a variable in hardware/software co-design.",
                    "A generic tool set for application specific processor architectures.",
                    "Frequency interleaving as a codesign scheduling paradigm.",
                    "Automatic test bench generation for simulation-based validation.",
                    "Heterogeneous modeling and simulation of embedded systems in El Greco.",
                    "Wireless protocols design: challenges and opportunities.",
                    "ASDEN: a comprehensive design framework vision for automotive electronic control systems.",
                    "A novel codesign methodology for real-time embedded COTS multiprocessor-based signal processing systems."
                ]
            }
        ]
    },
    {
        "year": "1999",
        "name": "7th CODES 1999",
        "info": "Rome, Italy",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/1999",
                "sub_name": "Proceedings of the Seventh International Workshop on Hardware/Software Codesign, CODES 1999, Rome, Italy, 1999.",
                "count": 42,
                "papers": [
                    "Development of an optimizing compiler for a Fujitsu fixed-point digital signal processor.",
                    "Instruction set selection for ASIP design.",
                    "Resource constrained dataflow retiming heuristics for VLIW ASIPs.",
                    "An ASIP design methodology for embedded systems.",
                    "Automatic detection of recurring operation patterns.",
                    "A flexible code generation framework for the design of application specific programmable processors.",
                    "An MPEG-2 decoder case study as a driver for a system level design methodology.",
                    "Timed executable system specification of an ADSL modem using a C++ based design environment: a case study.",
                    "Flexible design of SPARC cores: a quantitative study.",
                    "Hardware/software co-design of an avionics communication protocol interface system: an industrial case study.",
                    "Multilanguage design of heterogeneous systems.",
                    "The case for a configure-and-execute paradigm.",
                    "Designing digital video systems: modeling and scheduling.",
                    "Fast prototyping: a system design flow for fast design, prototyping and efficient IP reuse.",
                    "Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors.",
                    "Using codesign techniques to support analog functionality.",
                    "A compilation-based software estimation scheme for hardware/software co-simulation.",
                    "A probabilistic performance metric for real-time system design.",
                    "Iterative cache simulation of embedded CPUs with trace stripping.",
                    "Optimizing geographically distributed timed cosimulation by hierarchically grouped messages.",
                    "Peer-based multithreaded executable co-specification.",
                    "Timing coverification of concurrent embedded real-time systems.",
                    "Worst-case analysis of discrete systems based on conditional abstractions.",
                    "A unified formal model of ISA and FSMD.",
                    "Co-design tool construction using APICES.",
                    "Graph based communication analysis for hardware/software codesign.",
                    "System synthesis utilizing a layered functional model.",
                    "Communication refinement in video systems on chip.",
                    "Compiling Esterel into sequential code.",
                    "Power estimation for architectural exploration of HW/SW communication on system-level buses.",
                    "Software controlled power management.",
                    "A statechart based HW/SW codesign system.",
                    "3D exploration of software schedules for DSP algorithms.",
                    "Scheduling hardware/software systems using symbolic techniques.",
                    "Scheduling with optimized communication for time-triggered embedded systems.",
                    "A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling.",
                    "Embedded system synthesis under memory constraints.",
                    "Overhead effects in real-time preemptive schedules.",
                    "System-level partitioning with uncertainty.",
                    "Timing-driven HW/SW codesign based on task structuring and process timing simulation.",
                    "Aspects of system-level design.",
                    "How standards will enable hardware/software co-design."
                ]
            }
        ]
    },
    {
        "year": "1998",
        "name": "6th CODES 1998",
        "info": "Seattle, Washington, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/1998",
                "sub_name": "Proceedings of the Sixth International Workshop on Hardware/Software Codesign, CODES 1998, Seattle, Washington, USA, March 15-18, 1998.",
                "count": 22,
                "papers": [
                    "An analysis-based approach to composition of distributed embedded systems.",
                    "Combining multiple models of computation for scheduling and allocation.",
                    "Modeling reactive systems in Java.",
                    "Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder.",
                    "HiPART: a new hierarchical semi-interactive HW-/SW partitioning approach with fast debugging for real-time embedded systems.",
                    "Towards interprocess communication and interface synthesis for a heterogeneous real-time rapid prototyping environment.",
                    "Domain-specific interface generation from dataflow specifications.",
                    "Communication synthesis and HW/SW integration for embedded system design.",
                    "Communication estimation for hardware/software codesign.",
                    "Software timing analysis using HW/SW cosimulation and instruction set simulator.",
                    "Optimistic distributed timed cosimulation based on thread simulation model.",
                    "Fast dynamic analysis of complex HW/SW-systems based on abstract state machine models.",
                    "A path analysis based partitioning for time constrained embedded systems.",
                    "Schedulability analysis of heterogeneous systems for performance message sequence chart.",
                    "TGFF: task graphs for free.",
                    "A hardware/software prototyping environment for dynamically reconfigurable embedded systems.",
                    "Hardware/software co-design of an ATM network interface card: a case study.",
                    "A case study on modeling shared memory access effects during performance analysis of HW/SW systems.",
                    "The construction of a retargetable simulator for an architecture template.",
                    "HDL code restructuring using timed decision tables.",
                    "RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns.",
                    "Memory size estimation for multimedia applications."
                ]
            }
        ]
    },
    {
        "year": "1997",
        "name": "5th CODES/CASHE 1997",
        "info": "Braunschweig, Germany",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/1997",
                "sub_name": "Proceedings of the Fifth International Workshop on Hardware/Software Codesign, CODES/CASHE 1997, March 24-26, 1997, Braunschweig, Germany.",
                "count": 27,
                "papers": [
                    "Enforcing Schedulability of Multi-Task Systems by Hardware-Software Codesign.",
                    "An Approach to Mixed Systems Co-Synthesis.",
                    "Critical path driven cosynthesis for heterogeneous target architectures.",
                    "A generic multi-unit architecture for codesign methodologies.",
                    "An Event-Driven Multi-Threading Architecture for Embedded Systems.",
                    "Design-For-Debug in Hardware/Software Co-Design.",
                    "Modifying Min-Cut for Hardware and Software Functional Partitioning.",
                    "Software Implementation Techniques for Hw/Sw Embedded Systems.",
                    "System level memory optimization for hardware-software co-design.",
                    "Trade-offs in the design of mixed hardware-software systems-a perspective from industry.",
                    "Communication Synthesis for Embedded Systems with Global Considerations.",
                    "Interface Optimization During Hardware-Software Partitioning.",
                    "An Object-Oriented Communication Library for Hardware-Software CoDesign.",
                    "The importance of interfaces: a HW/SW codesign case study.",
                    "Automatic Generation of a Real-Time Operating System for Embedded Systems.",
                    "Software Architecture Synthesis for Retargetable Real-time Embedded Systems.",
                    "A Flexible Model for Evaluating the Behavior of Hardware/Software Systems.",
                    "A Codesign Environment Supporting Hardware/Software Modeling at Different Levels of Detail.",
                    "Optimizing communication in embedded system co-simulation.",
                    "Modeling micro-controller peripherals for high-level co-simulation and synthesis.",
                    "Software acceleration using programmable logic: is it worth the effort?",
                    "Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators.",
                    "A Hardware/Software Codesign Method for a General Purpose Reconfigurable Co-Processor.",
                    "A HW/SW co-design environment for multi-media equipments development using inverse problem.",
                    "Architecture Synthesis and Partitioning of Real-Time Systems: A Comparison of Three Heuristic Search Strategies.",
                    "An evolutionary approach to system-level synthesis.",
                    "Approach to the Synthesis of HW and SW in Codesign."
                ]
            }
        ]
    },
    {
        "year": "1996",
        "name": "4th CODES 1996",
        "info": "Pittsburgh, PA, USA",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/1996",
                "sub_name": "Proceedings of the Forth International Workshop on Hardware/Software Codesign, CODES 1996, Pittsburgh, PA, USA, March 18-20, 1996.",
                "count": 16,
                "papers": [
                    "Embedded Architecture Co-Synthesis and System Integration.",
                    "A Multi-Level Transformation Approach to HW/SW Codesign: A Case Study.",
                    "Fully Parallel Hardware/Software Codesign for Multi-Dimensional DSP Applications.",
                    "A Co-Design Methodology Based on Formal Specification and High-level Estimation.",
                    "Speed-up estimation for HW/SW-systems.",
                    "A framework for interactive analysis of timing constraints in embedded systems.",
                    "The Interplay of Run-Time Estimation and Granularity in HW/SW Partitioning.",
                    "Partitioning and Exploration Strategies in the TOSCA Co-Design Flow.",
                    "Process Partitioning for Distributed Embedded Systems.",
                    "Two-level Partitioning of Image Processing Algorithms for the Parallel Map-oriented Machine.",
                    "PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning.",
                    "A Model for the Coanalysis of Hardware and Software Architectures.",
                    "A Case Study in Co-Design of Communication Controllers.",
                    "Towards a Model for Hardware and Software Functional Partitioning.",
                    "Implications of Codesign as a Natural Constituent of a Systems Engineering Discipline for Computer Based Systems.",
                    "Uninterpreted Co-Simulation for Performance Evaluation of Hw/Sw Systems."
                ]
            }
        ]
    },
    {
        "year": "1994",
        "name": "3rd CODES 1994",
        "info": "Grenoble, France",
        "venues": [
            {
                "sub_name_abbr": "conf/codes/1994",
                "sub_name": "Proceedings of the Third International Workshop on Hardware/Software Codesign, CODES 1994, Grenoble, France, September 22-24, 1994.",
                "count": 28,
                "papers": [
                    "A methodology for control-dominated systems codesign.",
                    "A prototyping environment for hardware/software codesign in the COBRA project.",
                    "COSMOS: a codesign approach for communicating systems.",
                    "Towards a multi-formalism framework for architectural synthesis: the ASAR project.",
                    "Configuration-level hardware/software partitioning for real-time embedded systems.",
                    "A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem.",
                    "VHDL system-level specification and partitioning in a hardware/software co-synthesis environment.",
                    "Constrained software generation for hardware-software systems.",
                    "An example of applying the codesign method MOOSE.",
                    "Design flow for hardware/software cosynthesis of a video compression system.",
                    "The priority queue as an example of hardware/software codesign.",
                    "TigerSwitch: a case study in embedded computing system design.",
                    "An approach to the adaptation of estimated cost parameters in the COSYMA system.",
                    "Automatic exploration of VLIW processor architectures from a designer's experience based specification.",
                    "Redesigning hardware-software systems.",
                    "Flexible modeling environment for embedded systems design.",
                    "A codesign case study in computer graphics.",
                    "A CoDesign experience with the MCSE methodology.",
                    "New architectures for smart cards: the OCEAN approach.",
                    "Interface models.",
                    "A dynamic dataflow model suitable for efficient mixed hardware and software implementations of DSP applications.",
                    "Towards a theory for hardware/software codesign.",
                    "Towards a declarative framework for hardware-software codesign.",
                    "Hardware/software selected cycle solution.",
                    "Software/hardware Co-Design in the MuSE environment.",
                    "CASTLE: an interactive environment for HW-SW Co-Design.",
                    "Towards provably correct hardware/software partitioning using occam.",
                    "A case study in computer-aided codesign of embedded controllers."
                ]
            }
        ]
    }
]