<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Thu Nov 23 22:13:54 2017


Command Line:  synthesis -f vga_leds_seg7_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = vga_leds.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7 (searchpath added)
-p D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/impl1 (searchpath added)
-p E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7 (searchpath added)
Verilog design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/display.v
Verilog design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/hvsync.v
Verilog design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/vga_leds.v
Verilog design file = E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/main_pll.v
NGD file = vga_leds_seg7_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v. VERI-1482
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(9): identifier NUM_RED_LEDS is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(10): identifier NUM_GREEN_LEDS is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(11): identifier NUM_SEGMENTS is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(32): identifier r_hsync is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(33): identifier r_vsync is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(34): identifier red_word is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(35): identifier green_word is used before its declaration. VERI-1875
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(36): identifier blue_word is used before its declaration. VERI-1875
Analyzing Verilog file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/hvsync.v. VERI-1482
Analyzing Verilog file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/vga_leds.v. VERI-1482
Analyzing Verilog file e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/main_pll.v. VERI-1482
Analyzing Verilog file D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): vga_leds
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/vga_leds.v(2): compiling module vga_leds. VERI-1018
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/main_pll.v(8): compiling module main_pll. VERI-1018
INFO - synthesis: D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(5): compiling module display. VERI-1018
INFO - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/hvsync.v(6): compiling module hvsync. VERI-1018
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(78): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(79): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(136): expression size 8 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(137): expression size 8 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(138): expression size 8 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(139): expression size 8 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(140): expression size 8 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(141): expression size 8 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(151): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(158): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(165): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(168): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(171): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(174): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(177): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(180): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(187): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(190): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(193): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(196): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(199): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(202): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(205): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(208): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(211): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(214): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(217): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(220): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(228): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(231): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(234): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(237): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(240): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(243): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(250): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(253): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(256): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(259): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(262): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(265): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(268): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(271): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(274): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(277): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(280): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(283): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(291): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(294): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(297): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(300): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(303): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/display.v(306): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: e:/projects/prj_fpga_lattice/prj_ve-lcmxo27000hc/lcmx_prj/projects/vga_leds_seg7/vga_leds.v(42): actual bit length 32 differs from formal bit length 24 for port segments. VERI-1330
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = vga_leds.
WARNING - synthesis: I/O Port LED[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[0] 's net has no driver and is unused.
######## Missing driver on net LED[7]. Patching with GND.
######## Missing driver on net LED[6]. Patching with GND.
######## Missing driver on net LED[5]. Patching with GND.
######## Missing driver on net LED[4]. Patching with GND.
######## Missing driver on net LED[3]. Patching with GND.
######## Missing driver on net LED[2]. Patching with GND.
######## Missing driver on net LED[1]. Patching with GND.
######## Missing driver on net LED[0]. Patching with GND.



GSR instance connected to net KEY0_c.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i0 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i1.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i8 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i8.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i15 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i14.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i7 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i7.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i14 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i13.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i13 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i12.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i12 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i11.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i11 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i10.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i10 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i9.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i9 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i8.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i8 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i7.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i7 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i6.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i6 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i5.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i5 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i4.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i4 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i3.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i3 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i2.
Duplicate register/latch removal. \r_3__I_0/green_leds_fixed_i0_i2 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i1.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i6 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i7.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i5 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i6.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i0 is a one-to-one match with \r_3__I_0/red_leds_fixed_i0_i0.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i4 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i5.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i3 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i4.
Duplicate register/latch removal. \r_3__I_0/segments_fixed_i0_i2 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i3.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i15 is a one-to-one match with \r_3__I_0/segments_fixed_i0_i15.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i14 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i15.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i13 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i14.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i12 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i13.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i11 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i12.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i10 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i11.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i9 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i10.
Duplicate register/latch removal. \r_3__I_0/red_leds_fixed_i0_i1 is a one-to-one match with \r_3__I_0/green_leds_fixed_i0_i2.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in vga_leds_drc.log.
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/dev/lattice/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file vga_leds_seg7_impl1.ngd.

################### Begin Area Report (vga_leds)######################
Number of register bits => 138 of 7209 (1 % )
CCU2D => 34
EHXPLLJ => 1
FD1P3AX => 65
FD1S3AX => 47
FD1S3BX => 4
FD1S3DX => 21
FD1S3IX => 1
GSR => 1
IB => 3
L6MUX21 => 11
LUT4 => 294
OB => 22
PFUMX => 28
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : main_pll_inst/w_clk_video, loads : 125
  Net : r_3__I_0/u_hvsync/w_hsync, loads : 14
  Net : CLK50MHZ_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : KEY1_c, loads : 40
  Net : r_3__I_0/red_leds_fixed_15__N_208, loads : 25
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : KEY1_c, loads : 40
  Net : r_3__I_0/u_hvsync/w_pixel_count_5, loads : 39
  Net : r_3__I_0/u_hvsync/w_pixel_count_7, loads : 28
  Net : w_locked_N_2, loads : 25
  Net : r_3__I_0/red_leds_fixed_15__N_208, loads : 25
  Net : r_3__I_0/u_hvsync/w_pixel_count_6, loads : 23
  Net : r_3__I_0/n4586, loads : 16
  Net : r_3__I_0/u_hvsync/w_pixel_count_8, loads : 15
  Net : r_3__I_0/u_hvsync/w_line_count_4, loads : 15
  Net : r_3__I_0/n4566, loads : 14
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \r_3__I_0/w_hsync]       |  200.000 MHz|  128.469 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets w_clk_video]             |  200.000 MHz|   62.360 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 72.480  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.844  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
