

================================================================
== Vivado HLS Report for 'rozmycie'
================================================================
* Date:           Wed Jan  8 11:40:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Rozmycie_Gaussa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4618012|  4618012|  4618012|  4618012|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUT_LOOP_IN_LOOP  |  4618010|  4618010|        11|          5|          1|  923601|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%okno_val_0_1 = alloca i8"   --->   Operation 14 'alloca' 'okno_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%okno_val_0_2 = alloca i8"   --->   Operation 15 'alloca' 'okno_val_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%okno_val_1_1 = alloca i8"   --->   Operation 16 'alloca' 'okno_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%okno_val_1_2 = alloca i8"   --->   Operation 17 'alloca' 'okno_val_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%okno_val_2_1 = alloca i8"   --->   Operation 18 'alloca' 'okno_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%okno_val_2_2 = alloca i8"   --->   Operation 19 'alloca' 'okno_val_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%okno_val_0_0_1 = alloca i8"   --->   Operation 20 'alloca' 'okno_val_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp2_1 = alloca i32"   --->   Operation 21 'alloca' 'tmp2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i32"   --->   Operation 22 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str60, i32 0, i32 0, [1 x i8]* @p_str61, [1 x i8]* @p_str62, [1 x i8]* @p_str63, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str64, [1 x i8]* @p_str65)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str53, i32 0, i32 0, [1 x i8]* @p_str54, [1 x i8]* @p_str55, [1 x i8]* @p_str56, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str57, [1 x i8]* @p_str58)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%buffer_val_0 = alloca [1280 x i8], align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:30]   --->   Operation 25 'alloca' 'buffer_val_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%buffer_val_1 = alloca [1280 x i8], align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:30]   --->   Operation 26 'alloca' 'buffer_val_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->Rozmycie_Gaussa/.settings/filtrGauss.cpp:30]   --->   Operation 27 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->Rozmycie_Gaussa/.settings/filtrGauss.cpp:30]   --->   Operation 28 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:33]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge9 ]"   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_mid2, %._crit_edge9 ]" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %0 ], [ %j, %._crit_edge9 ]"   --->   Operation 32 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%okno_val_0_1_load = load i8* %okno_val_0_1"   --->   Operation 33 'load' 'okno_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%okno_val_0_2_load = load i8* %okno_val_0_2" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 34 'load' 'okno_val_0_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%okno_val_1_1_load = load i8* %okno_val_1_1"   --->   Operation 35 'load' 'okno_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%okno_val_1_2_load = load i8* %okno_val_1_2" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 36 'load' 'okno_val_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%okno_val_2_1_load = load i8* %okno_val_2_1"   --->   Operation 37 'load' 'okno_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%okno_val_2_2_load = load i8* %okno_val_2_2" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 38 'load' 'okno_val_2_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.44ns)   --->   "%exitcond_flatten = icmp eq i20 %indvar_flatten, -124975"   --->   Operation 39 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.19ns)   --->   "%indvar_flatten_next = add i20 %indvar_flatten, 1"   --->   Operation 40 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i8 %okno_val_2_1_load, i8* %okno_val_2_2"   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i8 %okno_val_1_1_load, i8* %okno_val_1_2"   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i8 %okno_val_0_1_load, i8* %okno_val_0_2"   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %3, label %.reset"   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:33]   --->   Operation 45 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %col_assign, -767" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 46 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%col_assign_mid2 = select i1 %exitcond, i11 0, i11 %col_assign" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 47 'select' 'col_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.77ns)   --->   "%tmp_mid1 = icmp ult i10 %i_1, -304" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 48 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %i, -304" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 49 'icmp' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 50 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_1, i32 1, i32 9)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 51 'partselect' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.66ns)   --->   "%icmp1 = icmp ne i9 %tmp_1, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 52 'icmp' 'icmp1' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i, i32 1, i32 9)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 53 'partselect' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.66ns)   --->   "%icmp2 = icmp ne i9 %tmp_2, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 54 'icmp' 'icmp2' <Predicate = (!exitcond_flatten)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%tmp_1_mid2 = select i1 %exitcond, i1 %icmp1, i1 %icmp2" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 55 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.77ns)   --->   "%tmp_2_mid1 = icmp ne i10 %i_1, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:64]   --->   Operation 56 'icmp' 'tmp_2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.77ns)   --->   "%tmp_s = icmp ne i10 %i, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:64]   --->   Operation 57 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.99ns)   --->   "%tmp_2_mid2 = select i1 %exitcond, i1 %tmp_2_mid1, i1 %tmp_s" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:64]   --->   Operation 58 'select' 'tmp_2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.68ns)   --->   "%i_mid2 = select i1 %exitcond, i10 %i_1, i10 %i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 59 'select' 'i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.88ns)   --->   "%tmp_4 = icmp ult i11 %col_assign_mid2, -768" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 60 'icmp' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = zext i11 %col_assign_mid2 to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 61 'zext' 'tmp_6' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_val_1_addr = getelementptr [1280 x i8]* %buffer_val_1, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 62 'getelementptr' 'buffer_val_1_addr' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%buffer_val_1_load = load i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 63 'load' 'buffer_val_1_load' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_val_0_addr = getelementptr [1280 x i8]* %buffer_val_0, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 64 'getelementptr' 'buffer_val_0_addr' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%buffer_val_0_load = load i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 65 'load' 'buffer_val_0_load' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%coeff_tab_V_load = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 0), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 66 'load' 'coeff_tab_V_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 67 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_3 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 3), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 67 'load' 'coeff_tab_V_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 68 [1/1] (1.88ns)   --->   "%tmp_8 = icmp ne i11 %col_assign_mid2, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:64]   --->   Operation 68 'icmp' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%or_cond6 = and i1 %tmp_2_mid2, %tmp_8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:64]   --->   Operation 69 'and' 'or_cond6' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %or_cond6, label %2, label %._crit_edge9" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:64]   --->   Operation 70 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%buffer_val_1_load = load i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 71 'load' 'buffer_val_1_load' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%buffer_val_0_load = load i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 72 'load' 'buffer_val_0_load' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i8 %buffer_val_0_load, i8* %buffer_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->Rozmycie_Gaussa/.settings/filtrGauss.cpp:43]   --->   Operation 73 'store' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp1 = zext i8 %buffer_val_0_load to i32" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 74 'zext' 'tmp1' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp2 = zext i8 %buffer_val_1_load to i32" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 75 'zext' 'tmp2' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %tmp1, i32* %tmp1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:44]   --->   Operation 76 'store' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %tmp2, i32* %tmp2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:45]   --->   Operation 77 'store' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %insert_top_row.exit, label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:46]   --->   Operation 78 'br' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 79 'specregionbegin' 'tmp_7' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 80 'specprotocol' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.63ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_V)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 81 'read' 'tmp_14' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp_7)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 82 'specregionend' 'empty' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "store i8 %tmp_14, i8* %buffer_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->Rozmycie_Gaussa/.settings/filtrGauss.cpp:48]   --->   Operation 83 'store' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %tmp_14, i8* %okno_val_0_0_1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Rozmycie_Gaussa/.settings/filtrGauss.cpp:47]   --->   Operation 84 'store' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:49]   --->   Operation 85 'br' <Predicate = (!exitcond_flatten & tmp_4 & tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%coeff_tab_V_load = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 0), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 86 'load' 'coeff_tab_V_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_1 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 1), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 87 'load' 'coeff_tab_V_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 88 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_3 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 3), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 88 'load' 'coeff_tab_V_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_8 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 8), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 89 'load' 'coeff_tab_V_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 4 <SV = 3> <Delay = 6.49>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_1 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 1), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 90 'load' 'coeff_tab_V_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_2 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 2), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 91 'load' 'coeff_tab_V_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_4 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 4), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 92 'load' 'coeff_tab_V_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 93 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_8 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 8), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 93 'load' 'coeff_tab_V_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V_2_2_i = sext i8 %coeff_tab_V_load_8 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 94 'sext' 'lhs_V_2_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_2_2_i = zext i8 %okno_val_2_2_load to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 95 'zext' 'rhs_V_2_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (4.17ns)   --->   "%ret_V_2_2_i = mul i16 %rhs_V_2_2_i, %lhs_V_2_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 96 'mul' 'ret_V_2_2_i' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.43>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%okno_val_0_1_load_1 = load i8* %okno_val_0_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 97 'load' 'okno_val_0_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%okno_val_0_0_2 = load i8* %okno_val_0_0_1"   --->   Operation 98 'load' 'okno_val_0_0_2' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.24ns)   --->   "%okno_val_0_0 = select i1 %tmp_4, i8 %okno_val_0_0_2, i8 %okno_val_0_1_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 99 'select' 'okno_val_0_0' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%lhs_V_0_i = sext i8 %coeff_tab_V_load to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 100 'sext' 'lhs_V_0_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%rhs_V_0_i = zext i8 %okno_val_0_0 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 101 'zext' 'rhs_V_0_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (4.17ns)   --->   "%ret_V_0_i = mul i16 %rhs_V_0_i, %lhs_V_0_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 102 'mul' 'ret_V_0_i' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V_0_1_i = sext i8 %coeff_tab_V_load_1 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 103 'sext' 'lhs_V_0_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%rhs_V_0_1_i = zext i8 %okno_val_0_1_load_1 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 104 'zext' 'rhs_V_0_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_0_1_i = mul i16 %rhs_V_0_1_i, %lhs_V_0_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 105 'mul' 'ret_V_0_1_i' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_2 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 2), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 106 'load' 'coeff_tab_V_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_4 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 4), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 107 'load' 'coeff_tab_V_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 108 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_5 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 5), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 108 'load' 'coeff_tab_V_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 109 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_6 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 6), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 109 'load' 'coeff_tab_V_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 110 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i16 %ret_V_0_i, %ret_V_0_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 110 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "store i8 %okno_val_0_0, i8* %okno_val_0_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 111 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.49>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%okno_val_1_1_load_1 = load i8* %okno_val_1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 112 'load' 'okno_val_1_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%okno_val_2_1_load_1 = load i8* %okno_val_2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 113 'load' 'okno_val_2_1_load_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp2_1_load = load i32* %tmp2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:53]   --->   Operation 114 'load' 'tmp2_1_load' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp1_1_load = load i32* %tmp1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:54]   --->   Operation 115 'load' 'tmp1_1_load' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%okno_val_2_0_1 = trunc i32 %tmp2_1_load to i8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:53]   --->   Operation 116 'trunc' 'okno_val_2_0_1' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%okno_val_1_0_1 = trunc i32 %tmp1_1_load to i8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:54]   --->   Operation 117 'trunc' 'okno_val_1_0_1' <Predicate = (!exitcond_flatten & tmp_4)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.24ns)   --->   "%okno_val_2_0 = select i1 %tmp_4, i8 %okno_val_2_0_1, i8 %okno_val_2_1_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 118 'select' 'okno_val_2_0' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.24ns)   --->   "%okno_val_1_0 = select i1 %tmp_4, i8 %okno_val_1_0_1, i8 %okno_val_1_1_load_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 119 'select' 'okno_val_1_0' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign_mid2, i32 1, i32 10)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 120 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.77ns)   --->   "%icmp = icmp ne i10 %tmp_12, 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 121 'icmp' 'icmp' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_5 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 5), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 122 'load' 'coeff_tab_V_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%lhs_V_1_2_i = sext i8 %coeff_tab_V_load_5 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 123 'sext' 'lhs_V_1_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_V_1_2_i = zext i8 %okno_val_1_2_load to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 124 'zext' 'rhs_V_1_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (4.17ns)   --->   "%ret_V_1_2_i = mul i16 %rhs_V_1_2_i, %lhs_V_1_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 125 'mul' 'ret_V_1_2_i' <Predicate = (!exitcond_flatten)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_6 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 6), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 126 'load' 'coeff_tab_V_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_6 : Operation 127 [2/2] (2.32ns)   --->   "%coeff_tab_V_load_7 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 7), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 127 'load' 'coeff_tab_V_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "store i8 %okno_val_2_0, i8* %okno_val_2_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 128 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %okno_val_1_0, i8* %okno_val_1_1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 129 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign_mid2, 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 130 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.19>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%lhs_V_0_2_i = sext i8 %coeff_tab_V_load_2 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 131 'sext' 'lhs_V_0_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%rhs_V_0_2_i = zext i8 %okno_val_0_2_load to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 132 'zext' 'rhs_V_0_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_0_2_i = mul i16 %rhs_V_0_2_i, %lhs_V_0_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 133 'mul' 'ret_V_0_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%lhs_V_1_i = sext i8 %coeff_tab_V_load_3 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 134 'sext' 'lhs_V_1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%rhs_V_1_i = zext i8 %okno_val_1_0 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 135 'zext' 'rhs_V_1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (4.17ns)   --->   "%ret_V_1_i = mul i16 %rhs_V_1_i, %lhs_V_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 136 'mul' 'ret_V_1_i' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/2] (2.32ns)   --->   "%coeff_tab_V_load_7 = load i8* getelementptr inbounds ([9 x i8]* @coeff_tab_V, i64 0, i64 7), align 1" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 137 'load' 'coeff_tab_V_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 138 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i16 %ret_V_1_i, %ret_V_0_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 138 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_V_2_1_i = sext i8 %coeff_tab_V_load_7 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 139 'sext' 'lhs_V_2_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%rhs_V_2_1_i = zext i8 %okno_val_2_1_load_1 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 140 'zext' 'rhs_V_2_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_2_1_i = mul i16 %rhs_V_2_1_i, %lhs_V_2_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 141 'mul' 'ret_V_2_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (2.07ns)   --->   "%tmp5 = add i16 %tmp6, %tmp7" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 142 'add' 'tmp5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i16 %ret_V_2_2_i, %ret_V_2_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 143 'add' 'tmp11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V_1_1_i = sext i8 %coeff_tab_V_load_4 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 144 'sext' 'lhs_V_1_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_V_1_1_i = zext i8 %okno_val_1_1_load_1 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 145 'zext' 'rhs_V_1_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_1_1_i = mul i16 %rhs_V_1_1_i, %lhs_V_1_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 146 'mul' 'ret_V_1_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 147 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i16 %ret_V_1_2_i, %ret_V_1_1_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 147 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 10.2>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%lhs_V_2_i = sext i8 %coeff_tab_V_load_6 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 148 'sext' 'lhs_V_2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_2_i = zext i8 %okno_val_2_0 to i16" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 149 'zext' 'rhs_V_2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_2_i = mul i16 %rhs_V_2_i, %lhs_V_2_i" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 150 'mul' 'ret_V_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 151 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i16 %ret_V_2_i, %tmp11" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 151 'add' 'tmp10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 %tmp9, %tmp10" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 152 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 153 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_V_2_2_i = add i16 %tmp5, %tmp8" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:76->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 153 'add' 'acc_V_2_2_i' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.88>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @OUT_LOOP_IN_LOOP_str)"   --->   Operation 154 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 155 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:34]   --->   Operation 156 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:36]   --->   Operation 157 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader.preheader.i.i, label %._crit_edge_ifconv" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:42]   --->   Operation 158 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp3 = and i1 %tmp_1_mid2, %icmp" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 159 'and' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp4 = and i1 %tmp_mid2, %tmp_4" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 160 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%or_cond5 = and i1 %tmp4, %tmp3" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 161 'and' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%v0_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_V_2_2_i, i32 8, i32 15)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:79->Rozmycie_Gaussa/.settings/filtrGauss.cpp:60]   --->   Operation 162 'partselect' 'v0_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_13 = select i1 %or_cond5, i8 %v0_assign, i8 0" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:59]   --->   Operation 163 'select' 'tmp_13' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 164 'specregionbegin' 'tmp_3' <Predicate = (or_cond6)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 165 'specprotocol' <Predicate = (or_cond6)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_V, i8 %tmp_13)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 166 'write' <Predicate = (or_cond6)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_3)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 167 'specregionend' 'empty_10' <Predicate = (or_cond6)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:65]   --->   Operation 168 'br' <Predicate = (or_cond6)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_5)" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:66]   --->   Operation 169 'specregionend' 'empty_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 170 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [Rozmycie_Gaussa/.settings/filtrGauss.cpp:68]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coeff_tab_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
okno_val_0_1        (alloca         ) [ 00111111111110]
okno_val_0_2        (alloca         ) [ 00111111111110]
okno_val_1_1        (alloca         ) [ 00111111111110]
okno_val_1_2        (alloca         ) [ 00111111111110]
okno_val_2_1        (alloca         ) [ 00111111111110]
okno_val_2_2        (alloca         ) [ 00111111111110]
okno_val_0_0_1      (alloca         ) [ 00111111111110]
tmp2_1              (alloca         ) [ 00111111111110]
tmp1_1              (alloca         ) [ 00111111111110]
StgValue_23         (specinterface  ) [ 00000000000000]
StgValue_24         (specinterface  ) [ 00000000000000]
buffer_val_0        (alloca         ) [ 00111111111110]
buffer_val_1        (alloca         ) [ 00111111111110]
rbegin_i            (specregionbegin) [ 00000000000000]
rend_i              (specregionend  ) [ 00000000000000]
StgValue_29         (br             ) [ 01111111111110]
indvar_flatten      (phi            ) [ 00100000000000]
i                   (phi            ) [ 00100000000000]
col_assign          (phi            ) [ 00100000000000]
okno_val_0_1_load   (load           ) [ 00000000000000]
okno_val_0_2_load   (load           ) [ 00111111000000]
okno_val_1_1_load   (load           ) [ 00000000000000]
okno_val_1_2_load   (load           ) [ 00011110000000]
okno_val_2_1_load   (load           ) [ 00000000000000]
okno_val_2_2_load   (load           ) [ 00011000000000]
exitcond_flatten    (icmp           ) [ 00111111111110]
indvar_flatten_next (add            ) [ 01111111111110]
StgValue_41         (store          ) [ 00000000000000]
StgValue_42         (store          ) [ 00000000000000]
StgValue_43         (store          ) [ 00000000000000]
StgValue_44         (br             ) [ 00000000000000]
i_1                 (add            ) [ 00000000000000]
exitcond            (icmp           ) [ 00000000000000]
col_assign_mid2     (select         ) [ 00011110000000]
tmp_mid1            (icmp           ) [ 00000000000000]
tmp                 (icmp           ) [ 00000000000000]
tmp_mid2            (select         ) [ 00111111111110]
tmp_1               (partselect     ) [ 00000000000000]
icmp1               (icmp           ) [ 00000000000000]
tmp_2               (partselect     ) [ 00000000000000]
icmp2               (icmp           ) [ 00000000000000]
tmp_1_mid2          (select         ) [ 00111111111110]
tmp_2_mid1          (icmp           ) [ 00000000000000]
tmp_s               (icmp           ) [ 00000000000000]
tmp_2_mid2          (select         ) [ 00000000000000]
i_mid2              (select         ) [ 01111111111110]
tmp_4               (icmp           ) [ 00111111111110]
tmp_6               (zext           ) [ 00000000000000]
buffer_val_1_addr   (getelementptr  ) [ 00010000000000]
buffer_val_0_addr   (getelementptr  ) [ 00010000000000]
tmp_8               (icmp           ) [ 00000000000000]
or_cond6            (and            ) [ 00111111111110]
StgValue_70         (br             ) [ 00000000000000]
buffer_val_1_load   (load           ) [ 00000000000000]
buffer_val_0_load   (load           ) [ 00000000000000]
StgValue_73         (store          ) [ 00000000000000]
tmp1                (zext           ) [ 00000000000000]
tmp2                (zext           ) [ 00000000000000]
StgValue_76         (store          ) [ 00000000000000]
StgValue_77         (store          ) [ 00000000000000]
StgValue_78         (br             ) [ 00000000000000]
tmp_7               (specregionbegin) [ 00000000000000]
StgValue_80         (specprotocol   ) [ 00000000000000]
tmp_14              (read           ) [ 00000000000000]
empty               (specregionend  ) [ 00000000000000]
StgValue_83         (store          ) [ 00000000000000]
StgValue_84         (store          ) [ 00000000000000]
StgValue_85         (br             ) [ 00000000000000]
coeff_tab_V_load    (load           ) [ 00001100000000]
coeff_tab_V_load_3  (load           ) [ 00101111000000]
coeff_tab_V_load_1  (load           ) [ 00000100000000]
coeff_tab_V_load_8  (load           ) [ 00000000000000]
lhs_V_2_2_i         (sext           ) [ 00000000000000]
rhs_V_2_2_i         (zext           ) [ 00000000000000]
ret_V_2_2_i         (mul            ) [ 00110111100000]
okno_val_0_1_load_1 (load           ) [ 00000000000000]
okno_val_0_0_2      (load           ) [ 00000000000000]
okno_val_0_0        (select         ) [ 00000000000000]
lhs_V_0_i           (sext           ) [ 00000000000000]
rhs_V_0_i           (zext           ) [ 00000000000000]
ret_V_0_i           (mul            ) [ 00000000000000]
lhs_V_0_1_i         (sext           ) [ 00000000000000]
rhs_V_0_1_i         (zext           ) [ 00000000000000]
ret_V_0_1_i         (mul            ) [ 00000000000000]
coeff_tab_V_load_2  (load           ) [ 00100011000000]
coeff_tab_V_load_4  (load           ) [ 00111011110000]
tmp6                (add            ) [ 00110011100000]
StgValue_111        (store          ) [ 00000000000000]
okno_val_1_1_load_1 (load           ) [ 00111001110000]
okno_val_2_1_load_1 (load           ) [ 00110001100000]
tmp2_1_load         (load           ) [ 00000000000000]
tmp1_1_load         (load           ) [ 00000000000000]
okno_val_2_0_1      (trunc          ) [ 00000000000000]
okno_val_1_0_1      (trunc          ) [ 00000000000000]
okno_val_2_0        (select         ) [ 00111111111100]
okno_val_1_0        (select         ) [ 00100001000000]
tmp_12              (partselect     ) [ 00000000000000]
icmp                (icmp           ) [ 00111111111110]
coeff_tab_V_load_5  (load           ) [ 00000000000000]
lhs_V_1_2_i         (sext           ) [ 00000000000000]
rhs_V_1_2_i         (zext           ) [ 00000000000000]
ret_V_1_2_i         (mul            ) [ 00111001110000]
coeff_tab_V_load_6  (load           ) [ 00111111111100]
StgValue_128        (store          ) [ 00000000000000]
StgValue_129        (store          ) [ 00000000000000]
j                   (add            ) [ 01111111111110]
lhs_V_0_2_i         (sext           ) [ 00000000000000]
rhs_V_0_2_i         (zext           ) [ 00000000000000]
ret_V_0_2_i         (mul            ) [ 00000000000000]
lhs_V_1_i           (sext           ) [ 00000000000000]
rhs_V_1_i           (zext           ) [ 00000000000000]
ret_V_1_i           (mul            ) [ 00000000000000]
coeff_tab_V_load_7  (load           ) [ 00010000100000]
tmp7                (add            ) [ 00010000100000]
lhs_V_2_1_i         (sext           ) [ 00000000000000]
rhs_V_2_1_i         (zext           ) [ 00000000000000]
ret_V_2_1_i         (mul            ) [ 00000000000000]
tmp5                (add            ) [ 00001110011100]
tmp11               (add            ) [ 00001110011100]
lhs_V_1_1_i         (sext           ) [ 00000000000000]
rhs_V_1_1_i         (zext           ) [ 00000000000000]
ret_V_1_1_i         (mul            ) [ 00000000000000]
tmp9                (add            ) [ 00000110001100]
lhs_V_2_i           (sext           ) [ 00000000000000]
rhs_V_2_i           (zext           ) [ 00000000000000]
ret_V_2_i           (mul            ) [ 00000000000000]
tmp10               (add            ) [ 00000000000000]
tmp8                (add            ) [ 00000000000000]
acc_V_2_2_i         (add            ) [ 00100000000010]
StgValue_154        (specloopname   ) [ 00000000000000]
StgValue_155        (specloopname   ) [ 00000000000000]
tmp_5               (specregionbegin) [ 00000000000000]
StgValue_157        (specpipeline   ) [ 00000000000000]
StgValue_158        (br             ) [ 00000000000000]
tmp3                (and            ) [ 00000000000000]
tmp4                (and            ) [ 00000000000000]
or_cond5            (and            ) [ 00000000000000]
v0_assign           (partselect     ) [ 00000000000000]
tmp_13              (select         ) [ 00000000000000]
tmp_3               (specregionbegin) [ 00000000000000]
StgValue_165        (specprotocol   ) [ 00000000000000]
StgValue_166        (write          ) [ 00000000000000]
empty_10            (specregionend  ) [ 00000000000000]
StgValue_168        (br             ) [ 00000000000000]
empty_11            (specregionend  ) [ 00000000000000]
StgValue_170        (br             ) [ 01111111111110]
StgValue_171        (ret            ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_tab_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_LOOP_IN_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="okno_val_0_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_0_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="okno_val_0_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_0_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="okno_val_1_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_1_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="okno_val_1_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_1_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="okno_val_2_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_2_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="okno_val_2_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_2_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="okno_val_0_0_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="okno_val_0_0_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp2_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp1_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer_val_0_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_val_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buffer_val_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_val_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_14_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_166_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_166/12 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buffer_val_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_val_1_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_val_1_load/2 StgValue_73/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="buffer_val_0_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_val_0_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_val_0_load/2 StgValue_83/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
<pin id="218" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab_V_load/2 coeff_tab_V_load_3/2 coeff_tab_V_load_1/3 coeff_tab_V_load_8/3 coeff_tab_V_load_2/4 coeff_tab_V_load_4/4 coeff_tab_V_load_5/5 coeff_tab_V_load_6/5 coeff_tab_V_load_7/6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="20" slack="1"/>
<pin id="231" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_flatten_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="20" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="col_assign_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="1"/>
<pin id="253" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="col_assign_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="11" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_1_load/2 okno_val_0_1_load_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_1_1_load/2 okno_val_1_1_load_1/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_2_1_load/2 okno_val_2_1_load_1/6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab_V_load coeff_tab_V_load_2 coeff_tab_V_load_7 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab_V_load_1 coeff_tab_V_load_4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="okno_val_0_2_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_2_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="okno_val_1_2_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_1_2_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="okno_val_2_2_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_2_2_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="exitcond_flatten_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="20" slack="0"/>
<pin id="291" dir="0" index="1" bw="18" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_next_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="20" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="StgValue_41_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_42_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="1"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="StgValue_43_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="1"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="exitcond_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="col_assign_mid2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="11" slack="0"/>
<pin id="332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_mid1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_mid2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="5" slack="0"/>
<pin id="377" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_1_mid2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_2_mid1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_mid1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_s_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_mid2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_mid2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="0" index="2" bw="10" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_cond6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_76_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="StgValue_77_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_84_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="2"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="lhs_V_2_2_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_2_i/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="rhs_V_2_2_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2"/>
<pin id="477" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_2_i/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_V_2_2_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_2_2_i/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="okno_val_0_0_2_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="4"/>
<pin id="486" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="okno_val_0_0_2/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="okno_val_0_0_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="3"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="0" index="2" bw="8" slack="0"/>
<pin id="491" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="okno_val_0_0/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lhs_V_0_i_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="2"/>
<pin id="496" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_0_i/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="rhs_V_0_i_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_0_i/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ret_V_0_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_0_i/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="lhs_V_0_1_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_0_1_i/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="rhs_V_0_1_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_0_1_i/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="StgValue_111_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="4"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp2_1_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="5"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_1_load/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp1_1_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="5"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_1_load/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="okno_val_2_0_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="okno_val_2_0_1/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="okno_val_1_0_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="okno_val_1_0_1/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="okno_val_2_0_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="4"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="okno_val_2_0/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="okno_val_1_0_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="4"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="okno_val_1_0/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_12_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="0" index="1" bw="11" slack="4"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="0" index="3" bw="5" slack="0"/>
<pin id="554" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="lhs_V_1_2_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1_2_i/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="rhs_V_1_2_i_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="4"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_2_i/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="ret_V_1_2_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1_2_i/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="StgValue_128_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="5"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="StgValue_129_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="5"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="j_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="4"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lhs_V_0_2_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="2"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_0_2_i/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="rhs_V_0_2_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="5"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_0_2_i/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="lhs_V_1_i_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="4"/>
<pin id="601" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1_i/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="rhs_V_1_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_i/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ret_V_1_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1_i/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="lhs_V_2_1_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_1_i/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="rhs_V_2_1_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="2"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_1_i/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp5_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="3"/>
<pin id="620" dir="0" index="1" bw="16" slack="1"/>
<pin id="621" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="lhs_V_1_1_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="4"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1_1_i/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="rhs_V_1_1_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="3"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_1_i/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="lhs_V_2_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="5"/>
<pin id="631" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_i/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="rhs_V_2_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="5"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_i/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="2"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="acc_V_2_2_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="3"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_2_2_i/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="10"/>
<pin id="646" dir="0" index="1" bw="1" slack="6"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="10"/>
<pin id="650" dir="0" index="1" bw="1" slack="10"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_cond5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="v0_assign_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="16" slack="1"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="0" index="3" bw="5" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v0_assign/12 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_13_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="676" class="1007" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="16" slack="0"/>
<pin id="680" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_0_1_i/5 tmp6/5 "/>
</bind>
</comp>

<comp id="684" class="1007" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="0" index="2" bw="16" slack="0"/>
<pin id="688" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_0_2_i/7 tmp7/7 "/>
</bind>
</comp>

<comp id="692" class="1007" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="696" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2_1_i/8 tmp11/8 "/>
</bind>
</comp>

<comp id="699" class="1007" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="703" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_1_1_i/9 tmp9/9 "/>
</bind>
</comp>

<comp id="706" class="1007" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="710" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_2_i/11 tmp10/11 "/>
</bind>
</comp>

<comp id="714" class="1005" name="okno_val_0_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_0_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="okno_val_0_2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_0_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="okno_val_1_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_1_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="okno_val_1_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_1_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="okno_val_2_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_2_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="okno_val_2_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_2_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="okno_val_0_0_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="2"/>
<pin id="752" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="okno_val_0_0_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp2_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp2_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp1_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_1 "/>
</bind>
</comp>

<comp id="768" class="1005" name="okno_val_0_2_load_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="5"/>
<pin id="770" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="okno_val_0_2_load "/>
</bind>
</comp>

<comp id="773" class="1005" name="okno_val_1_2_load_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="4"/>
<pin id="775" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="okno_val_1_2_load "/>
</bind>
</comp>

<comp id="778" class="1005" name="okno_val_2_2_load_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="2"/>
<pin id="780" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="okno_val_2_2_load "/>
</bind>
</comp>

<comp id="783" class="1005" name="exitcond_flatten_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="787" class="1005" name="indvar_flatten_next_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="20" slack="0"/>
<pin id="789" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="792" class="1005" name="col_assign_mid2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="11" slack="4"/>
<pin id="794" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="col_assign_mid2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_mid2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_1_mid2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="10"/>
<pin id="805" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_1_mid2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="i_mid2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="0"/>
<pin id="810" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_4_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="821" class="1005" name="buffer_val_1_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="11" slack="1"/>
<pin id="823" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_val_1_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="buffer_val_0_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="11" slack="1"/>
<pin id="828" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_val_0_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="or_cond6_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="10"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="835" class="1005" name="coeff_tab_V_load_3_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="4"/>
<pin id="837" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="coeff_tab_V_load_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="ret_V_2_2_i_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="4"/>
<pin id="842" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="ret_V_2_2_i "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp6_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="3"/>
<pin id="847" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="850" class="1005" name="okno_val_1_1_load_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="3"/>
<pin id="852" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="okno_val_1_1_load_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="okno_val_2_1_load_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="2"/>
<pin id="857" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="okno_val_2_1_load_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="okno_val_2_0_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="5"/>
<pin id="862" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="okno_val_2_0 "/>
</bind>
</comp>

<comp id="865" class="1005" name="okno_val_1_0_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="okno_val_1_0 "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="6"/>
<pin id="872" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="875" class="1005" name="ret_V_1_2_i_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="3"/>
<pin id="877" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_1_2_i "/>
</bind>
</comp>

<comp id="880" class="1005" name="coeff_tab_V_load_6_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="5"/>
<pin id="882" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="coeff_tab_V_load_6 "/>
</bind>
</comp>

<comp id="885" class="1005" name="j_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="11" slack="1"/>
<pin id="887" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp5_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="3"/>
<pin id="897" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp11_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="3"/>
<pin id="902" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp9_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="2"/>
<pin id="907" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="910" class="1005" name="acc_V_2_2_i_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="1"/>
<pin id="912" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="126" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="78" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="203" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="221"><net_src comp="172" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="90" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="226"><net_src comp="96" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="228"><net_src comp="104" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="274"><net_src comp="209" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="209" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="209" pin="7"/><net_sink comp="275" pin=0"/></net>

<net id="293"><net_src comp="233" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="233" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="268" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="265" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="262" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="244" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="255" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="255" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="316" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="244" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="322" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="336" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="316" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="6" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="244" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="6" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="386"><net_src comp="372" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="322" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="366" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="316" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="52" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="244" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="322" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="396" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="322" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="316" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="244" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="328" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="72" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="328" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="440"><net_src comp="328" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="54" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="408" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="203" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="191" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="452" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="172" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="209" pin="7"/><net_sink comp="471" pin=0"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="471" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="262" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="271" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="487" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="275" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="262" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="487" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="527" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="268" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="531" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="265" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="100" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="6" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="102" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="562"><net_src comp="549" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="209" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="564" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="535" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="542" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="106" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="271" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="599" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="271" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="625"><net_src comp="275" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="116" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="118" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="666"><net_src comp="120" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="672"><net_src comp="652" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="658" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="122" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="675"><net_src comp="667" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="681"><net_src comp="512" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="508" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="502" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="596" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="592" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="605" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="615" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="611" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="626" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="622" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="632" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="629" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="706" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="717"><net_src comp="128" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="723"><net_src comp="132" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="729"><net_src comp="136" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="735"><net_src comp="140" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="741"><net_src comp="144" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="747"><net_src comp="148" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="753"><net_src comp="152" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="759"><net_src comp="156" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="765"><net_src comp="160" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="771"><net_src comp="280" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="776"><net_src comp="283" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="781"><net_src comp="286" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="786"><net_src comp="289" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="295" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="795"><net_src comp="328" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="801"><net_src comp="348" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="806"><net_src comp="388" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="811"><net_src comp="416" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="816"><net_src comp="424" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="824"><net_src comp="185" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="829"><net_src comp="197" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="834"><net_src comp="442" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="209" pin="7"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="843"><net_src comp="478" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="848"><net_src comp="676" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="853"><net_src comp="265" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="858"><net_src comp="268" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="863"><net_src comp="535" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="868"><net_src comp="542" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="873"><net_src comp="558" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="878"><net_src comp="571" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="883"><net_src comp="209" pin="7"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="888"><net_src comp="587" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="893"><net_src comp="684" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="898"><net_src comp="618" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="903"><net_src comp="692" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="908"><net_src comp="699" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="913"><net_src comp="639" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="658" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_V | {12 }
 - Input state : 
	Port: rozmycie : img_in_data_stream_V | {3 }
	Port: rozmycie : coeff_tab_V | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_41 : 1
		StgValue_42 : 1
		StgValue_43 : 1
		StgValue_44 : 2
		i_1 : 1
		exitcond : 1
		col_assign_mid2 : 2
		tmp_mid1 : 2
		tmp : 1
		tmp_mid2 : 3
		tmp_1 : 2
		icmp1 : 3
		tmp_2 : 1
		icmp2 : 2
		tmp_1_mid2 : 4
		tmp_2_mid1 : 2
		tmp_s : 1
		tmp_2_mid2 : 3
		i_mid2 : 2
		tmp_4 : 3
		tmp_6 : 3
		buffer_val_1_addr : 4
		buffer_val_1_load : 5
		buffer_val_0_addr : 4
		buffer_val_0_load : 5
		tmp_8 : 3
		or_cond6 : 4
		StgValue_70 : 4
	State 3
		StgValue_73 : 1
		tmp1 : 1
		tmp2 : 1
		StgValue_76 : 2
		StgValue_77 : 2
		empty : 1
	State 4
		lhs_V_2_2_i : 1
		ret_V_2_2_i : 2
	State 5
		okno_val_0_0 : 1
		rhs_V_0_i : 2
		ret_V_0_i : 3
		rhs_V_0_1_i : 1
		ret_V_0_1_i : 2
		tmp6 : 4
		StgValue_111 : 2
	State 6
		okno_val_2_0_1 : 1
		okno_val_1_0_1 : 1
		okno_val_2_0 : 2
		okno_val_1_0 : 2
		icmp : 1
		lhs_V_1_2_i : 1
		ret_V_1_2_i : 2
		StgValue_128 : 3
		StgValue_129 : 3
	State 7
		ret_V_0_2_i : 1
		ret_V_1_i : 1
		tmp7 : 2
	State 8
		ret_V_2_1_i : 1
		tmp11 : 2
	State 9
		ret_V_1_1_i : 1
		tmp9 : 2
	State 10
	State 11
		ret_V_2_i : 1
		tmp10 : 2
		tmp8 : 3
		acc_V_2_2_i : 4
	State 12
		StgValue_166 : 1
		empty_10 : 1
		empty_11 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     ret_V_2_2_i_fu_478     |    0    |    0    |    41   |
|    mul   |      ret_V_0_i_fu_502      |    0    |    0    |    41   |
|          |     ret_V_1_2_i_fu_571     |    0    |    0    |    41   |
|          |      ret_V_1_i_fu_605      |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_289  |    0    |    0    |    18   |
|          |       exitcond_fu_322      |    0    |    0    |    13   |
|          |       tmp_mid1_fu_336      |    0    |    0    |    13   |
|          |         tmp_fu_342         |    0    |    0    |    13   |
|          |        icmp1_fu_366        |    0    |    0    |    13   |
|   icmp   |        icmp2_fu_382        |    0    |    0    |    13   |
|          |      tmp_2_mid1_fu_396     |    0    |    0    |    13   |
|          |        tmp_s_fu_402        |    0    |    0    |    13   |
|          |        tmp_4_fu_424        |    0    |    0    |    13   |
|          |        tmp_8_fu_436        |    0    |    0    |    13   |
|          |         icmp_fu_558        |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_295 |    0    |    0    |    27   |
|          |         i_1_fu_316         |    0    |    0    |    14   |
|    add   |          j_fu_587          |    0    |    0    |    13   |
|          |         tmp5_fu_618        |    0    |    0    |    23   |
|          |         tmp8_fu_635        |    0    |    0    |    16   |
|          |     acc_V_2_2_i_fu_639     |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |   col_assign_mid2_fu_328   |    0    |    0    |    11   |
|          |       tmp_mid2_fu_348      |    0    |    0    |    2    |
|          |      tmp_1_mid2_fu_388     |    0    |    0    |    2    |
|          |      tmp_2_mid2_fu_408     |    0    |    0    |    2    |
|  select  |        i_mid2_fu_416       |    0    |    0    |    10   |
|          |     okno_val_0_0_fu_487    |    0    |    0    |    8    |
|          |     okno_val_2_0_fu_535    |    0    |    0    |    8    |
|          |     okno_val_1_0_fu_542    |    0    |    0    |    8    |
|          |        tmp_13_fu_667       |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |       or_cond6_fu_442      |    0    |    0    |    2    |
|    and   |         tmp3_fu_644        |    0    |    0    |    2    |
|          |         tmp4_fu_648        |    0    |    0    |    2    |
|          |       or_cond5_fu_652      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_676         |    1    |    0    |    0    |
|          |         grp_fu_684         |    1    |    0    |    0    |
|  muladd  |         grp_fu_692         |    1    |    0    |    0    |
|          |         grp_fu_699         |    1    |    0    |    0    |
|          |         grp_fu_706         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |     tmp_14_read_fu_172     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_166_write_fu_178 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_356        |    0    |    0    |    0    |
|partselect|        tmp_2_fu_372        |    0    |    0    |    0    |
|          |        tmp_12_fu_549       |    0    |    0    |    0    |
|          |      v0_assign_fu_658      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_6_fu_430        |    0    |    0    |    0    |
|          |         tmp1_fu_448        |    0    |    0    |    0    |
|          |         tmp2_fu_452        |    0    |    0    |    0    |
|          |     rhs_V_2_2_i_fu_475     |    0    |    0    |    0    |
|          |      rhs_V_0_i_fu_498      |    0    |    0    |    0    |
|   zext   |     rhs_V_0_1_i_fu_512     |    0    |    0    |    0    |
|          |     rhs_V_1_2_i_fu_568     |    0    |    0    |    0    |
|          |     rhs_V_0_2_i_fu_596     |    0    |    0    |    0    |
|          |      rhs_V_1_i_fu_602      |    0    |    0    |    0    |
|          |     rhs_V_2_1_i_fu_615     |    0    |    0    |    0    |
|          |     rhs_V_1_1_i_fu_626     |    0    |    0    |    0    |
|          |      rhs_V_2_i_fu_632      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     lhs_V_2_2_i_fu_471     |    0    |    0    |    0    |
|          |      lhs_V_0_i_fu_494      |    0    |    0    |    0    |
|          |     lhs_V_0_1_i_fu_508     |    0    |    0    |    0    |
|          |     lhs_V_1_2_i_fu_564     |    0    |    0    |    0    |
|   sext   |     lhs_V_0_2_i_fu_592     |    0    |    0    |    0    |
|          |      lhs_V_1_i_fu_599      |    0    |    0    |    0    |
|          |     lhs_V_2_1_i_fu_611     |    0    |    0    |    0    |
|          |     lhs_V_1_1_i_fu_622     |    0    |    0    |    0    |
|          |      lhs_V_2_i_fu_629      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |    okno_val_2_0_1_fu_527   |    0    |    0    |    0    |
|          |    okno_val_1_0_1_fu_531   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |   488   |
|----------|----------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|buffer_val_0|    1   |    0   |    0   |
|buffer_val_1|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    acc_V_2_2_i_reg_910    |   16   |
| buffer_val_0_addr_reg_826 |   11   |
| buffer_val_1_addr_reg_821 |   11   |
| coeff_tab_V_load_3_reg_835|    8   |
| coeff_tab_V_load_6_reg_880|    8   |
|  col_assign_mid2_reg_792  |   11   |
|     col_assign_reg_251    |   11   |
|  exitcond_flatten_reg_783 |    1   |
|       i_mid2_reg_808      |   10   |
|         i_reg_240         |   10   |
|        icmp_reg_870       |    1   |
|indvar_flatten_next_reg_787|   20   |
|   indvar_flatten_reg_229  |   20   |
|         j_reg_885         |   11   |
|   okno_val_0_0_1_reg_750  |    8   |
|    okno_val_0_1_reg_714   |    8   |
| okno_val_0_2_load_reg_768 |    8   |
|    okno_val_0_2_reg_720   |    8   |
|    okno_val_1_0_reg_865   |    8   |
|okno_val_1_1_load_1_reg_850|    8   |
|    okno_val_1_1_reg_726   |    8   |
| okno_val_1_2_load_reg_773 |    8   |
|    okno_val_1_2_reg_732   |    8   |
|    okno_val_2_0_reg_860   |    8   |
|okno_val_2_1_load_1_reg_855|    8   |
|    okno_val_2_1_reg_738   |    8   |
| okno_val_2_2_load_reg_778 |    8   |
|    okno_val_2_2_reg_744   |    8   |
|      or_cond6_reg_831     |    1   |
|          reg_271          |    8   |
|          reg_275          |    8   |
|    ret_V_1_2_i_reg_875    |   16   |
|    ret_V_2_2_i_reg_840    |   16   |
|       tmp11_reg_900       |   16   |
|       tmp1_1_reg_762      |   32   |
|       tmp2_1_reg_756      |   32   |
|        tmp5_reg_895       |   16   |
|        tmp6_reg_845       |   16   |
|        tmp7_reg_890       |   16   |
|        tmp9_reg_905       |   16   |
|     tmp_1_mid2_reg_803    |    1   |
|       tmp_4_reg_813       |    1   |
|      tmp_mid2_reg_798     |    1   |
+---------------------------+--------+
|           Total           |   457  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_191 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_209 |  p0  |   5  |   8  |   40   ||    9    |
| grp_access_fu_209 |  p2  |   4  |   0  |    0   ||    9    |
|      reg_275      |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_692    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_699    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_706    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  || 14.3808 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |   488  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |    -   |   457  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   14   |   457  |   560  |
+-----------+--------+--------+--------+--------+--------+
