

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_2'
================================================================
* Date:           Fri Jun  5 20:27:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      393|      447| 1.179 us | 1.341 us |  393|  447|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mul_I_O_fu_180  |mul_I_O  |      356|      410| 1.068 us | 1.230 us |  356|  410|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         3|          2|          1|     8|    yes   |
        |- Loop 2  |       16|       16|         3|          2|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     468|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|      3|     1692|    1683|    -|
|Memory           |        0|      -|      256|      16|    0|
|Multiplexer      |        -|      -|        -|     185|    -|
|Register         |        -|      -|      305|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      3|     2253|    2352|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_mul_I_O_fu_180  |mul_I_O  |        0|      3|  1692|  1683|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |        0|      3|  1692|  1683|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |add0_digits_data_V_U  |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    |add1_digits_data_V_U  |karastuba_mul_temcud  |        0|  128|   8|    0|     8|   64|     1|          512|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        0|  256|  16|    0|    16|  128|     2|         1024|
    +----------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add0_digits_data_V_d0  |     +    |      0|  0|  32|          64|          64|
    |add1_digits_data_V_d0  |     +    |      0|  0|  32|          64|          64|
    |add_ln209_6_fu_228_p2  |     +    |      0|  0|  32|          64|          64|
    |add_ln209_7_fu_299_p2  |     +    |      0|  0|  32|          64|          64|
    |add_ln700_7_fu_293_p2  |     +    |      0|  0|  72|          65|          65|
    |add_ln700_fu_222_p2    |     +    |      0|  0|  72|          65|          65|
    |i_2_fu_269_p2          |     +    |      0|  0|  12|           4|           1|
    |i_fu_198_p2            |     +    |      0|  0|  12|           4|           1|
    |tmp_V_6_fu_318_p2      |     +    |      0|  0|  73|          66|          66|
    |tmp_V_fu_247_p2        |     +    |      0|  0|  73|          66|          66|
    |icmp_ln54_1_fu_263_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln54_fu_192_p2    |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 468|         536|         534|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |add0_digits_data_V_address0      |  15|          3|    3|          9|
    |add0_digits_data_V_ce0           |  15|          3|    1|          3|
    |add1_digits_data_V_address0      |  15|          3|    3|          9|
    |add1_digits_data_V_ce0           |  15|          3|    1|          3|
    |ap_NS_fsm                        |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i2_phi_fu_173_p4  |   9|          2|    4|          8|
    |ap_phi_mux_i_0_i_phi_fu_150_p4   |   9|          2|    4|          8|
    |ap_return                        |   9|          2|    4|          8|
    |i_0_i2_reg_169                   |   9|          2|    4|          8|
    |i_0_i_reg_146                    |   9|          2|    4|          8|
    |p_088_0_i1_reg_157               |   9|          2|    2|          4|
    |p_088_0_i_reg_134                |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 185|         39|   35|         85|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln700_7_reg_402              |  65|   0|   65|          0|
    |add_ln700_reg_363                |  65|   0|   65|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_return_preg                   |   4|   0|    4|          0|
    |grp_mul_I_O_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i2_reg_169                   |   4|   0|    4|          0|
    |i_0_i_reg_146                    |   4|   0|    4|          0|
    |i_2_reg_377                      |   4|   0|    4|          0|
    |i_reg_338                        |   4|   0|    4|          0|
    |icmp_ln54_1_reg_373              |   1|   0|    1|          0|
    |icmp_ln54_reg_334                |   1|   0|    1|          0|
    |lhs1_tmp_digits_data_1_reg_358   |  64|   0|   64|          0|
    |p_088_0_i1_reg_157               |   2|   0|    2|          0|
    |p_088_0_i_reg_134                |   2|   0|    2|          0|
    |rhs1_tmp_digits_data_1_reg_397   |  64|   0|   64|          0|
    |zext_ln59_1_reg_382              |   4|   0|   64|         60|
    |zext_ln59_reg_343                |   4|   0|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 305|   0|  425|        120|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|ap_return                         | out |    4| ap_ctrl_hs |  karastuba_mul_templa.2 | return value |
|lhs0_tmp_digits_data_V_address0   | out |    3|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_address0   | out |    3|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_address0   | out |    3|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_address0   | out |    3|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|cross_mul_digits_data_V_address0  | out |    4|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d0        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

