
LogicAnalyser_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000178  080000b4  080000b4  000010b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800022c  08000234  00001234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800022c  0800022c  00001234  2**0
                  CONTENTS
  4 .ARM          00000000  0800022c  0800022c  00001234  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800022c  08000234  00001234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800022c  0800022c  0000122c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000230  08000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000234  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000234  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00001234  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000112  00000000  00000000  0000125c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000097  00000000  00000000  0000136e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00001408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000002c  00000000  00000000  00001450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f5e  00000000  00000000  0000147c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000004ae  00000000  00000000  000023da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003be8  00000000  00000000  00002888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00006470  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000005c  00000000  00000000  000064b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00006510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b4 <__do_global_dtors_aux>:
 80000b4:	b510      	push	{r4, lr}
 80000b6:	4c06      	ldr	r4, [pc, #24]	@ (80000d0 <__do_global_dtors_aux+0x1c>)
 80000b8:	7823      	ldrb	r3, [r4, #0]
 80000ba:	2b00      	cmp	r3, #0
 80000bc:	d107      	bne.n	80000ce <__do_global_dtors_aux+0x1a>
 80000be:	4b05      	ldr	r3, [pc, #20]	@ (80000d4 <__do_global_dtors_aux+0x20>)
 80000c0:	2b00      	cmp	r3, #0
 80000c2:	d002      	beq.n	80000ca <__do_global_dtors_aux+0x16>
 80000c4:	4804      	ldr	r0, [pc, #16]	@ (80000d8 <__do_global_dtors_aux+0x24>)
 80000c6:	e000      	b.n	80000ca <__do_global_dtors_aux+0x16>
 80000c8:	bf00      	nop
 80000ca:	2301      	movs	r3, #1
 80000cc:	7023      	strb	r3, [r4, #0]
 80000ce:	bd10      	pop	{r4, pc}
 80000d0:	20000000 	.word	0x20000000
 80000d4:	00000000 	.word	0x00000000
 80000d8:	08000214 	.word	0x08000214

080000dc <frame_dummy>:
 80000dc:	4b04      	ldr	r3, [pc, #16]	@ (80000f0 <frame_dummy+0x14>)
 80000de:	b510      	push	{r4, lr}
 80000e0:	2b00      	cmp	r3, #0
 80000e2:	d003      	beq.n	80000ec <frame_dummy+0x10>
 80000e4:	4903      	ldr	r1, [pc, #12]	@ (80000f4 <frame_dummy+0x18>)
 80000e6:	4804      	ldr	r0, [pc, #16]	@ (80000f8 <frame_dummy+0x1c>)
 80000e8:	e000      	b.n	80000ec <frame_dummy+0x10>
 80000ea:	bf00      	nop
 80000ec:	bd10      	pop	{r4, pc}
 80000ee:	46c0      	nop			@ (mov r8, r8)
 80000f0:	00000000 	.word	0x00000000
 80000f4:	20000004 	.word	0x20000004
 80000f8:	08000214 	.word	0x08000214

080000fc <main>:
#define RCC_CFGR_REG_ADDR          (RCC_BASE_ADDR + RCC_CFGR_REG_OFFSET )

#define GPIOA_BASE_ADDR            0x50000000UL

int main(void)
{
 80000fc:	b580      	push	{r7, lr}
 80000fe:	b084      	sub	sp, #16
 8000100:	af00      	add	r7, sp, #0
	uint32_t *pRccCfgrReg =  (uint32_t*) RCC_CFGR_REG_ADDR;
 8000102:	4b19      	ldr	r3, [pc, #100]	@ (8000168 <main+0x6c>)
 8000104:	60fb      	str	r3, [r7, #12]


	//1. Configure the RCC_CFGR MCO1 bit fields to select HSI as clock source
	*pRccCfgrReg |= (0x3 << 24); //Set 24 and 25 bit positions
 8000106:	68fb      	ldr	r3, [r7, #12]
 8000108:	681b      	ldr	r3, [r3, #0]
 800010a:	22c0      	movs	r2, #192	@ 0xc0
 800010c:	0492      	lsls	r2, r2, #18
 800010e:	431a      	orrs	r2, r3
 8000110:	68fb      	ldr	r3, [r7, #12]
 8000112:	601a      	str	r2, [r3, #0]

	//Configure MCO1 prescaler
	*pRccCfgrReg |= ( 1 << 29); //Divides the freq by 4
 8000114:	68fb      	ldr	r3, [r7, #12]
 8000116:	681b      	ldr	r3, [r3, #0]
 8000118:	2280      	movs	r2, #128	@ 0x80
 800011a:	0592      	lsls	r2, r2, #22
 800011c:	431a      	orrs	r2, r3
 800011e:	68fb      	ldr	r3, [r7, #12]
 8000120:	601a      	str	r2, [r3, #0]
 * which will be covered in later sections of this course.
 */

	//a ) Enable the peripheral clock for GPIOA peripheral

	 uint32_t *pRCCIOPortEnr = (uint32_t*)(RCC_BASE_ADDR + 0x34);
 8000122:	4b12      	ldr	r3, [pc, #72]	@ (800016c <main+0x70>)
 8000124:	60bb      	str	r3, [r7, #8]
	*pRCCIOPortEnr |= ( 1 << 0); //Enable GPIOA peripheral clock
 8000126:	68bb      	ldr	r3, [r7, #8]
 8000128:	681b      	ldr	r3, [r3, #0]
 800012a:	2201      	movs	r2, #1
 800012c:	431a      	orrs	r2, r3
 800012e:	68bb      	ldr	r3, [r7, #8]
 8000130:	601a      	str	r2, [r3, #0]

	//b )
	// Configure the mode of GPIOA pin 9 (pin number 29 on my board) as alternate function mode

	uint32_t *pGPIOAModeReg = (uint32_t*)(GPIOA_BASE_ADDR + 00);
 8000132:	23a0      	movs	r3, #160	@ 0xa0
 8000134:	05db      	lsls	r3, r3, #23
 8000136:	607b      	str	r3, [r7, #4]
	*pGPIOAModeReg &= ~( 0x3 << 18); //clear
 8000138:	687b      	ldr	r3, [r7, #4]
 800013a:	681b      	ldr	r3, [r3, #0]
 800013c:	4a0c      	ldr	r2, [pc, #48]	@ (8000170 <main+0x74>)
 800013e:	401a      	ands	r2, r3
 8000140:	687b      	ldr	r3, [r7, #4]
 8000142:	601a      	str	r2, [r3, #0]
	*pGPIOAModeReg |= ( 0x2 << 18);  //set
 8000144:	687b      	ldr	r3, [r7, #4]
 8000146:	681b      	ldr	r3, [r3, #0]
 8000148:	2280      	movs	r2, #128	@ 0x80
 800014a:	0312      	lsls	r2, r2, #12
 800014c:	431a      	orrs	r2, r3
 800014e:	687b      	ldr	r3, [r7, #4]
 8000150:	601a      	str	r2, [r3, #0]

	//c ) Configure the alternation function register to set the mode 0 for PA8

	uint32_t *pGPIOAAltFunHighReg = (uint32_t*)(GPIOA_BASE_ADDR + 0x24);
 8000152:	4b08      	ldr	r3, [pc, #32]	@ (8000174 <main+0x78>)
 8000154:	603b      	str	r3, [r7, #0]
	*pGPIOAAltFunHighReg &= ~( 0xf << 4 );
 8000156:	683b      	ldr	r3, [r7, #0]
 8000158:	681b      	ldr	r3, [r3, #0]
 800015a:	22f0      	movs	r2, #240	@ 0xf0
 800015c:	4393      	bics	r3, r2
 800015e:	001a      	movs	r2, r3
 8000160:	683b      	ldr	r3, [r7, #0]
 8000162:	601a      	str	r2, [r3, #0]

	for(;;);
 8000164:	46c0      	nop			@ (mov r8, r8)
 8000166:	e7fd      	b.n	8000164 <main+0x68>
 8000168:	40021008 	.word	0x40021008
 800016c:	40021034 	.word	0x40021034
 8000170:	fff3ffff 	.word	0xfff3ffff
 8000174:	50000024 	.word	0x50000024

08000178 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000178:	480d      	ldr	r0, [pc, #52]	@ (80001b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800017a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800017c:	e000      	b.n	8000180 <Reset_Handler+0x8>
 800017e:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000180:	480c      	ldr	r0, [pc, #48]	@ (80001b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000182:	490d      	ldr	r1, [pc, #52]	@ (80001b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000184:	4a0d      	ldr	r2, [pc, #52]	@ (80001bc <LoopForever+0xe>)
  movs r3, #0
 8000186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000188:	e002      	b.n	8000190 <LoopCopyDataInit>

0800018a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800018a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800018c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800018e:	3304      	adds	r3, #4

08000190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000194:	d3f9      	bcc.n	800018a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000196:	4a0a      	ldr	r2, [pc, #40]	@ (80001c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000198:	4c0a      	ldr	r4, [pc, #40]	@ (80001c4 <LoopForever+0x16>)
  movs r3, #0
 800019a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800019c:	e001      	b.n	80001a2 <LoopFillZerobss>

0800019e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800019e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80001a0:	3204      	adds	r2, #4

080001a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80001a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80001a4:	d3fb      	bcc.n	800019e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80001a6:	f000 f811 	bl	80001cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80001aa:	f7ff ffa7 	bl	80000fc <main>

080001ae <LoopForever>:

LoopForever:
  b LoopForever
 80001ae:	e7fe      	b.n	80001ae <LoopForever>
  ldr   r0, =_estack
 80001b0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80001b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80001b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80001bc:	08000234 	.word	0x08000234
  ldr r2, =_sbss
 80001c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80001c4:	2000001c 	.word	0x2000001c

080001c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80001c8:	e7fe      	b.n	80001c8 <ADC_IRQHandler>
	...

080001cc <__libc_init_array>:
 80001cc:	b570      	push	{r4, r5, r6, lr}
 80001ce:	2600      	movs	r6, #0
 80001d0:	4c0c      	ldr	r4, [pc, #48]	@ (8000204 <__libc_init_array+0x38>)
 80001d2:	4d0d      	ldr	r5, [pc, #52]	@ (8000208 <__libc_init_array+0x3c>)
 80001d4:	1b64      	subs	r4, r4, r5
 80001d6:	10a4      	asrs	r4, r4, #2
 80001d8:	42a6      	cmp	r6, r4
 80001da:	d109      	bne.n	80001f0 <__libc_init_array+0x24>
 80001dc:	2600      	movs	r6, #0
 80001de:	f000 f819 	bl	8000214 <_init>
 80001e2:	4c0a      	ldr	r4, [pc, #40]	@ (800020c <__libc_init_array+0x40>)
 80001e4:	4d0a      	ldr	r5, [pc, #40]	@ (8000210 <__libc_init_array+0x44>)
 80001e6:	1b64      	subs	r4, r4, r5
 80001e8:	10a4      	asrs	r4, r4, #2
 80001ea:	42a6      	cmp	r6, r4
 80001ec:	d105      	bne.n	80001fa <__libc_init_array+0x2e>
 80001ee:	bd70      	pop	{r4, r5, r6, pc}
 80001f0:	00b3      	lsls	r3, r6, #2
 80001f2:	58eb      	ldr	r3, [r5, r3]
 80001f4:	4798      	blx	r3
 80001f6:	3601      	adds	r6, #1
 80001f8:	e7ee      	b.n	80001d8 <__libc_init_array+0xc>
 80001fa:	00b3      	lsls	r3, r6, #2
 80001fc:	58eb      	ldr	r3, [r5, r3]
 80001fe:	4798      	blx	r3
 8000200:	3601      	adds	r6, #1
 8000202:	e7f2      	b.n	80001ea <__libc_init_array+0x1e>
 8000204:	0800022c 	.word	0x0800022c
 8000208:	0800022c 	.word	0x0800022c
 800020c:	08000230 	.word	0x08000230
 8000210:	0800022c 	.word	0x0800022c

08000214 <_init>:
 8000214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000216:	46c0      	nop			@ (mov r8, r8)
 8000218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800021a:	bc08      	pop	{r3}
 800021c:	469e      	mov	lr, r3
 800021e:	4770      	bx	lr

08000220 <_fini>:
 8000220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000222:	46c0      	nop			@ (mov r8, r8)
 8000224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000226:	bc08      	pop	{r3}
 8000228:	469e      	mov	lr, r3
 800022a:	4770      	bx	lr
