# Other resources

## RISC-V suitable boards based on Xilinx's FPGA solutions

{% embed url="https://support.xilinx.com/s/question/0D52E00006hpNC3SAM/riscv-suitable-boards-based-on-xilinxs-fpga-solutions?language=en_US" %}

{% embed url="https://www.irmo.de/2020/06/18/porting-risc-v-to-xilinx-kintex-7-and-spartan-7/" %}

{% embed url="https://github.com/irmo-de/xilinx-risc-v" %}



## RISCV implementation on Zynq 7000

{% embed url="https://support.xilinx.com/s/question/0D52E00006hpKrtSAE/riscv-implementation-on-zynq-7000?language=en_US" %}

{% embed url="https://www.reddit.com/r/RISCV/comments/avrxk2/is_zynq_7000_fpga_sufficient/" %}



## What is IP cores?



{% embed url="https://www.techtarget.com/whatis/definition/IP-core-intellectual-property-core" %}



## DCM, MMCM and PLL

{% embed url="https://support.xilinx.com/s/question/0D52E00006hpaHISAY/dcm-mmcm-and-pll?language=en_US" %}



## Drawing with an FPGA

{% embed url="https://github.com/projf/projf-explore" %}



## Introduction to FPGA - Digi-Key Electronics

{% embed url="https://www.youtube.com/watch?v=lLg1AgA2Xoo" %}



## Build A Soft Core CPU - Part One



{% embed url="https://www.youtube.com/watch?v=ezl-KOdZL-M" %}



## Build A Soft Core CPU - Part Two

{% embed url="https://www.youtube.com/watch?v=EcaD5BqGrG0" %}
