5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd if1.vcd -o if1.cdd -v if1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" if1.v 11 36 1
1 a 1 13 70008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 b 2 13 7000b 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 c 3 13 7000e 1 0 31 0 32 49 0 ffffffff 0 0 0 0
3 1 main.$u0 "main.$u0" if1.v 0 25 1
3 1 main.$u3 "main.$u3" if1.v 0 34 1
