Analysis & Synthesis report for aes_quartus
Wed Sep 26 15:11:22 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Sep 26 15:11:22 2018   ;
; Quartus II Version          ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name               ; aes_quartus                             ;
; Top-level Entity Name       ; aes_quartus                             ;
; Family                      ; APEX20KE                                ;
; Total logic elements        ; 0                                       ;
; Total pins                  ; 257                                     ;
; Total virtual pins          ; 0                                       ;
; Total memory bits           ; 0                                       ;
; Total PLLs                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                      ;
+----------------------------------------------------------------+-------------------+---------------+
; Option                                                         ; Setting           ; Default Value ;
+----------------------------------------------------------------+-------------------+---------------+
; Device                                                         ; EP20K200EFI484-2X ;               ;
; Top-level entity name                                          ; aes_quartus       ; aes_quartus   ;
; Family name                                                    ; APEX20KE          ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off               ;               ;
; Use smart compilation                                          ; Off               ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off               ; Off           ;
; Preserve fewer node names                                      ; On                ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off               ; Off           ;
; Verilog Version                                                ; Verilog_2001      ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93            ; VHDL93        ;
; State Machine Processing                                       ; Auto              ; Auto          ;
; Safe State Machine                                             ; Off               ; Off           ;
; Extract Verilog State Machines                                 ; On                ; On            ;
; Extract VHDL State Machines                                    ; On                ; On            ;
; Ignore Verilog initial constructs                              ; Off               ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000              ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250               ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                ; On            ;
; Parallel Synthesis                                             ; Off               ; Off           ;
; NOT Gate Push-Back                                             ; On                ; On            ;
; Power-Up Don't Care                                            ; On                ; On            ;
; Remove Redundant Logic Cells                                   ; Off               ; Off           ;
; Remove Duplicate Registers                                     ; On                ; On            ;
; Ignore CARRY Buffers                                           ; Off               ; Off           ;
; Ignore CASCADE Buffers                                         ; Off               ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off               ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off               ; Off           ;
; Ignore LCELL Buffers                                           ; Off               ; Off           ;
; Ignore SOFT Buffers                                            ; On                ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off               ; Off           ;
; Auto Implement in ROM                                          ; Off               ; Off           ;
; Technology Mapper                                              ; LUT               ; LUT           ;
; Optimization Technique                                         ; Balanced          ; Balanced      ;
; Allow XOR Gate Usage                                           ; On                ; On            ;
; Carry Chain Length                                             ; 48                ; 48            ;
; Cascade Chain Length                                           ; 2                 ; 2             ;
; Parallel Expander Chain Length                                 ; 16                ; 16            ;
; Auto Carry Chains                                              ; On                ; On            ;
; Auto Parallel Expanders                                        ; On                ; On            ;
; Auto Open-Drain Pins                                           ; On                ; On            ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off               ; Off           ;
; Perform gate-level register retiming                           ; Off               ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                ; On            ;
; Auto ROM Replacement                                           ; On                ; On            ;
; Auto RAM Replacement                                           ; On                ; On            ;
; Auto Shift Register Replacement                                ; Auto              ; Auto          ;
; Auto Clock Enable Replacement                                  ; On                ; On            ;
; Strict RAM Replacement                                         ; Off               ; Off           ;
; Auto Resource Sharing                                          ; Off               ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off               ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off               ; Off           ;
; Allow Any Shift Register Size For Recognition                  ; Off               ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On                ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off               ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On                ; On            ;
; Ignore Maximum Fan-Out Assignments                             ; Off               ; Off           ;
; Synchronization Register Chain Length                          ; 2                 ; 2             ;
; HDL message level                                              ; Level2            ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off               ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100               ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100               ; 100           ;
; Block Design Naming                                            ; Auto              ; Auto          ;
; Synthesis Effort                                               ; Auto              ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                ; On            ;
; Analysis & Synthesis Message Level                             ; Medium            ; Medium        ;
+----------------------------------------------------------------+-------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                   ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------+
; aes_quartus.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/Development/AES/aes_quartus/aes_quartus.bdf ;
; shift_rows.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/Development/AES/aes_quartus/shift_rows.bdf  ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary     ;
+--------------------------------+----------------+
; Resource                       ; Usage          ;
+--------------------------------+----------------+
; Total logic elements           ; 0              ;
; Total combinational functions  ; 0              ;
;     -- Total 4-input functions ; 0              ;
;     -- Total 3-input functions ; 0              ;
;     -- Total 2-input functions ; 0              ;
;     -- Total 1-input functions ; 0              ;
;     -- Total 0-input functions ; 0              ;
; Total registers                ; 0              ;
; I/O pins                       ; 257            ;
; Maximum fan-out node           ; data0_input[7] ;
; Maximum fan-out                ; 1              ;
; Total fan-out                  ; 32             ;
; Average fan-out                ; 0.12           ;
+--------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |aes_quartus               ; 0 (0)       ; 0            ; 0           ; 257  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |aes_quartus        ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Sep 26 15:11:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aes_quartus -c aes_quartus
Info: Found 1 design units, including 1 entities, in source file row_col_decoder.bdf
    Info: Found entity 1: row_col_decoder
Info: Found 1 design units, including 1 entities, in source file aes_quartus.bdf
    Info: Found entity 1: aes_quartus
Info: Found 1 design units, including 1 entities, in source file to_parallel.bdf
    Info: Found entity 1: to_parallel
Info: Found 1 design units, including 1 entities, in source file to_consistently.bdf
    Info: Found entity 1: to_consistently
Info: Found 1 design units, including 1 entities, in source file sub_bytes.bdf
    Info: Found entity 1: sub_bytes
Info: Found 1 design units, including 1 entities, in source file shift_rows.bdf
    Info: Found entity 1: shift_rows
Info: Found 1 design units, including 1 entities, in source file inv_shift_rows.bdf
    Info: Found entity 1: inv_shift_rows
Info: Elaborating entity "aes_quartus" for the top level hierarchy
Warning: Pin "clock" not connected
Info: Elaborating entity "shift_rows" for hierarchy "shift_rows:inst"
Warning: Pin "data10_output[7..0]" is missing source
Warning: Pin "data11_output[7..0]" is missing source
Warning: Pin "data12_output[7..0]" is missing source
Warning: Pin "data13_output[7..0]" is missing source
Warning: Pin "data14_output[7..0]" is missing source
Warning: Pin "data15_output[7..0]" is missing source
Warning: Pin "data4_output[7..0]" is missing source
Warning: Pin "data5_output[7..0]" is missing source
Warning: Pin "data6_output[7..0]" is missing source
Warning: Pin "data7_output[7..0]" is missing source
Warning: Pin "data8_output[7..0]" is missing source
Warning: Pin "data9_output[7..0]" is missing source
Warning: Pin "data10_input" not connected
Warning: Pin "data11_input" not connected
Warning: Pin "data12_input" not connected
Warning: Pin "data13_input" not connected
Warning: Pin "data14_input" not connected
Warning: Pin "data15_input" not connected
Warning: Pin "data4_input" not connected
Warning: Pin "data5_input" not connected
Warning: Pin "data6_input" not connected
Warning: Pin "data7_input" not connected
Warning: Pin "data8_input" not connected
Warning: Pin "data9_input" not connected
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "data10_output[7]" is stuck at GND
    Warning (13410): Pin "data10_output[6]" is stuck at GND
    Warning (13410): Pin "data10_output[5]" is stuck at GND
    Warning (13410): Pin "data10_output[4]" is stuck at GND
    Warning (13410): Pin "data10_output[3]" is stuck at GND
    Warning (13410): Pin "data10_output[2]" is stuck at GND
    Warning (13410): Pin "data10_output[1]" is stuck at GND
    Warning (13410): Pin "data10_output[0]" is stuck at GND
    Warning (13410): Pin "data11_output[7]" is stuck at GND
    Warning (13410): Pin "data11_output[6]" is stuck at GND
    Warning (13410): Pin "data11_output[5]" is stuck at GND
    Warning (13410): Pin "data11_output[4]" is stuck at GND
    Warning (13410): Pin "data11_output[3]" is stuck at GND
    Warning (13410): Pin "data11_output[2]" is stuck at GND
    Warning (13410): Pin "data11_output[1]" is stuck at GND
    Warning (13410): Pin "data11_output[0]" is stuck at GND
    Warning (13410): Pin "data12_output[7]" is stuck at GND
    Warning (13410): Pin "data12_output[6]" is stuck at GND
    Warning (13410): Pin "data12_output[5]" is stuck at GND
    Warning (13410): Pin "data12_output[4]" is stuck at GND
    Warning (13410): Pin "data12_output[3]" is stuck at GND
    Warning (13410): Pin "data12_output[2]" is stuck at GND
    Warning (13410): Pin "data12_output[1]" is stuck at GND
    Warning (13410): Pin "data12_output[0]" is stuck at GND
    Warning (13410): Pin "data13_output[7]" is stuck at GND
    Warning (13410): Pin "data13_output[6]" is stuck at GND
    Warning (13410): Pin "data13_output[5]" is stuck at GND
    Warning (13410): Pin "data13_output[4]" is stuck at GND
    Warning (13410): Pin "data13_output[3]" is stuck at GND
    Warning (13410): Pin "data13_output[2]" is stuck at GND
    Warning (13410): Pin "data13_output[1]" is stuck at GND
    Warning (13410): Pin "data13_output[0]" is stuck at GND
    Warning (13410): Pin "data14_output[7]" is stuck at GND
    Warning (13410): Pin "data14_output[6]" is stuck at GND
    Warning (13410): Pin "data14_output[5]" is stuck at GND
    Warning (13410): Pin "data14_output[4]" is stuck at GND
    Warning (13410): Pin "data14_output[3]" is stuck at GND
    Warning (13410): Pin "data14_output[2]" is stuck at GND
    Warning (13410): Pin "data14_output[1]" is stuck at GND
    Warning (13410): Pin "data14_output[0]" is stuck at GND
    Warning (13410): Pin "data15_output[7]" is stuck at GND
    Warning (13410): Pin "data15_output[6]" is stuck at GND
    Warning (13410): Pin "data15_output[5]" is stuck at GND
    Warning (13410): Pin "data15_output[4]" is stuck at GND
    Warning (13410): Pin "data15_output[3]" is stuck at GND
    Warning (13410): Pin "data15_output[2]" is stuck at GND
    Warning (13410): Pin "data15_output[1]" is stuck at GND
    Warning (13410): Pin "data15_output[0]" is stuck at GND
    Warning (13410): Pin "data4_output[7]" is stuck at GND
    Warning (13410): Pin "data4_output[6]" is stuck at GND
    Warning (13410): Pin "data4_output[5]" is stuck at GND
    Warning (13410): Pin "data4_output[4]" is stuck at GND
    Warning (13410): Pin "data4_output[3]" is stuck at GND
    Warning (13410): Pin "data4_output[2]" is stuck at GND
    Warning (13410): Pin "data4_output[1]" is stuck at GND
    Warning (13410): Pin "data4_output[0]" is stuck at GND
    Warning (13410): Pin "data5_output[7]" is stuck at GND
    Warning (13410): Pin "data5_output[6]" is stuck at GND
    Warning (13410): Pin "data5_output[5]" is stuck at GND
    Warning (13410): Pin "data5_output[4]" is stuck at GND
    Warning (13410): Pin "data5_output[3]" is stuck at GND
    Warning (13410): Pin "data5_output[2]" is stuck at GND
    Warning (13410): Pin "data5_output[1]" is stuck at GND
    Warning (13410): Pin "data5_output[0]" is stuck at GND
    Warning (13410): Pin "data6_output[7]" is stuck at GND
    Warning (13410): Pin "data6_output[6]" is stuck at GND
    Warning (13410): Pin "data6_output[5]" is stuck at GND
    Warning (13410): Pin "data6_output[4]" is stuck at GND
    Warning (13410): Pin "data6_output[3]" is stuck at GND
    Warning (13410): Pin "data6_output[2]" is stuck at GND
    Warning (13410): Pin "data6_output[1]" is stuck at GND
    Warning (13410): Pin "data6_output[0]" is stuck at GND
    Warning (13410): Pin "data7_output[7]" is stuck at GND
    Warning (13410): Pin "data7_output[6]" is stuck at GND
    Warning (13410): Pin "data7_output[5]" is stuck at GND
    Warning (13410): Pin "data7_output[4]" is stuck at GND
    Warning (13410): Pin "data7_output[3]" is stuck at GND
    Warning (13410): Pin "data7_output[2]" is stuck at GND
    Warning (13410): Pin "data7_output[1]" is stuck at GND
    Warning (13410): Pin "data7_output[0]" is stuck at GND
    Warning (13410): Pin "data8_output[7]" is stuck at GND
    Warning (13410): Pin "data8_output[6]" is stuck at GND
    Warning (13410): Pin "data8_output[5]" is stuck at GND
    Warning (13410): Pin "data8_output[4]" is stuck at GND
    Warning (13410): Pin "data8_output[3]" is stuck at GND
    Warning (13410): Pin "data8_output[2]" is stuck at GND
    Warning (13410): Pin "data8_output[1]" is stuck at GND
    Warning (13410): Pin "data8_output[0]" is stuck at GND
    Warning (13410): Pin "data9_output[7]" is stuck at GND
    Warning (13410): Pin "data9_output[6]" is stuck at GND
    Warning (13410): Pin "data9_output[5]" is stuck at GND
    Warning (13410): Pin "data9_output[4]" is stuck at GND
    Warning (13410): Pin "data9_output[3]" is stuck at GND
    Warning (13410): Pin "data9_output[2]" is stuck at GND
    Warning (13410): Pin "data9_output[1]" is stuck at GND
    Warning (13410): Pin "data9_output[0]" is stuck at GND
Warning: Design contains 97 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data10_input[7]"
    Warning (15610): No output dependent on input pin "data10_input[6]"
    Warning (15610): No output dependent on input pin "data10_input[5]"
    Warning (15610): No output dependent on input pin "data10_input[4]"
    Warning (15610): No output dependent on input pin "data10_input[3]"
    Warning (15610): No output dependent on input pin "data10_input[2]"
    Warning (15610): No output dependent on input pin "data10_input[1]"
    Warning (15610): No output dependent on input pin "data10_input[0]"
    Warning (15610): No output dependent on input pin "data11_input[7]"
    Warning (15610): No output dependent on input pin "data11_input[6]"
    Warning (15610): No output dependent on input pin "data11_input[5]"
    Warning (15610): No output dependent on input pin "data11_input[4]"
    Warning (15610): No output dependent on input pin "data11_input[3]"
    Warning (15610): No output dependent on input pin "data11_input[2]"
    Warning (15610): No output dependent on input pin "data11_input[1]"
    Warning (15610): No output dependent on input pin "data11_input[0]"
    Warning (15610): No output dependent on input pin "data12_input[7]"
    Warning (15610): No output dependent on input pin "data12_input[6]"
    Warning (15610): No output dependent on input pin "data12_input[5]"
    Warning (15610): No output dependent on input pin "data12_input[4]"
    Warning (15610): No output dependent on input pin "data12_input[3]"
    Warning (15610): No output dependent on input pin "data12_input[2]"
    Warning (15610): No output dependent on input pin "data12_input[1]"
    Warning (15610): No output dependent on input pin "data12_input[0]"
    Warning (15610): No output dependent on input pin "data13_input[7]"
    Warning (15610): No output dependent on input pin "data13_input[6]"
    Warning (15610): No output dependent on input pin "data13_input[5]"
    Warning (15610): No output dependent on input pin "data13_input[4]"
    Warning (15610): No output dependent on input pin "data13_input[3]"
    Warning (15610): No output dependent on input pin "data13_input[2]"
    Warning (15610): No output dependent on input pin "data13_input[1]"
    Warning (15610): No output dependent on input pin "data13_input[0]"
    Warning (15610): No output dependent on input pin "data14_input[7]"
    Warning (15610): No output dependent on input pin "data14_input[6]"
    Warning (15610): No output dependent on input pin "data14_input[5]"
    Warning (15610): No output dependent on input pin "data14_input[4]"
    Warning (15610): No output dependent on input pin "data14_input[3]"
    Warning (15610): No output dependent on input pin "data14_input[2]"
    Warning (15610): No output dependent on input pin "data14_input[1]"
    Warning (15610): No output dependent on input pin "data14_input[0]"
    Warning (15610): No output dependent on input pin "data15_input[7]"
    Warning (15610): No output dependent on input pin "data15_input[6]"
    Warning (15610): No output dependent on input pin "data15_input[5]"
    Warning (15610): No output dependent on input pin "data15_input[4]"
    Warning (15610): No output dependent on input pin "data15_input[3]"
    Warning (15610): No output dependent on input pin "data15_input[2]"
    Warning (15610): No output dependent on input pin "data15_input[1]"
    Warning (15610): No output dependent on input pin "data15_input[0]"
    Warning (15610): No output dependent on input pin "data4_input[7]"
    Warning (15610): No output dependent on input pin "data4_input[6]"
    Warning (15610): No output dependent on input pin "data4_input[5]"
    Warning (15610): No output dependent on input pin "data4_input[4]"
    Warning (15610): No output dependent on input pin "data4_input[3]"
    Warning (15610): No output dependent on input pin "data4_input[2]"
    Warning (15610): No output dependent on input pin "data4_input[1]"
    Warning (15610): No output dependent on input pin "data4_input[0]"
    Warning (15610): No output dependent on input pin "data5_input[7]"
    Warning (15610): No output dependent on input pin "data5_input[6]"
    Warning (15610): No output dependent on input pin "data5_input[5]"
    Warning (15610): No output dependent on input pin "data5_input[4]"
    Warning (15610): No output dependent on input pin "data5_input[3]"
    Warning (15610): No output dependent on input pin "data5_input[2]"
    Warning (15610): No output dependent on input pin "data5_input[1]"
    Warning (15610): No output dependent on input pin "data5_input[0]"
    Warning (15610): No output dependent on input pin "data6_input[7]"
    Warning (15610): No output dependent on input pin "data6_input[6]"
    Warning (15610): No output dependent on input pin "data6_input[5]"
    Warning (15610): No output dependent on input pin "data6_input[4]"
    Warning (15610): No output dependent on input pin "data6_input[3]"
    Warning (15610): No output dependent on input pin "data6_input[2]"
    Warning (15610): No output dependent on input pin "data6_input[1]"
    Warning (15610): No output dependent on input pin "data6_input[0]"
    Warning (15610): No output dependent on input pin "data7_input[7]"
    Warning (15610): No output dependent on input pin "data7_input[6]"
    Warning (15610): No output dependent on input pin "data7_input[5]"
    Warning (15610): No output dependent on input pin "data7_input[4]"
    Warning (15610): No output dependent on input pin "data7_input[3]"
    Warning (15610): No output dependent on input pin "data7_input[2]"
    Warning (15610): No output dependent on input pin "data7_input[1]"
    Warning (15610): No output dependent on input pin "data7_input[0]"
    Warning (15610): No output dependent on input pin "data8_input[7]"
    Warning (15610): No output dependent on input pin "data8_input[6]"
    Warning (15610): No output dependent on input pin "data8_input[5]"
    Warning (15610): No output dependent on input pin "data8_input[4]"
    Warning (15610): No output dependent on input pin "data8_input[3]"
    Warning (15610): No output dependent on input pin "data8_input[2]"
    Warning (15610): No output dependent on input pin "data8_input[1]"
    Warning (15610): No output dependent on input pin "data8_input[0]"
    Warning (15610): No output dependent on input pin "data9_input[7]"
    Warning (15610): No output dependent on input pin "data9_input[6]"
    Warning (15610): No output dependent on input pin "data9_input[5]"
    Warning (15610): No output dependent on input pin "data9_input[4]"
    Warning (15610): No output dependent on input pin "data9_input[3]"
    Warning (15610): No output dependent on input pin "data9_input[2]"
    Warning (15610): No output dependent on input pin "data9_input[1]"
    Warning (15610): No output dependent on input pin "data9_input[0]"
    Warning (15610): No output dependent on input pin "clock"
Info: Implemented 257 device resources after synthesis - the final resource count might be different
    Info: Implemented 129 input pins
    Info: Implemented 128 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 220 warnings
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Wed Sep 26 15:11:22 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


