/* (c) 2000-2008 HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_P6_MASKS_H_
#define _HAVE_TRICORE_P6_MASKS_H_


/****************** Masks for P6_IN_t **********************/
/*
   P6_IN                 "Port 6 Input Register"
*/
/**********************************************************/

#define P6_IN_MASK                      0x0000fff0
#define P6_IN_P4_MASK                   0x00000010
#define P6_IN_P4_SHIFT                  4
#define P6_IN_P5_MASK                   0x00000020
#define P6_IN_P5_SHIFT                  5
#define P6_IN_P6_MASK                   0x00000040
#define P6_IN_P6_SHIFT                  6
#define P6_IN_P7_MASK                   0x00000080
#define P6_IN_P7_SHIFT                  7
#define P6_IN_P8_MASK                   0x00000100
#define P6_IN_P8_SHIFT                  8
#define P6_IN_P9_MASK                   0x00000200
#define P6_IN_P9_SHIFT                  9
#define P6_IN_P10_MASK                  0x00000400
#define P6_IN_P10_SHIFT                 10
#define P6_IN_P11_MASK                  0x00000800
#define P6_IN_P11_SHIFT                 11
#define P6_IN_P12_MASK                  0x00001000
#define P6_IN_P12_SHIFT                 12
#define P6_IN_P13_MASK                  0x00002000
#define P6_IN_P13_SHIFT                 13
#define P6_IN_P14_MASK                  0x00004000
#define P6_IN_P14_SHIFT                 14
#define P6_IN_P15_MASK                  0x00008000
#define P6_IN_P15_SHIFT                 15



/****************** Masks for P6_OMR_t **********************/
/*
   P6_OMR                "Port 6 Output Modification Register"
*/
/**********************************************************/

#define P6_OMR_MASK                     0xfff0fff0
#define P6_OMR_PS4_MASK                 0x00000010
#define P6_OMR_PS4_SHIFT                4
#define P6_OMR_PS5_MASK                 0x00000020
#define P6_OMR_PS5_SHIFT                5
#define P6_OMR_PS6_MASK                 0x00000040
#define P6_OMR_PS6_SHIFT                6
#define P6_OMR_PS7_MASK                 0x00000080
#define P6_OMR_PS7_SHIFT                7
#define P6_OMR_PS8_MASK                 0x00000100
#define P6_OMR_PS8_SHIFT                8
#define P6_OMR_PS9_MASK                 0x00000200
#define P6_OMR_PS9_SHIFT                9
#define P6_OMR_PS10_MASK                0x00000400
#define P6_OMR_PS10_SHIFT               10
#define P6_OMR_PS11_MASK                0x00000800
#define P6_OMR_PS11_SHIFT               11
#define P6_OMR_PS12_MASK                0x00001000
#define P6_OMR_PS12_SHIFT               12
#define P6_OMR_PS13_MASK                0x00002000
#define P6_OMR_PS13_SHIFT               13
#define P6_OMR_PS14_MASK                0x00004000
#define P6_OMR_PS14_SHIFT               14
#define P6_OMR_PS15_MASK                0x00008000
#define P6_OMR_PS15_SHIFT               15
#define P6_OMR_PR4_MASK                 0x00100000
#define P6_OMR_PR4_SHIFT                20
#define P6_OMR_PR5_MASK                 0x00200000
#define P6_OMR_PR5_SHIFT                21
#define P6_OMR_PR6_MASK                 0x00400000
#define P6_OMR_PR6_SHIFT                22
#define P6_OMR_PR7_MASK                 0x00800000
#define P6_OMR_PR7_SHIFT                23
#define P6_OMR_PR8_MASK                 0x01000000
#define P6_OMR_PR8_SHIFT                24
#define P6_OMR_PR9_MASK                 0x02000000
#define P6_OMR_PR9_SHIFT                25
#define P6_OMR_PR10_MASK                0x04000000
#define P6_OMR_PR10_SHIFT               26
#define P6_OMR_PR11_MASK                0x08000000
#define P6_OMR_PR11_SHIFT               27
#define P6_OMR_PR12_MASK                0x10000000
#define P6_OMR_PR12_SHIFT               28
#define P6_OMR_PR13_MASK                0x20000000
#define P6_OMR_PR13_SHIFT               29
#define P6_OMR_PR14_MASK                0x40000000
#define P6_OMR_PR14_SHIFT               30
#define P6_OMR_PR15_MASK                0x80000000
#define P6_OMR_PR15_SHIFT               31



/****************** Masks for P6_OUT_t **********************/
/*
   P6_OUT                "Port 6 Output Register"
*/
/**********************************************************/

#define P6_OUT_MASK                     0x0000fff0
#define P6_OUT_P4_MASK                  0x00000010
#define P6_OUT_P4_SHIFT                 4
#define P6_OUT_P5_MASK                  0x00000020
#define P6_OUT_P5_SHIFT                 5
#define P6_OUT_P6_MASK                  0x00000040
#define P6_OUT_P6_SHIFT                 6
#define P6_OUT_P7_MASK                  0x00000080
#define P6_OUT_P7_SHIFT                 7
#define P6_OUT_P8_MASK                  0x00000100
#define P6_OUT_P8_SHIFT                 8
#define P6_OUT_P9_MASK                  0x00000200
#define P6_OUT_P9_SHIFT                 9
#define P6_OUT_P10_MASK                 0x00000400
#define P6_OUT_P10_SHIFT                10
#define P6_OUT_P11_MASK                 0x00000800
#define P6_OUT_P11_SHIFT                11
#define P6_OUT_P12_MASK                 0x00001000
#define P6_OUT_P12_SHIFT                12
#define P6_OUT_P13_MASK                 0x00002000
#define P6_OUT_P13_SHIFT                13
#define P6_OUT_P14_MASK                 0x00004000
#define P6_OUT_P14_SHIFT                14
#define P6_OUT_P15_MASK                 0x00008000
#define P6_OUT_P15_SHIFT                15



/****************** Masks for P6_PDR_t **********************/
/*
   P6_PDR                "Port 6 Pad Driver Mode Register"
*/
/**********************************************************/

#define P6_PDR_MASK                     0x77700000
#define P6_PDR_PDSSC1_MASK              0x00700000
#define P6_PDR_PDSSC1_SHIFT             20
#define P6_PDR_PDCAN01_MASK             0x07000000
#define P6_PDR_PDCAN01_SHIFT            24
#define P6_PDR_PCCAN23_MASK             0x70000000
#define P6_PDR_PCCAN23_SHIFT            28




#endif /* _HAVE_TRICORE_P6_MASKS_H_ */

