Name: R.PRAVALLIKA
COMPANY : CODTECH IT SOLUTIONS
DOMAIN : VLSI
DURATION: DEC TO FEB 2025
ID:CT12DS3005

OVERVIEW OF THE PROJECT :
PROJECT :DIGITAL LOGIC DESIGN WITH VERILOG
OBJECT: BASIC DIGITAL LOGIC CIRCUITS like logic gates,half adder, full adder, multiplexer using verilog with vlsi ..Write the code& test bench. go to transcript to the output. and simulate the verilog code in Questa sim. And run the code. and finally the wave form is the result.
