\hypertarget{group___g_p_i_o__mode__define}{}\section{G\+P\+IO mode define}
\label{group___g_p_i_o__mode__define}\index{GPIO mode define@{GPIO mode define}}


G\+P\+IO Configuration Mode Elements values convention\+: 0x\+X0yz00\+YZ.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_gaf40bec3146810028a84b628d37d3b391}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+P\+UT}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga1013838a64cec2f8c88f079c449d1982}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+PP}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga2f91757829f6e9505ec386b840941929}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+OD}}~((uint32\+\_\+t)0x00000011\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+PP}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+OD}}~((uint32\+\_\+t)0x00000012\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga7a04f9ab65ad572ad20791a35009220c}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG}}~((uint32\+\_\+t)0x00000003\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga088659562e68426d9a72821ea4fd8d50}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG}}~((uint32\+\_\+t)0x10110000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_gaa166210a6da3ac7e8d7504702520e522}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10210000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10310000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+NG}}~((uint32\+\_\+t)0x10120000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10220000\+U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode__define_ga1b760771297ed2fc55a6b13071188491}{G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG}}~((uint32\+\_\+t)0x10320000\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO Configuration Mode Elements values convention\+: 0x\+X0yz00\+YZ. 


\begin{DoxyItemize}
\item X \+: G\+P\+IO mode or E\+X\+TI Mode
\item y \+: External IT or Event trigger detection
\item z \+: IO configuration on External IT or Event
\item Y \+: Output type (Push Pull or Open Drain)
\item Z \+: IO Direction mode (Input, Output, Alternate or Analog) 
\end{DoxyItemize}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___g_p_i_o__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}\label{group___g_p_i_o__mode__define_ga282b9fd37c8ef31daba314ffae6bf023}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_AF\_OD@{GPIO\_MODE\_AF\_OD}}
\index{GPIO\_MODE\_AF\_OD@{GPIO\_MODE\_AF\_OD}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_AF\_OD}{GPIO\_MODE\_AF\_OD}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+OD~((uint32\+\_\+t)0x00000012\+U)}

Alternate Function Open Drain Mode \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}\label{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_AF\_PP@{GPIO\_MODE\_AF\_PP}}
\index{GPIO\_MODE\_AF\_PP@{GPIO\_MODE\_AF\_PP}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_AF\_PP}{GPIO\_MODE\_AF\_PP}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+F\+\_\+\+PP~((uint32\+\_\+t)0x00000002\+U)}

Alternate Function Push Pull Mode \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga7a04f9ab65ad572ad20791a35009220c}\label{group___g_p_i_o__mode__define_ga7a04f9ab65ad572ad20791a35009220c}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_ANALOG@{GPIO\_MODE\_ANALOG}}
\index{GPIO\_MODE\_ANALOG@{GPIO\_MODE\_ANALOG}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_ANALOG}{GPIO\_MODE\_ANALOG}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+A\+N\+A\+L\+OG~((uint32\+\_\+t)0x00000003\+U)}

Analog Mode \mbox{\Hypertarget{group___g_p_i_o__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}\label{group___g_p_i_o__mode__define_gadbfa532b3566783ac6c0e07c2e0ffe5e}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_EVT\_FALLING@{GPIO\_MODE\_EVT\_FALLING}}
\index{GPIO\_MODE\_EVT\_FALLING@{GPIO\_MODE\_EVT\_FALLING}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_EVT\_FALLING}{GPIO\_MODE\_EVT\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+F\+A\+L\+L\+I\+NG~((uint32\+\_\+t)0x10220000\+U)}

External Event Mode with Falling edge trigger detection \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}\label{group___g_p_i_o__mode__define_ga97d78b82ea178ff7a4c35aa60b4e9338}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_EVT\_RISING@{GPIO\_MODE\_EVT\_RISING}}
\index{GPIO\_MODE\_EVT\_RISING@{GPIO\_MODE\_EVT\_RISING}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_EVT\_RISING}{GPIO\_MODE\_EVT\_RISING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+NG~((uint32\+\_\+t)0x10120000\+U)}

External Event Mode with Rising edge trigger detection \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga1b760771297ed2fc55a6b13071188491}\label{group___g_p_i_o__mode__define_ga1b760771297ed2fc55a6b13071188491}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_EVT\_RISING\_FALLING@{GPIO\_MODE\_EVT\_RISING\_FALLING}}
\index{GPIO\_MODE\_EVT\_RISING\_FALLING@{GPIO\_MODE\_EVT\_RISING\_FALLING}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_EVT\_RISING\_FALLING}{GPIO\_MODE\_EVT\_RISING\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+E\+V\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG~((uint32\+\_\+t)0x10320000\+U)}

External Event Mode with Rising/\+Falling edge trigger detection \mbox{\Hypertarget{group___g_p_i_o__mode__define_gaf40bec3146810028a84b628d37d3b391}\label{group___g_p_i_o__mode__define_gaf40bec3146810028a84b628d37d3b391}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_INPUT@{GPIO\_MODE\_INPUT}}
\index{GPIO\_MODE\_INPUT@{GPIO\_MODE\_INPUT}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_INPUT}{GPIO\_MODE\_INPUT}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+P\+UT~((uint32\+\_\+t)0x00000000\+U)}

Input Floating Mode \mbox{\Hypertarget{group___g_p_i_o__mode__define_gaa166210a6da3ac7e8d7504702520e522}\label{group___g_p_i_o__mode__define_gaa166210a6da3ac7e8d7504702520e522}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_IT\_FALLING@{GPIO\_MODE\_IT\_FALLING}}
\index{GPIO\_MODE\_IT\_FALLING@{GPIO\_MODE\_IT\_FALLING}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_IT\_FALLING}{GPIO\_MODE\_IT\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+F\+A\+L\+L\+I\+NG~((uint32\+\_\+t)0x10210000\+U)}

External Interrupt Mode with Falling edge trigger detection \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga088659562e68426d9a72821ea4fd8d50}\label{group___g_p_i_o__mode__define_ga088659562e68426d9a72821ea4fd8d50}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_IT\_RISING@{GPIO\_MODE\_IT\_RISING}}
\index{GPIO\_MODE\_IT\_RISING@{GPIO\_MODE\_IT\_RISING}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_IT\_RISING}{GPIO\_MODE\_IT\_RISING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+NG~((uint32\+\_\+t)0x10110000\+U)}

External Interrupt Mode with Rising edge trigger detection \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}\label{group___g_p_i_o__mode__define_ga0678e61090ed61e91a6496f22ddfb3d1}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_IT\_RISING\_FALLING@{GPIO\_MODE\_IT\_RISING\_FALLING}}
\index{GPIO\_MODE\_IT\_RISING\_FALLING@{GPIO\_MODE\_IT\_RISING\_FALLING}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_IT\_RISING\_FALLING}{GPIO\_MODE\_IT\_RISING\_FALLING}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+I\+T\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+F\+A\+L\+L\+I\+NG~((uint32\+\_\+t)0x10310000\+U)}

External Interrupt Mode with Rising/\+Falling edge trigger detection \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga2f91757829f6e9505ec386b840941929}\label{group___g_p_i_o__mode__define_ga2f91757829f6e9505ec386b840941929}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_OUTPUT\_OD@{GPIO\_MODE\_OUTPUT\_OD}}
\index{GPIO\_MODE\_OUTPUT\_OD@{GPIO\_MODE\_OUTPUT\_OD}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_OUTPUT\_OD}{GPIO\_MODE\_OUTPUT\_OD}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+OD~((uint32\+\_\+t)0x00000011\+U)}

Output Open Drain Mode \mbox{\Hypertarget{group___g_p_i_o__mode__define_ga1013838a64cec2f8c88f079c449d1982}\label{group___g_p_i_o__mode__define_ga1013838a64cec2f8c88f079c449d1982}} 
\index{GPIO mode define@{GPIO mode define}!GPIO\_MODE\_OUTPUT\_PP@{GPIO\_MODE\_OUTPUT\_PP}}
\index{GPIO\_MODE\_OUTPUT\_PP@{GPIO\_MODE\_OUTPUT\_PP}!GPIO mode define@{GPIO mode define}}
\subsubsection{\texorpdfstring{GPIO\_MODE\_OUTPUT\_PP}{GPIO\_MODE\_OUTPUT\_PP}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+M\+O\+D\+E\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+PP~((uint32\+\_\+t)0x00000001\+U)}

Output Push Pull Mode 