`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input logic id_2,
    input [id_1 : 1  &  id_2] id_3,
    id_4,
    input logic [id_3 : id_1[id_3]] id_5,
    output id_6,
    input logic id_7,
    input logic [id_4 : id_4] id_8,
    input [id_4 : id_7] id_9,
    input logic [id_8 : id_4] id_10,
    output logic [id_3 : id_10] id_11,
    input id_12,
    input id_13,
    output logic id_14,
    output [id_3 : id_1] id_15,
    input logic [id_14 : id_15] id_16,
    input id_17,
    output id_18,
    input logic id_19,
    input id_20,
    input logic id_21
);
  id_22 id_23 (
      .id_12(id_20),
      .id_1 (id_14#(.id_17(id_11))),
      .id_18(id_16)
  );
endmodule
