Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:10:00 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.430        0.000                      0                 1171        0.162        0.000                      0                 1171        3.000        0.000                       0                   485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.430        0.000                      0                 1171        0.162        0.000                      0                 1171        3.000        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 2.818ns (43.034%)  route 3.730ns (56.966%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.187    add2/out_carry__5_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.521 r  add2/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.521    qWrite10/add2_out[29]
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.797ns (42.851%)  route 3.730ns (57.149%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.187    add2/out_carry__5_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.500 r  add2/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.500    qWrite10/add2_out[31]
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.723ns (42.195%)  route 3.730ns (57.805%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.187    add2/out_carry__5_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.426 r  add2/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.426    qWrite10/add2_out[30]
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 2.707ns (42.052%)  route 3.730ns (57.948%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.187    add2/out_carry__5_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.410 r  add2/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.410    qWrite10/add2_out[28]
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y53         FDRE                                         r  qWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.704ns (42.025%)  route 3.730ns (57.975%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.407 r  add2/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     7.407    qWrite10/add2_out[25]
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.683ns (41.835%)  route 3.730ns (58.165%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.386 r  add2/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     7.386    qWrite10/add2_out[27]
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.609ns (41.156%)  route 3.730ns (58.844%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.312 r  add2/out_carry__5/O[2]
                         net (fo=1, routed)           0.000     7.312    qWrite10/add2_out[26]
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 fsm2/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 2.512ns (39.647%)  route 3.824ns (60.353%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm2/clk
    SLICE_X31Y54         FDRE                                         r  fsm2/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm2/out_reg[23]/Q
                         net (fo=2, routed)           0.691     2.120    fsm2/fsm2_out[23]
    SLICE_X30Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.244 f  fsm2/p_addr0[3]_INST_0_i_9/O
                         net (fo=1, routed)           1.011     3.255    fsm2/p_addr0[3]_INST_0_i_9_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.379 f  fsm2/p_addr0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.592     3.971    fsm2/p_addr0[3]_INST_0_i_1_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.095 f  fsm2/s_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.541     4.636    fsm2/s_addr0[3]_INST_0_i_3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.124     4.760 r  fsm2/out_tmp_reg_i_34/O
                         net (fo=161, routed)         0.989     5.749    s00/out_reg[3]_0
    SLICE_X27Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.873 r  s00/out_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     5.873    add1/out_reg[7][0]
    SLICE_X27Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.405 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.405    add1/out_carry__0_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.519    add1/out_carry__1_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.633    add1/out_carry__2_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.747    add1/out_carry__3_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.861    add1/out_carry__4_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.975    add1/out_carry__5_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.309    sWrite10/add1_out[29]
    SLICE_X27Y57         FDRE                                         r  sWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    sWrite10/clk
    SLICE_X27Y57         FDRE                                         r  sWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X27Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    sWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 2.593ns (41.007%)  route 3.730ns (58.993%))
  Logic Levels:           11  (CARRY4=7 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.073    add2/out_carry__4_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.296 r  add2/out_carry__5/O[0]
                         net (fo=1, routed)           0.000     7.296    qWrite10/add2_out[24]
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y52         FDRE                                         r  qWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 fsm3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            qWrite10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 2.590ns (40.979%)  route 3.730ns (59.021%))
  Logic Levels:           10  (CARRY4=6 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.973     0.973    fsm3/clk
    SLICE_X34Y43         FDRE                                         r  fsm3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[2]/Q
                         net (fo=11, routed)          0.930     2.421    fsm3/fsm3_out[2]
    SLICE_X34Y43         LUT4 (Prop_lut4_I3_O)        0.153     2.574 f  fsm3/r_addr0[3]_INST_0_i_5/O
                         net (fo=2, routed)           1.101     3.674    fsm3/r_addr0[3]_INST_0_i_5_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.331     4.005 f  fsm3/r_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.473     4.478    fsm2/out_reg[31]_6
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm2/p_addr0[3]_INST_0_i_3/O
                         net (fo=135, routed)         1.227     5.829    fsm2/p_addr0[3]_INST_0_i_3_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     5.953 r  fsm2/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.953    add2/S[1]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.503 r  add2/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.503    add2/out_carry_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.617    add2/out_carry__0_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.731    add2/out_carry__1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.001     6.845    add2/out_carry__2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.959    add2/out_carry__3_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 r  add2/out_carry__4/O[1]
                         net (fo=1, routed)           0.000     7.293    qWrite10/add2_out[21]
    SLICE_X28Y51         FDRE                                         r  qWrite10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=486, unset)          0.924     7.924    qWrite10/clk
    SLICE_X28Y51         FDRE                                         r  qWrite10/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    qWrite10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y46         FDRE                                         r  mult1/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.113     0.664    mult1/p_1_in[11]
    SLICE_X35Y46         FDRE                                         r  mult1/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y46         FDRE                                         r  mult1/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y47         FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.113     0.664    mult1/p_1_in[4]
    SLICE_X35Y47         FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y47         FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    mult0/clk
    SLICE_X25Y49         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[8]
    SLICE_X24Y49         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    mult0/clk
    SLICE_X24Y49         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    cond_computed0/clk
    SLICE_X35Y45         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed0/out_reg[0]/Q
                         net (fo=7, routed)           0.121     0.673    i1/cond_computed0_out
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.045     0.718 r  i1/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.718    cond_stored0/out_reg[0]_0
    SLICE_X34Y45         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    cond_stored0/clk
    SLICE_X34Y45         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.077%)  route 0.106ns (42.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    mult0/clk
    SLICE_X24Y49         FDRE                                         r  mult0/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.106     0.657    mult0/p_1_in[12]
    SLICE_X26Y50         FDRE                                         r  mult0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    mult0/clk
    SLICE_X26Y50         FDRE                                         r  mult0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.059     0.491    mult0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y46         FDRE                                         r  mult1/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[7]
    SLICE_X35Y46         FDRE                                         r  mult1/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y46         FDRE                                         r  mult1/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.066     0.498    mult1/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    i1/clk
    SLICE_X37Y46         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.134     0.685    i1/Q[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.048     0.733 r  i1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.733    i1/i1_in[3]
    SLICE_X36Y46         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    i1/clk
    SLICE_X36Y46         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.131     0.563    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    i1/clk
    SLICE_X37Y46         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.134     0.685    i1/Q[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.730 r  i1/out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.730    i1/i1_in[2]
    SLICE_X36Y46         FDRE                                         r  i1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    i1/clk
    SLICE_X36Y46         FDRE                                         r  i1/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.120     0.552    i1/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    i1/clk
    SLICE_X37Y46         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i1/out_reg[0]/Q
                         net (fo=7, routed)           0.138     0.689    i1/Q[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.734 r  i1/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.734    i1/i1_in[1]
    SLICE_X36Y46         FDRE                                         r  i1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    i1/clk
    SLICE_X36Y46         FDRE                                         r  i1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    i1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.410     0.410    mult1/clk
    SLICE_X34Y48         FDRE                                         r  mult1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.116     0.690    mult1/p_1_in[0]
    SLICE_X33Y48         FDRE                                         r  mult1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=486, unset)          0.432     0.432    mult1/clk
    SLICE_X33Y48         FDRE                                         r  mult1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y18   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y19   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y46  A_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X24Y47  A_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X24Y47  A_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X26Y49  A_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X31Y48  A_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X26Y49  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y46  A_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y47  A_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y47  A_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y48  A_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y50  A_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  A_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y46  A_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y47  A_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y47  A_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X31Y48  A_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X26Y49  A_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y50  A_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y50  A_i_j0/out_reg[18]/C



