

================================================================
== Vitis HLS Report for 'detect_and_recognize_Pipeline_VITIS_LOOP_147_2'
================================================================
* Date:           Mon May  5 05:08:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     2405|  40.000 ns|  24.050 us|    4|  2405|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_147_2  |        2|     2402|         3|          3|          1|  0 ~ 800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 7 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_7, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_6, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_5, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_4, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_3, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_2, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_1, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %frame_0, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %phi_mul3"   --->   Operation 18 'read' 'phi_mul3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln147 = store i10 0, i10 %x" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 19 'store' 'store_ln147' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 0, i21 %phi_mul"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_urem_load = load i10 %phi_urem" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 23 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_1 = load i10 %x" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 24 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln147 = icmp_eq  i10 %x_1, i10 800" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 25 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln147 = add i10 %x_1, i10 1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 26 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.body4.i.split, void %cleanup.i.loopexit.exitStub" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 27 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i10 %phi_urem_load" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 28 'zext' 'zext_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.07ns)   --->   "%add_ln148 = add i16 %phi_mul3_read, i16 %zext_ln148" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 29 'add' 'add_ln148' <Predicate = (!icmp_ln147)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i16 %add_ln148" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 30 'zext' 'zext_ln148_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%frame_0_addr = getelementptr i8 %frame_0, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 31 'getelementptr' 'frame_0_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 32 'getelementptr' 'frame_1_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 33 'getelementptr' 'frame_2_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 34 'getelementptr' 'frame_3_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 35 'getelementptr' 'frame_4_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 36 'getelementptr' 'frame_5_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 37 'getelementptr' 'frame_6_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln148_1" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 38 'getelementptr' 'frame_7_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%frame_0_load = load i16 %frame_0_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 39 'load' 'frame_0_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%frame_1_load = load i16 %frame_1_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 40 'load' 'frame_1_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%frame_2_load = load i16 %frame_2_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 41 'load' 'frame_2_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%frame_3_load = load i16 %frame_3_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 42 'load' 'frame_3_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%frame_4_load = load i16 %frame_4_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 43 'load' 'frame_4_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%frame_5_load = load i16 %frame_5_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 44 'load' 'frame_5_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%frame_6_load = load i16 %frame_6_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 45 'load' 'frame_6_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%frame_7_load = load i16 %frame_7_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 46 'load' 'frame_7_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%phi_mul_load = load i21 %phi_mul" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 47 'load' 'phi_mul_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i21.i32.i32, i21 %phi_mul_load, i32 17, i32 19" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_0_load = load i16 %frame_0_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 49 'load' 'frame_0_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_1_load = load i16 %frame_1_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 50 'load' 'frame_1_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_2_load = load i16 %frame_2_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 51 'load' 'frame_2_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 52 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_3_load = load i16 %frame_3_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 52 'load' 'frame_3_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_4_load = load i16 %frame_4_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 53 'load' 'frame_4_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 54 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_5_load = load i16 %frame_5_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 54 'load' 'frame_5_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 55 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_6_load = load i16 %frame_6_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 55 'load' 'frame_6_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 56 [1/2] ( I:3.25ns O:3.25ns )   --->   "%frame_7_load = load i16 %frame_7_addr" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 56 'load' 'frame_7_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60000> <RAM>
ST_3 : Operation 57 [1/1] (2.30ns)   --->   "%pixel = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %frame_0_load, i3 1, i8 %frame_1_load, i3 2, i8 %frame_2_load, i3 3, i8 %frame_3_load, i3 4, i8 %frame_4_load, i3 5, i8 %frame_5_load, i3 6, i8 %frame_6_load, i3 7, i8 %frame_7_load, i8 0, i3 %trunc_ln" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 57 'sparsemux' 'pixel' <Predicate = (!icmp_ln147)> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 58 'specpipeline' 'specpipeline_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln147 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 800, i64 400" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 60 'specloopname' 'specloopname_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.22ns)   --->   "%add_ln147_1 = add i21 %phi_mul_load, i21 1311" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 61 'add' 'add_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%icmp_ln7 = icmp_ugt  i8 %pixel, i8 160" [src/hls_detector.cpp:7->src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 62 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln147)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln7, void %for.inc.i, void %if.then.i.exitStub" [src/hls_detector.cpp:148->src/hls_wrapper.cpp:42]   --->   Operation 63 'br' 'br_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln147_2 = add i10 %phi_urem_load, i10 1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 64 'add' 'add_ln147_2' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.73ns)   --->   "%icmp_ln147_1 = icmp_eq  i10 %phi_urem_load, i10 99" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 65 'icmp' 'icmp_ln147_1' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.68ns)   --->   "%select_ln147 = select i1 %icmp_ln147_1, i10 0, i10 %add_ln147_2" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 66 'select' 'select_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln147 = store i10 %add_ln147, i10 %x" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 67 'store' 'store_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.58>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln147 = store i21 %add_ln147_1, i21 %phi_mul" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 68 'store' 'store_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.58>
ST_4 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln147 = store i10 %select_ln147, i10 %phi_urem" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 69 'store' 'store_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 1.58>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.body4.i" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 70 'br' 'br_ln147' <Predicate = (!icmp_ln147 & !icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %x_out, i10 %x_1" [src/hls_detector.cpp:147->src/hls_wrapper.cpp:42]   --->   Operation 71 'write' 'write_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln147)> <Delay = 1.58>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node ret_ln0)   --->   "%UnifiedRetVal = phi i1 1, void %cleanup.i.loopexit.exitStub, i1 0, void %if.then.i.exitStub"   --->   Operation 73 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %x_out, i10 800"   --->   Operation 75 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ frame_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ x_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                (alloca           ) [ 0111100]
phi_mul                 (alloca           ) [ 0111100]
x                       (alloca           ) [ 0111100]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
phi_mul3_read           (read             ) [ 0011100]
store_ln147             (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
phi_urem_load           (load             ) [ 0001100]
x_1                     (load             ) [ 0001111]
icmp_ln147              (icmp             ) [ 0011111]
add_ln147               (add              ) [ 0001100]
br_ln147                (br               ) [ 0000000]
zext_ln148              (zext             ) [ 0000000]
add_ln148               (add              ) [ 0000000]
zext_ln148_1            (zext             ) [ 0000000]
frame_0_addr            (getelementptr    ) [ 0001000]
frame_1_addr            (getelementptr    ) [ 0001000]
frame_2_addr            (getelementptr    ) [ 0001000]
frame_3_addr            (getelementptr    ) [ 0001000]
frame_4_addr            (getelementptr    ) [ 0001000]
frame_5_addr            (getelementptr    ) [ 0001000]
frame_6_addr            (getelementptr    ) [ 0001000]
frame_7_addr            (getelementptr    ) [ 0001000]
phi_mul_load            (load             ) [ 0000100]
trunc_ln                (partselect       ) [ 0000000]
frame_0_load            (load             ) [ 0000000]
frame_1_load            (load             ) [ 0000000]
frame_2_load            (load             ) [ 0000000]
frame_3_load            (load             ) [ 0000000]
frame_4_load            (load             ) [ 0000000]
frame_5_load            (load             ) [ 0000000]
frame_6_load            (load             ) [ 0000000]
frame_7_load            (load             ) [ 0000000]
pixel                   (sparsemux        ) [ 0000100]
specpipeline_ln147      (specpipeline     ) [ 0000000]
speclooptripcount_ln147 (speclooptripcount) [ 0000000]
specloopname_ln147      (specloopname     ) [ 0000000]
add_ln147_1             (add              ) [ 0000000]
icmp_ln7                (icmp             ) [ 0011100]
br_ln148                (br               ) [ 0000000]
add_ln147_2             (add              ) [ 0000000]
icmp_ln147_1            (icmp             ) [ 0000000]
select_ln147            (select           ) [ 0000000]
store_ln147             (store            ) [ 0000000]
store_ln147             (store            ) [ 0000000]
store_ln147             (store            ) [ 0000000]
br_ln147                (br               ) [ 0000000]
write_ln147             (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
UnifiedRetVal           (phi              ) [ 0000010]
ret_ln0                 (ret              ) [ 0000000]
write_ln0               (write            ) [ 0000000]
br_ln0                  (br               ) [ 0000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="frame_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="phi_urem_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="phi_mul_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="phi_mul3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul3_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln147/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="frame_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_0_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="frame_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_1_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="frame_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_2_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="frame_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="frame_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_4_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="frame_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_5_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="frame_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_6_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="frame_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_7_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_0_load/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_1_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_2_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_3_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_4_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_5_load/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_6_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_7_load/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="UnifiedRetVal_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="UnifiedRetVal_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="2"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln147_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="21" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="phi_urem_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_1_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln147_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln147_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln148_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln148_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="1"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln148_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="phi_mul_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="21" slack="2"/>
<pin id="292" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="21" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="pixel_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="0" index="2" bw="8" slack="0"/>
<pin id="307" dir="0" index="3" bw="3" slack="0"/>
<pin id="308" dir="0" index="4" bw="8" slack="0"/>
<pin id="309" dir="0" index="5" bw="3" slack="0"/>
<pin id="310" dir="0" index="6" bw="8" slack="0"/>
<pin id="311" dir="0" index="7" bw="3" slack="0"/>
<pin id="312" dir="0" index="8" bw="8" slack="0"/>
<pin id="313" dir="0" index="9" bw="3" slack="0"/>
<pin id="314" dir="0" index="10" bw="8" slack="0"/>
<pin id="315" dir="0" index="11" bw="3" slack="0"/>
<pin id="316" dir="0" index="12" bw="8" slack="0"/>
<pin id="317" dir="0" index="13" bw="3" slack="0"/>
<pin id="318" dir="0" index="14" bw="8" slack="0"/>
<pin id="319" dir="0" index="15" bw="3" slack="0"/>
<pin id="320" dir="0" index="16" bw="8" slack="0"/>
<pin id="321" dir="0" index="17" bw="8" slack="0"/>
<pin id="322" dir="0" index="18" bw="3" slack="0"/>
<pin id="323" dir="1" index="19" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="pixel/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln147_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="21" slack="1"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln147_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="2"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_2/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln147_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="2"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147_1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln147_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="10" slack="0"/>
<pin id="367" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln147_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="2"/>
<pin id="373" dir="0" index="1" bw="10" slack="3"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln147_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="21" slack="0"/>
<pin id="377" dir="0" index="1" bw="21" slack="3"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln147_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="3"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="phi_urem_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="392" class="1005" name="phi_mul_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="21" slack="0"/>
<pin id="394" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="399" class="1005" name="x_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="406" class="1005" name="phi_mul3_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="phi_urem_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="2"/>
<pin id="413" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="phi_urem_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="x_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="3"/>
<pin id="419" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="icmp_ln147_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln147_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="2"/>
<pin id="428" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln147 "/>
</bind>
</comp>

<comp id="431" class="1005" name="frame_0_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_0_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="frame_1_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_1_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="frame_2_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_2_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="frame_3_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_3_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="frame_4_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_4_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="frame_5_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_5_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="frame_6_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="1"/>
<pin id="463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_6_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="frame_7_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="frame_7_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="phi_mul_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="21" slack="1"/>
<pin id="473" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="pixel_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="88" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="120" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="127" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="134" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="141" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="148" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="155" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="162" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="169" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="90" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="92" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="289"><net_src comp="278" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="326"><net_src comp="176" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="328"><net_src comp="182" pin="3"/><net_sink comp="303" pin=4"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="303" pin=5"/></net>

<net id="330"><net_src comp="188" pin="3"/><net_sink comp="303" pin=6"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="303" pin=7"/></net>

<net id="332"><net_src comp="194" pin="3"/><net_sink comp="303" pin=8"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="303" pin=9"/></net>

<net id="334"><net_src comp="200" pin="3"/><net_sink comp="303" pin=10"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="303" pin=11"/></net>

<net id="336"><net_src comp="206" pin="3"/><net_sink comp="303" pin=12"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="303" pin=13"/></net>

<net id="338"><net_src comp="212" pin="3"/><net_sink comp="303" pin=14"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="303" pin=15"/></net>

<net id="340"><net_src comp="218" pin="3"/><net_sink comp="303" pin=16"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="303" pin=17"/></net>

<net id="342"><net_src comp="293" pin="4"/><net_sink comp="303" pin=18"/></net>

<net id="347"><net_src comp="82" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="84" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="353" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="379"><net_src comp="343" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="363" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="94" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="395"><net_src comp="98" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="402"><net_src comp="102" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="409"><net_src comp="106" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="414"><net_src comp="251" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="420"><net_src comp="254" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="425"><net_src comp="257" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="263" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="434"><net_src comp="120" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="439"><net_src comp="127" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="444"><net_src comp="134" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="449"><net_src comp="141" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="454"><net_src comp="148" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="459"><net_src comp="155" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="464"><net_src comp="162" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="469"><net_src comp="169" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="474"><net_src comp="290" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="479"><net_src comp="303" pin="19"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="348" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_out | {5 6 }
 - Input state : 
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : phi_mul3 | {1 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_0 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_1 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_2 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_3 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_4 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_5 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_6 | {2 3 }
	Port: detect_and_recognize_Pipeline_VITIS_LOOP_147_2 : frame_7 | {2 3 }
  - Chain level:
	State 1
		store_ln147 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln147 : 1
		add_ln147 : 1
		br_ln147 : 2
		zext_ln148 : 1
		add_ln148 : 2
		zext_ln148_1 : 3
		frame_0_addr : 4
		frame_1_addr : 4
		frame_2_addr : 4
		frame_3_addr : 4
		frame_4_addr : 4
		frame_5_addr : 4
		frame_6_addr : 4
		frame_7_addr : 4
		frame_0_load : 5
		frame_1_load : 5
		frame_2_load : 5
		frame_3_load : 5
		frame_4_load : 5
		frame_5_load : 5
		frame_6_load : 5
		frame_7_load : 5
	State 3
		trunc_ln : 1
		pixel : 2
	State 4
		br_ln148 : 1
		select_ln147 : 1
		store_ln147 : 1
		store_ln147 : 2
	State 5
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln147_fu_263     |    0    |    13   |
|    add   |      add_ln148_fu_273     |    0    |    23   |
|          |     add_ln147_1_fu_343    |    0    |    28   |
|          |     add_ln147_2_fu_353    |    0    |    13   |
|----------|---------------------------|---------|---------|
| sparsemux|        pixel_fu_303       |    0    |    42   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln147_fu_257     |    0    |    13   |
|   icmp   |      icmp_ln7_fu_348      |    0    |    15   |
|          |    icmp_ln147_1_fu_358    |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |    select_ln147_fu_363    |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | phi_mul3_read_read_fu_106 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_112     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln148_fu_269     |    0    |    0    |
|          |    zext_ln148_1_fu_278    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_293      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   170   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|UnifiedRetVal_reg_224|    1   |
|  add_ln147_reg_426  |   10   |
| frame_0_addr_reg_431|   16   |
| frame_1_addr_reg_436|   16   |
| frame_2_addr_reg_441|   16   |
| frame_3_addr_reg_446|   16   |
| frame_4_addr_reg_451|   16   |
| frame_5_addr_reg_456|   16   |
| frame_6_addr_reg_461|   16   |
| frame_7_addr_reg_466|   16   |
|  icmp_ln147_reg_422 |    1   |
|phi_mul3_read_reg_406|   16   |
| phi_mul_load_reg_471|   21   |
|   phi_mul_reg_392   |   21   |
|phi_urem_load_reg_411|   10   |
|   phi_urem_reg_385  |   10   |
|    pixel_reg_476    |    8   |
|     x_1_reg_417     |   10   |
|      x_reg_399      |   10   |
+---------------------+--------+
|        Total        |   246  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_112 |  p2  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_176 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_188 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_194 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_200 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_206 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_212 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_218 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   276  ||  14.292 ||    0    ||    81   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    0   |   81   |
|  Register |    -   |   246  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   246  |   251  |
+-----------+--------+--------+--------+
