<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="inst_ram_synth_1" LaunchDir="/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/inst_ram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="data_ram_synth_1" LaunchDir="/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/data_ram_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ahblite_axi_bridge_0_synth_1" LaunchDir="/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/ahblite_axi_bridge_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="inst_ram_synth_1"/>
		<Parent Id="data_ram_synth_1"/>
		<Parent Id="ahblite_axi_bridge_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/lv/VivadoProjects/nscscc_mips/func_test/soc/soc_lite_func_test/run_vivado/project_1/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="inst_ram_synth_1"/>
		<Parent Id="data_ram_synth_1"/>
		<Parent Id="ahblite_axi_bridge_0_synth_1"/>
	</Run>
</Runs>

