Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Mar 12 09:42:11 2025
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/EESM6000C/lab3_2025/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (160)
6. checking no_output_delay (135)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (135)
---------------------------------
 There are 135 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.252        0.000                      0                  316        0.146        0.000                      0                  316        4.500        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.252        0.000                      0                  316        0.146        0.000                      0                  316        4.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 4.166ns (43.342%)  route 5.446ns (56.658%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_43/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_43/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_43_n_0
                                                                      r  axistream_mult_reg[27]_i_62/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_62/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_62_n_5
                                                                      r  axistream_mult[27]_i_44/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.927 r  axistream_mult[27]_i_44/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_44_n_0
                                                                      r  axistream_mult_reg[27]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_16_n_0
                                                                      r  axistream_mult_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_19/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_19_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.143 r  axistream_mult_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.761    axistream_mult0[31]
                                                                      r  axistream_mult[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    12.068 r  axistream_mult[31]_i_1/O
                         net (fo=1, unplaced)         0.000    12.068    axistream_mult[31]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[31]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 4.146ns (44.041%)  route 5.268ns (55.959%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_43/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_43/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_43_n_5
                                                                      r  axistream_mult[23]_i_28/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.722 r  axistream_mult[23]_i_28/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_28_n_0
                                                                      r  axistream_mult_reg[23]_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_13_n_0
                                                                      r  axistream_mult_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_16/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_16_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.945 r  axistream_mult_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.563    axistream_mult0[27]
                                                                      r  axistream_mult[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.870 r  axistream_mult[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.870    axistream_mult[27]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[27]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 4.077ns (43.572%)  route 5.280ns (56.428%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_43/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_43/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_43_n_0
                                                                      r  axistream_mult_reg[27]_i_62/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_62/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_62_n_5
                                                                      r  axistream_mult[27]_i_44/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.927 r  axistream_mult[27]_i_44/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_44_n_0
                                                                      r  axistream_mult_reg[27]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_16_n_0
                                                                      r  axistream_mult_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_19/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_19_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.068 r  axistream_mult_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.520    axistream_mult0[30]
                                                                      r  axistream_mult[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.293    11.813 r  axistream_mult[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.813    axistream_mult[30]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[30]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 4.163ns (44.749%)  route 5.140ns (55.251%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_43/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_43/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_43_n_0
                                                                      r  axistream_mult_reg[27]_i_62/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_62/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_62_n_5
                                                                      r  axistream_mult[27]_i_44/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.927 r  axistream_mult[27]_i_44/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_44_n_0
                                                                      r  axistream_mult_reg[27]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_16_n_0
                                                                      r  axistream_mult_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_19/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_19_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.149 r  axistream_mult_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.461    axistream_mult0[29]
                                                                      r  axistream_mult[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.298    11.759 r  axistream_mult[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.759    axistream_mult[29]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[29]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 4.055ns (44.105%)  route 5.139ns (55.895%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_43/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_43/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_43_n_0
                                                                      r  axistream_mult_reg[27]_i_62/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_62/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_62_n_5
                                                                      r  axistream_mult[27]_i_44/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.927 r  axistream_mult[27]_i_44/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_44_n_0
                                                                      r  axistream_mult_reg[27]_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_16_n_0
                                                                      r  axistream_mult_reg[31]_i_19/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_19/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_19_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.044 r  axistream_mult_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.355    axistream_mult0[28]
                                                                      r  axistream_mult[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.650 r  axistream_mult[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.650    axistream_mult[28]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[28]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 4.065ns (44.344%)  route 5.102ns (55.656%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_43/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_43/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_43_n_5
                                                                      r  axistream_mult[23]_i_28/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.722 r  axistream_mult[23]_i_28/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_28_n_0
                                                                      r  axistream_mult_reg[23]_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_13_n_0
                                                                      r  axistream_mult_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_16/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_16_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.870 r  axistream_mult_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.322    axistream_mult0[26]
                                                                      r  axistream_mult[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301    11.623 r  axistream_mult[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.623    axistream_mult[26]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[26]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 4.143ns (45.502%)  route 4.962ns (54.498%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_43/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_43/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_43_n_5
                                                                      r  axistream_mult[23]_i_28/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.722 r  axistream_mult[23]_i_28/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_28_n_0
                                                                      r  axistream_mult_reg[23]_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_13_n_0
                                                                      r  axistream_mult_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_16/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_16_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.951 r  axistream_mult_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.263    axistream_mult0[25]
                                                                      r  axistream_mult[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.298    11.561 r  axistream_mult[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.561    axistream_mult[25]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[25]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 4.035ns (44.853%)  route 4.961ns (55.147%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_43/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_43/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_43_n_5
                                                                      r  axistream_mult[23]_i_28/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     6.722 r  axistream_mult[23]_i_28/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_28_n_0
                                                                      r  axistream_mult_reg[23]_i_13/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_13_n_0
                                                                      r  axistream_mult_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_16/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_16_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.846 r  axistream_mult_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.157    axistream_mult0[24]
                                                                      r  axistream_mult[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295    11.452 r  axistream_mult[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.452    axistream_mult[24]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[24]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 4.237ns (47.479%)  route 4.687ns (52.521%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[6]/Q
                         net (fo=50, unplaced)        1.047     3.981    axistream_data_Do_reg_n_0_[6]
                                                                      r  axistream_mult[7]_i_12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.276 r  axistream_mult[7]_i_12/O
                         net (fo=2, unplaced)         0.460     4.736    axistream_mult[7]_i_12_n_0
                                                                      r  axistream_mult[7]_i_15/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.860 r  axistream_mult[7]_i_15/O
                         net (fo=1, unplaced)         0.000     4.860    axistream_mult[7]_i_15_n_0
                                                                      r  axistream_mult_reg[7]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.236 r  axistream_mult_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     5.245    axistream_mult_reg[7]_i_11_n_0
                                                                      r  axistream_mult_reg[19]_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.582 r  axistream_mult_reg[19]_i_50/O[1]
                         net (fo=3, unplaced)         0.629     6.211    axistream_mult_reg[19]_i_50_n_6
                                                                      r  axistream_mult[19]_i_40/I2
                         LUT3 (Prop_lut3_I2_O)        0.306     6.517 r  axistream_mult[19]_i_40/O
                         net (fo=1, unplaced)         0.639     7.156    axistream_mult[19]_i_40_n_0
                                                                      r  axistream_mult_reg[19]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.676 r  axistream_mult_reg[19]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    axistream_mult_reg[19]_i_14_n_0
                                                                      r  axistream_mult_reg[23]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.013 r  axistream_mult_reg[23]_i_13/O[1]
                         net (fo=4, unplaced)         0.635     8.648    axistream_mult_reg[23]_i_13_n_6
                                                                      r  axistream_mult[19]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     8.954 r  axistream_mult[19]_i_5/O
                         net (fo=2, unplaced)         0.650     9.604    axistream_mult[19]_i_5_n_0
                                                                      r  axistream_mult_reg[19]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.124 r  axistream_mult_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.124    axistream_mult_reg[19]_i_2_n_0
                                                                      r  axistream_mult_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.455 r  axistream_mult_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.073    axistream_mult0[23]
                                                                      r  axistream_mult[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.380 r  axistream_mult[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.380    axistream_mult[23]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[23]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 4.015ns (46.139%)  route 4.687ns (53.861%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[6]/Q
                         net (fo=50, unplaced)        1.047     3.981    axistream_data_Do_reg_n_0_[6]
                                                                      r  axistream_mult[7]_i_12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.276 r  axistream_mult[7]_i_12/O
                         net (fo=2, unplaced)         0.460     4.736    axistream_mult[7]_i_12_n_0
                                                                      r  axistream_mult[7]_i_15/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.860 r  axistream_mult[7]_i_15/O
                         net (fo=1, unplaced)         0.000     4.860    axistream_mult[7]_i_15_n_0
                                                                      r  axistream_mult_reg[7]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.236 r  axistream_mult_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     5.245    axistream_mult_reg[7]_i_11_n_0
                                                                      r  axistream_mult_reg[19]_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.582 r  axistream_mult_reg[19]_i_50/O[1]
                         net (fo=3, unplaced)         0.629     6.211    axistream_mult_reg[19]_i_50_n_6
                                                                      r  axistream_mult[19]_i_40/I2
                         LUT3 (Prop_lut3_I2_O)        0.306     6.517 r  axistream_mult[19]_i_40/O
                         net (fo=1, unplaced)         0.639     7.156    axistream_mult[19]_i_40_n_0
                                                                      r  axistream_mult_reg[19]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.676 r  axistream_mult_reg[19]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    axistream_mult_reg[19]_i_14_n_0
                                                                      r  axistream_mult_reg[23]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.013 r  axistream_mult_reg[23]_i_13/O[1]
                         net (fo=4, unplaced)         0.635     8.648    axistream_mult_reg[23]_i_13_n_6
                                                                      r  axistream_mult[19]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.306     8.954 r  axistream_mult[19]_i_5/O
                         net (fo=2, unplaced)         0.650     9.604    axistream_mult[19]_i_5_n_0
                                                                      r  axistream_mult_reg[19]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    10.233 r  axistream_mult_reg[19]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.851    axistream_mult0[19]
                                                                      r  axistream_mult[19]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.158 r  axistream_mult[19]_i_1/O
                         net (fo=1, unplaced)         0.000    11.158    axistream_mult[19]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[19]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[19]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 axilite_rr_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axilite_rr_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_rr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_rr_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    axilite_rr
                                                                      r  axilite_rr_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  axilite_rr_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    axilite_rr_i_1_n_0
                         FDCE                                         r  axilite_rr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_rr_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axilite_rr_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 axilite_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axilite_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.245ns (61.103%)  route 0.156ns (38.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_fsm_reg[1]/Q
                         net (fo=19, unplaced)        0.156     0.981    axilite_fsm_reg_n_0_[1]
                                                                      r  axilite_fsm[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.079 r  axilite_fsm[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.079    axilite_fsm[2]
                         FDCE                                         r  axilite_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axilite_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.246ns (54.819%)  route 0.203ns (45.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[31]/Q
                         net (fo=2, unplaced)         0.203     1.027    axistream_data_Do_reg_n_0_[31]
                                                                      r  axistream_data_Di[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.099     1.126 r  axistream_data_Di[31]_i_1/O
                         net (fo=1, unplaced)         0.000     1.126    axistream_data_Di[31]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[31]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[30]/Q
                         net (fo=3, unplaced)         0.206     1.030    axistream_data_Do_reg_n_0_[30]
                                                                      r  axistream_data_Di[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.128 r  axistream_data_Di[30]_i_1/O
                         net (fo=1, unplaced)         0.000     1.128    axistream_data_Di[30]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[30]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 axistream_sent_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_sent_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.246ns (54.157%)  route 0.208ns (45.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_sent_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_sent_reg/Q
                         net (fo=4, unplaced)         0.208     1.033    axistream_sent
                                                                      r  axistream_sent_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.132 r  axistream_sent_i_1/O
                         net (fo=1, unplaced)         0.000     1.132    axistream_sent_i_1_n_0
                         FDCE                                         r  axistream_sent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_sent_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_sent_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.246ns (53.463%)  route 0.214ns (46.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[29]/Q
                         net (fo=8, unplaced)         0.214     1.039    axistream_data_Do_reg_n_0_[29]
                                                                      r  axistream_data_Di[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.099     1.138 r  axistream_data_Di[29]_i_1/O
                         net (fo=1, unplaced)         0.000     1.138    axistream_data_Di[29]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[29]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.245ns (52.972%)  route 0.218ns (47.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[28]/Q
                         net (fo=11, unplaced)        0.218     1.042    axistream_data_Do_reg_n_0_[28]
                                                                      r  axistream_data_Di[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.140 r  axistream_data_Di[28]_i_1/O
                         net (fo=1, unplaced)         0.000     1.140    axistream_data_Di[28]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[28]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.245ns (52.876%)  route 0.218ns (47.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[26]/Q
                         net (fo=12, unplaced)        0.218     1.043    axistream_data_Do_reg_n_0_[26]
                                                                      r  axistream_data_Di[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.141 r  axistream_data_Di[26]_i_1/O
                         net (fo=1, unplaced)         0.000     1.141    axistream_data_Di[26]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[26]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.246ns (53.074%)  route 0.218ns (46.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[27]/Q
                         net (fo=11, unplaced)        0.218     1.042    axistream_data_Do_reg_n_0_[27]
                                                                      r  axistream_data_Di[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.099     1.141 r  axistream_data_Di[27]_i_1/O
                         net (fo=1, unplaced)         0.000     1.141    axistream_data_Di[27]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 axistream_data_Do_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_data_Di_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.245ns (52.780%)  route 0.219ns (47.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Do_reg[25]/Q
                         net (fo=13, unplaced)        0.219     1.044    axistream_data_Do_reg_n_0_[25]
                                                                      r  axistream_data_Di[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.142 r  axistream_data_Di[25]_i_1/O
                         net (fo=1, unplaced)         0.000     1.142    axistream_data_Di[25]_i_1_n_0
                         FDCE                                         r  axistream_data_Di_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axistream_data_Di_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                ap_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                ap_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                ap_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 3.978ns (55.432%)  route 3.198ns (44.568%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  sm_tready_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      f  ap_reg[2]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  ap_reg[2]_i_4/O
                         net (fo=6, unplaced)         0.934     2.829    ap_reg[2]_i_4_n_0
                                                                      f  rdata_OBUF[1]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     2.953 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     3.618    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.542    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.177 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.177    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.002ns (57.300%)  route 2.982ns (42.700%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  sm_tready_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      f  ap_reg[2]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  ap_reg[2]_i_4/O
                         net (fo=6, unplaced)         0.934     2.829    ap_reg[2]_i_4_n_0
                                                                      f  rdata_OBUF[2]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     2.977 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     3.426    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.550 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.350    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.985 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.985    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.694ns  (logic 3.978ns (59.432%)  route 2.715ns (40.568%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  sm_tready_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      f  ap_reg[2]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 f  ap_reg[2]_i_4/O
                         net (fo=6, unplaced)         0.697     2.592    ap_reg[2]_i_4_n_0
                                                                      f  rdata_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.716 r  rdata_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.419     3.135    rdata_OBUF[0]_inst_i_3_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.259 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.059    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.694 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.694    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.876ns (65.117%)  route 2.076ns (34.883%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.394    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     3.318    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.953 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.953    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.876ns (65.117%)  route 2.076ns (34.883%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.394    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     3.318    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.953 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.953    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.876ns (65.117%)  route 2.076ns (34.883%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.394    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     3.318    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.953 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.953    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 3.876ns (65.117%)  route 2.076ns (34.883%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     2.394    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     3.318    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.953 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.953    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 3.876ns (65.447%)  route 2.046ns (34.553%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  tap_EN_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.488 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.288    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.923 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     5.923    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.854ns (65.630%)  route 2.018ns (34.370%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     2.314    rdata_OBUF[10]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.438 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.238    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.873 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.873    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.854ns (65.630%)  route 2.018ns (34.370%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.419     2.314    rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.438 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.238    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.873 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.873    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.307 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[17]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 3.779ns (51.879%)  route 3.506ns (48.121%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_reg[9]/Q
                         net (fo=4, unplaced)         0.765     3.699    axilite_A[9]
                                                                      f  tap_WE_OBUF[3]_inst_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.994 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=8, unplaced)         0.487     4.481    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  ap_reg[1]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.605 f  ap_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.481     5.086    ap_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.210 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.183    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[18]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.307 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.107    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.742 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.742    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axistream_data_Di_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           490 Endpoints
Min Delay           490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            axistream_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.344ns (41.023%)  route 1.932ns (58.977%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      r  axistream_fsm[2]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  axistream_fsm[2]_i_2/O
                         net (fo=3, unplaced)         0.467     2.362    axistream_fsm[2]_i_2_n_0
                                                                      r  axistream_fsm[0]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.486 r  axistream_fsm[0]_i_3/O
                         net (fo=1, unplaced)         0.665     3.151    axistream_fsm[0]_i_3_n_0
                                                                      r  axistream_fsm[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.275 r  axistream_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.275    axistream_fsm[0]_i_1_n_0
                         FDCE                                         r  axistream_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_fsm_reg[0]/C

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            ap_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.162ns  (logic 1.220ns (38.568%)  route 1.943ns (61.432%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      r  ap_reg[2]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  ap_reg[2]_i_4/O
                         net (fo=6, unplaced)         1.143     3.038    ap_reg[2]_i_4_n_0
                                                                      r  ap_reg[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.162 r  ap_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.162    ap_reg[1]_i_1_n_0
                         FDCE                                         r  ap_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_reg_reg[1]/C

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            ap_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.162ns  (logic 1.220ns (38.568%)  route 1.943ns (61.432%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      r  ap_reg[2]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     1.895 r  ap_reg[2]_i_4/O
                         net (fo=6, unplaced)         1.143     3.038    ap_reg[2]_i_4_n_0
                                                                      r  ap_reg[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.162 r  ap_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.162    ap_reg[2]_i_1_n_0
                         FDPE                                         r  ap_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_reg_reg[2]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[0]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[10]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[11]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[12]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[13]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[14]/C

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            num_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.032ns  (logic 1.242ns (40.947%)  route 1.791ns (59.053%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=6, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.146     1.917 f  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.447     2.364    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  num_reg[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     2.488 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     3.032    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            len_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                         FDCE                                         r  len_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            len_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDCE                                         r  len_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            len_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDCE                                         r  len_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            len_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDCE                                         r  len_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            len_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDCE                                         r  len_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            len_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDCE                                         r  len_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            len_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDCE                                         r  len_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            len_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDCE                                         r  len_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            len_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                         FDCE                                         r  len_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            len_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                         FDCE                                         r  len_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=228, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[18]/C





