                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divsint
                                      6 	.optsdcc -mmcs51 --model-medium
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divsint_PARM_2
                                     12 	.globl __divsint
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 ;--------------------------------------------------------
                                     36 ; indirectly addressable internal ram data
                                     37 ;--------------------------------------------------------
                                     38 	.area ISEG    (DATA)
                                     39 ;--------------------------------------------------------
                                     40 ; absolute internal ram data
                                     41 ;--------------------------------------------------------
                                     42 	.area IABS    (ABS,DATA)
                                     43 	.area IABS    (ABS,DATA)
                                     44 ;--------------------------------------------------------
                                     45 ; bit data
                                     46 ;--------------------------------------------------------
                                     47 	.area BSEG    (BIT)
                                     48 ;--------------------------------------------------------
                                     49 ; paged external ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area PSEG    (PAG,XDATA)
      000000                         52 __divsint_PARM_2:
      000000                         53 	.ds 2
                                     54 ;--------------------------------------------------------
                                     55 ; uninitialized external ram data
                                     56 ;--------------------------------------------------------
                                     57 	.area XSEG    (XDATA)
                                     58 ;--------------------------------------------------------
                                     59 ; absolute external ram data
                                     60 ;--------------------------------------------------------
                                     61 	.area XABS    (ABS,XDATA)
                                     62 ;--------------------------------------------------------
                                     63 ; initialized external ram data
                                     64 ;--------------------------------------------------------
                                     65 	.area XISEG   (XDATA)
                                     66 	.area HOME    (CODE)
                                     67 	.area GSINIT0 (CODE)
                                     68 	.area GSINIT1 (CODE)
                                     69 	.area GSINIT2 (CODE)
                                     70 	.area GSINIT3 (CODE)
                                     71 	.area GSINIT4 (CODE)
                                     72 	.area GSINIT5 (CODE)
                                     73 	.area GSINIT  (CODE)
                                     74 	.area GSFINAL (CODE)
                                     75 	.area CSEG    (CODE)
                                     76 ;--------------------------------------------------------
                                     77 ; global & static initialisations
                                     78 ;--------------------------------------------------------
                                     79 	.area HOME    (CODE)
                                     80 	.area GSINIT  (CODE)
                                     81 	.area GSFINAL (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 ;--------------------------------------------------------
                                     84 ; Home
                                     85 ;--------------------------------------------------------
                                     86 	.area HOME    (CODE)
                                     87 	.area HOME    (CODE)
                                     88 ;--------------------------------------------------------
                                     89 ; code
                                     90 ;--------------------------------------------------------
                                     91 	.area CSEG    (CODE)
                                     92 ;------------------------------------------------------------
                                     93 ;Allocation info for local variables in function '_divsint'
                                     94 ;------------------------------------------------------------
                                     95 ;r                         Allocated to registers r4 r6 
                                     96 ;------------------------------------------------------------
                                     97 ;	_divsint.c:213: _divsint (int x, int y) __SDCC_NONBANKED
                                     98 ;	-----------------------------------------
                                     99 ;	 function _divsint
                                    100 ;	-----------------------------------------
      000000                        101 __divsint:
                           000007   102 	ar7 = 0x07
                           000006   103 	ar6 = 0x06
                           000005   104 	ar5 = 0x05
                           000004   105 	ar4 = 0x04
                           000003   106 	ar3 = 0x03
                           000002   107 	ar2 = 0x02
                           000001   108 	ar1 = 0x01
                           000000   109 	ar0 = 0x00
      000000 AE 82            [24]  110 	mov	r6,dpl
                                    111 ;	_divsint.c:217: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
      000002 E5 83            [12]  112 	mov	a,dph
      000004 FF               [12]  113 	mov	r7,a
      000005 33               [12]  114 	rlc	a
      000006 E4               [12]  115 	clr	a
      000007 33               [12]  116 	rlc	a
      000008 FD               [12]  117 	mov	r5,a
      000009 60 09            [24]  118 	jz	00106$
      00000B C3               [12]  119 	clr	c
      00000C E4               [12]  120 	clr	a
      00000D 9E               [12]  121 	subb	a,r6
      00000E FB               [12]  122 	mov	r3,a
      00000F E4               [12]  123 	clr	a
      000010 9F               [12]  124 	subb	a,r7
      000011 FC               [12]  125 	mov	r4,a
      000012 80 04            [24]  126 	sjmp	00107$
      000014                        127 00106$:
      000014 8E 03            [24]  128 	mov	ar3,r6
      000016 8F 04            [24]  129 	mov	ar4,r7
      000018                        130 00107$:
      000018 78r01            [12]  131 	mov	r0,#(__divsint_PARM_2 + 1)
      00001A E2               [24]  132 	movx	a,@r0
      00001B 33               [12]  133 	rlc	a
      00001C E4               [12]  134 	clr	a
      00001D 33               [12]  135 	rlc	a
      00001E FF               [12]  136 	mov	r7,a
      00001F 60 10            [24]  137 	jz	00108$
      000021 78r00            [12]  138 	mov	r0,#__divsint_PARM_2
      000023 E2               [24]  139 	movx	a,@r0
      000024 D3               [12]  140 	setb	c
      000025 F4               [12]  141 	cpl	a
      000026 34 00            [12]  142 	addc	a,#0x00
      000028 FA               [12]  143 	mov	r2,a
      000029 08               [12]  144 	inc	r0
      00002A E2               [24]  145 	movx	a,@r0
      00002B F4               [12]  146 	cpl	a
      00002C 34 00            [12]  147 	addc	a,#0x00
      00002E FE               [12]  148 	mov	r6,a
      00002F 80 07            [24]  149 	sjmp	00109$
      000031                        150 00108$:
      000031 78r00            [12]  151 	mov	r0,#__divsint_PARM_2
      000033 E2               [24]  152 	movx	a,@r0
      000034 FA               [12]  153 	mov	r2,a
      000035 08               [12]  154 	inc	r0
      000036 E2               [24]  155 	movx	a,@r0
      000037 FE               [12]  156 	mov	r6,a
      000038                        157 00109$:
      000038 78r00            [12]  158 	mov	r0,#__divuint_PARM_2
      00003A EA               [12]  159 	mov	a,r2
      00003B F2               [24]  160 	movx	@r0,a
      00003C EE               [12]  161 	mov	a,r6
      00003D 08               [12]  162 	inc	r0
      00003E F2               [24]  163 	movx	@r0,a
      00003F 8B 82            [24]  164 	mov	dpl,r3
      000041 8C 83            [24]  165 	mov	dph,r4
      000043 C0 07            [24]  166 	push	ar7
      000045 C0 05            [24]  167 	push	ar5
      000047 12r00r00         [24]  168 	lcall	__divuint
      00004A AC 82            [24]  169 	mov	r4,dpl
      00004C AE 83            [24]  170 	mov	r6,dph
      00004E D0 05            [24]  171 	pop	ar5
      000050 D0 07            [24]  172 	pop	ar7
                                    173 ;	_divsint.c:218: if ((x < 0) ^ (y < 0))
      000052 EF               [12]  174 	mov	a,r7
      000053 6D               [12]  175 	xrl	a,r5
      000054 60 0A            [24]  176 	jz	00102$
                                    177 ;	_divsint.c:219: return -r;
      000056 C3               [12]  178 	clr	c
      000057 E4               [12]  179 	clr	a
      000058 9C               [12]  180 	subb	a,r4
      000059 F5 82            [12]  181 	mov	dpl,a
      00005B E4               [12]  182 	clr	a
      00005C 9E               [12]  183 	subb	a,r6
      00005D F5 83            [12]  184 	mov	dph,a
      00005F 22               [24]  185 	ret
      000060                        186 00102$:
                                    187 ;	_divsint.c:221: return r;
      000060 8C 82            [24]  188 	mov	dpl,r4
      000062 8E 83            [24]  189 	mov	dph,r6
                                    190 ;	_divsint.c:222: }
      000064 22               [24]  191 	ret
                                    192 	.area CSEG    (CODE)
                                    193 	.area CONST   (CODE)
                                    194 	.area XINIT   (CODE)
                                    195 	.area CABS    (ABS,CODE)
