CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige.v
@@ -44,7 +44,7 @@
 `timescale 1 ps / 1 ps
 //synopsys translate_on
 (* ALTERA_ATTRIBUTE = {"suppress_da_rule_internal=c104"} *)
-module  altera_tse_altgx_civgx_gige_alt_c3gxb_b908
+module  altera_tse_altgx_civgx_gige_alt_c3gxb_g308
 	( 
 	cal_blk_clk,
 	fixedclk,

ParseResult:
UPD HdlModuleDef@@altera_tse_altgx_civgx_gige_alt_c3gxb_b908 to altera_tse_altgx_civgx_gige_alt_c3gxb_g308

UPD HdlModuleDec@@altera_tse_altgx_civgx_gige_alt_c3gxb_b908 to altera_tse_altgx_civgx_gige_alt_c3gxb_g308


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige.v
@@ -573,8 +573,8 @@ module  altera_tse_altgx_civgx_gige_alt_c3gxb_b908
 	`endif
 	);
 	defparam
-		receive_pcs0.align_pattern = "0101111100",
-		receive_pcs0.align_pattern_length = 10,
+		receive_pcs0.align_pattern = "1111100",
+		receive_pcs0.align_pattern_length = 7,
 		receive_pcs0.allow_align_polarity_inversion = "false",
 		receive_pcs0.allow_pipe_polarity_inversion = "false",
 		receive_pcs0.auto_spd_deassert_ph_fifo_rst_count = 8,

ParseResult:
UPD HdlModuleDef@@altera_tse_altgx_civgx_gige_alt_c3gxb_b908 to altera_tse_altgx_civgx_gige_alt_c3gxb_g308

UPD HdlModuleDec@@altera_tse_altgx_civgx_gige_alt_c3gxb_b908 to altera_tse_altgx_civgx_gige_alt_c3gxb_g308


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige.v
@@ -957,7 +957,7 @@ module  altera_tse_altgx_civgx_gige_alt_c3gxb_b908
 		txdataout = {wire_transmit_pma0_dataout},
 		txdetectrxout = {wire_transmit_pcs0_txdetectrx},
 		w_cent_unit_dpriodisableout1w = {wire_cent_unit0_dpriodisableout};
-endmodule //altera_tse_altgx_civgx_gige_alt_c3gxb_b908
+endmodule //altera_tse_altgx_civgx_gige_alt_c3gxb_g308
 //VALID FILE
 
 

ParseResult:
UPD HdlModuleDef@@altera_tse_altgx_civgx_gige_alt_c3gxb_b908 to altera_tse_altgx_civgx_gige_alt_c3gxb_g308

UPD HdlModuleDec@@altera_tse_altgx_civgx_gige_alt_c3gxb_b908 to altera_tse_altgx_civgx_gige_alt_c3gxb_g308


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -73,6 +73,11 @@ parameter DEVICE_FAMILY         = "ARRIAGX",            //  The device family th
 parameter TRANSCEIVER_OPTION    = 1'b0,                 //  Option to select transceiver block for MAC PCS PMA Instantiation. Valid Values are 0 and 1:  0 - GXB (GIGE Mode) 1 - LVDS IO
 parameter ENABLE_ALT_RECONFIG   = 0,                    //  Option to expose the altreconfig ports
 parameter SYNCHRONIZER_DEPTH 	= 3,	  	        //  Number of synchronizer
+
+//IEEE1588 code
+parameter TSTAMP_FP_WIDTH                 = 4,		//	Finger print width associated to the timestamp request
+parameter ENABLE_TIMESTAMPING               = 0,		// 	To enable time stamping logic
+parameter ENABLE_PTP_1STEP               	= 0,		// 	To enable time 1 step clock PTP
 // Internal parameters
 parameter STARTING_CHANNEL_NUMBER = 0,
 parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@TSTAMP_FP_WIDTH to params
HdlIdDef: TSTAMP_FP_WIDTH
    HdlValueInt: 4
    HdlDirection: INTERNAL

INS HdlIdDef@@ENABLE_TIMESTAMPING to params
HdlIdDef: ENABLE_TIMESTAMPING
    HdlValueInt: 0
    HdlDirection: INTERNAL

INS HdlIdDef@@ENABLE_PTP_1STEP to params
HdlIdDef: ENABLE_PTP_1STEP
    HdlValueInt: 0
    HdlDirection: INTERNAL

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -107,6 +112,7 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
 	// SHARED CLK SIGNALS
     output wire  mac_rx_clk,                 //  Av-ST Receive Clock
     output wire  mac_tx_clk,                 //  Av-ST Transmit Clock 
+    input  wire  pcs_phase_measure_clk,      //  Phase Measurement Clock
 
 	// SHARED RX STATUS
     input wire   rx_afull_clk,                             //  Almost full clk

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@pcs_phase_measure_clk to ports
HdlIdDef: pcs_phase_measure_clk
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -164,6 +170,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_0,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_0,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_0, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_0, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_0, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_0, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_0, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_0, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_0, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_0, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_0, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_0, 						//	Time of Day
+
 
     // CHANNEL 1
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_0 to ports
HdlIdDef: tx_egress_timestamp_request_valid_0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_0 to ports
HdlIdDef: tx_egress_timestamp_request_data_0
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_0 to ports
HdlIdDef: tx_egress_timestamp_valid_0
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_0 to ports
HdlIdDef: tx_egress_timestamp_data_0
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_0 to ports
HdlIdDef: tx_time_of_day_data_0
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_0 to ports
HdlIdDef: tx_ingress_timestamp_valid_0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_0 to ports
HdlIdDef: tx_ingress_timestamp_data_0
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_0 to ports
HdlIdDef: rx_ingress_timestamp_valid_0
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_0 to ports
HdlIdDef: rx_ingress_timestamp_data_0
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_0 to ports
HdlIdDef: rx_time_of_day_data_0
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -214,6 +232,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_1,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_1,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_1, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_1, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_1, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_1, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_1, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_1, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_1, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_1, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_1, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_1, 						//	Time of Day
+
 
     // CHANNEL 2
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_1 to ports
HdlIdDef: tx_egress_timestamp_request_valid_1
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_1 to ports
HdlIdDef: tx_egress_timestamp_request_data_1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_1 to ports
HdlIdDef: tx_egress_timestamp_valid_1
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_1 to ports
HdlIdDef: tx_egress_timestamp_data_1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_1 to ports
HdlIdDef: tx_time_of_day_data_1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_1 to ports
HdlIdDef: tx_ingress_timestamp_valid_1
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_1 to ports
HdlIdDef: tx_ingress_timestamp_data_1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_1 to ports
HdlIdDef: rx_ingress_timestamp_valid_1
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_1 to ports
HdlIdDef: rx_ingress_timestamp_data_1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_1 to ports
HdlIdDef: rx_time_of_day_data_1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -264,6 +294,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_2,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_2,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_2, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_2, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_2, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_2, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_2, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_2, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_2, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_2, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_2, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_2, 						//	Time of Day
+
 
     // CHANNEL 3
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_2 to ports
HdlIdDef: tx_egress_timestamp_request_valid_2
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_2 to ports
HdlIdDef: tx_egress_timestamp_request_data_2
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_2 to ports
HdlIdDef: tx_egress_timestamp_valid_2
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_2 to ports
HdlIdDef: tx_egress_timestamp_data_2
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_2 to ports
HdlIdDef: tx_time_of_day_data_2
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_2 to ports
HdlIdDef: tx_ingress_timestamp_valid_2
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_2 to ports
HdlIdDef: tx_ingress_timestamp_data_2
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_2 to ports
HdlIdDef: rx_ingress_timestamp_valid_2
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_2 to ports
HdlIdDef: rx_ingress_timestamp_data_2
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_2 to ports
HdlIdDef: rx_time_of_day_data_2
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -314,6 +356,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_3,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_3,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_3, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_3, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_3, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_3, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_3, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_3, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_3, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_3, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_3, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_3, 						//	Time of Day
+
 
     // CHANNEL 4
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_3 to ports
HdlIdDef: tx_egress_timestamp_request_valid_3
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_3 to ports
HdlIdDef: tx_egress_timestamp_request_data_3
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_3 to ports
HdlIdDef: tx_egress_timestamp_valid_3
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_3 to ports
HdlIdDef: tx_egress_timestamp_data_3
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_3 to ports
HdlIdDef: tx_time_of_day_data_3
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_3 to ports
HdlIdDef: tx_ingress_timestamp_valid_3
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_3 to ports
HdlIdDef: tx_ingress_timestamp_data_3
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_3 to ports
HdlIdDef: rx_ingress_timestamp_valid_3
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_3 to ports
HdlIdDef: rx_ingress_timestamp_data_3
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_3 to ports
HdlIdDef: rx_time_of_day_data_3
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -364,6 +418,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_4,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_4,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_4, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_4, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_4, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_4, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_4, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_4, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_4, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_4, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_4, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_4, 						//	Time of Day
+
 
     // CHANNEL 5
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_4 to ports
HdlIdDef: tx_egress_timestamp_request_valid_4
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_4 to ports
HdlIdDef: tx_egress_timestamp_request_data_4
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_4 to ports
HdlIdDef: tx_egress_timestamp_valid_4
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_4 to ports
HdlIdDef: tx_egress_timestamp_data_4
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_4 to ports
HdlIdDef: tx_time_of_day_data_4
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_4 to ports
HdlIdDef: tx_ingress_timestamp_valid_4
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_4 to ports
HdlIdDef: tx_ingress_timestamp_data_4
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_4 to ports
HdlIdDef: rx_ingress_timestamp_valid_4
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_4 to ports
HdlIdDef: rx_ingress_timestamp_data_4
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_4 to ports
HdlIdDef: rx_time_of_day_data_4
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -414,6 +480,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_5,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_5,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_5, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_5, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_5, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_5, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_5, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_5, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_5, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_5, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_5, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_5, 						//	Time of Day
+
 
     // CHANNEL 6
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_5 to ports
HdlIdDef: tx_egress_timestamp_request_valid_5
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_5 to ports
HdlIdDef: tx_egress_timestamp_request_data_5
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_5 to ports
HdlIdDef: tx_egress_timestamp_valid_5
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_5 to ports
HdlIdDef: tx_egress_timestamp_data_5
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_5 to ports
HdlIdDef: tx_time_of_day_data_5
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_5 to ports
HdlIdDef: tx_ingress_timestamp_valid_5
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_5 to ports
HdlIdDef: tx_ingress_timestamp_data_5
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_5 to ports
HdlIdDef: rx_ingress_timestamp_valid_5
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_5 to ports
HdlIdDef: rx_ingress_timestamp_data_5
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_5 to ports
HdlIdDef: rx_time_of_day_data_5
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -464,6 +542,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_6,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_6,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_6, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_6, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_6, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_6, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_6, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_6, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_6, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_6, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_6, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_6, 						//	Time of Day
+
 
     // CHANNEL 7
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_6 to ports
HdlIdDef: tx_egress_timestamp_request_valid_6
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_6 to ports
HdlIdDef: tx_egress_timestamp_request_data_6
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_6 to ports
HdlIdDef: tx_egress_timestamp_valid_6
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_6 to ports
HdlIdDef: tx_egress_timestamp_data_6
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_6 to ports
HdlIdDef: tx_time_of_day_data_6
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_6 to ports
HdlIdDef: tx_ingress_timestamp_valid_6
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_6 to ports
HdlIdDef: tx_ingress_timestamp_data_6
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_6 to ports
HdlIdDef: rx_ingress_timestamp_valid_6
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_6 to ports
HdlIdDef: rx_ingress_timestamp_data_6
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_6 to ports
HdlIdDef: rx_time_of_day_data_6
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -514,6 +604,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_7,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_7,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_7, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_7, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_7, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_7, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_7, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_7, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_7, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_7, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_7, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_7, 						//	Time of Day
+
 
     // CHANNEL 8
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_7 to ports
HdlIdDef: tx_egress_timestamp_request_valid_7
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_7 to ports
HdlIdDef: tx_egress_timestamp_request_data_7
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_7 to ports
HdlIdDef: tx_egress_timestamp_valid_7
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_7 to ports
HdlIdDef: tx_egress_timestamp_data_7
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_7 to ports
HdlIdDef: tx_time_of_day_data_7
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_7 to ports
HdlIdDef: tx_ingress_timestamp_valid_7
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_7 to ports
HdlIdDef: tx_ingress_timestamp_data_7
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_7 to ports
HdlIdDef: rx_ingress_timestamp_valid_7
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_7 to ports
HdlIdDef: rx_ingress_timestamp_data_7
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_7 to ports
HdlIdDef: rx_time_of_day_data_7
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -564,6 +666,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_8,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_8,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_8, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_8, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_8, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_8, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_8, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_8, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_8, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_8, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_8, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_8, 						//	Time of Day
+
 
     // CHANNEL 9
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_8 to ports
HdlIdDef: tx_egress_timestamp_request_valid_8
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_8 to ports
HdlIdDef: tx_egress_timestamp_request_data_8
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_8 to ports
HdlIdDef: tx_egress_timestamp_valid_8
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_8 to ports
HdlIdDef: tx_egress_timestamp_data_8
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_8 to ports
HdlIdDef: tx_time_of_day_data_8
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_8 to ports
HdlIdDef: tx_ingress_timestamp_valid_8
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_8 to ports
HdlIdDef: tx_ingress_timestamp_data_8
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_8 to ports
HdlIdDef: rx_ingress_timestamp_valid_8
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_8 to ports
HdlIdDef: rx_ingress_timestamp_data_8
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_8 to ports
HdlIdDef: rx_time_of_day_data_8
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -614,6 +728,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_9,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_9,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_9, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_9, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_9, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_9, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_9, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_9, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_9, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_9, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_9, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_9, 						//	Time of Day
+
 
     // CHANNEL 10
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_9 to ports
HdlIdDef: tx_egress_timestamp_request_valid_9
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_9 to ports
HdlIdDef: tx_egress_timestamp_request_data_9
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_9 to ports
HdlIdDef: tx_egress_timestamp_valid_9
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_9 to ports
HdlIdDef: tx_egress_timestamp_data_9
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_9 to ports
HdlIdDef: tx_time_of_day_data_9
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_9 to ports
HdlIdDef: tx_ingress_timestamp_valid_9
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_9 to ports
HdlIdDef: tx_ingress_timestamp_data_9
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_9 to ports
HdlIdDef: rx_ingress_timestamp_valid_9
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_9 to ports
HdlIdDef: rx_ingress_timestamp_data_9
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_9 to ports
HdlIdDef: rx_time_of_day_data_9
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -664,6 +790,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_10,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_10,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_10, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_10, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_10, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_10, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_10, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_10, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_10, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_10, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_10, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_10, 						//	Time of Day
+
 
     // CHANNEL 11
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_10 to ports
HdlIdDef: tx_egress_timestamp_request_valid_10
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_10 to ports
HdlIdDef: tx_egress_timestamp_request_data_10
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_10 to ports
HdlIdDef: tx_egress_timestamp_valid_10
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_10 to ports
HdlIdDef: tx_egress_timestamp_data_10
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_10 to ports
HdlIdDef: tx_time_of_day_data_10
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_10 to ports
HdlIdDef: tx_ingress_timestamp_valid_10
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_10 to ports
HdlIdDef: tx_ingress_timestamp_data_10
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_10 to ports
HdlIdDef: rx_ingress_timestamp_valid_10
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_10 to ports
HdlIdDef: rx_ingress_timestamp_data_10
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_10 to ports
HdlIdDef: rx_time_of_day_data_10
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -714,6 +852,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_11,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_11,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_11, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_11, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_11, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_11, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_11, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_11, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_11, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_11, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_11, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_11, 						//	Time of Day
+
 
     // CHANNEL 12
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_11 to ports
HdlIdDef: tx_egress_timestamp_request_valid_11
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_11 to ports
HdlIdDef: tx_egress_timestamp_request_data_11
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_11 to ports
HdlIdDef: tx_egress_timestamp_valid_11
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_11 to ports
HdlIdDef: tx_egress_timestamp_data_11
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_11 to ports
HdlIdDef: tx_time_of_day_data_11
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_11 to ports
HdlIdDef: tx_ingress_timestamp_valid_11
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_11 to ports
HdlIdDef: tx_ingress_timestamp_data_11
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_11 to ports
HdlIdDef: rx_ingress_timestamp_valid_11
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_11 to ports
HdlIdDef: rx_ingress_timestamp_data_11
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_11 to ports
HdlIdDef: rx_time_of_day_data_11
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -764,6 +914,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_12,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_12,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_12, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_12, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_12, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_12, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_12, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_12, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_12, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_12, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_12, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_12, 						//	Time of Day
+
 
     // CHANNEL 13
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_12 to ports
HdlIdDef: tx_egress_timestamp_request_valid_12
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_12 to ports
HdlIdDef: tx_egress_timestamp_request_data_12
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_12 to ports
HdlIdDef: tx_egress_timestamp_valid_12
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_12 to ports
HdlIdDef: tx_egress_timestamp_data_12
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_12 to ports
HdlIdDef: tx_time_of_day_data_12
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_12 to ports
HdlIdDef: tx_ingress_timestamp_valid_12
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_12 to ports
HdlIdDef: tx_ingress_timestamp_data_12
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_12 to ports
HdlIdDef: rx_ingress_timestamp_valid_12
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_12 to ports
HdlIdDef: rx_ingress_timestamp_data_12
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_12 to ports
HdlIdDef: rx_time_of_day_data_12
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -814,6 +976,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_13,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_13,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_13, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_13, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_13, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_13, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_13, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_13, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_13, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_13, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_13, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_13, 						//	Time of Day
+
 
     // CHANNEL 14
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_13 to ports
HdlIdDef: tx_egress_timestamp_request_valid_13
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_13 to ports
HdlIdDef: tx_egress_timestamp_request_data_13
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_13 to ports
HdlIdDef: tx_egress_timestamp_valid_13
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_13 to ports
HdlIdDef: tx_egress_timestamp_data_13
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_13 to ports
HdlIdDef: tx_time_of_day_data_13
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_13 to ports
HdlIdDef: tx_ingress_timestamp_valid_13
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_13 to ports
HdlIdDef: tx_ingress_timestamp_data_13
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_13 to ports
HdlIdDef: rx_ingress_timestamp_valid_13
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_13 to ports
HdlIdDef: rx_ingress_timestamp_data_13
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_13 to ports
HdlIdDef: rx_time_of_day_data_13
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -864,6 +1038,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_14,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_14,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_14, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_14, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_14, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_14, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_14, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_14, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_14, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_14, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_14, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_14, 						//	Time of Day
+
 
     // CHANNEL 15
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_14 to ports
HdlIdDef: tx_egress_timestamp_request_valid_14
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_14 to ports
HdlIdDef: tx_egress_timestamp_request_data_14
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_14 to ports
HdlIdDef: tx_egress_timestamp_valid_14
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_14 to ports
HdlIdDef: tx_egress_timestamp_data_14
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_14 to ports
HdlIdDef: tx_time_of_day_data_14
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_14 to ports
HdlIdDef: tx_ingress_timestamp_valid_14
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_14 to ports
HdlIdDef: tx_ingress_timestamp_data_14
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_14 to ports
HdlIdDef: rx_ingress_timestamp_valid_14
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_14 to ports
HdlIdDef: rx_ingress_timestamp_data_14
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_14 to ports
HdlIdDef: rx_time_of_day_data_14
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -914,6 +1100,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_15,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_15,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_15, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_15, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_15, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_15, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_15, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_15, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_15, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_15, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_15, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_15, 						//	Time of Day
+
 
     // CHANNEL 16
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_15 to ports
HdlIdDef: tx_egress_timestamp_request_valid_15
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_15 to ports
HdlIdDef: tx_egress_timestamp_request_data_15
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_15 to ports
HdlIdDef: tx_egress_timestamp_valid_15
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_15 to ports
HdlIdDef: tx_egress_timestamp_data_15
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_15 to ports
HdlIdDef: tx_time_of_day_data_15
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_15 to ports
HdlIdDef: tx_ingress_timestamp_valid_15
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_15 to ports
HdlIdDef: tx_ingress_timestamp_data_15
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_15 to ports
HdlIdDef: rx_ingress_timestamp_valid_15
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_15 to ports
HdlIdDef: rx_ingress_timestamp_data_15
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_15 to ports
HdlIdDef: rx_time_of_day_data_15
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -964,6 +1162,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_16,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_16,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_16, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_16, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_16, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_16, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_16, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_16, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_16, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_16, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_16, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_16, 						//	Time of Day
+
 
     // CHANNEL 17
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_16 to ports
HdlIdDef: tx_egress_timestamp_request_valid_16
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_16 to ports
HdlIdDef: tx_egress_timestamp_request_data_16
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_16 to ports
HdlIdDef: tx_egress_timestamp_valid_16
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_16 to ports
HdlIdDef: tx_egress_timestamp_data_16
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_16 to ports
HdlIdDef: tx_time_of_day_data_16
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_16 to ports
HdlIdDef: tx_ingress_timestamp_valid_16
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_16 to ports
HdlIdDef: tx_ingress_timestamp_data_16
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_16 to ports
HdlIdDef: rx_ingress_timestamp_valid_16
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_16 to ports
HdlIdDef: rx_ingress_timestamp_data_16
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_16 to ports
HdlIdDef: rx_time_of_day_data_16
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1014,6 +1224,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_17,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_17,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_17, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_17, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_17, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_17, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_17, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_17, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_17, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_17, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_17, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_17, 						//	Time of Day
+
 
     // CHANNEL 18
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_17 to ports
HdlIdDef: tx_egress_timestamp_request_valid_17
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_17 to ports
HdlIdDef: tx_egress_timestamp_request_data_17
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_17 to ports
HdlIdDef: tx_egress_timestamp_valid_17
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_17 to ports
HdlIdDef: tx_egress_timestamp_data_17
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_17 to ports
HdlIdDef: tx_time_of_day_data_17
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_17 to ports
HdlIdDef: tx_ingress_timestamp_valid_17
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_17 to ports
HdlIdDef: tx_ingress_timestamp_data_17
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_17 to ports
HdlIdDef: rx_ingress_timestamp_valid_17
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_17 to ports
HdlIdDef: rx_ingress_timestamp_data_17
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_17 to ports
HdlIdDef: rx_time_of_day_data_17
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1064,6 +1286,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_18,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_18,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_18, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_18, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_18, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_18, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_18, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_18, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_18, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_18, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_18, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_18, 						//	Time of Day
+
 
     // CHANNEL 19
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_18 to ports
HdlIdDef: tx_egress_timestamp_request_valid_18
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_18 to ports
HdlIdDef: tx_egress_timestamp_request_data_18
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_18 to ports
HdlIdDef: tx_egress_timestamp_valid_18
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_18 to ports
HdlIdDef: tx_egress_timestamp_data_18
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_18 to ports
HdlIdDef: tx_time_of_day_data_18
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_18 to ports
HdlIdDef: tx_ingress_timestamp_valid_18
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_18 to ports
HdlIdDef: tx_ingress_timestamp_data_18
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_18 to ports
HdlIdDef: rx_ingress_timestamp_valid_18
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_18 to ports
HdlIdDef: rx_ingress_timestamp_data_18
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_18 to ports
HdlIdDef: rx_time_of_day_data_18
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1114,6 +1348,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_19,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_19,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_19, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_19, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_19, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_19, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_19, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_19, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_19, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_19, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_19, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_19, 						//	Time of Day
+
 
     // CHANNEL 20
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_19 to ports
HdlIdDef: tx_egress_timestamp_request_valid_19
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_19 to ports
HdlIdDef: tx_egress_timestamp_request_data_19
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_19 to ports
HdlIdDef: tx_egress_timestamp_valid_19
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_19 to ports
HdlIdDef: tx_egress_timestamp_data_19
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_19 to ports
HdlIdDef: tx_time_of_day_data_19
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_19 to ports
HdlIdDef: tx_ingress_timestamp_valid_19
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_19 to ports
HdlIdDef: tx_ingress_timestamp_data_19
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_19 to ports
HdlIdDef: rx_ingress_timestamp_valid_19
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_19 to ports
HdlIdDef: rx_ingress_timestamp_data_19
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_19 to ports
HdlIdDef: rx_time_of_day_data_19
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1164,6 +1410,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_20,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_20,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_20, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_20, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_20, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_20, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_20, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_20, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_20, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_20, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_20, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_20, 						//	Time of Day
+
 
     // CHANNEL 21
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_20 to ports
HdlIdDef: tx_egress_timestamp_request_valid_20
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_20 to ports
HdlIdDef: tx_egress_timestamp_request_data_20
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_20 to ports
HdlIdDef: tx_egress_timestamp_valid_20
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_20 to ports
HdlIdDef: tx_egress_timestamp_data_20
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_20 to ports
HdlIdDef: tx_time_of_day_data_20
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_20 to ports
HdlIdDef: tx_ingress_timestamp_valid_20
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_20 to ports
HdlIdDef: tx_ingress_timestamp_data_20
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_20 to ports
HdlIdDef: rx_ingress_timestamp_valid_20
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_20 to ports
HdlIdDef: rx_ingress_timestamp_data_20
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_20 to ports
HdlIdDef: rx_time_of_day_data_20
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1214,6 +1472,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_21,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_21,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_21, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_21, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_21, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_21, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_21, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_21, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_21, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_21, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_21, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_21, 						//	Time of Day
+
 
     // CHANNEL 22
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_21 to ports
HdlIdDef: tx_egress_timestamp_request_valid_21
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_21 to ports
HdlIdDef: tx_egress_timestamp_request_data_21
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_21 to ports
HdlIdDef: tx_egress_timestamp_valid_21
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_21 to ports
HdlIdDef: tx_egress_timestamp_data_21
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_21 to ports
HdlIdDef: tx_time_of_day_data_21
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_21 to ports
HdlIdDef: tx_ingress_timestamp_valid_21
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_21 to ports
HdlIdDef: tx_ingress_timestamp_data_21
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_21 to ports
HdlIdDef: rx_ingress_timestamp_valid_21
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_21 to ports
HdlIdDef: rx_ingress_timestamp_data_21
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_21 to ports
HdlIdDef: rx_time_of_day_data_21
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1264,6 +1534,18 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     input wire  phy_mgmt_write_22,          //  write to PHYIP management interface 
     input wire  [31:0]phy_mgmt_writedata_22,//  writedata to PHYIP management interface 
 
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_22, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_22, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_22, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_22, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_22, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_22, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_22, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_22, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_22, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_22, 						//	Time of Day
+
 
     // CHANNEL 23
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_22 to ports
HdlIdDef: tx_egress_timestamp_request_valid_22
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_22 to ports
HdlIdDef: tx_egress_timestamp_request_data_22
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_22 to ports
HdlIdDef: tx_egress_timestamp_valid_22
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_22 to ports
HdlIdDef: tx_egress_timestamp_data_22
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_22 to ports
HdlIdDef: tx_time_of_day_data_22
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_22 to ports
HdlIdDef: tx_ingress_timestamp_valid_22
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_22 to ports
HdlIdDef: tx_ingress_timestamp_data_22
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_22 to ports
HdlIdDef: rx_ingress_timestamp_valid_22
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_22 to ports
HdlIdDef: rx_ingress_timestamp_data_22
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_22 to ports
HdlIdDef: rx_time_of_day_data_22
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1312,7 +1594,19 @@ parameter ADDR_WIDTH = (MAX_CHANNELS > 16)? 13 :
     output wire [31:0]phy_mgmt_readdata_23, //  readdata from PHYIP management interface 
     output wire  phy_mgmt_waitrequest_23,    //  waitrequest from PHYIP management interface 
     input wire  phy_mgmt_write_23,          //  write to PHYIP management interface 
-    input wire  [31:0]phy_mgmt_writedata_23);//  writedata to PHYIP management interface 
+    input wire  [31:0]phy_mgmt_writedata_23,//  writedata to PHYIP management interface 
+
+    //IEEE1588's code
+    input	wire                                              			tx_egress_timestamp_request_valid_23, 		//	Timestamp request valid from user
+    input	wire       [(TSTAMP_FP_WIDTH)-1:0]              			tx_egress_timestamp_request_data_23, 		//	Fingerprint associated to the timestamp request
+    output	wire                                              			tx_egress_timestamp_valid_23, 				//	Timestamp + fingerprint from TSU
+    output 	wire      [(96 + TSTAMP_FP_WIDTH)-1:0] 		tx_egress_timestamp_data_23, 				//	Timestamp + fingerprint from TSU
+    input 	wire      [96-1:0]                  			tx_time_of_day_data_23, 						//	Time of Day
+    input	wire                                                  		tx_ingress_timestamp_valid_23, 				//	Timestamp to TSU
+    input	wire      [(96)-1:0]     						tx_ingress_timestamp_data_23, 	    		//	Timestamp to TSU
+    output	wire													 	rx_ingress_timestamp_valid_23, 				// 	RX timestamp valid
+    output	wire      [(96)-1:0]							rx_ingress_timestamp_data_23, 				// 	RX timestamp data
+    input	wire      [96-1:0]                  			rx_time_of_day_data_23); 						//	Time of Day
 
 
 wire    MAC_PCS_reset;

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@tx_egress_timestamp_request_valid_23 to ports
HdlIdDef: tx_egress_timestamp_request_valid_23
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_request_data_23 to ports
HdlIdDef: tx_egress_timestamp_request_data_23
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_egress_timestamp_valid_23 to ports
HdlIdDef: tx_egress_timestamp_valid_23
    HdlDirection: OUT

INS HdlIdDef@@tx_egress_timestamp_data_23 to ports
HdlIdDef: tx_egress_timestamp_data_23
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlOp: ADD
                                list: ops
                                    HdlValueInt: 96
                                    HdlValueId: TSTAMP_FP_WIDTH
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@tx_time_of_day_data_23 to ports
HdlIdDef: tx_time_of_day_data_23
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_valid_23 to ports
HdlIdDef: tx_ingress_timestamp_valid_23
    HdlDirection: IN

INS HdlIdDef@@tx_ingress_timestamp_data_23 to ports
HdlIdDef: tx_ingress_timestamp_data_23
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

INS HdlIdDef@@rx_ingress_timestamp_valid_23 to ports
HdlIdDef: rx_ingress_timestamp_valid_23
    HdlDirection: OUT

INS HdlIdDef@@rx_ingress_timestamp_data_23 to ports
HdlIdDef: rx_ingress_timestamp_data_23
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: OUT

INS HdlIdDef@@rx_time_of_day_data_23 to ports
HdlIdDef: rx_time_of_day_data_23
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: wire
            HdlOp: DOWNTO
                list: ops
                    HdlOp: SUB
                        list: ops
                            HdlValueInt: 96
                            HdlValueInt: 1
                    HdlValueInt: 0
    HdlDirection: IN

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1628,6 +1922,18 @@ wire    reset_rx_pcs_clk_c23_int;
     assign led_link_22 = link_status[22];
     assign led_char_err_23 = led_char_err_gx[23];
     assign led_link_23 = link_status[23];
+   wire pcs_phase_measure_clk_w;
+
+   generate 
+      if (ENABLE_TIMESTAMPING == 0)
+        begin
+           assign pcs_phase_measure_clk_w = 1'b0;
+        end
+      else 
+        begin
+           assign pcs_phase_measure_clk_w = pcs_phase_measure_clk;
+        end
+   endgenerate
 
 
     // Instantiation of the MAC_PCS core that connects to a PMA

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

INS HdlIdDef@@pcs_phase_measure_clk_w to objs
HdlIdDef: pcs_phase_measure_clk_w
    HdlDirection: INTERNAL

INS HdlStmIf@@ to objs
HdlStmIf
    HdlOp: EQ
        list: ops
            HdlValueId: ENABLE_TIMESTAMPING
            HdlValueInt: 0
    HdlStmBlock: SEQ
        list: body
            HdlStmAssign
                HdlValueInt: 0
                HdlValueId: pcs_phase_measure_clk_w
    list: elifs
    HdlStmBlock: SEQ
        list: body
            HdlStmAssign
                HdlValueId: pcs_phase_measure_clk
                HdlValueId: pcs_phase_measure_clk_w

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1650,10 +1956,11 @@ wire    reset_rx_pcs_clk_c23_int;
         .mdio_oen(mdio_oen),                      //OUTPUT : MDIO Output Enable
         .mac_rx_clk(mac_rx_clk),                  //OUTPUT : Av-ST Rx Clock
         .mac_tx_clk(mac_tx_clk),                  //OUTPUT : Av-ST Tx Clock
-	    .rx_afull_clk(rx_afull_clk),              //INPUT  : AFull Status Clock
-	    .rx_afull_data(rx_afull_data),            //INPUT  : AFull Status Data
-	    .rx_afull_valid(rx_afull_valid),          //INPUT  : AFull Status Valid
-	    .rx_afull_channel(rx_afull_channel),      //INPUT  : AFull Status Channel
+	.rx_afull_clk(rx_afull_clk),              //INPUT  : AFull Status Clock
+	.rx_afull_data(rx_afull_data),            //INPUT  : AFull Status Data
+	.rx_afull_valid(rx_afull_valid),          //INPUT  : AFull Status Valid
+	.rx_afull_channel(rx_afull_channel),      //INPUT  : AFull Status Channel
+	.pcs_phase_measure_clk(pcs_phase_measure_clk_w),
 
          // Channel 0 
             

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1698,6 +2005,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_0(magic_sleep_n_0),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_0(magic_wakeup_0),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_0(tx_egress_timestamp_request_valid_0),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_0(tx_egress_timestamp_request_data_0),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_0(tx_egress_timestamp_valid_0),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_0(tx_egress_timestamp_data_0),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_0(tx_time_of_day_data_0),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_0(tx_ingress_timestamp_valid_0),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_0(tx_ingress_timestamp_data_0),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_0(rx_ingress_timestamp_valid_0),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_0(rx_ingress_timestamp_data_0),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_0(rx_time_of_day_data_0),								//INPUT:	Time of Day
+
          // Channel 1 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1741,6 +2060,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_1(magic_sleep_n_1),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_1(magic_wakeup_1),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_1(tx_egress_timestamp_request_valid_1),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_1(tx_egress_timestamp_request_data_1),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_1(tx_egress_timestamp_valid_1),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_1(tx_egress_timestamp_data_1),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_1(tx_time_of_day_data_1),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_1(tx_ingress_timestamp_valid_1),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_1(tx_ingress_timestamp_data_1),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_1(rx_ingress_timestamp_valid_1),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_1(rx_ingress_timestamp_data_1),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_1(rx_time_of_day_data_1),								//INPUT:	Time of Day
+
          // Channel 2 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1784,6 +2115,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_2(magic_sleep_n_2),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_2(magic_wakeup_2),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_2(tx_egress_timestamp_request_valid_2),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_2(tx_egress_timestamp_request_data_2),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_2(tx_egress_timestamp_valid_2),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_2(tx_egress_timestamp_data_2),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_2(tx_time_of_day_data_2),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_2(tx_ingress_timestamp_valid_2),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_2(tx_ingress_timestamp_data_2),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_2(rx_ingress_timestamp_valid_2),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_2(rx_ingress_timestamp_data_2),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_2(rx_time_of_day_data_2),								//INPUT:	Time of Day
+
          // Channel 3 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1827,6 +2170,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_3(magic_sleep_n_3),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_3(magic_wakeup_3),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_3(tx_egress_timestamp_request_valid_3),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_3(tx_egress_timestamp_request_data_3),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_3(tx_egress_timestamp_valid_3),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_3(tx_egress_timestamp_data_3),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_3(tx_time_of_day_data_3),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_3(tx_ingress_timestamp_valid_3),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_3(tx_ingress_timestamp_data_3),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_3(rx_ingress_timestamp_valid_3),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_3(rx_ingress_timestamp_data_3),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_3(rx_time_of_day_data_3),								//INPUT:	Time of Day
+
          // Channel 4 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1870,6 +2225,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_4(magic_sleep_n_4),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_4(magic_wakeup_4),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_4(tx_egress_timestamp_request_valid_4),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_4(tx_egress_timestamp_request_data_4),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_4(tx_egress_timestamp_valid_4),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_4(tx_egress_timestamp_data_4),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_4(tx_time_of_day_data_4),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_4(tx_ingress_timestamp_valid_4),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_4(tx_ingress_timestamp_data_4),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_4(rx_ingress_timestamp_valid_4),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_4(rx_ingress_timestamp_data_4),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_4(rx_time_of_day_data_4),								//INPUT:	Time of Day
+
          // Channel 5 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1913,6 +2280,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_5(magic_sleep_n_5),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_5(magic_wakeup_5),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_5(tx_egress_timestamp_request_valid_5),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_5(tx_egress_timestamp_request_data_5),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_5(tx_egress_timestamp_valid_5),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_5(tx_egress_timestamp_data_5),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_5(tx_time_of_day_data_5),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_5(tx_ingress_timestamp_valid_5),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_5(tx_ingress_timestamp_data_5),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_5(rx_ingress_timestamp_valid_5),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_5(rx_ingress_timestamp_data_5),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_5(rx_time_of_day_data_5),								//INPUT:	Time of Day
+
          // Channel 6 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1956,6 +2335,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_6(magic_sleep_n_6),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_6(magic_wakeup_6),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_6(tx_egress_timestamp_request_valid_6),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_6(tx_egress_timestamp_request_data_6),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_6(tx_egress_timestamp_valid_6),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_6(tx_egress_timestamp_data_6),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_6(tx_time_of_day_data_6),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_6(tx_ingress_timestamp_valid_6),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_6(tx_ingress_timestamp_data_6),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_6(rx_ingress_timestamp_valid_6),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_6(rx_ingress_timestamp_data_6),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_6(rx_time_of_day_data_6),								//INPUT:	Time of Day
+
          // Channel 7 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -1999,6 +2390,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_7(magic_sleep_n_7),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_7(magic_wakeup_7),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_7(tx_egress_timestamp_request_valid_7),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_7(tx_egress_timestamp_request_data_7),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_7(tx_egress_timestamp_valid_7),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_7(tx_egress_timestamp_data_7),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_7(tx_time_of_day_data_7),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_7(tx_ingress_timestamp_valid_7),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_7(tx_ingress_timestamp_data_7),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_7(rx_ingress_timestamp_valid_7),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_7(rx_ingress_timestamp_data_7),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_7(rx_time_of_day_data_7),								//INPUT:	Time of Day
+
          // Channel 8 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2042,6 +2445,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_8(magic_sleep_n_8),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_8(magic_wakeup_8),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_8(tx_egress_timestamp_request_valid_8),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_8(tx_egress_timestamp_request_data_8),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_8(tx_egress_timestamp_valid_8),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_8(tx_egress_timestamp_data_8),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_8(tx_time_of_day_data_8),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_8(tx_ingress_timestamp_valid_8),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_8(tx_ingress_timestamp_data_8),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_8(rx_ingress_timestamp_valid_8),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_8(rx_ingress_timestamp_data_8),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_8(rx_time_of_day_data_8),								//INPUT:	Time of Day
+
          // Channel 9 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2085,6 +2500,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_9(magic_sleep_n_9),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_9(magic_wakeup_9),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_9(tx_egress_timestamp_request_valid_9),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_9(tx_egress_timestamp_request_data_9),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_9(tx_egress_timestamp_valid_9),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_9(tx_egress_timestamp_data_9),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_9(tx_time_of_day_data_9),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_9(tx_ingress_timestamp_valid_9),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_9(tx_ingress_timestamp_data_9),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_9(rx_ingress_timestamp_valid_9),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_9(rx_ingress_timestamp_data_9),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_9(rx_time_of_day_data_9),								//INPUT:	Time of Day
+
          // Channel 10 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2128,6 +2555,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_10(magic_sleep_n_10),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_10(magic_wakeup_10),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_10(tx_egress_timestamp_request_valid_10),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_10(tx_egress_timestamp_request_data_10),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_10(tx_egress_timestamp_valid_10),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_10(tx_egress_timestamp_data_10),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_10(tx_time_of_day_data_10),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_10(tx_ingress_timestamp_valid_10),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_10(tx_ingress_timestamp_data_10),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_10(rx_ingress_timestamp_valid_10),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_10(rx_ingress_timestamp_data_10),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_10(rx_time_of_day_data_10),								//INPUT:	Time of Day
+
          // Channel 11 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2171,6 +2610,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_11(magic_sleep_n_11),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_11(magic_wakeup_11),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_11(tx_egress_timestamp_request_valid_11),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_11(tx_egress_timestamp_request_data_11),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_11(tx_egress_timestamp_valid_11),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_11(tx_egress_timestamp_data_11),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_11(tx_time_of_day_data_11),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_11(tx_ingress_timestamp_valid_11),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_11(tx_ingress_timestamp_data_11),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_11(rx_ingress_timestamp_valid_11),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_11(rx_ingress_timestamp_data_11),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_11(rx_time_of_day_data_11),								//INPUT:	Time of Day
+
          // Channel 12 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2214,6 +2665,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_12(magic_sleep_n_12),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_12(magic_wakeup_12),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_12(tx_egress_timestamp_request_valid_12),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_12(tx_egress_timestamp_request_data_12),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_12(tx_egress_timestamp_valid_12),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_12(tx_egress_timestamp_data_12),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_12(tx_time_of_day_data_12),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_12(tx_ingress_timestamp_valid_12),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_12(tx_ingress_timestamp_data_12),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_12(rx_ingress_timestamp_valid_12),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_12(rx_ingress_timestamp_data_12),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_12(rx_time_of_day_data_12),								//INPUT:	Time of Day
+
          // Channel 13 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2257,6 +2720,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_13(magic_sleep_n_13),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_13(magic_wakeup_13),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_13(tx_egress_timestamp_request_valid_13),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_13(tx_egress_timestamp_request_data_13),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_13(tx_egress_timestamp_valid_13),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_13(tx_egress_timestamp_data_13),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_13(tx_time_of_day_data_13),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_13(tx_ingress_timestamp_valid_13),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_13(tx_ingress_timestamp_data_13),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_13(rx_ingress_timestamp_valid_13),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_13(rx_ingress_timestamp_data_13),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_13(rx_time_of_day_data_13),								//INPUT:	Time of Day
+
          // Channel 14 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2300,6 +2775,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_14(magic_sleep_n_14),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_14(magic_wakeup_14),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_14(tx_egress_timestamp_request_valid_14),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_14(tx_egress_timestamp_request_data_14),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_14(tx_egress_timestamp_valid_14),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_14(tx_egress_timestamp_data_14),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_14(tx_time_of_day_data_14),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_14(tx_ingress_timestamp_valid_14),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_14(tx_ingress_timestamp_data_14),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_14(rx_ingress_timestamp_valid_14),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_14(rx_ingress_timestamp_data_14),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_14(rx_time_of_day_data_14),								//INPUT:	Time of Day
+
          // Channel 15 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2343,6 +2830,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_15(magic_sleep_n_15),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_15(magic_wakeup_15),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_15(tx_egress_timestamp_request_valid_15),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_15(tx_egress_timestamp_request_data_15),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_15(tx_egress_timestamp_valid_15),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_15(tx_egress_timestamp_data_15),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_15(tx_time_of_day_data_15),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_15(tx_ingress_timestamp_valid_15),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_15(tx_ingress_timestamp_data_15),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_15(rx_ingress_timestamp_valid_15),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_15(rx_ingress_timestamp_data_15),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_15(rx_time_of_day_data_15),								//INPUT:	Time of Day
+
          // Channel 16 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2386,6 +2885,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_16(magic_sleep_n_16),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_16(magic_wakeup_16),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_16(tx_egress_timestamp_request_valid_16),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_16(tx_egress_timestamp_request_data_16),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_16(tx_egress_timestamp_valid_16),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_16(tx_egress_timestamp_data_16),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_16(tx_time_of_day_data_16),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_16(tx_ingress_timestamp_valid_16),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_16(tx_ingress_timestamp_data_16),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_16(rx_ingress_timestamp_valid_16),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_16(rx_ingress_timestamp_data_16),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_16(rx_time_of_day_data_16),								//INPUT:	Time of Day
+
          // Channel 17 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2429,6 +2940,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_17(magic_sleep_n_17),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_17(magic_wakeup_17),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_17(tx_egress_timestamp_request_valid_17),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_17(tx_egress_timestamp_request_data_17),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_17(tx_egress_timestamp_valid_17),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_17(tx_egress_timestamp_data_17),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_17(tx_time_of_day_data_17),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_17(tx_ingress_timestamp_valid_17),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_17(tx_ingress_timestamp_data_17),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_17(rx_ingress_timestamp_valid_17),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_17(rx_ingress_timestamp_data_17),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_17(rx_time_of_day_data_17),								//INPUT:	Time of Day
+
          // Channel 18 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2472,6 +2995,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_18(magic_sleep_n_18),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_18(magic_wakeup_18),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_18(tx_egress_timestamp_request_valid_18),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_18(tx_egress_timestamp_request_data_18),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_18(tx_egress_timestamp_valid_18),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_18(tx_egress_timestamp_data_18),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_18(tx_time_of_day_data_18),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_18(tx_ingress_timestamp_valid_18),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_18(tx_ingress_timestamp_data_18),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_18(rx_ingress_timestamp_valid_18),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_18(rx_ingress_timestamp_data_18),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_18(rx_time_of_day_data_18),								//INPUT:	Time of Day
+
          // Channel 19 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2515,6 +3050,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_19(magic_sleep_n_19),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_19(magic_wakeup_19),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_19(tx_egress_timestamp_request_valid_19),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_19(tx_egress_timestamp_request_data_19),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_19(tx_egress_timestamp_valid_19),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_19(tx_egress_timestamp_data_19),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_19(tx_time_of_day_data_19),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_19(tx_ingress_timestamp_valid_19),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_19(tx_ingress_timestamp_data_19),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_19(rx_ingress_timestamp_valid_19),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_19(rx_ingress_timestamp_data_19),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_19(rx_time_of_day_data_19),								//INPUT:	Time of Day
+
          // Channel 20 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2558,6 +3105,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_20(magic_sleep_n_20),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_20(magic_wakeup_20),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_20(tx_egress_timestamp_request_valid_20),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_20(tx_egress_timestamp_request_data_20),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_20(tx_egress_timestamp_valid_20),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_20(tx_egress_timestamp_data_20),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_20(tx_time_of_day_data_20),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_20(tx_ingress_timestamp_valid_20),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_20(tx_ingress_timestamp_data_20),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_20(rx_ingress_timestamp_valid_20),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_20(rx_ingress_timestamp_data_20),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_20(rx_time_of_day_data_20),								//INPUT:	Time of Day
+
          // Channel 21 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2601,6 +3160,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_21(magic_sleep_n_21),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_21(magic_wakeup_21),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_21(tx_egress_timestamp_request_valid_21),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_21(tx_egress_timestamp_request_data_21),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_21(tx_egress_timestamp_valid_21),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_21(tx_egress_timestamp_data_21),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_21(tx_time_of_day_data_21),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_21(tx_ingress_timestamp_valid_21),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_21(tx_ingress_timestamp_data_21),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_21(rx_ingress_timestamp_valid_21),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_21(rx_ingress_timestamp_data_21),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_21(rx_time_of_day_data_21),								//INPUT:	Time of Day
+
          // Channel 22 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2644,6 +3215,18 @@ wire    reset_rx_pcs_clk_c23_int;
         .magic_sleep_n_22(magic_sleep_n_22),        //INPUT  : MAC SLEEP MODE CONTROL
         .magic_wakeup_22(magic_wakeup_22),          //OUTPUT : MAC WAKE-UP INDICATION
 
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_22(tx_egress_timestamp_request_valid_22),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_22(tx_egress_timestamp_request_data_22),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_22(tx_egress_timestamp_valid_22),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_22(tx_egress_timestamp_data_22),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_22(tx_time_of_day_data_22),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_22(tx_ingress_timestamp_valid_22),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_22(tx_ingress_timestamp_data_22),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_22(rx_ingress_timestamp_valid_22),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_22(rx_ingress_timestamp_data_22),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_22(rx_time_of_day_data_22),								//INPUT:	Time of Day
+
          // Channel 23 
             
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2685,7 +3268,19 @@ wire    reset_rx_pcs_clk_c23_int;
         .xoff_gen_23(xoff_gen_23),                  //INPUT  : XOFF PAUSE FRAME GENERATE
         .xon_gen_23(xon_gen_23),                    //INPUT  : XON PAUSE FRAME GENERATE
         .magic_sleep_n_23(magic_sleep_n_23),        //INPUT  : MAC SLEEP MODE CONTROL
-        .magic_wakeup_23(magic_wakeup_23));         //OUTPUT : MAC WAKE-UP INDICATION
+        .magic_wakeup_23(magic_wakeup_23),          //OUTPUT : MAC WAKE-UP INDICATION
+
+        //IEEE1588's code
+        .tx_egress_timestamp_request_valid_23(tx_egress_timestamp_request_valid_23),	//INPUT:	Timestamp request valid from user
+        .tx_egress_timestamp_request_data_23(tx_egress_timestamp_request_data_23),		//INPUT:	Fingerprint associated to the timestamp request
+        .tx_egress_timestamp_valid_23(tx_egress_timestamp_valid_23),					//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_egress_timestamp_data_23(tx_egress_timestamp_data_23),						//OUTPUT:	Timestamp + Fingerprint from TSU
+        .tx_time_of_day_data_23(tx_time_of_day_data_23),								//INPUT:	Time of Day
+        .tx_ingress_timestamp_valid_23(tx_ingress_timestamp_valid_23),					//INPUT:	Timestamp to TSU
+        .tx_ingress_timestamp_data_23(tx_ingress_timestamp_data_23),					//INPUT:	Timestamp to TSU
+        .rx_ingress_timestamp_valid_23(rx_ingress_timestamp_valid_23),					//OUTPUT: 	RX timestamp valid
+        .rx_ingress_timestamp_data_23(rx_ingress_timestamp_data_23),					//OUTPUT: 	RX timestamp data
+        .rx_time_of_day_data_23(rx_time_of_day_data_23));								//INPUT:	Time of Day
 
     defparam
         U_MULTI_MAC_PCS.USE_SYNC_RESET = USE_SYNC_RESET, 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2723,7 +3318,10 @@ wire    reset_rx_pcs_clk_c23_int;
         U_MULTI_MAC_PCS.ENABLE_RX_FIFO_STATUS = ENABLE_RX_FIFO_STATUS,
         U_MULTI_MAC_PCS.ENABLE_EXTENDED_STAT_REG = ENABLE_EXTENDED_STAT_REG,
         U_MULTI_MAC_PCS.ENABLE_CLK_SHARING = ENABLE_CLK_SHARING,    
-        U_MULTI_MAC_PCS.ENABLE_REG_SHARING = ENABLE_REG_SHARING;    
+        U_MULTI_MAC_PCS.ENABLE_REG_SHARING = ENABLE_REG_SHARING,    
+        U_MULTI_MAC_PCS.TSTAMP_FP_WIDTH = TSTAMP_FP_WIDTH,
+        U_MULTI_MAC_PCS.ENABLE_TIMESTAMPING = ENABLE_TIMESTAMPING,
+        U_MULTI_MAC_PCS.ENABLE_PTP_1STEP = ENABLE_PTP_1STEP;
 
 
 

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2773,7 +3371,8 @@ generate if (MAX_CHANNELS > 0)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[0])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_0.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_0.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_0.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2814,6 +3413,7 @@ generate if (MAX_CHANNELS > 0)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_0.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_0.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_0.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_0.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2877,7 +3477,8 @@ generate if (MAX_CHANNELS > 1)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[1])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_1.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_1.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_1.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2918,6 +3519,7 @@ generate if (MAX_CHANNELS > 1)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_1.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_1.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_1.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_1.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -2981,7 +3583,8 @@ generate if (MAX_CHANNELS > 2)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[2])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_2.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_2.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_2.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3022,6 +3625,7 @@ generate if (MAX_CHANNELS > 2)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_2.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_2.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_2.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_2.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3085,7 +3689,8 @@ generate if (MAX_CHANNELS > 3)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[3])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_3.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_3.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_3.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3126,6 +3731,7 @@ generate if (MAX_CHANNELS > 3)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_3.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_3.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_3.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_3.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3189,7 +3795,8 @@ generate if (MAX_CHANNELS > 4)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[4])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_4.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_4.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_4.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3230,6 +3837,7 @@ generate if (MAX_CHANNELS > 4)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_4.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_4.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_4.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_4.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3293,7 +3901,8 @@ generate if (MAX_CHANNELS > 5)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[5])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_5.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_5.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_5.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3334,6 +3943,7 @@ generate if (MAX_CHANNELS > 5)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_5.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_5.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_5.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_5.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3397,7 +4007,8 @@ generate if (MAX_CHANNELS > 6)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[6])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_6.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_6.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_6.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3438,6 +4049,7 @@ generate if (MAX_CHANNELS > 6)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_6.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_6.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_6.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_6.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3501,7 +4113,8 @@ generate if (MAX_CHANNELS > 7)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[7])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_7.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_7.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_7.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3542,6 +4155,7 @@ generate if (MAX_CHANNELS > 7)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_7.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_7.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_7.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_7.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3605,7 +4219,8 @@ generate if (MAX_CHANNELS > 8)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[8])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_8.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_8.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_8.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3646,6 +4261,7 @@ generate if (MAX_CHANNELS > 8)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_8.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_8.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_8.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_8.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3709,7 +4325,8 @@ generate if (MAX_CHANNELS > 9)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[9])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_9.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_9.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_9.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3750,6 +4367,7 @@ generate if (MAX_CHANNELS > 9)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_9.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_9.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_9.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_9.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3813,7 +4431,8 @@ generate if (MAX_CHANNELS > 10)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[10])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_10.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_10.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_10.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3854,6 +4473,7 @@ generate if (MAX_CHANNELS > 10)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_10.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_10.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_10.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_10.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3917,7 +4537,8 @@ generate if (MAX_CHANNELS > 11)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[11])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_11.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_11.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_11.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -3958,6 +4579,7 @@ generate if (MAX_CHANNELS > 11)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_11.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_11.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_11.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_11.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4021,7 +4643,8 @@ generate if (MAX_CHANNELS > 12)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[12])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_12.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_12.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_12.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4062,6 +4685,7 @@ generate if (MAX_CHANNELS > 12)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_12.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_12.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_12.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_12.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4125,7 +4749,8 @@ generate if (MAX_CHANNELS > 13)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[13])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_13.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_13.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_13.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4166,6 +4791,7 @@ generate if (MAX_CHANNELS > 13)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_13.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_13.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_13.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_13.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4229,7 +4855,8 @@ generate if (MAX_CHANNELS > 14)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[14])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_14.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_14.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_14.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4270,6 +4897,7 @@ generate if (MAX_CHANNELS > 14)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_14.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_14.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_14.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_14.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4333,7 +4961,8 @@ generate if (MAX_CHANNELS > 15)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[15])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_15.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_15.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_15.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4374,6 +5003,7 @@ generate if (MAX_CHANNELS > 15)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_15.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_15.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_15.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_15.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4437,7 +5067,8 @@ generate if (MAX_CHANNELS > 16)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[16])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_16.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_16.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_16.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4478,6 +5109,7 @@ generate if (MAX_CHANNELS > 16)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_16.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_16.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_16.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_16.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4541,7 +5173,8 @@ generate if (MAX_CHANNELS > 17)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[17])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_17.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_17.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_17.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4582,6 +5215,7 @@ generate if (MAX_CHANNELS > 17)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_17.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_17.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_17.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_17.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4645,7 +5279,8 @@ generate if (MAX_CHANNELS > 18)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[18])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_18.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_18.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_18.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4686,6 +5321,7 @@ generate if (MAX_CHANNELS > 18)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_18.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_18.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_18.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_18.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4749,7 +5385,8 @@ generate if (MAX_CHANNELS > 19)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[19])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_19.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_19.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_19.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4790,6 +5427,7 @@ generate if (MAX_CHANNELS > 19)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_19.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_19.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_19.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_19.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4853,7 +5491,8 @@ generate if (MAX_CHANNELS > 20)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[20])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_20.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_20.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_20.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4894,6 +5533,7 @@ generate if (MAX_CHANNELS > 20)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_20.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_20.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_20.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_20.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4957,7 +5597,8 @@ generate if (MAX_CHANNELS > 21)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[21])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_21.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_21.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_21.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -4998,6 +5639,7 @@ generate if (MAX_CHANNELS > 21)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_21.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_21.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_21.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_21.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -5061,7 +5703,8 @@ generate if (MAX_CHANNELS > 22)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[22])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_22.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_22.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_22.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -5102,6 +5745,7 @@ generate if (MAX_CHANNELS > 22)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_22.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_22.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_22.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_22.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -5165,7 +5809,8 @@ generate if (MAX_CHANNELS > 23)
             .altpcs_carrierdetect(pcs_rx_carrierdetected[23])
            ) ;
 		defparam
-		the_altera_tse_gxb_aligned_rxsync_23.DEVICE_FAMILY = DEVICE_FAMILY;    
+		the_altera_tse_gxb_aligned_rxsync_23.DEVICE_FAMILY = DEVICE_FAMILY,    
+		the_altera_tse_gxb_aligned_rxsync_23.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING;    
 
         // Altgxb in GIGE mode
         // --------------------

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_multi_mac_pcs_pma_gige_phyip.v
@@ -5206,6 +5851,7 @@ generate if (MAX_CHANNELS > 23)
    defparam
         the_altera_tse_gxb_gige_phyip_inst_23.ENABLE_ALT_RECONFIG = ENABLE_ALT_RECONFIG,
         the_altera_tse_gxb_gige_phyip_inst_23.ENABLE_SGMII = ENABLE_SGMII,
+        the_altera_tse_gxb_gige_phyip_inst_23.ENABLE_DET_LATENCY = ENABLE_TIMESTAMPING,
         the_altera_tse_gxb_gige_phyip_inst_23.DEVICE_FAMILY = DEVICE_FAMILY; 
     end
 else

ParseResult:
UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    INS list@@objs to altera_tse_multi_mac_pcs_pma_gige_phyip

UPD HdlModuleDec@@altera_tse_multi_mac_pcs_pma_gige_phyip to altera_tse_multi_mac_pcs_pma_gige_phyip
    DEL list@@objs from altera_tse_multi_mac_pcs_pma_gige_phyip


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige_wo_rmfifo.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige_wo_rmfifo.v
@@ -44,7 +44,7 @@
 `timescale 1 ps / 1 ps
 //synopsys translate_on
 (* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF;suppress_da_rule_internal=c104"} *)
-module  altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca
+module  altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca
 	( 
 	cal_blk_clk,
 	fixedclk,

ParseResult:
UPD HdlModuleDef@@altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca to altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca

UPD HdlModuleDec@@altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca to altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige_wo_rmfifo.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige_wo_rmfifo.v
@@ -836,8 +836,8 @@ module  altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca
 	`endif
 	);
 	defparam
-		receive_pcs0.align_pattern = "0101111100",
-		receive_pcs0.align_pattern_length = 10,
+		receive_pcs0.align_pattern = "1111100",
+		receive_pcs0.align_pattern_length = 7,
 		receive_pcs0.align_to_deskew_pattern_pos_disp_only = "false",
 		receive_pcs0.allow_align_polarity_inversion = "false",
 		receive_pcs0.allow_pipe_polarity_inversion = "false",

ParseResult:
UPD HdlModuleDef@@altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca to altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca

UPD HdlModuleDec@@altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca to altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige_wo_rmfifo.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige_wo_rmfifo.v
@@ -1336,7 +1336,7 @@ module  altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca
 		tx_txdprioout = {{450{1'b0}}, wire_transmit_pcs0_dprioout},
 		txdetectrxout = {wire_transmit_pcs0_txdetectrx},
 		w_cent_unit_dpriodisableout1w = {wire_cent_unit0_dpriodisableout};
-endmodule //altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca
+endmodule //altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca
 //VALID FILE
 
 

ParseResult:
UPD HdlModuleDef@@altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca to altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca

UPD HdlModuleDec@@altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_nmca to altera_tse_alt4gxb_gige_wo_rmfifo_alt4gxb_sgca


CommitId: 2d16c8aab8e5d356376a242848e3047cb65f2b4c
Fix Mac emulator to remove the preample and return only data 
--- a/sim/mMACEmulator.sv
+++ b/sim/mMACEmulator.sv
@@ -35,6 +35,7 @@ module mMACEmulator(
 	wire w_Sop;
 	wire w_Eop;
 	reg [07:00] ReceivedPkt[0:10000];
+	reg [07:00] r8_LstRxD;
 	integer RxPtr;
 	reg ReceiveEnable;
 	

ParseResult:
INS HdlIdDef@@r8_LstRxD to objs
HdlIdDef: r8_LstRxD
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
            HdlOp: DOWNTO
                list: ops
                    HdlValueInt: 07
                    HdlValueInt: 00
    HdlDirection: INTERNAL


CommitId: 2d16c8aab8e5d356376a242848e3047cb65f2b4c
Fix Mac emulator to remove the preample and return only data 
--- a/sim/mMACEmulator.sv
+++ b/sim/mMACEmulator.sv
@@ -54,7 +55,8 @@ module mMACEmulator(
 	assign w_Active=i_RxDV|i_RxER;
 	always@(posedge i_RxClk)	
 		begin
-			r_Active <= w_Active;			
+			r_Active <= w_Active;
+			r8_LstRxD 	<= i8_RxD;
 		end
 		
 		

ParseResult:
INS HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: i8_RxD
    HdlValueId: r8_LstRxD


CommitId: 2d16c8aab8e5d356376a242848e3047cb65f2b4c
Fix Mac emulator to remove the preample and return only data 
--- a/sim/mMACEmulator.sv
+++ b/sim/mMACEmulator.sv
@@ -75,14 +77,17 @@ module mMACEmulator(
 		Octet=0;
 		while(w_Active!=1'b1||r_Active!=1'b0)
 			@(posedge i_RxClk);
+		while(w_Active!=1'b1||i8_RxD!=8'hD5||r8_LstRxD!=8'h55)
+			@(posedge i_RxClk);
+		
+		@(posedge i_RxClk);
+		$display("MAC: Start Receiving");
 		while(r_Active!=1'b1||w_Active!=1'b0)
 		begin
 			if(i_RxDV==1'b1 && i_RxER==1'b0)
 				begin			
-				if(r_Active==1'b0) $display("MAC: Start Receiving");
 				ov_ReceivedPkt[Octet]=i8_RxD;							
 				Octet=Octet+1;	
-				//$write("%x ",i8_RxD);
 				end
 			else if(i_RxDV==1'b0 && i_RxER==1'b1) begin
 				case(i8_RxD)

ParseResult:
INS HdlStmWhile@@ to body
HdlStmWhile
    HdlOp: OR_LOG
        list: ops
            HdlOp: OR_LOG
                list: ops
                    HdlOp: NE
                        list: ops
                            HdlValueId: w_Active
                            HdlValueInt: 1
                    HdlOp: NE
                        list: ops
                            HdlValueId: i8_RxD
                            HdlValueInt: d5
            HdlOp: NE
                list: ops
                    HdlValueId: r8_LstRxD
                    HdlValueInt: 55
    HdlStmProcess: body
        list: sensitivity
            HdlOp: RISING
                list: ops
                    HdlValueId: i_RxClk
        HdlStmNop: body

INS HdlStmProcess@@ to body
HdlStmProcess
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: i_RxClk
    HdlStmNop: body

UPD HdlStmIf@@ to 
    MOV HdlOp@@CALL to 
    HdlOp: CALL
        list: ops
            HdlValueId: $display
            str
    DEL HdlOp@@EQ from 
    HdlOp: EQ
        list: ops
            HdlValueId: r_Active
            HdlValueInt: 0
    DEL list@@elifs from 

DEL HdlStmIf@@ from body


CommitId: 2d16c8aab8e5d356376a242848e3047cb65f2b4c
Fix Mac emulator to remove the preample and return only data 
--- a/sim/mMACEmulator.sv
+++ b/sim/mMACEmulator.sv
@@ -116,6 +119,13 @@ module mMACEmulator(
 		
 		integer Octet;
 	begin	
+		for(Octet=0;Octet<8;Octet++)
+			begin
+			@(posedge i_TxClk);#1;
+			o_TxEN = 1'b1;
+			o_TxER = 1'b0;
+			o8_TxD = (Octet==7)?8'hD5:8'h55;			
+			end
 		for(Octet=0;Octet<PktSize;Octet=Octet+1)
 				begin
 				@(posedge i_TxClk);#1;

ParseResult:
INS HdlStmFor@@ to body
HdlStmFor
    HdlStmBlock: SEQ
        list: body
            HdlStmAssign
                HdlValueInt: 0
                HdlValueId: Octet
    HdlOp: LT
        list: ops
            HdlValueId: Octet
            HdlValueInt: 8
    HdlStmBlock: SEQ
        list: body
            HdlOp: INCR_POST
                list: ops
                    HdlValueId: Octet
    HdlStmBlock: SEQ
        list: body
            HdlStmProcess
                list: sensitivity
                    HdlOp: RISING
                        list: ops
                            HdlValueId: i_TxClk
                HdlStmNop: body
            HdlStmProcess
                HdlStmBlock: SEQ
                    list: body
                        HdlStmWait:
                            list: val
                                HdlValueInt: 1
                        HdlStmNop
            HdlOp: ASSIGN
                list: ops
                    HdlValueId: o_TxEN
                    HdlValueInt: 1
            HdlOp: ASSIGN
                list: ops
                    HdlValueId: o_TxER
                    HdlValueInt: 0
            HdlOp: ASSIGN
                list: ops
                    HdlValueId: o8_TxD
                    HdlOp: TERNARY
                        list: ops
                            HdlOp: EQ
                                list: ops
                                    HdlValueId: Octet
                                    HdlValueInt: 7
                            HdlValueInt: d5
                            HdlValueInt: 55


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v
@@ -182,6 +181,8 @@ parameter ENABLE_SGMII            = 1;            //  Use to determine rate matc
 
           assign reconfig_togxb_alt2gxb = wire_reconfig_togxb[2:0];
           assign wire_reconfig_fromgxb = {{16{1'b0}}, reconfig_fromgxb_alt2gxb};
+          assign rx_clkout  = tx_clkout;
+          
 	
 	end
 	endgenerate

ParseResult:
INS HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: tx_clkout
    HdlValueId: rx_clkout


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v
@@ -277,7 +277,8 @@ parameter ENABLE_SGMII            = 1;            //  Use to determine rate matc
           );
           defparam
               the_altera_tse_alt4gxb_gige.starting_channel_number = STARTING_CHANNEL_NUMBER;
-	
+            
+            assign rx_clkout  = tx_clkout;
 	end
 	endgenerate
     

ParseResult:
INS HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: tx_clkout
    HdlValueId: rx_clkout


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_inst.v
@@ -369,6 +369,8 @@ parameter ENABLE_SGMII            = 1;            //  Use to determine rate matc
           );
 		  defparam
               the_altera_tse_alt_gx_civgx.starting_channel_number = STARTING_CHANNEL_NUMBER;
+              
+            assign rx_clkout  = tx_clkout;
 	end
 	endgenerate
     

ParseResult:
INS HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: tx_clkout
    HdlValueId: rx_clkout


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_phyip_inst.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_gige_phyip_inst.v
@@ -165,13 +165,14 @@ output [91:0]reconfig_fromgxb;
         .reconfig_to_xcvr(wire_reconfig_togxb),
         .reconfig_from_xcvr(wire_reconfig_fromgxb)
     );
+        assign rx_clkout  = tx_clkout;
 
-	end
-	endgenerate
+        end
+        endgenerate
     
-   generate if (ENABLE_SGMII == 1)
-	begin
-	
+   generate if ((ENABLE_SGMII == 1) && (ENABLE_DET_LATENCY == 0))
+        begin
+        
         altera_tse_phyip_gxb_wo_rmfifo the_altera_tse_phyip_gxb_wo_rmfifo (
         .phy_mgmt_clk(phy_mgmt_clk),                 //       phy_mgmt_clk.clk
         .phy_mgmt_clk_reset(phy_mgmt_clk_reset),     // phy_mgmt_clk_reset.reset

ParseResult:
INS HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: tx_clkout
    HdlValueId: rx_clkout

UPD HdlStmIf@@ to 
    MOV HdlOp@@EQ to 
    HdlOp: EQ
        list: ops
            HdlValueId: ENABLE_SGMII
            HdlValueInt: 1


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_mac_pcs_pma_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_mac_pcs_pma_gige.v
@@ -389,15 +389,26 @@ parameter SYNCHRONIZER_DEPTH     = 3;	  	//  Number of synchronizer
     	altera_tse_mac_pcs_pma_strx_gx_ena_inst.SYNCHRONIZER_DEPTH = SYNCHRONIZER_DEPTH,
         altera_tse_mac_pcs_pma_strx_gx_ena_inst.ENABLE_MAC_TX_VLAN = ENABLE_MAC_TX_VLAN;
 
-reg reset_p1, reset_p2;
-reg reset_posedge;
-always@(posedge clk)
-begin
-    reset_p1 <= reset;
-    reset_p2 <= reset_p1;
-    reset_posedge <= reset_p1 & ~reset_p2;
-end
+// Based on PHYIP , when user assert reset - it hold the reset sequencer block in reset.
+//                , reset sequencing only start then reset_sequnece end.
+wire reset_sync;
+reg  reset_start;
 
+ altera_tse_reset_synchronizer reset_sync_u0 (
+    .clk(clk),
+    .reset_in(reset),
+    .reset_out(reset_sync)
+    );
+        
+always@(posedge clk or posedge reset_sync) begin
+    if (reset_sync) begin
+        reset_start <= 1'b1;
+    end
+    else begin
+        reset_start <= 1'b0;
+    end
+end
+        
 // Export powerdown signal or wire it internally
 // ---------------------------------------------
 reg data_in_d1, gxb_pwrdn_in_sig_clk;

ParseResult:
INS HdlIdDef@@reset_sync to objs
HdlIdDef: reset_sync
    HdlDirection: INTERNAL

UPD HdlIdDef@@reset_p2 to reset_start

UPD HdlIdDef@@reset_posedge to reset_posedge
    UPD HdlOp@@PARAMETRIZATION to MAP_ASSOCIATION
    MOV HdlOp@@PARAMETRIZATION to reset_posedge
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to reset_out
    DEL HdlDirection@@INTERNAL from reset_posedge

INS HdlStmIf@@ to body

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@reset_p1 to reset_sync
    MOV HdlValueId@@reset_p1 to 
    HdlValueId: reset_p1
    DEL HdlValueId@@reset from 

UPD HdlStmAssign@@ to 
    UPD HdlOp@@AND to AND
        UPD HdlOp@@NEG to NEG
            UPD list@@ops to elifs
            MOV list@@ops to NEG
            list: ops
                HdlValueId: reset_p2
            DEL HdlValueId@@reset_p2 from ops
        DEL HdlValueId@@reset_p1 from ops
        DEL HdlOp@@NEG from ops
        DEL list@@ops from AND
    UPD HdlValueId@@reset_posedge to reset_start
    MOV HdlValueId@@reset_posedge to 
    HdlValueId: reset_posedge
    DEL HdlOp@@AND from 

MOV HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: reset_p1
    HdlValueId: reset_p2

INS HdlStmAssign@@ to body

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@reset_p1 to reset_start
    DEL HdlValueId@@reset_p2 from 

DEL HdlIdDef@@reset_p1 from objs
HdlIdDef: reset_p1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    HdlDirection: INTERNAL

DEL HdlIdDef@@reset_posedge from objs

DEL HdlStmAssign@@ from body

DEL HdlStmAssign@@ from body


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v
@@ -44,7 +44,7 @@
 `timescale 1 ps / 1 ps
 //synopsys translate_on
 (* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF;suppress_da_rule_internal=c104"} *)
-module  altera_tse_alt4gxb_gige_alt4gxb_gtca
+module  altera_tse_alt4gxb_gige_alt4gxb_lnca
 	( 
 	cal_blk_clk,
 	fixedclk,

ParseResult:
UPD HdlModuleDef@@altera_tse_alt4gxb_gige_alt4gxb_gtca to altera_tse_alt4gxb_gige_alt4gxb_lnca

UPD HdlModuleDec@@altera_tse_alt4gxb_gige_alt4gxb_gtca to altera_tse_alt4gxb_gige_alt4gxb_lnca


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v
@@ -837,8 +837,8 @@ module  altera_tse_alt4gxb_gige_alt4gxb_gtca
 	`endif
 	);
 	defparam
-		receive_pcs0.align_pattern = "0101111100",
-		receive_pcs0.align_pattern_length = 10,
+		receive_pcs0.align_pattern = "1111100",
+		receive_pcs0.align_pattern_length = 7,
 		receive_pcs0.align_to_deskew_pattern_pos_disp_only = "false",
 		receive_pcs0.allow_align_polarity_inversion = "false",
 		receive_pcs0.allow_pipe_polarity_inversion = "false",

ParseResult:
UPD HdlModuleDef@@altera_tse_alt4gxb_gige_alt4gxb_gtca to altera_tse_alt4gxb_gige_alt4gxb_lnca

UPD HdlModuleDec@@altera_tse_alt4gxb_gige_alt4gxb_gtca to altera_tse_alt4gxb_gige_alt4gxb_lnca


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_alt4gxb_gige.v
@@ -1338,7 +1338,7 @@ module  altera_tse_alt4gxb_gige_alt4gxb_gtca
 		tx_txdprioout = {{450{1'b0}}, wire_transmit_pcs0_dprioout},
 		txdetectrxout = {wire_transmit_pcs0_txdetectrx},
 		w_cent_unit_dpriodisableout1w = {wire_cent_unit0_dpriodisableout};
-endmodule //altera_tse_alt4gxb_gige_alt4gxb_gtca
+endmodule //altera_tse_alt4gxb_gige_alt4gxb_lnca
 //VALID FILE
 
 

ParseResult:
UPD HdlModuleDef@@altera_tse_alt4gxb_gige_alt4gxb_gtca to altera_tse_alt4gxb_gige_alt4gxb_lnca

UPD HdlModuleDec@@altera_tse_alt4gxb_gige_alt4gxb_gtca to altera_tse_alt4gxb_gige_alt4gxb_lnca


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv
@@ -72,12 +72,8 @@ altera_tse_xcvr_resync #(
         .q      ({pll_is_locked_r,rx_oc_busy_r,rx_is_lockedtodata_r,manual_mode_r})
 );
 
-// Delay reset_all by one clock for edge detect
-always @(posedge clock)
-  reset_all_r <=  reset_all; 
-
+  
 // First reset ctrl sequencer lego is for pll_powerdown generation
-(* ALTERA_ATTRIBUTE = {"REMOVE_DUPLICATE_REGISTERS=OFF;-name MERGE_TX_PLL_DRIVEN_BY_REGISTERS_WITH_SAME_CLEAR ON -to \"lego_pll_powerdown:zpulse\""} *)
 altera_tse_reset_ctrl_lego #(
         .reset_hold_cycles(t_pll_powerdown) // hold pll_powerdown for 1us
  ) lego_pll_powerdown ( .clock(clock),

ParseResult:
DEL HdlStmProcess@@ from objs
HdlStmProcess
    list: sensitivity
        HdlOp: RISING
            list: ops
                HdlValueId: clock
    HdlStmAssign: body
        HdlValueId: reset_all
        HdlValueId: reset_all_r


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv
@@ -133,7 +129,7 @@ altera_tse_reset_ctrl_lego #(
 altera_tse_reset_ctrl_lego #(
         .reset_hold_cycles(3)   // hold 2 parallel clock cycles (assumes sysclk slower or same freq as parallel clock)
  ) lego_rx_digitalonly (        .clock(clock),
-        .start(reset_rx_digital | (reset_all & ~manual_mode)),
+        .start(reset_rx_digital | (reset_all & ~manual_mode) | wire_rx_digital_retrigger),
         .aclr(powerdown_all),
         .reset(wire_rx_digital_only_reset),
         .rdone(sdone_lego_rx_digitalreset),

ParseResult:
UPD HdlStmAssign@@ to 
    INS HdlOp@@AND to 
    INS HdlValueId@@wire_rx_digital_retrigger to 
    UPD HdlOp@@AND to AND
        INS list@@ops to AND
        INS HdlOp@@AND to ops
        HdlOp: AND
            list: ops
                HdlOp: NEG
                    list: ops
                        HdlValueId: manual_mode
                HdlValueId: sdone_lego_rx_digitalreset


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_sequencer.sv
@@ -143,6 +139,10 @@ altera_tse_reset_ctrl_lego #(
 assign tx_digitalreset = wire_tx_digitalreset | wire_tx_digital_only_reset;
 assign rx_digitalreset = wire_rx_digitalreset | wire_rx_digital_only_reset;
 
+// re-trigger RX digital sequence when main sequence is complete (indicated by sdone_lego_rx_digitalreset)
+// not manual mode, and lose lock-to-data
+assign wire_rx_digital_retrigger = ~manual_mode & sdone_lego_rx_digitalreset & ~rx_is_lockedtodata_r;
+
 // Quad power-down
 assign gxb_powerdown = powerdown_all;
 

ParseResult:
INS HdlStmAssign@@ to objs


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_pcs_pma_gige.v
@@ -313,17 +313,28 @@ assign led_link = link_status;
         altera_tse_top_1000_base_x_strx_gx_inst.DEV_VERSION = DEV_VERSION,
         altera_tse_top_1000_base_x_strx_gx_inst.ENABLE_SGMII = ENABLE_SGMII;
 
-    //Resets the Reset Sequencer for the rising edge of Reset signal
-    // ---------------------------------------------------------------
-    reg reset_p1, reset_p2;
-    reg reset_posedge;
-    always@(posedge clk)
-    begin
-        reset_p1 <= reset;
-        reset_p2 <= reset_p1;
-        reset_posedge <= reset_p1 & ~reset_p2;
+      
+// Based on PHYIP , when user assert reset - it hold the reset sequencer block in reset.
+//                , reset sequencing only start then reset_sequnece end.
+wire reset_sync;
+reg  reset_start;
+
+ altera_tse_reset_synchronizer reset_sync_u0 (
+    .clk(clk),
+    .reset_in(reset),
+    .reset_out(reset_sync)
+    );
+        
+always@(posedge clk or posedge reset_sync) begin
+    if (reset_sync) begin
+        reset_start <= 1'b1;
+    end
+    else begin
+        reset_start <= 1'b0;
     end
+end
 
+      
 // Export powerdown signal or wire it internally
 // ---------------------------------------------
 reg data_in_d1,gxb_pwrdn_in_sig_clk;

ParseResult:
INS HdlIdDef@@reset_sync to objs
HdlIdDef: reset_sync
    HdlDirection: INTERNAL

UPD HdlIdDef@@reset_p2 to reset_start

UPD HdlIdDef@@reset_posedge to reset_posedge
    UPD HdlOp@@PARAMETRIZATION to MAP_ASSOCIATION
    MOV HdlOp@@PARAMETRIZATION to reset_posedge
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    UPD HdlOp@@PARAMETRIZATION to PARAMETRIZATION
        UPD HdlValueId@@reg to reset_out
    DEL HdlDirection@@INTERNAL from reset_posedge

UPD HdlStmProcess@@ to 
    INS HdlOp@@RISING to sensitivity
    HdlOp: RISING
        list: ops
            HdlValueId: reset_sync

INS HdlStmIf@@ to body

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@reset_p1 to reset_sync
    MOV HdlValueId@@reset_p1 to 
    HdlValueId: reset_p1
    DEL HdlValueId@@reset from 

UPD HdlStmIf@@ to 
    INS HdlStmBlock@@SEQ to 
    INS HdlStmBlock@@SEQ to 
    UPD HdlStmBlock@@SEQ to SEQ
        INS list@@body to SEQ
    UPD HdlStmBlock@@SEQ to SEQ
        INS list@@body to SEQ

UPD HdlStmAssign@@ to 
    UPD HdlOp@@AND to AND
        UPD HdlOp@@NEG to NEG
            UPD list@@ops to elifs
            MOV list@@ops to NEG
            list: ops
                HdlValueId: reset_p2
            DEL HdlValueId@@reset_p2 from ops
        DEL HdlValueId@@reset_p1 from ops
        DEL HdlOp@@NEG from ops
        DEL list@@ops from AND
    UPD HdlValueId@@reset_posedge to reset_start
    MOV HdlValueId@@reset_posedge to 
    HdlValueId: reset_posedge
    DEL HdlOp@@AND from 

MOV HdlStmAssign@@ to body
HdlStmAssign
    HdlValueId: reset_p1
    HdlValueId: reset_p2

INS HdlStmAssign@@ to body

UPD HdlStmAssign@@ to 
    INS HdlValueInt@@1 to 

UPD HdlStmAssign@@ to 
    UPD HdlValueId@@reset_p1 to reset_start
    DEL HdlValueId@@reset_p2 from 

UPD HdlStmAssign@@ to 
    INS HdlValueInt@@0 to 

DEL HdlIdDef@@reset_p1 from objs
HdlIdDef: reset_p1
    HdlOp: PARAMETRIZATION
        list: ops
            HdlValueId: reg
    HdlDirection: INTERNAL

DEL HdlIdDef@@reset_posedge from objs

DEL HdlStmAssign@@ from body

DEL HdlStmAssign@@ from body


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v
@@ -50,6 +50,7 @@ module altera_tse_gxb_aligned_rxsync (
   output reg altpcs_rmfifodatainserted,
   output reg altpcs_carrierdetect) ;
   parameter DEVICE_FAMILY         = "ARRIAGX";    //  The device family the the core is targetted for. 
+  parameter ENABLE_DET_LATENCY      = 0;
 
   //-------------------------------------------------------------------------------
   // intermediate wires

ParseResult:
INS HdlIdDef@@ENABLE_DET_LATENCY to params
HdlIdDef: ENABLE_DET_LATENCY
    HdlValueInt: 0
    HdlDirection: INTERNAL


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v
@@ -103,7 +104,7 @@ module altera_tse_gxb_aligned_rxsync (
     
     end 
 	
-generate if ( DEVICE_FAMILY == "STRATIXIIGX" || DEVICE_FAMILY == "ARRIAGX"  || DEVICE_FAMILY == "STRATIXV" || DEVICE_FAMILY == "ARRIAV")
+generate if ( DEVICE_FAMILY == "STRATIXIIGX" || DEVICE_FAMILY == "ARRIAGX" || (DEVICE_FAMILY == "STRATIXV" && ENABLE_DET_LATENCY == 1))
 begin          
 		always @ (posedge reset or posedge clk)
 		begin

ParseResult:
UPD HdlStmIf@@ to 
    UPD HdlOp@@OR_LOG to OR_LOG
        MOV HdlOp@@OR_LOG to ops
        HdlOp: OR_LOG
            list: ops
                HdlOp: OR_LOG
                    list: ops
                        HdlOp: EQ
                            list: ops
                                HdlValueId: DEVICE_FAMILY
                                str
                        HdlOp: EQ
                            list: ops
                                HdlValueId: DEVICE_FAMILY
                                str
                HdlOp: EQ
                    list: ops
                        HdlValueId: DEVICE_FAMILY
                        str
        MOV HdlOp@@EQ to ops
        HdlOp: EQ
            list: ops
                HdlValueId: DEVICE_FAMILY
                str
        UPD HdlOp@@OR_LOG to OR_LOG
            MOV HdlOp@@EQ to ops
            HdlOp: EQ
                list: ops
                    HdlValueId: DEVICE_FAMILY
                    str
        DEL list@@ops from OR_LOG
    MOV HdlOp@@OR_LOG to 
    HdlOp: OR_LOG
        list: ops
            HdlOp: OR_LOG
                list: ops
                    HdlOp: OR_LOG
                        list: ops
                            HdlOp: OR_LOG
                                list: ops
                                    HdlOp: EQ
                                        list: ops
                                            HdlValueId: DEVICE_FAMILY
                                            str
                                    HdlOp: EQ
                                        list: ops
                                            HdlValueId: DEVICE_FAMILY
                                            str
                            HdlOp: EQ
                                list: ops
                                    HdlValueId: DEVICE_FAMILY
                                    str
                    HdlOp: EQ
                        list: ops
                            HdlValueId: DEVICE_FAMILY
                            str
            HdlOp: EQ
                list: ops
                    HdlValueId: DEVICE_FAMILY
                    str
    DEL HdlOp@@OR_LOG from 

UPD HdlStmIf@@ to 
    UPD HdlOp@@OR_LOG to OR_LOG
        INS HdlOp@@AND_LOG to ops
        HdlOp: AND_LOG
            list: ops
                HdlOp: EQ
                    list: ops
                        HdlValueId: DEVICE_FAMILY
                        str
                HdlOp: EQ
                    list: ops
                        HdlValueId: ENABLE_DET_LATENCY
                        HdlValueInt: 1
    INS HdlOp@@OR_LOG to 
    UPD HdlOp@@OR_LOG to OR_LOG
        INS list@@ops to OR_LOG
        INS HdlOp@@OR_LOG to ops
        UPD HdlOp@@OR_LOG to OR_LOG
            INS list@@ops to OR_LOG
            INS HdlOp@@OR_LOG to ops
            UPD HdlOp@@OR_LOG to OR_LOG
                INS list@@ops to OR_LOG
                INS HdlOp@@EQ to ops
                HdlOp: EQ
                    list: ops
                        HdlValueId: DEVICE_FAMILY
                        str


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_gxb_aligned_rxsync.v
@@ -140,7 +141,7 @@ begin
 		end
 		assign altpcs_sync              = alt_sync_reg1;	      
 end
-else if ( DEVICE_FAMILY == "STRATIXIV" || DEVICE_FAMILY == "ARRIAIIGX" || DEVICE_FAMILY == "CYCLONEIVGX" || DEVICE_FAMILY == "HARDCOPYIV" || DEVICE_FAMILY == "ARRIAIIGZ")
+else if ( DEVICE_FAMILY == "STRATIXIV" || DEVICE_FAMILY == "ARRIAIIGX" || DEVICE_FAMILY == "CYCLONEIVGX" || DEVICE_FAMILY == "HARDCOPYIV" || DEVICE_FAMILY == "ARRIAIIGZ"   || DEVICE_FAMILY == "STRATIXV" || DEVICE_FAMILY == "ARRIAV" || DEVICE_FAMILY == "CYCLONEV")
 begin
 	always @ (posedge reset or posedge clk)
     begin

ParseResult:
UPD HdlStmIf@@ to 
    UPD HdlOp@@OR_LOG to OR_LOG
        MOV HdlOp@@OR_LOG to ops
        HdlOp: OR_LOG
            list: ops
                HdlOp: OR_LOG
                    list: ops
                        HdlOp: EQ
                            list: ops
                                HdlValueId: DEVICE_FAMILY
                                str
                        HdlOp: EQ
                            list: ops
                                HdlValueId: DEVICE_FAMILY
                                str
                HdlOp: EQ
                    list: ops
                        HdlValueId: DEVICE_FAMILY
                        str
        MOV HdlOp@@EQ to ops
        HdlOp: EQ
            list: ops
                HdlValueId: DEVICE_FAMILY
                str
        UPD HdlOp@@OR_LOG to OR_LOG
            MOV HdlOp@@EQ to ops
            HdlOp: EQ
                list: ops
                    HdlValueId: DEVICE_FAMILY
                    str
        DEL list@@ops from OR_LOG
    MOV HdlOp@@OR_LOG to 
    HdlOp: OR_LOG
        list: ops
            HdlOp: OR_LOG
                list: ops
                    HdlOp: OR_LOG
                        list: ops
                            HdlOp: OR_LOG
                                list: ops
                                    HdlOp: EQ
                                        list: ops
                                            HdlValueId: DEVICE_FAMILY
                                            str
                                    HdlOp: EQ
                                        list: ops
                                            HdlValueId: DEVICE_FAMILY
                                            str
                            HdlOp: EQ
                                list: ops
                                    HdlValueId: DEVICE_FAMILY
                                    str
                    HdlOp: EQ
                        list: ops
                            HdlValueId: DEVICE_FAMILY
                            str
            HdlOp: EQ
                list: ops
                    HdlValueId: DEVICE_FAMILY
                    str
    DEL HdlOp@@OR_LOG from 

UPD HdlStmIf@@ to 
    UPD HdlOp@@OR_LOG to OR_LOG
        INS HdlOp@@AND_LOG to ops
        HdlOp: AND_LOG
            list: ops
                HdlOp: EQ
                    list: ops
                        HdlValueId: DEVICE_FAMILY
                        str
                HdlOp: EQ
                    list: ops
                        HdlValueId: ENABLE_DET_LATENCY
                        HdlValueInt: 1
    INS HdlOp@@OR_LOG to 
    UPD HdlOp@@OR_LOG to OR_LOG
        INS list@@ops to OR_LOG
        INS HdlOp@@OR_LOG to ops
        UPD HdlOp@@OR_LOG to OR_LOG
            INS list@@ops to OR_LOG
            INS HdlOp@@OR_LOG to ops
            UPD HdlOp@@OR_LOG to OR_LOG
                INS list@@ops to OR_LOG
                INS HdlOp@@EQ to ops
                HdlOp: EQ
                    list: ops
                        HdlValueId: DEVICE_FAMILY
                        str


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv
@@ -87,7 +87,7 @@ module	altera_tse_reset_ctrl_lego
 	assign rinit_next = spulse | (rinit & (rhold | ~rdonei | rdpulse)) | timed_reset_in_progress;
 	always @(posedge clock or posedge aclr)
 		if (aclr == 1'b1)
-			rinit <= 0;
+            rinit <= 1;
 		else
 			rinit <= rinit_next;
 

ParseResult:
UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@0 to 1


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv
@@ -176,7 +176,7 @@ module	altera_tse_reset_ctrl_lego
 			// a single-cycle reset pulse needs 1 register
 			always @(posedge clock or posedge aclr)
 				if (aclr == 1'b1)
-					zspulse <= 0;
+                    zspulse <= 1;
 				else
 					zspulse <= spulse;
 		else begin

ParseResult:
UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@0 to 1


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_reset_ctrl_lego.sv
@@ -184,7 +184,7 @@ module	altera_tse_reset_ctrl_lego
 			always @(posedge clock or posedge aclr)
 			begin
 				if (aclr == 1'b1)
-					zspulse <= 0;
+                    zspulse <= {rhc_bits + 1 { 1'b1}};
 				else if (spulse == 1)
 					zspulse <= rhc_load_constant[rhc_bits:0];
 				else if (zspulse[rhc_bits] == 1)

ParseResult:
UPD HdlStmAssign@@if_true to if_true
    INS HdlOp@@REPL_CONCAT to if_true
    UPD HdlOp@@REPL_CONCAT to REPL_CONCAT
        INS list@@ops to REPL_CONCAT
        INS HdlOp@@ADD to ops
        INS HdlValueInt@@1 to ops
        UPD HdlOp@@ADD to ADD
            INS list@@ops to ADD
            INS HdlValueId@@rhc_bits to ops

UPD HdlStmAssign@@if_true to if_true
    UPD HdlValueInt@@0 to 1
    MOV HdlValueInt@@0 to if_true
    HdlValueInt: 0


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige_wo_rmfifo.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige_wo_rmfifo.v
@@ -44,7 +44,7 @@
 `timescale 1 ps / 1 ps
 //synopsys translate_on
 (* ALTERA_ATTRIBUTE = {"suppress_da_rule_internal=c104"} *)
-module  altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318
+module  altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08
 	( 
 	cal_blk_clk,
 	fixedclk,

ParseResult:
UPD HdlModuleDef@@altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318 to altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08

UPD HdlModuleDec@@altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318 to altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige_wo_rmfifo.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige_wo_rmfifo.v
@@ -572,8 +572,8 @@ module  altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318
 	`endif
 	);
 	defparam
-		receive_pcs0.align_pattern = "0101111100",
-		receive_pcs0.align_pattern_length = 10,
+		receive_pcs0.align_pattern = "1111100",
+		receive_pcs0.align_pattern_length = 7,
 		receive_pcs0.allow_align_polarity_inversion = "false",
 		receive_pcs0.allow_pipe_polarity_inversion = "false",
 		receive_pcs0.auto_spd_deassert_ph_fifo_rst_count = 8,

ParseResult:
UPD HdlModuleDef@@altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318 to altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08

UPD HdlModuleDec@@altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318 to altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08


CommitId: 7eafd21781ce5a1b7f757ea829053f210d03ccf1
Fix simulation script
--- a/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige_wo_rmfifo.v
+++ b/sim/BFMs/SGMII_altera/triple_speed_ethernet-library/altera_tse_altgx_civgx_gige_wo_rmfifo.v
@@ -955,7 +955,7 @@ module  altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318
 		txdataout = {wire_transmit_pma0_dataout},
 		txdetectrxout = {wire_transmit_pcs0_txdetectrx},
 		w_cent_unit_dpriodisableout1w = {wire_cent_unit0_dpriodisableout};
-endmodule //altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318
+endmodule //altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08
 //VALID FILE
 
 

ParseResult:
UPD HdlModuleDef@@altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318 to altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08

UPD HdlModuleDec@@altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_p318 to altera_tse_altgx_civgx_gige_wo_rmfifo_alt_c3gxb_ut08


