{"vcs1":{"timestamp_begin":1679795088.603481368, "rt":0.49, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1679795089.154476877, "rt":0.46, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1679795089.673121530, "rt":0.20, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679795088.252080392}
{"VCS_COMP_START_TIME": 1679795088.252080392}
{"VCS_COMP_END_TIME": 1679795089.940547392}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 230988}}
