library ieee;
use ieee.std_logic_1164.all;

entity mux4x1_REG_IN_10 is
generic(N : natural:= 32);
port( MAP1_10,MAP2_10,MAP3_10,MAP4_10: in std_logic_vector((N-1) downto 0);
		SW: in std_logic_vector(8 downto 7);
		REG_IN_10: out std_logic_vector((N-1) downto 0)
		);
end mux4x1_REG_IN_10;

architecture mux of mux4x1_REG_IN_10 is
begin
REG_IN_10 <= MAP1_10 when SW = "00" else
	MAP2_10 when SW = "01" else
	MAP3_10 when SW = "10" else
	MAP4_10;
end mux;