Loaded all available family support information.
INFO:sim:172 - Generating IP...
Resolving generics for 'memory256x16'...
Applying external generics to 'memory256x16'...
Delivering associated files for 'memory256x16'...
Delivering EJava files for 'memory256x16'...
Generating implementation netlist for 'memory256x16'...
INFO:sim - Pre-processing HDL files for 'memory256x16'...
Running synthesis for 'memory256x16'
Running ngcbuild...
Writing VHO instantiation template for 'memory256x16'...
Writing VHDL behavioral simulation model for 'memory256x16'...
WARNING:sim - Overwriting existing file
   C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16/
   doc/dist_mem_gen_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'memory256x16'...
Generating metadata file...
Generating ISE project file for 'memory256x16'...
Generating ISE project...
XCO file found: memory256x16.xco
XMDF file found: memory256x16_xmdf.tcl
Adding
C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.asy
-view all -origin_type imported
Adding
C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.ngc
-view all -origin_type created
Checking file
"C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.ng
c" for project device match ...
File
"C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.ng
c" device information matches project device.
Adding
C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.sym
-view all -origin_type imported
Adding
C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16
   .vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jamil/Documents/GitHub/Mosfets/fpga/ipcore_dir/tmp/_cg/memory256x16.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/memory256x16"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'memory256x16'.
