{
  "domain": "constrained_device_pqc",
  "concepts": [
    {
      "text": "hardware",
      "total_frequency": 1074,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...",
        "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...",
        "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems",
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...",
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "8kx64",
      "total_frequency": 1056,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "memory",
      "total_frequency": 1033,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization",
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
        "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators",
        "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data",
        "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "8kx64 8kx64",
      "total_frequency": 924,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8kx64 8kx64 8kx64",
      "total_frequency": 792,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "fpga",
      "total_frequency": 627,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications",
        "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning",
        "local/FPGA-Placement_via_Quantum_Annealing",
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs",
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "enclave",
      "total_frequency": 403,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS"
      ],
      "evidence_sentences": []
    },
    {
      "text": "design",
      "total_frequency": 384,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics",
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "neural",
      "total_frequency": 353,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "system",
      "total_frequency": 321,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications",
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "network",
      "total_frequency": 307,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "ntt",
      "total_frequency": 305,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption",
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data"
      ],
      "evidence_sentences": []
    },
    {
      "text": "implementation",
      "total_frequency": 271,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "aes",
      "total_frequency": 270,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security"
      ],
      "evidence_sentences": []
    },
    {
      "text": "power",
      "total_frequency": 264,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8macs",
      "total_frequency": 264,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "models",
      "total_frequency": 256,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning",
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
        "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "accelerator",
      "total_frequency": 231,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data"
      ],
      "evidence_sentences": []
    },
    {
      "text": "kyber",
      "total_frequency": 229,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Energy-Efficient_NTT_Sampler_for_Kyber_Benchmarked_on_FPGA",
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "firefly",
      "total_frequency": 225,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "security",
      "total_frequency": 221,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...",
        "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "optimization",
      "total_frequency": 219,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems",
        "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "layer",
      "total_frequency": 218,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators",
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "processing",
      "total_frequency": 204,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs",
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "clp",
      "total_frequency": 204,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics"
      ],
      "evidence_sentences": []
    },
    {
      "text": "polynomial",
      "total_frequency": 201,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data",
        "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "000",
      "total_frequency": 201,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "homomorphic",
      "total_frequency": 194,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data"
      ],
      "evidence_sentences": []
    },
    {
      "text": "ioctl",
      "total_frequency": 193,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS"
      ],
      "evidence_sentences": []
    },
    {
      "text": "encryption",
      "total_frequency": 186,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data"
      ],
      "evidence_sentences": []
    },
    {
      "text": "prime",
      "total_frequency": 170,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data"
      ],
      "evidence_sentences": []
    },
    {
      "text": "key",
      "total_frequency": 161,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption",
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine"
      ],
      "evidence_sentences": []
    },
    {
      "text": "operations",
      "total_frequency": 160,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data",
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework"
      ],
      "evidence_sentences": []
    },
    {
      "text": "accuracy",
      "total_frequency": 159,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "cnn",
      "total_frequency": 156,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "matrix",
      "total_frequency": 155,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications",
        "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator",
        "local/FPGA-Placement_via_Quantum_Annealing",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization"
      ],
      "evidence_sentences": []
    },
    {
      "text": "input",
      "total_frequency": 154,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "blockchain",
      "total_frequency": 154,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "neural networks",
      "total_frequency": 150,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on...",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "state",
      "total_frequency": 148,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification"
      ],
      "evidence_sentences": []
    },
    {
      "text": "software",
      "total_frequency": 148,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators"
      ],
      "evidence_sentences": []
    },
    {
      "text": "snn",
      "total_frequency": 147,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "enclaves",
      "total_frequency": 147,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves"
      ],
      "evidence_sentences": []
    },
    {
      "text": "sparse",
      "total_frequency": 146,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator",
        "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "iot",
      "total_frequency": 144,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "sparsity",
      "total_frequency": 142,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "layers",
      "total_frequency": 139,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators",
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics",
        "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "training",
      "total_frequency": 137,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "spike",
      "total_frequency": 136,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "computing",
      "total_frequency": 132,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8macs 8kx64",
      "total_frequency": 132,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8kx64 8macs",
      "total_frequency": 132,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8macs 8kx64 8kx64",
      "total_frequency": 132,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8kx64 8kx64 8macs",
      "total_frequency": 132,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "cache",
      "total_frequency": 132,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves"
      ],
      "evidence_sentences": []
    },
    {
      "text": "architecture",
      "total_frequency": 131,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8macs 8macs",
      "total_frequency": 130,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8kx64 8macs 8macs",
      "total_frequency": 130,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "8macs 8macs 8kx64",
      "total_frequency": 130,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "conv",
      "total_frequency": 120,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics"
      ],
      "evidence_sentences": []
    },
    {
      "text": "neuron",
      "total_frequency": 119,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "samplentt",
      "total_frequency": 119,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Energy-Efficient_NTT_Sampler_for_Kyber_Benchmarked_on_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "medha",
      "total_frequency": 118,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data"
      ],
      "evidence_sentences": []
    },
    {
      "text": "search",
      "total_frequency": 116,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification"
      ],
      "evidence_sentences": []
    },
    {
      "text": "size",
      "total_frequency": 115,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "systems",
      "total_frequency": 114,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...",
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "basalisc",
      "total_frequency": 113,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption"
      ],
      "evidence_sentences": []
    },
    {
      "text": "uni00000013",
      "total_frequency": 113,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization"
      ],
      "evidence_sentences": []
    },
    {
      "text": "devices",
      "total_frequency": 112,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "latency",
      "total_frequency": 110,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "energy",
      "total_frequency": 107,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "device",
      "total_frequency": 107,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "multi-clp",
      "total_frequency": 104,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics"
      ],
      "evidence_sentences": []
    },
    {
      "text": "comefa",
      "total_frequency": 104,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs"
      ],
      "evidence_sentences": []
    },
    {
      "text": "framework",
      "total_frequency": 103,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework"
      ],
      "evidence_sentences": []
    },
    {
      "text": "secure",
      "total_frequency": 102,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
        "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning",
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
        "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework"
      ],
      "evidence_sentences": []
    },
    {
      "text": "fault",
      "total_frequency": 101,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "attacks",
      "total_frequency": 101,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning"
      ],
      "evidence_sentences": []
    },
    {
      "text": "firefly v2",
      "total_frequency": 101,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "networks",
      "total_frequency": 100,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "evidence_sentences": []
    },
    {
      "text": "application",
      "total_frequency": 99,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS"
      ],
      "evidence_sentences": []
    },
    {
      "text": "fpga-based",
      "total_frequency": 98,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
        "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning",
        "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "algorithms",
      "total_frequency": 97,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...",
        "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
        "local/HW_SW_Implementation_of_MiRitH_on_Embedded_Platforms",
        "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
        "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "deep",
      "total_frequency": 97,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
        "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "access",
      "total_frequency": 97,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
        "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
        "local/Algorithm-hardware_Co-design_for_Deformable_Convolution"
      ],
      "evidence_sentences": []
    },
    {
      "text": "cure",
      "total_frequency": 97,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves"
      ],
      "evidence_sentences": []
    },
    {
      "text": "transformer",
      "total_frequency": 96,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization"
      ],
      "evidence_sentences": []
    },
    {
      "text": "tensor",
      "total_frequency": 96,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization"
      ],
      "evidence_sentences": []
    },
    {
      "text": "graph",
      "total_frequency": 92,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator",
        "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "neural network",
      "total_frequency": 91,
      "avg_relevance": 0.9,
      "source_papers": [
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
        "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
        "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems"
      ],
      "evidence_sentences": []
    },
    {
      "text": "error",
      "total_frequency": 87,
      "avg_relevance": 0.87,
      "source_papers": [
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA",
        "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...",
        "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast..."
      ],
      "evidence_sentences": []
    },
    {
      "text": "detection",
      "total_frequency": 87,
      "avg_relevance": 0.87,
      "source_papers": [
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "array",
      "total_frequency": 86,
      "avg_relevance": 0.86,
      "source_papers": [
        "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
        "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices"
      ],
      "evidence_sentences": []
    },
    {
      "text": "100",
      "total_frequency": 86,
      "avg_relevance": 0.86,
      "source_papers": [
        "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators",
        "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA"
      ],
      "evidence_sentences": []
    },
    {
      "text": "iiot",
      "total_frequency": 86,
      "avg_relevance": 0.86,
      "source_papers": [
        "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware"
      ],
      "evidence_sentences": []
    },
    {
      "text": "multiplication",
      "total_frequency": 85,
      "avg_relevance": 0.85,
      "source_papers": [
        "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism"
      ],
      "evidence_sentences": []
    },
    {
      "text": "128",
      "total_frequency": 85,
      "avg_relevance": 0.85,
      "source_papers": [
        "local/Energy-Efficient_NTT_Sampler_for_Kyber_Benchmarked_on_FPGA",
        "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security"
      ],
      "evidence_sentences": []
    },
    {
      "text": "103",
      "total_frequency": 85,
      "avg_relevance": 0.85,
      "source_papers": [
        "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics"
      ],
      "evidence_sentences": []
    },
    {
      "text": "0 1",
      "total_frequency": 84,
      "avg_relevance": 0.84,
      "source_papers": [
        "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
        "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...",
        "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
        "local/FPGA-Placement_via_Quantum_Annealing"
      ],
      "evidence_sentences": []
    },
    {
      "text": "instruction",
      "total_frequency": 84,
      "avg_relevance": 0.84,
      "source_papers": [
        "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
        "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators"
      ],
      "evidence_sentences": []
    }
  ],
  "papers": {
    "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...": {
      "id": "local/Near_Threshold_Computation_of_Partitioned_Ring_Learning_With_Error__RLWE__Post_Quantum_Cryptograp...",
      "title": "Near Threshold Computation of Partitioned Ring Learning With Error  RLWE  Post Quantum Cryptograp...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications": {
      "id": "local/FPGA_Hardware_Acceleration_for_Feature-Based_Relative_Navigation_Applications",
      "title": "FPGA Hardware Acceleration for Feature-Based Relative Navigation Applications",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework": {
      "id": "local/Distributed_Hardware_Accelerated_Secure_Joint_Computation_on_the_COPA_Framework",
      "title": "Distributed Hardware Accelerated Secure Joint Computation on the COPA Framework",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...": {
      "id": "local/Multi-Component_Optimization_and_Efficient_Deployment_of_Neural-Networks_on_Resource-Constrained_...",
      "title": "Multi-Component Optimization and Efficient Deployment of Neural-Networks on Resource-Constrained ...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism": {
      "id": "local/Rudraksh__A_compact_and_lightweight_post-quantum_key-encapsulation_mechanism",
      "title": "Rudraksh  A compact and lightweight post-quantum key-encapsulation mechanism",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security": {
      "id": "local/Efficient_and_Lightweight_In-memory_Computing_Architecture_for_Hardware_Security",
      "title": "Efficient and Lightweight In-memory Computing Architecture for Hardware Security",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA": {
      "id": "local/SpikeExplorer__hardware-oriented_Design_Space_Exploration_for_Spiking_Neural_Networks_on_FPGA",
      "title": "SpikeExplorer  hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems": {
      "id": "local/FPGA-based_Neural_Network_Accelerator_for_Millimeter-Wave_Radio-over-Fiber_Systems",
      "title": "FPGA-based Neural Network Accelerator for Millimeter-Wave Radio-over-Fiber Systems",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption": {
      "id": "local/BASALISC__Programmable_Hardware_Accelerator_for_BGV_Fully_Homomorphic_Encryption",
      "title": "BASALISC  Programmable Hardware Accelerator for BGV Fully Homomorphic Encryption",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Energy-Efficient_NTT_Sampler_for_Kyber_Benchmarked_on_FPGA": {
      "id": "local/Energy-Efficient_NTT_Sampler_for_Kyber_Benchmarked_on_FPGA",
      "title": "Energy-Efficient NTT Sampler for Kyber Benchmarked on FPGA",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...": {
      "id": "local/FPGA-Optimized_Hardware_Accelerator_for_Fast_Fourier_Transform_and_Singular_Value_Decomposition_i...",
      "title": "FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition i...",
      "pdf_url": "",
      "concept_count": 49
    },
    "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics": {
      "id": "local/Optimization_of_FPGA-based_CNN_Accelerators_Using_Metaheuristics",
      "title": "Optimization of FPGA-based CNN Accelerators Using Metaheuristics",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization": {
      "id": "local/Accelerating_Framework_of_Transformer_by_Hardware_Design_and_Model_Compression_Co-Optimization",
      "title": "Accelerating Framework of Transformer by Hardware Design and Model Compression Co-Optimization",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS": {
      "id": "local/Computation_offloading_to_hardware_accelerators_in_Intel_SGX_and_Gramine_Library_OS",
      "title": "Computation offloading to hardware accelerators in Intel SGX and Gramine Library OS",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator": {
      "id": "local/LW-GCN__A_Lightweight_FPGA-based_Graph_Convolutional_Network_Accelerator",
      "title": "LW-GCN  A Lightweight FPGA-based Graph Convolutional Network Accelerator",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FPGA-Placement_via_Quantum_Annealing": {
      "id": "local/FPGA-Placement_via_Quantum_Annealing",
      "title": "FPGA-Placement via Quantum Annealing",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs": {
      "id": "local/Optimizing_CNN-based_Hyperspectral_Image_Classification_on_FPGAs",
      "title": "Optimizing CNN-based Hyperspectral Image Classification on FPGAs",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/HW_SW_Implementation_of_MiRitH_on_Embedded_Platforms": {
      "id": "local/HW_SW_Implementation_of_MiRitH_on_Embedded_Platforms",
      "title": "HW SW Implementation of MiRitH on Embedded Platforms",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...": {
      "id": "local/PQC-HA__A_Framework_for_Prototyping_and_In-Hardware_Evaluation_of_Post-Quantum_Cryptography_Hardw...",
      "title": "PQC-HA  A Framework for Prototyping and In-Hardware Evaluation of Post-Quantum Cryptography Hardw...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...": {
      "id": "local/Accelerating_Implicit_Finite_Difference_Schemes_Using_a_Hardware_Optimized_Tridiagonal_Solver_for...",
      "title": "Accelerating Implicit Finite Difference Schemes Using a Hardware Optimized Tridiagonal Solver for...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...": {
      "id": "local/AES-RV__Hardware-Efficient_RISC-V_Accelerator_with_Low-Latency_AES_Instruction_Extension_for_IoT_...",
      "title": "AES-RV  Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT ...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA": {
      "id": "local/An_Efficient_SDN_Architecture_for_Smart_Home_Security_Accelerated_by_FPGA",
      "title": "An Efficient SDN Architecture for Smart Home Security Accelerated by FPGA",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Algorithm-hardware_Co-design_for_Deformable_Convolution": {
      "id": "local/Algorithm-hardware_Co-design_for_Deformable_Convolution",
      "title": "Algorithm-hardware Co-design for Deformable Convolution",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification": {
      "id": "local/Tile_optimization_for_area_in_FPGA_based_hardware_acceleration_of_peptide_identification",
      "title": "Tile optimization for area in FPGA based hardware acceleration of peptide identification",
      "pdf_url": "",
      "concept_count": 49
    },
    "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...": {
      "id": "local/PLS-Assisted_Offloading_for_Edge_Computing-Enabled_Post-Quantum_Security_in_Resource-Constrained_...",
      "title": "PLS-Assisted Offloading for Edge Computing-Enabled Post-Quantum Security in Resource-Constrained ...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs": {
      "id": "local/CoMeFa__Compute-in-Memory_Blocks_for_FPGAs",
      "title": "CoMeFa  Compute-in-Memory Blocks for FPGAs",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices": {
      "id": "local/Hardware_Accelerator_and_Neural_Network_Co-Optimization_for_Ultra-Low-Power_Audio_Processing_Devices",
      "title": "Hardware Accelerator and Neural Network Co-Optimization for Ultra-Low-Power Audio Processing Devices",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA": {
      "id": "local/Lightweight_Fault_Detection_Architecture_for_NTT_on_FPGA",
      "title": "Lightweight Fault Detection Architecture for NTT on FPGA",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...": {
      "id": "local/Femto-Containers__Lightweight_Virtualization_and_Fault_Isolation_For_Small_Software_Functions_on_...",
      "title": "Femto-Containers  Lightweight Virtualization and Fault Isolation For Small Software Functions on ...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs": {
      "id": "local/ONNX-to-Hardware_Design_Flow_for_the_Generation_of_Adaptive_Neural-Network_Accelerators_on_FPGAs",
      "title": "ONNX-to-Hardware Design Flow for the Generation of Adaptive Neural-Network Accelerators on FPGAs",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...": {
      "id": "local/FireFly__A_High-Throughput_Hardware_Accelerator_for_Spiking_Neural_Networks_with_Efficient_DSP_an...",
      "title": "FireFly  A High-Throughput Hardware Accelerator for Spiking Neural Networks with Efficient DSP an...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine": {
      "id": "local/Toward_a_Lightweight__Scalable__and_Parallel_Secure_Encryption_Engine",
      "title": "Toward a Lightweight  Scalable  and Parallel Secure Encryption Engine",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning": {
      "id": "local/FPGA-Based_Hardware_Accelerator_of_Homomorphic_Encryption_for_Efficient_Federated_Learning",
      "title": "FPGA-Based Hardware Accelerator of Homomorphic Encryption for Efficient Federated Learning",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning": {
      "id": "local/FLAIRS__FPGA-Accelerated_Inference-Resistant___Secure_Federated_Learning",
      "title": "FLAIRS  FPGA-Accelerated Inference-Resistant   Secure Federated Learning",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC": {
      "id": "local/Code-based_Cryptography_in_IoT__A_HW_SW_Co-Design_of_HQC",
      "title": "Code-based Cryptography in IoT  A HW SW Co-Design of HQC",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs": {
      "id": "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
      "title": "Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks  FPGAs and ASICs",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators": {
      "id": "local/Compiling_Deep_Learning_Models_for_Custom_Hardware_Accelerators",
      "title": "Compiling Deep Learning Models for Custom Hardware Accelerators",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on...": {
      "id": "local/Lightweight_Software_Kernels_and_Hardware_Extensions_for_Efficient_Sparse_Deep_Neural_Networks_on...",
      "title": "Lightweight Software Kernels and Hardware Extensions for Efficient Sparse Deep Neural Networks on...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data": {
      "id": "local/Medha__Microcoded_Hardware_Accelerator_for_computing_on_Encrypted_Data",
      "title": "Medha  Microcoded Hardware Accelerator for computing on Encrypted Data",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...": {
      "id": "local/FireFly_v2__Advancing_Hardware_Support_for_High-Performance_Spiking_Neural_Network_with_a_Spatiot...",
      "title": "FireFly v2  Advancing Hardware Support for High-Performance Spiking Neural Network with a Spatiot...",
      "pdf_url": "",
      "concept_count": 49
    },
    "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators": {
      "id": "local/Hardware-Software_Co-Design_of_BIKE_with_HLS-Generated_Accelerators",
      "title": "Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware": {
      "id": "local/Secure_Blockchain_Platform_for_Industrial_IoT_with_Trusted_Computing_Hardware",
      "title": "Secure Blockchain Platform for Industrial IoT with Trusted Computing Hardware",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...": {
      "id": "local/Towards_Budget-Driven_Hardware_Optimization_for_Deep_Convolutional_Neural_Networks_using_Stochast...",
      "title": "Towards Budget-Driven Hardware Optimization for Deep Convolutional Neural Networks using Stochast...",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization": {
      "id": "local/Ultra_Memory-Efficient_On-FPGA_Training_of_Transformers_via_Tensor-Compressed_Optimization",
      "title": "Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization",
      "pdf_url": "",
      "concept_count": 50
    },
    "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves": {
      "id": "local/CURE__A_Security_Architecture_with_CUstomizable_and_Resilient_Enclaves",
      "title": "CURE  A Security Architecture with CUstomizable and Resilient Enclaves",
      "pdf_url": "",
      "concept_count": 50
    }
  },
  "statistics": {
    "total_concepts": 1877,
    "total_papers": 45,
    "avg_concepts_per_paper": 41.71111111111111
  }
}