#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12cf1d810 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -12;
v0x12cf2dfd0_0 .var "aresetn", 0 0;
v0x12cf2e080_0 .var "instr", 3 0;
v0x12cf2e110_0 .net "result", 31 0, v0x12cf2dcf0_0;  1 drivers
v0x12cf2e1e0_0 .var "src_a", 31 0;
v0x12cf2e290_0 .var "src_b", 31 0;
S_0x12cf0a420 .scope module, "dut" "alu" 2 15, 3 1 0, S_0x12cf1d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result";
    .port_info 1 /INPUT 32 "src_a";
    .port_info 2 /INPUT 32 "src_b";
    .port_info 3 /INPUT 1 "aresetn";
    .port_info 4 /INPUT 4 "instr";
v0x12cf0d700_0 .net "aresetn", 0 0, v0x12cf2dfd0_0;  1 drivers
v0x12cf2dc40_0 .net "instr", 3 0, v0x12cf2e080_0;  1 drivers
v0x12cf2dcf0_0 .var "result", 31 0;
v0x12cf2ddb0_0 .net/s "src_a", 31 0, v0x12cf2e1e0_0;  1 drivers
v0x12cf2de60_0 .net/s "src_b", 31 0, v0x12cf2e290_0;  1 drivers
E_0x12cf0c330 .event anyedge, v0x12cf2dc40_0, v0x12cf2ddb0_0, v0x12cf2de60_0;
S_0x12cf0bda0 .scope module, "pc" "pc" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc";
    .port_info 1 /INPUT 32 "next_pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
o0x1300401f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cf2e3a0_0 .net "clk", 0 0, o0x1300401f0;  0 drivers
o0x130040220 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12cf2e430_0 .net "next_pc", 31 0, o0x130040220;  0 drivers
v0x12cf2e4e0_0 .var "pc", 31 0;
o0x130040280 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cf2e5a0_0 .net "rst", 0 0, o0x130040280;  0 drivers
E_0x12cf2e360/0 .event negedge, v0x12cf2e5a0_0;
E_0x12cf2e360/1 .event posedge, v0x12cf2e3a0_0;
E_0x12cf2e360 .event/or E_0x12cf2e360/0, E_0x12cf2e360/1;
S_0x12cf0bf10 .scope module, "register_file" "register_file" 5 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata0";
    .port_info 1 /OUTPUT 32 "rdata1";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 5 "rd_addr0";
    .port_info 4 /INPUT 5 "rd_addr1";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "aresetn";
    .port_info 8 /INPUT 1 "wr_en";
L_0x12cf2f7b0 .functor BUFZ 32, L_0x12cf2f5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12cf2faa0 .functor BUFZ 32, L_0x12cf2f860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12cf2e990_0 .net *"_ivl_0", 31 0, L_0x12cf2f5d0;  1 drivers
v0x12cf2ea50_0 .net *"_ivl_10", 6 0, L_0x12cf2f940;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12cf2eaf0_0 .net *"_ivl_13", 1 0, L_0x130078058;  1 drivers
v0x12cf2eba0_0 .net *"_ivl_2", 6 0, L_0x12cf2f670;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12cf2ec50_0 .net *"_ivl_5", 1 0, L_0x130078010;  1 drivers
v0x12cf2ed40_0 .net *"_ivl_8", 31 0, L_0x12cf2f860;  1 drivers
o0x1300404c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cf2edf0_0 .net "aresetn", 0 0, o0x1300404c0;  0 drivers
o0x1300404f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cf2ee90_0 .net "clk", 0 0, o0x1300404f0;  0 drivers
v0x12cf2ef30 .array "gp_reg", 31 0, 31 0;
o0x130040520 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12cf2f040_0 .net "rd_addr0", 4 0, o0x130040520;  0 drivers
o0x130040550 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12cf2f0e0_0 .net "rd_addr1", 4 0, o0x130040550;  0 drivers
v0x12cf2f190_0 .net "rdata0", 31 0, L_0x12cf2f7b0;  1 drivers
v0x12cf2f240_0 .net "rdata1", 31 0, L_0x12cf2faa0;  1 drivers
o0x1300405e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12cf2f2f0_0 .net "wdata", 31 0, o0x1300405e0;  0 drivers
o0x130040610 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12cf2f3a0_0 .net "wr_addr", 4 0, o0x130040610;  0 drivers
o0x130040640 .functor BUFZ 1, C4<z>; HiZ drive
v0x12cf2f450_0 .net "wr_en", 0 0, o0x130040640;  0 drivers
E_0x12cf2e6a0/0 .event negedge, v0x12cf2edf0_0;
E_0x12cf2e6a0/1 .event posedge, v0x12cf2ee90_0;
E_0x12cf2e6a0 .event/or E_0x12cf2e6a0/0, E_0x12cf2e6a0/1;
L_0x12cf2f5d0 .array/port v0x12cf2ef30, L_0x12cf2f670;
L_0x12cf2f670 .concat [ 5 2 0 0], o0x130040520, L_0x130078010;
L_0x12cf2f860 .array/port v0x12cf2ef30, L_0x12cf2f940;
L_0x12cf2f940 .concat [ 5 2 0 0], o0x130040550, L_0x130078058;
S_0x12cf2e700 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 18, 5 18 0, S_0x12cf0bf10;
 .timescale 0 0;
v0x12cf2e8d0_0 .var/i "i", 31 0;
    .scope S_0x12cf0a420;
T_0 ;
    %wait E_0x12cf0c330;
    %load/vec4 v0x12cf2dc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %add;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %sub;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %and;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %or;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %xor;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v0x12cf2de60_0;
    %load/vec4 v0x12cf2ddb0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.26, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v0x12cf2de60_0;
    %load/vec4 v0x12cf2ddb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %mul;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %div/s;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v0x12cf2ddb0_0;
    %load/vec4 v0x12cf2de60_0;
    %mod/s;
    %store/vec4 v0x12cf2dcf0_0, 0, 32;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12cf1d810;
T_1 ;
    %vpi_call 2 24 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12cf1d810 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12cf2dfd0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x12cf2e1e0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x12cf2e290_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12cf2e080_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12cf0bda0;
T_2 ;
    %wait E_0x12cf2e360;
    %load/vec4 v0x12cf2e5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12cf2e4e0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12cf2e430_0;
    %assign/vec4 v0x12cf2e4e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12cf0bf10;
T_3 ;
    %wait E_0x12cf2e6a0;
    %load/vec4 v0x12cf2edf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_0x12cf2e700;
    %jmp t_0;
    .scope S_0x12cf2e700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12cf2e8d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x12cf2e8d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12cf2e8d0_0;
    %store/vec4a v0x12cf2ef30, 4, 0;
    %load/vec4 v0x12cf2e8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12cf2e8d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12cf0bf10;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12cf2f450_0;
    %load/vec4 v0x12cf2f3a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x12cf2f2f0_0;
    %load/vec4 v0x12cf2f3a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12cf2ef30, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/Users/jacob/Documents/VSCode/RV32I/tb/unit/alu_tb.v";
    "/Users/jacob/Documents/VSCode/RV32I/src/alu.v";
    "/Users/jacob/Documents/VSCode/RV32I/src/pc.v";
    "/Users/jacob/Documents/VSCode/RV32I/src/register_file.v";
