{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 16:53:02 2014 " "Info: Processing started: Mon Dec 01 16:53:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chipDispenser -c controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chipDispenser -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sort.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sort.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort " "Info: Found entity 1: sort" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispense.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dispense.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispense " "Info: Found entity 1: dispense" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "System.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file System.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Info: Found entity 1: System" {  } { { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maintenance.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file maintenance.v" { { "Info" "ISGN_ENTITY_NAME" "1 maintenance " "Info: Found entity 1: maintenance" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexerSeven.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexerSeven.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexerSeven " "Info: Found entity 1: multiplexerSeven" {  } { { "multiplexerSeven.v" "" { Text "H:/Logic/chipDispenser/multiplexerSeven.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexerFour.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexerFour.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexerFour " "Info: Found entity 1: multiplexerFour" {  } { { "multiplexerFour.v" "" { Text "H:/Logic/chipDispenser/multiplexerFour.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexerThree.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexerThree.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexerThree " "Info: Found entity 1: multiplexerThree" {  } { { "multiplexerThree.v" "" { Text "H:/Logic/chipDispenser/multiplexerThree.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexerServo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexerServo.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexerServo " "Info: Found entity 1: multiplexerServo" {  } { { "multiplexerServo.v" "" { Text "H:/Logic/chipDispenser/multiplexerServo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexerOutput.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexerOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexerOutput " "Info: Found entity 1: multiplexerOutput" {  } { { "multiplexerOutput.v" "" { Text "H:/Logic/chipDispenser/multiplexerOutput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RCServo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RCServo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCServo " "Info: Found entity 1: RCServo" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RCServoFull.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RCServoFull.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCServoFull " "Info: Found entity 1: RCServoFull" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashLED.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flashLED.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashLED " "Info: Found entity 1: flashLED" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eyeLED.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file eyeLED.v" { { "Info" "ISGN_ENTITY_NAME" "1 eyeLED " "Info: Found entity 1: eyeLED" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file head.v" { { "Info" "ISGN_ENTITY_NAME" "1 head " "Info: Found entity 1: head" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Info: Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCServo RCServo:GreenBlueServo " "Info: Elaborating entity \"RCServo\" for hierarchy \"RCServo:GreenBlueServo\"" {  } { { "System.bdf" "GreenBlueServo" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 848 1608 1816 944 "GreenBlueServo" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerServo multiplexerServo:GreenBlueServoMux " "Info: Elaborating entity \"multiplexerServo\" for hierarchy \"multiplexerServo:GreenBlueServoMux\"" {  } { { "System.bdf" "GreenBlueServoMux" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 848 1304 1504 944 "GreenBlueServoMux" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispense dispense:dispense " "Info: Elaborating entity \"dispense\" for hierarchy \"dispense:dispense\"" {  } { { "System.bdf" "dispense" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 568 696 968 728 "dispense" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerThree multiplexerThree:mux3 " "Info: Elaborating entity \"multiplexerThree\" for hierarchy \"multiplexerThree:mux3\"" {  } { { "System.bdf" "mux3" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 584 424 656 712 "mux3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Info: Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "System.bdf" "controller" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 344 608 856 472 "controller" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sort sort:inst6 " "Info: Elaborating entity \"sort\" for hierarchy \"sort:inst6\"" {  } { { "System.bdf" "inst6" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 32 936 1176 224 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerFour multiplexerFour:mux4 " "Info: Elaborating entity \"multiplexerFour\" for hierarchy \"multiplexerFour:mux4\"" {  } { { "System.bdf" "mux4" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 104 592 824 232 "mux4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maintenance maintenance:maintenance " "Info: Elaborating entity \"maintenance\" for hierarchy \"maintenance:maintenance\"" {  } { { "System.bdf" "maintenance" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 816 464 728 1136 "maintenance" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerSeven multiplexerSeven:mux7 " "Info: Elaborating entity \"multiplexerSeven\" for hierarchy \"multiplexerSeven:mux7\"" {  } { { "System.bdf" "mux7" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 568 40 296 664 "mux7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCServoFull RCServoFull:inst " "Info: Elaborating entity \"RCServoFull\" for hierarchy \"RCServoFull:inst\"" {  } { { "System.bdf" "inst" { Schematic "H:/Logic/chipDispenser/System.bdf" { { -8 1472 1696 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flashLED flashLED:flashLED1 " "Info: Elaborating entity \"flashLED\" for hierarchy \"flashLED:flashLED1\"" {  } { { "System.bdf" "flashLED1" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 704 -152 -32 864 "flashLED1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eyeLED eyeLED:eyeLED " "Info: Elaborating entity \"eyeLED\" for hierarchy \"eyeLED:eyeLED\"" {  } { { "System.bdf" "eyeLED" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 1208 -152 -56 1304 "eyeLED" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "head head:head " "Info: Elaborating entity \"head\" for hierarchy \"head:head\"" {  } { { "System.bdf" "head" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 224 -160 -8 320 "head" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexerOutput multiplexerOutput:muxOut " "Info: Elaborating entity \"multiplexerOutput\" for hierarchy \"multiplexerOutput:muxOut\"" {  } { { "System.bdf" "muxOut" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 1000 1456 1696 1096 "muxOut" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head:head\|rotateServo\[0\] data_in GND " "Warning: Reduced register \"head:head\|rotateServo\[0\]\" with stuck data_in port to stuck value GND" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head:head\|mouthServo\[0\] data_in GND " "Warning: Reduced register \"head:head\|mouthServo\[0\]\" with stuck data_in port to stuck value GND" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head:head\|mouthServo\[1\] data_in GND " "Warning: Reduced register \"head:head\|mouthServo\[1\]\" with stuck data_in port to stuck value GND" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head:head\|mouthServo\[3\] data_in VCC " "Warning: Reduced register \"head:head\|mouthServo\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head:head\|mouthServo\[7\] data_in VCC " "Warning: Reduced register \"head:head\|mouthServo\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "head:head\|mouthServo\[8\] data_in GND " "Warning: Reduced register \"head:head\|mouthServo\[8\]\" with stuck data_in port to stuck value GND" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst3\|RxD_data_reg\[0\] data_in GND " "Warning: Reduced register \"RCServo:inst3\|RxD_data_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst3\|RCServo_position\[0\] data_in GND " "Warning: Reduced register \"RCServo:inst3\|RCServo_position\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServoFull:inst\|RCServo_position\[0\] High " "Info: Power-up level of register \"RCServoFull:inst\|RCServo_position\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[0\] data_in VCC " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServoFull:inst\|RCServo_position\[1\] High " "Info: Power-up level of register \"RCServoFull:inst\|RCServo_position\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[1\] data_in VCC " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServoFull:inst\|RCServo_position\[2\] High " "Info: Power-up level of register \"RCServoFull:inst\|RCServo_position\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[2\] data_in VCC " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServoFull:inst\|RCServo_position\[3\] High " "Info: Power-up level of register \"RCServoFull:inst\|RCServo_position\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[3\] data_in VCC " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[4\] data_in GND " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[4\]\" with stuck data_in port to stuck value GND" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServoFull:inst\|RCServo_position\[5\] High " "Info: Power-up level of register \"RCServoFull:inst\|RCServo_position\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[5\] data_in VCC " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServoFull:inst\|RCServo_position\[6\] High " "Info: Power-up level of register \"RCServoFull:inst\|RCServo_position\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[6\] data_in VCC " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[6\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServoFull:inst\|RCServo_position\[7\] data_in GND " "Warning: Reduced register \"RCServoFull:inst\|RCServo_position\[7\]\" with stuck data_in port to stuck value GND" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 22 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|results\[2\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|results\[2\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 51 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RxD_data_reg\[0\] data_in GND " "Warning: Reduced register \"RCServo:inst2\|RxD_data_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RCServo_position\[0\] data_in GND " "Warning: Reduced register \"RCServo:inst2\|RCServo_position\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RxD_data_reg\[1\] data_in GND " "Warning: Reduced register \"RCServo:inst2\|RxD_data_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:inst2\|RxD_data_reg\[3\] High " "Info: Power-up level of register \"RCServo:inst2\|RxD_data_reg\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RxD_data_reg\[3\] data_in VCC " "Warning: Reduced register \"RCServo:inst2\|RxD_data_reg\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:inst2\|RxD_data_reg\[7\] High " "Info: Power-up level of register \"RCServo:inst2\|RxD_data_reg\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RxD_data_reg\[7\] data_in VCC " "Warning: Reduced register \"RCServo:inst2\|RxD_data_reg\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RxD_data_reg\[8\] data_in GND " "Warning: Reduced register \"RCServo:inst2\|RxD_data_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RCServo_position\[1\] data_in GND " "Warning: Reduced register \"RCServo:inst2\|RCServo_position\[1\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:inst2\|RCServo_position\[3\] High " "Info: Power-up level of register \"RCServo:inst2\|RCServo_position\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RCServo_position\[3\] data_in VCC " "Warning: Reduced register \"RCServo:inst2\|RCServo_position\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:inst2\|RCServo_position\[7\] High " "Info: Power-up level of register \"RCServo:inst2\|RCServo_position\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RCServo_position\[7\] data_in VCC " "Warning: Reduced register \"RCServo:inst2\|RCServo_position\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:inst2\|RCServo_position\[8\] data_in GND " "Warning: Reduced register \"RCServo:inst2\|RCServo_position\[8\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|sortColour\[1\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|sortColour\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|sortColour\[0\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|sortColour\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "maintenance:maintenance\|positionGreenBlue\[1\] High " "Info: Power-up level of register \"maintenance:maintenance\|positionGreenBlue\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionGreenBlue\[1\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|positionGreenBlue\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionGreenBlue\[4\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionGreenBlue\[4\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionGreenBlue\[7\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionGreenBlue\[7\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRed\[0\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionRed\[0\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRed\[1\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionRed\[1\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRed\[2\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionRed\[2\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "maintenance:maintenance\|positionRed\[3\] High " "Info: Power-up level of register \"maintenance:maintenance\|positionRed\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRed\[3\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|positionRed\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "maintenance:maintenance\|positionRed\[7\] High " "Info: Power-up level of register \"maintenance:maintenance\|positionRed\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRed\[7\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|positionRed\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRed\[9\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionRed\[9\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionBinRecycle\[0\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionBinRecycle\[0\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "maintenance:maintenance\|positionBinRecycle\[2\] High " "Info: Power-up level of register \"maintenance:maintenance\|positionBinRecycle\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionBinRecycle\[2\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|positionBinRecycle\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionBinRecycle\[5\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionBinRecycle\[5\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "maintenance:maintenance\|positionBinRecycle\[6\] High " "Info: Power-up level of register \"maintenance:maintenance\|positionBinRecycle\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionBinRecycle\[6\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|positionBinRecycle\[6\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionBinRecycle\[7\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionBinRecycle\[7\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionGreenOther\[3\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionGreenOther\[3\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionGreenOther\[7\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionGreenOther\[7\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRedBlue\[2\] data_in GND " "Warning: Reduced register \"maintenance:maintenance\|positionRedBlue\[2\]\" with stuck data_in port to stuck value GND" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "maintenance:maintenance\|positionRedBlue\[5\] High " "Info: Power-up level of register \"maintenance:maintenance\|positionRedBlue\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "maintenance:maintenance\|positionRedBlue\[5\] data_in VCC " "Warning: Reduced register \"maintenance:maintenance\|positionRedBlue\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoGreenOther\[0\] data_in GND " "Warning: Reduced register \"sort:inst6\|sortServoGreenOther\[0\]\" with stuck data_in port to stuck value GND" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoGreenOther\[3\] data_in GND " "Warning: Reduced register \"sort:inst6\|sortServoGreenOther\[3\]\" with stuck data_in port to stuck value GND" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoGreenOther\[7\] data_in GND " "Warning: Reduced register \"sort:inst6\|sortServoGreenOther\[7\]\" with stuck data_in port to stuck value GND" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoRedBlue\[2\] data_in GND " "Warning: Reduced register \"sort:inst6\|sortServoRedBlue\[2\]\" with stuck data_in port to stuck value GND" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoRedBlue\[5\] data_in VCC " "Warning: Reduced register \"sort:inst6\|sortServoRedBlue\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "dispense:dispense\|dispenseServoGreenBlue\[1\] data_in VCC " "Warning: Reduced register \"dispense:dispense\|dispenseServoGreenBlue\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:GreenBlueServo\|RxD_data_reg\[1\] High " "Info: Power-up level of register \"RCServo:GreenBlueServo\|RxD_data_reg\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:GreenBlueServo\|RxD_data_reg\[1\] data_in VCC " "Warning: Reduced register \"RCServo:GreenBlueServo\|RxD_data_reg\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:GreenOtherServo\|RxD_data_reg\[3\] data_in GND " "Warning: Reduced register \"RCServo:GreenOtherServo\|RxD_data_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:GreenOtherServo\|RxD_data_reg\[7\] data_in GND " "Warning: Reduced register \"RCServo:GreenOtherServo\|RxD_data_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedBlueServo\|RxD_data_reg\[2\] data_in GND " "Warning: Reduced register \"RCServo:RedBlueServo\|RxD_data_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:RedBlueServo\|RxD_data_reg\[5\] High " "Info: Power-up level of register \"RCServo:RedBlueServo\|RxD_data_reg\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedBlueServo\|RxD_data_reg\[5\] data_in VCC " "Warning: Reduced register \"RCServo:RedBlueServo\|RxD_data_reg\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:GreenBlueServo\|RCServo_position\[1\] High " "Info: Power-up level of register \"RCServo:GreenBlueServo\|RCServo_position\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:GreenBlueServo\|RCServo_position\[1\] data_in VCC " "Warning: Reduced register \"RCServo:GreenBlueServo\|RCServo_position\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:GreenOtherServo\|RCServo_position\[3\] data_in GND " "Warning: Reduced register \"RCServo:GreenOtherServo\|RCServo_position\[3\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:GreenOtherServo\|RCServo_position\[7\] data_in GND " "Warning: Reduced register \"RCServo:GreenOtherServo\|RCServo_position\[7\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedBlueServo\|RCServo_position\[2\] data_in GND " "Warning: Reduced register \"RCServo:RedBlueServo\|RCServo_position\[2\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:RedBlueServo\|RCServo_position\[5\] High " "Info: Power-up level of register \"RCServo:RedBlueServo\|RCServo_position\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedBlueServo\|RCServo_position\[5\] data_in VCC " "Warning: Reduced register \"RCServo:RedBlueServo\|RCServo_position\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED3\|blueLED2 flashLED:flashLED3\|blueLED1 " "Info: Duplicate register \"flashLED:flashLED3\|blueLED2\" merged to single register \"flashLED:flashLED3\|blueLED1\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED3\|greenLED1 flashLED:flashLED3\|greenLED2 " "Info: Duplicate register \"flashLED:flashLED3\|greenLED1\" merged to single register \"flashLED:flashLED3\|greenLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED3\|redLED1 flashLED:flashLED3\|redLED2 " "Info: Duplicate register \"flashLED:flashLED3\|redLED1\" merged to single register \"flashLED:flashLED3\|redLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|blueLED2 flashLED:flashLED2\|blueLED1 " "Info: Duplicate register \"flashLED:flashLED2\|blueLED2\" merged to single register \"flashLED:flashLED2\|blueLED1\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|greenLED1 flashLED:flashLED2\|greenLED2 " "Info: Duplicate register \"flashLED:flashLED2\|greenLED1\" merged to single register \"flashLED:flashLED2\|greenLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|redLED1 flashLED:flashLED2\|redLED2 " "Info: Duplicate register \"flashLED:flashLED2\|redLED1\" merged to single register \"flashLED:flashLED2\|redLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|blueLED2 flashLED:flashLED1\|blueLED1 " "Info: Duplicate register \"flashLED:flashLED1\|blueLED2\" merged to single register \"flashLED:flashLED1\|blueLED1\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|greenLED1 flashLED:flashLED1\|greenLED2 " "Info: Duplicate register \"flashLED:flashLED1\|greenLED1\" merged to single register \"flashLED:flashLED1\|greenLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|redLED1 flashLED:flashLED1\|redLED2 " "Info: Duplicate register \"flashLED:flashLED1\|redLED1\" merged to single register \"flashLED:flashLED1\|redLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[0\] controller:controller\|mbedInput_reg\[0\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[0\]\" merged to single register \"controller:controller\|mbedInput_reg\[0\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[1\] controller:controller\|mbedInput_reg\[1\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[1\]\" merged to single register \"controller:controller\|mbedInput_reg\[1\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[2\] controller:controller\|mbedInput_reg\[2\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[2\]\" merged to single register \"controller:controller\|mbedInput_reg\[2\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[3\] controller:controller\|mbedInput_reg\[3\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[3\]\" merged to single register \"controller:controller\|mbedInput_reg\[3\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[4\] controller:controller\|mbedInput_reg\[4\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[4\]\" merged to single register \"controller:controller\|mbedInput_reg\[4\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[5\] controller:controller\|mbedInput_reg\[5\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[5\]\" merged to single register \"controller:controller\|mbedInput_reg\[5\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "controller:controller\|mbedInputCheck\[6\] controller:controller\|mbedInput_reg\[6\] " "Info: Duplicate register \"controller:controller\|mbedInputCheck\[6\]\" merged to single register \"controller:controller\|mbedInput_reg\[6\]\"" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[0\] RCServo:inst2\|PulseCount\[0\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[0\]\" merged to single register \"RCServo:inst2\|PulseCount\[0\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[1\] RCServo:inst2\|PulseCount\[1\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[1\]\" merged to single register \"RCServo:inst2\|PulseCount\[1\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[2\] RCServo:inst2\|PulseCount\[2\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[2\]\" merged to single register \"RCServo:inst2\|PulseCount\[2\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[3\] RCServo:inst2\|PulseCount\[3\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[3\]\" merged to single register \"RCServo:inst2\|PulseCount\[3\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[4\] RCServo:inst2\|PulseCount\[4\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[4\]\" merged to single register \"RCServo:inst2\|PulseCount\[4\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[5\] RCServo:inst2\|PulseCount\[5\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[5\]\" merged to single register \"RCServo:inst2\|PulseCount\[5\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[6\] RCServo:inst2\|PulseCount\[6\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[6\]\" merged to single register \"RCServo:inst2\|PulseCount\[6\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[7\] RCServo:inst2\|PulseCount\[7\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[7\]\" merged to single register \"RCServo:inst2\|PulseCount\[7\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[8\] RCServo:inst2\|PulseCount\[8\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[8\]\" merged to single register \"RCServo:inst2\|PulseCount\[8\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[9\] RCServo:inst2\|PulseCount\[9\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[9\]\" merged to single register \"RCServo:inst2\|PulseCount\[9\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[10\] RCServo:inst2\|PulseCount\[10\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[10\]\" merged to single register \"RCServo:inst2\|PulseCount\[10\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServo:inst3\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServo:RedServo\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServo:RedBlueServo\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenOtherServo\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServo:GreenOtherServo\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 25 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServoFull:inst\|PulseCount\[11\] RCServo:inst2\|PulseCount\[11\] " "Info: Duplicate register \"RCServoFull:inst\|PulseCount\[11\]\" merged to single register \"RCServo:inst2\|PulseCount\[11\]\"" {  } { { "RCServoFull.v" "" { Text "H:/Logic/chipDispenser/RCServoFull.v" 18 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[0\] flashLED:flashLED3\|pause\[0\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[0\]\" merged to single register \"flashLED:flashLED3\|pause\[0\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[0\] flashLED:flashLED3\|pause\[0\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[0\]\" merged to single register \"flashLED:flashLED3\|pause\[0\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[1\] flashLED:flashLED3\|pause\[1\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[1\]\" merged to single register \"flashLED:flashLED3\|pause\[1\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[1\] flashLED:flashLED3\|pause\[1\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[1\]\" merged to single register \"flashLED:flashLED3\|pause\[1\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[2\] flashLED:flashLED3\|pause\[2\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[2\]\" merged to single register \"flashLED:flashLED3\|pause\[2\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[2\] flashLED:flashLED3\|pause\[2\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[2\]\" merged to single register \"flashLED:flashLED3\|pause\[2\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[3\] flashLED:flashLED3\|pause\[3\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[3\]\" merged to single register \"flashLED:flashLED3\|pause\[3\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[3\] flashLED:flashLED3\|pause\[3\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[3\]\" merged to single register \"flashLED:flashLED3\|pause\[3\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[4\] flashLED:flashLED3\|pause\[4\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[4\]\" merged to single register \"flashLED:flashLED3\|pause\[4\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[4\] flashLED:flashLED3\|pause\[4\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[4\]\" merged to single register \"flashLED:flashLED3\|pause\[4\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[5\] flashLED:flashLED3\|pause\[5\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[5\]\" merged to single register \"flashLED:flashLED3\|pause\[5\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[5\] flashLED:flashLED3\|pause\[5\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[5\]\" merged to single register \"flashLED:flashLED3\|pause\[5\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[6\] flashLED:flashLED3\|pause\[6\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[6\]\" merged to single register \"flashLED:flashLED3\|pause\[6\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[6\] flashLED:flashLED3\|pause\[6\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[6\]\" merged to single register \"flashLED:flashLED3\|pause\[6\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[7\] flashLED:flashLED3\|pause\[7\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[7\]\" merged to single register \"flashLED:flashLED3\|pause\[7\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[7\] flashLED:flashLED3\|pause\[7\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[7\]\" merged to single register \"flashLED:flashLED3\|pause\[7\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[8\] flashLED:flashLED3\|pause\[8\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[8\]\" merged to single register \"flashLED:flashLED3\|pause\[8\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[8\] flashLED:flashLED3\|pause\[8\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[8\]\" merged to single register \"flashLED:flashLED3\|pause\[8\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[9\] flashLED:flashLED3\|pause\[9\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[9\]\" merged to single register \"flashLED:flashLED3\|pause\[9\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[9\] flashLED:flashLED3\|pause\[9\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[9\]\" merged to single register \"flashLED:flashLED3\|pause\[9\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[10\] flashLED:flashLED3\|pause\[10\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[10\]\" merged to single register \"flashLED:flashLED3\|pause\[10\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[10\] flashLED:flashLED3\|pause\[10\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[10\]\" merged to single register \"flashLED:flashLED3\|pause\[10\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[11\] flashLED:flashLED3\|pause\[11\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[11\]\" merged to single register \"flashLED:flashLED3\|pause\[11\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[11\] flashLED:flashLED3\|pause\[11\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[11\]\" merged to single register \"flashLED:flashLED3\|pause\[11\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[12\] flashLED:flashLED3\|pause\[12\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[12\]\" merged to single register \"flashLED:flashLED3\|pause\[12\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[12\] flashLED:flashLED3\|pause\[12\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[12\]\" merged to single register \"flashLED:flashLED3\|pause\[12\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[13\] flashLED:flashLED3\|pause\[13\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[13\]\" merged to single register \"flashLED:flashLED3\|pause\[13\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[13\] flashLED:flashLED3\|pause\[13\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[13\]\" merged to single register \"flashLED:flashLED3\|pause\[13\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[14\] flashLED:flashLED3\|pause\[14\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[14\]\" merged to single register \"flashLED:flashLED3\|pause\[14\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[14\] flashLED:flashLED3\|pause\[14\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[14\]\" merged to single register \"flashLED:flashLED3\|pause\[14\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[15\] flashLED:flashLED3\|pause\[15\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[15\]\" merged to single register \"flashLED:flashLED3\|pause\[15\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[15\] flashLED:flashLED3\|pause\[15\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[15\]\" merged to single register \"flashLED:flashLED3\|pause\[15\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[16\] flashLED:flashLED3\|pause\[16\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[16\]\" merged to single register \"flashLED:flashLED3\|pause\[16\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[16\] flashLED:flashLED3\|pause\[16\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[16\]\" merged to single register \"flashLED:flashLED3\|pause\[16\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[17\] flashLED:flashLED3\|pause\[17\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[17\]\" merged to single register \"flashLED:flashLED3\|pause\[17\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[17\] flashLED:flashLED3\|pause\[17\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[17\]\" merged to single register \"flashLED:flashLED3\|pause\[17\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[18\] flashLED:flashLED3\|pause\[18\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[18\]\" merged to single register \"flashLED:flashLED3\|pause\[18\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[18\] flashLED:flashLED3\|pause\[18\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[18\]\" merged to single register \"flashLED:flashLED3\|pause\[18\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[19\] flashLED:flashLED3\|pause\[19\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[19\]\" merged to single register \"flashLED:flashLED3\|pause\[19\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[19\] flashLED:flashLED3\|pause\[19\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[19\]\" merged to single register \"flashLED:flashLED3\|pause\[19\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[20\] flashLED:flashLED3\|pause\[20\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[20\]\" merged to single register \"flashLED:flashLED3\|pause\[20\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[20\] flashLED:flashLED3\|pause\[20\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[20\]\" merged to single register \"flashLED:flashLED3\|pause\[20\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[21\] flashLED:flashLED3\|pause\[21\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[21\]\" merged to single register \"flashLED:flashLED3\|pause\[21\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[21\] flashLED:flashLED3\|pause\[21\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[21\]\" merged to single register \"flashLED:flashLED3\|pause\[21\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[22\] flashLED:flashLED3\|pause\[22\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[22\]\" merged to single register \"flashLED:flashLED3\|pause\[22\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[22\] flashLED:flashLED3\|pause\[22\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[22\]\" merged to single register \"flashLED:flashLED3\|pause\[22\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[23\] flashLED:flashLED3\|pause\[23\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[23\]\" merged to single register \"flashLED:flashLED3\|pause\[23\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[23\] flashLED:flashLED3\|pause\[23\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[23\]\" merged to single register \"flashLED:flashLED3\|pause\[23\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[24\] flashLED:flashLED3\|pause\[24\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[24\]\" merged to single register \"flashLED:flashLED3\|pause\[24\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[24\] flashLED:flashLED3\|pause\[24\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[24\]\" merged to single register \"flashLED:flashLED3\|pause\[24\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[25\] flashLED:flashLED3\|pause\[25\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[25\]\" merged to single register \"flashLED:flashLED3\|pause\[25\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[25\] flashLED:flashLED3\|pause\[25\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[25\]\" merged to single register \"flashLED:flashLED3\|pause\[25\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED1\|pause\[26\] flashLED:flashLED3\|pause\[26\] " "Info: Duplicate register \"flashLED:flashLED1\|pause\[26\]\" merged to single register \"flashLED:flashLED3\|pause\[26\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|pause\[26\] flashLED:flashLED3\|pause\[26\] " "Info: Duplicate register \"flashLED:flashLED2\|pause\[26\]\" merged to single register \"flashLED:flashLED3\|pause\[26\]\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 16 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "head:head\|rotateServo\[5\] head:head\|rotateServo\[2\] " "Info: Duplicate register \"head:head\|rotateServo\[5\]\" merged to single register \"head:head\|rotateServo\[2\]\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "head:head\|mouthServo\[5\] head:head\|mouthServo\[2\] " "Info: Duplicate register \"head:head\|mouthServo\[5\]\" merged to single register \"head:head\|mouthServo\[2\]\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "head:head\|mouthServo\[9\] head:head\|mouthServo\[2\] " "Info: Duplicate register \"head:head\|mouthServo\[9\]\" merged to single register \"head:head\|mouthServo\[2\]\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "head:head\|mouthServo\[4\] head:head\|mouthServo\[2\] " "Info: Duplicate register \"head:head\|mouthServo\[4\]\" merged to single register \"head:head\|mouthServo\[2\]\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 22 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|RxD_data_reg\[5\] RCServo:inst3\|RxD_data_reg\[2\] " "Info: Duplicate register \"RCServo:inst3\|RxD_data_reg\[5\]\" merged to single register \"RCServo:inst3\|RxD_data_reg\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "eyeLED:eyeLED\|colourSelect\[7\] eyeLED:eyeLED\|colourSelect\[0\] " "Info: Duplicate register \"eyeLED:eyeLED\|colourSelect\[7\]\" merged to single register \"eyeLED:eyeLED\|colourSelect\[0\]\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "eyeLED:eyeLED\|colourSelect\[6\] eyeLED:eyeLED\|colourSelect\[2\] " "Info: Duplicate register \"eyeLED:eyeLED\|colourSelect\[6\]\" merged to single register \"eyeLED:eyeLED\|colourSelect\[2\]\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "eyeLED:eyeLED\|colourSelect\[3\] eyeLED:eyeLED\|colourSelect\[2\] " "Info: Duplicate register \"eyeLED:eyeLED\|colourSelect\[3\]\" merged to single register \"eyeLED:eyeLED\|colourSelect\[2\]\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "eyeLED:eyeLED\|colourSelect\[5\] eyeLED:eyeLED\|colourSelect\[4\] " "Info: Duplicate register \"eyeLED:eyeLED\|colourSelect\[5\]\" merged to single register \"eyeLED:eyeLED\|colourSelect\[4\]\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|sortColour\[2\] maintenance:maintenance\|sortStart " "Info: Duplicate register \"maintenance:maintenance\|sortColour\[2\]\" merged to single register \"maintenance:maintenance\|sortStart\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionGreenBlue\[8\] maintenance:maintenance\|positionGreenBlue\[0\] " "Info: Duplicate register \"maintenance:maintenance\|positionGreenBlue\[8\]\" merged to single register \"maintenance:maintenance\|positionGreenBlue\[0\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionGreenBlue\[6\] maintenance:maintenance\|positionGreenBlue\[0\] " "Info: Duplicate register \"maintenance:maintenance\|positionGreenBlue\[6\]\" merged to single register \"maintenance:maintenance\|positionGreenBlue\[0\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionGreenBlue\[9\] maintenance:maintenance\|positionGreenBlue\[2\] " "Info: Duplicate register \"maintenance:maintenance\|positionGreenBlue\[9\]\" merged to single register \"maintenance:maintenance\|positionGreenBlue\[2\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionRed\[5\] maintenance:maintenance\|positionRed\[4\] " "Info: Duplicate register \"maintenance:maintenance\|positionRed\[5\]\" merged to single register \"maintenance:maintenance\|positionRed\[4\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionRed\[8\] maintenance:maintenance\|positionRed\[4\] " "Info: Duplicate register \"maintenance:maintenance\|positionRed\[8\]\" merged to single register \"maintenance:maintenance\|positionRed\[4\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionBinRecycle\[3\] maintenance:maintenance\|positionBinRecycle\[1\] " "Info: Duplicate register \"maintenance:maintenance\|positionBinRecycle\[3\]\" merged to single register \"maintenance:maintenance\|positionBinRecycle\[1\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionBinRecycle\[4\] maintenance:maintenance\|positionBinRecycle\[1\] " "Info: Duplicate register \"maintenance:maintenance\|positionBinRecycle\[4\]\" merged to single register \"maintenance:maintenance\|positionBinRecycle\[1\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionBinRecycle\[8\] maintenance:maintenance\|positionBinRecycle\[1\] " "Info: Duplicate register \"maintenance:maintenance\|positionBinRecycle\[8\]\" merged to single register \"maintenance:maintenance\|positionBinRecycle\[1\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionRedBlue\[4\] maintenance:maintenance\|positionRedBlue\[3\] " "Info: Duplicate register \"maintenance:maintenance\|positionRedBlue\[4\]\" merged to single register \"maintenance:maintenance\|positionRedBlue\[3\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "maintenance:maintenance\|positionRedBlue\[8\] maintenance:maintenance\|positionRedBlue\[6\] " "Info: Duplicate register \"maintenance:maintenance\|positionRedBlue\[8\]\" merged to single register \"maintenance:maintenance\|positionRedBlue\[6\]\"" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoBinRecycle\[7\] sort:inst6\|sortServoBinRecycle\[0\] " "Info: Duplicate register \"sort:inst6\|sortServoBinRecycle\[7\]\" merged to single register \"sort:inst6\|sortServoBinRecycle\[0\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoBinRecycle\[5\] sort:inst6\|sortServoBinRecycle\[0\] " "Info: Duplicate register \"sort:inst6\|sortServoBinRecycle\[5\]\" merged to single register \"sort:inst6\|sortServoBinRecycle\[0\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoBinRecycle\[8\] sort:inst6\|sortServoBinRecycle\[1\] " "Info: Duplicate register \"sort:inst6\|sortServoBinRecycle\[8\]\" merged to single register \"sort:inst6\|sortServoBinRecycle\[1\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoBinRecycle\[3\] sort:inst6\|sortServoBinRecycle\[1\] " "Info: Duplicate register \"sort:inst6\|sortServoBinRecycle\[3\]\" merged to single register \"sort:inst6\|sortServoBinRecycle\[1\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoBinRecycle\[4\] sort:inst6\|sortServoBinRecycle\[1\] " "Info: Duplicate register \"sort:inst6\|sortServoBinRecycle\[4\]\" merged to single register \"sort:inst6\|sortServoBinRecycle\[1\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoBinRecycle\[6\] sort:inst6\|sortServoBinRecycle\[2\] " "Info: Duplicate register \"sort:inst6\|sortServoBinRecycle\[6\]\" merged to single register \"sort:inst6\|sortServoBinRecycle\[2\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoGreenOther\[6\] sort:inst6\|sortServoGreenOther\[2\] " "Info: Duplicate register \"sort:inst6\|sortServoGreenOther\[6\]\" merged to single register \"sort:inst6\|sortServoGreenOther\[2\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoGreenOther\[9\] sort:inst6\|sortServoGreenOther\[5\] " "Info: Duplicate register \"sort:inst6\|sortServoGreenOther\[9\]\" merged to single register \"sort:inst6\|sortServoGreenOther\[5\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoRedBlue\[4\] sort:inst6\|sortServoRedBlue\[3\] " "Info: Duplicate register \"sort:inst6\|sortServoRedBlue\[4\]\" merged to single register \"sort:inst6\|sortServoRedBlue\[3\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoRedBlue\[8\] sort:inst6\|sortServoRedBlue\[6\] " "Info: Duplicate register \"sort:inst6\|sortServoRedBlue\[8\]\" merged to single register \"sort:inst6\|sortServoRedBlue\[6\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoGreenBlue\[8\] dispense:dispense\|dispenseServoGreenBlue\[0\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoGreenBlue\[8\]\" merged to single register \"dispense:dispense\|dispenseServoGreenBlue\[0\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoRed\[1\] dispense:dispense\|dispenseServoRed\[0\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoRed\[1\]\" merged to single register \"dispense:dispense\|dispenseServoRed\[0\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoRed\[9\] dispense:dispense\|dispenseServoRed\[0\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoRed\[9\]\" merged to single register \"dispense:dispense\|dispenseServoRed\[0\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoRed\[2\] dispense:dispense\|dispenseServoRed\[0\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoRed\[2\]\" merged to single register \"dispense:dispense\|dispenseServoRed\[0\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoRed\[7\] dispense:dispense\|dispenseServoRed\[3\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoRed\[7\]\" merged to single register \"dispense:dispense\|dispenseServoRed\[3\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoRed\[5\] dispense:dispense\|dispenseServoRed\[4\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoRed\[5\]\" merged to single register \"dispense:dispense\|dispenseServoRed\[4\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "dispense:dispense\|dispenseServoRed\[8\] dispense:dispense\|dispenseServoRed\[4\] " "Info: Duplicate register \"dispense:dispense\|dispenseServoRed\[8\]\" merged to single register \"dispense:dispense\|dispenseServoRed\[4\]\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst2\|RxD_data_reg\[5\] RCServo:inst2\|RxD_data_reg\[2\] " "Info: Duplicate register \"RCServo:inst2\|RxD_data_reg\[5\]\" merged to single register \"RCServo:inst2\|RxD_data_reg\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst2\|RxD_data_reg\[9\] RCServo:inst2\|RxD_data_reg\[2\] " "Info: Duplicate register \"RCServo:inst2\|RxD_data_reg\[9\]\" merged to single register \"RCServo:inst2\|RxD_data_reg\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst2\|RxD_data_reg\[4\] RCServo:inst2\|RxD_data_reg\[2\] " "Info: Duplicate register \"RCServo:inst2\|RxD_data_reg\[4\]\" merged to single register \"RCServo:inst2\|RxD_data_reg\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst3\|RCServo_position\[5\] RCServo:inst3\|RCServo_position\[2\] " "Info: Duplicate register \"RCServo:inst3\|RCServo_position\[5\]\" merged to single register \"RCServo:inst3\|RCServo_position\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst2\|RCServo_position\[5\] RCServo:inst2\|RCServo_position\[2\] " "Info: Duplicate register \"RCServo:inst2\|RCServo_position\[5\]\" merged to single register \"RCServo:inst2\|RCServo_position\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst2\|RCServo_position\[9\] RCServo:inst2\|RCServo_position\[2\] " "Info: Duplicate register \"RCServo:inst2\|RCServo_position\[9\]\" merged to single register \"RCServo:inst2\|RCServo_position\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:inst2\|RCServo_position\[4\] RCServo:inst2\|RCServo_position\[2\] " "Info: Duplicate register \"RCServo:inst2\|RCServo_position\[4\]\" merged to single register \"RCServo:inst2\|RCServo_position\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|RxD_data_reg\[4\] RCServo:RedBlueServo\|RxD_data_reg\[3\] " "Info: Duplicate register \"RCServo:RedBlueServo\|RxD_data_reg\[4\]\" merged to single register \"RCServo:RedBlueServo\|RxD_data_reg\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|RxD_data_reg\[8\] RCServo:RedBlueServo\|RxD_data_reg\[6\] " "Info: Duplicate register \"RCServo:RedBlueServo\|RxD_data_reg\[8\]\" merged to single register \"RCServo:RedBlueServo\|RxD_data_reg\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RxD_data_reg\[5\] RCServo:BinRecycleServo\|RxD_data_reg\[0\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RxD_data_reg\[5\]\" merged to single register \"RCServo:BinRecycleServo\|RxD_data_reg\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RxD_data_reg\[7\] RCServo:BinRecycleServo\|RxD_data_reg\[0\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RxD_data_reg\[7\]\" merged to single register \"RCServo:BinRecycleServo\|RxD_data_reg\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RCServo_position\[5\] RCServo:BinRecycleServo\|RCServo_position\[0\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RCServo_position\[5\]\" merged to single register \"RCServo:BinRecycleServo\|RCServo_position\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RCServo_position\[7\] RCServo:BinRecycleServo\|RCServo_position\[0\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RCServo_position\[7\]\" merged to single register \"RCServo:BinRecycleServo\|RCServo_position\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RxD_data_reg\[3\] RCServo:BinRecycleServo\|RxD_data_reg\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RxD_data_reg\[3\]\" merged to single register \"RCServo:BinRecycleServo\|RxD_data_reg\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RxD_data_reg\[4\] RCServo:BinRecycleServo\|RxD_data_reg\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RxD_data_reg\[4\]\" merged to single register \"RCServo:BinRecycleServo\|RxD_data_reg\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RxD_data_reg\[8\] RCServo:BinRecycleServo\|RxD_data_reg\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RxD_data_reg\[8\]\" merged to single register \"RCServo:BinRecycleServo\|RxD_data_reg\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RxD_data_reg\[6\] RCServo:BinRecycleServo\|RxD_data_reg\[2\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RxD_data_reg\[6\]\" merged to single register \"RCServo:BinRecycleServo\|RxD_data_reg\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RxD_data_reg\[1\] RCServo:RedServo\|RxD_data_reg\[0\] " "Info: Duplicate register \"RCServo:RedServo\|RxD_data_reg\[1\]\" merged to single register \"RCServo:RedServo\|RxD_data_reg\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RxD_data_reg\[2\] RCServo:RedServo\|RxD_data_reg\[0\] " "Info: Duplicate register \"RCServo:RedServo\|RxD_data_reg\[2\]\" merged to single register \"RCServo:RedServo\|RxD_data_reg\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RxD_data_reg\[9\] RCServo:RedServo\|RxD_data_reg\[0\] " "Info: Duplicate register \"RCServo:RedServo\|RxD_data_reg\[9\]\" merged to single register \"RCServo:RedServo\|RxD_data_reg\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RCServo_position\[1\] RCServo:RedServo\|RCServo_position\[0\] " "Info: Duplicate register \"RCServo:RedServo\|RCServo_position\[1\]\" merged to single register \"RCServo:RedServo\|RCServo_position\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RCServo_position\[2\] RCServo:RedServo\|RCServo_position\[0\] " "Info: Duplicate register \"RCServo:RedServo\|RCServo_position\[2\]\" merged to single register \"RCServo:RedServo\|RCServo_position\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RCServo_position\[9\] RCServo:RedServo\|RCServo_position\[0\] " "Info: Duplicate register \"RCServo:RedServo\|RCServo_position\[9\]\" merged to single register \"RCServo:RedServo\|RCServo_position\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RxD_data_reg\[7\] RCServo:RedServo\|RxD_data_reg\[3\] " "Info: Duplicate register \"RCServo:RedServo\|RxD_data_reg\[7\]\" merged to single register \"RCServo:RedServo\|RxD_data_reg\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RxD_data_reg\[5\] RCServo:RedServo\|RxD_data_reg\[4\] " "Info: Duplicate register \"RCServo:RedServo\|RxD_data_reg\[5\]\" merged to single register \"RCServo:RedServo\|RxD_data_reg\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RxD_data_reg\[8\] RCServo:RedServo\|RxD_data_reg\[4\] " "Info: Duplicate register \"RCServo:RedServo\|RxD_data_reg\[8\]\" merged to single register \"RCServo:RedServo\|RxD_data_reg\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|RxD_data_reg\[8\] RCServo:GreenBlueServo\|RxD_data_reg\[0\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|RxD_data_reg\[8\]\" merged to single register \"RCServo:GreenBlueServo\|RxD_data_reg\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:GreenBlueServo\|RCServo_position\[8\] RCServo:GreenBlueServo\|RCServo_position\[0\] " "Info: Duplicate register \"RCServo:GreenBlueServo\|RCServo_position\[8\]\" merged to single register \"RCServo:GreenBlueServo\|RCServo_position\[0\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|RCServo_position\[4\] RCServo:RedBlueServo\|RCServo_position\[3\] " "Info: Duplicate register \"RCServo:RedBlueServo\|RCServo_position\[4\]\" merged to single register \"RCServo:RedBlueServo\|RCServo_position\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedBlueServo\|RCServo_position\[8\] RCServo:RedBlueServo\|RCServo_position\[6\] " "Info: Duplicate register \"RCServo:RedBlueServo\|RCServo_position\[8\]\" merged to single register \"RCServo:RedBlueServo\|RCServo_position\[6\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RCServo_position\[3\] RCServo:BinRecycleServo\|RCServo_position\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RCServo_position\[3\]\" merged to single register \"RCServo:BinRecycleServo\|RCServo_position\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RCServo_position\[4\] RCServo:BinRecycleServo\|RCServo_position\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RCServo_position\[4\]\" merged to single register \"RCServo:BinRecycleServo\|RCServo_position\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RCServo_position\[8\] RCServo:BinRecycleServo\|RCServo_position\[1\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RCServo_position\[8\]\" merged to single register \"RCServo:BinRecycleServo\|RCServo_position\[1\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:BinRecycleServo\|RCServo_position\[6\] RCServo:BinRecycleServo\|RCServo_position\[2\] " "Info: Duplicate register \"RCServo:BinRecycleServo\|RCServo_position\[6\]\" merged to single register \"RCServo:BinRecycleServo\|RCServo_position\[2\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RCServo_position\[7\] RCServo:RedServo\|RCServo_position\[3\] " "Info: Duplicate register \"RCServo:RedServo\|RCServo_position\[7\]\" merged to single register \"RCServo:RedServo\|RCServo_position\[3\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RCServo_position\[5\] RCServo:RedServo\|RCServo_position\[4\] " "Info: Duplicate register \"RCServo:RedServo\|RCServo_position\[5\]\" merged to single register \"RCServo:RedServo\|RCServo_position\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RCServo:RedServo\|RCServo_position\[8\] RCServo:RedServo\|RCServo_position\[4\] " "Info: Duplicate register \"RCServo:RedServo\|RCServo_position\[8\]\" merged to single register \"RCServo:RedServo\|RCServo_position\[4\]\"" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "dispense:dispense\|dispenseServoRed\[0\] data_in GND " "Warning: Reduced register \"dispense:dispense\|dispenseServoRed\[0\]\" with stuck data_in port to stuck value GND" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedServo\|RxD_data_reg\[0\] data_in GND " "Warning: Reduced register \"RCServo:RedServo\|RxD_data_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedServo\|RCServo_position\[0\] data_in GND " "Warning: Reduced register \"RCServo:RedServo\|RCServo_position\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "maintenance:maintenance\|positionRed\[6\] maintenance:maintenance\|positionRed\[4\] " "Info: Duplicate register \"maintenance:maintenance\|positionRed\[6\]\" merged to single register \"maintenance:maintenance\|positionRed\[4\]\", power-up level changed" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "maintenance:maintenance\|positionBinRecycle\[9\] maintenance:maintenance\|positionBinRecycle\[1\] " "Info: Duplicate register \"maintenance:maintenance\|positionBinRecycle\[9\]\" merged to single register \"maintenance:maintenance\|positionBinRecycle\[1\]\", power-up level changed" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sort:inst6\|sortServoRedBlue\[3\] sort:inst6\|sortServoRedBlue\[6\] " "Info: Duplicate register \"sort:inst6\|sortServoRedBlue\[3\]\" merged to single register \"sort:inst6\|sortServoRedBlue\[6\]\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "maintenance:maintenance\|positionRedBlue\[3\] maintenance:maintenance\|positionRedBlue\[6\] " "Info: Duplicate register \"maintenance:maintenance\|positionRedBlue\[3\]\" merged to single register \"maintenance:maintenance\|positionRedBlue\[6\]\", power-up level changed" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|head:head\|state 5 " "Info: State machine \"\|System\|head:head\|state\" contains 5 states" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|eyeLED:eyeLED\|state 5 " "Info: State machine \"\|System\|eyeLED:eyeLED\|state\" contains 5 states" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|flashLED:flashLED3\|state 3 " "Info: State machine \"\|System\|flashLED:flashLED3\|state\" contains 3 states" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|flashLED:flashLED2\|state 3 " "Info: State machine \"\|System\|flashLED:flashLED2\|state\" contains 3 states" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|flashLED:flashLED1\|state 3 " "Info: State machine \"\|System\|flashLED:flashLED1\|state\" contains 3 states" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|sort:inst6\|state 16 " "Info: State machine \"\|System\|sort:inst6\|state\" contains 16 states" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|System\|dispense:dispense\|state 10 " "Info: State machine \"\|System\|dispense:dispense\|state\" contains 10 states" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|head:head\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|head:head\|state\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|head:head\|state " "Info: Encoding result for state machine \"\|System\|head:head\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "head:head\|state.mouthTwo " "Info: Encoded state bit \"head:head\|state.mouthTwo\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "head:head\|state.rotate " "Info: Encoded state bit \"head:head\|state.rotate\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "head:head\|state.rotateTwo " "Info: Encoded state bit \"head:head\|state.rotateTwo\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "head:head\|state.000 " "Info: Encoded state bit \"head:head\|state.000\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "head:head\|state.rotateThree " "Info: Encoded state bit \"head:head\|state.rotateThree\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|head:head\|state.000 00000 " "Info: State \"\|System\|head:head\|state.000\" uses code string \"00000\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|head:head\|state.rotateTwo 00110 " "Info: State \"\|System\|head:head\|state.rotateTwo\" uses code string \"00110\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|head:head\|state.rotate 01010 " "Info: State \"\|System\|head:head\|state.rotate\" uses code string \"01010\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|head:head\|state.mouthTwo 10010 " "Info: State \"\|System\|head:head\|state.mouthTwo\" uses code string \"10010\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|head:head\|state.rotateThree 00011 " "Info: State \"\|System\|head:head\|state.rotateThree\" uses code string \"00011\"" {  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "head.v" "" { Text "H:/Logic/chipDispenser/head.v" 12 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|eyeLED:eyeLED\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|eyeLED:eyeLED\|state\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|eyeLED:eyeLED\|state " "Info: Encoding result for state machine \"\|System\|eyeLED:eyeLED\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "eyeLED:eyeLED\|state.flicker " "Info: Encoded state bit \"eyeLED:eyeLED\|state.flicker\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "eyeLED:eyeLED\|state.flickerTwo " "Info: Encoded state bit \"eyeLED:eyeLED\|state.flickerTwo\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "eyeLED:eyeLED\|state.flickerThree " "Info: Encoded state bit \"eyeLED:eyeLED\|state.flickerThree\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "eyeLED:eyeLED\|state.000 " "Info: Encoded state bit \"eyeLED:eyeLED\|state.000\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "eyeLED:eyeLED\|state.flickerFour " "Info: Encoded state bit \"eyeLED:eyeLED\|state.flickerFour\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|eyeLED:eyeLED\|state.000 00000 " "Info: State \"\|System\|eyeLED:eyeLED\|state.000\" uses code string \"00000\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|eyeLED:eyeLED\|state.flickerThree 00110 " "Info: State \"\|System\|eyeLED:eyeLED\|state.flickerThree\" uses code string \"00110\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|eyeLED:eyeLED\|state.flickerTwo 01010 " "Info: State \"\|System\|eyeLED:eyeLED\|state.flickerTwo\" uses code string \"01010\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|eyeLED:eyeLED\|state.flicker 10010 " "Info: State \"\|System\|eyeLED:eyeLED\|state.flicker\" uses code string \"10010\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|eyeLED:eyeLED\|state.flickerFour 00011 " "Info: State \"\|System\|eyeLED:eyeLED\|state.flickerFour\" uses code string \"00011\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 8 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|flashLED:flashLED3\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|flashLED:flashLED3\|state\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|flashLED:flashLED3\|state " "Info: Encoding result for state machine \"\|System\|flashLED:flashLED3\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED3\|state.000 " "Info: Encoded state bit \"flashLED:flashLED3\|state.000\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED3\|state.blue " "Info: Encoded state bit \"flashLED:flashLED3\|state.blue\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED3\|state.green " "Info: Encoded state bit \"flashLED:flashLED3\|state.green\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED3\|state.000 000 " "Info: State \"\|System\|flashLED:flashLED3\|state.000\" uses code string \"000\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED3\|state.green 101 " "Info: State \"\|System\|flashLED:flashLED3\|state.green\" uses code string \"101\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED3\|state.blue 110 " "Info: State \"\|System\|flashLED:flashLED3\|state.blue\" uses code string \"110\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|flashLED:flashLED2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|flashLED:flashLED2\|state\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|flashLED:flashLED2\|state " "Info: Encoding result for state machine \"\|System\|flashLED:flashLED2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED2\|state.000 " "Info: Encoded state bit \"flashLED:flashLED2\|state.000\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED2\|state.blue " "Info: Encoded state bit \"flashLED:flashLED2\|state.blue\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED2\|state.green " "Info: Encoded state bit \"flashLED:flashLED2\|state.green\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED2\|state.000 000 " "Info: State \"\|System\|flashLED:flashLED2\|state.000\" uses code string \"000\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED2\|state.green 101 " "Info: State \"\|System\|flashLED:flashLED2\|state.green\" uses code string \"101\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED2\|state.blue 110 " "Info: State \"\|System\|flashLED:flashLED2\|state.blue\" uses code string \"110\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|flashLED:flashLED1\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|flashLED:flashLED1\|state\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|flashLED:flashLED1\|state " "Info: Encoding result for state machine \"\|System\|flashLED:flashLED1\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED1\|state.000 " "Info: Encoded state bit \"flashLED:flashLED1\|state.000\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED1\|state.blue " "Info: Encoded state bit \"flashLED:flashLED1\|state.blue\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "flashLED:flashLED1\|state.green " "Info: Encoded state bit \"flashLED:flashLED1\|state.green\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED1\|state.000 000 " "Info: State \"\|System\|flashLED:flashLED1\|state.000\" uses code string \"000\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED1\|state.green 101 " "Info: State \"\|System\|flashLED:flashLED1\|state.green\" uses code string \"101\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|flashLED:flashLED1\|state.blue 110 " "Info: State \"\|System\|flashLED:flashLED1\|state.blue\" uses code string \"110\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 9 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|sort:inst6\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|sort:inst6\|state\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|sort:inst6\|state " "Info: Encoding result for state machine \"\|System\|sort:inst6\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "16 " "Info: Completed encoding using 16 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.liftThree " "Info: Encoded state bit \"sort:inst6\|state.liftThree\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.red " "Info: Encoded state bit \"sort:inst6\|state.red\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.green " "Info: Encoded state bit \"sort:inst6\|state.green\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.blue " "Info: Encoded state bit \"sort:inst6\|state.blue\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.bin " "Info: Encoded state bit \"sort:inst6\|state.bin\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.recycle " "Info: Encoded state bit \"sort:inst6\|state.recycle\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.lift " "Info: Encoded state bit \"sort:inst6\|state.lift\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.redSecond " "Info: Encoded state bit \"sort:inst6\|state.redSecond\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.greenSecond " "Info: Encoded state bit \"sort:inst6\|state.greenSecond\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.blueSecond " "Info: Encoded state bit \"sort:inst6\|state.blueSecond\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.binSecond " "Info: Encoded state bit \"sort:inst6\|state.binSecond\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.binThird " "Info: Encoded state bit \"sort:inst6\|state.binThird\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.recycleSecond " "Info: Encoded state bit \"sort:inst6\|state.recycleSecond\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.recycleThird " "Info: Encoded state bit \"sort:inst6\|state.recycleThird\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.liftTwo " "Info: Encoded state bit \"sort:inst6\|state.liftTwo\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "sort:inst6\|state.0000 " "Info: Encoded state bit \"sort:inst6\|state.0000\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.0000 0000000000000000 " "Info: State \"\|System\|sort:inst6\|state.0000\" uses code string \"0000000000000000\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.liftTwo 0000000000000011 " "Info: State \"\|System\|sort:inst6\|state.liftTwo\" uses code string \"0000000000000011\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.recycleThird 0000000000000101 " "Info: State \"\|System\|sort:inst6\|state.recycleThird\" uses code string \"0000000000000101\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.recycleSecond 0000000000001001 " "Info: State \"\|System\|sort:inst6\|state.recycleSecond\" uses code string \"0000000000001001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.binThird 0000000000010001 " "Info: State \"\|System\|sort:inst6\|state.binThird\" uses code string \"0000000000010001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.binSecond 0000000000100001 " "Info: State \"\|System\|sort:inst6\|state.binSecond\" uses code string \"0000000000100001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.blueSecond 0000000001000001 " "Info: State \"\|System\|sort:inst6\|state.blueSecond\" uses code string \"0000000001000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.greenSecond 0000000010000001 " "Info: State \"\|System\|sort:inst6\|state.greenSecond\" uses code string \"0000000010000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.redSecond 0000000100000001 " "Info: State \"\|System\|sort:inst6\|state.redSecond\" uses code string \"0000000100000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.lift 0000001000000001 " "Info: State \"\|System\|sort:inst6\|state.lift\" uses code string \"0000001000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.recycle 0000010000000001 " "Info: State \"\|System\|sort:inst6\|state.recycle\" uses code string \"0000010000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.bin 0000100000000001 " "Info: State \"\|System\|sort:inst6\|state.bin\" uses code string \"0000100000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.blue 0001000000000001 " "Info: State \"\|System\|sort:inst6\|state.blue\" uses code string \"0001000000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.green 0010000000000001 " "Info: State \"\|System\|sort:inst6\|state.green\" uses code string \"0010000000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.red 0100000000000001 " "Info: State \"\|System\|sort:inst6\|state.red\" uses code string \"0100000000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|sort:inst6\|state.liftThree 1000000000000001 " "Info: State \"\|System\|sort:inst6\|state.liftThree\" uses code string \"1000000000000001\"" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 16 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|System\|dispense:dispense\|state " "Info: Selected Auto state machine encoding method for state machine \"\|System\|dispense:dispense\|state\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|System\|dispense:dispense\|state " "Info: Encoding result for state machine \"\|System\|dispense:dispense\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "10 " "Info: Completed encoding using 10 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.blueThird " "Info: Encoded state bit \"dispense:dispense\|state.blueThird\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.red " "Info: Encoded state bit \"dispense:dispense\|state.red\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.green " "Info: Encoded state bit \"dispense:dispense\|state.green\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.blue " "Info: Encoded state bit \"dispense:dispense\|state.blue\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.redSecond " "Info: Encoded state bit \"dispense:dispense\|state.redSecond\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.redThird " "Info: Encoded state bit \"dispense:dispense\|state.redThird\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.greenSecond " "Info: Encoded state bit \"dispense:dispense\|state.greenSecond\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.greenThird " "Info: Encoded state bit \"dispense:dispense\|state.greenThird\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.blueSecond " "Info: Encoded state bit \"dispense:dispense\|state.blueSecond\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "dispense:dispense\|state.0000 " "Info: Encoded state bit \"dispense:dispense\|state.0000\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.0000 0000000000 " "Info: State \"\|System\|dispense:dispense\|state.0000\" uses code string \"0000000000\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.blueSecond 0000000011 " "Info: State \"\|System\|dispense:dispense\|state.blueSecond\" uses code string \"0000000011\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.greenThird 0000000101 " "Info: State \"\|System\|dispense:dispense\|state.greenThird\" uses code string \"0000000101\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.greenSecond 0000001001 " "Info: State \"\|System\|dispense:dispense\|state.greenSecond\" uses code string \"0000001001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.redThird 0000010001 " "Info: State \"\|System\|dispense:dispense\|state.redThird\" uses code string \"0000010001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.redSecond 0000100001 " "Info: State \"\|System\|dispense:dispense\|state.redSecond\" uses code string \"0000100001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.blue 0001000001 " "Info: State \"\|System\|dispense:dispense\|state.blue\" uses code string \"0001000001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.green 0010000001 " "Info: State \"\|System\|dispense:dispense\|state.green\" uses code string \"0010000001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.red 0100000001 " "Info: State \"\|System\|dispense:dispense\|state.red\" uses code string \"0100000001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|System\|dispense:dispense\|state.blueThird 1000000001 " "Info: State \"\|System\|dispense:dispense\|state.blueThird\" uses code string \"1000000001\"" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 16 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|redLED2 flashLED:flashLED1\|redLED2 " "Info: Duplicate register \"flashLED:flashLED2\|redLED2\" merged to single register \"flashLED:flashLED1\|redLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED3\|redLED2 flashLED:flashLED1\|redLED2 " "Info: Duplicate register \"flashLED:flashLED3\|redLED2\" merged to single register \"flashLED:flashLED1\|redLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|greenLED2 flashLED:flashLED1\|greenLED2 " "Info: Duplicate register \"flashLED:flashLED2\|greenLED2\" merged to single register \"flashLED:flashLED1\|greenLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED3\|greenLED2 flashLED:flashLED1\|greenLED2 " "Info: Duplicate register \"flashLED:flashLED3\|greenLED2\" merged to single register \"flashLED:flashLED1\|greenLED2\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED2\|blueLED1 flashLED:flashLED1\|blueLED1 " "Info: Duplicate register \"flashLED:flashLED2\|blueLED1\" merged to single register \"flashLED:flashLED1\|blueLED1\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "flashLED:flashLED3\|blueLED1 flashLED:flashLED1\|blueLED1 " "Info: Duplicate register \"flashLED:flashLED3\|blueLED1\" merged to single register \"flashLED:flashLED1\|blueLED1\"" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "RCServo:RedBlueServo\|RxD_data_reg\[3\] RCServo:RedBlueServo\|RxD_data_reg\[6\] " "Info: Duplicate register \"RCServo:RedBlueServo\|RxD_data_reg\[3\]\" merged to single register \"RCServo:RedBlueServo\|RxD_data_reg\[6\]\", power-up level changed" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "maintenance:maintenance\|positionRedBlue\[0\] maintenance:maintenance\|positionRedBlue\[9\] " "Info: Duplicate register \"maintenance:maintenance\|positionRedBlue\[0\]\" merged to single register \"maintenance:maintenance\|positionRedBlue\[9\]\", power-up level changed" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "RCServo:RedBlueServo\|RCServo_position\[3\] RCServo:RedBlueServo\|RCServo_position\[6\] " "Info: Duplicate register \"RCServo:RedBlueServo\|RCServo_position\[3\]\" merged to single register \"RCServo:RedBlueServo\|RCServo_position\[6\]\", power-up level changed" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "eyeLED:eyeLED\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"eyeLED:eyeLED\|lpm_mult:Mult0\"" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0011.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_0011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0011 " "Info: Found entity 1: mult_0011" {  } { { "db/mult_0011.tdf" "" { Text "H:/Logic/chipDispenser/db/mult_0011.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "maintenance:maintenance\|positionGreenBlue\[3\] maintenance:maintenance\|positionGreenBlue\[5\] " "Info: Duplicate register \"maintenance:maintenance\|positionGreenBlue\[3\]\" merged to single register \"maintenance:maintenance\|positionGreenBlue\[5\]\", power-up level changed" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "maintenance:maintenance\|positionRedBlue\[1\] maintenance:maintenance\|positionRedBlue\[7\] " "Info: Duplicate register \"maintenance:maintenance\|positionRedBlue\[1\]\" merged to single register \"maintenance:maintenance\|positionRedBlue\[7\]\", power-up level changed" {  } { { "maintenance.v" "" { Text "H:/Logic/chipDispenser/maintenance.v" 59 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "dispense:dispense\|dispenseServoRed\[3\] data_in VCC " "Warning: Reduced register \"dispense:dispense\|dispenseServoRed\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoBinRecycle\[0\] data_in GND " "Warning: Reduced register \"sort:inst6\|sortServoBinRecycle\[0\]\" with stuck data_in port to stuck value GND" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "sort:inst6\|sortServoBinRecycle\[2\] data_in VCC " "Warning: Reduced register \"sort:inst6\|sortServoBinRecycle\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:RedServo\|RxD_data_reg\[3\] High " "Info: Power-up level of register \"RCServo:RedServo\|RxD_data_reg\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedServo\|RxD_data_reg\[3\] data_in VCC " "Warning: Reduced register \"RCServo:RedServo\|RxD_data_reg\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:BinRecycleServo\|RxD_data_reg\[0\] data_in GND " "Warning: Reduced register \"RCServo:BinRecycleServo\|RxD_data_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:BinRecycleServo\|RxD_data_reg\[2\] High " "Info: Power-up level of register \"RCServo:BinRecycleServo\|RxD_data_reg\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:BinRecycleServo\|RxD_data_reg\[2\] data_in VCC " "Warning: Reduced register \"RCServo:BinRecycleServo\|RxD_data_reg\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 7 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:RedServo\|RCServo_position\[3\] High " "Info: Power-up level of register \"RCServo:RedServo\|RCServo_position\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:RedServo\|RCServo_position\[3\] data_in VCC " "Warning: Reduced register \"RCServo:RedServo\|RCServo_position\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:BinRecycleServo\|RCServo_position\[0\] data_in GND " "Warning: Reduced register \"RCServo:BinRecycleServo\|RCServo_position\[0\]\" with stuck data_in port to stuck value GND" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "RCServo:BinRecycleServo\|RCServo_position\[2\] High " "Info: Power-up level of register \"RCServo:BinRecycleServo\|RCServo_position\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "RCServo:BinRecycleServo\|RCServo_position\[2\] data_in VCC " "Warning: Reduced register \"RCServo:BinRecycleServo\|RCServo_position\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "RCServo.v" "" { Text "H:/Logic/chipDispenser/RCServo.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "results\[2\] GND " "Warning: Pin \"results\[2\]\" stuck at GND" {  } { { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 816 928 1104 832 "results\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 84 " "Info: 84 registers lost all their fanouts during netlist optimizations. The first 84 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[7\] " "Info: Register \"inst3/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[6\] " "Info: Register \"inst3/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[5\] " "Info: Register \"inst3/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[4\] " "Info: Register \"inst3/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[3\] " "Info: Register \"inst3/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[2\] " "Info: Register \"inst3/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[1\] " "Info: Register \"inst3/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkCount\[0\] " "Info: Register \"inst3/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst3/ClkTick " "Info: Register \"inst3/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[7\] " "Info: Register \"inst/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[6\] " "Info: Register \"inst/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[5\] " "Info: Register \"inst/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[4\] " "Info: Register \"inst/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[3\] " "Info: Register \"inst/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[2\] " "Info: Register \"inst/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[1\] " "Info: Register \"inst/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkCount\[0\] " "Info: Register \"inst/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst/ClkTick " "Info: Register \"inst/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[7\] " "Info: Register \"GreenOtherServo/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[6\] " "Info: Register \"GreenOtherServo/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[5\] " "Info: Register \"GreenOtherServo/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[4\] " "Info: Register \"GreenOtherServo/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[3\] " "Info: Register \"GreenOtherServo/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[2\] " "Info: Register \"GreenOtherServo/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[1\] " "Info: Register \"GreenOtherServo/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkCount\[0\] " "Info: Register \"GreenOtherServo/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenOtherServo/ClkTick " "Info: Register \"GreenOtherServo/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[7\] " "Info: Register \"RedBlueServo/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[6\] " "Info: Register \"RedBlueServo/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[5\] " "Info: Register \"RedBlueServo/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[4\] " "Info: Register \"RedBlueServo/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[3\] " "Info: Register \"RedBlueServo/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[2\] " "Info: Register \"RedBlueServo/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[1\] " "Info: Register \"RedBlueServo/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkCount\[0\] " "Info: Register \"RedBlueServo/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedBlueServo/ClkTick " "Info: Register \"RedBlueServo/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[7\] " "Info: Register \"BinRecycleServo/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[6\] " "Info: Register \"BinRecycleServo/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[5\] " "Info: Register \"BinRecycleServo/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[4\] " "Info: Register \"BinRecycleServo/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[3\] " "Info: Register \"BinRecycleServo/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[2\] " "Info: Register \"BinRecycleServo/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[1\] " "Info: Register \"BinRecycleServo/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkCount\[0\] " "Info: Register \"BinRecycleServo/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BinRecycleServo/ClkTick " "Info: Register \"BinRecycleServo/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[7\] " "Info: Register \"RedServo/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[6\] " "Info: Register \"RedServo/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[5\] " "Info: Register \"RedServo/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[4\] " "Info: Register \"RedServo/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[3\] " "Info: Register \"RedServo/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[2\] " "Info: Register \"RedServo/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[1\] " "Info: Register \"RedServo/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkCount\[0\] " "Info: Register \"RedServo/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RedServo/ClkTick " "Info: Register \"RedServo/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[7\] " "Info: Register \"GreenBlueServo/ClkCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[6\] " "Info: Register \"GreenBlueServo/ClkCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[5\] " "Info: Register \"GreenBlueServo/ClkCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[4\] " "Info: Register \"GreenBlueServo/ClkCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[3\] " "Info: Register \"GreenBlueServo/ClkCount\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[2\] " "Info: Register \"GreenBlueServo/ClkCount\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[1\] " "Info: Register \"GreenBlueServo/ClkCount\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkCount\[0\] " "Info: Register \"GreenBlueServo/ClkCount\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GreenBlueServo/ClkTick " "Info: Register \"GreenBlueServo/ClkTick\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "head/state~7 " "Info: Register \"head/state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "head/state~8 " "Info: Register \"head/state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "eyeLED/state~7 " "Info: Register \"eyeLED/state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "eyeLED/state~8 " "Info: Register \"eyeLED/state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED3/state~9 " "Info: Register \"flashLED3/state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED2/state~9 " "Info: Register \"flashLED2/state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED1/state~9 " "Info: Register \"flashLED1/state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst6/state~297 " "Info: Register \"inst6/state~297\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst6/state~298 " "Info: Register \"inst6/state~298\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst6/state~299 " "Info: Register \"inst6/state~299\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "inst6/state~300 " "Info: Register \"inst6/state~300\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dispense/state~141 " "Info: Register \"dispense/state~141\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dispense/state~142 " "Info: Register \"dispense/state~142\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dispense/state~143 " "Info: Register \"dispense/state~143\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dispense/state~144 " "Info: Register \"dispense/state~144\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED2/state.000 " "Info: Register \"flashLED2/state.000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED2/state.green " "Info: Register \"flashLED2/state.green\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED2/state.blue " "Info: Register \"flashLED2/state.blue\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED3/state.000 " "Info: Register \"flashLED3/state.000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED3/state.green " "Info: Register \"flashLED3/state.green\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "flashLED3/state.blue " "Info: Register \"flashLED3/state.blue\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "964 " "Info: Implemented 964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Info: Implemented 44 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "910 " "Info: Implemented 910 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 16:53:12 2014 " "Info: Processing ended: Mon Dec 01 16:53:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 16:53:13 2014 " "Info: Processing started: Mon Dec 01 16:53:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chipDispenser -c controller " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off chipDispenser -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "controller EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"controller\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1382 Top " "Info: Previous placement does not exist for 1382 of 1382 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Extra Info: Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "5 " "Extra Info: Created 5 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.902 ns register register " "Info: Estimated most critical path is register to register delay of 8.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dispense:dispense\|pause\[7\] 1 REG LAB_X38_Y17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y17; Fanout = 4; REG Node = 'dispense:dispense\|pause\[7\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispense:dispense|pause[7] } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.521 ns) 1.322 ns dispense:dispense\|LessThan0~305 2 COMB LAB_X38_Y18 2 " "Info: 2: + IC(0.801 ns) + CELL(0.521 ns) = 1.322 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'dispense:dispense\|LessThan0~305'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { dispense:dispense|pause[7] dispense:dispense|LessThan0~305 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.322 ns) 2.583 ns dispense:dispense\|LessThan2~303 3 COMB LAB_X37_Y17 1 " "Info: 3: + IC(0.939 ns) + CELL(0.322 ns) = 2.583 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'dispense:dispense\|LessThan2~303'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { dispense:dispense|LessThan0~305 dispense:dispense|LessThan2~303 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 3.258 ns dispense:dispense\|LessThan2~304 4 COMB LAB_X37_Y17 1 " "Info: 4: + IC(0.154 ns) + CELL(0.521 ns) = 3.258 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'dispense:dispense\|LessThan2~304'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { dispense:dispense|LessThan2~303 dispense:dispense|LessThan2~304 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.542 ns) 3.931 ns dispense:dispense\|LessThan2~305 5 COMB LAB_X37_Y17 1 " "Info: 5: + IC(0.131 ns) + CELL(0.542 ns) = 3.931 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'dispense:dispense\|LessThan2~305'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { dispense:dispense|LessThan2~304 dispense:dispense|LessThan2~305 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 5.182 ns dispense:dispense\|LessThan2~306 6 COMB LAB_X37_Y16 5 " "Info: 6: + IC(0.706 ns) + CELL(0.545 ns) = 5.182 ns; Loc. = LAB_X37_Y16; Fanout = 5; COMB Node = 'dispense:dispense\|LessThan2~306'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { dispense:dispense|LessThan2~305 dispense:dispense|LessThan2~306 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 6.092 ns dispense:dispense\|pause\[9\]~1146 7 COMB LAB_X38_Y16 1 " "Info: 7: + IC(0.732 ns) + CELL(0.178 ns) = 6.092 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'dispense:dispense\|pause\[9\]~1146'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { dispense:dispense|LessThan2~306 dispense:dispense|pause[9]~1146 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 6.768 ns dispense:dispense\|pause\[9\]~1139 8 COMB LAB_X38_Y16 1 " "Info: 8: + IC(0.354 ns) + CELL(0.322 ns) = 6.768 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'dispense:dispense\|pause\[9\]~1139'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { dispense:dispense|pause[9]~1146 dispense:dispense|pause[9]~1139 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 7.444 ns dispense:dispense\|pause\[9\]~1140 9 COMB LAB_X38_Y16 25 " "Info: 9: + IC(0.354 ns) + CELL(0.322 ns) = 7.444 ns; Loc. = LAB_X38_Y16; Fanout = 25; COMB Node = 'dispense:dispense\|pause\[9\]~1140'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { dispense:dispense|pause[9]~1139 dispense:dispense|pause[9]~1140 } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.580 ns) 8.902 ns dispense:dispense\|pause\[11\] 10 REG LAB_X38_Y17 5 " "Info: 10: + IC(0.878 ns) + CELL(0.580 ns) = 8.902 ns; Loc. = LAB_X38_Y17; Fanout = 5; REG Node = 'dispense:dispense\|pause\[11\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { dispense:dispense|pause[9]~1140 dispense:dispense|pause[11] } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.853 ns ( 43.28 % ) " "Info: Total cell delay = 3.853 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.049 ns ( 56.72 % ) " "Info: Total interconnect delay = 5.049 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { dispense:dispense|pause[7] dispense:dispense|LessThan0~305 dispense:dispense|LessThan2~303 dispense:dispense|LessThan2~304 dispense:dispense|LessThan2~305 dispense:dispense|LessThan2~306 dispense:dispense|pause[9]~1146 dispense:dispense|pause[9]~1139 dispense:dispense|pause[9]~1140 dispense:dispense|pause[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 3 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 3%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y0 X37_Y13 " "Info: The peak interconnect region extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redEyeLED 0 " "Info: Pin \"redEyeLED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mouthServo 0 " "Info: Pin \"mouthServo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "results\[2\] GND " "Info: Pin results\[2\] has GND driving its datain port" {  } { { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 816 928 1104 832 "results\[2..0\]" "" } } } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "results\[2\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { results[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { results[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Logic/chipDispenser/controller.fit.smsg " "Info: Generated suppressed messages file H:/Logic/chipDispenser/controller.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Allocated 253 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 16:53:21 2014 " "Info: Processing ended: Mon Dec 01 16:53:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 16:53:23 2014 " "Info: Processing started: Mon Dec 01 16:53:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chipDispenser -c controller " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off chipDispenser -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Allocated 198 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 16:53:29 2014 " "Info: Processing ended: Mon Dec 01 16:53:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 16:53:30 2014 " "Info: Processing started: Mon Dec 01 16:53:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off chipDispenser -c controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off chipDispenser -c controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register eyeLED:eyeLED\|pause\[10\] register eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 11.707 ns " "Info: Slack time is 11.707 ns for clock \"clk\" between source register \"eyeLED:eyeLED\|pause\[10\]\" and destination register \"eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.58 MHz 8.293 ns " "Info: Fmax is 120.58 MHz (period= 8.293 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.867 ns + Largest register register " "Info: + Largest register to register requirement is 19.867 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.198 ns + Largest " "Info: + Largest clock skew is 0.198 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.052 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.872 ns) 3.052 ns eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 3 REG DSPMULT_X28_Y8_N0 9 " "Info: 3: + IC(0.916 ns) + CELL(0.872 ns) = 3.052 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 9; REG Node = 'eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 62.19 % ) " "Info: Total cell delay = 1.898 ns ( 62.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 37.81 % ) " "Info: Total interconnect delay = 1.154 ns ( 37.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns eyeLED:eyeLED\|pause\[10\] 3 REG LCFF_X33_Y5_N25 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X33_Y5_N25; Fanout = 6; REG Node = 'eyeLED:eyeLED\|pause\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.054 ns - " "Info: - Micro setup delay of destination is 0.054 ns" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.160 ns - Longest register register " "Info: - Longest register to register delay is 8.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eyeLED:eyeLED\|pause\[10\] 1 REG LCFF_X33_Y5_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y5_N25; Fanout = 6; REG Node = 'eyeLED:eyeLED\|pause\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.322 ns) 1.842 ns eyeLED:eyeLED\|LessThan4~686 2 COMB LCCOMB_X30_Y4_N18 1 " "Info: 2: + IC(1.520 ns) + CELL(0.322 ns) = 1.842 ns; Loc. = LCCOMB_X30_Y4_N18; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~686'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.317 ns eyeLED:eyeLED\|LessThan4~687 3 COMB LCCOMB_X30_Y4_N4 1 " "Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 2.317 ns; Loc. = LCCOMB_X30_Y4_N4; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~687'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 2.943 ns eyeLED:eyeLED\|LessThan4~688 4 COMB LCCOMB_X30_Y4_N22 1 " "Info: 4: + IC(0.304 ns) + CELL(0.322 ns) = 2.943 ns; Loc. = LCCOMB_X30_Y4_N22; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~688'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 3.415 ns eyeLED:eyeLED\|LessThan4~689 5 COMB LCCOMB_X30_Y4_N30 1 " "Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 3.415 ns; Loc. = LCCOMB_X30_Y4_N30; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~689'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 3.883 ns eyeLED:eyeLED\|LessThan4~690 6 COMB LCCOMB_X30_Y4_N20 6 " "Info: 6: + IC(0.290 ns) + CELL(0.178 ns) = 3.883 ns; Loc. = LCCOMB_X30_Y4_N20; Fanout = 6; COMB Node = 'eyeLED:eyeLED\|LessThan4~690'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.322 ns) 4.538 ns eyeLED:eyeLED\|LessThan4~691 7 COMB LCCOMB_X30_Y4_N24 2 " "Info: 7: + IC(0.333 ns) + CELL(0.322 ns) = 4.538 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 2; COMB Node = 'eyeLED:eyeLED\|LessThan4~691'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.542 ns) 5.413 ns eyeLED:eyeLED\|colourSelect\[4\]~519 8 COMB LCCOMB_X30_Y4_N28 2 " "Info: 8: + IC(0.333 ns) + CELL(0.542 ns) = 5.413 ns; Loc. = LCCOMB_X30_Y4_N28; Fanout = 2; COMB Node = 'eyeLED:eyeLED\|colourSelect\[4\]~519'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 5.890 ns eyeLED:eyeLED\|colourSelect\[4\]~520 9 COMB LCCOMB_X30_Y4_N6 9 " "Info: 9: + IC(0.299 ns) + CELL(0.178 ns) = 5.890 ns; Loc. = LCCOMB_X30_Y4_N6; Fanout = 9; COMB Node = 'eyeLED:eyeLED\|colourSelect\[4\]~520'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(1.119 ns) 8.160 ns eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 10 REG DSPMULT_X28_Y8_N0 9 " "Info: 10: + IC(1.151 ns) + CELL(1.119 ns) = 8.160 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 9; REG Node = 'eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.339 ns ( 40.92 % ) " "Info: Total cell delay = 3.339 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.821 ns ( 59.08 % ) " "Info: Total interconnect delay = 4.821 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 1.520ns 0.297ns 0.304ns 0.294ns 0.290ns 0.333ns 0.333ns 0.299ns 1.151ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.542ns 0.178ns 1.119ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[10] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.160 ns" { eyeLED:eyeLED|pause[10] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 1.520ns 0.297ns 0.304ns 0.294ns 0.290ns 0.333ns 0.333ns 0.299ns 1.151ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.542ns 0.178ns 1.119ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sort:inst6\|redLED\[0\] register sort:inst6\|redLED\[0\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"clk\" between source register \"sort:inst6\|redLED\[0\]\" and destination register \"sort:inst6\|redLED\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sort:inst6\|redLED\[0\] 1 REG LCFF_X34_Y14_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns sort:inst6\|Selector16~166 2 COMB LCCOMB_X34_Y14_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 1; COMB Node = 'sort:inst6\|Selector16~166'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X34_Y14_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X34_Y14_N7 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X34_Y14_N7 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X34_Y14_N7; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "controller:controller\|mbedInput_reg\[6\] mbed\[0\] clk 9.264 ns register " "Info: tsu for register \"controller:controller\|mbedInput_reg\[6\]\" (data pin = \"mbed\[0\]\", clock pin = \"clk\") is 9.264 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.166 ns + Longest pin register " "Info: + Longest pin to register delay is 12.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns mbed\[0\] 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'mbed\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 624 -216 -48 640 "mbed\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.217 ns) + CELL(0.322 ns) 7.402 ns multiplexerSeven:mux7\|controllerOutput\[0\]~44 2 COMB LCCOMB_X35_Y15_N10 2 " "Info: 2: + IC(6.217 ns) + CELL(0.322 ns) = 7.402 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 2; COMB Node = 'multiplexerSeven:mux7\|controllerOutput\[0\]~44'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { mbed[0] multiplexerSeven:mux7|controllerOutput[0]~44 } "NODE_NAME" } } { "multiplexerSeven.v" "" { Text "H:/Logic/chipDispenser/multiplexerSeven.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.512 ns) 9.074 ns controller:controller\|Equal0~213 3 COMB LCCOMB_X35_Y13_N2 1 " "Info: 3: + IC(1.160 ns) + CELL(0.512 ns) = 9.074 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 1; COMB Node = 'controller:controller\|Equal0~213'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.322 ns) 10.527 ns controller:controller\|Equal0~216 4 COMB LCCOMB_X34_Y12_N0 37 " "Info: 4: + IC(1.131 ns) + CELL(0.322 ns) = 10.527 ns; Loc. = LCCOMB_X34_Y12_N0; Fanout = 37; COMB Node = 'controller:controller\|Equal0~216'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { controller:controller|Equal0~213 controller:controller|Equal0~216 } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.758 ns) 12.166 ns controller:controller\|mbedInput_reg\[6\] 5 REG LCFF_X35_Y15_N25 2 " "Info: 5: + IC(0.881 ns) + CELL(0.758 ns) = 12.166 ns; Loc. = LCFF_X35_Y15_N25; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 22.83 % ) " "Info: Total cell delay = 2.777 ns ( 22.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.389 ns ( 77.17 % ) " "Info: Total interconnect delay = 9.389 ns ( 77.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.166 ns" { mbed[0] multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.166 ns" { mbed[0] mbed[0]~combout multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 6.217ns 1.160ns 1.131ns 0.881ns } { 0.000ns 0.863ns 0.322ns 0.512ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns controller:controller\|mbedInput_reg\[6\] 3 REG LCFF_X35_Y15_N25 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X35_Y15_N25; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.166 ns" { mbed[0] multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.166 ns" { mbed[0] mbed[0]~combout multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 6.217ns 1.160ns 1.131ns 0.881ns } { 0.000ns 0.863ns 0.322ns 0.512ns 0.322ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk blueLED1 flashLED:flashLED1\|blueLED1 10.378 ns register " "Info: tco from clock \"clk\" to destination pin \"blueLED1\" through register \"flashLED:flashLED1\|blueLED1\" is 10.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns flashLED:flashLED1\|blueLED1 3 REG LCFF_X16_Y25_N7 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y25_N7; Fanout = 7; REG Node = 'flashLED:flashLED1\|blueLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl flashLED:flashLED1|blueLED1 } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.247 ns + Longest register pin " "Info: + Longest register to pin delay is 7.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flashLED:flashLED1\|blueLED1 1 REG LCFF_X16_Y25_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N7; Fanout = 7; REG Node = 'flashLED:flashLED1\|blueLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.407 ns) + CELL(2.840 ns) 7.247 ns blueLED1 2 PIN PIN_N21 0 " "Info: 2: + IC(4.407 ns) + CELL(2.840 ns) = 7.247 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'blueLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 760 -16 160 776 "blueLED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 39.19 % ) " "Info: Total cell delay = 2.840 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.407 ns ( 60.81 % ) " "Info: Total interconnect delay = 4.407 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } { 0.000ns 4.407ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl flashLED:flashLED1|blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl flashLED:flashLED1|blueLED1 } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.247 ns" { flashLED:flashLED1|blueLED1 blueLED1 } { 0.000ns 4.407ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "select\[0\] mbedOutput\[0\] 14.657 ns Longest " "Info: Longest tpd from source pin \"select\[0\]\" to destination pin \"mbedOutput\[0\]\" is 14.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[0\] 1 PIN PIN_A18 27 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A18; Fanout = 27; PIN Node = 'select\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 576 -200 -32 592 "select\[0..0\]" "" } { 120 520 592 136 "select\[0..0\]" "" } { 525 0 16 584 "select\[0..0\]" "" } { 1016 1384 1456 1032 "select\[0..0\]" "" } { 600 352 424 616 "select\[0..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.044 ns) + CELL(0.491 ns) 8.408 ns multiplexerOutput:muxOut\|muxOut\[0\]~33 2 COMB LCCOMB_X34_Y12_N20 1 " "Info: 2: + IC(7.044 ns) + CELL(0.491 ns) = 8.408 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 1; COMB Node = 'multiplexerOutput:muxOut\|muxOut\[0\]~33'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { select[0] multiplexerOutput:muxOut|muxOut[0]~33 } "NODE_NAME" } } { "multiplexerOutput.v" "" { Text "H:/Logic/chipDispenser/multiplexerOutput.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.223 ns) + CELL(3.026 ns) 14.657 ns mbedOutput\[0\] 3 PIN PIN_A20 0 " "Info: 3: + IC(3.223 ns) + CELL(3.026 ns) = 14.657 ns; Loc. = PIN_A20; Fanout = 0; PIN Node = 'mbedOutput\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.249 ns" { multiplexerOutput:muxOut|muxOut[0]~33 mbedOutput[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 1024 1784 1965 1040 "mbedOutput\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.390 ns ( 29.95 % ) " "Info: Total cell delay = 4.390 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.267 ns ( 70.05 % ) " "Info: Total interconnect delay = 10.267 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.657 ns" { select[0] multiplexerOutput:muxOut|muxOut[0]~33 mbedOutput[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.657 ns" { select[0] select[0]~combout multiplexerOutput:muxOut|muxOut[0]~33 mbedOutput[0] } { 0.000ns 0.000ns 7.044ns 3.223ns } { 0.000ns 0.873ns 0.491ns 3.026ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "controller:controller\|mbedInput_reg\[2\] mbed\[2\] clk -3.701 ns register " "Info: th for register \"controller:controller\|mbedInput_reg\[2\]\" (data pin = \"mbed\[2\]\", clock pin = \"clk\") is -3.701 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns controller:controller\|mbedInput_reg\[2\] 3 REG LCFF_X35_Y15_N9 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X35_Y15_N9; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.851 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns mbed\[2\] 1 PIN PIN_A15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'mbed\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed[2] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 624 -216 -48 640 "mbed\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.714 ns) + CELL(0.178 ns) 6.755 ns multiplexerSeven:mux7\|controllerOutput\[2\]~46 2 COMB LCCOMB_X35_Y15_N8 2 " "Info: 2: + IC(5.714 ns) + CELL(0.178 ns) = 6.755 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 2; COMB Node = 'multiplexerSeven:mux7\|controllerOutput\[2\]~46'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { mbed[2] multiplexerSeven:mux7|controllerOutput[2]~46 } "NODE_NAME" } } { "multiplexerSeven.v" "" { Text "H:/Logic/chipDispenser/multiplexerSeven.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.851 ns controller:controller\|mbedInput_reg\[2\] 3 REG LCFF_X35_Y15_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.851 ns; Loc. = LCFF_X35_Y15_N9; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 16.60 % ) " "Info: Total cell delay = 1.137 ns ( 16.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.714 ns ( 83.40 % ) " "Info: Total interconnect delay = 5.714 ns ( 83.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { mbed[2] multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.851 ns" { mbed[2] mbed[2]~combout multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 5.714ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.851 ns" { mbed[2] multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.851 ns" { mbed[2] mbed[2]~combout multiplexerSeven:mux7|controllerOutput[2]~46 controller:controller|mbedInput_reg[2] } { 0.000ns 0.000ns 5.714ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 16:53:32 2014 " "Info: Processing ended: Mon Dec 01 16:53:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Info: Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
