;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #0, #104
	ADD <-30, 9
	SPL 0, <332
	JMN 0, <332
	ADD 20, <100
	ADD <-30, 9
	SLT <300, 94
	JMP 300, 91
	SPL 0, <332
	SPL -20, @6
	SUB 100, 300
	JMN 0, <332
	ADD 210, 30
	DAT <0, #-4
	ADD 210, 30
	ADD 210, 30
	SUB #5, -0
	SUB 110, 300
	SUB -605, @-0
	DJN 300, 90
	SUB -207, <-120
	JMZ 100, 10
	SUB @0, @2
	SLT @-30, 9
	SUB 305, 50
	ADD -1, <-20
	MOV -1, <-20
	SUB 305, 50
	SLT <300, 90
	SUB @127, 106
	ADD 2, 532
	SUB #0, -33
	SPL 0, <332
	SUB #0, -33
	ADD <-30, 9
	CMP -207, <-120
	ADD <-30, 9
	SPL -0
	SUB #5, -0
	SLT #320, 99
	DJN 300, 90
	DJN 300, 90
	DJN 300, 90
	SUB 2, 532
	DAT <0, #-4
