Emulation Examples
==================================
This section contains Emulation Examples.

 __Examples Table__ 

Example        | Description           | Key Concepts / Keywords 
---------------|-----------------------|-------------------------
[aie_adder_ps_on_x86/][]|This example demonstrates how a user can run the PS App as an x86 process instead of ARM process for an AIE design.|__Key__ __Concepts__<br> - [Compiling and Linking for x86](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Compiling-and-Linking-for-x86)<br> - [Compiling and Linking for Arm](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Compiling-and-Linking-for-Arm)<br> - [AI Engine](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/AI-Engine/Programmable-Logic-Integration)<br> - [Adaptive Data Flow](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Adaptive-Data-Flow-Graph-Specification-Reference)<br> - [Graph](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/graph)<br>__Keywords__<br> - [aiecompiler](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Compiling-an-AI-Engine-Graph-Application)<br> - [aiesimulator](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Simulating-an-AI-Engine-Graph-Application)<br> - [stream_connect](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Specifying-Streaming-Connections-between-Compute-Units)
[aie_baremetal/][]|This is simple AIE example to demonstrate Vitis Bare-Metal Emulation flow on versal platform.|__Key__ __Concepts__<br> - [Building a Bare-Metal System](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Building-a-Bare-Metal-System)<br>
[external_io_cpp/][]|This example will demonstrate emulation of Xilinx Device's IO with a C++ based external process .|__Key__ __Concepts__<br> - [Traffic Generator](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [Traffic generation using C++](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Writing-Traffic-Generators-in-C)<br>__Keywords__<br> - [sim_ipc_axis_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [sim_ipc_axis_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [gt_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [gt_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)
[external_io_py/][]|This example will demonstrate emulation of Xilinx Device's IO with a Python based external process.|__Key__ __Concepts__<br> - [Traffic Generator](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [Traffic generation using Python](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Writing-Traffic-Generators-in-Python)<br>__Keywords__<br> - [sim_ipc_axis_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [sim_ipc_axis_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [gt_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [gt_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)
[platform_validate/][]|This is simple example of vector addition to demonstrate Vitis Bare-Metal Emulation test on versal platform.|__Key__ __Concepts__<br> - [Building a Bare-Metal System](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Building-a-Bare-Metal-System)<br>
[ps_on_x86/][]|This example demonstrates how a user can run the PS App as an x86 process instead of ARM process.|__Key__ __Concepts__<br> - [Compiling and Linking for x86](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Compiling-and-Linking-for-x86)<br> - [Compiling and Linking for Arm](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Compiling-and-Linking-for-Arm)<br>
[stream_func_mode/][]|This example demonstrates how a user can run functional model of HLS kernel in HW Emulation.|__Key__ __Concepts__<br> - Emulation Functional mode<br>__Keywords__<br> - emulationMode=func
[systemc_vadd/][]|This is simple example of vector addition to describe usage of custom SystemC in Vitis Environment.|__Key__ __Concepts__<br> - [SystemC](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Working-with-SystemC-Models)<br>__Keywords__<br> - [create_sc_xo](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Working-with-SystemC-Models)<br> - [xtlm_ap_ctrl_hs](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Coding-a-SystemC-Model)

[.]:.
[aie_adder_ps_on_x86/]:aie_adder_ps_on_x86/
[aie_baremetal/]:aie_baremetal/
[external_io_cpp/]:external_io_cpp/
[external_io_py/]:external_io_py/
[platform_validate/]:platform_validate/
[ps_on_x86/]:ps_on_x86/
[stream_func_mode/]:stream_func_mode/
[systemc_vadd/]:systemc_vadd/
