
well-monitor-2-bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007244  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a0  080073e4  080073e4  000083e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d84  08007d84  00009e80  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d84  08007d84  00008d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d8c  08007d8c  00009e80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d8c  08007d8c  00008d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d90  08007d90  00008d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  08007d94  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .app_metadata 00000058  08007e28  08007e28  00009e28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .bss          0000150c  20000090  20000090  0000a090  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  2000159c  2000159c  0000a090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009e80  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c96e  00000000  00000000  00009eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000289a  00000000  00000000  0001681e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad8  00000000  00000000  000190b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a85  00000000  00000000  00019b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef02  00000000  00000000  00030615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087078  00000000  00000000  0003f517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c658f  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 00000836  00000000  00000000  000c65d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003204  00000000  00000000  000c6e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  000ca00c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080073cc 	.word	0x080073cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	080073cc 	.word	0x080073cc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460f      	mov	r7, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	468c      	mov	ip, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d148      	bne.n	8000382 <__udivmoddi4+0xa2>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4616      	mov	r6, r2
 80002f4:	d961      	bls.n	80003ba <__udivmoddi4+0xda>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b14b      	cbz	r3, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c3 0220 	rsb	r2, r3, #32
 8000300:	fa01 fc03 	lsl.w	ip, r1, r3
 8000304:	fa20 f202 	lsr.w	r2, r0, r2
 8000308:	409e      	lsls	r6, r3
 800030a:	ea42 0c0c 	orr.w	ip, r2, ip
 800030e:	409c      	lsls	r4, r3
 8000310:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000314:	b2b7      	uxth	r7, r6
 8000316:	fbbc f1fe 	udiv	r1, ip, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e cc11 	mls	ip, lr, r1, ip
 8000320:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000324:	fb01 f007 	mul.w	r0, r1, r7
 8000328:	4290      	cmp	r0, r2
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18b2      	adds	r2, r6, r2
 800032e:	f101 3cff 	add.w	ip, r1, #4294967295
 8000332:	f080 80ee 	bcs.w	8000512 <__udivmoddi4+0x232>
 8000336:	4290      	cmp	r0, r2
 8000338:	f240 80eb 	bls.w	8000512 <__udivmoddi4+0x232>
 800033c:	3902      	subs	r1, #2
 800033e:	4432      	add	r2, r6
 8000340:	1a12      	subs	r2, r2, r0
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb2 f0fe 	udiv	r0, r2, lr
 8000348:	fb0e 2210 	mls	r2, lr, r0, r2
 800034c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000350:	fb00 f707 	mul.w	r7, r0, r7
 8000354:	42a7      	cmp	r7, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	1934      	adds	r4, r6, r4
 800035a:	f100 32ff 	add.w	r2, r0, #4294967295
 800035e:	f080 80da 	bcs.w	8000516 <__udivmoddi4+0x236>
 8000362:	42a7      	cmp	r7, r4
 8000364:	f240 80d7 	bls.w	8000516 <__udivmoddi4+0x236>
 8000368:	4434      	add	r4, r6
 800036a:	3802      	subs	r0, #2
 800036c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000370:	1be4      	subs	r4, r4, r7
 8000372:	2100      	movs	r1, #0
 8000374:	b11d      	cbz	r5, 800037e <__udivmoddi4+0x9e>
 8000376:	40dc      	lsrs	r4, r3
 8000378:	2300      	movs	r3, #0
 800037a:	e9c5 4300 	strd	r4, r3, [r5]
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	428b      	cmp	r3, r1
 8000384:	d906      	bls.n	8000394 <__udivmoddi4+0xb4>
 8000386:	b10d      	cbz	r5, 800038c <__udivmoddi4+0xac>
 8000388:	e9c5 0100 	strd	r0, r1, [r5]
 800038c:	2100      	movs	r1, #0
 800038e:	4608      	mov	r0, r1
 8000390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000394:	fab3 f183 	clz	r1, r3
 8000398:	2900      	cmp	r1, #0
 800039a:	d148      	bne.n	800042e <__udivmoddi4+0x14e>
 800039c:	42bb      	cmp	r3, r7
 800039e:	d302      	bcc.n	80003a6 <__udivmoddi4+0xc6>
 80003a0:	4282      	cmp	r2, r0
 80003a2:	f200 8107 	bhi.w	80005b4 <__udivmoddi4+0x2d4>
 80003a6:	1a84      	subs	r4, r0, r2
 80003a8:	eb67 0203 	sbc.w	r2, r7, r3
 80003ac:	2001      	movs	r0, #1
 80003ae:	4694      	mov	ip, r2
 80003b0:	2d00      	cmp	r5, #0
 80003b2:	d0e4      	beq.n	800037e <__udivmoddi4+0x9e>
 80003b4:	e9c5 4c00 	strd	r4, ip, [r5]
 80003b8:	e7e1      	b.n	800037e <__udivmoddi4+0x9e>
 80003ba:	2a00      	cmp	r2, #0
 80003bc:	f000 8092 	beq.w	80004e4 <__udivmoddi4+0x204>
 80003c0:	fab2 f382 	clz	r3, r2
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	f040 80a8 	bne.w	800051a <__udivmoddi4+0x23a>
 80003ca:	1a8a      	subs	r2, r1, r2
 80003cc:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 80003d0:	fa1f fc86 	uxth.w	ip, r6
 80003d4:	2101      	movs	r1, #1
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fbb2 f7fe 	udiv	r7, r2, lr
 80003dc:	fb0e 2217 	mls	r2, lr, r7, r2
 80003e0:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 80003e4:	fb0c f007 	mul.w	r0, ip, r7
 80003e8:	4290      	cmp	r0, r2
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ec:	18b2      	adds	r2, r6, r2
 80003ee:	f107 38ff 	add.w	r8, r7, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4290      	cmp	r0, r2
 80003f6:	f200 80e2 	bhi.w	80005be <__udivmoddi4+0x2de>
 80003fa:	4647      	mov	r7, r8
 80003fc:	1a12      	subs	r2, r2, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb2 f0fe 	udiv	r0, r2, lr
 8000404:	fb0e 2210 	mls	r2, lr, r0, r2
 8000408:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800040c:	fb0c fc00 	mul.w	ip, ip, r0
 8000410:	45a4      	cmp	ip, r4
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	1934      	adds	r4, r6, r4
 8000416:	f100 32ff 	add.w	r2, r0, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	45a4      	cmp	ip, r4
 800041e:	f200 80cb 	bhi.w	80005b8 <__udivmoddi4+0x2d8>
 8000422:	4610      	mov	r0, r2
 8000424:	eba4 040c 	sub.w	r4, r4, ip
 8000428:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800042c:	e7a2      	b.n	8000374 <__udivmoddi4+0x94>
 800042e:	f1c1 0620 	rsb	r6, r1, #32
 8000432:	408b      	lsls	r3, r1
 8000434:	fa22 fc06 	lsr.w	ip, r2, r6
 8000438:	ea4c 0c03 	orr.w	ip, ip, r3
 800043c:	fa07 f401 	lsl.w	r4, r7, r1
 8000440:	fa20 f306 	lsr.w	r3, r0, r6
 8000444:	40f7      	lsrs	r7, r6
 8000446:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044a:	4323      	orrs	r3, r4
 800044c:	fa00 f801 	lsl.w	r8, r0, r1
 8000450:	fa1f fe8c 	uxth.w	lr, ip
 8000454:	fbb7 f0f9 	udiv	r0, r7, r9
 8000458:	0c1c      	lsrs	r4, r3, #16
 800045a:	fb09 7710 	mls	r7, r9, r0, r7
 800045e:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8000462:	fb00 f70e 	mul.w	r7, r0, lr
 8000466:	42a7      	cmp	r7, r4
 8000468:	fa02 f201 	lsl.w	r2, r2, r1
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x1a4>
 800046e:	eb1c 0404 	adds.w	r4, ip, r4
 8000472:	f100 3aff 	add.w	sl, r0, #4294967295
 8000476:	f080 809b 	bcs.w	80005b0 <__udivmoddi4+0x2d0>
 800047a:	42a7      	cmp	r7, r4
 800047c:	f240 8098 	bls.w	80005b0 <__udivmoddi4+0x2d0>
 8000480:	3802      	subs	r0, #2
 8000482:	4464      	add	r4, ip
 8000484:	1be4      	subs	r4, r4, r7
 8000486:	b29f      	uxth	r7, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8000494:	fb03 fe0e 	mul.w	lr, r3, lr
 8000498:	45a6      	cmp	lr, r4
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1d0>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f103 37ff 	add.w	r7, r3, #4294967295
 80004a4:	f080 8082 	bcs.w	80005ac <__udivmoddi4+0x2cc>
 80004a8:	45a6      	cmp	lr, r4
 80004aa:	d97f      	bls.n	80005ac <__udivmoddi4+0x2cc>
 80004ac:	3b02      	subs	r3, #2
 80004ae:	4464      	add	r4, ip
 80004b0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b4:	eba4 040e 	sub.w	r4, r4, lr
 80004b8:	fba0 e702 	umull	lr, r7, r0, r2
 80004bc:	42bc      	cmp	r4, r7
 80004be:	4673      	mov	r3, lr
 80004c0:	46b9      	mov	r9, r7
 80004c2:	d363      	bcc.n	800058c <__udivmoddi4+0x2ac>
 80004c4:	d060      	beq.n	8000588 <__udivmoddi4+0x2a8>
 80004c6:	b15d      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004c8:	ebb8 0203 	subs.w	r2, r8, r3
 80004cc:	eb64 0409 	sbc.w	r4, r4, r9
 80004d0:	fa04 f606 	lsl.w	r6, r4, r6
 80004d4:	fa22 f301 	lsr.w	r3, r2, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e74c      	b.n	800037e <__udivmoddi4+0x9e>
 80004e4:	0862      	lsrs	r2, r4, #1
 80004e6:	0848      	lsrs	r0, r1, #1
 80004e8:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004f2:	b28a      	uxth	r2, r1
 80004f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80004f8:	fbb3 f1f6 	udiv	r1, r3, r6
 80004fc:	07e4      	lsls	r4, r4, #31
 80004fe:	46b4      	mov	ip, r6
 8000500:	4637      	mov	r7, r6
 8000502:	46b6      	mov	lr, r6
 8000504:	231f      	movs	r3, #31
 8000506:	fbb0 f0f6 	udiv	r0, r0, r6
 800050a:	1bd2      	subs	r2, r2, r7
 800050c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000510:	e761      	b.n	80003d6 <__udivmoddi4+0xf6>
 8000512:	4661      	mov	r1, ip
 8000514:	e714      	b.n	8000340 <__udivmoddi4+0x60>
 8000516:	4610      	mov	r0, r2
 8000518:	e728      	b.n	800036c <__udivmoddi4+0x8c>
 800051a:	f1c3 0120 	rsb	r1, r3, #32
 800051e:	fa20 f201 	lsr.w	r2, r0, r1
 8000522:	409e      	lsls	r6, r3
 8000524:	fa27 f101 	lsr.w	r1, r7, r1
 8000528:	409f      	lsls	r7, r3
 800052a:	433a      	orrs	r2, r7
 800052c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8000530:	fa1f fc86 	uxth.w	ip, r6
 8000534:	fbb1 f7fe 	udiv	r7, r1, lr
 8000538:	fb0e 1017 	mls	r0, lr, r7, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000542:	fb07 f80c 	mul.w	r8, r7, ip
 8000546:	4588      	cmp	r8, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d93a      	bls.n	80005c4 <__udivmoddi4+0x2e4>
 800054e:	1871      	adds	r1, r6, r1
 8000550:	f107 30ff 	add.w	r0, r7, #4294967295
 8000554:	d201      	bcs.n	800055a <__udivmoddi4+0x27a>
 8000556:	4588      	cmp	r8, r1
 8000558:	d81f      	bhi.n	800059a <__udivmoddi4+0x2ba>
 800055a:	eba1 0108 	sub.w	r1, r1, r8
 800055e:	fbb1 f8fe 	udiv	r8, r1, lr
 8000562:	fb08 f70c 	mul.w	r7, r8, ip
 8000566:	fb0e 1118 	mls	r1, lr, r8, r1
 800056a:	b292      	uxth	r2, r2
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	42ba      	cmp	r2, r7
 8000572:	d22f      	bcs.n	80005d4 <__udivmoddi4+0x2f4>
 8000574:	18b2      	adds	r2, r6, r2
 8000576:	f108 31ff 	add.w	r1, r8, #4294967295
 800057a:	d2c6      	bcs.n	800050a <__udivmoddi4+0x22a>
 800057c:	42ba      	cmp	r2, r7
 800057e:	d2c4      	bcs.n	800050a <__udivmoddi4+0x22a>
 8000580:	f1a8 0102 	sub.w	r1, r8, #2
 8000584:	4432      	add	r2, r6
 8000586:	e7c0      	b.n	800050a <__udivmoddi4+0x22a>
 8000588:	45f0      	cmp	r8, lr
 800058a:	d29c      	bcs.n	80004c6 <__udivmoddi4+0x1e6>
 800058c:	ebbe 0302 	subs.w	r3, lr, r2
 8000590:	eb67 070c 	sbc.w	r7, r7, ip
 8000594:	3801      	subs	r0, #1
 8000596:	46b9      	mov	r9, r7
 8000598:	e795      	b.n	80004c6 <__udivmoddi4+0x1e6>
 800059a:	eba6 0808 	sub.w	r8, r6, r8
 800059e:	4441      	add	r1, r8
 80005a0:	1eb8      	subs	r0, r7, #2
 80005a2:	fbb1 f8fe 	udiv	r8, r1, lr
 80005a6:	fb08 f70c 	mul.w	r7, r8, ip
 80005aa:	e7dc      	b.n	8000566 <__udivmoddi4+0x286>
 80005ac:	463b      	mov	r3, r7
 80005ae:	e77f      	b.n	80004b0 <__udivmoddi4+0x1d0>
 80005b0:	4650      	mov	r0, sl
 80005b2:	e767      	b.n	8000484 <__udivmoddi4+0x1a4>
 80005b4:	4608      	mov	r0, r1
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0xd0>
 80005b8:	4434      	add	r4, r6
 80005ba:	3802      	subs	r0, #2
 80005bc:	e732      	b.n	8000424 <__udivmoddi4+0x144>
 80005be:	3f02      	subs	r7, #2
 80005c0:	4432      	add	r2, r6
 80005c2:	e71b      	b.n	80003fc <__udivmoddi4+0x11c>
 80005c4:	eba1 0108 	sub.w	r1, r1, r8
 80005c8:	4638      	mov	r0, r7
 80005ca:	fbb1 f8fe 	udiv	r8, r1, lr
 80005ce:	fb08 f70c 	mul.w	r7, r8, ip
 80005d2:	e7c8      	b.n	8000566 <__udivmoddi4+0x286>
 80005d4:	4641      	mov	r1, r8
 80005d6:	e798      	b.n	800050a <__udivmoddi4+0x22a>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <AT_SendCommand>:

// Note: HAL_UART_RxCpltCallback is implemented in firmware_update.c
// AT commands use blocking receive to avoid conflicts

at_status_t AT_SendCommand(const char* command, char* response, uint16_t response_len, uint32_t timeout_ms)
{
 80005dc:	b590      	push	{r4, r7, lr}
 80005de:	b0ed      	sub	sp, #436	@ 0x1b4
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	f507 74d8 	add.w	r4, r7, #432	@ 0x1b0
 80005e6:	f5a4 74d2 	sub.w	r4, r4, #420	@ 0x1a4
 80005ea:	6020      	str	r0, [r4, #0]
 80005ec:	f507 70d8 	add.w	r0, r7, #432	@ 0x1b0
 80005f0:	f5a0 70d4 	sub.w	r0, r0, #424	@ 0x1a8
 80005f4:	6001      	str	r1, [r0, #0]
 80005f6:	4611      	mov	r1, r2
 80005f8:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 80005fc:	f5a2 72d8 	sub.w	r2, r2, #432	@ 0x1b0
 8000600:	6013      	str	r3, [r2, #0]
 8000602:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8000606:	f5a3 73d5 	sub.w	r3, r3, #426	@ 0x1aa
 800060a:	460a      	mov	r2, r1
 800060c:	801a      	strh	r2, [r3, #0]
    uint16_t cmd_len;
    HAL_StatusTypeDef status;
    uint16_t request_size;
    uint16_t received_bytes;

    if (command == NULL) return AT_ERROR;
 800060e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8000612:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d101      	bne.n	8000620 <AT_SendCommand+0x44>
 800061c:	2301      	movs	r3, #1
 800061e:	e121      	b.n	8000864 <AT_SendCommand+0x288>

    cmd_len = strlen(command);
 8000620:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8000624:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8000628:	6818      	ldr	r0, [r3, #0]
 800062a:	f7ff fde3 	bl	80001f4 <strlen>
 800062e:	4603      	mov	r3, r0
 8000630:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
    if (cmd_len > 250) return AT_ERROR;
 8000634:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 8000638:	2bfa      	cmp	r3, #250	@ 0xfa
 800063a:	d901      	bls.n	8000640 <AT_SendCommand+0x64>
 800063c:	2301      	movs	r3, #1
 800063e:	e111      	b.n	8000864 <AT_SendCommand+0x288>

    memcpy(cmd_with_crlf, command, cmd_len);
 8000640:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8000644:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8000648:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800064c:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8000650:	6819      	ldr	r1, [r3, #0]
 8000652:	f005 fde7 	bl	8006224 <memcpy>
    cmd_with_crlf[cmd_len++] = '\r';
 8000656:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 800065a:	1c5a      	adds	r2, r3, #1
 800065c:	f8a7 21ae 	strh.w	r2, [r7, #430]	@ 0x1ae
 8000660:	461a      	mov	r2, r3
 8000662:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8000666:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800066a:	210d      	movs	r1, #13
 800066c:	5499      	strb	r1, [r3, r2]
    cmd_with_crlf[cmd_len++] = '\n';
 800066e:	f8b7 31ae 	ldrh.w	r3, [r7, #430]	@ 0x1ae
 8000672:	1c5a      	adds	r2, r3, #1
 8000674:	f8a7 21ae 	strh.w	r2, [r7, #430]	@ 0x1ae
 8000678:	461a      	mov	r2, r3
 800067a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800067e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000682:	210a      	movs	r1, #10
 8000684:	5499      	strb	r1, [r3, r2]

    memset(at_response_buffer, 0, sizeof(at_response_buffer));
 8000686:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800068a:	2100      	movs	r1, #0
 800068c:	4878      	ldr	r0, [pc, #480]	@ (8000870 <AT_SendCommand+0x294>)
 800068e:	f005 fd59 	bl	8006144 <memset>
    at_response_len = 0;
 8000692:	4b78      	ldr	r3, [pc, #480]	@ (8000874 <AT_SendCommand+0x298>)
 8000694:	2200      	movs	r2, #0
 8000696:	801a      	strh	r2, [r3, #0]

    (void)HAL_UART_AbortReceive_IT(STEPHANO_UART_PTR);
 8000698:	4877      	ldr	r0, [pc, #476]	@ (8000878 <AT_SendCommand+0x29c>)
 800069a:	f004 fbc9 	bl	8004e30 <HAL_UART_AbortReceive_IT>

    {
        uint8_t discard;
        uint32_t flush_end = HAL_GetTick() + 50;
 800069e:	f002 fb7f 	bl	8002da0 <HAL_GetTick>
 80006a2:	4603      	mov	r3, r0
 80006a4:	3332      	adds	r3, #50	@ 0x32
 80006a6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
        while (HAL_GetTick() < flush_end) {
 80006aa:	e009      	b.n	80006c0 <AT_SendCommand+0xe4>
            if (HAL_UART_Receive(STEPHANO_UART_PTR, &discard, 1, 5) != HAL_OK)
 80006ac:	f107 0193 	add.w	r1, r7, #147	@ 0x93
 80006b0:	2305      	movs	r3, #5
 80006b2:	2201      	movs	r2, #1
 80006b4:	4870      	ldr	r0, [pc, #448]	@ (8000878 <AT_SendCommand+0x29c>)
 80006b6:	f004 fafe 	bl	8004cb6 <HAL_UART_Receive>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d107      	bne.n	80006d0 <AT_SendCommand+0xf4>
        while (HAL_GetTick() < flush_end) {
 80006c0:	f002 fb6e 	bl	8002da0 <HAL_GetTick>
 80006c4:	4602      	mov	r2, r0
 80006c6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d8ee      	bhi.n	80006ac <AT_SendCommand+0xd0>
 80006ce:	e000      	b.n	80006d2 <AT_SendCommand+0xf6>
                break;
 80006d0:	bf00      	nop
    }

#if BOOTLOADER_DEBUG_ENABLE
  {
      char dbg_msg[128];
      int len = sprintf(dbg_msg, "%s send ", __FUNCTION__);
 80006d2:	f107 0310 	add.w	r3, r7, #16
 80006d6:	4a69      	ldr	r2, [pc, #420]	@ (800087c <AT_SendCommand+0x2a0>)
 80006d8:	4969      	ldr	r1, [pc, #420]	@ (8000880 <AT_SendCommand+0x2a4>)
 80006da:	4618      	mov	r0, r3
 80006dc:	f005 fcd2 	bl	8006084 <siprintf>
 80006e0:	f8c7 01a4 	str.w	r0, [r7, #420]	@ 0x1a4
      HAL_UART_Transmit(&huart1, (uint8_t*) dbg_msg, len, 1000);
 80006e4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	f107 0110 	add.w	r1, r7, #16
 80006ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006f2:	4864      	ldr	r0, [pc, #400]	@ (8000884 <AT_SendCommand+0x2a8>)
 80006f4:	f004 fa54 	bl	8004ba0 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart1, cmd_with_crlf, cmd_len, 1000);
 80006f8:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 80006fc:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000700:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000704:	485f      	ldr	r0, [pc, #380]	@ (8000884 <AT_SendCommand+0x2a8>)
 8000706:	f004 fa4b 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

    status = HAL_UART_Transmit(STEPHANO_UART_PTR, cmd_with_crlf, cmd_len, timeout_ms);
 800070a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800070e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8000712:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8000716:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4856      	ldr	r0, [pc, #344]	@ (8000878 <AT_SendCommand+0x29c>)
 800071e:	f004 fa3f 	bl	8004ba0 <HAL_UART_Transmit>
 8000722:	4603      	mov	r3, r0
 8000724:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
    if (status != HAL_OK) {
 8000728:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <AT_SendCommand+0x158>
        return AT_ERROR;
 8000730:	2301      	movs	r3, #1
 8000732:	e097      	b.n	8000864 <AT_SendCommand+0x288>
    }

    /* Allow timeout_ms for echo, processing, and response (all with line termination) */
    request_size = (uint16_t)(AT_MAX_RESPONSE_LEN - 1);
 8000734:	23ff      	movs	r3, #255	@ 0xff
 8000736:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
    status = HAL_UART_Receive(STEPHANO_UART_PTR, (uint8_t *)at_response_buffer, request_size, timeout_ms);
 800073a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800073e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8000742:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4949      	ldr	r1, [pc, #292]	@ (8000870 <AT_SendCommand+0x294>)
 800074a:	484b      	ldr	r0, [pc, #300]	@ (8000878 <AT_SendCommand+0x29c>)
 800074c:	f004 fab3 	bl	8004cb6 <HAL_UART_Receive>
 8000750:	4603      	mov	r3, r0
 8000752:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
    received_bytes = request_size - STEPHANO_UART_PTR->RxXferCount;
 8000756:	4b48      	ldr	r3, [pc, #288]	@ (8000878 <AT_SendCommand+0x29c>)
 8000758:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800075a:	b29b      	uxth	r3, r3
 800075c:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8000760:	1ad3      	subs	r3, r2, r3
 8000762:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
    at_response_buffer[received_bytes] = '\0';
 8000766:	f8b7 319e 	ldrh.w	r3, [r7, #414]	@ 0x19e
 800076a:	4a41      	ldr	r2, [pc, #260]	@ (8000870 <AT_SendCommand+0x294>)
 800076c:	2100      	movs	r1, #0
 800076e:	54d1      	strb	r1, [r2, r3]
    at_response_len = received_bytes;
 8000770:	4a40      	ldr	r2, [pc, #256]	@ (8000874 <AT_SendCommand+0x298>)
 8000772:	f8b7 319e 	ldrh.w	r3, [r7, #414]	@ 0x19e
 8000776:	8013      	strh	r3, [r2, #0]
    // Note: Interrupt-based receive is stopped during AT commands to avoid conflicts
    // It will be restarted by firmware_update module after AT commands complete
#if BOOTLOADER_DEBUG_ENABLE
  {
      char dbg_msg[128];
      int len = sprintf(dbg_msg, "%s recv ", __FUNCTION__);
 8000778:	f107 0310 	add.w	r3, r7, #16
 800077c:	4a3f      	ldr	r2, [pc, #252]	@ (800087c <AT_SendCommand+0x2a0>)
 800077e:	4942      	ldr	r1, [pc, #264]	@ (8000888 <AT_SendCommand+0x2ac>)
 8000780:	4618      	mov	r0, r3
 8000782:	f005 fc7f 	bl	8006084 <siprintf>
 8000786:	f8c7 0198 	str.w	r0, [r7, #408]	@ 0x198
      HAL_UART_Transmit(&huart1, (uint8_t*) dbg_msg, len, 1000);
 800078a:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800078e:	b29a      	uxth	r2, r3
 8000790:	f107 0110 	add.w	r1, r7, #16
 8000794:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000798:	483a      	ldr	r0, [pc, #232]	@ (8000884 <AT_SendCommand+0x2a8>)
 800079a:	f004 fa01 	bl	8004ba0 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart1, (uint8_t*) at_response_buffer, at_response_len, 1000);
 800079e:	4b35      	ldr	r3, [pc, #212]	@ (8000874 <AT_SendCommand+0x298>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007a8:	4931      	ldr	r1, [pc, #196]	@ (8000870 <AT_SendCommand+0x294>)
 80007aa:	4836      	ldr	r0, [pc, #216]	@ (8000884 <AT_SendCommand+0x2a8>)
 80007ac:	f004 f9f8 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif
    
    // Copy response if buffer provided
    if (response != NULL && response_len > 0 && at_response_len > 0) {
 80007b0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80007b4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d038      	beq.n	8000830 <AT_SendCommand+0x254>
 80007be:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80007c2:	f5a3 73d5 	sub.w	r3, r3, #426	@ 0x1aa
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d031      	beq.n	8000830 <AT_SendCommand+0x254>
 80007cc:	4b29      	ldr	r3, [pc, #164]	@ (8000874 <AT_SendCommand+0x298>)
 80007ce:	881b      	ldrh	r3, [r3, #0]
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d02c      	beq.n	8000830 <AT_SendCommand+0x254>
        uint16_t copy_len = (at_response_len < response_len - 1) ? 
 80007d6:	4b27      	ldr	r3, [pc, #156]	@ (8000874 <AT_SendCommand+0x298>)
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	b29b      	uxth	r3, r3
 80007dc:	461a      	mov	r2, r3
 80007de:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80007e2:	f5a3 73d5 	sub.w	r3, r3, #426	@ 0x1aa
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	3b01      	subs	r3, #1
 80007ea:	429a      	cmp	r2, r3
 80007ec:	db07      	blt.n	80007fe <AT_SendCommand+0x222>
 80007ee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80007f2:	f5a3 73d5 	sub.w	r3, r3, #426	@ 0x1aa
 80007f6:	881b      	ldrh	r3, [r3, #0]
 80007f8:	3b01      	subs	r3, #1
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	e002      	b.n	8000804 <AT_SendCommand+0x228>
 80007fe:	4b1d      	ldr	r3, [pc, #116]	@ (8000874 <AT_SendCommand+0x298>)
 8000800:	881b      	ldrh	r3, [r3, #0]
 8000802:	b29b      	uxth	r3, r3
 8000804:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196
                            at_response_len : response_len - 1;
        memcpy(response, at_response_buffer, copy_len);
 8000808:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 800080c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8000810:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8000814:	4916      	ldr	r1, [pc, #88]	@ (8000870 <AT_SendCommand+0x294>)
 8000816:	6818      	ldr	r0, [r3, #0]
 8000818:	f005 fd04 	bl	8006224 <memcpy>
        response[copy_len] = '\0';
 800081c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8000820:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8000824:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8000828:	6812      	ldr	r2, [r2, #0]
 800082a:	4413      	add	r3, r2
 800082c:	2200      	movs	r2, #0
 800082e:	701a      	strb	r2, [r3, #0]
    }
    
    // Check for OK/ERROR
    if (strstr((char*)at_response_buffer, "OK") != NULL) {
 8000830:	4916      	ldr	r1, [pc, #88]	@ (800088c <AT_SendCommand+0x2b0>)
 8000832:	480f      	ldr	r0, [pc, #60]	@ (8000870 <AT_SendCommand+0x294>)
 8000834:	f005 fcb3 	bl	800619e <strstr>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <AT_SendCommand+0x266>
        return AT_OK;
 800083e:	2300      	movs	r3, #0
 8000840:	e010      	b.n	8000864 <AT_SendCommand+0x288>
    } else if (strstr((char*)at_response_buffer, "ERROR") != NULL) {
 8000842:	4913      	ldr	r1, [pc, #76]	@ (8000890 <AT_SendCommand+0x2b4>)
 8000844:	480a      	ldr	r0, [pc, #40]	@ (8000870 <AT_SendCommand+0x294>)
 8000846:	f005 fcaa 	bl	800619e <strstr>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <AT_SendCommand+0x278>
        return AT_ERROR;
 8000850:	2301      	movs	r3, #1
 8000852:	e007      	b.n	8000864 <AT_SendCommand+0x288>
    }
    
    return (at_response_len > 0) ? AT_OK : AT_TIMEOUT;
 8000854:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <AT_SendCommand+0x298>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	b29b      	uxth	r3, r3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <AT_SendCommand+0x286>
 800085e:	2300      	movs	r3, #0
 8000860:	e000      	b.n	8000864 <AT_SendCommand+0x288>
 8000862:	2302      	movs	r3, #2
}
 8000864:	4618      	mov	r0, r3
 8000866:	f507 77da 	add.w	r7, r7, #436	@ 0x1b4
 800086a:	46bd      	mov	sp, r7
 800086c:	bd90      	pop	{r4, r7, pc}
 800086e:	bf00      	nop
 8000870:	200000ac 	.word	0x200000ac
 8000874:	200001ac 	.word	0x200001ac
 8000878:	200013d4 	.word	0x200013d4
 800087c:	08007a88 	.word	0x08007a88
 8000880:	080073e4 	.word	0x080073e4
 8000884:	2000135c 	.word	0x2000135c
 8000888:	080073f0 	.word	0x080073f0
 800088c:	080073fc 	.word	0x080073fc
 8000890:	08007400 	.word	0x08007400

08000894 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000898:	f3bf 8f4f 	dsb	sy
}
 800089c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <__NVIC_SystemReset+0x24>)
 80008a0:	68db      	ldr	r3, [r3, #12]
 80008a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80008a6:	4904      	ldr	r1, [pc, #16]	@ (80008b8 <__NVIC_SystemReset+0x24>)
 80008a8:	4b04      	ldr	r3, [pc, #16]	@ (80008bc <__NVIC_SystemReset+0x28>)
 80008aa:	4313      	orrs	r3, r2
 80008ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008ae:	f3bf 8f4f 	dsb	sy
}
 80008b2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <__NVIC_SystemReset+0x20>
 80008b8:	e000ed00 	.word	0xe000ed00
 80008bc:	05fa0004 	.word	0x05fa0004

080008c0 <dying_gasp>:
static void handle_bl_response(const char *line);
static void handle_app_response(const char *line);
static void process_rx_data(void);

static void dying_gasp(const char *msg)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b0c4      	sub	sp, #272	@ 0x110
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80008ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008ce:	6018      	str	r0, [r3, #0]
    char buf[128];
    size_t n = snprintf(buf, sizeof(buf), "Bootloader Error! %s\r\n", msg ? msg : "Unknown");
 80008d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80008d4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d005      	beq.n	80008ea <dying_gasp+0x2a>
 80008de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80008e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	e000      	b.n	80008ec <dying_gasp+0x2c>
 80008ea:	4b18      	ldr	r3, [pc, #96]	@ (800094c <dying_gasp+0x8c>)
 80008ec:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 80008f0:	4a17      	ldr	r2, [pc, #92]	@ (8000950 <dying_gasp+0x90>)
 80008f2:	2180      	movs	r1, #128	@ 0x80
 80008f4:	f005 fb90 	bl	8006018 <sniprintf>
 80008f8:	4603      	mov	r3, r0
 80008fa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

#if BOOTLOADER_DEBUG_ENABLE
  {
	char dbg_msg[128];
	int len = sprintf(dbg_msg, "%s->%s\r\n", __FUNCTION__, msg);
 80008fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000902:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000906:	f107 0008 	add.w	r0, r7, #8
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a11      	ldr	r2, [pc, #68]	@ (8000954 <dying_gasp+0x94>)
 800090e:	4912      	ldr	r1, [pc, #72]	@ (8000958 <dying_gasp+0x98>)
 8000910:	f005 fbb8 	bl	8006084 <siprintf>
 8000914:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
    HAL_UART_Transmit(&huart1, (uint8_t*) dbg_msg, len, 100);
 8000918:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800091c:	b29a      	uxth	r2, r3
 800091e:	f107 0108 	add.w	r1, r7, #8
 8000922:	2364      	movs	r3, #100	@ 0x64
 8000924:	480d      	ldr	r0, [pc, #52]	@ (800095c <dying_gasp+0x9c>)
 8000926:	f004 f93b 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

    HAL_UART_Transmit(STEPHANO_UART_PTR, (uint8_t *)buf, (uint16_t)n, 1000);
 800092a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800092e:	b29a      	uxth	r2, r3
 8000930:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8000934:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000938:	4809      	ldr	r0, [pc, #36]	@ (8000960 <dying_gasp+0xa0>)
 800093a:	f004 f931 	bl	8004ba0 <HAL_UART_Transmit>
    HAL_Delay(100);
 800093e:	2064      	movs	r0, #100	@ 0x64
 8000940:	f002 fa3a 	bl	8002db8 <HAL_Delay>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
    __disable_irq();
    NVIC_SystemReset();
 8000948:	f7ff ffa4 	bl	8000894 <__NVIC_SystemReset>
 800094c:	08007468 	.word	0x08007468
 8000950:	08007470 	.word	0x08007470
 8000954:	08007a98 	.word	0x08007a98
 8000958:	08007488 	.word	0x08007488
 800095c:	2000135c 	.word	0x2000135c
 8000960:	200013d4 	.word	0x200013d4

08000964 <Stephano_PowerOn>:
}

static void Stephano_PowerOn(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800096e:	4804      	ldr	r0, [pc, #16]	@ (8000980 <Stephano_PowerOn+0x1c>)
 8000970:	f003 fa72 	bl	8003e58 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000974:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000978:	f002 fa1e 	bl	8002db8 <HAL_Delay>
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40020400 	.word	0x40020400

08000984 <Stephano_PowerOff>:

static void Stephano_PowerOff(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800098e:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <Stephano_PowerOff+0x1c>)
 8000990:	f003 fa62 	bl	8003e58 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000994:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000998:	f002 fa0e 	bl	8002db8 <HAL_Delay>
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40020400 	.word	0x40020400

080009a4 <Stephano_Reset>:

static void Stephano_Reset(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ae:	4807      	ldr	r0, [pc, #28]	@ (80009cc <Stephano_Reset+0x28>)
 80009b0:	f003 fa52 	bl	8003e58 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80009b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009b8:	f002 f9fe 	bl	8002db8 <HAL_Delay>
    HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009c2:	4802      	ldr	r0, [pc, #8]	@ (80009cc <Stephano_Reset+0x28>)
 80009c4:	f003 fa48 	bl	8003e58 <HAL_GPIO_WritePin>
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40020400 	.word	0x40020400

080009d0 <wait_for_ready>:

static bool wait_for_ready(uint32_t timeout_ms)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b0b0      	sub	sp, #192	@ 0xc0
 80009d4:	af02      	add	r7, sp, #8
 80009d6:	6078      	str	r0, [r7, #4]
    uint8_t buf[40];
    memset(buf, 0, 40);
 80009d8:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80009dc:	2228      	movs	r2, #40	@ 0x28
 80009de:	2100      	movs	r1, #0
 80009e0:	4618      	mov	r0, r3
 80009e2:	f005 fbaf 	bl	8006144 <memset>

    for (int attempt = 0; attempt < 10; ++ attempt)
 80009e6:	2300      	movs	r3, #0
 80009e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80009ec:	e02c      	b.n	8000a48 <wait_for_ready+0x78>
    {
    	HAL_UART_Receive(STEPHANO_UART_PTR, buf, 7, timeout_ms);
 80009ee:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2207      	movs	r2, #7
 80009f6:	4819      	ldr	r0, [pc, #100]	@ (8000a5c <wait_for_ready+0x8c>)
 80009f8:	f004 f95d 	bl	8004cb6 <HAL_UART_Receive>
#if BOOTLOADER_DEBUG_ENABLE
    	{
    		char dbg_msg[128];
    		int len = snprintf(dbg_msg, sizeof(dbg_msg), "%s -> '%s'\r\n", __FUNCTION__, (char*) buf);
 80009fc:	f107 0008 	add.w	r0, r7, #8
 8000a00:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <wait_for_ready+0x90>)
 8000a08:	4a16      	ldr	r2, [pc, #88]	@ (8000a64 <wait_for_ready+0x94>)
 8000a0a:	2180      	movs	r1, #128	@ 0x80
 8000a0c:	f005 fb04 	bl	8006018 <sniprintf>
 8000a10:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
    		HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8000a14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	f107 0108 	add.w	r1, r7, #8
 8000a1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a22:	4811      	ldr	r0, [pc, #68]	@ (8000a68 <wait_for_ready+0x98>)
 8000a24:	f004 f8bc 	bl	8004ba0 <HAL_UART_Transmit>
    	}
#endif
    	if (strstr((char*) buf, "ready") != NULL) return true;
 8000a28:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000a2c:	490f      	ldr	r1, [pc, #60]	@ (8000a6c <wait_for_ready+0x9c>)
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f005 fbb5 	bl	800619e <strstr>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <wait_for_ready+0x6e>
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e009      	b.n	8000a52 <wait_for_ready+0x82>
    for (int attempt = 0; attempt < 10; ++ attempt)
 8000a3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000a42:	3301      	adds	r3, #1
 8000a44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000a48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000a4c:	2b09      	cmp	r3, #9
 8000a4e:	ddce      	ble.n	80009ee <wait_for_ready+0x1e>
    }

    return false;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	37b8      	adds	r7, #184	@ 0xb8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200013d4 	.word	0x200013d4
 8000a60:	08007aa4 	.word	0x08007aa4
 8000a64:	08007494 	.word	0x08007494
 8000a68:	2000135c 	.word	0x2000135c
 8000a6c:	080074a4 	.word	0x080074a4

08000a70 <get_bootloader_version>:

static void get_bootloader_version(char *buf, size_t len)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
    const uint8_t *meta = (const uint8_t *)_app_metadata_start;
 8000a7a:	4b15      	ldr	r3, [pc, #84]	@ (8000ad0 <get_bootloader_version+0x60>)
 8000a7c:	60bb      	str	r3, [r7, #8]
    size_t i;
    if (len < 9) return;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	2b08      	cmp	r3, #8
 8000a82:	d91e      	bls.n	8000ac2 <get_bootloader_version+0x52>
    for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	e00b      	b.n	8000aa2 <get_bootloader_version+0x32>
        buf[i] = (char)meta[APP_METADATA_OFFSET_VERSION + i];
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	3318      	adds	r3, #24
 8000a8e:	68ba      	ldr	r2, [r7, #8]
 8000a90:	441a      	add	r2, r3
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	440b      	add	r3, r1
 8000a98:	7812      	ldrb	r2, [r2, #0]
 8000a9a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2b07      	cmp	r3, #7
 8000aa6:	d806      	bhi.n	8000ab6 <get_bootloader_version+0x46>
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	3318      	adds	r3, #24
 8000aac:	68ba      	ldr	r2, [r7, #8]
 8000aae:	4413      	add	r3, r2
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1e9      	bne.n	8000a8a <get_bootloader_version+0x1a>
    buf[i] = '\0';
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4413      	add	r3, r2
 8000abc:	2200      	movs	r2, #0
 8000abe:	701a      	strb	r2, [r3, #0]
 8000ac0:	e000      	b.n	8000ac4 <get_bootloader_version+0x54>
    if (len < 9) return;
 8000ac2:	bf00      	nop
}
 8000ac4:	3714      	adds	r7, #20
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	08007e28 	.word	0x08007e28

08000ad4 <find_metadata_in_sector>:

/* Search sector for metadata at 8-byte boundaries. */
static const uint8_t *find_metadata_in_sector(uint32_t sector_addr, uint32_t sector_size)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	6039      	str	r1, [r7, #0]
    static const uint8_t MAGIC[8] = { 0xDE, 0xAD, 0xBE, 0xEF, 0xCA, 0xFE, 0xBA, 0xBE };
    uint32_t addr;
    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	e00e      	b.n	8000b02 <find_metadata_in_sector+0x2e>
        const uint8_t *p = (const uint8_t *)addr;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	60bb      	str	r3, [r7, #8]
        if (memcmp(p + APP_METADATA_OFFSET_MAGIC, MAGIC, 8) == 0)
 8000ae8:	2208      	movs	r2, #8
 8000aea:	490c      	ldr	r1, [pc, #48]	@ (8000b1c <find_metadata_in_sector+0x48>)
 8000aec:	68b8      	ldr	r0, [r7, #8]
 8000aee:	f005 fb19 	bl	8006124 <memcmp>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d101      	bne.n	8000afc <find_metadata_in_sector+0x28>
            return p;
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	e00b      	b.n	8000b14 <find_metadata_in_sector+0x40>
    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	3308      	adds	r3, #8
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 8000b08:	6879      	ldr	r1, [r7, #4]
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	440b      	add	r3, r1
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d9e8      	bls.n	8000ae4 <find_metadata_in_sector+0x10>
    }
    return NULL;
 8000b12:	2300      	movs	r3, #0
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	08007ab4 	.word	0x08007ab4

08000b20 <get_app_version>:

static void get_app_version(char *buf, size_t len)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
    const uint8_t *meta = find_metadata_in_sector(FLASH_SECTOR_7_ADDRESS, FLASH_SECTOR_SIZE_6_7);
 8000b2a:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8000b2e:	481b      	ldr	r0, [pc, #108]	@ (8000b9c <get_app_version+0x7c>)
 8000b30:	f7ff ffd0 	bl	8000ad4 <find_metadata_in_sector>
 8000b34:	60b8      	str	r0, [r7, #8]
    if (meta != NULL) {
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d01e      	beq.n	8000b7a <get_app_version+0x5a>
        size_t i;
        for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	e00b      	b.n	8000b5a <get_app_version+0x3a>
            buf[i] = (char)meta[APP_METADATA_OFFSET_VERSION + i];
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	3318      	adds	r3, #24
 8000b46:	68ba      	ldr	r2, [r7, #8]
 8000b48:	441a      	add	r2, r3
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	440b      	add	r3, r1
 8000b50:	7812      	ldrb	r2, [r2, #0]
 8000b52:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 8 && meta[APP_METADATA_OFFSET_VERSION + i] != 0; i++)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	3301      	adds	r3, #1
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	2b07      	cmp	r3, #7
 8000b5e:	d806      	bhi.n	8000b6e <get_app_version+0x4e>
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	3318      	adds	r3, #24
 8000b64:	68ba      	ldr	r2, [r7, #8]
 8000b66:	4413      	add	r3, r2
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d1e9      	bne.n	8000b42 <get_app_version+0x22>
        buf[i] = '\0';
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	4413      	add	r3, r2
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
    } else {
        strncpy(buf, APP_VERSION_NONE, len - 1);
        buf[len - 1] = '\0';
    }
}
 8000b78:	e00c      	b.n	8000b94 <get_app_version+0x74>
        strncpy(buf, APP_VERSION_NONE, len - 1);
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4907      	ldr	r1, [pc, #28]	@ (8000ba0 <get_app_version+0x80>)
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f005 faf8 	bl	8006178 <strncpy>
        buf[len - 1] = '\0';
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	4413      	add	r3, r2
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]
}
 8000b94:	bf00      	nop
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	08060000 	.word	0x08060000
 8000ba0:	080074ac 	.word	0x080074ac

08000ba4 <get_mac_from_module>:

/* Extract MAC from AT+CIPSTAMAC? response.*/
static void get_mac_from_module(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b0c2      	sub	sp, #264	@ 0x108
 8000ba8:	af00      	add	r7, sp, #0
    char resp[AT_MAX_RESPONSE_LEN];
    if (AT_SendCommand("AT+CIPSTAMAC?", resp, sizeof(resp), 3000) != AT_OK) {
 8000baa:	4639      	mov	r1, r7
 8000bac:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000bb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bb4:	4832      	ldr	r0, [pc, #200]	@ (8000c80 <get_mac_from_module+0xdc>)
 8000bb6:	f7ff fd11 	bl	80005dc <AT_SendCommand>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d008      	beq.n	8000bd2 <get_mac_from_module+0x2e>
        strncpy(mac_buf, "00:00:00:00:00:00", MAC_BUF_SIZE - 1);
 8000bc0:	2213      	movs	r2, #19
 8000bc2:	4930      	ldr	r1, [pc, #192]	@ (8000c84 <get_mac_from_module+0xe0>)
 8000bc4:	4830      	ldr	r0, [pc, #192]	@ (8000c88 <get_mac_from_module+0xe4>)
 8000bc6:	f005 fad7 	bl	8006178 <strncpy>
        mac_buf[MAC_BUF_SIZE - 1] = '\0';
 8000bca:	4b2f      	ldr	r3, [pc, #188]	@ (8000c88 <get_mac_from_module+0xe4>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	74da      	strb	r2, [r3, #19]
 8000bd0:	e052      	b.n	8000c78 <get_mac_from_module+0xd4>
        return;
    }
    // Find first digit in response
    const char *p = resp;
 8000bd2:	463b      	mov	r3, r7
 8000bd4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    while (*p && !(*p >= '0' && *p <= '9')) p++;
 8000bd8:	e004      	b.n	8000be4 <get_mac_from_module+0x40>
 8000bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000bde:	3301      	adds	r3, #1
 8000be0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d009      	beq.n	8000c02 <get_mac_from_module+0x5e>
 8000bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b2f      	cmp	r3, #47	@ 0x2f
 8000bf6:	d9f0      	bls.n	8000bda <get_mac_from_module+0x36>
 8000bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	2b39      	cmp	r3, #57	@ 0x39
 8000c00:	d8eb      	bhi.n	8000bda <get_mac_from_module+0x36>
    size_t i = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    while (*p && ((*p >= '0' && *p <= '9') || (*p == ':')) && i < MAC_BUF_SIZE - 1) {
 8000c08:	e00c      	b.n	8000c24 <get_mac_from_module+0x80>
        mac_buf[i++] = *p++;
 8000c0a:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000c0e:	1c53      	adds	r3, r2, #1
 8000c10:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000c14:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8000c18:	1c59      	adds	r1, r3, #1
 8000c1a:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 8000c1e:	7811      	ldrb	r1, [r2, #0]
 8000c20:	4a19      	ldr	r2, [pc, #100]	@ (8000c88 <get_mac_from_module+0xe4>)
 8000c22:	54d1      	strb	r1, [r2, r3]
    while (*p && ((*p >= '0' && *p <= '9') || (*p == ':')) && i < MAC_BUF_SIZE - 1) {
 8000c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d012      	beq.n	8000c54 <get_mac_from_module+0xb0>
 8000c2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c36:	d904      	bls.n	8000c42 <get_mac_from_module+0x9e>
 8000c38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b39      	cmp	r3, #57	@ 0x39
 8000c40:	d904      	bls.n	8000c4c <get_mac_from_module+0xa8>
 8000c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b3a      	cmp	r3, #58	@ 0x3a
 8000c4a:	d103      	bne.n	8000c54 <get_mac_from_module+0xb0>
 8000c4c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8000c50:	2b12      	cmp	r3, #18
 8000c52:	d9da      	bls.n	8000c0a <get_mac_from_module+0x66>
    }
    mac_buf[i] = '\0';
 8000c54:	4a0c      	ldr	r2, [pc, #48]	@ (8000c88 <get_mac_from_module+0xe4>)
 8000c56:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8000c5a:	4413      	add	r3, r2
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	701a      	strb	r2, [r3, #0]
    if (i == 0) {
 8000c60:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d107      	bne.n	8000c78 <get_mac_from_module+0xd4>
        strncpy(mac_buf, "00:00:00:00:00:00", MAC_BUF_SIZE - 1);
 8000c68:	2213      	movs	r2, #19
 8000c6a:	4906      	ldr	r1, [pc, #24]	@ (8000c84 <get_mac_from_module+0xe0>)
 8000c6c:	4806      	ldr	r0, [pc, #24]	@ (8000c88 <get_mac_from_module+0xe4>)
 8000c6e:	f005 fa83 	bl	8006178 <strncpy>
        mac_buf[MAC_BUF_SIZE - 1] = '\0';
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <get_mac_from_module+0xe4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	74da      	strb	r2, [r3, #19]
    }
}
 8000c78:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	080074b4 	.word	0x080074b4
 8000c84:	080074c4 	.word	0x080074c4
 8000c88:	20000000 	.word	0x20000000

08000c8c <read_stored_well_id>:

static void read_stored_well_id(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
    uint32_t magic;
    uint8_t buf[6];
    Flash_ReadData(WELL_ID_STORAGE_ADDR, buf, 6);
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	2206      	movs	r2, #6
 8000c96:	4619      	mov	r1, r3
 8000c98:	4815      	ldr	r0, [pc, #84]	@ (8000cf0 <read_stored_well_id+0x64>)
 8000c9a:	f001 f8f0 	bl	8001e7e <Flash_ReadData>
    magic = (uint32_t)buf[0] | ((uint32_t)buf[1] << 8) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[3] << 24);
 8000c9e:	793b      	ldrb	r3, [r7, #4]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	797b      	ldrb	r3, [r7, #5]
 8000ca4:	021b      	lsls	r3, r3, #8
 8000ca6:	431a      	orrs	r2, r3
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	041b      	lsls	r3, r3, #16
 8000cac:	431a      	orrs	r2, r3
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	061b      	lsls	r3, r3, #24
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	60fb      	str	r3, [r7, #12]
    if (magic == WELL_ID_MAGIC) {
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf4 <read_stored_well_id+0x68>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d10e      	bne.n	8000cdc <read_stored_well_id+0x50>
        well_id = (uint16_t)buf[4] | ((uint16_t)buf[5] << 8);
 8000cbe:	7a3b      	ldrb	r3, [r7, #8]
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	7a7b      	ldrb	r3, [r7, #9]
 8000cc4:	b21b      	sxth	r3, r3
 8000cc6:	021b      	lsls	r3, r3, #8
 8000cc8:	b21b      	sxth	r3, r3
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	b21b      	sxth	r3, r3
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <read_stored_well_id+0x6c>)
 8000cd2:	801a      	strh	r2, [r3, #0]
        have_stored_well_id = true;
 8000cd4:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <read_stored_well_id+0x70>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	701a      	strb	r2, [r3, #0]
    } else {
        well_id = 0;
        have_stored_well_id = false;
    }
}
 8000cda:	e005      	b.n	8000ce8 <read_stored_well_id+0x5c>
        well_id = 0;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <read_stored_well_id+0x6c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	801a      	strh	r2, [r3, #0]
        have_stored_well_id = false;
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <read_stored_well_id+0x70>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
}
 8000ce8:	bf00      	nop
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	0800c000 	.word	0x0800c000
 8000cf4:	57454c4c 	.word	0x57454c4c
 8000cf8:	20001244 	.word	0x20001244
 8000cfc:	20001246 	.word	0x20001246

08000d00 <save_well_id>:

static void save_well_id(uint16_t id)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[8];
    buf[0] = (uint8_t)(WELL_ID_MAGIC);
 8000d0a:	234c      	movs	r3, #76	@ 0x4c
 8000d0c:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)(WELL_ID_MAGIC >> 8);
 8000d0e:	234c      	movs	r3, #76	@ 0x4c
 8000d10:	727b      	strb	r3, [r7, #9]
    buf[2] = (uint8_t)(WELL_ID_MAGIC >> 16);
 8000d12:	2345      	movs	r3, #69	@ 0x45
 8000d14:	72bb      	strb	r3, [r7, #10]
    buf[3] = (uint8_t)(WELL_ID_MAGIC >> 24);
 8000d16:	2357      	movs	r3, #87	@ 0x57
 8000d18:	72fb      	strb	r3, [r7, #11]
    buf[4] = (uint8_t)(id);
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	733b      	strb	r3, [r7, #12]
    buf[5] = (uint8_t)(id >> 8);
 8000d20:	88fb      	ldrh	r3, [r7, #6]
 8000d22:	0a1b      	lsrs	r3, r3, #8
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	737b      	strb	r3, [r7, #13]
    buf[6] = 0xFF;
 8000d2a:	23ff      	movs	r3, #255	@ 0xff
 8000d2c:	73bb      	strb	r3, [r7, #14]
    buf[7] = 0xFF;
 8000d2e:	23ff      	movs	r3, #255	@ 0xff
 8000d30:	73fb      	strb	r3, [r7, #15]
    if (!Flash_EraseSector(STORED_PARAMS_FLASH_SECTOR))
 8000d32:	2003      	movs	r0, #3
 8000d34:	f001 f800 	bl	8001d38 <Flash_EraseSector>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	f083 0301 	eor.w	r3, r3, #1
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d10d      	bne.n	8000d60 <save_well_id+0x60>
        return;
    Flash_WriteData(WELL_ID_STORAGE_ADDR, buf, 8);
 8000d44:	f107 0308 	add.w	r3, r7, #8
 8000d48:	2208      	movs	r2, #8
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4806      	ldr	r0, [pc, #24]	@ (8000d68 <save_well_id+0x68>)
 8000d4e:	f001 f81e 	bl	8001d8e <Flash_WriteData>
    well_id = id;
 8000d52:	4a06      	ldr	r2, [pc, #24]	@ (8000d6c <save_well_id+0x6c>)
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	8013      	strh	r3, [r2, #0]
    have_stored_well_id = true;
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <save_well_id+0x70>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
 8000d5e:	e000      	b.n	8000d62 <save_well_id+0x62>
        return;
 8000d60:	bf00      	nop
}
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	0800c000 	.word	0x0800c000
 8000d6c:	20001244 	.word	0x20001244
 8000d70:	20001246 	.word	0x20001246

08000d74 <Bootloader_RxByte>:

/* Add byte to rx buffer (from UART callback). */
void Bootloader_RxByte(uint8_t b)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	71fb      	strb	r3, [r7, #7]
    if (rx_count < DOWNLOAD_BUFFER_SIZE) {
 8000d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <Bootloader_RxByte+0x48>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d86:	d212      	bcs.n	8000dae <Bootloader_RxByte+0x3a>
        uint16_t wi = (rx_head + rx_count) % DOWNLOAD_BUFFER_SIZE;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <Bootloader_RxByte+0x4c>)
 8000d8a:	881a      	ldrh	r2, [r3, #0]
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <Bootloader_RxByte+0x48>)
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	4413      	add	r3, r2
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d98:	81fb      	strh	r3, [r7, #14]
        rx_buffer[wi] = b;
 8000d9a:	89fb      	ldrh	r3, [r7, #14]
 8000d9c:	4909      	ldr	r1, [pc, #36]	@ (8000dc4 <Bootloader_RxByte+0x50>)
 8000d9e:	79fa      	ldrb	r2, [r7, #7]
 8000da0:	54ca      	strb	r2, [r1, r3]
        rx_count++;
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <Bootloader_RxByte+0x48>)
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	3301      	adds	r3, #1
 8000da8:	b29a      	uxth	r2, r3
 8000daa:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <Bootloader_RxByte+0x48>)
 8000dac:	801a      	strh	r2, [r3, #0]
    }
}
 8000dae:	bf00      	nop
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	200011b2 	.word	0x200011b2
 8000dc0:	200011b0 	.word	0x200011b0
 8000dc4:	200001b0 	.word	0x200001b0

08000dc8 <extract_line>:

/* Extract a complete line (up to \r\n) into line_buffer. Returns true if line complete. */
static bool extract_line(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
    while (rx_count > 0) {
 8000dce:	e037      	b.n	8000e40 <extract_line+0x78>
        uint8_t b = rx_buffer[rx_head];
 8000dd0:	4b21      	ldr	r3, [pc, #132]	@ (8000e58 <extract_line+0x90>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b21      	ldr	r3, [pc, #132]	@ (8000e5c <extract_line+0x94>)
 8000dd8:	5c9b      	ldrb	r3, [r3, r2]
 8000dda:	71fb      	strb	r3, [r7, #7]
        rx_head = (rx_head + 1) % DOWNLOAD_BUFFER_SIZE;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <extract_line+0x90>)
 8000dde:	881b      	ldrh	r3, [r3, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	425a      	negs	r2, r3
 8000de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000de8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000dec:	bf58      	it	pl
 8000dee:	4253      	negpl	r3, r2
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <extract_line+0x90>)
 8000df4:	801a      	strh	r2, [r3, #0]
        rx_count--;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <extract_line+0x98>)
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	b29a      	uxth	r2, r3
 8000dfe:	4b18      	ldr	r3, [pc, #96]	@ (8000e60 <extract_line+0x98>)
 8000e00:	801a      	strh	r2, [r3, #0]

        if (b == '\n') {
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	2b0a      	cmp	r3, #10
 8000e06:	d10a      	bne.n	8000e1e <extract_line+0x56>
            line_buffer[line_len] = '\0';
 8000e08:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <extract_line+0x9c>)
 8000e0a:	881b      	ldrh	r3, [r3, #0]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <extract_line+0xa0>)
 8000e10:	2100      	movs	r1, #0
 8000e12:	5499      	strb	r1, [r3, r2]
            line_len = 0;
 8000e14:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <extract_line+0x9c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	801a      	strh	r2, [r3, #0]
            return true;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e015      	b.n	8000e4a <extract_line+0x82>
        }
        if (b != '\r' && line_len < LINE_BUFFER_SIZE - 1)
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	2b0d      	cmp	r3, #13
 8000e22:	d00d      	beq.n	8000e40 <extract_line+0x78>
 8000e24:	4b0f      	ldr	r3, [pc, #60]	@ (8000e64 <extract_line+0x9c>)
 8000e26:	881b      	ldrh	r3, [r3, #0]
 8000e28:	2b7e      	cmp	r3, #126	@ 0x7e
 8000e2a:	d809      	bhi.n	8000e40 <extract_line+0x78>
            line_buffer[line_len++] = b;
 8000e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <extract_line+0x9c>)
 8000e2e:	881b      	ldrh	r3, [r3, #0]
 8000e30:	1c5a      	adds	r2, r3, #1
 8000e32:	b291      	uxth	r1, r2
 8000e34:	4a0b      	ldr	r2, [pc, #44]	@ (8000e64 <extract_line+0x9c>)
 8000e36:	8011      	strh	r1, [r2, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e68 <extract_line+0xa0>)
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	5453      	strb	r3, [r2, r1]
    while (rx_count > 0) {
 8000e40:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <extract_line+0x98>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d1c3      	bne.n	8000dd0 <extract_line+0x8>
    }
    return false;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	200011b0 	.word	0x200011b0
 8000e5c:	200001b0 	.word	0x200001b0
 8000e60:	200011b2 	.word	0x200011b2
 8000e64:	20001234 	.word	0x20001234
 8000e68:	200011b4 	.word	0x200011b4

08000e6c <send_line>:

/* Send string to PC. */
static void send_line(const char *s)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
    size_t len = strlen(s);
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff f9bd 	bl	80001f4 <strlen>
 8000e7a:	60f8      	str	r0, [r7, #12]
    HAL_UART_Transmit(STEPHANO_UART_PTR, (uint8_t *)s, (uint16_t)len, 2000);
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e84:	6879      	ldr	r1, [r7, #4]
 8000e86:	4807      	ldr	r0, [pc, #28]	@ (8000ea4 <send_line+0x38>)
 8000e88:	f003 fe8a 	bl	8004ba0 <HAL_UART_Transmit>
    HAL_UART_Transmit(STEPHANO_UART_PTR, (uint8_t *)"\r\n", 2, 500);
 8000e8c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000e90:	2202      	movs	r2, #2
 8000e92:	4905      	ldr	r1, [pc, #20]	@ (8000ea8 <send_line+0x3c>)
 8000e94:	4803      	ldr	r0, [pc, #12]	@ (8000ea4 <send_line+0x38>)
 8000e96:	f003 fe83 	bl	8004ba0 <HAL_UART_Transmit>
}
 8000e9a:	bf00      	nop
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200013d4 	.word	0x200013d4
 8000ea8:	080074d8 	.word	0x080074d8

08000eac <handle_id_response>:

static void handle_id_response(const char *line)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_ID_RESP) {
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <handle_id_response+0x44>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b07      	cmp	r3, #7
 8000eba:	d114      	bne.n	8000ee6 <handle_id_response+0x3a>
        if (strcmp(line, "OKAY") == 0) {
 8000ebc:	490d      	ldr	r1, [pc, #52]	@ (8000ef4 <handle_id_response+0x48>)
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff f98e 	bl	80001e0 <strcmp>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d103      	bne.n	8000ed2 <handle_id_response+0x26>
            dl_state = DL_STATE_SEND_WSM_BL;
 8000eca:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <handle_id_response+0x44>)
 8000ecc:	220a      	movs	r2, #10
 8000ece:	701a      	strb	r2, [r3, #0]
        } else if (strcmp(line, "UNKNOWN") == 0) {
            dl_state = DL_STATE_SEND_WSM_MAC;
        }
    }
}
 8000ed0:	e009      	b.n	8000ee6 <handle_id_response+0x3a>
        } else if (strcmp(line, "UNKNOWN") == 0) {
 8000ed2:	4909      	ldr	r1, [pc, #36]	@ (8000ef8 <handle_id_response+0x4c>)
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff f983 	bl	80001e0 <strcmp>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d102      	bne.n	8000ee6 <handle_id_response+0x3a>
            dl_state = DL_STATE_SEND_WSM_MAC;
 8000ee0:	4b03      	ldr	r3, [pc, #12]	@ (8000ef0 <handle_id_response+0x44>)
 8000ee2:	2208      	movs	r2, #8
 8000ee4:	701a      	strb	r2, [r3, #0]
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200001ae 	.word	0x200001ae
 8000ef4:	080074dc 	.word	0x080074dc
 8000ef8:	080074e4 	.word	0x080074e4

08000efc <handle_wsm_id_response>:

static void handle_wsm_id_response(const char *line)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_WSM_ID && strncmp(line, "WSM ID ", 7) == 0) {
 8000f04:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <handle_wsm_id_response+0x60>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b09      	cmp	r3, #9
 8000f0a:	d122      	bne.n	8000f52 <handle_wsm_id_response+0x56>
 8000f0c:	2207      	movs	r2, #7
 8000f0e:	4914      	ldr	r1, [pc, #80]	@ (8000f60 <handle_wsm_id_response+0x64>)
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f005 f91f 	bl	8006154 <strncmp>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d11a      	bne.n	8000f52 <handle_wsm_id_response+0x56>
        unsigned int id_val;
        if (sscanf(line + 7, "%u", &id_val) == 1 && id_val <= 0xFFFF) {
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3307      	adds	r3, #7
 8000f20:	f107 020c 	add.w	r2, r7, #12
 8000f24:	490f      	ldr	r1, [pc, #60]	@ (8000f64 <handle_wsm_id_response+0x68>)
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 f8ce 	bl	80060c8 <siscanf>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d10f      	bne.n	8000f52 <handle_wsm_id_response+0x56>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f38:	d20b      	bcs.n	8000f52 <handle_wsm_id_response+0x56>
            well_id = (uint16_t)id_val;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	b29a      	uxth	r2, r3
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <handle_wsm_id_response+0x6c>)
 8000f40:	801a      	strh	r2, [r3, #0]
            save_well_id(well_id);
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <handle_wsm_id_response+0x6c>)
 8000f44:	881b      	ldrh	r3, [r3, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff feda 	bl	8000d00 <save_well_id>
            dl_state = DL_STATE_SEND_WSM_BL;
 8000f4c:	4b03      	ldr	r3, [pc, #12]	@ (8000f5c <handle_wsm_id_response+0x60>)
 8000f4e:	220a      	movs	r2, #10
 8000f50:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200001ae 	.word	0x200001ae
 8000f60:	080074ec 	.word	0x080074ec
 8000f64:	080074f4 	.word	0x080074f4
 8000f68:	20001244 	.word	0x20001244

08000f6c <parse_line>:

static bool parse_line(const char *line)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_ID_RESP)
 8000f74:	4b19      	ldr	r3, [pc, #100]	@ (8000fdc <parse_line+0x70>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b07      	cmp	r3, #7
 8000f7a:	d103      	bne.n	8000f84 <parse_line+0x18>
        handle_id_response(line);
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff ff95 	bl	8000eac <handle_id_response>
 8000f82:	e026      	b.n	8000fd2 <parse_line+0x66>
    else if (dl_state == DL_STATE_WAIT_WSM_ID)
 8000f84:	4b15      	ldr	r3, [pc, #84]	@ (8000fdc <parse_line+0x70>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b09      	cmp	r3, #9
 8000f8a:	d103      	bne.n	8000f94 <parse_line+0x28>
        handle_wsm_id_response(line);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff ffb5 	bl	8000efc <handle_wsm_id_response>
 8000f92:	e01e      	b.n	8000fd2 <parse_line+0x66>
    else if (downloading_bootloader)
 8000f94:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <parse_line+0x74>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d003      	beq.n	8000fa4 <parse_line+0x38>
        handle_bl_response(line);
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f000 f821 	bl	8000fe4 <handle_bl_response>
 8000fa2:	e016      	b.n	8000fd2 <parse_line+0x66>
    else if (dl_state == DL_STATE_APP_DOWNLOAD)
 8000fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8000fdc <parse_line+0x70>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b0f      	cmp	r3, #15
 8000faa:	d103      	bne.n	8000fb4 <parse_line+0x48>
        handle_app_response(line);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f000 f895 	bl	80010dc <handle_app_response>
 8000fb2:	e00e      	b.n	8000fd2 <parse_line+0x66>
    else if (dl_state == DL_STATE_WAIT_BL_RESP)
 8000fb4:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <parse_line+0x70>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b0b      	cmp	r3, #11
 8000fba:	d103      	bne.n	8000fc4 <parse_line+0x58>
        handle_bl_response(line);
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f000 f811 	bl	8000fe4 <handle_bl_response>
 8000fc2:	e006      	b.n	8000fd2 <parse_line+0x66>
    else if (dl_state == DL_STATE_WAIT_APP_RESP)
 8000fc4:	4b05      	ldr	r3, [pc, #20]	@ (8000fdc <parse_line+0x70>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b0e      	cmp	r3, #14
 8000fca:	d102      	bne.n	8000fd2 <parse_line+0x66>
        handle_app_response(line);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 f885 	bl	80010dc <handle_app_response>
    return true;
 8000fd2:	2301      	movs	r3, #1
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	200001ae 	.word	0x200001ae
 8000fe0:	20001242 	.word	0x20001242

08000fe4 <handle_bl_response>:

static void handle_bl_response(const char *line)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_BL_RESP) {
 8000fec:	4b2f      	ldr	r3, [pc, #188]	@ (80010ac <handle_bl_response+0xc8>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b0b      	cmp	r3, #11
 8000ff2:	d157      	bne.n	80010a4 <handle_bl_response+0xc0>
        if (strncmp(line, "WSM BL OK", 9) == 0) {
 8000ff4:	2209      	movs	r2, #9
 8000ff6:	492e      	ldr	r1, [pc, #184]	@ (80010b0 <handle_bl_response+0xcc>)
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f005 f8ab 	bl	8006154 <strncmp>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d103      	bne.n	800100c <handle_bl_response+0x28>
            dl_state = DL_STATE_SEND_WSM_APP;
 8001004:	4b29      	ldr	r3, [pc, #164]	@ (80010ac <handle_bl_response+0xc8>)
 8001006:	220d      	movs	r2, #13
 8001008:	701a      	strb	r2, [r3, #0]
            return;
 800100a:	e04b      	b.n	80010a4 <handle_bl_response+0xc0>
        }
        if (strncmp(line, "WSM BL ", 7) == 0) {
 800100c:	2207      	movs	r2, #7
 800100e:	4929      	ldr	r1, [pc, #164]	@ (80010b4 <handle_bl_response+0xd0>)
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f005 f89f 	bl	8006154 <strncmp>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d143      	bne.n	80010a4 <handle_bl_response+0xc0>
            unsigned int size_val = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	61bb      	str	r3, [r7, #24]
            char new_ver[16] = {0};
 8001020:	f107 0308 	add.w	r3, r7, #8
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
            int n = sscanf(line + 7, "%15s %u", new_ver, &size_val);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	1dd8      	adds	r0, r3, #7
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	f107 0208 	add.w	r2, r7, #8
 800103a:	491f      	ldr	r1, [pc, #124]	@ (80010b8 <handle_bl_response+0xd4>)
 800103c:	f005 f844 	bl	80060c8 <siscanf>
 8001040:	61f8      	str	r0, [r7, #28]
            if (n >= 2 && size_val > 0) {
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	2b01      	cmp	r3, #1
 8001046:	dd2d      	ble.n	80010a4 <handle_bl_response+0xc0>
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d02a      	beq.n	80010a4 <handle_bl_response+0xc0>
                if (size_val > FLASH_SECTOR_SIZE_6_7) {
 800104e:	69bb      	ldr	r3, [r7, #24]
 8001050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001054:	d905      	bls.n	8001062 <handle_bl_response+0x7e>
                    send_line("BL DL ERROR");
 8001056:	4819      	ldr	r0, [pc, #100]	@ (80010bc <handle_bl_response+0xd8>)
 8001058:	f7ff ff08 	bl	8000e6c <send_line>
                    dying_gasp("New bootloader too large");
 800105c:	4818      	ldr	r0, [pc, #96]	@ (80010c0 <handle_bl_response+0xdc>)
 800105e:	f7ff fc2f 	bl	80008c0 <dying_gasp>
                }
                if (!Flash_EraseSector(FLASH_SECTOR_DOWNLOAD)) {
 8001062:	2006      	movs	r0, #6
 8001064:	f000 fe68 	bl	8001d38 <Flash_EraseSector>
 8001068:	4603      	mov	r3, r0
 800106a:	f083 0301 	eor.w	r3, r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d005      	beq.n	8001080 <handle_bl_response+0x9c>
                    send_line("BL DL ERROR");
 8001074:	4811      	ldr	r0, [pc, #68]	@ (80010bc <handle_bl_response+0xd8>)
 8001076:	f7ff fef9 	bl	8000e6c <send_line>
                    dying_gasp("Failed to erase sector 6");
 800107a:	4812      	ldr	r0, [pc, #72]	@ (80010c4 <handle_bl_response+0xe0>)
 800107c:	f7ff fc20 	bl	80008c0 <dying_gasp>
                }
                send_line("BL DL READY");
 8001080:	4811      	ldr	r0, [pc, #68]	@ (80010c8 <handle_bl_response+0xe4>)
 8001082:	f7ff fef3 	bl	8000e6c <send_line>
                download_size = size_val;
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <handle_bl_response+0xe8>)
 800108a:	6013      	str	r3, [r2, #0]
                download_received = 0;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <handle_bl_response+0xec>)
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
                expected_packet = 0;
 8001092:	4b10      	ldr	r3, [pc, #64]	@ (80010d4 <handle_bl_response+0xf0>)
 8001094:	2200      	movs	r2, #0
 8001096:	801a      	strh	r2, [r3, #0]
                downloading_bootloader = true;
 8001098:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <handle_bl_response+0xf4>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
                dl_state = DL_STATE_BL_DOWNLOAD;
 800109e:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <handle_bl_response+0xc8>)
 80010a0:	220c      	movs	r2, #12
 80010a2:	701a      	strb	r2, [r3, #0]
            }
            return;
        }
    }

}
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	200001ae 	.word	0x200001ae
 80010b0:	080074f8 	.word	0x080074f8
 80010b4:	08007504 	.word	0x08007504
 80010b8:	0800750c 	.word	0x0800750c
 80010bc:	08007514 	.word	0x08007514
 80010c0:	08007520 	.word	0x08007520
 80010c4:	0800753c 	.word	0x0800753c
 80010c8:	08007558 	.word	0x08007558
 80010cc:	20001238 	.word	0x20001238
 80010d0:	2000123c 	.word	0x2000123c
 80010d4:	20001240 	.word	0x20001240
 80010d8:	20001242 	.word	0x20001242

080010dc <handle_app_response>:

static void handle_app_response(const char *line)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    if (dl_state == DL_STATE_WAIT_APP_RESP) {
 80010e4:	4b30      	ldr	r3, [pc, #192]	@ (80011a8 <handle_app_response+0xcc>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b0e      	cmp	r3, #14
 80010ea:	d159      	bne.n	80011a0 <handle_app_response+0xc4>
        if (strncmp(line, "WSM APP OK", 10) == 0) {
 80010ec:	220a      	movs	r2, #10
 80010ee:	492f      	ldr	r1, [pc, #188]	@ (80011ac <handle_app_response+0xd0>)
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f005 f82f 	bl	8006154 <strncmp>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d104      	bne.n	8001106 <handle_app_response+0x2a>
            /* Done - reboot to let stage-1 run */
            HAL_Delay(100);
 80010fc:	2064      	movs	r0, #100	@ 0x64
 80010fe:	f001 fe5b 	bl	8002db8 <HAL_Delay>
            NVIC_SystemReset();
 8001102:	f7ff fbc7 	bl	8000894 <__NVIC_SystemReset>
            return;
        }
        if (strncmp(line, "WSM APP ", 8) == 0) {
 8001106:	2208      	movs	r2, #8
 8001108:	4929      	ldr	r1, [pc, #164]	@ (80011b0 <handle_app_response+0xd4>)
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f005 f822 	bl	8006154 <strncmp>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d144      	bne.n	80011a0 <handle_app_response+0xc4>
            unsigned int size_val = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
            char new_ver[16] = {0};
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
            int n = sscanf(line + 8, "%15s %u", new_ver, &size_val);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f103 0008 	add.w	r0, r3, #8
 800112e:	f107 0318 	add.w	r3, r7, #24
 8001132:	f107 0208 	add.w	r2, r7, #8
 8001136:	491f      	ldr	r1, [pc, #124]	@ (80011b4 <handle_app_response+0xd8>)
 8001138:	f004 ffc6 	bl	80060c8 <siscanf>
 800113c:	61f8      	str	r0, [r7, #28]
            if (n >= 2 && size_val > 0) {
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	2b01      	cmp	r3, #1
 8001142:	dd2d      	ble.n	80011a0 <handle_app_response+0xc4>
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d02a      	beq.n	80011a0 <handle_app_response+0xc4>
                if (size_val > FLASH_SECTOR_SIZE_6_7) {
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001150:	d905      	bls.n	800115e <handle_app_response+0x82>
                    send_line("APP DL ERROR");
 8001152:	4819      	ldr	r0, [pc, #100]	@ (80011b8 <handle_app_response+0xdc>)
 8001154:	f7ff fe8a 	bl	8000e6c <send_line>
                    dying_gasp("New application too large");
 8001158:	4818      	ldr	r0, [pc, #96]	@ (80011bc <handle_app_response+0xe0>)
 800115a:	f7ff fbb1 	bl	80008c0 <dying_gasp>
                }
                if (!Flash_EraseSector(FLASH_SECTOR_DOWNLOAD)) {
 800115e:	2006      	movs	r0, #6
 8001160:	f000 fdea 	bl	8001d38 <Flash_EraseSector>
 8001164:	4603      	mov	r3, r0
 8001166:	f083 0301 	eor.w	r3, r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	d005      	beq.n	800117c <handle_app_response+0xa0>
                    send_line("APP DL ERROR");
 8001170:	4811      	ldr	r0, [pc, #68]	@ (80011b8 <handle_app_response+0xdc>)
 8001172:	f7ff fe7b 	bl	8000e6c <send_line>
                    dying_gasp("Failed to erase sector 6");
 8001176:	4812      	ldr	r0, [pc, #72]	@ (80011c0 <handle_app_response+0xe4>)
 8001178:	f7ff fba2 	bl	80008c0 <dying_gasp>
                }
                send_line("APP DL READY");
 800117c:	4811      	ldr	r0, [pc, #68]	@ (80011c4 <handle_app_response+0xe8>)
 800117e:	f7ff fe75 	bl	8000e6c <send_line>
                download_size = size_val;
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	4a10      	ldr	r2, [pc, #64]	@ (80011c8 <handle_app_response+0xec>)
 8001186:	6013      	str	r3, [r2, #0]
                download_received = 0;
 8001188:	4b10      	ldr	r3, [pc, #64]	@ (80011cc <handle_app_response+0xf0>)
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
                expected_packet = 0;
 800118e:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <handle_app_response+0xf4>)
 8001190:	2200      	movs	r2, #0
 8001192:	801a      	strh	r2, [r3, #0]
                downloading_bootloader = false;
 8001194:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <handle_app_response+0xf8>)
 8001196:	2200      	movs	r2, #0
 8001198:	701a      	strb	r2, [r3, #0]
                dl_state = DL_STATE_APP_DOWNLOAD;
 800119a:	4b03      	ldr	r3, [pc, #12]	@ (80011a8 <handle_app_response+0xcc>)
 800119c:	220f      	movs	r2, #15
 800119e:	701a      	strb	r2, [r3, #0]
            }
            return;
        }
    }

}
 80011a0:	3720      	adds	r7, #32
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	200001ae 	.word	0x200001ae
 80011ac:	08007564 	.word	0x08007564
 80011b0:	08007570 	.word	0x08007570
 80011b4:	0800750c 	.word	0x0800750c
 80011b8:	0800757c 	.word	0x0800757c
 80011bc:	0800758c 	.word	0x0800758c
 80011c0:	0800753c 	.word	0x0800753c
 80011c4:	080075a8 	.word	0x080075a8
 80011c8:	20001238 	.word	0x20001238
 80011cc:	2000123c 	.word	0x2000123c
 80011d0:	20001240 	.word	0x20001240
 80011d4:	20001242 	.word	0x20001242

080011d8 <flush_flash_chunk>:
#define FLASH_CHUNK 256
static uint8_t flash_chunk_buf[FLASH_CHUNK];
static uint16_t flash_chunk_len = 0;

static void flush_flash_chunk(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    if (flash_chunk_len == 0) return;
 80011dc:	4b16      	ldr	r3, [pc, #88]	@ (8001238 <flush_flash_chunk+0x60>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d027      	beq.n	8001234 <flush_flash_chunk+0x5c>
    if (!Flash_ProgramFirmwareData(download_received, flash_chunk_buf, flash_chunk_len)) {
 80011e4:	4b15      	ldr	r3, [pc, #84]	@ (800123c <flush_flash_chunk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a13      	ldr	r2, [pc, #76]	@ (8001238 <flush_flash_chunk+0x60>)
 80011ea:	8812      	ldrh	r2, [r2, #0]
 80011ec:	4914      	ldr	r1, [pc, #80]	@ (8001240 <flush_flash_chunk+0x68>)
 80011ee:	4618      	mov	r0, r3
 80011f0:	f000 fe56 	bl	8001ea0 <Flash_ProgramFirmwareData>
 80011f4:	4603      	mov	r3, r0
 80011f6:	f083 0301 	eor.w	r3, r3, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00d      	beq.n	800121c <flush_flash_chunk+0x44>
        if (downloading_bootloader)
 8001200:	4b10      	ldr	r3, [pc, #64]	@ (8001244 <flush_flash_chunk+0x6c>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <flush_flash_chunk+0x38>
            send_line("BL DATA ERROR");
 8001208:	480f      	ldr	r0, [pc, #60]	@ (8001248 <flush_flash_chunk+0x70>)
 800120a:	f7ff fe2f 	bl	8000e6c <send_line>
 800120e:	e002      	b.n	8001216 <flush_flash_chunk+0x3e>
        else
            send_line("APP DATA ERROR");
 8001210:	480e      	ldr	r0, [pc, #56]	@ (800124c <flush_flash_chunk+0x74>)
 8001212:	f7ff fe2b 	bl	8000e6c <send_line>
        dying_gasp("Flash program failed");
 8001216:	480e      	ldr	r0, [pc, #56]	@ (8001250 <flush_flash_chunk+0x78>)
 8001218:	f7ff fb52 	bl	80008c0 <dying_gasp>
    }
    download_received += flash_chunk_len;
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <flush_flash_chunk+0x60>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	4b06      	ldr	r3, [pc, #24]	@ (800123c <flush_flash_chunk+0x64>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4413      	add	r3, r2
 8001228:	4a04      	ldr	r2, [pc, #16]	@ (800123c <flush_flash_chunk+0x64>)
 800122a:	6013      	str	r3, [r2, #0]
    flash_chunk_len = 0;
 800122c:	4b02      	ldr	r3, [pc, #8]	@ (8001238 <flush_flash_chunk+0x60>)
 800122e:	2200      	movs	r2, #0
 8001230:	801a      	strh	r2, [r3, #0]
 8001232:	e000      	b.n	8001236 <flush_flash_chunk+0x5e>
    if (flash_chunk_len == 0) return;
 8001234:	bf00      	nop
}
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20001350 	.word	0x20001350
 800123c:	2000123c 	.word	0x2000123c
 8001240:	20001250 	.word	0x20001250
 8001244:	20001242 	.word	0x20001242
 8001248:	080075b8 	.word	0x080075b8
 800124c:	080075c8 	.word	0x080075c8
 8001250:	080075d8 	.word	0x080075d8

08001254 <process_binary_payload>:

static void process_binary_payload(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
    if (pending_payload_size == 0) return;
 800125a:	4b37      	ldr	r3, [pc, #220]	@ (8001338 <process_binary_payload+0xe4>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <process_binary_payload+0xd6>

    while (rx_count > 0 && pending_payload_received < pending_payload_size) {
 8001262:	e057      	b.n	8001314 <process_binary_payload+0xc0>
        uint8_t b = rx_buffer[rx_head];
 8001264:	4b35      	ldr	r3, [pc, #212]	@ (800133c <process_binary_payload+0xe8>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4b35      	ldr	r3, [pc, #212]	@ (8001340 <process_binary_payload+0xec>)
 800126c:	5c9b      	ldrb	r3, [r3, r2]
 800126e:	71fb      	strb	r3, [r7, #7]
        rx_head = (rx_head + 1) % DOWNLOAD_BUFFER_SIZE;
 8001270:	4b32      	ldr	r3, [pc, #200]	@ (800133c <process_binary_payload+0xe8>)
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	425a      	negs	r2, r3
 8001278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800127c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001280:	bf58      	it	pl
 8001282:	4253      	negpl	r3, r2
 8001284:	b29a      	uxth	r2, r3
 8001286:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <process_binary_payload+0xe8>)
 8001288:	801a      	strh	r2, [r3, #0]
        rx_count--;
 800128a:	4b2e      	ldr	r3, [pc, #184]	@ (8001344 <process_binary_payload+0xf0>)
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	3b01      	subs	r3, #1
 8001290:	b29a      	uxth	r2, r3
 8001292:	4b2c      	ldr	r3, [pc, #176]	@ (8001344 <process_binary_payload+0xf0>)
 8001294:	801a      	strh	r2, [r3, #0]

        flash_chunk_buf[flash_chunk_len++] = b;
 8001296:	4b2c      	ldr	r3, [pc, #176]	@ (8001348 <process_binary_payload+0xf4>)
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	1c5a      	adds	r2, r3, #1
 800129c:	b291      	uxth	r1, r2
 800129e:	4a2a      	ldr	r2, [pc, #168]	@ (8001348 <process_binary_payload+0xf4>)
 80012a0:	8011      	strh	r1, [r2, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4a29      	ldr	r2, [pc, #164]	@ (800134c <process_binary_payload+0xf8>)
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	5453      	strb	r3, [r2, r1]
        pending_payload_received++;
 80012aa:	4b29      	ldr	r3, [pc, #164]	@ (8001350 <process_binary_payload+0xfc>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	3301      	adds	r3, #1
 80012b0:	4a27      	ldr	r2, [pc, #156]	@ (8001350 <process_binary_payload+0xfc>)
 80012b2:	6013      	str	r3, [r2, #0]

        if (flash_chunk_len >= FLASH_CHUNK) {
 80012b4:	4b24      	ldr	r3, [pc, #144]	@ (8001348 <process_binary_payload+0xf4>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	2bff      	cmp	r3, #255	@ 0xff
 80012ba:	d901      	bls.n	80012c0 <process_binary_payload+0x6c>
            flush_flash_chunk();
 80012bc:	f7ff ff8c 	bl	80011d8 <flush_flash_chunk>
        }

        if (pending_payload_received >= pending_payload_size) {
 80012c0:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <process_binary_payload+0xfc>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001338 <process_binary_payload+0xe4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d323      	bcc.n	8001314 <process_binary_payload+0xc0>
            flush_flash_chunk();
 80012cc:	f7ff ff84 	bl	80011d8 <flush_flash_chunk>
            if (downloading_bootloader)
 80012d0:	4b20      	ldr	r3, [pc, #128]	@ (8001354 <process_binary_payload+0x100>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <process_binary_payload+0x8c>
                send_line("BL DATA OKAY");
 80012d8:	481f      	ldr	r0, [pc, #124]	@ (8001358 <process_binary_payload+0x104>)
 80012da:	f7ff fdc7 	bl	8000e6c <send_line>
 80012de:	e002      	b.n	80012e6 <process_binary_payload+0x92>
            else
                send_line("APP DATA OKAY");
 80012e0:	481e      	ldr	r0, [pc, #120]	@ (800135c <process_binary_payload+0x108>)
 80012e2:	f7ff fdc3 	bl	8000e6c <send_line>
            expected_packet++;
 80012e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001360 <process_binary_payload+0x10c>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	3301      	adds	r3, #1
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001360 <process_binary_payload+0x10c>)
 80012f0:	801a      	strh	r2, [r3, #0]
            pending_payload_size = 0;
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <process_binary_payload+0xe4>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
            pending_payload_received = 0;
 80012f8:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <process_binary_payload+0xfc>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
            if (download_received >= download_size) {
 80012fe:	4b19      	ldr	r3, [pc, #100]	@ (8001364 <process_binary_payload+0x110>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <process_binary_payload+0x114>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	d311      	bcc.n	800132e <process_binary_payload+0xda>
                HAL_Delay(100);
 800130a:	2064      	movs	r0, #100	@ 0x64
 800130c:	f001 fd54 	bl	8002db8 <HAL_Delay>
                NVIC_SystemReset();
 8001310:	f7ff fac0 	bl	8000894 <__NVIC_SystemReset>
    while (rx_count > 0 && pending_payload_received < pending_payload_size) {
 8001314:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <process_binary_payload+0xf0>)
 8001316:	881b      	ldrh	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d009      	beq.n	8001330 <process_binary_payload+0xdc>
 800131c:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <process_binary_payload+0xfc>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <process_binary_payload+0xe4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	429a      	cmp	r2, r3
 8001326:	d39d      	bcc.n	8001264 <process_binary_payload+0x10>
 8001328:	e002      	b.n	8001330 <process_binary_payload+0xdc>
    if (pending_payload_size == 0) return;
 800132a:	bf00      	nop
 800132c:	e000      	b.n	8001330 <process_binary_payload+0xdc>
            }
            return;
 800132e:	bf00      	nop
        }
    }
}
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20001248 	.word	0x20001248
 800133c:	200011b0 	.word	0x200011b0
 8001340:	200001b0 	.word	0x200001b0
 8001344:	200011b2 	.word	0x200011b2
 8001348:	20001350 	.word	0x20001350
 800134c:	20001250 	.word	0x20001250
 8001350:	2000124c 	.word	0x2000124c
 8001354:	20001242 	.word	0x20001242
 8001358:	080075f0 	.word	0x080075f0
 800135c:	08007600 	.word	0x08007600
 8001360:	20001240 	.word	0x20001240
 8001364:	2000123c 	.word	0x2000123c
 8001368:	20001238 	.word	0x20001238

0800136c <parse_data_line>:

/* Parse "BL DATA N SIZE" or "APP DATA N SIZE" and set pending_payload_size. */
static void parse_data_line(const char *line)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
    if (strncmp(line, "BL DATA ", 8) == 0) {
 8001374:	2208      	movs	r2, #8
 8001376:	4929      	ldr	r1, [pc, #164]	@ (800141c <parse_data_line+0xb0>)
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f004 feeb 	bl	8006154 <strncmp>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d120      	bne.n	80013c6 <parse_data_line+0x5a>
        unsigned int n_val, size_val;
        if (sscanf(line + 8, "%u %u", &n_val, &size_val) == 2) {
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f103 0008 	add.w	r0, r3, #8
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	f107 0214 	add.w	r2, r7, #20
 8001392:	4923      	ldr	r1, [pc, #140]	@ (8001420 <parse_data_line+0xb4>)
 8001394:	f004 fe98 	bl	80060c8 <siscanf>
 8001398:	4603      	mov	r3, r0
 800139a:	2b02      	cmp	r3, #2
 800139c:	d13b      	bne.n	8001416 <parse_data_line+0xaa>
            if (n_val != expected_packet) {
 800139e:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <parse_data_line+0xb8>)
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	461a      	mov	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d006      	beq.n	80013b8 <parse_data_line+0x4c>
                send_line("BL DATA ERROR");
 80013aa:	481f      	ldr	r0, [pc, #124]	@ (8001428 <parse_data_line+0xbc>)
 80013ac:	f7ff fd5e 	bl	8000e6c <send_line>
                dying_gasp("Unexpected packet number");
 80013b0:	481e      	ldr	r0, [pc, #120]	@ (800142c <parse_data_line+0xc0>)
 80013b2:	f7ff fa85 	bl	80008c0 <dying_gasp>
 80013b6:	e02e      	b.n	8001416 <parse_data_line+0xaa>
                return;
            }
            pending_payload_size = size_val;
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001430 <parse_data_line+0xc4>)
 80013bc:	6013      	str	r3, [r2, #0]
            pending_payload_received = 0;
 80013be:	4b1d      	ldr	r3, [pc, #116]	@ (8001434 <parse_data_line+0xc8>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	e027      	b.n	8001416 <parse_data_line+0xaa>
        }
    } else if (strncmp(line, "APP DATA ", 9) == 0) {
 80013c6:	2209      	movs	r2, #9
 80013c8:	491b      	ldr	r1, [pc, #108]	@ (8001438 <parse_data_line+0xcc>)
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f004 fec2 	bl	8006154 <strncmp>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d11f      	bne.n	8001416 <parse_data_line+0xaa>
        unsigned int n_val, size_val;
        if (sscanf(line + 9, "%u %u", &n_val, &size_val) == 2) {
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f103 0009 	add.w	r0, r3, #9
 80013dc:	f107 0308 	add.w	r3, r7, #8
 80013e0:	f107 020c 	add.w	r2, r7, #12
 80013e4:	490e      	ldr	r1, [pc, #56]	@ (8001420 <parse_data_line+0xb4>)
 80013e6:	f004 fe6f 	bl	80060c8 <siscanf>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d112      	bne.n	8001416 <parse_data_line+0xaa>
            if (n_val != expected_packet) {
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <parse_data_line+0xb8>)
 80013f2:	881b      	ldrh	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d006      	beq.n	800140a <parse_data_line+0x9e>
                send_line("APP DATA ERROR");
 80013fc:	480f      	ldr	r0, [pc, #60]	@ (800143c <parse_data_line+0xd0>)
 80013fe:	f7ff fd35 	bl	8000e6c <send_line>
                dying_gasp("Unexpected packet number");
 8001402:	480a      	ldr	r0, [pc, #40]	@ (800142c <parse_data_line+0xc0>)
 8001404:	f7ff fa5c 	bl	80008c0 <dying_gasp>
 8001408:	e005      	b.n	8001416 <parse_data_line+0xaa>
                return;
            }
            pending_payload_size = size_val;
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	4a08      	ldr	r2, [pc, #32]	@ (8001430 <parse_data_line+0xc4>)
 800140e:	6013      	str	r3, [r2, #0]
            pending_payload_received = 0;
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <parse_data_line+0xc8>)
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
        }
    }
}
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	08007610 	.word	0x08007610
 8001420:	0800761c 	.word	0x0800761c
 8001424:	20001240 	.word	0x20001240
 8001428:	080075b8 	.word	0x080075b8
 800142c:	08007624 	.word	0x08007624
 8001430:	20001248 	.word	0x20001248
 8001434:	2000124c 	.word	0x2000124c
 8001438:	08007640 	.word	0x08007640
 800143c:	080075c8 	.word	0x080075c8

08001440 <process_rx_data>:

static void process_rx_data(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
    process_binary_payload();
 8001446:	f7ff ff05 	bl	8001254 <process_binary_payload>

    while (extract_line()) {
 800144a:	e020      	b.n	800148e <process_rx_data+0x4e>
        const char *line = (const char *)line_buffer;
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <process_rx_data+0x64>)
 800144e:	607b      	str	r3, [r7, #4]
        if (dl_state == DL_STATE_BL_DOWNLOAD || dl_state == DL_STATE_APP_DOWNLOAD) {
 8001450:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <process_rx_data+0x68>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b0c      	cmp	r3, #12
 8001456:	d003      	beq.n	8001460 <process_rx_data+0x20>
 8001458:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <process_rx_data+0x68>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b0f      	cmp	r3, #15
 800145e:	d113      	bne.n	8001488 <process_rx_data+0x48>
            if ((strncmp(line, "BL DATA ", 8) == 0) || (strncmp(line, "APP DATA ", 9) == 0)) {
 8001460:	2208      	movs	r2, #8
 8001462:	4912      	ldr	r1, [pc, #72]	@ (80014ac <process_rx_data+0x6c>)
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f004 fe75 	bl	8006154 <strncmp>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d007      	beq.n	8001480 <process_rx_data+0x40>
 8001470:	2209      	movs	r2, #9
 8001472:	490f      	ldr	r1, [pc, #60]	@ (80014b0 <process_rx_data+0x70>)
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f004 fe6d 	bl	8006154 <strncmp>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d103      	bne.n	8001488 <process_rx_data+0x48>
                parse_data_line(line);
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff ff73 	bl	800136c <parse_data_line>
                break;
 8001486:	e008      	b.n	800149a <process_rx_data+0x5a>
            }
        }
        parse_line(line);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff fd6f 	bl	8000f6c <parse_line>
    while (extract_line()) {
 800148e:	f7ff fc9b 	bl	8000dc8 <extract_line>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1d9      	bne.n	800144c <process_rx_data+0xc>
    }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200011b4 	.word	0x200011b4
 80014a8:	200001ae 	.word	0x200001ae
 80014ac:	08007610 	.word	0x08007610
 80014b0:	08007640 	.word	0x08007640

080014b4 <Bootloader_StartDownload>:

void Bootloader_StartDownload(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b0b0      	sub	sp, #192	@ 0xc0
 80014b8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ba:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
 80014c8:	611a      	str	r2, [r3, #16]

    rx_head = 0;
 80014ca:	4bac      	ldr	r3, [pc, #688]	@ (800177c <Bootloader_StartDownload+0x2c8>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	801a      	strh	r2, [r3, #0]
    rx_count = 0;
 80014d0:	4bab      	ldr	r3, [pc, #684]	@ (8001780 <Bootloader_StartDownload+0x2cc>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	801a      	strh	r2, [r3, #0]
    line_len = 0;
 80014d6:	4bab      	ldr	r3, [pc, #684]	@ (8001784 <Bootloader_StartDownload+0x2d0>)
 80014d8:	2200      	movs	r2, #0
 80014da:	801a      	strh	r2, [r3, #0]
    pending_payload_size = 0;
 80014dc:	4baa      	ldr	r3, [pc, #680]	@ (8001788 <Bootloader_StartDownload+0x2d4>)
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
    pending_payload_received = 0;
 80014e2:	4baa      	ldr	r3, [pc, #680]	@ (800178c <Bootloader_StartDownload+0x2d8>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
    dl_state = DL_STATE_STEPHANO_POWER;
 80014e8:	4ba9      	ldr	r3, [pc, #676]	@ (8001790 <Bootloader_StartDownload+0x2dc>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	701a      	strb	r2, [r3, #0]

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "%s begin\r\n", __FUNCTION__);
 80014ee:	463b      	mov	r3, r7
 80014f0:	4aa8      	ldr	r2, [pc, #672]	@ (8001794 <Bootloader_StartDownload+0x2e0>)
 80014f2:	49a9      	ldr	r1, [pc, #676]	@ (8001798 <Bootloader_StartDownload+0x2e4>)
 80014f4:	4618      	mov	r0, r3
 80014f6:	f004 fdc5 	bl	8006084 <siprintf>
 80014fa:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 80014fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001502:	b29a      	uxth	r2, r3
 8001504:	4639      	mov	r1, r7
 8001506:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800150a:	48a4      	ldr	r0, [pc, #656]	@ (800179c <Bootloader_StartDownload+0x2e8>)
 800150c:	f003 fb48 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

    /* Drive CTS low before talking to Stephano */
    GPIO_InitStruct.Pin = STEPHANO_CTS_Pin;
 8001510:	2301      	movs	r3, #1
 8001512:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001516:	2301      	movs	r3, #1
 8001518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001522:	2303      	movs	r3, #3
 8001524:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(STEPHANO_CTS_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800152c:	4619      	mov	r1, r3
 800152e:	489c      	ldr	r0, [pc, #624]	@ (80017a0 <Bootloader_StartDownload+0x2ec>)
 8001530:	f002 fa00 	bl	8003934 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(STEPHANO_CTS_GPIO_Port, STEPHANO_CTS_Pin, GPIO_PIN_RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	2101      	movs	r1, #1
 8001538:	4899      	ldr	r0, [pc, #612]	@ (80017a0 <Bootloader_StartDownload+0x2ec>)
 800153a:	f002 fc8d 	bl	8003e58 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800153e:	200a      	movs	r0, #10
 8001540:	f001 fc3a 	bl	8002db8 <HAL_Delay>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001544:	2302      	movs	r3, #2
 8001546:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800154a:	2307      	movs	r3, #7
 800154c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    HAL_GPIO_Init(STEPHANO_CTS_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001554:	4619      	mov	r1, r3
 8001556:	4892      	ldr	r0, [pc, #584]	@ (80017a0 <Bootloader_StartDownload+0x2ec>)
 8001558:	f002 f9ec 	bl	8003934 <HAL_GPIO_Init>

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "%s Stephano_PowerOn\r\n", __FUNCTION__);
 800155c:	463b      	mov	r3, r7
 800155e:	4a8d      	ldr	r2, [pc, #564]	@ (8001794 <Bootloader_StartDownload+0x2e0>)
 8001560:	4990      	ldr	r1, [pc, #576]	@ (80017a4 <Bootloader_StartDownload+0x2f0>)
 8001562:	4618      	mov	r0, r3
 8001564:	f004 fd8e 	bl	8006084 <siprintf>
 8001568:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 800156c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001570:	b29a      	uxth	r2, r3
 8001572:	4639      	mov	r1, r7
 8001574:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001578:	4888      	ldr	r0, [pc, #544]	@ (800179c <Bootloader_StartDownload+0x2e8>)
 800157a:	f003 fb11 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif
  Stephano_PowerOff();
 800157e:	f7ff fa01 	bl	8000984 <Stephano_PowerOff>
  Stephano_PowerOn();
 8001582:	f7ff f9ef 	bl	8000964 <Stephano_PowerOn>

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "%s Stephano_Reset\r\n", __FUNCTION__);
 8001586:	463b      	mov	r3, r7
 8001588:	4a82      	ldr	r2, [pc, #520]	@ (8001794 <Bootloader_StartDownload+0x2e0>)
 800158a:	4987      	ldr	r1, [pc, #540]	@ (80017a8 <Bootloader_StartDownload+0x2f4>)
 800158c:	4618      	mov	r0, r3
 800158e:	f004 fd79 	bl	8006084 <siprintf>
 8001592:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8001596:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800159a:	b29a      	uxth	r2, r3
 800159c:	4639      	mov	r1, r7
 800159e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015a2:	487e      	ldr	r0, [pc, #504]	@ (800179c <Bootloader_StartDownload+0x2e8>)
 80015a4:	f003 fafc 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif
    Stephano_Reset();
 80015a8:	f7ff f9fc 	bl	80009a4 <Stephano_Reset>

    __HAL_UART_DISABLE(STEPHANO_UART_PTR);
 80015ac:	4b7f      	ldr	r3, [pc, #508]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	4b7e      	ldr	r3, [pc, #504]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80015ba:	60da      	str	r2, [r3, #12]
    __HAL_UART_HWCONTROL_CTS_DISABLE(STEPHANO_UART_PTR);
 80015bc:	4b7b      	ldr	r3, [pc, #492]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	3314      	adds	r3, #20
 80015c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015ca:	e853 3f00 	ldrex	r3, [r3]
 80015ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   return(result);
 80015d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015d6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80015da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80015de:	4b73      	ldr	r3, [pc, #460]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	3314      	adds	r3, #20
 80015e4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80015e8:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80015ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015f0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 80015f4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80015f8:	e841 2300 	strex	r3, r2, [r1]
 80015fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   return(result);
 8001600:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1d9      	bne.n	80015bc <Bootloader_StartDownload+0x108>
 8001608:	4b68      	ldr	r3, [pc, #416]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001610:	4a66      	ldr	r2, [pc, #408]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 8001612:	6193      	str	r3, [r2, #24]
    __HAL_UART_ENABLE(STEPHANO_UART_PTR);
 8001614:	4b65      	ldr	r3, [pc, #404]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	4b64      	ldr	r3, [pc, #400]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001622:	60da      	str	r2, [r3, #12]

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "%s wait_for_ready\r\n", __FUNCTION__);
 8001624:	463b      	mov	r3, r7
 8001626:	4a5b      	ldr	r2, [pc, #364]	@ (8001794 <Bootloader_StartDownload+0x2e0>)
 8001628:	4961      	ldr	r1, [pc, #388]	@ (80017b0 <Bootloader_StartDownload+0x2fc>)
 800162a:	4618      	mov	r0, r3
 800162c:	f004 fd2a 	bl	8006084 <siprintf>
 8001630:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8001634:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001638:	b29a      	uxth	r2, r3
 800163a:	4639      	mov	r1, r7
 800163c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001640:	4856      	ldr	r0, [pc, #344]	@ (800179c <Bootloader_StartDownload+0x2e8>)
 8001642:	f003 faad 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

    if (!wait_for_ready(10000))
 8001646:	f242 7010 	movw	r0, #10000	@ 0x2710
 800164a:	f7ff f9c1 	bl	80009d0 <wait_for_ready>
 800164e:	4603      	mov	r3, r0
 8001650:	f083 0301 	eor.w	r3, r3, #1
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d002      	beq.n	8001660 <Bootloader_StartDownload+0x1ac>
        dying_gasp("Stephano Ready timeout");
 800165a:	4856      	ldr	r0, [pc, #344]	@ (80017b4 <Bootloader_StartDownload+0x300>)
 800165c:	f7ff f930 	bl	80008c0 <dying_gasp>

    if (AT_SendCommand("AT+RESTORE", NULL, 0, 5000) != AT_OK)
 8001660:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001664:	2200      	movs	r2, #0
 8001666:	2100      	movs	r1, #0
 8001668:	4853      	ldr	r0, [pc, #332]	@ (80017b8 <Bootloader_StartDownload+0x304>)
 800166a:	f7fe ffb7 	bl	80005dc <AT_SendCommand>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <Bootloader_StartDownload+0x1c6>
        dying_gasp("AT+RESTORE failed");
 8001674:	4851      	ldr	r0, [pc, #324]	@ (80017bc <Bootloader_StartDownload+0x308>)
 8001676:	f7ff f923 	bl	80008c0 <dying_gasp>
    HAL_Delay(500);
 800167a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800167e:	f001 fb9b 	bl	8002db8 <HAL_Delay>

    if (AT_SendCommand("AT+UART_CUR=115200,8,1,0,1", NULL, 0, 2000) != AT_OK)
 8001682:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001686:	2200      	movs	r2, #0
 8001688:	2100      	movs	r1, #0
 800168a:	484d      	ldr	r0, [pc, #308]	@ (80017c0 <Bootloader_StartDownload+0x30c>)
 800168c:	f7fe ffa6 	bl	80005dc <AT_SendCommand>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d002      	beq.n	800169c <Bootloader_StartDownload+0x1e8>
        dying_gasp("AT+UART_CUR failed");
 8001696:	484b      	ldr	r0, [pc, #300]	@ (80017c4 <Bootloader_StartDownload+0x310>)
 8001698:	f7ff f912 	bl	80008c0 <dying_gasp>

    get_mac_from_module();
 800169c:	f7ff fa82 	bl	8000ba4 <get_mac_from_module>
    read_stored_well_id();
 80016a0:	f7ff faf4 	bl	8000c8c <read_stored_well_id>
    __HAL_UART_DISABLE(STEPHANO_UART_PTR);
    __HAL_UART_HWCONTROL_CTS_ENABLE(STEPHANO_UART_PTR);
    __HAL_UART_ENABLE(STEPHANO_UART_PTR);
#endif

    if (AT_SendCommand("AT+BLEINIT=2", NULL, 0, 2000) != AT_OK)
 80016a4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016a8:	2200      	movs	r2, #0
 80016aa:	2100      	movs	r1, #0
 80016ac:	4846      	ldr	r0, [pc, #280]	@ (80017c8 <Bootloader_StartDownload+0x314>)
 80016ae:	f7fe ff95 	bl	80005dc <AT_SendCommand>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d002      	beq.n	80016be <Bootloader_StartDownload+0x20a>
        dying_gasp("AT+BLEINIT=2 failed");
 80016b8:	4844      	ldr	r0, [pc, #272]	@ (80017cc <Bootloader_StartDownload+0x318>)
 80016ba:	f7ff f901 	bl	80008c0 <dying_gasp>

    if (AT_SendCommand("AT+BLEGATTSSRVCRE", NULL, 0, 2000) != AT_OK)
 80016be:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016c2:	2200      	movs	r2, #0
 80016c4:	2100      	movs	r1, #0
 80016c6:	4842      	ldr	r0, [pc, #264]	@ (80017d0 <Bootloader_StartDownload+0x31c>)
 80016c8:	f7fe ff88 	bl	80005dc <AT_SendCommand>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d002      	beq.n	80016d8 <Bootloader_StartDownload+0x224>
        dying_gasp("AT+BLEGATTSSRVCRE failed");
 80016d2:	4840      	ldr	r0, [pc, #256]	@ (80017d4 <Bootloader_StartDownload+0x320>)
 80016d4:	f7ff f8f4 	bl	80008c0 <dying_gasp>

    if (AT_SendCommand("AT+BLEGATTSSRVSTART", NULL, 0, 2000) != AT_OK)
 80016d8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016dc:	2200      	movs	r2, #0
 80016de:	2100      	movs	r1, #0
 80016e0:	483d      	ldr	r0, [pc, #244]	@ (80017d8 <Bootloader_StartDownload+0x324>)
 80016e2:	f7fe ff7b 	bl	80005dc <AT_SendCommand>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d002      	beq.n	80016f2 <Bootloader_StartDownload+0x23e>
        dying_gasp("AT+BLEGATTSSRVSTART failed");
 80016ec:	483b      	ldr	r0, [pc, #236]	@ (80017dc <Bootloader_StartDownload+0x328>)
 80016ee:	f7ff f8e7 	bl	80008c0 <dying_gasp>

    if (AT_SendCommand("AT+BLENAME=\"Stephano-I\"", NULL, 0, 2000) != AT_OK)
 80016f2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	4839      	ldr	r0, [pc, #228]	@ (80017e0 <Bootloader_StartDownload+0x32c>)
 80016fc:	f7fe ff6e 	bl	80005dc <AT_SendCommand>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d002      	beq.n	800170c <Bootloader_StartDownload+0x258>
        dying_gasp("AT+BLENAME=\"Stephano-I\" failed");
 8001706:	4837      	ldr	r0, [pc, #220]	@ (80017e4 <Bootloader_StartDownload+0x330>)
 8001708:	f7ff f8da 	bl	80008c0 <dying_gasp>

    if (AT_SendCommand("AT+BLEADVDATA=\"0201060B095374657068616E6F2D49\"", NULL, 0, 2000) != AT_OK)
 800170c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001710:	2200      	movs	r2, #0
 8001712:	2100      	movs	r1, #0
 8001714:	4834      	ldr	r0, [pc, #208]	@ (80017e8 <Bootloader_StartDownload+0x334>)
 8001716:	f7fe ff61 	bl	80005dc <AT_SendCommand>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <Bootloader_StartDownload+0x272>
        dying_gasp("AT+BLEADVDATA=\"0201060B095374657068616E6F2D49\" failed");
 8001720:	4832      	ldr	r0, [pc, #200]	@ (80017ec <Bootloader_StartDownload+0x338>)
 8001722:	f7ff f8cd 	bl	80008c0 <dying_gasp>

    if (AT_SendCommand("AT+BLEADVSTART", NULL, 0, 2000) != AT_OK)
 8001726:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800172a:	2200      	movs	r2, #0
 800172c:	2100      	movs	r1, #0
 800172e:	4830      	ldr	r0, [pc, #192]	@ (80017f0 <Bootloader_StartDownload+0x33c>)
 8001730:	f7fe ff54 	bl	80005dc <AT_SendCommand>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d002      	beq.n	8001740 <Bootloader_StartDownload+0x28c>
        dying_gasp("AT+BLEADVSTART failed");
 800173a:	482e      	ldr	r0, [pc, #184]	@ (80017f4 <Bootloader_StartDownload+0x340>)
 800173c:	f7ff f8c0 	bl	80008c0 <dying_gasp>

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "%s Wait for BLE connection; then enter SPP mode\r\n", __FUNCTION__);
 8001740:	463b      	mov	r3, r7
 8001742:	4a14      	ldr	r2, [pc, #80]	@ (8001794 <Bootloader_StartDownload+0x2e0>)
 8001744:	492c      	ldr	r1, [pc, #176]	@ (80017f8 <Bootloader_StartDownload+0x344>)
 8001746:	4618      	mov	r0, r3
 8001748:	f004 fc9c 	bl	8006084 <siprintf>
 800174c:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8001750:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001754:	b29a      	uxth	r2, r3
 8001756:	4639      	mov	r1, r7
 8001758:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800175c:	480f      	ldr	r0, [pc, #60]	@ (800179c <Bootloader_StartDownload+0x2e8>)
 800175e:	f003 fa1f 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

    /* Wait for BLE connection; then enter SPP mode */
    dl_state = DL_STATE_WAIT_CONNECT;
 8001762:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <Bootloader_StartDownload+0x2dc>)
 8001764:	2205      	movs	r2, #5
 8001766:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 8001768:	2201      	movs	r2, #1
 800176a:	4924      	ldr	r1, [pc, #144]	@ (80017fc <Bootloader_StartDownload+0x348>)
 800176c:	480f      	ldr	r0, [pc, #60]	@ (80017ac <Bootloader_StartDownload+0x2f8>)
 800176e:	f003 fb39 	bl	8004de4 <HAL_UART_Receive_IT>
}
 8001772:	bf00      	nop
 8001774:	37c0      	adds	r7, #192	@ 0xc0
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	200011b0 	.word	0x200011b0
 8001780:	200011b2 	.word	0x200011b2
 8001784:	20001234 	.word	0x20001234
 8001788:	20001248 	.word	0x20001248
 800178c:	2000124c 	.word	0x2000124c
 8001790:	200001ae 	.word	0x200001ae
 8001794:	08007abc 	.word	0x08007abc
 8001798:	0800764c 	.word	0x0800764c
 800179c:	2000135c 	.word	0x2000135c
 80017a0:	40020000 	.word	0x40020000
 80017a4:	08007658 	.word	0x08007658
 80017a8:	08007670 	.word	0x08007670
 80017ac:	200013d4 	.word	0x200013d4
 80017b0:	08007684 	.word	0x08007684
 80017b4:	08007698 	.word	0x08007698
 80017b8:	080076b0 	.word	0x080076b0
 80017bc:	080076bc 	.word	0x080076bc
 80017c0:	080076d0 	.word	0x080076d0
 80017c4:	080076ec 	.word	0x080076ec
 80017c8:	08007700 	.word	0x08007700
 80017cc:	08007710 	.word	0x08007710
 80017d0:	08007724 	.word	0x08007724
 80017d4:	08007738 	.word	0x08007738
 80017d8:	08007754 	.word	0x08007754
 80017dc:	08007768 	.word	0x08007768
 80017e0:	08007784 	.word	0x08007784
 80017e4:	0800779c 	.word	0x0800779c
 80017e8:	080077bc 	.word	0x080077bc
 80017ec:	080077ec 	.word	0x080077ec
 80017f0:	08007824 	.word	0x08007824
 80017f4:	08007834 	.word	0x08007834
 80017f8:	0800784c 	.word	0x0800784c
 80017fc:	20001243 	.word	0x20001243

08001800 <HAL_UART_RxCpltCallback>:

/* Called from HAL when UART receive completes; add byte and restart receive. */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
#if STEPHANO_USE_UART1
    if (huart->Instance == USART1) {
#else
    if (huart->Instance == USART2) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a08      	ldr	r2, [pc, #32]	@ (8001830 <HAL_UART_RxCpltCallback+0x30>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d109      	bne.n	8001826 <HAL_UART_RxCpltCallback+0x26>
#endif
        Bootloader_RxByte(uart_rx_byte);
 8001812:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <HAL_UART_RxCpltCallback+0x34>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff faac 	bl	8000d74 <Bootloader_RxByte>
        HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 800181c:	2201      	movs	r2, #1
 800181e:	4905      	ldr	r1, [pc, #20]	@ (8001834 <HAL_UART_RxCpltCallback+0x34>)
 8001820:	4805      	ldr	r0, [pc, #20]	@ (8001838 <HAL_UART_RxCpltCallback+0x38>)
 8001822:	f003 fadf 	bl	8004de4 <HAL_UART_Receive_IT>
    }
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40004400 	.word	0x40004400
 8001834:	20001243 	.word	0x20001243
 8001838:	200013d4 	.word	0x200013d4

0800183c <Bootloader_Download_Process>:

void Bootloader_Download_Process(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b0aa      	sub	sp, #168	@ 0xa8
 8001840:	af00      	add	r7, sp, #0

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "%s begin\r\n", __FUNCTION__);
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	4a52      	ldr	r2, [pc, #328]	@ (8001990 <Bootloader_Download_Process+0x154>)
 8001846:	4953      	ldr	r1, [pc, #332]	@ (8001994 <Bootloader_Download_Process+0x158>)
 8001848:	4618      	mov	r0, r3
 800184a:	f004 fc1b 	bl	8006084 <siprintf>
 800184e:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8001852:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001856:	b29a      	uxth	r2, r3
 8001858:	1d39      	adds	r1, r7, #4
 800185a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800185e:	484e      	ldr	r0, [pc, #312]	@ (8001998 <Bootloader_Download_Process+0x15c>)
 8001860:	f003 f99e 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

    if (dl_state == DL_STATE_WAIT_CONNECT) {
 8001864:	4b4d      	ldr	r3, [pc, #308]	@ (800199c <Bootloader_Download_Process+0x160>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b05      	cmp	r3, #5
 800186a:	d135      	bne.n	80018d8 <Bootloader_Download_Process+0x9c>
        static uint32_t connect_start = 0;
        if (connect_start == 0) connect_start = HAL_GetTick();
 800186c:	4b4c      	ldr	r3, [pc, #304]	@ (80019a0 <Bootloader_Download_Process+0x164>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d104      	bne.n	800187e <Bootloader_Download_Process+0x42>
 8001874:	f001 fa94 	bl	8002da0 <HAL_GetTick>
 8001878:	4603      	mov	r3, r0
 800187a:	4a49      	ldr	r2, [pc, #292]	@ (80019a0 <Bootloader_Download_Process+0x164>)
 800187c:	6013      	str	r3, [r2, #0]
        if ((HAL_GetTick() - connect_start) > 600000) {				// THIS IS THE CONNECTION WAIT TIME
 800187e:	f001 fa8f 	bl	8002da0 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	4b46      	ldr	r3, [pc, #280]	@ (80019a0 <Bootloader_Download_Process+0x164>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	4a46      	ldr	r2, [pc, #280]	@ (80019a4 <Bootloader_Download_Process+0x168>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d920      	bls.n	80018d2 <Bootloader_Download_Process+0x96>
            /* Proceed to SPP mode; user should be connected */
            HAL_UART_AbortReceive_IT(STEPHANO_UART_PTR);
 8001890:	4845      	ldr	r0, [pc, #276]	@ (80019a8 <Bootloader_Download_Process+0x16c>)
 8001892:	f003 facd 	bl	8004e30 <HAL_UART_AbortReceive_IT>
            if (AT_SendCommand("AT+BLESPP", NULL, 0, 2000) != AT_OK)
 8001896:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	4843      	ldr	r0, [pc, #268]	@ (80019ac <Bootloader_Download_Process+0x170>)
 80018a0:	f7fe fe9c 	bl	80005dc <AT_SendCommand>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d002      	beq.n	80018b0 <Bootloader_Download_Process+0x74>
                dying_gasp("AT+BLESPP failed");
 80018aa:	4841      	ldr	r0, [pc, #260]	@ (80019b0 <Bootloader_Download_Process+0x174>)
 80018ac:	f7ff f808 	bl	80008c0 <dying_gasp>
            HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 80018b0:	2201      	movs	r2, #1
 80018b2:	4940      	ldr	r1, [pc, #256]	@ (80019b4 <Bootloader_Download_Process+0x178>)
 80018b4:	483c      	ldr	r0, [pc, #240]	@ (80019a8 <Bootloader_Download_Process+0x16c>)
 80018b6:	f003 fa95 	bl	8004de4 <HAL_UART_Receive_IT>
            dl_state = have_stored_well_id ? DL_STATE_SEND_WSM_ID : DL_STATE_SEND_WSM_MAC;
 80018ba:	4b3f      	ldr	r3, [pc, #252]	@ (80019b8 <Bootloader_Download_Process+0x17c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <Bootloader_Download_Process+0x8a>
 80018c2:	2206      	movs	r2, #6
 80018c4:	e000      	b.n	80018c8 <Bootloader_Download_Process+0x8c>
 80018c6:	2208      	movs	r2, #8
 80018c8:	4b34      	ldr	r3, [pc, #208]	@ (800199c <Bootloader_Download_Process+0x160>)
 80018ca:	701a      	strb	r2, [r3, #0]
            connect_start = 0;
 80018cc:	4b34      	ldr	r3, [pc, #208]	@ (80019a0 <Bootloader_Download_Process+0x164>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
        }
        process_rx_data();
 80018d2:	f7ff fdb5 	bl	8001440 <process_rx_data>
        return;
 80018d6:	e058      	b.n	800198a <Bootloader_Download_Process+0x14e>
    }

    if (dl_state == DL_STATE_SEND_WSM_ID) {
 80018d8:	4b30      	ldr	r3, [pc, #192]	@ (800199c <Bootloader_Download_Process+0x160>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b06      	cmp	r3, #6
 80018de:	d10e      	bne.n	80018fe <Bootloader_Download_Process+0xc2>
        char buf[64];
        snprintf(buf, sizeof(buf), "WSM ID %u", (unsigned int)well_id);
 80018e0:	4b36      	ldr	r3, [pc, #216]	@ (80019bc <Bootloader_Download_Process+0x180>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	1d38      	adds	r0, r7, #4
 80018e6:	4a36      	ldr	r2, [pc, #216]	@ (80019c0 <Bootloader_Download_Process+0x184>)
 80018e8:	2140      	movs	r1, #64	@ 0x40
 80018ea:	f004 fb95 	bl	8006018 <sniprintf>
        send_line(buf);
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fabb 	bl	8000e6c <send_line>
        dl_state = DL_STATE_WAIT_ID_RESP;
 80018f6:	4b29      	ldr	r3, [pc, #164]	@ (800199c <Bootloader_Download_Process+0x160>)
 80018f8:	2207      	movs	r2, #7
 80018fa:	701a      	strb	r2, [r3, #0]
 80018fc:	e045      	b.n	800198a <Bootloader_Download_Process+0x14e>
        return;
    }

    if (dl_state == DL_STATE_SEND_WSM_MAC) {
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <Bootloader_Download_Process+0x160>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b08      	cmp	r3, #8
 8001904:	d10d      	bne.n	8001922 <Bootloader_Download_Process+0xe6>
        char buf[64];
        snprintf(buf, sizeof(buf), "WSM MAC %s", mac_buf);
 8001906:	1d38      	adds	r0, r7, #4
 8001908:	4b2e      	ldr	r3, [pc, #184]	@ (80019c4 <Bootloader_Download_Process+0x188>)
 800190a:	4a2f      	ldr	r2, [pc, #188]	@ (80019c8 <Bootloader_Download_Process+0x18c>)
 800190c:	2140      	movs	r1, #64	@ 0x40
 800190e:	f004 fb83 	bl	8006018 <sniprintf>
        send_line(buf);
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff faa9 	bl	8000e6c <send_line>
        dl_state = DL_STATE_WAIT_WSM_ID;
 800191a:	4b20      	ldr	r3, [pc, #128]	@ (800199c <Bootloader_Download_Process+0x160>)
 800191c:	2209      	movs	r2, #9
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	e033      	b.n	800198a <Bootloader_Download_Process+0x14e>
        return;
    }

    if (dl_state == DL_STATE_SEND_WSM_BL) {
 8001922:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <Bootloader_Download_Process+0x160>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b0a      	cmp	r3, #10
 8001928:	d114      	bne.n	8001954 <Bootloader_Download_Process+0x118>
        char ver[16];
        char buf[64];
        get_bootloader_version(ver, sizeof(ver));
 800192a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800192e:	2110      	movs	r1, #16
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff f89d 	bl	8000a70 <get_bootloader_version>
        snprintf(buf, sizeof(buf), "WSM BL %s", ver);
 8001936:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800193a:	1d38      	adds	r0, r7, #4
 800193c:	4a23      	ldr	r2, [pc, #140]	@ (80019cc <Bootloader_Download_Process+0x190>)
 800193e:	2140      	movs	r1, #64	@ 0x40
 8001940:	f004 fb6a 	bl	8006018 <sniprintf>
        send_line(buf);
 8001944:	1d3b      	adds	r3, r7, #4
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff fa90 	bl	8000e6c <send_line>
        dl_state = DL_STATE_WAIT_BL_RESP;
 800194c:	4b13      	ldr	r3, [pc, #76]	@ (800199c <Bootloader_Download_Process+0x160>)
 800194e:	220b      	movs	r2, #11
 8001950:	701a      	strb	r2, [r3, #0]
 8001952:	e01a      	b.n	800198a <Bootloader_Download_Process+0x14e>
        return;
    }

    if (dl_state == DL_STATE_SEND_WSM_APP) {
 8001954:	4b11      	ldr	r3, [pc, #68]	@ (800199c <Bootloader_Download_Process+0x160>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b0d      	cmp	r3, #13
 800195a:	d114      	bne.n	8001986 <Bootloader_Download_Process+0x14a>
        char ver[16];
        char buf[64];
        get_app_version(ver, sizeof(ver));
 800195c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001960:	2110      	movs	r1, #16
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff f8dc 	bl	8000b20 <get_app_version>
        snprintf(buf, sizeof(buf), "WSM APP %s", ver);
 8001968:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800196c:	1d38      	adds	r0, r7, #4
 800196e:	4a18      	ldr	r2, [pc, #96]	@ (80019d0 <Bootloader_Download_Process+0x194>)
 8001970:	2140      	movs	r1, #64	@ 0x40
 8001972:	f004 fb51 	bl	8006018 <sniprintf>
        send_line(buf);
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fa77 	bl	8000e6c <send_line>
        dl_state = DL_STATE_WAIT_APP_RESP;
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <Bootloader_Download_Process+0x160>)
 8001980:	220e      	movs	r2, #14
 8001982:	701a      	strb	r2, [r3, #0]
 8001984:	e001      	b.n	800198a <Bootloader_Download_Process+0x14e>
        return;
    }

    process_rx_data();
 8001986:	f7ff fd5b 	bl	8001440 <process_rx_data>
}
 800198a:	37a8      	adds	r7, #168	@ 0xa8
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	08007ad8 	.word	0x08007ad8
 8001994:	0800764c 	.word	0x0800764c
 8001998:	2000135c 	.word	0x2000135c
 800199c:	200001ae 	.word	0x200001ae
 80019a0:	20001354 	.word	0x20001354
 80019a4:	000927c0 	.word	0x000927c0
 80019a8:	200013d4 	.word	0x200013d4
 80019ac:	08007880 	.word	0x08007880
 80019b0:	0800788c 	.word	0x0800788c
 80019b4:	20001243 	.word	0x20001243
 80019b8:	20001246 	.word	0x20001246
 80019bc:	20001244 	.word	0x20001244
 80019c0:	080078a0 	.word	0x080078a0
 80019c4:	20000000 	.word	0x20000000
 80019c8:	080078ac 	.word	0x080078ac
 80019cc:	080078b8 	.word	0x080078b8
 80019d0:	080078c4 	.word	0x080078c4

080019d4 <__NVIC_SystemReset>:
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80019d8:	f3bf 8f4f 	dsb	sy
}
 80019dc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <__NVIC_SystemReset+0x24>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019e6:	4904      	ldr	r1, [pc, #16]	@ (80019f8 <__NVIC_SystemReset+0x24>)
 80019e8:	4b04      	ldr	r3, [pc, #16]	@ (80019fc <__NVIC_SystemReset+0x28>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019ee:	f3bf 8f4f 	dsb	sy
}
 80019f2:	bf00      	nop
    __NOP();
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <__NVIC_SystemReset+0x20>
 80019f8:	e000ed00 	.word	0xe000ed00
 80019fc:	05fa0004 	.word	0x05fa0004

08001a00 <check_magic>:
static const uint8_t VALIDATION_READY[8] = { 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00 };
static const uint8_t INVALIDATION[8] = { 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF };

/* Check if metadata at ptr has matching magic numbers. */
static bool check_magic(const uint8_t *ptr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
    return memcmp(ptr + APP_METADATA_OFFSET_MAGIC, MAGIC, 8) == 0 &&
 8001a08:	2208      	movs	r2, #8
 8001a0a:	490d      	ldr	r1, [pc, #52]	@ (8001a40 <check_magic+0x40>)
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f004 fb89 	bl	8006124 <memcmp>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10b      	bne.n	8001a30 <check_magic+0x30>
           memcmp(ptr + APP_METADATA_OFFSET_INVERTED_MAGIC, INV_MAGIC, 8) == 0;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3308      	adds	r3, #8
 8001a1c:	2208      	movs	r2, #8
 8001a1e:	4909      	ldr	r1, [pc, #36]	@ (8001a44 <check_magic+0x44>)
 8001a20:	4618      	mov	r0, r3
 8001a22:	f004 fb7f 	bl	8006124 <memcmp>
 8001a26:	4603      	mov	r3, r0
    return memcmp(ptr + APP_METADATA_OFFSET_MAGIC, MAGIC, 8) == 0 &&
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d101      	bne.n	8001a30 <check_magic+0x30>
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e000      	b.n	8001a32 <check_magic+0x32>
 8001a30:	2300      	movs	r3, #0
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	b2db      	uxtb	r3, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	08007af4 	.word	0x08007af4
 8001a44:	08007afc 	.word	0x08007afc

08001a48 <get_metadata_size>:

/* Get size from metadata (LE). */
static uint32_t get_metadata_size(const uint8_t *meta)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
    return meta[APP_METADATA_OFFSET_SIZE] |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3324      	adds	r3, #36	@ 0x24
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
           (meta[APP_METADATA_OFFSET_SIZE + 1] << 8) |
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3325      	adds	r3, #37	@ 0x25
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	021b      	lsls	r3, r3, #8
    return meta[APP_METADATA_OFFSET_SIZE] |
 8001a60:	431a      	orrs	r2, r3
           (meta[APP_METADATA_OFFSET_SIZE + 2] << 16) |
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3326      	adds	r3, #38	@ 0x26
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	041b      	lsls	r3, r3, #16
           (meta[APP_METADATA_OFFSET_SIZE + 1] << 8) |
 8001a6a:	431a      	orrs	r2, r3
           (meta[APP_METADATA_OFFSET_SIZE + 3] << 24);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3327      	adds	r3, #39	@ 0x27
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	061b      	lsls	r3, r3, #24
           (meta[APP_METADATA_OFFSET_SIZE + 2] << 16) |
 8001a74:	4313      	orrs	r3, r2
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
	...

08001a84 <is_validation_download>:

/* Verify validation array is all 0xFF (download state). */
static bool is_validation_download(const uint8_t *meta)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
    return memcmp(meta + APP_METADATA_OFFSET_VALIDATION, VALIDATION_DOWNLOAD, 8) == 0;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3328      	adds	r3, #40	@ 0x28
 8001a90:	2208      	movs	r2, #8
 8001a92:	4907      	ldr	r1, [pc, #28]	@ (8001ab0 <is_validation_download+0x2c>)
 8001a94:	4618      	mov	r0, r3
 8001a96:	f004 fb45 	bl	8006124 <memcmp>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	bf0c      	ite	eq
 8001aa0:	2301      	moveq	r3, #1
 8001aa2:	2300      	movne	r3, #0
 8001aa4:	b2db      	uxtb	r3, r3
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	08007b04 	.word	0x08007b04

08001ab4 <is_validation_ready>:

/* Verify validation and invalidation for ready state. */
static bool is_validation_ready(const uint8_t *meta)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
    return memcmp(meta + APP_METADATA_OFFSET_VALIDATION, VALIDATION_READY, 8) == 0 &&
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3328      	adds	r3, #40	@ 0x28
 8001ac0:	2208      	movs	r2, #8
 8001ac2:	490d      	ldr	r1, [pc, #52]	@ (8001af8 <is_validation_ready+0x44>)
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f004 fb2d 	bl	8006124 <memcmp>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d10b      	bne.n	8001ae8 <is_validation_ready+0x34>
           memcmp(meta + APP_METADATA_OFFSET_INVALIDATION, INVALIDATION, 8) == 0;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3330      	adds	r3, #48	@ 0x30
 8001ad4:	2208      	movs	r2, #8
 8001ad6:	4909      	ldr	r1, [pc, #36]	@ (8001afc <is_validation_ready+0x48>)
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f004 fb23 	bl	8006124 <memcmp>
 8001ade:	4603      	mov	r3, r0
    return memcmp(meta + APP_METADATA_OFFSET_VALIDATION, VALIDATION_READY, 8) == 0 &&
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <is_validation_ready+0x34>
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e000      	b.n	8001aea <is_validation_ready+0x36>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	b2db      	uxtb	r3, r3
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	08007b0c 	.word	0x08007b0c
 8001afc:	08007b14 	.word	0x08007b14

08001b00 <verify_sha256_sector6_download>:

/* Verify SHA256 for sector 6 download state: hash from sector start up to validation,
   then substitute validation (0xFF*8) and invalidation (0x00*4,0xFF*4), exclude digest. */
static bool verify_sha256_sector6_download(uint32_t sector_addr, uint32_t size, const uint8_t *stored_digest)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b0aa      	sub	sp, #168	@ 0xa8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
    uint8_t computed[SHA256_DIGEST_SIZE];
    sha256_ctx_t ctx;
    uint32_t bytes_before_validation = size - APP_METADATA_SIZE + APP_METADATA_OFFSET_VALIDATION;
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	3b30      	subs	r3, #48	@ 0x30
 8001b10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    SHA256_Init(&ctx);
 8001b14:	f107 0310 	add.w	r3, r7, #16
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f000 fdbf 	bl	800269c <SHA256_Init>
    SHA256_Update(&ctx, (const uint8_t *)sector_addr, bytes_before_validation);
 8001b1e:	68f9      	ldr	r1, [r7, #12]
 8001b20:	f107 0310 	add.w	r3, r7, #16
 8001b24:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f000 fdf3 	bl	8002714 <SHA256_Update>
    SHA256_Update(&ctx, VALIDATION_DOWNLOAD, 8);
 8001b2e:	f107 0310 	add.w	r3, r7, #16
 8001b32:	2208      	movs	r2, #8
 8001b34:	4911      	ldr	r1, [pc, #68]	@ (8001b7c <verify_sha256_sector6_download+0x7c>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 fdec 	bl	8002714 <SHA256_Update>
    SHA256_Update(&ctx, INVALIDATION, 8);
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	2208      	movs	r2, #8
 8001b42:	490f      	ldr	r1, [pc, #60]	@ (8001b80 <verify_sha256_sector6_download+0x80>)
 8001b44:	4618      	mov	r0, r3
 8001b46:	f000 fde5 	bl	8002714 <SHA256_Update>
    SHA256_Final(&ctx, computed);
 8001b4a:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8001b4e:	f107 0310 	add.w	r3, r7, #16
 8001b52:	4611      	mov	r1, r2
 8001b54:	4618      	mov	r0, r3
 8001b56:	f000 fe15 	bl	8002784 <SHA256_Final>

    return memcmp(computed, stored_digest, SHA256_DIGEST_SIZE) == 0;
 8001b5a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001b5e:	2220      	movs	r2, #32
 8001b60:	6879      	ldr	r1, [r7, #4]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f004 fade 	bl	8006124 <memcmp>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	bf0c      	ite	eq
 8001b6e:	2301      	moveq	r3, #1
 8001b70:	2300      	movne	r3, #0
 8001b72:	b2db      	uxtb	r3, r3
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	37a8      	adds	r7, #168	@ 0xa8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	08007b04 	.word	0x08007b04
 8001b80:	08007b14 	.word	0x08007b14

08001b84 <verify_sha256_sector7_ready>:

/* Verify SHA256 for sector 7 ready state: hash from sector start to end, excluding digest. */
static bool verify_sha256_sector7_ready(uint32_t sector_addr, uint32_t size, const uint8_t *stored_digest)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08e      	sub	sp, #56	@ 0x38
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
    uint8_t computed[SHA256_DIGEST_SIZE];
    uint32_t bytes_to_hash = size - SHA256_DIGEST_SIZE;
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	3b20      	subs	r3, #32
 8001b94:	637b      	str	r3, [r7, #52]	@ 0x34

    SHA256_Calculate((const uint8_t *)sector_addr, bytes_to_hash, computed);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f107 0214 	add.w	r2, r7, #20
 8001b9c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 ff24 	bl	80029ec <SHA256_Calculate>
    return memcmp(computed, stored_digest, SHA256_DIGEST_SIZE) == 0;
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	2220      	movs	r2, #32
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f004 fab9 	bl	8006124 <memcmp>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	bf0c      	ite	eq
 8001bb8:	2301      	moveq	r3, #1
 8001bba:	2300      	movne	r3, #0
 8001bbc:	b2db      	uxtb	r3, r3
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3738      	adds	r7, #56	@ 0x38
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <search_sector_metadata>:

/* Search sector for metadata at 8-byte boundaries. Returns pointer to metadata or NULL. */
static const uint8_t *search_sector_metadata(uint32_t sector_addr, uint32_t sector_size)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b084      	sub	sp, #16
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]
    uint32_t addr;
    const uint8_t *ptr;

    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	e00c      	b.n	8001bf0 <search_sector_metadata+0x2a>
        ptr = (const uint8_t *)addr;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	60bb      	str	r3, [r7, #8]
        if (check_magic(ptr))
 8001bda:	68b8      	ldr	r0, [r7, #8]
 8001bdc:	f7ff ff10 	bl	8001a00 <check_magic>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <search_sector_metadata+0x24>
            return ptr;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	e00b      	b.n	8001c02 <search_sector_metadata+0x3c>
    for (addr = sector_addr; addr + APP_METADATA_SIZE <= sector_addr + sector_size; addr += 8) {
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	3308      	adds	r3, #8
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	440b      	add	r3, r1
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d9ea      	bls.n	8001bd6 <search_sector_metadata+0x10>
    }
    return NULL;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <jump_to_application>:

/* Jump to application: set MSP, disable interrupts, jump to reset handler. */
static void jump_to_application(uint32_t app_addr)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b086      	sub	sp, #24
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
    uint32_t msp = *(volatile uint32_t *)app_addr;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	617b      	str	r3, [r7, #20]
    uint32_t reset_handler = *(volatile uint32_t *)(app_addr + 4);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c20:	b672      	cpsid	i
}
 8001c22:	bf00      	nop
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f383 8808 	msr	MSP, r3
}
 8001c2e:	bf00      	nop

    __disable_irq();
    __set_MSP(msp);
    ((void (*)(void))reset_handler)();
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4798      	blx	r3
}
 8001c34:	bf00      	nop
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <Bootloader_Run>:

/* Only start the BLE download sequence once per boot; main loop then drives Bootloader_Download_Process(). */
static bool download_started;

void Bootloader_Run(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af00      	add	r7, sp, #0
    const uint8_t *meta;
    uint32_t size;
    const uint8_t *digest_ptr;
    uint32_t sector6_addr = FLASH_SECTOR_6_ADDRESS;
 8001c42:	4b3a      	ldr	r3, [pc, #232]	@ (8001d2c <Bootloader_Run+0xf0>)
 8001c44:	61fb      	str	r3, [r7, #28]
    uint32_t sector7_addr = FLASH_SECTOR_7_ADDRESS;
 8001c46:	4b3a      	ldr	r3, [pc, #232]	@ (8001d30 <Bootloader_Run+0xf4>)
 8001c48:	61bb      	str	r3, [r7, #24]
    uint32_t sector_size = FLASH_SECTOR_SIZE_6_7;
 8001c4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c4e:	617b      	str	r3, [r7, #20]

    /* 1. Search sector 6 for app in download state (validation all 0xFF) */
    meta = search_sector_metadata(sector6_addr, sector_size);
 8001c50:	6979      	ldr	r1, [r7, #20]
 8001c52:	69f8      	ldr	r0, [r7, #28]
 8001c54:	f7ff ffb7 	bl	8001bc6 <search_sector_metadata>
 8001c58:	6138      	str	r0, [r7, #16]
    if (meta != NULL) {
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d025      	beq.n	8001cac <Bootloader_Run+0x70>
        size = get_metadata_size(meta);
 8001c60:	6938      	ldr	r0, [r7, #16]
 8001c62:	f7ff fef1 	bl	8001a48 <get_metadata_size>
 8001c66:	60f8      	str	r0, [r7, #12]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b57      	cmp	r3, #87	@ 0x57
 8001c6c:	d91e      	bls.n	8001cac <Bootloader_Run+0x70>
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d81a      	bhi.n	8001cac <Bootloader_Run+0x70>
            (uint32_t)meta == sector6_addr + size - APP_METADATA_SIZE) {
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8001c80:	693b      	ldr	r3, [r7, #16]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d112      	bne.n	8001cac <Bootloader_Run+0x70>
            if (is_validation_download(meta)) {
 8001c86:	6938      	ldr	r0, [r7, #16]
 8001c88:	f7ff fefc 	bl	8001a84 <is_validation_download>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d00c      	beq.n	8001cac <Bootloader_Run+0x70>
                digest_ptr = meta + APP_METADATA_OFFSET_SHA256;
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	3338      	adds	r3, #56	@ 0x38
 8001c96:	60bb      	str	r3, [r7, #8]
                if (verify_sha256_sector6_download(sector6_addr, size, digest_ptr)) {
 8001c98:	68ba      	ldr	r2, [r7, #8]
 8001c9a:	68f9      	ldr	r1, [r7, #12]
 8001c9c:	69f8      	ldr	r0, [r7, #28]
 8001c9e:	f7ff ff2f 	bl	8001b00 <verify_sha256_sector6_download>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <Bootloader_Run+0x70>
                    NVIC_SystemReset();
 8001ca8:	f7ff fe94 	bl	80019d4 <__NVIC_SystemReset>
            }
        }
    }

    /* 2. Search sector 7 for app in ready state */
    meta = search_sector_metadata(sector7_addr, sector_size);
 8001cac:	6979      	ldr	r1, [r7, #20]
 8001cae:	69b8      	ldr	r0, [r7, #24]
 8001cb0:	f7ff ff89 	bl	8001bc6 <search_sector_metadata>
 8001cb4:	6138      	str	r0, [r7, #16]
    if (meta != NULL) {
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d029      	beq.n	8001d10 <Bootloader_Run+0xd4>
        size = get_metadata_size(meta);
 8001cbc:	6938      	ldr	r0, [r7, #16]
 8001cbe:	f7ff fec3 	bl	8001a48 <get_metadata_size>
 8001cc2:	60f8      	str	r0, [r7, #12]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b57      	cmp	r3, #87	@ 0x57
 8001cc8:	d922      	bls.n	8001d10 <Bootloader_Run+0xd4>
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d81e      	bhi.n	8001d10 <Bootloader_Run+0xd4>
            (uint32_t)meta == sector7_addr + size - APP_METADATA_SIZE) {
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8001cdc:	693b      	ldr	r3, [r7, #16]
        if (size >= APP_METADATA_SIZE && size <= sector_size &&
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d116      	bne.n	8001d10 <Bootloader_Run+0xd4>
            if (is_validation_ready(meta)) {
 8001ce2:	6938      	ldr	r0, [r7, #16]
 8001ce4:	f7ff fee6 	bl	8001ab4 <is_validation_ready>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d010      	beq.n	8001d10 <Bootloader_Run+0xd4>
                digest_ptr = meta + APP_METADATA_OFFSET_SHA256;
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	3338      	adds	r3, #56	@ 0x38
 8001cf2:	60bb      	str	r3, [r7, #8]
                if (verify_sha256_sector7_ready(sector7_addr, size, digest_ptr)) {
 8001cf4:	68ba      	ldr	r2, [r7, #8]
 8001cf6:	68f9      	ldr	r1, [r7, #12]
 8001cf8:	69b8      	ldr	r0, [r7, #24]
 8001cfa:	f7ff ff43 	bl	8001b84 <verify_sha256_sector7_ready>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d005      	beq.n	8001d10 <Bootloader_Run+0xd4>
                    uint32_t app_addr = sector7_addr;
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	607b      	str	r3, [r7, #4]
                    jump_to_application(app_addr);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff ff7e 	bl	8001c0a <jump_to_application>
                    return;
 8001d0e:	e00a      	b.n	8001d26 <Bootloader_Run+0xea>
            }
        }
    }

    /* 3. No valid app found; start BLE download once, then rely on main loop calling Bootloader_Download_Process() */
    if (download_started) {
 8001d10:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <Bootloader_Run+0xf8>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d105      	bne.n	8001d24 <Bootloader_Run+0xe8>
        return;
    }
    download_started = true;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <Bootloader_Run+0xf8>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
    Bootloader_StartDownload();
 8001d1e:	f7ff fbc9 	bl	80014b4 <Bootloader_StartDownload>
 8001d22:	e000      	b.n	8001d26 <Bootloader_Run+0xea>
        return;
 8001d24:	bf00      	nop
}
 8001d26:	3720      	adds	r7, #32
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	08040000 	.word	0x08040000
 8001d30:	08060000 	.word	0x08060000
 8001d34:	20001358 	.word	0x20001358

08001d38 <Flash_EraseSector>:
    char version[14];  // YYYYMMDDHHMMSS
    uint8_t reserved[2];
} version_header_t;

bool Flash_EraseSector(uint32_t sector)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	60bb      	str	r3, [r7, #8]
    
    if (sector > 7) return false;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b07      	cmp	r3, #7
 8001d48:	d901      	bls.n	8001d4e <Flash_EraseSector+0x16>
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	e01b      	b.n	8001d86 <Flash_EraseSector+0x4e>
    
    // Unlock Flash
    HAL_FLASH_Unlock();
 8001d4e:	f001 fa8d 	bl	800326c <HAL_FLASH_Unlock>
    
    // Configure erase
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001d56:	2302      	movs	r3, #2
 8001d58:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.Sector = sector;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	617b      	str	r3, [r7, #20]
    EraseInitStruct.NbSectors = 1;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	61bb      	str	r3, [r7, #24]
    
    // Erase sector
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 8001d62:	f107 0208 	add.w	r2, r7, #8
 8001d66:	f107 030c 	add.w	r3, r7, #12
 8001d6a:	4611      	mov	r1, r2
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f001 fc5b 	bl	8003628 <HAL_FLASHEx_Erase>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <Flash_EraseSector+0x48>
        HAL_FLASH_Lock();
 8001d78:	f001 fa9a 	bl	80032b0 <HAL_FLASH_Lock>
        return false;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	e002      	b.n	8001d86 <Flash_EraseSector+0x4e>
    }
    
    HAL_FLASH_Lock();
 8001d80:	f001 fa96 	bl	80032b0 <HAL_FLASH_Lock>
    return true;
 8001d84:	2301      	movs	r3, #1
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3720      	adds	r7, #32
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <Flash_WriteData>:

bool Flash_WriteData(uint32_t address, const uint8_t* data, uint32_t length)
{
 8001d8e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d92:	b08c      	sub	sp, #48	@ 0x30
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
    uint32_t i;
    uint32_t write_address = address;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    const uint32_t* data_ptr = (const uint32_t*)data;
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t words = length / 4;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	089b      	lsrs	r3, r3, #2
 8001da8:	623b      	str	r3, [r7, #32]
    uint32_t remainder = length % 4;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	61fb      	str	r3, [r7, #28]
    
    // Address must be 4-byte aligned
    if (address % 4 != 0) return false;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <Flash_WriteData+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	e059      	b.n	8001e74 <Flash_WriteData+0xe6>
    
    HAL_FLASH_Unlock();
 8001dc0:	f001 fa54 	bl	800326c <HAL_FLASH_Unlock>
    
    // Write 32-bit words
    for (i = 0; i < words; i++) {
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dc8:	e01a      	b.n	8001e00 <Flash_WriteData+0x72>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_address, data_ptr[i]) != HAL_OK) {
 8001dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dd0:	4413      	add	r3, r2
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	4698      	mov	r8, r3
 8001dd8:	4691      	mov	r9, r2
 8001dda:	4642      	mov	r2, r8
 8001ddc:	464b      	mov	r3, r9
 8001dde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001de0:	2002      	movs	r0, #2
 8001de2:	f001 f9df 	bl	80031a4 <HAL_FLASH_Program>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <Flash_WriteData+0x66>
            HAL_FLASH_Lock();
 8001dec:	f001 fa60 	bl	80032b0 <HAL_FLASH_Lock>
            return false;
 8001df0:	2300      	movs	r3, #0
 8001df2:	e03f      	b.n	8001e74 <Flash_WriteData+0xe6>
        }
        write_address += 4;
 8001df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df6:	3304      	adds	r3, #4
 8001df8:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (i = 0; i < words; i++) {
 8001dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e02:	6a3b      	ldr	r3, [r7, #32]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d3e0      	bcc.n	8001dca <Flash_WriteData+0x3c>
    }
    
    // Write remaining bytes if any
    if (remainder > 0) {
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d02f      	beq.n	8001e6e <Flash_WriteData+0xe0>
        uint32_t last_word = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
        uint8_t* last_word_ptr = (uint8_t*)&last_word;
 8001e12:	f107 0310 	add.w	r3, r7, #16
 8001e16:	61bb      	str	r3, [r7, #24]
        const uint8_t* remainder_data = data + (words * 4);
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	4413      	add	r3, r2
 8001e20:	617b      	str	r3, [r7, #20]
        
        // Read existing word
        last_word = *((uint32_t*)write_address);
 8001e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	613b      	str	r3, [r7, #16]
        
        // Copy remainder bytes
        for (i = 0; i < remainder; i++) {
 8001e28:	2300      	movs	r3, #0
 8001e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e2c:	e00a      	b.n	8001e44 <Flash_WriteData+0xb6>
            last_word_ptr[i] = remainder_data[i];
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e32:	441a      	add	r2, r3
 8001e34:	69b9      	ldr	r1, [r7, #24]
 8001e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e38:	440b      	add	r3, r1
 8001e3a:	7812      	ldrb	r2, [r2, #0]
 8001e3c:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < remainder; i++) {
 8001e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e40:	3301      	adds	r3, #1
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d3f0      	bcc.n	8001e2e <Flash_WriteData+0xa0>
        }
        
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_address, last_word) != HAL_OK) {
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	461c      	mov	r4, r3
 8001e52:	4615      	mov	r5, r2
 8001e54:	4622      	mov	r2, r4
 8001e56:	462b      	mov	r3, r5
 8001e58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e5a:	2002      	movs	r0, #2
 8001e5c:	f001 f9a2 	bl	80031a4 <HAL_FLASH_Program>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <Flash_WriteData+0xe0>
            HAL_FLASH_Lock();
 8001e66:	f001 fa23 	bl	80032b0 <HAL_FLASH_Lock>
            return false;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e002      	b.n	8001e74 <Flash_WriteData+0xe6>
        }
    }
    
    HAL_FLASH_Lock();
 8001e6e:	f001 fa1f 	bl	80032b0 <HAL_FLASH_Lock>
    return true;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3730      	adds	r7, #48	@ 0x30
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001e7e <Flash_ReadData>:

bool Flash_ReadData(uint32_t address, uint8_t* data, uint32_t length)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b084      	sub	sp, #16
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
    memcpy(data, (const void*)address, length);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	68b8      	ldr	r0, [r7, #8]
 8001e92:	f004 f9c7 	bl	8006224 <memcpy>
    return true;
 8001e96:	2301      	movs	r3, #1
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <Flash_ProgramFirmwareData>:
    // Check if required size fits in sector 6 (128KB)
    return (required_size <= FLASH_SECTOR_SIZE_6_7);
}

bool Flash_ProgramFirmwareData(uint32_t offset, const uint8_t* data, uint32_t length)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
    uint32_t address = FLASH_SECTOR_6_ADDRESS + offset;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001eb2:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 8001eb6:	617b      	str	r3, [r7, #20]
    
    // Ensure address is 4-byte aligned
    if (address % 4 != 0) return false;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <Flash_ProgramFirmwareData+0x26>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	e00d      	b.n	8001ee2 <Flash_ProgramFirmwareData+0x42>
    
    // Ensure we don't exceed sector 6 boundaries
    if ((offset + length) > FLASH_SECTOR_SIZE_6_7) return false;
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001ed0:	d901      	bls.n	8001ed6 <Flash_ProgramFirmwareData+0x36>
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	e005      	b.n	8001ee2 <Flash_ProgramFirmwareData+0x42>
    
    return Flash_WriteData(address, data, length);
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68b9      	ldr	r1, [r7, #8]
 8001eda:	6978      	ldr	r0, [r7, #20]
 8001edc:	f7ff ff57 	bl	8001d8e <Flash_WriteData>
 8001ee0:	4603      	mov	r3, r0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b0a2      	sub	sp, #136	@ 0x88
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ef2:	f000 feef 	bl	8002cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ef6:	f000 f835 	bl	8001f64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001efa:	f000 f8f1 	bl	80020e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001efe:	f000 f8c5 	bl	800208c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001f02:	f000 f899 	bl	8002038 <MX_USART1_UART_Init>

    /* USER CODE BEGIN 3 */
#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "Calling Bootloader_Run\r\n");
 8001f06:	463b      	mov	r3, r7
 8001f08:	4913      	ldr	r1, [pc, #76]	@ (8001f58 <main+0x6c>)
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f004 f8ba 	bl	8006084 <siprintf>
 8001f10:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8001f14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	4639      	mov	r1, r7
 8001f1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f20:	480e      	ldr	r0, [pc, #56]	@ (8001f5c <main+0x70>)
 8001f22:	f002 fe3d 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif

  /* Run second-stage bootloader: sector 6/7 search, jump, or BLE download */
  Bootloader_Run();
 8001f26:	f7ff fe89 	bl	8001c3c <Bootloader_Run>

#if BOOTLOADER_DEBUG_ENABLE
  {
    char dbg_msg[128];
    int len = sprintf(dbg_msg, "Calling Bootloader_Download_Process\r\n");
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	490c      	ldr	r1, [pc, #48]	@ (8001f60 <main+0x74>)
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f004 f8a8 	bl	8006084 <siprintf>
 8001f34:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, len, 1000);
 8001f38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	4639      	mov	r1, r7
 8001f40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f44:	4805      	ldr	r0, [pc, #20]	@ (8001f5c <main+0x70>)
 8001f46:	f002 fe2b 	bl	8004ba0 <HAL_UART_Transmit>
  }
#endif
    Bootloader_Download_Process();
 8001f4a:	f7ff fc77 	bl	800183c <Bootloader_Download_Process>
    HAL_Delay(10);
 8001f4e:	200a      	movs	r0, #10
 8001f50:	f000 ff32 	bl	8002db8 <HAL_Delay>
  {
 8001f54:	bf00      	nop
 8001f56:	e7d6      	b.n	8001f06 <main+0x1a>
 8001f58:	080078d0 	.word	0x080078d0
 8001f5c:	2000135c 	.word	0x2000135c
 8001f60:	080078ec 	.word	0x080078ec

08001f64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b094      	sub	sp, #80	@ 0x50
 8001f68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f6a:	f107 0320 	add.w	r3, r7, #32
 8001f6e:	2230      	movs	r2, #48	@ 0x30
 8001f70:	2100      	movs	r1, #0
 8001f72:	4618      	mov	r0, r3
 8001f74:	f004 f8e6 	bl	8006144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f78:	f107 030c 	add.w	r3, r7, #12
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	4b28      	ldr	r3, [pc, #160]	@ (8002030 <SystemClock_Config+0xcc>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	4a27      	ldr	r2, [pc, #156]	@ (8002030 <SystemClock_Config+0xcc>)
 8001f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f98:	4b25      	ldr	r3, [pc, #148]	@ (8002030 <SystemClock_Config+0xcc>)
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa0:	60bb      	str	r3, [r7, #8]
 8001fa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	607b      	str	r3, [r7, #4]
 8001fa8:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <SystemClock_Config+0xd0>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001fb0:	4a20      	ldr	r2, [pc, #128]	@ (8002034 <SystemClock_Config+0xd0>)
 8001fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <SystemClock_Config+0xd0>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001fc0:	607b      	str	r3, [r7, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001fd8:	230c      	movs	r3, #12
 8001fda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001fdc:	2348      	movs	r3, #72	@ 0x48
 8001fde:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fe8:	f107 0320 	add.w	r3, r7, #32
 8001fec:	4618      	mov	r0, r3
 8001fee:	f001 ff5f 	bl	8003eb0 <HAL_RCC_OscConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ff8:	f000 f934 	bl	8002264 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ffc:	230f      	movs	r3, #15
 8001ffe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002000:	2302      	movs	r3, #2
 8002002:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002008:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800200c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002012:	f107 030c 	add.w	r3, r7, #12
 8002016:	2102      	movs	r1, #2
 8002018:	4618      	mov	r0, r3
 800201a:	f002 fa75 	bl	8004508 <HAL_RCC_ClockConfig>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002024:	f000 f91e 	bl	8002264 <Error_Handler>
  }
}
 8002028:	bf00      	nop
 800202a:	3750      	adds	r7, #80	@ 0x50
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40023800 	.word	0x40023800
 8002034:	40007000 	.word	0x40007000

08002038 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <MX_USART1_UART_Init+0x50>)
 8002040:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002048:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800205c:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800205e:	220c      	movs	r2, #12
 8002060:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE /* UART_HWCONTROL_RTS_CTS */;
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800206a:	2200      	movs	r2, #0
 800206c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800206e:	4805      	ldr	r0, [pc, #20]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002070:	f002 fcd0 	bl	8004a14 <HAL_UART_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800207a:	f000 f8f3 	bl	8002264 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	2000135c 	.word	0x2000135c
 8002088:	40011000 	.word	0x40011000

0800208c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002090:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 8002092:	4a12      	ldr	r2, [pc, #72]	@ (80020dc <MX_USART2_UART_Init+0x50>)
 8002094:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002096:	4b10      	ldr	r3, [pc, #64]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 8002098:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800209c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800209e:	4b0e      	ldr	r3, [pc, #56]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020a4:	4b0c      	ldr	r3, [pc, #48]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020aa:	4b0b      	ldr	r3, [pc, #44]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020b0:	4b09      	ldr	r3, [pc, #36]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020b2:	220c      	movs	r2, #12
 80020b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE /* UART_HWCONTROL_RTS_CTS */;
 80020b6:	4b08      	ldr	r3, [pc, #32]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020c2:	4805      	ldr	r0, [pc, #20]	@ (80020d8 <MX_USART2_UART_Init+0x4c>)
 80020c4:	f002 fca6 	bl	8004a14 <HAL_UART_Init>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020ce:	f000 f8c9 	bl	8002264 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	200013d4 	.word	0x200013d4
 80020dc:	40004400 	.word	0x40004400

080020e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08a      	sub	sp, #40	@ 0x28
 80020e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]
 80020f2:	60da      	str	r2, [r3, #12]
 80020f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	4b55      	ldr	r3, [pc, #340]	@ (8002250 <MX_GPIO_Init+0x170>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	4a54      	ldr	r2, [pc, #336]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	6313      	str	r3, [r2, #48]	@ 0x30
 8002106:	4b52      	ldr	r3, [pc, #328]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	f003 0304 	and.w	r3, r3, #4
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	4b4e      	ldr	r3, [pc, #312]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	4a4d      	ldr	r2, [pc, #308]	@ (8002250 <MX_GPIO_Init+0x170>)
 800211c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002120:	6313      	str	r3, [r2, #48]	@ 0x30
 8002122:	4b4b      	ldr	r3, [pc, #300]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	4b47      	ldr	r3, [pc, #284]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	4a46      	ldr	r2, [pc, #280]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	6313      	str	r3, [r2, #48]	@ 0x30
 800213e:	4b44      	ldr	r3, [pc, #272]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
 8002148:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	4b40      	ldr	r3, [pc, #256]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	4a3f      	ldr	r2, [pc, #252]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	6313      	str	r3, [r2, #48]	@ 0x30
 800215a:	4b3d      	ldr	r3, [pc, #244]	@ (8002250 <MX_GPIO_Init+0x170>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	603b      	str	r3, [r7, #0]
 800216a:	4b39      	ldr	r3, [pc, #228]	@ (8002250 <MX_GPIO_Init+0x170>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	4a38      	ldr	r2, [pc, #224]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002170:	f043 0308 	orr.w	r3, r3, #8
 8002174:	6313      	str	r3, [r2, #48]	@ 0x30
 8002176:	4b36      	ldr	r3, [pc, #216]	@ (8002250 <MX_GPIO_Init+0x170>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_RESET);
 8002182:	2200      	movs	r2, #0
 8002184:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002188:	4832      	ldr	r0, [pc, #200]	@ (8002254 <MX_GPIO_Init+0x174>)
 800218a:	f001 fe65 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_SET);
 800218e:	2201      	movs	r2, #1
 8002190:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002194:	482f      	ldr	r0, [pc, #188]	@ (8002254 <MX_GPIO_Init+0x174>)
 8002196:	f001 fe5f 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_3GON_GPIO_Port, n_3GON_Pin, GPIO_PIN_RESET);
 800219a:	2200      	movs	r2, #0
 800219c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80021a0:	482d      	ldr	r0, [pc, #180]	@ (8002258 <MX_GPIO_Init+0x178>)
 80021a2:	f001 fe59 	bl	8003e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 80021a6:	f642 73ff 	movw	r3, #12287	@ 0x2fff
 80021aa:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ac:	2303      	movs	r3, #3
 80021ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	4619      	mov	r1, r3
 80021ba:	4827      	ldr	r0, [pc, #156]	@ (8002258 <MX_GPIO_Init+0x178>)
 80021bc:	f001 fbba 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80021c0:	f248 13f0 	movw	r3, #33264	@ 0x81f0
 80021c4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021c6:	2303      	movs	r3, #3
 80021c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	4619      	mov	r1, r3
 80021d4:	4821      	ldr	r0, [pc, #132]	@ (800225c <MX_GPIO_Init+0x17c>)
 80021d6:	f001 fbad 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB15 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80021da:	f249 73ff 	movw	r3, #38911	@ 0x97ff
 80021de:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021e0:	2303      	movs	r3, #3
 80021e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e8:	f107 0314 	add.w	r3, r7, #20
 80021ec:	4619      	mov	r1, r3
 80021ee:	4819      	ldr	r0, [pc, #100]	@ (8002254 <MX_GPIO_Init+0x174>)
 80021f0:	f001 fba0 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pins : n_STEPHANO_ON_Pin n_STEPHANO_RST_Pin */
  GPIO_InitStruct.Pin = n_STEPHANO_ON_Pin|n_STEPHANO_RST_Pin;
 80021f4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80021f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fa:	2301      	movs	r3, #1
 80021fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	4811      	ldr	r0, [pc, #68]	@ (8002254 <MX_GPIO_Init+0x174>)
 800220e:	f001 fb91 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pin : n_3GON_Pin */
  GPIO_InitStruct.Pin = n_3GON_Pin;
 8002212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002218:	2301      	movs	r3, #1
 800221a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(n_3GON_GPIO_Port, &GPIO_InitStruct);
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	4619      	mov	r1, r3
 800222a:	480b      	ldr	r0, [pc, #44]	@ (8002258 <MX_GPIO_Init+0x178>)
 800222c:	f001 fb82 	bl	8003934 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002230:	2304      	movs	r3, #4
 8002232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002234:	2303      	movs	r3, #3
 8002236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	4807      	ldr	r0, [pc, #28]	@ (8002260 <MX_GPIO_Init+0x180>)
 8002244:	f001 fb76 	bl	8003934 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002248:	bf00      	nop
 800224a:	3728      	adds	r7, #40	@ 0x28
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40023800 	.word	0x40023800
 8002254:	40020400 	.word	0x40020400
 8002258:	40020800 	.word	0x40020800
 800225c:	40020000 	.word	0x40020000
 8002260:	40020c00 	.word	0x40020c00

08002264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002268:	b672      	cpsid	i
}
 800226a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <Error_Handler+0x8>

08002270 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
	...

08002288 <sha256_transform>:
    0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5,0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3,
    0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208,0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2
};

static void sha256_transform(sha256_ctx_t* ctx, const uint8_t* data)
{
 8002288:	b480      	push	{r7}
 800228a:	b0cf      	sub	sp, #316	@ 0x13c
 800228c:	af00      	add	r7, sp, #0
 800228e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002292:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002296:	6018      	str	r0, [r3, #0]
 8002298:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800229c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022a0:	6019      	str	r1, [r3, #0]
    uint32_t a, b, c, d, e, f, g, h, i, j, t1, t2, m[64];

    for (i = 0, j = 0; i < 16; ++i, j += 4)
 80022a2:	2300      	movs	r3, #0
 80022a4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80022a8:	2300      	movs	r3, #0
 80022aa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80022ae:	e03f      	b.n	8002330 <sha256_transform+0xa8>
        m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
 80022b0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022b4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80022be:	4413      	add	r3, r2
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	061a      	lsls	r2, r3, #24
 80022c4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80022c8:	3301      	adds	r3, #1
 80022ca:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80022ce:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80022d2:	6809      	ldr	r1, [r1, #0]
 80022d4:	440b      	add	r3, r1
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	041b      	lsls	r3, r3, #16
 80022da:	431a      	orrs	r2, r3
 80022dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80022e0:	3302      	adds	r3, #2
 80022e2:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80022e6:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 80022ea:	6809      	ldr	r1, [r1, #0]
 80022ec:	440b      	add	r3, r1
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	021b      	lsls	r3, r3, #8
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80022f8:	3203      	adds	r2, #3
 80022fa:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80022fe:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8002302:	6809      	ldr	r1, [r1, #0]
 8002304:	440a      	add	r2, r1
 8002306:	7812      	ldrb	r2, [r2, #0]
 8002308:	4313      	orrs	r3, r2
 800230a:	4619      	mov	r1, r3
 800230c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002310:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002314:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0, j = 0; i < 16; ++i, j += 4)
 800231c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002320:	3301      	adds	r3, #1
 8002322:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002326:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800232a:	3304      	adds	r3, #4
 800232c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002334:	2b0f      	cmp	r3, #15
 8002336:	d9bb      	bls.n	80022b0 <sha256_transform+0x28>
    for (; i < 64; ++i)
 8002338:	e069      	b.n	800240e <sha256_transform+0x186>
        m[i] = SIG1(m[i - 2]) + m[i - 7] + SIG0(m[i - 15]) + m[i - 16];
 800233a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800233e:	1e9a      	subs	r2, r3, #2
 8002340:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002344:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800234c:	ea4f 4273 	mov.w	r2, r3, ror #17
 8002350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002354:	1e99      	subs	r1, r3, #2
 8002356:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800235a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800235e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002362:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8002366:	405a      	eors	r2, r3
 8002368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800236c:	1e99      	subs	r1, r3, #2
 800236e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002372:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002376:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800237a:	0a9b      	lsrs	r3, r3, #10
 800237c:	405a      	eors	r2, r3
 800237e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002382:	1fd9      	subs	r1, r3, #7
 8002384:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002388:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800238c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002390:	441a      	add	r2, r3
 8002392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002396:	f1a3 010f 	sub.w	r1, r3, #15
 800239a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800239e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80023a6:	ea4f 11f3 	mov.w	r1, r3, ror #7
 80023aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023ae:	f1a3 000f 	sub.w	r0, r3, #15
 80023b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023b6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023ba:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80023be:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80023c2:	4059      	eors	r1, r3
 80023c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023c8:	f1a3 000f 	sub.w	r0, r3, #15
 80023cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023d0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023d4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80023d8:	08db      	lsrs	r3, r3, #3
 80023da:	404b      	eors	r3, r1
 80023dc:	441a      	add	r2, r3
 80023de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80023e2:	f1a3 0110 	sub.w	r1, r3, #16
 80023e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80023f2:	18d1      	adds	r1, r2, r3
 80023f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023f8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023fc:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (; i < 64; ++i)
 8002404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002408:	3301      	adds	r3, #1
 800240a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800240e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002412:	2b3f      	cmp	r3, #63	@ 0x3f
 8002414:	d991      	bls.n	800233a <sha256_transform+0xb2>

    a = ctx->state[0];
 8002416:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800241a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002422:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    b = ctx->state[1];
 8002426:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800242a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002432:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    c = ctx->state[2];
 8002436:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800243a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002442:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    d = ctx->state[3];
 8002446:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800244a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002452:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    e = ctx->state[4];
 8002456:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800245a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002462:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    f = ctx->state[5];
 8002466:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800246a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002472:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    g = ctx->state[6];
 8002476:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800247a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002482:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    h = ctx->state[7];
 8002486:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800248a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002492:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 64; ++i) {
 8002496:	2300      	movs	r3, #0
 8002498:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800249c:	e078      	b.n	8002590 <sha256_transform+0x308>
        t1 = h + EP1(e) + CH(e,f,g) + k[i] + m[i];
 800249e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80024a2:	ea4f 12b3 	mov.w	r2, r3, ror #6
 80024a6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80024aa:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80024ae:	405a      	eors	r2, r3
 80024b0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80024b4:	ea4f 6373 	mov.w	r3, r3, ror #25
 80024b8:	405a      	eors	r2, r3
 80024ba:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80024be:	441a      	add	r2, r3
 80024c0:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80024c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80024c8:	4019      	ands	r1, r3
 80024ca:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80024ce:	43d8      	mvns	r0, r3
 80024d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80024d4:	4003      	ands	r3, r0
 80024d6:	404b      	eors	r3, r1
 80024d8:	441a      	add	r2, r3
 80024da:	496f      	ldr	r1, [pc, #444]	@ (8002698 <sha256_transform+0x410>)
 80024dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80024e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024e4:	441a      	add	r2, r3
 80024e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80024ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024ee:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 80024f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024f6:	4413      	add	r3, r2
 80024f8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        t2 = EP0(a) + MAJ(a,b,c);
 80024fc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002500:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8002504:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002508:	ea4f 3373 	mov.w	r3, r3, ror #13
 800250c:	405a      	eors	r2, r3
 800250e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002512:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8002516:	405a      	eors	r2, r3
 8002518:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 800251c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002520:	4059      	eors	r1, r3
 8002522:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002526:	4019      	ands	r1, r3
 8002528:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800252c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002530:	4003      	ands	r3, r0
 8002532:	404b      	eors	r3, r1
 8002534:	4413      	add	r3, r2
 8002536:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        h = g;
 800253a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800253e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
        g = f;
 8002542:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002546:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        f = e;
 800254a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800254e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        e = d + t1;
 8002552:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8002556:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800255a:	4413      	add	r3, r2
 800255c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        d = c;
 8002560:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002564:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        c = b;
 8002568:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800256c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        b = a;
 8002570:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002574:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        a = t1 + t2;
 8002578:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800257c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002580:	4413      	add	r3, r2
 8002582:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; ++i) {
 8002586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800258a:	3301      	adds	r3, #1
 800258c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002594:	2b3f      	cmp	r3, #63	@ 0x3f
 8002596:	d982      	bls.n	800249e <sha256_transform+0x216>
    }

    ctx->state[0] += a;
 8002598:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800259c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80025a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80025a8:	441a      	add	r2, r3
 80025aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80025ae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] += b;
 80025b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80025ba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80025c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80025c6:	441a      	add	r2, r3
 80025c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80025cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] += c;
 80025d4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80025d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025e4:	441a      	add	r2, r3
 80025e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80025ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] += d;
 80025f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80025f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80025fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002602:	441a      	add	r2, r3
 8002604:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002608:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] += e;
 8002610:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002614:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800261c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002620:	441a      	add	r2, r3
 8002622:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002626:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] += f;
 800262e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002632:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800263a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800263e:	441a      	add	r2, r3
 8002640:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002644:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] += g;
 800264c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002650:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002658:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800265c:	441a      	add	r2, r3
 800265e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002662:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] += h;
 800266a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800266e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002676:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800267a:	441a      	add	r2, r3
 800267c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002680:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8002688:	bf00      	nop
 800268a:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	08007b1c 	.word	0x08007b1c

0800269c <SHA256_Init>:

void SHA256_Init(sha256_ctx_t* ctx)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
    ctx->datalen = 0;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	641a      	str	r2, [r3, #64]	@ 0x40
    ctx->bitlen = 0;
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    ctx->state[0] = 0x6a09e667;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a0e      	ldr	r2, [pc, #56]	@ (80026f4 <SHA256_Init+0x58>)
 80026bc:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] = 0xbb67ae85;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a0d      	ldr	r2, [pc, #52]	@ (80026f8 <SHA256_Init+0x5c>)
 80026c2:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] = 0x3c6ef372;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4a0d      	ldr	r2, [pc, #52]	@ (80026fc <SHA256_Init+0x60>)
 80026c8:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] = 0xa54ff53a;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002700 <SHA256_Init+0x64>)
 80026ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] = 0x510e527f;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002704 <SHA256_Init+0x68>)
 80026d4:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] = 0x9b05688c;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002708 <SHA256_Init+0x6c>)
 80026da:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] = 0x1f83d9ab;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a0b      	ldr	r2, [pc, #44]	@ (800270c <SHA256_Init+0x70>)
 80026e0:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] = 0x5be0cd19;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002710 <SHA256_Init+0x74>)
 80026e6:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	6a09e667 	.word	0x6a09e667
 80026f8:	bb67ae85 	.word	0xbb67ae85
 80026fc:	3c6ef372 	.word	0x3c6ef372
 8002700:	a54ff53a 	.word	0xa54ff53a
 8002704:	510e527f 	.word	0x510e527f
 8002708:	9b05688c 	.word	0x9b05688c
 800270c:	1f83d9ab 	.word	0x1f83d9ab
 8002710:	5be0cd19 	.word	0x5be0cd19

08002714 <SHA256_Update>:

void SHA256_Update(sha256_ctx_t* ctx, const uint8_t* data, size_t len)
{
 8002714:	b5b0      	push	{r4, r5, r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
    uint32_t i;

    for (i = 0; i < len; ++i) {
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
 8002724:	e025      	b.n	8002772 <SHA256_Update+0x5e>
        ctx->data[ctx->datalen] = data[i];
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	441a      	add	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002730:	7811      	ldrb	r1, [r2, #0]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	54d1      	strb	r1, [r2, r3]
        ctx->datalen++;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	641a      	str	r2, [r3, #64]	@ 0x40
        if (ctx->datalen == 64) {
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002744:	2b40      	cmp	r3, #64	@ 0x40
 8002746:	d111      	bne.n	800276c <SHA256_Update+0x58>
            sha256_transform(ctx, ctx->data);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4619      	mov	r1, r3
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f7ff fd9b 	bl	8002288 <sha256_transform>
            ctx->bitlen += 512;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8002758:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 800275c:	f143 0500 	adc.w	r5, r3, #0
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	e9c3 4512 	strd	r4, r5, [r3, #72]	@ 0x48
            ctx->datalen = 0;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	641a      	str	r2, [r3, #64]	@ 0x40
    for (i = 0; i < len; ++i) {
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	3301      	adds	r3, #1
 8002770:	617b      	str	r3, [r7, #20]
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	429a      	cmp	r2, r3
 8002778:	d3d5      	bcc.n	8002726 <SHA256_Update+0x12>
        }
    }
}
 800277a:	bf00      	nop
 800277c:	bf00      	nop
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bdb0      	pop	{r4, r5, r7, pc}

08002784 <SHA256_Final>:

void SHA256_Final(sha256_ctx_t* ctx, uint8_t* hash)
{
 8002784:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002788:	b084      	sub	sp, #16
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
 800278e:	6039      	str	r1, [r7, #0]
    uint32_t i;

    i = ctx->datalen;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002794:	60fb      	str	r3, [r7, #12]

    // Pad whatever data is left in the buffer.
    if (ctx->datalen < 56) {
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	2b37      	cmp	r3, #55	@ 0x37
 800279c:	d810      	bhi.n	80027c0 <SHA256_Final+0x3c>
        ctx->data[i++] = 0x80;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	60fa      	str	r2, [r7, #12]
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	2180      	movs	r1, #128	@ 0x80
 80027a8:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80027aa:	e005      	b.n	80027b8 <SHA256_Final+0x34>
            ctx->data[i++] = 0x00;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	1c5a      	adds	r2, r3, #1
 80027b0:	60fa      	str	r2, [r7, #12]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	2100      	movs	r1, #0
 80027b6:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2b37      	cmp	r3, #55	@ 0x37
 80027bc:	d9f6      	bls.n	80027ac <SHA256_Final+0x28>
 80027be:	e01a      	b.n	80027f6 <SHA256_Final+0x72>
    } else {
        ctx->data[i++] = 0x80;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1c5a      	adds	r2, r3, #1
 80027c4:	60fa      	str	r2, [r7, #12]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	2180      	movs	r1, #128	@ 0x80
 80027ca:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 80027cc:	e005      	b.n	80027da <SHA256_Final+0x56>
            ctx->data[i++] = 0x00;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1c5a      	adds	r2, r3, #1
 80027d2:	60fa      	str	r2, [r7, #12]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	2100      	movs	r1, #0
 80027d8:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80027de:	d9f6      	bls.n	80027ce <SHA256_Final+0x4a>
        sha256_transform(ctx, ctx->data);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4619      	mov	r1, r3
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f7ff fd4f 	bl	8002288 <sha256_transform>
        memset(ctx->data, 0, 56);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2238      	movs	r2, #56	@ 0x38
 80027ee:	2100      	movs	r1, #0
 80027f0:	4618      	mov	r0, r3
 80027f2:	f003 fca7 	bl	8006144 <memset>
    }

    // Append to the padding the total message's length in bits and transform.
    ctx->bitlen += ctx->datalen * 8;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002800:	00c9      	lsls	r1, r1, #3
 8002802:	2000      	movs	r0, #0
 8002804:	460c      	mov	r4, r1
 8002806:	4605      	mov	r5, r0
 8002808:	eb12 0804 	adds.w	r8, r2, r4
 800280c:	eb43 0905 	adc.w	r9, r3, r5
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	e9c3 8912 	strd	r8, r9, [r3, #72]	@ 0x48
    ctx->data[63] = ctx->bitlen;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    ctx->data[62] = ctx->bitlen >> 8;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800282a:	f04f 0200 	mov.w	r2, #0
 800282e:	f04f 0300 	mov.w	r3, #0
 8002832:	0a02      	lsrs	r2, r0, #8
 8002834:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002838:	0a0b      	lsrs	r3, r1, #8
 800283a:	b2d2      	uxtb	r2, r2
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    ctx->data[61] = ctx->bitlen >> 16;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	f04f 0300 	mov.w	r3, #0
 8002850:	0c02      	lsrs	r2, r0, #16
 8002852:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002856:	0c0b      	lsrs	r3, r1, #16
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ctx->data[60] = ctx->bitlen >> 24;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	0e02      	lsrs	r2, r0, #24
 8002870:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002874:	0e0b      	lsrs	r3, r1, #24
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    ctx->data[59] = ctx->bitlen >> 32;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	000a      	movs	r2, r1
 800288e:	2300      	movs	r3, #0
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    ctx->data[58] = ctx->bitlen >> 40;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	f04f 0300 	mov.w	r3, #0
 80028a6:	0a0a      	lsrs	r2, r1, #8
 80028a8:	2300      	movs	r3, #0
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    ctx->data[57] = ctx->bitlen >> 48;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	0c0a      	lsrs	r2, r1, #16
 80028c2:	2300      	movs	r3, #0
 80028c4:	b2d2      	uxtb	r2, r2
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    ctx->data[56] = ctx->bitlen >> 56;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80028d2:	f04f 0200 	mov.w	r2, #0
 80028d6:	f04f 0300 	mov.w	r3, #0
 80028da:	0e0a      	lsrs	r2, r1, #24
 80028dc:	2300      	movs	r3, #0
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    sha256_transform(ctx, ctx->data);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4619      	mov	r1, r3
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff fccc 	bl	8002288 <sha256_transform>

    // Since this implementation uses little endian byte ordering and SHA uses big endian,
    // reverse all the bytes when copying the final state to the output hash.
    for (i = 0; i < 4; ++i) {
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	e071      	b.n	80029da <SHA256_Final+0x256>
        hash[i]      = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f1c3 0303 	rsb	r3, r3, #3
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	fa22 f103 	lsr.w	r1, r2, r3
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4413      	add	r3, r2
 800290c:	b2ca      	uxtb	r2, r1
 800290e:	701a      	strb	r2, [r3, #0]
        hash[i + 4]  = (ctx->state[1] >> (24 - i * 8)) & 0x000000ff;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f1c3 0303 	rsb	r3, r3, #3
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	fa22 f103 	lsr.w	r1, r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	3304      	adds	r3, #4
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	4413      	add	r3, r2
 8002928:	b2ca      	uxtb	r2, r1
 800292a:	701a      	strb	r2, [r3, #0]
        hash[i + 8]  = (ctx->state[2] >> (24 - i * 8)) & 0x000000ff;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f1c3 0303 	rsb	r3, r3, #3
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	fa22 f103 	lsr.w	r1, r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3308      	adds	r3, #8
 8002940:	683a      	ldr	r2, [r7, #0]
 8002942:	4413      	add	r3, r2
 8002944:	b2ca      	uxtb	r2, r1
 8002946:	701a      	strb	r2, [r3, #0]
        hash[i + 12] = (ctx->state[3] >> (24 - i * 8)) & 0x000000ff;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f1c3 0303 	rsb	r3, r3, #3
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	fa22 f103 	lsr.w	r1, r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	330c      	adds	r3, #12
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	4413      	add	r3, r2
 8002960:	b2ca      	uxtb	r2, r1
 8002962:	701a      	strb	r2, [r3, #0]
        hash[i + 16] = (ctx->state[4] >> (24 - i * 8)) & 0x000000ff;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f1c3 0303 	rsb	r3, r3, #3
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	fa22 f103 	lsr.w	r1, r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3310      	adds	r3, #16
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	4413      	add	r3, r2
 800297c:	b2ca      	uxtb	r2, r1
 800297e:	701a      	strb	r2, [r3, #0]
        hash[i + 20] = (ctx->state[5] >> (24 - i * 8)) & 0x000000ff;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f1c3 0303 	rsb	r3, r3, #3
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	fa22 f103 	lsr.w	r1, r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3314      	adds	r3, #20
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	4413      	add	r3, r2
 8002998:	b2ca      	uxtb	r2, r1
 800299a:	701a      	strb	r2, [r3, #0]
        hash[i + 24] = (ctx->state[6] >> (24 - i * 8)) & 0x000000ff;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f1c3 0303 	rsb	r3, r3, #3
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	fa22 f103 	lsr.w	r1, r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	3318      	adds	r3, #24
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	b2ca      	uxtb	r2, r1
 80029b6:	701a      	strb	r2, [r3, #0]
        hash[i + 28] = (ctx->state[7] >> (24 - i * 8)) & 0x000000ff;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f1c3 0303 	rsb	r3, r3, #3
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	fa22 f103 	lsr.w	r1, r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	331c      	adds	r3, #28
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	4413      	add	r3, r2
 80029d0:	b2ca      	uxtb	r2, r1
 80029d2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	3301      	adds	r3, #1
 80029d8:	60fb      	str	r3, [r7, #12]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2b03      	cmp	r3, #3
 80029de:	d98a      	bls.n	80028f6 <SHA256_Final+0x172>
    }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080029ec <SHA256_Calculate>:

void SHA256_Calculate(const uint8_t* data, size_t len, uint8_t* hash)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b0a0      	sub	sp, #128	@ 0x80
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
    sha256_ctx_t ctx;
    SHA256_Init(&ctx);
 80029f8:	f107 0310 	add.w	r3, r7, #16
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff fe4d 	bl	800269c <SHA256_Init>
    SHA256_Update(&ctx, data, len);
 8002a02:	f107 0310 	add.w	r3, r7, #16
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	68f9      	ldr	r1, [r7, #12]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff fe82 	bl	8002714 <SHA256_Update>
    SHA256_Final(&ctx, hash);
 8002a10:	f107 0310 	add.w	r3, r7, #16
 8002a14:	6879      	ldr	r1, [r7, #4]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff feb4 	bl	8002784 <SHA256_Final>
}
 8002a1c:	bf00      	nop
 8002a1e:	3780      	adds	r7, #128	@ 0x80
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	607b      	str	r3, [r7, #4]
 8002a2e:	4b10      	ldr	r3, [pc, #64]	@ (8002a70 <HAL_MspInit+0x4c>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a32:	4a0f      	ldr	r2, [pc, #60]	@ (8002a70 <HAL_MspInit+0x4c>)
 8002a34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <HAL_MspInit+0x4c>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a42:	607b      	str	r3, [r7, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	603b      	str	r3, [r7, #0]
 8002a4a:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <HAL_MspInit+0x4c>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	4a08      	ldr	r2, [pc, #32]	@ (8002a70 <HAL_MspInit+0x4c>)
 8002a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a56:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <HAL_MspInit+0x4c>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5e:	603b      	str	r3, [r7, #0]
 8002a60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40023800 	.word	0x40023800

08002a74 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08c      	sub	sp, #48	@ 0x30
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7c:	f107 031c 	add.w	r3, r7, #28
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
 8002a8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a36      	ldr	r2, [pc, #216]	@ (8002b6c <HAL_UART_MspInit+0xf8>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d12d      	bne.n	8002af2 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a96:	2300      	movs	r3, #0
 8002a98:	61bb      	str	r3, [r7, #24]
 8002a9a:	4b35      	ldr	r3, [pc, #212]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9e:	4a34      	ldr	r2, [pc, #208]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002aa0:	f043 0310 	orr.w	r3, r3, #16
 8002aa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aa6:	4b32      	ldr	r3, [pc, #200]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	61bb      	str	r3, [r7, #24]
 8002ab0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	4b2e      	ldr	r3, [pc, #184]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	4a2d      	ldr	r2, [pc, #180]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac2:	4b2b      	ldr	r3, [pc, #172]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = EXT_MODEM_TX_Pin|EXT_MODEM_RX_Pin|EXT_MODEM_CTS_Pin|EXT_MODEM_RTS_Pin;
 8002ace:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8002ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ae0:	2307      	movs	r3, #7
 8002ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae4:	f107 031c 	add.w	r3, r7, #28
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4822      	ldr	r0, [pc, #136]	@ (8002b74 <HAL_UART_MspInit+0x100>)
 8002aec:	f000 ff22 	bl	8003934 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8002af0:	e038      	b.n	8002b64 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a20      	ldr	r2, [pc, #128]	@ (8002b78 <HAL_UART_MspInit+0x104>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d133      	bne.n	8002b64 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002afc:	2300      	movs	r3, #0
 8002afe:	613b      	str	r3, [r7, #16]
 8002b00:	4b1b      	ldr	r3, [pc, #108]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b04:	4a1a      	ldr	r2, [pc, #104]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002b06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b0c:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b14:	613b      	str	r3, [r7, #16]
 8002b16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]
 8002b1c:	4b14      	ldr	r3, [pc, #80]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b20:	4a13      	ldr	r2, [pc, #76]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b28:	4b11      	ldr	r3, [pc, #68]	@ (8002b70 <HAL_UART_MspInit+0xfc>)
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	60fb      	str	r3, [r7, #12]
 8002b32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEPHANO_CTS_Pin|STEPHANO_RTS_Pin|STEPHANO_TX_Pin|STEPHANO_RX_Pin;
 8002b34:	230f      	movs	r3, #15
 8002b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b40:	2303      	movs	r3, #3
 8002b42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b44:	2307      	movs	r3, #7
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b48:	f107 031c 	add.w	r3, r7, #28
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4809      	ldr	r0, [pc, #36]	@ (8002b74 <HAL_UART_MspInit+0x100>)
 8002b50:	f000 fef0 	bl	8003934 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b54:	2200      	movs	r2, #0
 8002b56:	2100      	movs	r1, #0
 8002b58:	2026      	movs	r0, #38	@ 0x26
 8002b5a:	f000 fa41 	bl	8002fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b5e:	2026      	movs	r0, #38	@ 0x26
 8002b60:	f000 fa6a 	bl	8003038 <HAL_NVIC_EnableIRQ>
}
 8002b64:	bf00      	nop
 8002b66:	3730      	adds	r7, #48	@ 0x30
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40011000 	.word	0x40011000
 8002b70:	40023800 	.word	0x40023800
 8002b74:	40020000 	.word	0x40020000
 8002b78:	40004400 	.word	0x40004400

08002b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b80:	bf00      	nop
 8002b82:	e7fd      	b.n	8002b80 <NMI_Handler+0x4>

08002b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <HardFault_Handler+0x4>

08002b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b90:	bf00      	nop
 8002b92:	e7fd      	b.n	8002b90 <MemManage_Handler+0x4>

08002b94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b98:	bf00      	nop
 8002b9a:	e7fd      	b.n	8002b98 <BusFault_Handler+0x4>

08002b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ba0:	bf00      	nop
 8002ba2:	e7fd      	b.n	8002ba0 <UsageFault_Handler+0x4>

08002ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr

08002bce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bd2:	f000 f8d1 	bl	8002d78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <USART2_IRQHandler>:
#else
/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002be0:	4802      	ldr	r0, [pc, #8]	@ (8002bec <USART2_IRQHandler+0x10>)
 8002be2:	f002 f9d9 	bl	8004f98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200013d4 	.word	0x200013d4

08002bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bf8:	4a14      	ldr	r2, [pc, #80]	@ (8002c4c <_sbrk+0x5c>)
 8002bfa:	4b15      	ldr	r3, [pc, #84]	@ (8002c50 <_sbrk+0x60>)
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c04:	4b13      	ldr	r3, [pc, #76]	@ (8002c54 <_sbrk+0x64>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d102      	bne.n	8002c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c0c:	4b11      	ldr	r3, [pc, #68]	@ (8002c54 <_sbrk+0x64>)
 8002c0e:	4a12      	ldr	r2, [pc, #72]	@ (8002c58 <_sbrk+0x68>)
 8002c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d207      	bcs.n	8002c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c20:	f003 fad4 	bl	80061cc <__errno>
 8002c24:	4603      	mov	r3, r0
 8002c26:	220c      	movs	r2, #12
 8002c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	e009      	b.n	8002c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c30:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <_sbrk+0x64>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c36:	4b07      	ldr	r3, [pc, #28]	@ (8002c54 <_sbrk+0x64>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	4a05      	ldr	r2, [pc, #20]	@ (8002c54 <_sbrk+0x64>)
 8002c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c42:	68fb      	ldr	r3, [r7, #12]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20018000 	.word	0x20018000
 8002c50:	00000400 	.word	0x00000400
 8002c54:	2000144c 	.word	0x2000144c
 8002c58:	200015a0 	.word	0x200015a0

08002c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c60:	4b06      	ldr	r3, [pc, #24]	@ (8002c7c <SystemInit+0x20>)
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c66:	4a05      	ldr	r2, [pc, #20]	@ (8002c7c <SystemInit+0x20>)
 8002c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cb8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002c84:	f7ff ffea 	bl	8002c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c88:	480c      	ldr	r0, [pc, #48]	@ (8002cbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c8a:	490d      	ldr	r1, [pc, #52]	@ (8002cc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c90:	e002      	b.n	8002c98 <LoopCopyDataInit>

08002c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c96:	3304      	adds	r3, #4

08002c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c9c:	d3f9      	bcc.n	8002c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8002ccc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ca4:	e001      	b.n	8002caa <LoopFillZerobss>

08002ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ca8:	3204      	adds	r2, #4

08002caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cac:	d3fb      	bcc.n	8002ca6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002cae:	f003 fa93 	bl	80061d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cb2:	f7ff f91b 	bl	8001eec <main>
  bx  lr    
 8002cb6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cb8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cc0:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002cc4:	08007d94 	.word	0x08007d94
  ldr r2, =_sbss
 8002cc8:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002ccc:	2000159c 	.word	0x2000159c

08002cd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cd0:	e7fe      	b.n	8002cd0 <ADC_IRQHandler>
	...

08002cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d14 <HAL_Init+0x40>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002d14 <HAL_Init+0x40>)
 8002cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ce2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <HAL_Init+0x40>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8002d14 <HAL_Init+0x40>)
 8002cea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cf0:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <HAL_Init+0x40>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a07      	ldr	r2, [pc, #28]	@ (8002d14 <HAL_Init+0x40>)
 8002cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cfc:	2003      	movs	r0, #3
 8002cfe:	f000 f94f 	bl	8002fa0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d02:	200f      	movs	r0, #15
 8002d04:	f000 f808 	bl	8002d18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d08:	f7ff fe8c 	bl	8002a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40023c00 	.word	0x40023c00

08002d18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d20:	4b12      	ldr	r3, [pc, #72]	@ (8002d6c <HAL_InitTick+0x54>)
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <HAL_InitTick+0x58>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 f996 	bl	8003068 <HAL_SYSTICK_Config>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e00e      	b.n	8002d64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b0f      	cmp	r3, #15
 8002d4a:	d80a      	bhi.n	8002d62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295
 8002d54:	f000 f944 	bl	8002fe0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d58:	4a06      	ldr	r2, [pc, #24]	@ (8002d74 <HAL_InitTick+0x5c>)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	e000      	b.n	8002d64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000014 	.word	0x20000014
 8002d70:	2000001c 	.word	0x2000001c
 8002d74:	20000018 	.word	0x20000018

08002d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	@ (8002d98 <HAL_IncTick+0x20>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <HAL_IncTick+0x24>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	4a04      	ldr	r2, [pc, #16]	@ (8002d9c <HAL_IncTick+0x24>)
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	2000001c 	.word	0x2000001c
 8002d9c:	20001450 	.word	0x20001450

08002da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return uwTick;
 8002da4:	4b03      	ldr	r3, [pc, #12]	@ (8002db4 <HAL_GetTick+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20001450 	.word	0x20001450

08002db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dc0:	f7ff ffee 	bl	8002da0 <HAL_GetTick>
 8002dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d005      	beq.n	8002dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dfc <HAL_Delay+0x44>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4413      	add	r3, r2
 8002ddc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dde:	bf00      	nop
 8002de0:	f7ff ffde 	bl	8002da0 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d8f7      	bhi.n	8002de0 <HAL_Delay+0x28>
  {
  }
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	2000001c 	.word	0x2000001c

08002e00 <__NVIC_SetPriorityGrouping>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e10:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <__NVIC_SetPriorityGrouping+0x44>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e32:	4a04      	ldr	r2, [pc, #16]	@ (8002e44 <__NVIC_SetPriorityGrouping+0x44>)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	60d3      	str	r3, [r2, #12]
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <__NVIC_GetPriorityGrouping>:
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e4c:	4b04      	ldr	r3, [pc, #16]	@ (8002e60 <__NVIC_GetPriorityGrouping+0x18>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	0a1b      	lsrs	r3, r3, #8
 8002e52:	f003 0307 	and.w	r3, r3, #7
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	e000ed00 	.word	0xe000ed00

08002e64 <__NVIC_EnableIRQ>:
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	db0b      	blt.n	8002e8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	f003 021f 	and.w	r2, r3, #31
 8002e7c:	4907      	ldr	r1, [pc, #28]	@ (8002e9c <__NVIC_EnableIRQ+0x38>)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	2001      	movs	r0, #1
 8002e86:	fa00 f202 	lsl.w	r2, r0, r2
 8002e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000e100 	.word	0xe000e100

08002ea0 <__NVIC_SetPriority>:
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	6039      	str	r1, [r7, #0]
 8002eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	db0a      	blt.n	8002eca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	490c      	ldr	r1, [pc, #48]	@ (8002eec <__NVIC_SetPriority+0x4c>)
 8002eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebe:	0112      	lsls	r2, r2, #4
 8002ec0:	b2d2      	uxtb	r2, r2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002ec8:	e00a      	b.n	8002ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	b2da      	uxtb	r2, r3
 8002ece:	4908      	ldr	r1, [pc, #32]	@ (8002ef0 <__NVIC_SetPriority+0x50>)
 8002ed0:	79fb      	ldrb	r3, [r7, #7]
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	3b04      	subs	r3, #4
 8002ed8:	0112      	lsls	r2, r2, #4
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	440b      	add	r3, r1
 8002ede:	761a      	strb	r2, [r3, #24]
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	e000e100 	.word	0xe000e100
 8002ef0:	e000ed00 	.word	0xe000ed00

08002ef4 <NVIC_EncodePriority>:
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b089      	sub	sp, #36	@ 0x24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f1c3 0307 	rsb	r3, r3, #7
 8002f0e:	2b04      	cmp	r3, #4
 8002f10:	bf28      	it	cs
 8002f12:	2304      	movcs	r3, #4
 8002f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	2b06      	cmp	r3, #6
 8002f1c:	d902      	bls.n	8002f24 <NVIC_EncodePriority+0x30>
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	3b03      	subs	r3, #3
 8002f22:	e000      	b.n	8002f26 <NVIC_EncodePriority+0x32>
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	f04f 32ff 	mov.w	r2, #4294967295
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43da      	mvns	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	401a      	ands	r2, r3
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	fa01 f303 	lsl.w	r3, r1, r3
 8002f46:	43d9      	mvns	r1, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f4c:	4313      	orrs	r3, r2
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3724      	adds	r7, #36	@ 0x24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f6c:	d301      	bcc.n	8002f72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e00f      	b.n	8002f92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f72:	4a0a      	ldr	r2, [pc, #40]	@ (8002f9c <SysTick_Config+0x40>)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f7a:	210f      	movs	r1, #15
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	f7ff ff8e 	bl	8002ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f84:	4b05      	ldr	r3, [pc, #20]	@ (8002f9c <SysTick_Config+0x40>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f8a:	4b04      	ldr	r3, [pc, #16]	@ (8002f9c <SysTick_Config+0x40>)
 8002f8c:	2207      	movs	r2, #7
 8002f8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	e000e010 	.word	0xe000e010

08002fa0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b07      	cmp	r3, #7
 8002fac:	d00f      	beq.n	8002fce <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b06      	cmp	r3, #6
 8002fb2:	d00c      	beq.n	8002fce <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b05      	cmp	r3, #5
 8002fb8:	d009      	beq.n	8002fce <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d006      	beq.n	8002fce <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b03      	cmp	r3, #3
 8002fc4:	d003      	beq.n	8002fce <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002fc6:	2190      	movs	r1, #144	@ 0x90
 8002fc8:	4804      	ldr	r0, [pc, #16]	@ (8002fdc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002fca:	f7ff f951 	bl	8002270 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7ff ff16 	bl	8002e00 <__NVIC_SetPriorityGrouping>
}
 8002fd4:	bf00      	nop
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	08007914 	.word	0x08007914

08002fe0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b0f      	cmp	r3, #15
 8002ff6:	d903      	bls.n	8003000 <HAL_NVIC_SetPriority+0x20>
 8002ff8:	21a8      	movs	r1, #168	@ 0xa8
 8002ffa:	480e      	ldr	r0, [pc, #56]	@ (8003034 <HAL_NVIC_SetPriority+0x54>)
 8002ffc:	f7ff f938 	bl	8002270 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b0f      	cmp	r3, #15
 8003004:	d903      	bls.n	800300e <HAL_NVIC_SetPriority+0x2e>
 8003006:	21a9      	movs	r1, #169	@ 0xa9
 8003008:	480a      	ldr	r0, [pc, #40]	@ (8003034 <HAL_NVIC_SetPriority+0x54>)
 800300a:	f7ff f931 	bl	8002270 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800300e:	f7ff ff1b 	bl	8002e48 <__NVIC_GetPriorityGrouping>
 8003012:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	68b9      	ldr	r1, [r7, #8]
 8003018:	6978      	ldr	r0, [r7, #20]
 800301a:	f7ff ff6b 	bl	8002ef4 <NVIC_EncodePriority>
 800301e:	4602      	mov	r2, r0
 8003020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff ff3a 	bl	8002ea0 <__NVIC_SetPriority>
}
 800302c:	bf00      	nop
 800302e:	3718      	adds	r7, #24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	08007914 	.word	0x08007914

08003038 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003046:	2b00      	cmp	r3, #0
 8003048:	da03      	bge.n	8003052 <HAL_NVIC_EnableIRQ+0x1a>
 800304a:	21bc      	movs	r1, #188	@ 0xbc
 800304c:	4805      	ldr	r0, [pc, #20]	@ (8003064 <HAL_NVIC_EnableIRQ+0x2c>)
 800304e:	f7ff f90f 	bl	8002270 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff ff04 	bl	8002e64 <__NVIC_EnableIRQ>
}
 800305c:	bf00      	nop
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	08007914 	.word	0x08007914

08003068 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f7ff ff73 	bl	8002f5c <SysTick_Config>
 8003076:	4603      	mov	r3, r0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800308e:	f7ff fe87 	bl	8002da0 <HAL_GetTick>
 8003092:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d008      	beq.n	80030b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2280      	movs	r2, #128	@ 0x80
 80030a4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e052      	b.n	8003158 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0216 	bic.w	r2, r2, #22
 80030c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	695a      	ldr	r2, [r3, #20]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d103      	bne.n	80030e2 <HAL_DMA_Abort+0x62>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d007      	beq.n	80030f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0208 	bic.w	r2, r2, #8
 80030f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 0201 	bic.w	r2, r2, #1
 8003100:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003102:	e013      	b.n	800312c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003104:	f7ff fe4c 	bl	8002da0 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b05      	cmp	r3, #5
 8003110:	d90c      	bls.n	800312c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2220      	movs	r2, #32
 8003116:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2203      	movs	r2, #3
 800311c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e015      	b.n	8003158 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1e4      	bne.n	8003104 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800313e:	223f      	movs	r2, #63	@ 0x3f
 8003140:	409a      	lsls	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3710      	adds	r7, #16
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d004      	beq.n	800317e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2280      	movs	r2, #128	@ 0x80
 8003178:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e00c      	b.n	8003198 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2205      	movs	r2, #5
 8003182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f022 0201 	bic.w	r2, r2, #1
 8003194:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80031b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003260 <HAL_FLASH_Program+0xbc>)
 80031b4:	7e1b      	ldrb	r3, [r3, #24]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d101      	bne.n	80031be <HAL_FLASH_Program+0x1a>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e04b      	b.n	8003256 <HAL_FLASH_Program+0xb2>
 80031be:	4b28      	ldr	r3, [pc, #160]	@ (8003260 <HAL_FLASH_Program+0xbc>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d00c      	beq.n	80031e4 <HAL_FLASH_Program+0x40>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d009      	beq.n	80031e4 <HAL_FLASH_Program+0x40>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d006      	beq.n	80031e4 <HAL_FLASH_Program+0x40>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2b03      	cmp	r3, #3
 80031da:	d003      	beq.n	80031e4 <HAL_FLASH_Program+0x40>
 80031dc:	21a9      	movs	r1, #169	@ 0xa9
 80031de:	4821      	ldr	r0, [pc, #132]	@ (8003264 <HAL_FLASH_Program+0xc0>)
 80031e0:	f7ff f846 	bl	8002270 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031e8:	f000 f872 	bl	80032d0 <FLASH_WaitForLastOperation>
 80031ec:	4603      	mov	r3, r0
 80031ee:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80031f0:	7dfb      	ldrb	r3, [r7, #23]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d12b      	bne.n	800324e <HAL_FLASH_Program+0xaa>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d105      	bne.n	8003208 <HAL_FLASH_Program+0x64>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80031fc:	783b      	ldrb	r3, [r7, #0]
 80031fe:	4619      	mov	r1, r3
 8003200:	68b8      	ldr	r0, [r7, #8]
 8003202:	f000 f96f 	bl	80034e4 <FLASH_Program_Byte>
 8003206:	e016      	b.n	8003236 <HAL_FLASH_Program+0x92>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d105      	bne.n	800321a <HAL_FLASH_Program+0x76>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800320e:	883b      	ldrh	r3, [r7, #0]
 8003210:	4619      	mov	r1, r3
 8003212:	68b8      	ldr	r0, [r7, #8]
 8003214:	f000 f928 	bl	8003468 <FLASH_Program_HalfWord>
 8003218:	e00d      	b.n	8003236 <HAL_FLASH_Program+0x92>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2b02      	cmp	r3, #2
 800321e:	d105      	bne.n	800322c <HAL_FLASH_Program+0x88>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	4619      	mov	r1, r3
 8003224:	68b8      	ldr	r0, [r7, #8]
 8003226:	f000 f8e1 	bl	80033ec <FLASH_Program_Word>
 800322a:	e004      	b.n	8003236 <HAL_FLASH_Program+0x92>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800322c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003230:	68b8      	ldr	r0, [r7, #8]
 8003232:	f000 f88d 	bl	8003350 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003236:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800323a:	f000 f849 	bl	80032d0 <FLASH_WaitForLastOperation>
 800323e:	4603      	mov	r3, r0
 8003240:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8003242:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <HAL_FLASH_Program+0xc4>)
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	4a08      	ldr	r2, [pc, #32]	@ (8003268 <HAL_FLASH_Program+0xc4>)
 8003248:	f023 0301 	bic.w	r3, r3, #1
 800324c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800324e:	4b04      	ldr	r3, [pc, #16]	@ (8003260 <HAL_FLASH_Program+0xbc>)
 8003250:	2200      	movs	r2, #0
 8003252:	761a      	strb	r2, [r3, #24]

  return status;
 8003254:	7dfb      	ldrb	r3, [r7, #23]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	20000020 	.word	0x20000020
 8003264:	08007950 	.word	0x08007950
 8003268:	40023c00 	.word	0x40023c00

0800326c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003276:	4b0b      	ldr	r3, [pc, #44]	@ (80032a4 <HAL_FLASH_Unlock+0x38>)
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	2b00      	cmp	r3, #0
 800327c:	da0b      	bge.n	8003296 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800327e:	4b09      	ldr	r3, [pc, #36]	@ (80032a4 <HAL_FLASH_Unlock+0x38>)
 8003280:	4a09      	ldr	r2, [pc, #36]	@ (80032a8 <HAL_FLASH_Unlock+0x3c>)
 8003282:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003284:	4b07      	ldr	r3, [pc, #28]	@ (80032a4 <HAL_FLASH_Unlock+0x38>)
 8003286:	4a09      	ldr	r2, [pc, #36]	@ (80032ac <HAL_FLASH_Unlock+0x40>)
 8003288:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800328a:	4b06      	ldr	r3, [pc, #24]	@ (80032a4 <HAL_FLASH_Unlock+0x38>)
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2b00      	cmp	r3, #0
 8003290:	da01      	bge.n	8003296 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003296:	79fb      	ldrb	r3, [r7, #7]
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	40023c00 	.word	0x40023c00
 80032a8:	45670123 	.word	0x45670123
 80032ac:	cdef89ab 	.word	0xcdef89ab

080032b0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80032b4:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <HAL_FLASH_Lock+0x1c>)
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	4a04      	ldr	r2, [pc, #16]	@ (80032cc <HAL_FLASH_Lock+0x1c>)
 80032ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032be:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	40023c00 	.word	0x40023c00

080032d0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80032dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003348 <FLASH_WaitForLastOperation+0x78>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80032e2:	f7ff fd5d 	bl	8002da0 <HAL_GetTick>
 80032e6:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80032e8:	e010      	b.n	800330c <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f0:	d00c      	beq.n	800330c <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d007      	beq.n	8003308 <FLASH_WaitForLastOperation+0x38>
 80032f8:	f7ff fd52 	bl	8002da0 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	d201      	bcs.n	800330c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e019      	b.n	8003340 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 800330c:	4b0f      	ldr	r3, [pc, #60]	@ (800334c <FLASH_WaitForLastOperation+0x7c>)
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1e8      	bne.n	80032ea <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003318:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <FLASH_WaitForLastOperation+0x7c>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d002      	beq.n	800332a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003324:	4b09      	ldr	r3, [pc, #36]	@ (800334c <FLASH_WaitForLastOperation+0x7c>)
 8003326:	2201      	movs	r2, #1
 8003328:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800332a:	4b08      	ldr	r3, [pc, #32]	@ (800334c <FLASH_WaitForLastOperation+0x7c>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003336:	f000 f911 	bl	800355c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800333e:	2300      	movs	r3, #0

}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	20000020 	.word	0x20000020
 800334c:	40023c00 	.word	0x40023c00

08003350 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003362:	d303      	bcc.n	800336c <FLASH_Program_DoubleWord+0x1c>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4a1c      	ldr	r2, [pc, #112]	@ (80033d8 <FLASH_Program_DoubleWord+0x88>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d90c      	bls.n	8003386 <FLASH_Program_DoubleWord+0x36>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4a1b      	ldr	r2, [pc, #108]	@ (80033dc <FLASH_Program_DoubleWord+0x8c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d903      	bls.n	800337c <FLASH_Program_DoubleWord+0x2c>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a1a      	ldr	r2, [pc, #104]	@ (80033e0 <FLASH_Program_DoubleWord+0x90>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d904      	bls.n	8003386 <FLASH_Program_DoubleWord+0x36>
 800337c:	f240 2166 	movw	r1, #614	@ 0x266
 8003380:	4818      	ldr	r0, [pc, #96]	@ (80033e4 <FLASH_Program_DoubleWord+0x94>)
 8003382:	f7fe ff75 	bl	8002270 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003386:	4b18      	ldr	r3, [pc, #96]	@ (80033e8 <FLASH_Program_DoubleWord+0x98>)
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	4a17      	ldr	r2, [pc, #92]	@ (80033e8 <FLASH_Program_DoubleWord+0x98>)
 800338c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003390:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003392:	4b15      	ldr	r3, [pc, #84]	@ (80033e8 <FLASH_Program_DoubleWord+0x98>)
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	4a14      	ldr	r2, [pc, #80]	@ (80033e8 <FLASH_Program_DoubleWord+0x98>)
 8003398:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800339c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800339e:	4b12      	ldr	r3, [pc, #72]	@ (80033e8 <FLASH_Program_DoubleWord+0x98>)
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	4a11      	ldr	r2, [pc, #68]	@ (80033e8 <FLASH_Program_DoubleWord+0x98>)
 80033a4:	f043 0301 	orr.w	r3, r3, #1
 80033a8:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80033b0:	f3bf 8f6f 	isb	sy
}
 80033b4:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80033b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	000a      	movs	r2, r1
 80033c4:	2300      	movs	r3, #0
 80033c6:	68f9      	ldr	r1, [r7, #12]
 80033c8:	3104      	adds	r1, #4
 80033ca:	4613      	mov	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]
}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	0807ffff 	.word	0x0807ffff
 80033dc:	1fff77ff 	.word	0x1fff77ff
 80033e0:	1fff7a0f 	.word	0x1fff7a0f
 80033e4:	08007950 	.word	0x08007950
 80033e8:	40023c00 	.word	0x40023c00

080033ec <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033fc:	d303      	bcc.n	8003406 <FLASH_Program_Word+0x1a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a14      	ldr	r2, [pc, #80]	@ (8003454 <FLASH_Program_Word+0x68>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d90c      	bls.n	8003420 <FLASH_Program_Word+0x34>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a13      	ldr	r2, [pc, #76]	@ (8003458 <FLASH_Program_Word+0x6c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d903      	bls.n	8003416 <FLASH_Program_Word+0x2a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a12      	ldr	r2, [pc, #72]	@ (800345c <FLASH_Program_Word+0x70>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d904      	bls.n	8003420 <FLASH_Program_Word+0x34>
 8003416:	f44f 7122 	mov.w	r1, #648	@ 0x288
 800341a:	4811      	ldr	r0, [pc, #68]	@ (8003460 <FLASH_Program_Word+0x74>)
 800341c:	f7fe ff28 	bl	8002270 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003420:	4b10      	ldr	r3, [pc, #64]	@ (8003464 <FLASH_Program_Word+0x78>)
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	4a0f      	ldr	r2, [pc, #60]	@ (8003464 <FLASH_Program_Word+0x78>)
 8003426:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800342a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800342c:	4b0d      	ldr	r3, [pc, #52]	@ (8003464 <FLASH_Program_Word+0x78>)
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	4a0c      	ldr	r2, [pc, #48]	@ (8003464 <FLASH_Program_Word+0x78>)
 8003432:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003436:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003438:	4b0a      	ldr	r3, [pc, #40]	@ (8003464 <FLASH_Program_Word+0x78>)
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	4a09      	ldr	r2, [pc, #36]	@ (8003464 <FLASH_Program_Word+0x78>)
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	601a      	str	r2, [r3, #0]
}
 800344a:	bf00      	nop
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	0807ffff 	.word	0x0807ffff
 8003458:	1fff77ff 	.word	0x1fff77ff
 800345c:	1fff7a0f 	.word	0x1fff7a0f
 8003460:	08007950 	.word	0x08007950
 8003464:	40023c00 	.word	0x40023c00

08003468 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800347a:	d303      	bcc.n	8003484 <FLASH_Program_HalfWord+0x1c>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a14      	ldr	r2, [pc, #80]	@ (80034d0 <FLASH_Program_HalfWord+0x68>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d90c      	bls.n	800349e <FLASH_Program_HalfWord+0x36>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a13      	ldr	r2, [pc, #76]	@ (80034d4 <FLASH_Program_HalfWord+0x6c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d903      	bls.n	8003494 <FLASH_Program_HalfWord+0x2c>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a12      	ldr	r2, [pc, #72]	@ (80034d8 <FLASH_Program_HalfWord+0x70>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d904      	bls.n	800349e <FLASH_Program_HalfWord+0x36>
 8003494:	f240 21a1 	movw	r1, #673	@ 0x2a1
 8003498:	4810      	ldr	r0, [pc, #64]	@ (80034dc <FLASH_Program_HalfWord+0x74>)
 800349a:	f7fe fee9 	bl	8002270 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800349e:	4b10      	ldr	r3, [pc, #64]	@ (80034e0 <FLASH_Program_HalfWord+0x78>)
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	4a0f      	ldr	r2, [pc, #60]	@ (80034e0 <FLASH_Program_HalfWord+0x78>)
 80034a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <FLASH_Program_HalfWord+0x78>)
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	4a0c      	ldr	r2, [pc, #48]	@ (80034e0 <FLASH_Program_HalfWord+0x78>)
 80034b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80034b6:	4b0a      	ldr	r3, [pc, #40]	@ (80034e0 <FLASH_Program_HalfWord+0x78>)
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	4a09      	ldr	r2, [pc, #36]	@ (80034e0 <FLASH_Program_HalfWord+0x78>)
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	887a      	ldrh	r2, [r7, #2]
 80034c6:	801a      	strh	r2, [r3, #0]
}
 80034c8:	bf00      	nop
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	0807ffff 	.word	0x0807ffff
 80034d4:	1fff77ff 	.word	0x1fff77ff
 80034d8:	1fff7a0f 	.word	0x1fff7a0f
 80034dc:	08007950 	.word	0x08007950
 80034e0:	40023c00 	.word	0x40023c00

080034e4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034f6:	d303      	bcc.n	8003500 <FLASH_Program_Byte+0x1c>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a13      	ldr	r2, [pc, #76]	@ (8003548 <FLASH_Program_Byte+0x64>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d90c      	bls.n	800351a <FLASH_Program_Byte+0x36>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a12      	ldr	r2, [pc, #72]	@ (800354c <FLASH_Program_Byte+0x68>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d903      	bls.n	8003510 <FLASH_Program_Byte+0x2c>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a11      	ldr	r2, [pc, #68]	@ (8003550 <FLASH_Program_Byte+0x6c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d904      	bls.n	800351a <FLASH_Program_Byte+0x36>
 8003510:	f240 21ba 	movw	r1, #698	@ 0x2ba
 8003514:	480f      	ldr	r0, [pc, #60]	@ (8003554 <FLASH_Program_Byte+0x70>)
 8003516:	f7fe feab 	bl	8002270 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800351a:	4b0f      	ldr	r3, [pc, #60]	@ (8003558 <FLASH_Program_Byte+0x74>)
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	4a0e      	ldr	r2, [pc, #56]	@ (8003558 <FLASH_Program_Byte+0x74>)
 8003520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003524:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003526:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <FLASH_Program_Byte+0x74>)
 8003528:	4a0b      	ldr	r2, [pc, #44]	@ (8003558 <FLASH_Program_Byte+0x74>)
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800352e:	4b0a      	ldr	r3, [pc, #40]	@ (8003558 <FLASH_Program_Byte+0x74>)
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	4a09      	ldr	r2, [pc, #36]	@ (8003558 <FLASH_Program_Byte+0x74>)
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	701a      	strb	r2, [r3, #0]
}
 8003540:	bf00      	nop
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	0807ffff 	.word	0x0807ffff
 800354c:	1fff77ff 	.word	0x1fff77ff
 8003550:	1fff7a0f 	.word	0x1fff7a0f
 8003554:	08007950 	.word	0x08007950
 8003558:	40023c00 	.word	0x40023c00

0800355c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800355c:	b480      	push	{r7}
 800355e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003560:	4b2f      	ldr	r3, [pc, #188]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b00      	cmp	r3, #0
 800356a:	d008      	beq.n	800357e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800356c:	4b2d      	ldr	r3, [pc, #180]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	f043 0310 	orr.w	r3, r3, #16
 8003574:	4a2b      	ldr	r2, [pc, #172]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 8003576:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003578:	4b29      	ldr	r3, [pc, #164]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 800357a:	2210      	movs	r2, #16
 800357c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800357e:	4b28      	ldr	r3, [pc, #160]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0320 	and.w	r3, r3, #32
 8003586:	2b00      	cmp	r3, #0
 8003588:	d008      	beq.n	800359c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800358a:	4b26      	ldr	r3, [pc, #152]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	f043 0308 	orr.w	r3, r3, #8
 8003592:	4a24      	ldr	r2, [pc, #144]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 8003594:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003596:	4b22      	ldr	r3, [pc, #136]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 8003598:	2220      	movs	r2, #32
 800359a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800359c:	4b20      	ldr	r3, [pc, #128]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80035a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	f043 0304 	orr.w	r3, r3, #4
 80035b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 80035b2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80035b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 80035b6:	2240      	movs	r2, #64	@ 0x40
 80035b8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80035ba:	4b19      	ldr	r3, [pc, #100]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80035c6:	4b17      	ldr	r3, [pc, #92]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	f043 0302 	orr.w	r3, r3, #2
 80035ce:	4a15      	ldr	r2, [pc, #84]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 80035d0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80035d2:	4b13      	ldr	r3, [pc, #76]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 80035d4:	2280      	movs	r2, #128	@ 0x80
 80035d6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80035d8:	4b11      	ldr	r3, [pc, #68]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d009      	beq.n	80035f8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80035e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	f043 0301 	orr.w	r3, r3, #1
 80035ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 80035ee:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80035f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 80035f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035f6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80035f8:	4b09      	ldr	r3, [pc, #36]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003604:	4b07      	ldr	r3, [pc, #28]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 8003606:	69db      	ldr	r3, [r3, #28]
 8003608:	f043 0320 	orr.w	r3, r3, #32
 800360c:	4a05      	ldr	r2, [pc, #20]	@ (8003624 <FLASH_SetErrorCode+0xc8>)
 800360e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003610:	4b03      	ldr	r3, [pc, #12]	@ (8003620 <FLASH_SetErrorCode+0xc4>)
 8003612:	2202      	movs	r2, #2
 8003614:	60da      	str	r2, [r3, #12]
  }
}
 8003616:	bf00      	nop
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	40023c00 	.word	0x40023c00
 8003624:	20000020 	.word	0x20000020

08003628 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003636:	4b40      	ldr	r3, [pc, #256]	@ (8003738 <HAL_FLASHEx_Erase+0x110>)
 8003638:	7e1b      	ldrb	r3, [r3, #24]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d101      	bne.n	8003642 <HAL_FLASHEx_Erase+0x1a>
 800363e:	2302      	movs	r3, #2
 8003640:	e076      	b.n	8003730 <HAL_FLASHEx_Erase+0x108>
 8003642:	4b3d      	ldr	r3, [pc, #244]	@ (8003738 <HAL_FLASHEx_Erase+0x110>)
 8003644:	2201      	movs	r2, #1
 8003646:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d007      	beq.n	8003660 <HAL_FLASHEx_Erase+0x38>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d003      	beq.n	8003660 <HAL_FLASHEx_Erase+0x38>
 8003658:	21a9      	movs	r1, #169	@ 0xa9
 800365a:	4838      	ldr	r0, [pc, #224]	@ (800373c <HAL_FLASHEx_Erase+0x114>)
 800365c:	f7fe fe08 	bl	8002270 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003660:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003664:	f7ff fe34 	bl	80032d0 <FLASH_WaitForLastOperation>
 8003668:	4603      	mov	r3, r0
 800366a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800366c:	7bfb      	ldrb	r3, [r7, #15]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d15a      	bne.n	8003728 <HAL_FLASHEx_Erase+0x100>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	f04f 32ff 	mov.w	r2, #4294967295
 8003678:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d115      	bne.n	80036ae <HAL_FLASHEx_Erase+0x86>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	4619      	mov	r1, r3
 800368e:	4610      	mov	r0, r2
 8003690:	f000 f858 	bl	8003744 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003694:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003698:	f7ff fe1a 	bl	80032d0 <FLASH_WaitForLastOperation>
 800369c:	4603      	mov	r3, r0
 800369e:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80036a0:	4b27      	ldr	r3, [pc, #156]	@ (8003740 <HAL_FLASHEx_Erase+0x118>)
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	4a26      	ldr	r2, [pc, #152]	@ (8003740 <HAL_FLASHEx_Erase+0x118>)
 80036a6:	f023 0304 	bic.w	r3, r3, #4
 80036aa:	6113      	str	r3, [r2, #16]
 80036ac:	e03a      	b.n	8003724 <HAL_FLASHEx_Erase+0xfc>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	4413      	add	r3, r2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d006      	beq.n	80036ca <HAL_FLASHEx_Erase+0xa2>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	4413      	add	r3, r2
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d903      	bls.n	80036d2 <HAL_FLASHEx_Erase+0xaa>
 80036ca:	21c1      	movs	r1, #193	@ 0xc1
 80036cc:	481b      	ldr	r0, [pc, #108]	@ (800373c <HAL_FLASHEx_Erase+0x114>)
 80036ce:	f7fe fdcf 	bl	8002270 <assert_failed>

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	e01c      	b.n	8003714 <HAL_FLASHEx_Erase+0xec>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	4619      	mov	r1, r3
 80036e2:	68b8      	ldr	r0, [r7, #8]
 80036e4:	f000 f86a 	bl	80037bc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80036e8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80036ec:	f7ff fdf0 	bl	80032d0 <FLASH_WaitForLastOperation>
 80036f0:	4603      	mov	r3, r0
 80036f2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80036f4:	4b12      	ldr	r3, [pc, #72]	@ (8003740 <HAL_FLASHEx_Erase+0x118>)
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	4a11      	ldr	r2, [pc, #68]	@ (8003740 <HAL_FLASHEx_Erase+0x118>)
 80036fa:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80036fe:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_FLASHEx_Erase+0xe6>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	601a      	str	r2, [r3, #0]
          break;
 800370c:	e00a      	b.n	8003724 <HAL_FLASHEx_Erase+0xfc>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	3301      	adds	r3, #1
 8003712:	60bb      	str	r3, [r7, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68da      	ldr	r2, [r3, #12]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	4413      	add	r3, r2
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	429a      	cmp	r2, r3
 8003722:	d3da      	bcc.n	80036da <HAL_FLASHEx_Erase+0xb2>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003724:	f000 f8c0 	bl	80038a8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003728:	4b03      	ldr	r3, [pc, #12]	@ (8003738 <HAL_FLASHEx_Erase+0x110>)
 800372a:	2200      	movs	r2, #0
 800372c:	761a      	strb	r2, [r3, #24]

  return status;
 800372e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000020 	.word	0x20000020
 800373c:	0800798c 	.word	0x0800798c
 8003740:	40023c00 	.word	0x40023c00

08003744 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	6039      	str	r1, [r7, #0]
 800374e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8003750:	79fb      	ldrb	r3, [r7, #7]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00d      	beq.n	8003772 <FLASH_MassErase+0x2e>
 8003756:	79fb      	ldrb	r3, [r7, #7]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d00a      	beq.n	8003772 <FLASH_MassErase+0x2e>
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d007      	beq.n	8003772 <FLASH_MassErase+0x2e>
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	2b03      	cmp	r3, #3
 8003766:	d004      	beq.n	8003772 <FLASH_MassErase+0x2e>
 8003768:	f240 31b7 	movw	r1, #951	@ 0x3b7
 800376c:	4811      	ldr	r0, [pc, #68]	@ (80037b4 <FLASH_MassErase+0x70>)
 800376e:	f7fe fd7f 	bl	8002270 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d004      	beq.n	8003782 <FLASH_MassErase+0x3e>
 8003778:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
 800377c:	480d      	ldr	r0, [pc, #52]	@ (80037b4 <FLASH_MassErase+0x70>)
 800377e:	f7fe fd77 	bl	8002270 <assert_failed>

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <FLASH_MassErase+0x74>)
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	4a0c      	ldr	r2, [pc, #48]	@ (80037b8 <FLASH_MassErase+0x74>)
 8003788:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800378c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800378e:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <FLASH_MassErase+0x74>)
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	4a09      	ldr	r2, [pc, #36]	@ (80037b8 <FLASH_MassErase+0x74>)
 8003794:	f043 0304 	orr.w	r3, r3, #4
 8003798:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800379a:	4b07      	ldr	r3, [pc, #28]	@ (80037b8 <FLASH_MassErase+0x74>)
 800379c:	691a      	ldr	r2, [r3, #16]
 800379e:	79fb      	ldrb	r3, [r7, #7]
 80037a0:	021b      	lsls	r3, r3, #8
 80037a2:	4313      	orrs	r3, r2
 80037a4:	4a04      	ldr	r2, [pc, #16]	@ (80037b8 <FLASH_MassErase+0x74>)
 80037a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037aa:	6113      	str	r3, [r2, #16]
}
 80037ac:	bf00      	nop
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	0800798c 	.word	0x0800798c
 80037b8:	40023c00 	.word	0x40023c00

080037bc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d019      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d016      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d013      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d010      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d00d      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b05      	cmp	r3, #5
 80037ee:	d00a      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b06      	cmp	r3, #6
 80037f4:	d007      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b07      	cmp	r3, #7
 80037fa:	d004      	beq.n	8003806 <FLASH_Erase_Sector+0x4a>
 80037fc:	f240 31d6 	movw	r1, #982	@ 0x3d6
 8003800:	4827      	ldr	r0, [pc, #156]	@ (80038a0 <FLASH_Erase_Sector+0xe4>)
 8003802:	f7fe fd35 	bl	8002270 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8003806:	78fb      	ldrb	r3, [r7, #3]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00d      	beq.n	8003828 <FLASH_Erase_Sector+0x6c>
 800380c:	78fb      	ldrb	r3, [r7, #3]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d00a      	beq.n	8003828 <FLASH_Erase_Sector+0x6c>
 8003812:	78fb      	ldrb	r3, [r7, #3]
 8003814:	2b02      	cmp	r3, #2
 8003816:	d007      	beq.n	8003828 <FLASH_Erase_Sector+0x6c>
 8003818:	78fb      	ldrb	r3, [r7, #3]
 800381a:	2b03      	cmp	r3, #3
 800381c:	d004      	beq.n	8003828 <FLASH_Erase_Sector+0x6c>
 800381e:	f240 31d7 	movw	r1, #983	@ 0x3d7
 8003822:	481f      	ldr	r0, [pc, #124]	@ (80038a0 <FLASH_Erase_Sector+0xe4>)
 8003824:	f7fe fd24 	bl	8002270 <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003828:	78fb      	ldrb	r3, [r7, #3]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d102      	bne.n	8003834 <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800382e:	2300      	movs	r3, #0
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	e010      	b.n	8003856 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003834:	78fb      	ldrb	r3, [r7, #3]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d103      	bne.n	8003842 <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800383a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	e009      	b.n	8003856 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003842:	78fb      	ldrb	r3, [r7, #3]
 8003844:	2b02      	cmp	r3, #2
 8003846:	d103      	bne.n	8003850 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003848:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	e002      	b.n	8003856 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003850:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003854:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003856:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	4a12      	ldr	r2, [pc, #72]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 800385c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003860:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003862:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003864:	691a      	ldr	r2, [r3, #16]
 8003866:	490f      	ldr	r1, [pc, #60]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4313      	orrs	r3, r2
 800386c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800386e:	4b0d      	ldr	r3, [pc, #52]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	4a0c      	ldr	r2, [pc, #48]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003874:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003878:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800387a:	4b0a      	ldr	r3, [pc, #40]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4313      	orrs	r3, r2
 8003884:	4a07      	ldr	r2, [pc, #28]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003886:	f043 0302 	orr.w	r3, r3, #2
 800388a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800388c:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	4a04      	ldr	r2, [pc, #16]	@ (80038a4 <FLASH_Erase_Sector+0xe8>)
 8003892:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003896:	6113      	str	r3, [r2, #16]
}
 8003898:	bf00      	nop
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	0800798c 	.word	0x0800798c
 80038a4:	40023c00 	.word	0x40023c00

080038a8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80038ac:	4b20      	ldr	r3, [pc, #128]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d017      	beq.n	80038e8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80038b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038be:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038c2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80038c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a19      	ldr	r2, [pc, #100]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80038ce:	6013      	str	r3, [r2, #0]
 80038d0:	4b17      	ldr	r3, [pc, #92]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a16      	ldr	r2, [pc, #88]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80038da:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038dc:	4b14      	ldr	r3, [pc, #80]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a13      	ldr	r2, [pc, #76]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038e6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80038e8:	4b11      	ldr	r3, [pc, #68]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d017      	beq.n	8003924 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80038f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003930 <FLASH_FlushCaches+0x88>)
 80038fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80038fe:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003900:	4b0b      	ldr	r3, [pc, #44]	@ (8003930 <FLASH_FlushCaches+0x88>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a0a      	ldr	r2, [pc, #40]	@ (8003930 <FLASH_FlushCaches+0x88>)
 8003906:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	4b08      	ldr	r3, [pc, #32]	@ (8003930 <FLASH_FlushCaches+0x88>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a07      	ldr	r2, [pc, #28]	@ (8003930 <FLASH_FlushCaches+0x88>)
 8003912:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003916:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003918:	4b05      	ldr	r3, [pc, #20]	@ (8003930 <FLASH_FlushCaches+0x88>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a04      	ldr	r2, [pc, #16]	@ (8003930 <FLASH_FlushCaches+0x88>)
 800391e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003922:	6013      	str	r3, [r2, #0]
  }
}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40023c00 	.word	0x40023c00

08003934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003942:	2300      	movs	r3, #0
 8003944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a32      	ldr	r2, [pc, #200]	@ (8003a18 <HAL_GPIO_Init+0xe4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d017      	beq.n	8003982 <HAL_GPIO_Init+0x4e>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a31      	ldr	r2, [pc, #196]	@ (8003a1c <HAL_GPIO_Init+0xe8>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d013      	beq.n	8003982 <HAL_GPIO_Init+0x4e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a30      	ldr	r2, [pc, #192]	@ (8003a20 <HAL_GPIO_Init+0xec>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00f      	beq.n	8003982 <HAL_GPIO_Init+0x4e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a2f      	ldr	r2, [pc, #188]	@ (8003a24 <HAL_GPIO_Init+0xf0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00b      	beq.n	8003982 <HAL_GPIO_Init+0x4e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a2e      	ldr	r2, [pc, #184]	@ (8003a28 <HAL_GPIO_Init+0xf4>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d007      	beq.n	8003982 <HAL_GPIO_Init+0x4e>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a2d      	ldr	r2, [pc, #180]	@ (8003a2c <HAL_GPIO_Init+0xf8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d003      	beq.n	8003982 <HAL_GPIO_Init+0x4e>
 800397a:	21ac      	movs	r1, #172	@ 0xac
 800397c:	482c      	ldr	r0, [pc, #176]	@ (8003a30 <HAL_GPIO_Init+0xfc>)
 800397e:	f7fe fc77 	bl	8002270 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	b29b      	uxth	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d004      	beq.n	8003996 <HAL_GPIO_Init+0x62>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003994:	d303      	bcc.n	800399e <HAL_GPIO_Init+0x6a>
 8003996:	21ad      	movs	r1, #173	@ 0xad
 8003998:	4825      	ldr	r0, [pc, #148]	@ (8003a30 <HAL_GPIO_Init+0xfc>)
 800399a:	f7fe fc69 	bl	8002270 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d035      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d031      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b11      	cmp	r3, #17
 80039b4:	d02d      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d029      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b12      	cmp	r3, #18
 80039c4:	d025      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80039ce:	d020      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80039d8:	d01b      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80039e2:	d016      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80039ec:	d011      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80039f6:	d00c      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8003a00:	d007      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b03      	cmp	r3, #3
 8003a08:	d003      	beq.n	8003a12 <HAL_GPIO_Init+0xde>
 8003a0a:	21ae      	movs	r1, #174	@ 0xae
 8003a0c:	4808      	ldr	r0, [pc, #32]	@ (8003a30 <HAL_GPIO_Init+0xfc>)
 8003a0e:	f7fe fc2f 	bl	8002270 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a12:	2300      	movs	r3, #0
 8003a14:	61fb      	str	r3, [r7, #28]
 8003a16:	e205      	b.n	8003e24 <HAL_GPIO_Init+0x4f0>
 8003a18:	40020000 	.word	0x40020000
 8003a1c:	40020400 	.word	0x40020400
 8003a20:	40020800 	.word	0x40020800
 8003a24:	40020c00 	.word	0x40020c00
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	40021c00 	.word	0x40021c00
 8003a30:	080079cc 	.word	0x080079cc
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a34:	2201      	movs	r2, #1
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	f040 81e6 	bne.w	8003e1e <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d005      	beq.n	8003a6a <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d144      	bne.n	8003af4 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00f      	beq.n	8003a92 <HAL_GPIO_Init+0x15e>
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d00b      	beq.n	8003a92 <HAL_GPIO_Init+0x15e>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d007      	beq.n	8003a92 <HAL_GPIO_Init+0x15e>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d003      	beq.n	8003a92 <HAL_GPIO_Init+0x15e>
 8003a8a:	21c0      	movs	r1, #192	@ 0xc0
 8003a8c:	4894      	ldr	r0, [pc, #592]	@ (8003ce0 <HAL_GPIO_Init+0x3ac>)
 8003a8e:	f7fe fbef 	bl	8002270 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	2203      	movs	r2, #3
 8003a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	68da      	ldr	r2, [r3, #12]
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ac8:	2201      	movs	r2, #1
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	091b      	lsrs	r3, r3, #4
 8003ade:	f003 0201 	and.w	r2, r3, #1
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	2b03      	cmp	r3, #3
 8003afe:	d027      	beq.n	8003b50 <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00b      	beq.n	8003b20 <HAL_GPIO_Init+0x1ec>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d007      	beq.n	8003b20 <HAL_GPIO_Init+0x1ec>
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d003      	beq.n	8003b20 <HAL_GPIO_Init+0x1ec>
 8003b18:	21d1      	movs	r1, #209	@ 0xd1
 8003b1a:	4871      	ldr	r0, [pc, #452]	@ (8003ce0 <HAL_GPIO_Init+0x3ac>)
 8003b1c:	f7fe fba8 	bl	8002270 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	f040 8098 	bne.w	8003c8e <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d06f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	2b0c      	cmp	r3, #12
 8003b6c:	d06b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d067      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d063      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d05f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d05b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d057      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d053      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d04f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d04b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d047      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	d043      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d03f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	2b03      	cmp	r3, #3
 8003bcc:	d03b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d037      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d033      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	2b04      	cmp	r3, #4
 8003be4:	d02f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	691b      	ldr	r3, [r3, #16]
 8003bea:	2b05      	cmp	r3, #5
 8003bec:	d02b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	2b05      	cmp	r3, #5
 8003bf4:	d027      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	2b05      	cmp	r3, #5
 8003bfc:	d023      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	2b06      	cmp	r3, #6
 8003c04:	d01f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	2b07      	cmp	r3, #7
 8003c0c:	d01b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	2b07      	cmp	r3, #7
 8003c14:	d017      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	2b08      	cmp	r3, #8
 8003c1c:	d013      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	2b09      	cmp	r3, #9
 8003c24:	d00f      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	2b09      	cmp	r3, #9
 8003c2c:	d00b      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	2b0a      	cmp	r3, #10
 8003c34:	d007      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	2b0f      	cmp	r3, #15
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x312>
 8003c3e:	21de      	movs	r1, #222	@ 0xde
 8003c40:	4827      	ldr	r0, [pc, #156]	@ (8003ce0 <HAL_GPIO_Init+0x3ac>)
 8003c42:	f7fe fb15 	bl	8002270 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	08da      	lsrs	r2, r3, #3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	3208      	adds	r2, #8
 8003c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	220f      	movs	r2, #15
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	43db      	mvns	r3, r3
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	4013      	ands	r3, r2
 8003c68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	691a      	ldr	r2, [r3, #16]
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	08da      	lsrs	r2, r3, #3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	3208      	adds	r2, #8
 8003c88:	69b9      	ldr	r1, [r7, #24]
 8003c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	2203      	movs	r2, #3
 8003c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f003 0203 	and.w	r2, r3, #3
 8003cae:	69fb      	ldr	r3, [r7, #28]
 8003cb0:	005b      	lsls	r3, r3, #1
 8003cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80a7 	beq.w	8003e1e <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	4b03      	ldr	r3, [pc, #12]	@ (8003ce4 <HAL_GPIO_Init+0x3b0>)
 8003cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd8:	4a02      	ldr	r2, [pc, #8]	@ (8003ce4 <HAL_GPIO_Init+0x3b0>)
 8003cda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cde:	e003      	b.n	8003ce8 <HAL_GPIO_Init+0x3b4>
 8003ce0:	080079cc 	.word	0x080079cc
 8003ce4:	40023800 	.word	0x40023800
 8003ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cea:	4b53      	ldr	r3, [pc, #332]	@ (8003e38 <HAL_GPIO_Init+0x504>)
 8003cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cf2:	60fb      	str	r3, [r7, #12]
 8003cf4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cf6:	4a51      	ldr	r2, [pc, #324]	@ (8003e3c <HAL_GPIO_Init+0x508>)
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	089b      	lsrs	r3, r3, #2
 8003cfc:	3302      	adds	r3, #2
 8003cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f003 0303 	and.w	r3, r3, #3
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	220f      	movs	r2, #15
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	43db      	mvns	r3, r3
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	4013      	ands	r3, r2
 8003d18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a48      	ldr	r2, [pc, #288]	@ (8003e40 <HAL_GPIO_Init+0x50c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d019      	beq.n	8003d56 <HAL_GPIO_Init+0x422>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a47      	ldr	r2, [pc, #284]	@ (8003e44 <HAL_GPIO_Init+0x510>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d013      	beq.n	8003d52 <HAL_GPIO_Init+0x41e>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a46      	ldr	r2, [pc, #280]	@ (8003e48 <HAL_GPIO_Init+0x514>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00d      	beq.n	8003d4e <HAL_GPIO_Init+0x41a>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a45      	ldr	r2, [pc, #276]	@ (8003e4c <HAL_GPIO_Init+0x518>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d007      	beq.n	8003d4a <HAL_GPIO_Init+0x416>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a44      	ldr	r2, [pc, #272]	@ (8003e50 <HAL_GPIO_Init+0x51c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d101      	bne.n	8003d46 <HAL_GPIO_Init+0x412>
 8003d42:	2304      	movs	r3, #4
 8003d44:	e008      	b.n	8003d58 <HAL_GPIO_Init+0x424>
 8003d46:	2307      	movs	r3, #7
 8003d48:	e006      	b.n	8003d58 <HAL_GPIO_Init+0x424>
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e004      	b.n	8003d58 <HAL_GPIO_Init+0x424>
 8003d4e:	2302      	movs	r3, #2
 8003d50:	e002      	b.n	8003d58 <HAL_GPIO_Init+0x424>
 8003d52:	2301      	movs	r3, #1
 8003d54:	e000      	b.n	8003d58 <HAL_GPIO_Init+0x424>
 8003d56:	2300      	movs	r3, #0
 8003d58:	69fa      	ldr	r2, [r7, #28]
 8003d5a:	f002 0203 	and.w	r2, r2, #3
 8003d5e:	0092      	lsls	r2, r2, #2
 8003d60:	4093      	lsls	r3, r2
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d68:	4934      	ldr	r1, [pc, #208]	@ (8003e3c <HAL_GPIO_Init+0x508>)
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	089b      	lsrs	r3, r3, #2
 8003d6e:	3302      	adds	r3, #2
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d76:	4b37      	ldr	r3, [pc, #220]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	43db      	mvns	r3, r3
 8003d80:	69ba      	ldr	r2, [r7, #24]
 8003d82:	4013      	ands	r3, r2
 8003d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 8003d92:	69ba      	ldr	r2, [r7, #24]
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d9a:	4a2e      	ldr	r2, [pc, #184]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003da0:	4b2c      	ldr	r3, [pc, #176]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	43db      	mvns	r3, r3
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	4013      	ands	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dc4:	4a23      	ldr	r2, [pc, #140]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dca:	4b22      	ldr	r3, [pc, #136]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dee:	4a19      	ldr	r2, [pc, #100]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003df4:	4b17      	ldr	r3, [pc, #92]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4013      	ands	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e18:	4a0e      	ldr	r2, [pc, #56]	@ (8003e54 <HAL_GPIO_Init+0x520>)
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	3301      	adds	r3, #1
 8003e22:	61fb      	str	r3, [r7, #28]
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	2b0f      	cmp	r3, #15
 8003e28:	f67f ae04 	bls.w	8003a34 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 8003e2c:	bf00      	nop
 8003e2e:	bf00      	nop
 8003e30:	3720      	adds	r7, #32
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	40023800 	.word	0x40023800
 8003e3c:	40013800 	.word	0x40013800
 8003e40:	40020000 	.word	0x40020000
 8003e44:	40020400 	.word	0x40020400
 8003e48:	40020800 	.word	0x40020800
 8003e4c:	40020c00 	.word	0x40020c00
 8003e50:	40021000 	.word	0x40021000
 8003e54:	40013c00 	.word	0x40013c00

08003e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	807b      	strh	r3, [r7, #2]
 8003e64:	4613      	mov	r3, r2
 8003e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003e68:	887b      	ldrh	r3, [r7, #2]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d104      	bne.n	8003e78 <HAL_GPIO_WritePin+0x20>
 8003e6e:	f240 119d 	movw	r1, #413	@ 0x19d
 8003e72:	480e      	ldr	r0, [pc, #56]	@ (8003eac <HAL_GPIO_WritePin+0x54>)
 8003e74:	f7fe f9fc 	bl	8002270 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003e78:	787b      	ldrb	r3, [r7, #1]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d007      	beq.n	8003e8e <HAL_GPIO_WritePin+0x36>
 8003e7e:	787b      	ldrb	r3, [r7, #1]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d004      	beq.n	8003e8e <HAL_GPIO_WritePin+0x36>
 8003e84:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8003e88:	4808      	ldr	r0, [pc, #32]	@ (8003eac <HAL_GPIO_WritePin+0x54>)
 8003e8a:	f7fe f9f1 	bl	8002270 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003e8e:	787b      	ldrb	r3, [r7, #1]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e94:	887a      	ldrh	r2, [r7, #2]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e9a:	e003      	b.n	8003ea4 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e9c:	887b      	ldrh	r3, [r7, #2]
 8003e9e:	041a      	lsls	r2, r3, #16
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	619a      	str	r2, [r3, #24]
}
 8003ea4:	bf00      	nop
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	080079cc 	.word	0x080079cc

08003eb0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e318      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b0f      	cmp	r3, #15
 8003ec8:	d903      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x22>
 8003eca:	21e6      	movs	r1, #230	@ 0xe6
 8003ecc:	4897      	ldr	r0, [pc, #604]	@ (800412c <HAL_RCC_OscConfig+0x27c>)
 8003ece:	f7fe f9cf 	bl	8002270 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 8088 	beq.w	8003ff0 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00d      	beq.n	8003f04 <HAL_RCC_OscConfig+0x54>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ef0:	d008      	beq.n	8003f04 <HAL_RCC_OscConfig+0x54>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003efa:	d003      	beq.n	8003f04 <HAL_RCC_OscConfig+0x54>
 8003efc:	21eb      	movs	r1, #235	@ 0xeb
 8003efe:	488b      	ldr	r0, [pc, #556]	@ (800412c <HAL_RCC_OscConfig+0x27c>)
 8003f00:	f7fe f9b6 	bl	8002270 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f04:	4b8a      	ldr	r3, [pc, #552]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 030c 	and.w	r3, r3, #12
 8003f0c:	2b04      	cmp	r3, #4
 8003f0e:	d00c      	beq.n	8003f2a <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f10:	4b87      	ldr	r3, [pc, #540]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f18:	2b08      	cmp	r3, #8
 8003f1a:	d112      	bne.n	8003f42 <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f1c:	4b84      	ldr	r3, [pc, #528]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f28:	d10b      	bne.n	8003f42 <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f2a:	4b81      	ldr	r3, [pc, #516]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d05b      	beq.n	8003fee <HAL_RCC_OscConfig+0x13e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d157      	bne.n	8003fee <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e2d8      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4a:	d106      	bne.n	8003f5a <HAL_RCC_OscConfig+0xaa>
 8003f4c:	4b78      	ldr	r3, [pc, #480]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a77      	ldr	r2, [pc, #476]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	e01d      	b.n	8003f96 <HAL_RCC_OscConfig+0xe6>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f62:	d10c      	bne.n	8003f7e <HAL_RCC_OscConfig+0xce>
 8003f64:	4b72      	ldr	r3, [pc, #456]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a71      	ldr	r2, [pc, #452]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f6e:	6013      	str	r3, [r2, #0]
 8003f70:	4b6f      	ldr	r3, [pc, #444]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a6e      	ldr	r2, [pc, #440]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f7a:	6013      	str	r3, [r2, #0]
 8003f7c:	e00b      	b.n	8003f96 <HAL_RCC_OscConfig+0xe6>
 8003f7e:	4b6c      	ldr	r3, [pc, #432]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a6b      	ldr	r2, [pc, #428]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	4b69      	ldr	r3, [pc, #420]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a68      	ldr	r2, [pc, #416]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003f90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f94:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d013      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9e:	f7fe feff 	bl	8002da0 <HAL_GetTick>
 8003fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa6:	f7fe fefb 	bl	8002da0 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b64      	cmp	r3, #100	@ 0x64
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e29d      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb8:	4b5d      	ldr	r3, [pc, #372]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d0f0      	beq.n	8003fa6 <HAL_RCC_OscConfig+0xf6>
 8003fc4:	e014      	b.n	8003ff0 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc6:	f7fe feeb 	bl	8002da0 <HAL_GetTick>
 8003fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fcc:	e008      	b.n	8003fe0 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fce:	f7fe fee7 	bl	8002da0 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b64      	cmp	r3, #100	@ 0x64
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e289      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe0:	4b53      	ldr	r3, [pc, #332]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1f0      	bne.n	8003fce <HAL_RCC_OscConfig+0x11e>
 8003fec:	e000      	b.n	8003ff0 <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fee:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d079      	beq.n	80040f0 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d008      	beq.n	8004016 <HAL_RCC_OscConfig+0x166>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d004      	beq.n	8004016 <HAL_RCC_OscConfig+0x166>
 800400c:	f240 111d 	movw	r1, #285	@ 0x11d
 8004010:	4846      	ldr	r0, [pc, #280]	@ (800412c <HAL_RCC_OscConfig+0x27c>)
 8004012:	f7fe f92d 	bl	8002270 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	2b1f      	cmp	r3, #31
 800401c:	d904      	bls.n	8004028 <HAL_RCC_OscConfig+0x178>
 800401e:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8004022:	4842      	ldr	r0, [pc, #264]	@ (800412c <HAL_RCC_OscConfig+0x27c>)
 8004024:	f7fe f924 	bl	8002270 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004028:	4b41      	ldr	r3, [pc, #260]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 030c 	and.w	r3, r3, #12
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00b      	beq.n	800404c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004034:	4b3e      	ldr	r3, [pc, #248]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800403c:	2b08      	cmp	r3, #8
 800403e:	d11c      	bne.n	800407a <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004040:	4b3b      	ldr	r3, [pc, #236]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d116      	bne.n	800407a <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800404c:	4b38      	ldr	r3, [pc, #224]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <HAL_RCC_OscConfig+0x1b4>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d001      	beq.n	8004064 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e247      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004064:	4b32      	ldr	r3, [pc, #200]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	691b      	ldr	r3, [r3, #16]
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	492f      	ldr	r1, [pc, #188]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 8004074:	4313      	orrs	r3, r2
 8004076:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004078:	e03a      	b.n	80040f0 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d020      	beq.n	80040c4 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004082:	4b2c      	ldr	r3, [pc, #176]	@ (8004134 <HAL_RCC_OscConfig+0x284>)
 8004084:	2201      	movs	r2, #1
 8004086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004088:	f7fe fe8a 	bl	8002da0 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004090:	f7fe fe86 	bl	8002da0 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e228      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a2:	4b23      	ldr	r3, [pc, #140]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d0f0      	beq.n	8004090 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ae:	4b20      	ldr	r3, [pc, #128]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	491c      	ldr	r1, [pc, #112]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]
 80040c2:	e015      	b.n	80040f0 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <HAL_RCC_OscConfig+0x284>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7fe fe69 	bl	8002da0 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040d2:	f7fe fe65 	bl	8002da0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e207      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040e4:	4b12      	ldr	r3, [pc, #72]	@ (8004130 <HAL_RCC_OscConfig+0x280>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d1f0      	bne.n	80040d2 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0308 	and.w	r3, r3, #8
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d045      	beq.n	8004188 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d008      	beq.n	8004116 <HAL_RCC_OscConfig+0x266>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d004      	beq.n	8004116 <HAL_RCC_OscConfig+0x266>
 800410c:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8004110:	4806      	ldr	r0, [pc, #24]	@ (800412c <HAL_RCC_OscConfig+0x27c>)
 8004112:	f7fe f8ad 	bl	8002270 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d01e      	beq.n	800415c <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <HAL_RCC_OscConfig+0x288>)
 8004120:	2201      	movs	r2, #1
 8004122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004124:	f7fe fe3c 	bl	8002da0 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800412a:	e010      	b.n	800414e <HAL_RCC_OscConfig+0x29e>
 800412c:	08007a08 	.word	0x08007a08
 8004130:	40023800 	.word	0x40023800
 8004134:	42470000 	.word	0x42470000
 8004138:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800413c:	f7fe fe30 	bl	8002da0 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e1d2      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414e:	4b5e      	ldr	r3, [pc, #376]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004150:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d0f0      	beq.n	800413c <HAL_RCC_OscConfig+0x28c>
 800415a:	e015      	b.n	8004188 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800415c:	4b5b      	ldr	r3, [pc, #364]	@ (80042cc <HAL_RCC_OscConfig+0x41c>)
 800415e:	2200      	movs	r2, #0
 8004160:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004162:	f7fe fe1d 	bl	8002da0 <HAL_GetTick>
 8004166:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800416a:	f7fe fe19 	bl	8002da0 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b02      	cmp	r3, #2
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e1bb      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800417c:	4b52      	ldr	r3, [pc, #328]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 800417e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1f0      	bne.n	800416a <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 80b0 	beq.w	80042f6 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004196:	2300      	movs	r3, #0
 8004198:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00c      	beq.n	80041bc <HAL_RCC_OscConfig+0x30c>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d008      	beq.n	80041bc <HAL_RCC_OscConfig+0x30c>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	2b05      	cmp	r3, #5
 80041b0:	d004      	beq.n	80041bc <HAL_RCC_OscConfig+0x30c>
 80041b2:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 80041b6:	4846      	ldr	r0, [pc, #280]	@ (80042d0 <HAL_RCC_OscConfig+0x420>)
 80041b8:	f7fe f85a 	bl	8002270 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041bc:	4b42      	ldr	r3, [pc, #264]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 80041be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10f      	bne.n	80041e8 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041c8:	2300      	movs	r3, #0
 80041ca:	60bb      	str	r3, [r7, #8]
 80041cc:	4b3e      	ldr	r3, [pc, #248]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 80041ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d0:	4a3d      	ldr	r2, [pc, #244]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 80041d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80041d8:	4b3b      	ldr	r3, [pc, #236]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 80041da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e0:	60bb      	str	r3, [r7, #8]
 80041e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e4:	2301      	movs	r3, #1
 80041e6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e8:	4b3a      	ldr	r3, [pc, #232]	@ (80042d4 <HAL_RCC_OscConfig+0x424>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d118      	bne.n	8004226 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f4:	4b37      	ldr	r3, [pc, #220]	@ (80042d4 <HAL_RCC_OscConfig+0x424>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a36      	ldr	r2, [pc, #216]	@ (80042d4 <HAL_RCC_OscConfig+0x424>)
 80041fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004200:	f7fe fdce 	bl	8002da0 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004208:	f7fe fdca 	bl	8002da0 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e16c      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421a:	4b2e      	ldr	r3, [pc, #184]	@ (80042d4 <HAL_RCC_OscConfig+0x424>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0f0      	beq.n	8004208 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d106      	bne.n	800423c <HAL_RCC_OscConfig+0x38c>
 800422e:	4b26      	ldr	r3, [pc, #152]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004232:	4a25      	ldr	r2, [pc, #148]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004234:	f043 0301 	orr.w	r3, r3, #1
 8004238:	6713      	str	r3, [r2, #112]	@ 0x70
 800423a:	e01c      	b.n	8004276 <HAL_RCC_OscConfig+0x3c6>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b05      	cmp	r3, #5
 8004242:	d10c      	bne.n	800425e <HAL_RCC_OscConfig+0x3ae>
 8004244:	4b20      	ldr	r3, [pc, #128]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004248:	4a1f      	ldr	r2, [pc, #124]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 800424a:	f043 0304 	orr.w	r3, r3, #4
 800424e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004250:	4b1d      	ldr	r3, [pc, #116]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004254:	4a1c      	ldr	r2, [pc, #112]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004256:	f043 0301 	orr.w	r3, r3, #1
 800425a:	6713      	str	r3, [r2, #112]	@ 0x70
 800425c:	e00b      	b.n	8004276 <HAL_RCC_OscConfig+0x3c6>
 800425e:	4b1a      	ldr	r3, [pc, #104]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004262:	4a19      	ldr	r2, [pc, #100]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004264:	f023 0301 	bic.w	r3, r3, #1
 8004268:	6713      	str	r3, [r2, #112]	@ 0x70
 800426a:	4b17      	ldr	r3, [pc, #92]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426e:	4a16      	ldr	r2, [pc, #88]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 8004270:	f023 0304 	bic.w	r3, r3, #4
 8004274:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d015      	beq.n	80042aa <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427e:	f7fe fd8f 	bl	8002da0 <HAL_GetTick>
 8004282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004284:	e00a      	b.n	800429c <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004286:	f7fe fd8b 	bl	8002da0 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004294:	4293      	cmp	r3, r2
 8004296:	d901      	bls.n	800429c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e12b      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429c:	4b0a      	ldr	r3, [pc, #40]	@ (80042c8 <HAL_RCC_OscConfig+0x418>)
 800429e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d0ee      	beq.n	8004286 <HAL_RCC_OscConfig+0x3d6>
 80042a8:	e01c      	b.n	80042e4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042aa:	f7fe fd79 	bl	8002da0 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b0:	e012      	b.n	80042d8 <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b2:	f7fe fd75 	bl	8002da0 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d909      	bls.n	80042d8 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e115      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
 80042c8:	40023800 	.word	0x40023800
 80042cc:	42470e80 	.word	0x42470e80
 80042d0:	08007a08 	.word	0x08007a08
 80042d4:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d8:	4b88      	ldr	r3, [pc, #544]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 80042da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e6      	bne.n	80042b2 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042e4:	7dfb      	ldrb	r3, [r7, #23]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d105      	bne.n	80042f6 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ea:	4b84      	ldr	r3, [pc, #528]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	4a83      	ldr	r2, [pc, #524]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 80042f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042f4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00c      	beq.n	8004318 <HAL_RCC_OscConfig+0x468>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d008      	beq.n	8004318 <HAL_RCC_OscConfig+0x468>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d004      	beq.n	8004318 <HAL_RCC_OscConfig+0x468>
 800430e:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8004312:	487b      	ldr	r0, [pc, #492]	@ (8004500 <HAL_RCC_OscConfig+0x650>)
 8004314:	f7fd ffac 	bl	8002270 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 80e8 	beq.w	80044f2 <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004322:	4b76      	ldr	r3, [pc, #472]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
 800432a:	2b08      	cmp	r3, #8
 800432c:	f000 80a9 	beq.w	8004482 <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	2b02      	cmp	r3, #2
 8004336:	f040 808d 	bne.w	8004454 <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <HAL_RCC_OscConfig+0x4a6>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800434a:	d004      	beq.n	8004356 <HAL_RCC_OscConfig+0x4a6>
 800434c:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 8004350:	486b      	ldr	r0, [pc, #428]	@ (8004500 <HAL_RCC_OscConfig+0x650>)
 8004352:	f7fd ff8d 	bl	8002270 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d903      	bls.n	8004366 <HAL_RCC_OscConfig+0x4b6>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	2b3f      	cmp	r3, #63	@ 0x3f
 8004364:	d904      	bls.n	8004370 <HAL_RCC_OscConfig+0x4c0>
 8004366:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800436a:	4865      	ldr	r0, [pc, #404]	@ (8004500 <HAL_RCC_OscConfig+0x650>)
 800436c:	f7fd ff80 	bl	8002270 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	2b31      	cmp	r3, #49	@ 0x31
 8004376:	d904      	bls.n	8004382 <HAL_RCC_OscConfig+0x4d2>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8004380:	d904      	bls.n	800438c <HAL_RCC_OscConfig+0x4dc>
 8004382:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8004386:	485e      	ldr	r0, [pc, #376]	@ (8004500 <HAL_RCC_OscConfig+0x650>)
 8004388:	f7fd ff72 	bl	8002270 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004390:	2b02      	cmp	r3, #2
 8004392:	d010      	beq.n	80043b6 <HAL_RCC_OscConfig+0x506>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004398:	2b04      	cmp	r3, #4
 800439a:	d00c      	beq.n	80043b6 <HAL_RCC_OscConfig+0x506>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a0:	2b06      	cmp	r3, #6
 80043a2:	d008      	beq.n	80043b6 <HAL_RCC_OscConfig+0x506>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d004      	beq.n	80043b6 <HAL_RCC_OscConfig+0x506>
 80043ac:	f240 11d9 	movw	r1, #473	@ 0x1d9
 80043b0:	4853      	ldr	r0, [pc, #332]	@ (8004500 <HAL_RCC_OscConfig+0x650>)
 80043b2:	f7fd ff5d 	bl	8002270 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d903      	bls.n	80043c6 <HAL_RCC_OscConfig+0x516>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c2:	2b0f      	cmp	r3, #15
 80043c4:	d904      	bls.n	80043d0 <HAL_RCC_OscConfig+0x520>
 80043c6:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 80043ca:	484d      	ldr	r0, [pc, #308]	@ (8004500 <HAL_RCC_OscConfig+0x650>)
 80043cc:	f7fd ff50 	bl	8002270 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d0:	4b4c      	ldr	r3, [pc, #304]	@ (8004504 <HAL_RCC_OscConfig+0x654>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d6:	f7fe fce3 	bl	8002da0 <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043de:	f7fe fcdf 	bl	8002da0 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e081      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f0:	4b42      	ldr	r3, [pc, #264]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f0      	bne.n	80043de <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69da      	ldr	r2, [r3, #28]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	431a      	orrs	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440a:	019b      	lsls	r3, r3, #6
 800440c:	431a      	orrs	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004412:	085b      	lsrs	r3, r3, #1
 8004414:	3b01      	subs	r3, #1
 8004416:	041b      	lsls	r3, r3, #16
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441e:	061b      	lsls	r3, r3, #24
 8004420:	4936      	ldr	r1, [pc, #216]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 8004422:	4313      	orrs	r3, r2
 8004424:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004426:	4b37      	ldr	r3, [pc, #220]	@ (8004504 <HAL_RCC_OscConfig+0x654>)
 8004428:	2201      	movs	r2, #1
 800442a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442c:	f7fe fcb8 	bl	8002da0 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004434:	f7fe fcb4 	bl	8002da0 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e056      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004446:	4b2d      	ldr	r3, [pc, #180]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0f0      	beq.n	8004434 <HAL_RCC_OscConfig+0x584>
 8004452:	e04e      	b.n	80044f2 <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004454:	4b2b      	ldr	r3, [pc, #172]	@ (8004504 <HAL_RCC_OscConfig+0x654>)
 8004456:	2200      	movs	r2, #0
 8004458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445a:	f7fe fca1 	bl	8002da0 <HAL_GetTick>
 800445e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004460:	e008      	b.n	8004474 <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004462:	f7fe fc9d 	bl	8002da0 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e03f      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004474:	4b21      	ldr	r3, [pc, #132]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1f0      	bne.n	8004462 <HAL_RCC_OscConfig+0x5b2>
 8004480:	e037      	b.n	80044f2 <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d101      	bne.n	800448e <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e032      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800448e:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <HAL_RCC_OscConfig+0x64c>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d028      	beq.n	80044ee <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d121      	bne.n	80044ee <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d11a      	bne.n	80044ee <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044be:	4013      	ands	r3, r2
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044c4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d111      	bne.n	80044ee <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d4:	085b      	lsrs	r3, r3, #1
 80044d6:	3b01      	subs	r3, #1
 80044d8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044da:	429a      	cmp	r2, r3
 80044dc:	d107      	bne.n	80044ee <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d001      	beq.n	80044f2 <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	08007a08 	.word	0x08007a08
 8004504:	42470060 	.word	0x42470060

08004508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e174      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_RCC_ClockConfig+0x24>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2b0f      	cmp	r3, #15
 800452a:	d904      	bls.n	8004536 <HAL_RCC_ClockConfig+0x2e>
 800452c:	f240 215a 	movw	r1, #602	@ 0x25a
 8004530:	487b      	ldr	r0, [pc, #492]	@ (8004720 <HAL_RCC_ClockConfig+0x218>)
 8004532:	f7fd fe9d 	bl	8002270 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d019      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d016      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	2b02      	cmp	r3, #2
 8004546:	d013      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b03      	cmp	r3, #3
 800454c:	d010      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	2b04      	cmp	r3, #4
 8004552:	d00d      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	2b05      	cmp	r3, #5
 8004558:	d00a      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b06      	cmp	r3, #6
 800455e:	d007      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2b07      	cmp	r3, #7
 8004564:	d004      	beq.n	8004570 <HAL_RCC_ClockConfig+0x68>
 8004566:	f240 215b 	movw	r1, #603	@ 0x25b
 800456a:	486d      	ldr	r0, [pc, #436]	@ (8004720 <HAL_RCC_ClockConfig+0x218>)
 800456c:	f7fd fe80 	bl	8002270 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004570:	4b6c      	ldr	r3, [pc, #432]	@ (8004724 <HAL_RCC_ClockConfig+0x21c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d90c      	bls.n	8004598 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800457e:	4b69      	ldr	r3, [pc, #420]	@ (8004724 <HAL_RCC_ClockConfig+0x21c>)
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004586:	4b67      	ldr	r3, [pc, #412]	@ (8004724 <HAL_RCC_ClockConfig+0x21c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	429a      	cmp	r2, r3
 8004592:	d001      	beq.n	8004598 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e136      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d049      	beq.n	8004638 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d005      	beq.n	80045bc <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045b0:	4b5d      	ldr	r3, [pc, #372]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	4a5c      	ldr	r2, [pc, #368]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80045b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d005      	beq.n	80045d4 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045c8:	4b57      	ldr	r3, [pc, #348]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	4a56      	ldr	r2, [pc, #344]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80045ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d024      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	2b80      	cmp	r3, #128	@ 0x80
 80045e2:	d020      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	2b90      	cmp	r3, #144	@ 0x90
 80045ea:	d01c      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	2ba0      	cmp	r3, #160	@ 0xa0
 80045f2:	d018      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	2bb0      	cmp	r3, #176	@ 0xb0
 80045fa:	d014      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	2bc0      	cmp	r3, #192	@ 0xc0
 8004602:	d010      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	2bd0      	cmp	r3, #208	@ 0xd0
 800460a:	d00c      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2be0      	cmp	r3, #224	@ 0xe0
 8004612:	d008      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	2bf0      	cmp	r3, #240	@ 0xf0
 800461a:	d004      	beq.n	8004626 <HAL_RCC_ClockConfig+0x11e>
 800461c:	f240 217e 	movw	r1, #638	@ 0x27e
 8004620:	483f      	ldr	r0, [pc, #252]	@ (8004720 <HAL_RCC_ClockConfig+0x218>)
 8004622:	f7fd fe25 	bl	8002270 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004626:	4b40      	ldr	r3, [pc, #256]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	493d      	ldr	r1, [pc, #244]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 8004634:	4313      	orrs	r3, r2
 8004636:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0301 	and.w	r3, r3, #1
 8004640:	2b00      	cmp	r3, #0
 8004642:	d059      	beq.n	80046f8 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d010      	beq.n	800466e <HAL_RCC_ClockConfig+0x166>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d00c      	beq.n	800466e <HAL_RCC_ClockConfig+0x166>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2b02      	cmp	r3, #2
 800465a:	d008      	beq.n	800466e <HAL_RCC_ClockConfig+0x166>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	2b03      	cmp	r3, #3
 8004662:	d004      	beq.n	800466e <HAL_RCC_ClockConfig+0x166>
 8004664:	f240 2185 	movw	r1, #645	@ 0x285
 8004668:	482d      	ldr	r0, [pc, #180]	@ (8004720 <HAL_RCC_ClockConfig+0x218>)
 800466a:	f7fd fe01 	bl	8002270 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d107      	bne.n	8004686 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004676:	4b2c      	ldr	r3, [pc, #176]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d119      	bne.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e0bf      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d003      	beq.n	8004696 <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004692:	2b03      	cmp	r3, #3
 8004694:	d107      	bne.n	80046a6 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004696:	4b24      	ldr	r3, [pc, #144]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d109      	bne.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e0af      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a6:	4b20      	ldr	r3, [pc, #128]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e0a7      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f023 0203 	bic.w	r2, r3, #3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	4919      	ldr	r1, [pc, #100]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046c8:	f7fe fb6a 	bl	8002da0 <HAL_GetTick>
 80046cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ce:	e00a      	b.n	80046e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046d0:	f7fe fb66 	bl	8002da0 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046de:	4293      	cmp	r3, r2
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e08f      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e6:	4b10      	ldr	r3, [pc, #64]	@ (8004728 <HAL_RCC_ClockConfig+0x220>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 020c 	and.w	r2, r3, #12
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d1eb      	bne.n	80046d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004724 <HAL_RCC_ClockConfig+0x21c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	429a      	cmp	r2, r3
 8004704:	d212      	bcs.n	800472c <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004706:	4b07      	ldr	r3, [pc, #28]	@ (8004724 <HAL_RCC_ClockConfig+0x21c>)
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	b2d2      	uxtb	r2, r2
 800470c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800470e:	4b05      	ldr	r3, [pc, #20]	@ (8004724 <HAL_RCC_ClockConfig+0x21c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d007      	beq.n	800472c <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e072      	b.n	8004806 <HAL_RCC_ClockConfig+0x2fe>
 8004720:	08007a08 	.word	0x08007a08
 8004724:	40023c00 	.word	0x40023c00
 8004728:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b00      	cmp	r3, #0
 8004736:	d025      	beq.n	8004784 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d018      	beq.n	8004772 <HAL_RCC_ClockConfig+0x26a>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004748:	d013      	beq.n	8004772 <HAL_RCC_ClockConfig+0x26a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004752:	d00e      	beq.n	8004772 <HAL_RCC_ClockConfig+0x26a>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800475c:	d009      	beq.n	8004772 <HAL_RCC_ClockConfig+0x26a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8004766:	d004      	beq.n	8004772 <HAL_RCC_ClockConfig+0x26a>
 8004768:	f240 21c3 	movw	r1, #707	@ 0x2c3
 800476c:	4828      	ldr	r0, [pc, #160]	@ (8004810 <HAL_RCC_ClockConfig+0x308>)
 800476e:	f7fd fd7f 	bl	8002270 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004772:	4b28      	ldr	r3, [pc, #160]	@ (8004814 <HAL_RCC_ClockConfig+0x30c>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	4925      	ldr	r1, [pc, #148]	@ (8004814 <HAL_RCC_ClockConfig+0x30c>)
 8004780:	4313      	orrs	r3, r2
 8004782:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0308 	and.w	r3, r3, #8
 800478c:	2b00      	cmp	r3, #0
 800478e:	d026      	beq.n	80047de <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d018      	beq.n	80047ca <HAL_RCC_ClockConfig+0x2c2>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047a0:	d013      	beq.n	80047ca <HAL_RCC_ClockConfig+0x2c2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	691b      	ldr	r3, [r3, #16]
 80047a6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80047aa:	d00e      	beq.n	80047ca <HAL_RCC_ClockConfig+0x2c2>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80047b4:	d009      	beq.n	80047ca <HAL_RCC_ClockConfig+0x2c2>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80047be:	d004      	beq.n	80047ca <HAL_RCC_ClockConfig+0x2c2>
 80047c0:	f240 21ca 	movw	r1, #714	@ 0x2ca
 80047c4:	4812      	ldr	r0, [pc, #72]	@ (8004810 <HAL_RCC_ClockConfig+0x308>)
 80047c6:	f7fd fd53 	bl	8002270 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ca:	4b12      	ldr	r3, [pc, #72]	@ (8004814 <HAL_RCC_ClockConfig+0x30c>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	490e      	ldr	r1, [pc, #56]	@ (8004814 <HAL_RCC_ClockConfig+0x30c>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047de:	f000 f821 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 80047e2:	4602      	mov	r2, r0
 80047e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004814 <HAL_RCC_ClockConfig+0x30c>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	091b      	lsrs	r3, r3, #4
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	490a      	ldr	r1, [pc, #40]	@ (8004818 <HAL_RCC_ClockConfig+0x310>)
 80047f0:	5ccb      	ldrb	r3, [r1, r3]
 80047f2:	fa22 f303 	lsr.w	r3, r2, r3
 80047f6:	4a09      	ldr	r2, [pc, #36]	@ (800481c <HAL_RCC_ClockConfig+0x314>)
 80047f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80047fa:	4b09      	ldr	r3, [pc, #36]	@ (8004820 <HAL_RCC_ClockConfig+0x318>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fe fa8a 	bl	8002d18 <HAL_InitTick>

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	08007a08 	.word	0x08007a08
 8004814:	40023800 	.word	0x40023800
 8004818:	08007c1c 	.word	0x08007c1c
 800481c:	20000014 	.word	0x20000014
 8004820:	20000018 	.word	0x20000018

08004824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004828:	b090      	sub	sp, #64	@ 0x40
 800482a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004830:	2300      	movs	r3, #0
 8004832:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800483c:	4b58      	ldr	r3, [pc, #352]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x17c>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f003 030c 	and.w	r3, r3, #12
 8004844:	2b08      	cmp	r3, #8
 8004846:	d00d      	beq.n	8004864 <HAL_RCC_GetSysClockFreq+0x40>
 8004848:	2b08      	cmp	r3, #8
 800484a:	f200 80a0 	bhi.w	800498e <HAL_RCC_GetSysClockFreq+0x16a>
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_RCC_GetSysClockFreq+0x34>
 8004852:	2b04      	cmp	r3, #4
 8004854:	d003      	beq.n	800485e <HAL_RCC_GetSysClockFreq+0x3a>
 8004856:	e09a      	b.n	800498e <HAL_RCC_GetSysClockFreq+0x16a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004858:	4b52      	ldr	r3, [pc, #328]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800485a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800485c:	e09a      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x170>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800485e:	4b52      	ldr	r3, [pc, #328]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004860:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004862:	e097      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x170>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004864:	4b4e      	ldr	r3, [pc, #312]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x17c>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800486c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800486e:	4b4c      	ldr	r3, [pc, #304]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x17c>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d027      	beq.n	80048ca <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800487a:	4b49      	ldr	r3, [pc, #292]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x17c>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	099b      	lsrs	r3, r3, #6
 8004880:	2200      	movs	r2, #0
 8004882:	623b      	str	r3, [r7, #32]
 8004884:	627a      	str	r2, [r7, #36]	@ 0x24
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800488c:	2100      	movs	r1, #0
 800488e:	4b46      	ldr	r3, [pc, #280]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004890:	fb03 f201 	mul.w	r2, r3, r1
 8004894:	2300      	movs	r3, #0
 8004896:	fb00 f303 	mul.w	r3, r0, r3
 800489a:	4413      	add	r3, r2
 800489c:	4a42      	ldr	r2, [pc, #264]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800489e:	fba0 2102 	umull	r2, r1, r0, r2
 80048a2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80048a4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048a8:	4413      	add	r3, r2
 80048aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ae:	2200      	movs	r2, #0
 80048b0:	61bb      	str	r3, [r7, #24]
 80048b2:	61fa      	str	r2, [r7, #28]
 80048b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048b8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048bc:	f7fb fcf8 	bl	80002b0 <__aeabi_uldivmod>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4613      	mov	r3, r2
 80048c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048c8:	e053      	b.n	8004972 <HAL_RCC_GetSysClockFreq+0x14e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048ca:	4b35      	ldr	r3, [pc, #212]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x17c>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	099b      	lsrs	r3, r3, #6
 80048d0:	2200      	movs	r2, #0
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	617a      	str	r2, [r7, #20]
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048dc:	f04f 0b00 	mov.w	fp, #0
 80048e0:	4652      	mov	r2, sl
 80048e2:	465b      	mov	r3, fp
 80048e4:	f04f 0000 	mov.w	r0, #0
 80048e8:	f04f 0100 	mov.w	r1, #0
 80048ec:	0159      	lsls	r1, r3, #5
 80048ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048f2:	0150      	lsls	r0, r2, #5
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	ebb2 080a 	subs.w	r8, r2, sl
 80048fc:	eb63 090b 	sbc.w	r9, r3, fp
 8004900:	f04f 0200 	mov.w	r2, #0
 8004904:	f04f 0300 	mov.w	r3, #0
 8004908:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800490c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004910:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004914:	ebb2 0408 	subs.w	r4, r2, r8
 8004918:	eb63 0509 	sbc.w	r5, r3, r9
 800491c:	f04f 0200 	mov.w	r2, #0
 8004920:	f04f 0300 	mov.w	r3, #0
 8004924:	00eb      	lsls	r3, r5, #3
 8004926:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800492a:	00e2      	lsls	r2, r4, #3
 800492c:	4614      	mov	r4, r2
 800492e:	461d      	mov	r5, r3
 8004930:	eb14 030a 	adds.w	r3, r4, sl
 8004934:	603b      	str	r3, [r7, #0]
 8004936:	eb45 030b 	adc.w	r3, r5, fp
 800493a:	607b      	str	r3, [r7, #4]
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004948:	4629      	mov	r1, r5
 800494a:	028b      	lsls	r3, r1, #10
 800494c:	4621      	mov	r1, r4
 800494e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004952:	4621      	mov	r1, r4
 8004954:	028a      	lsls	r2, r1, #10
 8004956:	4610      	mov	r0, r2
 8004958:	4619      	mov	r1, r3
 800495a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800495c:	2200      	movs	r2, #0
 800495e:	60bb      	str	r3, [r7, #8]
 8004960:	60fa      	str	r2, [r7, #12]
 8004962:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004966:	f7fb fca3 	bl	80002b0 <__aeabi_uldivmod>
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	4613      	mov	r3, r2
 8004970:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004972:	4b0b      	ldr	r3, [pc, #44]	@ (80049a0 <HAL_RCC_GetSysClockFreq+0x17c>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	0c1b      	lsrs	r3, r3, #16
 8004978:	f003 0303 	and.w	r3, r3, #3
 800497c:	3301      	adds	r3, #1
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004982:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004986:	fbb2 f3f3 	udiv	r3, r2, r3
 800498a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800498c:	e002      	b.n	8004994 <HAL_RCC_GetSysClockFreq+0x170>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800498e:	4b05      	ldr	r3, [pc, #20]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004990:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004992:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004996:	4618      	mov	r0, r3
 8004998:	3740      	adds	r7, #64	@ 0x40
 800499a:	46bd      	mov	sp, r7
 800499c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049a0:	40023800 	.word	0x40023800
 80049a4:	00f42400 	.word	0x00f42400
 80049a8:	016e3600 	.word	0x016e3600

080049ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049b0:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049b2:	681b      	ldr	r3, [r3, #0]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	20000014 	.word	0x20000014

080049c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049c8:	f7ff fff0 	bl	80049ac <HAL_RCC_GetHCLKFreq>
 80049cc:	4602      	mov	r2, r0
 80049ce:	4b05      	ldr	r3, [pc, #20]	@ (80049e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	0a9b      	lsrs	r3, r3, #10
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	4903      	ldr	r1, [pc, #12]	@ (80049e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049da:	5ccb      	ldrb	r3, [r1, r3]
 80049dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40023800 	.word	0x40023800
 80049e8:	08007c2c 	.word	0x08007c2c

080049ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049f0:	f7ff ffdc 	bl	80049ac <HAL_RCC_GetHCLKFreq>
 80049f4:	4602      	mov	r2, r0
 80049f6:	4b05      	ldr	r3, [pc, #20]	@ (8004a0c <HAL_RCC_GetPCLK2Freq+0x20>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	0b5b      	lsrs	r3, r3, #13
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	4903      	ldr	r1, [pc, #12]	@ (8004a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a02:	5ccb      	ldrb	r3, [r1, r3]
 8004a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	08007c2c 	.word	0x08007c2c

08004a14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e0ae      	b.n	8004b84 <HAL_UART_Init+0x170>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d02c      	beq.n	8004a88 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a56      	ldr	r2, [pc, #344]	@ (8004b8c <HAL_UART_Init+0x178>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d00e      	beq.n	8004a56 <HAL_UART_Init+0x42>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a54      	ldr	r2, [pc, #336]	@ (8004b90 <HAL_UART_Init+0x17c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d009      	beq.n	8004a56 <HAL_UART_Init+0x42>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a53      	ldr	r2, [pc, #332]	@ (8004b94 <HAL_UART_Init+0x180>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d004      	beq.n	8004a56 <HAL_UART_Init+0x42>
 8004a4c:	f240 1173 	movw	r1, #371	@ 0x173
 8004a50:	4851      	ldr	r0, [pc, #324]	@ (8004b98 <HAL_UART_Init+0x184>)
 8004a52:	f7fd fc0d 	bl	8002270 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d028      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a66:	d023      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a70:	d01e      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a7a:	d019      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004a7c:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8004a80:	4845      	ldr	r0, [pc, #276]	@ (8004b98 <HAL_UART_Init+0x184>)
 8004a82:	f7fd fbf5 	bl	8002270 <assert_failed>
 8004a86:	e013      	b.n	8004ab0 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a3f      	ldr	r2, [pc, #252]	@ (8004b8c <HAL_UART_Init+0x178>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d00e      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a3e      	ldr	r2, [pc, #248]	@ (8004b90 <HAL_UART_Init+0x17c>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d009      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a3c      	ldr	r2, [pc, #240]	@ (8004b94 <HAL_UART_Init+0x180>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d004      	beq.n	8004ab0 <HAL_UART_Init+0x9c>
 8004aa6:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 8004aaa:	483b      	ldr	r0, [pc, #236]	@ (8004b98 <HAL_UART_Init+0x184>)
 8004aac:	f7fd fbe0 	bl	8002270 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d009      	beq.n	8004acc <HAL_UART_Init+0xb8>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac0:	d004      	beq.n	8004acc <HAL_UART_Init+0xb8>
 8004ac2:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 8004ac6:	4834      	ldr	r0, [pc, #208]	@ (8004b98 <HAL_UART_Init+0x184>)
 8004ac8:	f7fd fbd2 	bl	8002270 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d009      	beq.n	8004ae8 <HAL_UART_Init+0xd4>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004adc:	d004      	beq.n	8004ae8 <HAL_UART_Init+0xd4>
 8004ade:	f240 117b 	movw	r1, #379	@ 0x17b
 8004ae2:	482d      	ldr	r0, [pc, #180]	@ (8004b98 <HAL_UART_Init+0x184>)
 8004ae4:	f7fd fbc4 	bl	8002270 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d111      	bne.n	8004b18 <HAL_UART_Init+0x104>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 fd4f 	bl	80055a0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d102      	bne.n	8004b10 <HAL_UART_Init+0xfc>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a23      	ldr	r2, [pc, #140]	@ (8004b9c <HAL_UART_Init+0x188>)
 8004b0e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2224      	movs	r2, #36	@ 0x24
 8004b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68da      	ldr	r2, [r3, #12]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 ffb7 	bl	8005aa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	691a      	ldr	r2, [r3, #16]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	695a      	ldr	r2, [r3, #20]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40011000 	.word	0x40011000
 8004b90:	40004400 	.word	0x40004400
 8004b94:	40011400 	.word	0x40011400
 8004b98:	08007a40 	.word	0x08007a40
 8004b9c:	08002a75 	.word	0x08002a75

08004ba0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08a      	sub	sp, #40	@ 0x28
 8004ba4:	af02      	add	r7, sp, #8
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	d175      	bne.n	8004cac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d002      	beq.n	8004bcc <HAL_UART_Transmit+0x2c>
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e06e      	b.n	8004cae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2221      	movs	r2, #33	@ 0x21
 8004bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bde:	f7fe f8df 	bl	8002da0 <HAL_GetTick>
 8004be2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	88fa      	ldrh	r2, [r7, #6]
 8004be8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	88fa      	ldrh	r2, [r7, #6]
 8004bee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf8:	d108      	bne.n	8004c0c <HAL_UART_Transmit+0x6c>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d104      	bne.n	8004c0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	61bb      	str	r3, [r7, #24]
 8004c0a:	e003      	b.n	8004c14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c14:	e02e      	b.n	8004c74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2180      	movs	r1, #128	@ 0x80
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 fcf5 	bl	8005610 <UART_WaitOnFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d005      	beq.n	8004c38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e03a      	b.n	8004cae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10b      	bne.n	8004c56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	881b      	ldrh	r3, [r3, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	3302      	adds	r3, #2
 8004c52:	61bb      	str	r3, [r7, #24]
 8004c54:	e007      	b.n	8004c66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	781a      	ldrb	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	3301      	adds	r3, #1
 8004c64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1cb      	bne.n	8004c16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2200      	movs	r2, #0
 8004c86:	2140      	movs	r1, #64	@ 0x40
 8004c88:	68f8      	ldr	r0, [r7, #12]
 8004c8a:	f000 fcc1 	bl	8005610 <UART_WaitOnFlagUntilTimeout>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e006      	b.n	8004cae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	e000      	b.n	8004cae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cac:	2302      	movs	r3, #2
  }
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3720      	adds	r7, #32
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b08a      	sub	sp, #40	@ 0x28
 8004cba:	af02      	add	r7, sp, #8
 8004cbc:	60f8      	str	r0, [r7, #12]
 8004cbe:	60b9      	str	r1, [r7, #8]
 8004cc0:	603b      	str	r3, [r7, #0]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	f040 8081 	bne.w	8004dda <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d002      	beq.n	8004ce4 <HAL_UART_Receive+0x2e>
 8004cde:	88fb      	ldrh	r3, [r7, #6]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d101      	bne.n	8004ce8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e079      	b.n	8004ddc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2200      	movs	r2, #0
 8004cec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2222      	movs	r2, #34	@ 0x22
 8004cf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cfc:	f7fe f850 	bl	8002da0 <HAL_GetTick>
 8004d00:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	88fa      	ldrh	r2, [r7, #6]
 8004d06:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	88fa      	ldrh	r2, [r7, #6]
 8004d0c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d16:	d108      	bne.n	8004d2a <HAL_UART_Receive+0x74>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d104      	bne.n	8004d2a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004d20:	2300      	movs	r3, #0
 8004d22:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	61bb      	str	r3, [r7, #24]
 8004d28:	e003      	b.n	8004d32 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004d32:	e047      	b.n	8004dc4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	2120      	movs	r1, #32
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 fc66 	bl	8005610 <UART_WaitOnFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d005      	beq.n	8004d56 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e042      	b.n	8004ddc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10c      	bne.n	8004d76 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	3302      	adds	r3, #2
 8004d72:	61bb      	str	r3, [r7, #24]
 8004d74:	e01f      	b.n	8004db6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d7e:	d007      	beq.n	8004d90 <HAL_UART_Receive+0xda>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d10a      	bne.n	8004d9e <HAL_UART_Receive+0xe8>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d106      	bne.n	8004d9e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	701a      	strb	r2, [r3, #0]
 8004d9c:	e008      	b.n	8004db0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	3301      	adds	r3, #1
 8004db4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1b2      	bne.n	8004d34 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e000      	b.n	8004ddc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004dda:	2302      	movs	r3, #2
  }
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3720      	adds	r7, #32
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	4613      	mov	r3, r2
 8004df0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b20      	cmp	r3, #32
 8004dfc:	d112      	bne.n	8004e24 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <HAL_UART_Receive_IT+0x26>
 8004e04:	88fb      	ldrh	r3, [r7, #6]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e00b      	b.n	8004e26 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004e14:	88fb      	ldrh	r3, [r7, #6]
 8004e16:	461a      	mov	r2, r3
 8004e18:	68b9      	ldr	r1, [r7, #8]
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f000 fc51 	bl	80056c2 <UART_Start_Receive_IT>
 8004e20:	4603      	mov	r3, r0
 8004e22:	e000      	b.n	8004e26 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004e24:	2302      	movs	r3, #2
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
	...

08004e30 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b09a      	sub	sp, #104	@ 0x68
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	330c      	adds	r3, #12
 8004e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e42:	e853 3f00 	ldrex	r3, [r3]
 8004e46:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	330c      	adds	r3, #12
 8004e56:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004e58:	657a      	str	r2, [r7, #84]	@ 0x54
 8004e5a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004e5e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004e60:	e841 2300 	strex	r3, r2, [r1]
 8004e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1e5      	bne.n	8004e38 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	3314      	adds	r3, #20
 8004e72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e76:	e853 3f00 	ldrex	r3, [r3]
 8004e7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7e:	f023 0301 	bic.w	r3, r3, #1
 8004e82:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	3314      	adds	r3, #20
 8004e8a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004e8c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e94:	e841 2300 	strex	r3, r2, [r1]
 8004e98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1e5      	bne.n	8004e6c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d119      	bne.n	8004edc <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	330c      	adds	r3, #12
 8004eae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	e853 3f00 	ldrex	r3, [r3]
 8004eb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	f023 0310 	bic.w	r3, r3, #16
 8004ebe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	330c      	adds	r3, #12
 8004ec6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004ec8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ecc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ed0:	e841 2300 	strex	r3, r2, [r1]
 8004ed4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1e5      	bne.n	8004ea8 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee6:	2b40      	cmp	r3, #64	@ 0x40
 8004ee8:	d140      	bne.n	8004f6c <HAL_UART_AbortReceive_IT+0x13c>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3314      	adds	r3, #20
 8004ef0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	e853 3f00 	ldrex	r3, [r3]
 8004ef8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3314      	adds	r3, #20
 8004f08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f0a:	61ba      	str	r2, [r7, #24]
 8004f0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	6979      	ldr	r1, [r7, #20]
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	613b      	str	r3, [r7, #16]
   return(result);
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e5      	bne.n	8004eea <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d013      	beq.n	8004f4e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <HAL_UART_AbortReceive_IT+0x164>)
 8004f2c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fe f914 	bl	8003160 <HAL_DMA_Abort_IT>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d024      	beq.n	8004f88 <HAL_UART_AbortReceive_IT+0x158>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f48:	4610      	mov	r0, r2
 8004f4a:	4798      	blx	r3
 8004f4c:	e01c      	b.n	8004f88 <HAL_UART_AbortReceive_IT+0x158>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2220      	movs	r2, #32
 8004f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	631a      	str	r2, [r3, #48]	@ 0x30

      /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	4798      	blx	r3
 8004f6a:	e00d      	b.n	8004f88 <HAL_UART_AbortReceive_IT+0x158>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2220      	movs	r2, #32
 8004f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	4798      	blx	r3
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3768      	adds	r7, #104	@ 0x68
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	08005821 	.word	0x08005821

08004f98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b0ba      	sub	sp, #232	@ 0xe8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fce:	f003 030f 	and.w	r3, r3, #15
 8004fd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004fd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10f      	bne.n	8004ffe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fe2:	f003 0320 	and.w	r3, r3, #32
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d009      	beq.n	8004ffe <HAL_UART_IRQHandler+0x66>
 8004fea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fee:	f003 0320 	and.w	r3, r3, #32
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 fc94 	bl	8005924 <UART_Receive_IT>
      return;
 8004ffc:	e27a      	b.n	80054f4 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ffe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 80e1 	beq.w	80051ca <HAL_UART_IRQHandler+0x232>
 8005008:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	2b00      	cmp	r3, #0
 8005012:	d106      	bne.n	8005022 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005018:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 80d4 	beq.w	80051ca <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00b      	beq.n	8005046 <HAL_UART_IRQHandler+0xae>
 800502e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005036:	2b00      	cmp	r3, #0
 8005038:	d005      	beq.n	8005046 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503e:	f043 0201 	orr.w	r2, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00b      	beq.n	800506a <HAL_UART_IRQHandler+0xd2>
 8005052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d005      	beq.n	800506a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005062:	f043 0202 	orr.w	r2, r3, #2
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800506a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00b      	beq.n	800508e <HAL_UART_IRQHandler+0xf6>
 8005076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005086:	f043 0204 	orr.w	r2, r3, #4
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800508e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b00      	cmp	r3, #0
 8005098:	d011      	beq.n	80050be <HAL_UART_IRQHandler+0x126>
 800509a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d105      	bne.n	80050b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80050a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d005      	beq.n	80050be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b6:	f043 0208 	orr.w	r2, r3, #8
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 8211 	beq.w	80054ea <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050cc:	f003 0320 	and.w	r3, r3, #32
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d008      	beq.n	80050e6 <HAL_UART_IRQHandler+0x14e>
 80050d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d8:	f003 0320 	and.w	r3, r3, #32
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 fc1f 	bl	8005924 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f0:	2b40      	cmp	r3, #64	@ 0x40
 80050f2:	bf0c      	ite	eq
 80050f4:	2301      	moveq	r3, #1
 80050f6:	2300      	movne	r3, #0
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b00      	cmp	r3, #0
 8005108:	d103      	bne.n	8005112 <HAL_UART_IRQHandler+0x17a>
 800510a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800510e:	2b00      	cmp	r3, #0
 8005110:	d051      	beq.n	80051b6 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 fb0f 	bl	8005736 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	695b      	ldr	r3, [r3, #20]
 800511e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005122:	2b40      	cmp	r3, #64	@ 0x40
 8005124:	d142      	bne.n	80051ac <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3314      	adds	r3, #20
 800512c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005130:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005134:	e853 3f00 	ldrex	r3, [r3]
 8005138:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800513c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005140:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005144:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	3314      	adds	r3, #20
 800514e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005152:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005156:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800515e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005162:	e841 2300 	strex	r3, r2, [r1]
 8005166:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800516a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1d9      	bne.n	8005126 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005176:	2b00      	cmp	r3, #0
 8005178:	d013      	beq.n	80051a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800517e:	4a8d      	ldr	r2, [pc, #564]	@ (80053b4 <HAL_UART_IRQHandler+0x41c>)
 8005180:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005186:	4618      	mov	r0, r3
 8005188:	f7fd ffea 	bl	8003160 <HAL_DMA_Abort_IT>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d019      	beq.n	80051c6 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800519c:	4610      	mov	r0, r2
 800519e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a0:	e011      	b.n	80051c6 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051aa:	e00c      	b.n	80051c6 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b4:	e007      	b.n	80051c6 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80051c4:	e191      	b.n	80054ea <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c6:	bf00      	nop
    return;
 80051c8:	e18f      	b.n	80054ea <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	f040 816b 	bne.w	80054aa <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80051d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 8164 	beq.w	80054aa <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80051e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051e6:	f003 0310 	and.w	r3, r3, #16
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 815d 	beq.w	80054aa <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051f0:	2300      	movs	r3, #0
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60bb      	str	r3, [r7, #8]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	60bb      	str	r3, [r7, #8]
 8005204:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005210:	2b40      	cmp	r3, #64	@ 0x40
 8005212:	f040 80d1 	bne.w	80053b8 <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005222:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 80aa 	beq.w	8005380 <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005230:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005234:	429a      	cmp	r2, r3
 8005236:	f080 80a3 	bcs.w	8005380 <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005240:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005246:	69db      	ldr	r3, [r3, #28]
 8005248:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800524c:	f000 8088 	beq.w	8005360 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	330c      	adds	r3, #12
 8005256:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800525a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800525e:	e853 3f00 	ldrex	r3, [r3]
 8005262:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005266:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800526a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800526e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	330c      	adds	r3, #12
 8005278:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800527c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005280:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005284:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005288:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800528c:	e841 2300 	strex	r3, r2, [r1]
 8005290:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005294:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1d9      	bne.n	8005250 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	3314      	adds	r3, #20
 80052a2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052a6:	e853 3f00 	ldrex	r3, [r3]
 80052aa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80052ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052ae:	f023 0301 	bic.w	r3, r3, #1
 80052b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3314      	adds	r3, #20
 80052bc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80052c0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80052c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80052c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80052cc:	e841 2300 	strex	r3, r2, [r1]
 80052d0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80052d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1e1      	bne.n	800529c <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	3314      	adds	r3, #20
 80052de:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052e2:	e853 3f00 	ldrex	r3, [r3]
 80052e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80052e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3314      	adds	r3, #20
 80052f8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80052fc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80052fe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005300:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005302:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005304:	e841 2300 	strex	r3, r2, [r1]
 8005308:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800530a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1e3      	bne.n	80052d8 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	330c      	adds	r3, #12
 8005324:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005328:	e853 3f00 	ldrex	r3, [r3]
 800532c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800532e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005330:	f023 0310 	bic.w	r3, r3, #16
 8005334:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	330c      	adds	r3, #12
 800533e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005342:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005344:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005346:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005348:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800534a:	e841 2300 	strex	r3, r2, [r1]
 800534e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005350:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1e3      	bne.n	800531e <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800535a:	4618      	mov	r0, r3
 800535c:	f7fd fe90 	bl	8003080 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8005372:	b292      	uxth	r2, r2
 8005374:	1a8a      	subs	r2, r1, r2
 8005376:	b292      	uxth	r2, r2
 8005378:	4611      	mov	r1, r2
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800537e:	e0b6      	b.n	80054ee <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005384:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005388:	429a      	cmp	r2, r3
 800538a:	f040 80b0 	bne.w	80054ee <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005392:	69db      	ldr	r3, [r3, #28]
 8005394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005398:	f040 80a9 	bne.w	80054ee <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80053aa:	4611      	mov	r1, r2
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	4798      	blx	r3
      return;
 80053b0:	e09d      	b.n	80054ee <HAL_UART_IRQHandler+0x556>
 80053b2:	bf00      	nop
 80053b4:	080057fd 	.word	0x080057fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 808f 	beq.w	80054f2 <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 80053d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 808a 	beq.w	80054f2 <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	330c      	adds	r3, #12
 80053e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e8:	e853 3f00 	ldrex	r3, [r3]
 80053ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	330c      	adds	r3, #12
 80053fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005402:	647a      	str	r2, [r7, #68]	@ 0x44
 8005404:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005406:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005408:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800540a:	e841 2300 	strex	r3, r2, [r1]
 800540e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1e3      	bne.n	80053de <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	3314      	adds	r3, #20
 800541c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	e853 3f00 	ldrex	r3, [r3]
 8005424:	623b      	str	r3, [r7, #32]
   return(result);
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	f023 0301 	bic.w	r3, r3, #1
 800542c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	3314      	adds	r3, #20
 8005436:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800543a:	633a      	str	r2, [r7, #48]	@ 0x30
 800543c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005442:	e841 2300 	strex	r3, r2, [r1]
 8005446:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1e3      	bne.n	8005416 <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2220      	movs	r2, #32
 8005452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	330c      	adds	r3, #12
 8005462:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	e853 3f00 	ldrex	r3, [r3]
 800546a:	60fb      	str	r3, [r7, #12]
   return(result);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f023 0310 	bic.w	r3, r3, #16
 8005472:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	330c      	adds	r3, #12
 800547c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005480:	61fa      	str	r2, [r7, #28]
 8005482:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005484:	69b9      	ldr	r1, [r7, #24]
 8005486:	69fa      	ldr	r2, [r7, #28]
 8005488:	e841 2300 	strex	r3, r2, [r1]
 800548c:	617b      	str	r3, [r7, #20]
   return(result);
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1e3      	bne.n	800545c <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800549e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 80054a2:	4611      	mov	r1, r2
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054a8:	e023      	b.n	80054f2 <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d009      	beq.n	80054ca <HAL_UART_IRQHandler+0x532>
 80054b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f9c5 	bl	8005852 <UART_Transmit_IT>
    return;
 80054c8:	e014      	b.n	80054f4 <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80054ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00e      	beq.n	80054f4 <HAL_UART_IRQHandler+0x55c>
 80054d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d008      	beq.n	80054f4 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 fa05 	bl	80058f2 <UART_EndTransmit_IT>
    return;
 80054e8:	e004      	b.n	80054f4 <HAL_UART_IRQHandler+0x55c>
    return;
 80054ea:	bf00      	nop
 80054ec:	e002      	b.n	80054f4 <HAL_UART_IRQHandler+0x55c>
      return;
 80054ee:	bf00      	nop
 80054f0:	e000      	b.n	80054f4 <HAL_UART_IRQHandler+0x55c>
      return;
 80054f2:	bf00      	nop
  }
}
 80054f4:	37e8      	adds	r7, #232	@ 0xe8
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop

080054fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005518:	bf00      	nop
 800551a:	370c      	adds	r7, #12
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800552c:	bf00      	nop
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	460b      	mov	r3, r1
 8005592:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a10      	ldr	r2, [pc, #64]	@ (80055ec <UART_InitCallbacksToDefault+0x4c>)
 80055ac:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a0f      	ldr	r2, [pc, #60]	@ (80055f0 <UART_InitCallbacksToDefault+0x50>)
 80055b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a0f      	ldr	r2, [pc, #60]	@ (80055f4 <UART_InitCallbacksToDefault+0x54>)
 80055b8:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a0e      	ldr	r2, [pc, #56]	@ (80055f8 <UART_InitCallbacksToDefault+0x58>)
 80055be:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a0e      	ldr	r2, [pc, #56]	@ (80055fc <UART_InitCallbacksToDefault+0x5c>)
 80055c4:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005600 <UART_InitCallbacksToDefault+0x60>)
 80055ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a0d      	ldr	r2, [pc, #52]	@ (8005604 <UART_InitCallbacksToDefault+0x64>)
 80055d0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005608 <UART_InitCallbacksToDefault+0x68>)
 80055d6:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a0c      	ldr	r2, [pc, #48]	@ (800560c <UART_InitCallbacksToDefault+0x6c>)
 80055dc:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 80055de:	bf00      	nop
 80055e0:	370c      	adds	r7, #12
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	08005511 	.word	0x08005511
 80055f0:	080054fd 	.word	0x080054fd
 80055f4:	08005525 	.word	0x08005525
 80055f8:	08001801 	.word	0x08001801
 80055fc:	08005539 	.word	0x08005539
 8005600:	0800554d 	.word	0x0800554d
 8005604:	08005561 	.word	0x08005561
 8005608:	08005575 	.word	0x08005575
 800560c:	08005589 	.word	0x08005589

08005610 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	603b      	str	r3, [r7, #0]
 800561c:	4613      	mov	r3, r2
 800561e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005620:	e03b      	b.n	800569a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005628:	d037      	beq.n	800569a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800562a:	f7fd fbb9 	bl	8002da0 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	6a3a      	ldr	r2, [r7, #32]
 8005636:	429a      	cmp	r2, r3
 8005638:	d302      	bcc.n	8005640 <UART_WaitOnFlagUntilTimeout+0x30>
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e03a      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	f003 0304 	and.w	r3, r3, #4
 800564e:	2b00      	cmp	r3, #0
 8005650:	d023      	beq.n	800569a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	2b80      	cmp	r3, #128	@ 0x80
 8005656:	d020      	beq.n	800569a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	2b40      	cmp	r3, #64	@ 0x40
 800565c:	d01d      	beq.n	800569a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0308 	and.w	r3, r3, #8
 8005668:	2b08      	cmp	r3, #8
 800566a:	d116      	bne.n	800569a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800566c:	2300      	movs	r3, #0
 800566e:	617b      	str	r3, [r7, #20]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	617b      	str	r3, [r7, #20]
 8005680:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f000 f857 	bl	8005736 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2208      	movs	r2, #8
 800568c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e00f      	b.n	80056ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	4013      	ands	r3, r2
 80056a4:	68ba      	ldr	r2, [r7, #8]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	bf0c      	ite	eq
 80056aa:	2301      	moveq	r3, #1
 80056ac:	2300      	movne	r3, #0
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	461a      	mov	r2, r3
 80056b2:	79fb      	ldrb	r3, [r7, #7]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d0b4      	beq.n	8005622 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3718      	adds	r7, #24
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b085      	sub	sp, #20
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	4613      	mov	r3, r2
 80056ce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	88fa      	ldrh	r2, [r7, #6]
 80056da:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	88fa      	ldrh	r2, [r7, #6]
 80056e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2222      	movs	r2, #34	@ 0x22
 80056ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d007      	beq.n	8005708 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005706:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	695a      	ldr	r2, [r3, #20]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0220 	orr.w	r2, r2, #32
 8005726:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005736:	b480      	push	{r7}
 8005738:	b095      	sub	sp, #84	@ 0x54
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	330c      	adds	r3, #12
 8005744:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005748:	e853 3f00 	ldrex	r3, [r3]
 800574c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005754:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	330c      	adds	r3, #12
 800575c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800575e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005760:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005762:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005764:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005766:	e841 2300 	strex	r3, r2, [r1]
 800576a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800576c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1e5      	bne.n	800573e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	3314      	adds	r3, #20
 8005778:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577a:	6a3b      	ldr	r3, [r7, #32]
 800577c:	e853 3f00 	ldrex	r3, [r3]
 8005780:	61fb      	str	r3, [r7, #28]
   return(result);
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	f023 0301 	bic.w	r3, r3, #1
 8005788:	64bb      	str	r3, [r7, #72]	@ 0x48
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3314      	adds	r3, #20
 8005790:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005792:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005794:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800579a:	e841 2300 	strex	r3, r2, [r1]
 800579e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1e5      	bne.n	8005772 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d119      	bne.n	80057e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	330c      	adds	r3, #12
 80057b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	e853 3f00 	ldrex	r3, [r3]
 80057bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f023 0310 	bic.w	r3, r3, #16
 80057c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	330c      	adds	r3, #12
 80057cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057ce:	61ba      	str	r2, [r7, #24]
 80057d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d2:	6979      	ldr	r1, [r7, #20]
 80057d4:	69ba      	ldr	r2, [r7, #24]
 80057d6:	e841 2300 	strex	r3, r2, [r1]
 80057da:	613b      	str	r3, [r7, #16]
   return(result);
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1e5      	bne.n	80057ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057f0:	bf00      	nop
 80057f2:	3754      	adds	r7, #84	@ 0x54
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005808:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005818:	bf00      	nop
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2220      	movs	r2, #32
 8005838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Call user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	4798      	blx	r3
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005852:	b480      	push	{r7}
 8005854:	b085      	sub	sp, #20
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b21      	cmp	r3, #33	@ 0x21
 8005864:	d13e      	bne.n	80058e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800586e:	d114      	bne.n	800589a <UART_Transmit_IT+0x48>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d110      	bne.n	800589a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	881b      	ldrh	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800588c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	1c9a      	adds	r2, r3, #2
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	621a      	str	r2, [r3, #32]
 8005898:	e008      	b.n	80058ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	1c59      	adds	r1, r3, #1
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	6211      	str	r1, [r2, #32]
 80058a4:	781a      	ldrb	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	3b01      	subs	r3, #1
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	4619      	mov	r1, r3
 80058ba:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10f      	bne.n	80058e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058e0:	2300      	movs	r3, #0
 80058e2:	e000      	b.n	80058e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058e4:	2302      	movs	r3, #2
  }
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr

080058f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b082      	sub	sp, #8
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68da      	ldr	r2, [r3, #12]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005908:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2220      	movs	r2, #32
 800590e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b08c      	sub	sp, #48	@ 0x30
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800592c:	2300      	movs	r3, #0
 800592e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005930:	2300      	movs	r3, #0
 8005932:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b22      	cmp	r3, #34	@ 0x22
 800593e:	f040 80ac 	bne.w	8005a9a <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800594a:	d115      	bne.n	8005978 <UART_Receive_IT+0x54>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d111      	bne.n	8005978 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005958:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	b29b      	uxth	r3, r3
 8005962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005966:	b29a      	uxth	r2, r3
 8005968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005970:	1c9a      	adds	r2, r3, #2
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	629a      	str	r2, [r3, #40]	@ 0x28
 8005976:	e024      	b.n	80059c2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005986:	d007      	beq.n	8005998 <UART_Receive_IT+0x74>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10a      	bne.n	80059a6 <UART_Receive_IT+0x82>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d106      	bne.n	80059a6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	b2da      	uxtb	r2, r3
 80059a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a2:	701a      	strb	r2, [r3, #0]
 80059a4:	e008      	b.n	80059b8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059bc:	1c5a      	adds	r2, r3, #1
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	4619      	mov	r1, r3
 80059d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d15f      	bne.n	8005a96 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68da      	ldr	r2, [r3, #12]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0220 	bic.w	r2, r2, #32
 80059e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68da      	ldr	r2, [r3, #12]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	695a      	ldr	r2, [r3, #20]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0201 	bic.w	r2, r2, #1
 8005a04:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d136      	bne.n	8005a8a <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	330c      	adds	r3, #12
 8005a28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	e853 3f00 	ldrex	r3, [r3]
 8005a30:	613b      	str	r3, [r7, #16]
   return(result);
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	f023 0310 	bic.w	r3, r3, #16
 8005a38:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	330c      	adds	r3, #12
 8005a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a42:	623a      	str	r2, [r7, #32]
 8005a44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a46:	69f9      	ldr	r1, [r7, #28]
 8005a48:	6a3a      	ldr	r2, [r7, #32]
 8005a4a:	e841 2300 	strex	r3, r2, [r1]
 8005a4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1e5      	bne.n	8005a22 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0310 	and.w	r3, r3, #16
 8005a60:	2b10      	cmp	r3, #16
 8005a62:	d10a      	bne.n	8005a7a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a64:	2300      	movs	r3, #0
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8005a82:	4611      	mov	r1, r2
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	4798      	blx	r3
 8005a88:	e003      	b.n	8005a92 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	e002      	b.n	8005a9c <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	e000      	b.n	8005a9c <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 8005a9a:	2302      	movs	r3, #2
  }
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3730      	adds	r7, #48	@ 0x30
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aa8:	b0c0      	sub	sp, #256	@ 0x100
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	4bcf      	ldr	r3, [pc, #828]	@ (8005df4 <UART_SetConfig+0x350>)
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d904      	bls.n	8005ac6 <UART_SetConfig+0x22>
 8005abc:	f640 6199 	movw	r1, #3737	@ 0xe99
 8005ac0:	48cd      	ldr	r0, [pc, #820]	@ (8005df8 <UART_SetConfig+0x354>)
 8005ac2:	f7fc fbd5 	bl	8002270 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00a      	beq.n	8005ae6 <UART_SetConfig+0x42>
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ada:	d004      	beq.n	8005ae6 <UART_SetConfig+0x42>
 8005adc:	f640 619a 	movw	r1, #3738	@ 0xe9a
 8005ae0:	48c5      	ldr	r0, [pc, #788]	@ (8005df8 <UART_SetConfig+0x354>)
 8005ae2:	f7fc fbc5 	bl	8002270 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d010      	beq.n	8005b12 <UART_SetConfig+0x6e>
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005afa:	d00a      	beq.n	8005b12 <UART_SetConfig+0x6e>
 8005afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005b06:	d004      	beq.n	8005b12 <UART_SetConfig+0x6e>
 8005b08:	f640 619b 	movw	r1, #3739	@ 0xe9b
 8005b0c:	48ba      	ldr	r0, [pc, #744]	@ (8005df8 <UART_SetConfig+0x354>)
 8005b0e:	f7fc fbaf 	bl	8002270 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b16:	695a      	ldr	r2, [r3, #20]
 8005b18:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d104      	bne.n	8005b2c <UART_SetConfig+0x88>
 8005b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b26:	695b      	ldr	r3, [r3, #20]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <UART_SetConfig+0x92>
 8005b2c:	f640 619c 	movw	r1, #3740	@ 0xe9c
 8005b30:	48b1      	ldr	r0, [pc, #708]	@ (8005df8 <UART_SetConfig+0x354>)
 8005b32:	f7fc fb9d 	bl	8002270 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b46:	68d9      	ldr	r1, [r3, #12]
 8005b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	ea40 0301 	orr.w	r3, r0, r1
 8005b52:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b58:	689a      	ldr	r2, [r3, #8]
 8005b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	431a      	orrs	r2, r3
 8005b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b6e:	69db      	ldr	r3, [r3, #28]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68db      	ldr	r3, [r3, #12]
 8005b7e:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b82:	f021 010c 	bic.w	r1, r1, #12
 8005b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b90:	430b      	orrs	r3, r1
 8005b92:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	6999      	ldr	r1, [r3, #24]
 8005ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	ea40 0301 	orr.w	r3, r0, r1
 8005bb0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	4b90      	ldr	r3, [pc, #576]	@ (8005dfc <UART_SetConfig+0x358>)
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d005      	beq.n	8005bca <UART_SetConfig+0x126>
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	4b8e      	ldr	r3, [pc, #568]	@ (8005e00 <UART_SetConfig+0x35c>)
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d104      	bne.n	8005bd4 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005bca:	f7fe ff0f 	bl	80049ec <HAL_RCC_GetPCLK2Freq>
 8005bce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005bd2:	e003      	b.n	8005bdc <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bd4:	f7fe fef6 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 8005bd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005be6:	f040 810f 	bne.w	8005e08 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005bf4:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005bf8:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005bfc:	4622      	mov	r2, r4
 8005bfe:	462b      	mov	r3, r5
 8005c00:	1891      	adds	r1, r2, r2
 8005c02:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c04:	415b      	adcs	r3, r3
 8005c06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	eb12 0801 	adds.w	r8, r2, r1
 8005c12:	4629      	mov	r1, r5
 8005c14:	eb43 0901 	adc.w	r9, r3, r1
 8005c18:	f04f 0200 	mov.w	r2, #0
 8005c1c:	f04f 0300 	mov.w	r3, #0
 8005c20:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c24:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c28:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c2c:	4690      	mov	r8, r2
 8005c2e:	4699      	mov	r9, r3
 8005c30:	4623      	mov	r3, r4
 8005c32:	eb18 0303 	adds.w	r3, r8, r3
 8005c36:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c3a:	462b      	mov	r3, r5
 8005c3c:	eb49 0303 	adc.w	r3, r9, r3
 8005c40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c50:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c54:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c58:	460b      	mov	r3, r1
 8005c5a:	18db      	adds	r3, r3, r3
 8005c5c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c5e:	4613      	mov	r3, r2
 8005c60:	eb42 0303 	adc.w	r3, r2, r3
 8005c64:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c66:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c6a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c6e:	f7fa fb1f 	bl	80002b0 <__aeabi_uldivmod>
 8005c72:	4602      	mov	r2, r0
 8005c74:	460b      	mov	r3, r1
 8005c76:	4b63      	ldr	r3, [pc, #396]	@ (8005e04 <UART_SetConfig+0x360>)
 8005c78:	fba3 2302 	umull	r2, r3, r3, r2
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	011c      	lsls	r4, r3, #4
 8005c80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c84:	2200      	movs	r2, #0
 8005c86:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c8a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c8e:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c92:	4642      	mov	r2, r8
 8005c94:	464b      	mov	r3, r9
 8005c96:	1891      	adds	r1, r2, r2
 8005c98:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c9a:	415b      	adcs	r3, r3
 8005c9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ca2:	4641      	mov	r1, r8
 8005ca4:	eb12 0a01 	adds.w	sl, r2, r1
 8005ca8:	4649      	mov	r1, r9
 8005caa:	eb43 0b01 	adc.w	fp, r3, r1
 8005cae:	f04f 0200 	mov.w	r2, #0
 8005cb2:	f04f 0300 	mov.w	r3, #0
 8005cb6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cbe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cc2:	4692      	mov	sl, r2
 8005cc4:	469b      	mov	fp, r3
 8005cc6:	4643      	mov	r3, r8
 8005cc8:	eb1a 0303 	adds.w	r3, sl, r3
 8005ccc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cd0:	464b      	mov	r3, r9
 8005cd2:	eb4b 0303 	adc.w	r3, fp, r3
 8005cd6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ce6:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005cea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005cee:	460b      	mov	r3, r1
 8005cf0:	18db      	adds	r3, r3, r3
 8005cf2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	eb42 0303 	adc.w	r3, r2, r3
 8005cfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cfc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d00:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d04:	f7fa fad4 	bl	80002b0 <__aeabi_uldivmod>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	4b3d      	ldr	r3, [pc, #244]	@ (8005e04 <UART_SetConfig+0x360>)
 8005d10:	fba3 2301 	umull	r2, r3, r3, r1
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	2264      	movs	r2, #100	@ 0x64
 8005d18:	fb02 f303 	mul.w	r3, r2, r3
 8005d1c:	1acb      	subs	r3, r1, r3
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d24:	4b37      	ldr	r3, [pc, #220]	@ (8005e04 <UART_SetConfig+0x360>)
 8005d26:	fba3 2302 	umull	r2, r3, r3, r2
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d32:	441c      	add	r4, r3
 8005d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d3e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d42:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d46:	4642      	mov	r2, r8
 8005d48:	464b      	mov	r3, r9
 8005d4a:	1891      	adds	r1, r2, r2
 8005d4c:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d4e:	415b      	adcs	r3, r3
 8005d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d52:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d56:	4641      	mov	r1, r8
 8005d58:	1851      	adds	r1, r2, r1
 8005d5a:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d5c:	4649      	mov	r1, r9
 8005d5e:	414b      	adcs	r3, r1
 8005d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d62:	f04f 0200 	mov.w	r2, #0
 8005d66:	f04f 0300 	mov.w	r3, #0
 8005d6a:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d6e:	4659      	mov	r1, fp
 8005d70:	00cb      	lsls	r3, r1, #3
 8005d72:	4651      	mov	r1, sl
 8005d74:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d78:	4651      	mov	r1, sl
 8005d7a:	00ca      	lsls	r2, r1, #3
 8005d7c:	4610      	mov	r0, r2
 8005d7e:	4619      	mov	r1, r3
 8005d80:	4603      	mov	r3, r0
 8005d82:	4642      	mov	r2, r8
 8005d84:	189b      	adds	r3, r3, r2
 8005d86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d8a:	464b      	mov	r3, r9
 8005d8c:	460a      	mov	r2, r1
 8005d8e:	eb42 0303 	adc.w	r3, r2, r3
 8005d92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005da2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005da6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005daa:	460b      	mov	r3, r1
 8005dac:	18db      	adds	r3, r3, r3
 8005dae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005db0:	4613      	mov	r3, r2
 8005db2:	eb42 0303 	adc.w	r3, r2, r3
 8005db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005db8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dbc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005dc0:	f7fa fa76 	bl	80002b0 <__aeabi_uldivmod>
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8005e04 <UART_SetConfig+0x360>)
 8005dca:	fba3 1302 	umull	r1, r3, r3, r2
 8005dce:	095b      	lsrs	r3, r3, #5
 8005dd0:	2164      	movs	r1, #100	@ 0x64
 8005dd2:	fb01 f303 	mul.w	r3, r1, r3
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	3332      	adds	r3, #50	@ 0x32
 8005ddc:	4a09      	ldr	r2, [pc, #36]	@ (8005e04 <UART_SetConfig+0x360>)
 8005dde:	fba2 2303 	umull	r2, r3, r2, r3
 8005de2:	095b      	lsrs	r3, r3, #5
 8005de4:	f003 0207 	and.w	r2, r3, #7
 8005de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4422      	add	r2, r4
 8005df0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005df2:	e109      	b.n	8006008 <UART_SetConfig+0x564>
 8005df4:	00a037a0 	.word	0x00a037a0
 8005df8:	08007a40 	.word	0x08007a40
 8005dfc:	40011000 	.word	0x40011000
 8005e00:	40011400 	.word	0x40011400
 8005e04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e1a:	4642      	mov	r2, r8
 8005e1c:	464b      	mov	r3, r9
 8005e1e:	1891      	adds	r1, r2, r2
 8005e20:	6239      	str	r1, [r7, #32]
 8005e22:	415b      	adcs	r3, r3
 8005e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e2a:	4641      	mov	r1, r8
 8005e2c:	1854      	adds	r4, r2, r1
 8005e2e:	4649      	mov	r1, r9
 8005e30:	eb43 0501 	adc.w	r5, r3, r1
 8005e34:	f04f 0200 	mov.w	r2, #0
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	00eb      	lsls	r3, r5, #3
 8005e3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e42:	00e2      	lsls	r2, r4, #3
 8005e44:	4614      	mov	r4, r2
 8005e46:	461d      	mov	r5, r3
 8005e48:	4643      	mov	r3, r8
 8005e4a:	18e3      	adds	r3, r4, r3
 8005e4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e50:	464b      	mov	r3, r9
 8005e52:	eb45 0303 	adc.w	r3, r5, r3
 8005e56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e6a:	f04f 0200 	mov.w	r2, #0
 8005e6e:	f04f 0300 	mov.w	r3, #0
 8005e72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e76:	4629      	mov	r1, r5
 8005e78:	008b      	lsls	r3, r1, #2
 8005e7a:	4621      	mov	r1, r4
 8005e7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e80:	4621      	mov	r1, r4
 8005e82:	008a      	lsls	r2, r1, #2
 8005e84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e88:	f7fa fa12 	bl	80002b0 <__aeabi_uldivmod>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4b60      	ldr	r3, [pc, #384]	@ (8006014 <UART_SetConfig+0x570>)
 8005e92:	fba3 2302 	umull	r2, r3, r3, r2
 8005e96:	095b      	lsrs	r3, r3, #5
 8005e98:	011c      	lsls	r4, r3, #4
 8005e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ea4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ea8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005eac:	4642      	mov	r2, r8
 8005eae:	464b      	mov	r3, r9
 8005eb0:	1891      	adds	r1, r2, r2
 8005eb2:	61b9      	str	r1, [r7, #24]
 8005eb4:	415b      	adcs	r3, r3
 8005eb6:	61fb      	str	r3, [r7, #28]
 8005eb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ebc:	4641      	mov	r1, r8
 8005ebe:	1851      	adds	r1, r2, r1
 8005ec0:	6139      	str	r1, [r7, #16]
 8005ec2:	4649      	mov	r1, r9
 8005ec4:	414b      	adcs	r3, r1
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	f04f 0200 	mov.w	r2, #0
 8005ecc:	f04f 0300 	mov.w	r3, #0
 8005ed0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ed4:	4659      	mov	r1, fp
 8005ed6:	00cb      	lsls	r3, r1, #3
 8005ed8:	4651      	mov	r1, sl
 8005eda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ede:	4651      	mov	r1, sl
 8005ee0:	00ca      	lsls	r2, r1, #3
 8005ee2:	4610      	mov	r0, r2
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	4642      	mov	r2, r8
 8005eea:	189b      	adds	r3, r3, r2
 8005eec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ef0:	464b      	mov	r3, r9
 8005ef2:	460a      	mov	r2, r1
 8005ef4:	eb42 0303 	adc.w	r3, r2, r3
 8005ef8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f08:	f04f 0200 	mov.w	r2, #0
 8005f0c:	f04f 0300 	mov.w	r3, #0
 8005f10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f14:	4649      	mov	r1, r9
 8005f16:	008b      	lsls	r3, r1, #2
 8005f18:	4641      	mov	r1, r8
 8005f1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f1e:	4641      	mov	r1, r8
 8005f20:	008a      	lsls	r2, r1, #2
 8005f22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f26:	f7fa f9c3 	bl	80002b0 <__aeabi_uldivmod>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4611      	mov	r1, r2
 8005f30:	4b38      	ldr	r3, [pc, #224]	@ (8006014 <UART_SetConfig+0x570>)
 8005f32:	fba3 2301 	umull	r2, r3, r3, r1
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	2264      	movs	r2, #100	@ 0x64
 8005f3a:	fb02 f303 	mul.w	r3, r2, r3
 8005f3e:	1acb      	subs	r3, r1, r3
 8005f40:	011b      	lsls	r3, r3, #4
 8005f42:	3332      	adds	r3, #50	@ 0x32
 8005f44:	4a33      	ldr	r2, [pc, #204]	@ (8006014 <UART_SetConfig+0x570>)
 8005f46:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4a:	095b      	lsrs	r3, r3, #5
 8005f4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f50:	441c      	add	r4, r3
 8005f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f56:	2200      	movs	r2, #0
 8005f58:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f60:	4642      	mov	r2, r8
 8005f62:	464b      	mov	r3, r9
 8005f64:	1891      	adds	r1, r2, r2
 8005f66:	60b9      	str	r1, [r7, #8]
 8005f68:	415b      	adcs	r3, r3
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f70:	4641      	mov	r1, r8
 8005f72:	1851      	adds	r1, r2, r1
 8005f74:	6039      	str	r1, [r7, #0]
 8005f76:	4649      	mov	r1, r9
 8005f78:	414b      	adcs	r3, r1
 8005f7a:	607b      	str	r3, [r7, #4]
 8005f7c:	f04f 0200 	mov.w	r2, #0
 8005f80:	f04f 0300 	mov.w	r3, #0
 8005f84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f88:	4659      	mov	r1, fp
 8005f8a:	00cb      	lsls	r3, r1, #3
 8005f8c:	4651      	mov	r1, sl
 8005f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f92:	4651      	mov	r1, sl
 8005f94:	00ca      	lsls	r2, r1, #3
 8005f96:	4610      	mov	r0, r2
 8005f98:	4619      	mov	r1, r3
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	4642      	mov	r2, r8
 8005f9e:	189b      	adds	r3, r3, r2
 8005fa0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fa2:	464b      	mov	r3, r9
 8005fa4:	460a      	mov	r2, r1
 8005fa6:	eb42 0303 	adc.w	r3, r2, r3
 8005faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fb6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005fb8:	f04f 0200 	mov.w	r2, #0
 8005fbc:	f04f 0300 	mov.w	r3, #0
 8005fc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005fc4:	4649      	mov	r1, r9
 8005fc6:	008b      	lsls	r3, r1, #2
 8005fc8:	4641      	mov	r1, r8
 8005fca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fce:	4641      	mov	r1, r8
 8005fd0:	008a      	lsls	r2, r1, #2
 8005fd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005fd6:	f7fa f96b 	bl	80002b0 <__aeabi_uldivmod>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	4b0d      	ldr	r3, [pc, #52]	@ (8006014 <UART_SetConfig+0x570>)
 8005fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8005fe4:	095b      	lsrs	r3, r3, #5
 8005fe6:	2164      	movs	r1, #100	@ 0x64
 8005fe8:	fb01 f303 	mul.w	r3, r1, r3
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	3332      	adds	r3, #50	@ 0x32
 8005ff2:	4a08      	ldr	r2, [pc, #32]	@ (8006014 <UART_SetConfig+0x570>)
 8005ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ff8:	095b      	lsrs	r3, r3, #5
 8005ffa:	f003 020f 	and.w	r2, r3, #15
 8005ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4422      	add	r2, r4
 8006006:	609a      	str	r2, [r3, #8]
}
 8006008:	bf00      	nop
 800600a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800600e:	46bd      	mov	sp, r7
 8006010:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006014:	51eb851f 	.word	0x51eb851f

08006018 <sniprintf>:
 8006018:	b40c      	push	{r2, r3}
 800601a:	b530      	push	{r4, r5, lr}
 800601c:	4b18      	ldr	r3, [pc, #96]	@ (8006080 <sniprintf+0x68>)
 800601e:	1e0c      	subs	r4, r1, #0
 8006020:	681d      	ldr	r5, [r3, #0]
 8006022:	b09d      	sub	sp, #116	@ 0x74
 8006024:	da08      	bge.n	8006038 <sniprintf+0x20>
 8006026:	238b      	movs	r3, #139	@ 0x8b
 8006028:	602b      	str	r3, [r5, #0]
 800602a:	f04f 30ff 	mov.w	r0, #4294967295
 800602e:	b01d      	add	sp, #116	@ 0x74
 8006030:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006034:	b002      	add	sp, #8
 8006036:	4770      	bx	lr
 8006038:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800603c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006046:	bf14      	ite	ne
 8006048:	f104 33ff 	addne.w	r3, r4, #4294967295
 800604c:	4623      	moveq	r3, r4
 800604e:	9304      	str	r3, [sp, #16]
 8006050:	9307      	str	r3, [sp, #28]
 8006052:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006056:	9002      	str	r0, [sp, #8]
 8006058:	9006      	str	r0, [sp, #24]
 800605a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800605e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006060:	ab21      	add	r3, sp, #132	@ 0x84
 8006062:	a902      	add	r1, sp, #8
 8006064:	4628      	mov	r0, r5
 8006066:	9301      	str	r3, [sp, #4]
 8006068:	f000 fa42 	bl	80064f0 <_svfiprintf_r>
 800606c:	1c43      	adds	r3, r0, #1
 800606e:	bfbc      	itt	lt
 8006070:	238b      	movlt	r3, #139	@ 0x8b
 8006072:	602b      	strlt	r3, [r5, #0]
 8006074:	2c00      	cmp	r4, #0
 8006076:	d0da      	beq.n	800602e <sniprintf+0x16>
 8006078:	9b02      	ldr	r3, [sp, #8]
 800607a:	2200      	movs	r2, #0
 800607c:	701a      	strb	r2, [r3, #0]
 800607e:	e7d6      	b.n	800602e <sniprintf+0x16>
 8006080:	20000040 	.word	0x20000040

08006084 <siprintf>:
 8006084:	b40e      	push	{r1, r2, r3}
 8006086:	b510      	push	{r4, lr}
 8006088:	b09d      	sub	sp, #116	@ 0x74
 800608a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800608c:	9002      	str	r0, [sp, #8]
 800608e:	9006      	str	r0, [sp, #24]
 8006090:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006094:	480a      	ldr	r0, [pc, #40]	@ (80060c0 <siprintf+0x3c>)
 8006096:	9107      	str	r1, [sp, #28]
 8006098:	9104      	str	r1, [sp, #16]
 800609a:	490a      	ldr	r1, [pc, #40]	@ (80060c4 <siprintf+0x40>)
 800609c:	f853 2b04 	ldr.w	r2, [r3], #4
 80060a0:	9105      	str	r1, [sp, #20]
 80060a2:	2400      	movs	r4, #0
 80060a4:	a902      	add	r1, sp, #8
 80060a6:	6800      	ldr	r0, [r0, #0]
 80060a8:	9301      	str	r3, [sp, #4]
 80060aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80060ac:	f000 fa20 	bl	80064f0 <_svfiprintf_r>
 80060b0:	9b02      	ldr	r3, [sp, #8]
 80060b2:	701c      	strb	r4, [r3, #0]
 80060b4:	b01d      	add	sp, #116	@ 0x74
 80060b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ba:	b003      	add	sp, #12
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	20000040 	.word	0x20000040
 80060c4:	ffff0208 	.word	0xffff0208

080060c8 <siscanf>:
 80060c8:	b40e      	push	{r1, r2, r3}
 80060ca:	b570      	push	{r4, r5, r6, lr}
 80060cc:	b09d      	sub	sp, #116	@ 0x74
 80060ce:	ac21      	add	r4, sp, #132	@ 0x84
 80060d0:	2500      	movs	r5, #0
 80060d2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80060d6:	f854 6b04 	ldr.w	r6, [r4], #4
 80060da:	f8ad 2014 	strh.w	r2, [sp, #20]
 80060de:	951b      	str	r5, [sp, #108]	@ 0x6c
 80060e0:	9002      	str	r0, [sp, #8]
 80060e2:	9006      	str	r0, [sp, #24]
 80060e4:	f7fa f886 	bl	80001f4 <strlen>
 80060e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006118 <siscanf+0x50>)
 80060ea:	9003      	str	r0, [sp, #12]
 80060ec:	9007      	str	r0, [sp, #28]
 80060ee:	480b      	ldr	r0, [pc, #44]	@ (800611c <siscanf+0x54>)
 80060f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80060f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80060fa:	4632      	mov	r2, r6
 80060fc:	4623      	mov	r3, r4
 80060fe:	a902      	add	r1, sp, #8
 8006100:	6800      	ldr	r0, [r0, #0]
 8006102:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006104:	9514      	str	r5, [sp, #80]	@ 0x50
 8006106:	9401      	str	r4, [sp, #4]
 8006108:	f000 fb44 	bl	8006794 <__ssvfiscanf_r>
 800610c:	b01d      	add	sp, #116	@ 0x74
 800610e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006112:	b003      	add	sp, #12
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	08006121 	.word	0x08006121
 800611c:	20000040 	.word	0x20000040

08006120 <__seofread>:
 8006120:	2000      	movs	r0, #0
 8006122:	4770      	bx	lr

08006124 <memcmp>:
 8006124:	b510      	push	{r4, lr}
 8006126:	3901      	subs	r1, #1
 8006128:	4402      	add	r2, r0
 800612a:	4290      	cmp	r0, r2
 800612c:	d101      	bne.n	8006132 <memcmp+0xe>
 800612e:	2000      	movs	r0, #0
 8006130:	e005      	b.n	800613e <memcmp+0x1a>
 8006132:	7803      	ldrb	r3, [r0, #0]
 8006134:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006138:	42a3      	cmp	r3, r4
 800613a:	d001      	beq.n	8006140 <memcmp+0x1c>
 800613c:	1b18      	subs	r0, r3, r4
 800613e:	bd10      	pop	{r4, pc}
 8006140:	3001      	adds	r0, #1
 8006142:	e7f2      	b.n	800612a <memcmp+0x6>

08006144 <memset>:
 8006144:	4402      	add	r2, r0
 8006146:	4603      	mov	r3, r0
 8006148:	4293      	cmp	r3, r2
 800614a:	d100      	bne.n	800614e <memset+0xa>
 800614c:	4770      	bx	lr
 800614e:	f803 1b01 	strb.w	r1, [r3], #1
 8006152:	e7f9      	b.n	8006148 <memset+0x4>

08006154 <strncmp>:
 8006154:	b510      	push	{r4, lr}
 8006156:	b16a      	cbz	r2, 8006174 <strncmp+0x20>
 8006158:	3901      	subs	r1, #1
 800615a:	1884      	adds	r4, r0, r2
 800615c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006160:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006164:	429a      	cmp	r2, r3
 8006166:	d103      	bne.n	8006170 <strncmp+0x1c>
 8006168:	42a0      	cmp	r0, r4
 800616a:	d001      	beq.n	8006170 <strncmp+0x1c>
 800616c:	2a00      	cmp	r2, #0
 800616e:	d1f5      	bne.n	800615c <strncmp+0x8>
 8006170:	1ad0      	subs	r0, r2, r3
 8006172:	bd10      	pop	{r4, pc}
 8006174:	4610      	mov	r0, r2
 8006176:	e7fc      	b.n	8006172 <strncmp+0x1e>

08006178 <strncpy>:
 8006178:	b510      	push	{r4, lr}
 800617a:	3901      	subs	r1, #1
 800617c:	4603      	mov	r3, r0
 800617e:	b132      	cbz	r2, 800618e <strncpy+0x16>
 8006180:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006184:	f803 4b01 	strb.w	r4, [r3], #1
 8006188:	3a01      	subs	r2, #1
 800618a:	2c00      	cmp	r4, #0
 800618c:	d1f7      	bne.n	800617e <strncpy+0x6>
 800618e:	441a      	add	r2, r3
 8006190:	2100      	movs	r1, #0
 8006192:	4293      	cmp	r3, r2
 8006194:	d100      	bne.n	8006198 <strncpy+0x20>
 8006196:	bd10      	pop	{r4, pc}
 8006198:	f803 1b01 	strb.w	r1, [r3], #1
 800619c:	e7f9      	b.n	8006192 <strncpy+0x1a>

0800619e <strstr>:
 800619e:	780a      	ldrb	r2, [r1, #0]
 80061a0:	b570      	push	{r4, r5, r6, lr}
 80061a2:	b96a      	cbnz	r2, 80061c0 <strstr+0x22>
 80061a4:	bd70      	pop	{r4, r5, r6, pc}
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d109      	bne.n	80061be <strstr+0x20>
 80061aa:	460c      	mov	r4, r1
 80061ac:	4605      	mov	r5, r0
 80061ae:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d0f6      	beq.n	80061a4 <strstr+0x6>
 80061b6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80061ba:	429e      	cmp	r6, r3
 80061bc:	d0f7      	beq.n	80061ae <strstr+0x10>
 80061be:	3001      	adds	r0, #1
 80061c0:	7803      	ldrb	r3, [r0, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1ef      	bne.n	80061a6 <strstr+0x8>
 80061c6:	4618      	mov	r0, r3
 80061c8:	e7ec      	b.n	80061a4 <strstr+0x6>
	...

080061cc <__errno>:
 80061cc:	4b01      	ldr	r3, [pc, #4]	@ (80061d4 <__errno+0x8>)
 80061ce:	6818      	ldr	r0, [r3, #0]
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	20000040 	.word	0x20000040

080061d8 <__libc_init_array>:
 80061d8:	b570      	push	{r4, r5, r6, lr}
 80061da:	4b0d      	ldr	r3, [pc, #52]	@ (8006210 <__libc_init_array+0x38>)
 80061dc:	4d0d      	ldr	r5, [pc, #52]	@ (8006214 <__libc_init_array+0x3c>)
 80061de:	1b5b      	subs	r3, r3, r5
 80061e0:	109c      	asrs	r4, r3, #2
 80061e2:	2600      	movs	r6, #0
 80061e4:	42a6      	cmp	r6, r4
 80061e6:	d109      	bne.n	80061fc <__libc_init_array+0x24>
 80061e8:	f001 f8f0 	bl	80073cc <_init>
 80061ec:	4d0a      	ldr	r5, [pc, #40]	@ (8006218 <__libc_init_array+0x40>)
 80061ee:	4b0b      	ldr	r3, [pc, #44]	@ (800621c <__libc_init_array+0x44>)
 80061f0:	1b5b      	subs	r3, r3, r5
 80061f2:	109c      	asrs	r4, r3, #2
 80061f4:	2600      	movs	r6, #0
 80061f6:	42a6      	cmp	r6, r4
 80061f8:	d105      	bne.n	8006206 <__libc_init_array+0x2e>
 80061fa:	bd70      	pop	{r4, r5, r6, pc}
 80061fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006200:	4798      	blx	r3
 8006202:	3601      	adds	r6, #1
 8006204:	e7ee      	b.n	80061e4 <__libc_init_array+0xc>
 8006206:	f855 3b04 	ldr.w	r3, [r5], #4
 800620a:	4798      	blx	r3
 800620c:	3601      	adds	r6, #1
 800620e:	e7f2      	b.n	80061f6 <__libc_init_array+0x1e>
 8006210:	08007d8c 	.word	0x08007d8c
 8006214:	08007d8c 	.word	0x08007d8c
 8006218:	08007d8c 	.word	0x08007d8c
 800621c:	08007d90 	.word	0x08007d90

08006220 <__retarget_lock_acquire_recursive>:
 8006220:	4770      	bx	lr

08006222 <__retarget_lock_release_recursive>:
 8006222:	4770      	bx	lr

08006224 <memcpy>:
 8006224:	440a      	add	r2, r1
 8006226:	4291      	cmp	r1, r2
 8006228:	f100 33ff 	add.w	r3, r0, #4294967295
 800622c:	d100      	bne.n	8006230 <memcpy+0xc>
 800622e:	4770      	bx	lr
 8006230:	b510      	push	{r4, lr}
 8006232:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006236:	f803 4f01 	strb.w	r4, [r3, #1]!
 800623a:	4291      	cmp	r1, r2
 800623c:	d1f9      	bne.n	8006232 <memcpy+0xe>
 800623e:	bd10      	pop	{r4, pc}

08006240 <_free_r>:
 8006240:	b538      	push	{r3, r4, r5, lr}
 8006242:	4605      	mov	r5, r0
 8006244:	2900      	cmp	r1, #0
 8006246:	d041      	beq.n	80062cc <_free_r+0x8c>
 8006248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800624c:	1f0c      	subs	r4, r1, #4
 800624e:	2b00      	cmp	r3, #0
 8006250:	bfb8      	it	lt
 8006252:	18e4      	addlt	r4, r4, r3
 8006254:	f000 f8e0 	bl	8006418 <__malloc_lock>
 8006258:	4a1d      	ldr	r2, [pc, #116]	@ (80062d0 <_free_r+0x90>)
 800625a:	6813      	ldr	r3, [r2, #0]
 800625c:	b933      	cbnz	r3, 800626c <_free_r+0x2c>
 800625e:	6063      	str	r3, [r4, #4]
 8006260:	6014      	str	r4, [r2, #0]
 8006262:	4628      	mov	r0, r5
 8006264:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006268:	f000 b8dc 	b.w	8006424 <__malloc_unlock>
 800626c:	42a3      	cmp	r3, r4
 800626e:	d908      	bls.n	8006282 <_free_r+0x42>
 8006270:	6820      	ldr	r0, [r4, #0]
 8006272:	1821      	adds	r1, r4, r0
 8006274:	428b      	cmp	r3, r1
 8006276:	bf01      	itttt	eq
 8006278:	6819      	ldreq	r1, [r3, #0]
 800627a:	685b      	ldreq	r3, [r3, #4]
 800627c:	1809      	addeq	r1, r1, r0
 800627e:	6021      	streq	r1, [r4, #0]
 8006280:	e7ed      	b.n	800625e <_free_r+0x1e>
 8006282:	461a      	mov	r2, r3
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	b10b      	cbz	r3, 800628c <_free_r+0x4c>
 8006288:	42a3      	cmp	r3, r4
 800628a:	d9fa      	bls.n	8006282 <_free_r+0x42>
 800628c:	6811      	ldr	r1, [r2, #0]
 800628e:	1850      	adds	r0, r2, r1
 8006290:	42a0      	cmp	r0, r4
 8006292:	d10b      	bne.n	80062ac <_free_r+0x6c>
 8006294:	6820      	ldr	r0, [r4, #0]
 8006296:	4401      	add	r1, r0
 8006298:	1850      	adds	r0, r2, r1
 800629a:	4283      	cmp	r3, r0
 800629c:	6011      	str	r1, [r2, #0]
 800629e:	d1e0      	bne.n	8006262 <_free_r+0x22>
 80062a0:	6818      	ldr	r0, [r3, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	6053      	str	r3, [r2, #4]
 80062a6:	4408      	add	r0, r1
 80062a8:	6010      	str	r0, [r2, #0]
 80062aa:	e7da      	b.n	8006262 <_free_r+0x22>
 80062ac:	d902      	bls.n	80062b4 <_free_r+0x74>
 80062ae:	230c      	movs	r3, #12
 80062b0:	602b      	str	r3, [r5, #0]
 80062b2:	e7d6      	b.n	8006262 <_free_r+0x22>
 80062b4:	6820      	ldr	r0, [r4, #0]
 80062b6:	1821      	adds	r1, r4, r0
 80062b8:	428b      	cmp	r3, r1
 80062ba:	bf04      	itt	eq
 80062bc:	6819      	ldreq	r1, [r3, #0]
 80062be:	685b      	ldreq	r3, [r3, #4]
 80062c0:	6063      	str	r3, [r4, #4]
 80062c2:	bf04      	itt	eq
 80062c4:	1809      	addeq	r1, r1, r0
 80062c6:	6021      	streq	r1, [r4, #0]
 80062c8:	6054      	str	r4, [r2, #4]
 80062ca:	e7ca      	b.n	8006262 <_free_r+0x22>
 80062cc:	bd38      	pop	{r3, r4, r5, pc}
 80062ce:	bf00      	nop
 80062d0:	20001598 	.word	0x20001598

080062d4 <sbrk_aligned>:
 80062d4:	b570      	push	{r4, r5, r6, lr}
 80062d6:	4e0f      	ldr	r6, [pc, #60]	@ (8006314 <sbrk_aligned+0x40>)
 80062d8:	460c      	mov	r4, r1
 80062da:	6831      	ldr	r1, [r6, #0]
 80062dc:	4605      	mov	r5, r0
 80062de:	b911      	cbnz	r1, 80062e6 <sbrk_aligned+0x12>
 80062e0:	f000 ff42 	bl	8007168 <_sbrk_r>
 80062e4:	6030      	str	r0, [r6, #0]
 80062e6:	4621      	mov	r1, r4
 80062e8:	4628      	mov	r0, r5
 80062ea:	f000 ff3d 	bl	8007168 <_sbrk_r>
 80062ee:	1c43      	adds	r3, r0, #1
 80062f0:	d103      	bne.n	80062fa <sbrk_aligned+0x26>
 80062f2:	f04f 34ff 	mov.w	r4, #4294967295
 80062f6:	4620      	mov	r0, r4
 80062f8:	bd70      	pop	{r4, r5, r6, pc}
 80062fa:	1cc4      	adds	r4, r0, #3
 80062fc:	f024 0403 	bic.w	r4, r4, #3
 8006300:	42a0      	cmp	r0, r4
 8006302:	d0f8      	beq.n	80062f6 <sbrk_aligned+0x22>
 8006304:	1a21      	subs	r1, r4, r0
 8006306:	4628      	mov	r0, r5
 8006308:	f000 ff2e 	bl	8007168 <_sbrk_r>
 800630c:	3001      	adds	r0, #1
 800630e:	d1f2      	bne.n	80062f6 <sbrk_aligned+0x22>
 8006310:	e7ef      	b.n	80062f2 <sbrk_aligned+0x1e>
 8006312:	bf00      	nop
 8006314:	20001594 	.word	0x20001594

08006318 <_malloc_r>:
 8006318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800631c:	1ccd      	adds	r5, r1, #3
 800631e:	f025 0503 	bic.w	r5, r5, #3
 8006322:	3508      	adds	r5, #8
 8006324:	2d0c      	cmp	r5, #12
 8006326:	bf38      	it	cc
 8006328:	250c      	movcc	r5, #12
 800632a:	2d00      	cmp	r5, #0
 800632c:	4606      	mov	r6, r0
 800632e:	db01      	blt.n	8006334 <_malloc_r+0x1c>
 8006330:	42a9      	cmp	r1, r5
 8006332:	d904      	bls.n	800633e <_malloc_r+0x26>
 8006334:	230c      	movs	r3, #12
 8006336:	6033      	str	r3, [r6, #0]
 8006338:	2000      	movs	r0, #0
 800633a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800633e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006414 <_malloc_r+0xfc>
 8006342:	f000 f869 	bl	8006418 <__malloc_lock>
 8006346:	f8d8 3000 	ldr.w	r3, [r8]
 800634a:	461c      	mov	r4, r3
 800634c:	bb44      	cbnz	r4, 80063a0 <_malloc_r+0x88>
 800634e:	4629      	mov	r1, r5
 8006350:	4630      	mov	r0, r6
 8006352:	f7ff ffbf 	bl	80062d4 <sbrk_aligned>
 8006356:	1c43      	adds	r3, r0, #1
 8006358:	4604      	mov	r4, r0
 800635a:	d158      	bne.n	800640e <_malloc_r+0xf6>
 800635c:	f8d8 4000 	ldr.w	r4, [r8]
 8006360:	4627      	mov	r7, r4
 8006362:	2f00      	cmp	r7, #0
 8006364:	d143      	bne.n	80063ee <_malloc_r+0xd6>
 8006366:	2c00      	cmp	r4, #0
 8006368:	d04b      	beq.n	8006402 <_malloc_r+0xea>
 800636a:	6823      	ldr	r3, [r4, #0]
 800636c:	4639      	mov	r1, r7
 800636e:	4630      	mov	r0, r6
 8006370:	eb04 0903 	add.w	r9, r4, r3
 8006374:	f000 fef8 	bl	8007168 <_sbrk_r>
 8006378:	4581      	cmp	r9, r0
 800637a:	d142      	bne.n	8006402 <_malloc_r+0xea>
 800637c:	6821      	ldr	r1, [r4, #0]
 800637e:	1a6d      	subs	r5, r5, r1
 8006380:	4629      	mov	r1, r5
 8006382:	4630      	mov	r0, r6
 8006384:	f7ff ffa6 	bl	80062d4 <sbrk_aligned>
 8006388:	3001      	adds	r0, #1
 800638a:	d03a      	beq.n	8006402 <_malloc_r+0xea>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	442b      	add	r3, r5
 8006390:	6023      	str	r3, [r4, #0]
 8006392:	f8d8 3000 	ldr.w	r3, [r8]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	bb62      	cbnz	r2, 80063f4 <_malloc_r+0xdc>
 800639a:	f8c8 7000 	str.w	r7, [r8]
 800639e:	e00f      	b.n	80063c0 <_malloc_r+0xa8>
 80063a0:	6822      	ldr	r2, [r4, #0]
 80063a2:	1b52      	subs	r2, r2, r5
 80063a4:	d420      	bmi.n	80063e8 <_malloc_r+0xd0>
 80063a6:	2a0b      	cmp	r2, #11
 80063a8:	d917      	bls.n	80063da <_malloc_r+0xc2>
 80063aa:	1961      	adds	r1, r4, r5
 80063ac:	42a3      	cmp	r3, r4
 80063ae:	6025      	str	r5, [r4, #0]
 80063b0:	bf18      	it	ne
 80063b2:	6059      	strne	r1, [r3, #4]
 80063b4:	6863      	ldr	r3, [r4, #4]
 80063b6:	bf08      	it	eq
 80063b8:	f8c8 1000 	streq.w	r1, [r8]
 80063bc:	5162      	str	r2, [r4, r5]
 80063be:	604b      	str	r3, [r1, #4]
 80063c0:	4630      	mov	r0, r6
 80063c2:	f000 f82f 	bl	8006424 <__malloc_unlock>
 80063c6:	f104 000b 	add.w	r0, r4, #11
 80063ca:	1d23      	adds	r3, r4, #4
 80063cc:	f020 0007 	bic.w	r0, r0, #7
 80063d0:	1ac2      	subs	r2, r0, r3
 80063d2:	bf1c      	itt	ne
 80063d4:	1a1b      	subne	r3, r3, r0
 80063d6:	50a3      	strne	r3, [r4, r2]
 80063d8:	e7af      	b.n	800633a <_malloc_r+0x22>
 80063da:	6862      	ldr	r2, [r4, #4]
 80063dc:	42a3      	cmp	r3, r4
 80063de:	bf0c      	ite	eq
 80063e0:	f8c8 2000 	streq.w	r2, [r8]
 80063e4:	605a      	strne	r2, [r3, #4]
 80063e6:	e7eb      	b.n	80063c0 <_malloc_r+0xa8>
 80063e8:	4623      	mov	r3, r4
 80063ea:	6864      	ldr	r4, [r4, #4]
 80063ec:	e7ae      	b.n	800634c <_malloc_r+0x34>
 80063ee:	463c      	mov	r4, r7
 80063f0:	687f      	ldr	r7, [r7, #4]
 80063f2:	e7b6      	b.n	8006362 <_malloc_r+0x4a>
 80063f4:	461a      	mov	r2, r3
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	42a3      	cmp	r3, r4
 80063fa:	d1fb      	bne.n	80063f4 <_malloc_r+0xdc>
 80063fc:	2300      	movs	r3, #0
 80063fe:	6053      	str	r3, [r2, #4]
 8006400:	e7de      	b.n	80063c0 <_malloc_r+0xa8>
 8006402:	230c      	movs	r3, #12
 8006404:	6033      	str	r3, [r6, #0]
 8006406:	4630      	mov	r0, r6
 8006408:	f000 f80c 	bl	8006424 <__malloc_unlock>
 800640c:	e794      	b.n	8006338 <_malloc_r+0x20>
 800640e:	6005      	str	r5, [r0, #0]
 8006410:	e7d6      	b.n	80063c0 <_malloc_r+0xa8>
 8006412:	bf00      	nop
 8006414:	20001598 	.word	0x20001598

08006418 <__malloc_lock>:
 8006418:	4801      	ldr	r0, [pc, #4]	@ (8006420 <__malloc_lock+0x8>)
 800641a:	f7ff bf01 	b.w	8006220 <__retarget_lock_acquire_recursive>
 800641e:	bf00      	nop
 8006420:	20001590 	.word	0x20001590

08006424 <__malloc_unlock>:
 8006424:	4801      	ldr	r0, [pc, #4]	@ (800642c <__malloc_unlock+0x8>)
 8006426:	f7ff befc 	b.w	8006222 <__retarget_lock_release_recursive>
 800642a:	bf00      	nop
 800642c:	20001590 	.word	0x20001590

08006430 <__ssputs_r>:
 8006430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006434:	688e      	ldr	r6, [r1, #8]
 8006436:	461f      	mov	r7, r3
 8006438:	42be      	cmp	r6, r7
 800643a:	4682      	mov	sl, r0
 800643c:	460c      	mov	r4, r1
 800643e:	4690      	mov	r8, r2
 8006440:	4633      	mov	r3, r6
 8006442:	d853      	bhi.n	80064ec <__ssputs_r+0xbc>
 8006444:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8006448:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 800644c:	d02b      	beq.n	80064a6 <__ssputs_r+0x76>
 800644e:	6965      	ldr	r5, [r4, #20]
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	6909      	ldr	r1, [r1, #16]
 8006454:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006458:	eba3 0901 	sub.w	r9, r3, r1
 800645c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006460:	1c7b      	adds	r3, r7, #1
 8006462:	106d      	asrs	r5, r5, #1
 8006464:	444b      	add	r3, r9
 8006466:	42ab      	cmp	r3, r5
 8006468:	462a      	mov	r2, r5
 800646a:	bf84      	itt	hi
 800646c:	461d      	movhi	r5, r3
 800646e:	462a      	movhi	r2, r5
 8006470:	0543      	lsls	r3, r0, #21
 8006472:	d527      	bpl.n	80064c4 <__ssputs_r+0x94>
 8006474:	4611      	mov	r1, r2
 8006476:	4650      	mov	r0, sl
 8006478:	f7ff ff4e 	bl	8006318 <_malloc_r>
 800647c:	4606      	mov	r6, r0
 800647e:	b358      	cbz	r0, 80064d8 <__ssputs_r+0xa8>
 8006480:	6921      	ldr	r1, [r4, #16]
 8006482:	464a      	mov	r2, r9
 8006484:	f7ff fece 	bl	8006224 <memcpy>
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800648e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006492:	81a3      	strh	r3, [r4, #12]
 8006494:	6126      	str	r6, [r4, #16]
 8006496:	6165      	str	r5, [r4, #20]
 8006498:	444e      	add	r6, r9
 800649a:	eba5 0509 	sub.w	r5, r5, r9
 800649e:	6026      	str	r6, [r4, #0]
 80064a0:	60a5      	str	r5, [r4, #8]
 80064a2:	463e      	mov	r6, r7
 80064a4:	463b      	mov	r3, r7
 80064a6:	461f      	mov	r7, r3
 80064a8:	6820      	ldr	r0, [r4, #0]
 80064aa:	463a      	mov	r2, r7
 80064ac:	4641      	mov	r1, r8
 80064ae:	f000 fe42 	bl	8007136 <memmove>
 80064b2:	68a3      	ldr	r3, [r4, #8]
 80064b4:	1b9b      	subs	r3, r3, r6
 80064b6:	60a3      	str	r3, [r4, #8]
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	443b      	add	r3, r7
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	2000      	movs	r0, #0
 80064c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c4:	4650      	mov	r0, sl
 80064c6:	f000 fe5f 	bl	8007188 <_realloc_r>
 80064ca:	4606      	mov	r6, r0
 80064cc:	2800      	cmp	r0, #0
 80064ce:	d1e1      	bne.n	8006494 <__ssputs_r+0x64>
 80064d0:	6921      	ldr	r1, [r4, #16]
 80064d2:	4650      	mov	r0, sl
 80064d4:	f7ff feb4 	bl	8006240 <_free_r>
 80064d8:	230c      	movs	r3, #12
 80064da:	f8ca 3000 	str.w	r3, [sl]
 80064de:	89a3      	ldrh	r3, [r4, #12]
 80064e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064e4:	81a3      	strh	r3, [r4, #12]
 80064e6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ea:	e7e9      	b.n	80064c0 <__ssputs_r+0x90>
 80064ec:	463e      	mov	r6, r7
 80064ee:	e7db      	b.n	80064a8 <__ssputs_r+0x78>

080064f0 <_svfiprintf_r>:
 80064f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f4:	461f      	mov	r7, r3
 80064f6:	898b      	ldrh	r3, [r1, #12]
 80064f8:	061b      	lsls	r3, r3, #24
 80064fa:	b09c      	sub	sp, #112	@ 0x70
 80064fc:	4606      	mov	r6, r0
 80064fe:	460d      	mov	r5, r1
 8006500:	4614      	mov	r4, r2
 8006502:	d510      	bpl.n	8006526 <_svfiprintf_r+0x36>
 8006504:	690b      	ldr	r3, [r1, #16]
 8006506:	b973      	cbnz	r3, 8006526 <_svfiprintf_r+0x36>
 8006508:	2140      	movs	r1, #64	@ 0x40
 800650a:	f7ff ff05 	bl	8006318 <_malloc_r>
 800650e:	6028      	str	r0, [r5, #0]
 8006510:	6128      	str	r0, [r5, #16]
 8006512:	b930      	cbnz	r0, 8006522 <_svfiprintf_r+0x32>
 8006514:	230c      	movs	r3, #12
 8006516:	6033      	str	r3, [r6, #0]
 8006518:	f04f 30ff 	mov.w	r0, #4294967295
 800651c:	b01c      	add	sp, #112	@ 0x70
 800651e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006522:	2340      	movs	r3, #64	@ 0x40
 8006524:	616b      	str	r3, [r5, #20]
 8006526:	2300      	movs	r3, #0
 8006528:	9309      	str	r3, [sp, #36]	@ 0x24
 800652a:	2320      	movs	r3, #32
 800652c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006530:	9703      	str	r7, [sp, #12]
 8006532:	2330      	movs	r3, #48	@ 0x30
 8006534:	4f65      	ldr	r7, [pc, #404]	@ (80066cc <_svfiprintf_r+0x1dc>)
 8006536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800653a:	f04f 0801 	mov.w	r8, #1
 800653e:	4623      	mov	r3, r4
 8006540:	4699      	mov	r9, r3
 8006542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006546:	b10a      	cbz	r2, 800654c <_svfiprintf_r+0x5c>
 8006548:	2a25      	cmp	r2, #37	@ 0x25
 800654a:	d1f9      	bne.n	8006540 <_svfiprintf_r+0x50>
 800654c:	ebb9 0a04 	subs.w	sl, r9, r4
 8006550:	d00b      	beq.n	800656a <_svfiprintf_r+0x7a>
 8006552:	4653      	mov	r3, sl
 8006554:	4622      	mov	r2, r4
 8006556:	4629      	mov	r1, r5
 8006558:	4630      	mov	r0, r6
 800655a:	f7ff ff69 	bl	8006430 <__ssputs_r>
 800655e:	3001      	adds	r0, #1
 8006560:	f000 80a4 	beq.w	80066ac <_svfiprintf_r+0x1bc>
 8006564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006566:	4452      	add	r2, sl
 8006568:	9209      	str	r2, [sp, #36]	@ 0x24
 800656a:	f899 3000 	ldrb.w	r3, [r9]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 809c 	beq.w	80066ac <_svfiprintf_r+0x1bc>
 8006574:	2300      	movs	r3, #0
 8006576:	f04f 32ff 	mov.w	r2, #4294967295
 800657a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800657e:	f109 0901 	add.w	r9, r9, #1
 8006582:	9304      	str	r3, [sp, #16]
 8006584:	9307      	str	r3, [sp, #28]
 8006586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800658a:	931a      	str	r3, [sp, #104]	@ 0x68
 800658c:	464c      	mov	r4, r9
 800658e:	484f      	ldr	r0, [pc, #316]	@ (80066cc <_svfiprintf_r+0x1dc>)
 8006590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006594:	2205      	movs	r2, #5
 8006596:	f7f9 fe3b 	bl	8000210 <memchr>
 800659a:	9b04      	ldr	r3, [sp, #16]
 800659c:	b9d0      	cbnz	r0, 80065d4 <_svfiprintf_r+0xe4>
 800659e:	06d8      	lsls	r0, r3, #27
 80065a0:	bf44      	itt	mi
 80065a2:	2220      	movmi	r2, #32
 80065a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 80065a8:	0719      	lsls	r1, r3, #28
 80065aa:	bf44      	itt	mi
 80065ac:	222b      	movmi	r2, #43	@ 0x2b
 80065ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 80065b2:	f899 2000 	ldrb.w	r2, [r9]
 80065b6:	2a2a      	cmp	r2, #42	@ 0x2a
 80065b8:	d013      	beq.n	80065e2 <_svfiprintf_r+0xf2>
 80065ba:	9a07      	ldr	r2, [sp, #28]
 80065bc:	464c      	mov	r4, r9
 80065be:	2000      	movs	r0, #0
 80065c0:	f04f 0c0a 	mov.w	ip, #10
 80065c4:	4621      	mov	r1, r4
 80065c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065ca:	3b30      	subs	r3, #48	@ 0x30
 80065cc:	2b09      	cmp	r3, #9
 80065ce:	d949      	bls.n	8006664 <_svfiprintf_r+0x174>
 80065d0:	b968      	cbnz	r0, 80065ee <_svfiprintf_r+0xfe>
 80065d2:	e013      	b.n	80065fc <_svfiprintf_r+0x10c>
 80065d4:	1bc0      	subs	r0, r0, r7
 80065d6:	fa08 f000 	lsl.w	r0, r8, r0
 80065da:	4318      	orrs	r0, r3
 80065dc:	9004      	str	r0, [sp, #16]
 80065de:	46a1      	mov	r9, r4
 80065e0:	e7d4      	b.n	800658c <_svfiprintf_r+0x9c>
 80065e2:	9a03      	ldr	r2, [sp, #12]
 80065e4:	1d11      	adds	r1, r2, #4
 80065e6:	6812      	ldr	r2, [r2, #0]
 80065e8:	9103      	str	r1, [sp, #12]
 80065ea:	2a00      	cmp	r2, #0
 80065ec:	db01      	blt.n	80065f2 <_svfiprintf_r+0x102>
 80065ee:	9207      	str	r2, [sp, #28]
 80065f0:	e004      	b.n	80065fc <_svfiprintf_r+0x10c>
 80065f2:	4252      	negs	r2, r2
 80065f4:	f043 0302 	orr.w	r3, r3, #2
 80065f8:	9207      	str	r2, [sp, #28]
 80065fa:	9304      	str	r3, [sp, #16]
 80065fc:	7823      	ldrb	r3, [r4, #0]
 80065fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006600:	d10a      	bne.n	8006618 <_svfiprintf_r+0x128>
 8006602:	7863      	ldrb	r3, [r4, #1]
 8006604:	2b2a      	cmp	r3, #42	@ 0x2a
 8006606:	d132      	bne.n	800666e <_svfiprintf_r+0x17e>
 8006608:	9b03      	ldr	r3, [sp, #12]
 800660a:	1d1a      	adds	r2, r3, #4
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	9203      	str	r2, [sp, #12]
 8006610:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006614:	3402      	adds	r4, #2
 8006616:	9305      	str	r3, [sp, #20]
 8006618:	f8df 90c0 	ldr.w	r9, [pc, #192]	@ 80066dc <_svfiprintf_r+0x1ec>
 800661c:	7821      	ldrb	r1, [r4, #0]
 800661e:	2203      	movs	r2, #3
 8006620:	4648      	mov	r0, r9
 8006622:	f7f9 fdf5 	bl	8000210 <memchr>
 8006626:	b138      	cbz	r0, 8006638 <_svfiprintf_r+0x148>
 8006628:	9b04      	ldr	r3, [sp, #16]
 800662a:	eba0 0009 	sub.w	r0, r0, r9
 800662e:	2240      	movs	r2, #64	@ 0x40
 8006630:	4082      	lsls	r2, r0
 8006632:	4313      	orrs	r3, r2
 8006634:	3401      	adds	r4, #1
 8006636:	9304      	str	r3, [sp, #16]
 8006638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800663c:	4824      	ldr	r0, [pc, #144]	@ (80066d0 <_svfiprintf_r+0x1e0>)
 800663e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006642:	2206      	movs	r2, #6
 8006644:	f7f9 fde4 	bl	8000210 <memchr>
 8006648:	2800      	cmp	r0, #0
 800664a:	d035      	beq.n	80066b8 <_svfiprintf_r+0x1c8>
 800664c:	4821      	ldr	r0, [pc, #132]	@ (80066d4 <_svfiprintf_r+0x1e4>)
 800664e:	bb18      	cbnz	r0, 8006698 <_svfiprintf_r+0x1a8>
 8006650:	9b03      	ldr	r3, [sp, #12]
 8006652:	3307      	adds	r3, #7
 8006654:	f023 0307 	bic.w	r3, r3, #7
 8006658:	3308      	adds	r3, #8
 800665a:	9303      	str	r3, [sp, #12]
 800665c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800665e:	4403      	add	r3, r0
 8006660:	9309      	str	r3, [sp, #36]	@ 0x24
 8006662:	e76c      	b.n	800653e <_svfiprintf_r+0x4e>
 8006664:	fb0c 3202 	mla	r2, ip, r2, r3
 8006668:	460c      	mov	r4, r1
 800666a:	2001      	movs	r0, #1
 800666c:	e7aa      	b.n	80065c4 <_svfiprintf_r+0xd4>
 800666e:	2300      	movs	r3, #0
 8006670:	3401      	adds	r4, #1
 8006672:	9305      	str	r3, [sp, #20]
 8006674:	4619      	mov	r1, r3
 8006676:	f04f 0c0a 	mov.w	ip, #10
 800667a:	4620      	mov	r0, r4
 800667c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006680:	3a30      	subs	r2, #48	@ 0x30
 8006682:	2a09      	cmp	r2, #9
 8006684:	d903      	bls.n	800668e <_svfiprintf_r+0x19e>
 8006686:	2b00      	cmp	r3, #0
 8006688:	d0c6      	beq.n	8006618 <_svfiprintf_r+0x128>
 800668a:	9105      	str	r1, [sp, #20]
 800668c:	e7c4      	b.n	8006618 <_svfiprintf_r+0x128>
 800668e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006692:	4604      	mov	r4, r0
 8006694:	2301      	movs	r3, #1
 8006696:	e7f0      	b.n	800667a <_svfiprintf_r+0x18a>
 8006698:	ab03      	add	r3, sp, #12
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	462a      	mov	r2, r5
 800669e:	4b0e      	ldr	r3, [pc, #56]	@ (80066d8 <_svfiprintf_r+0x1e8>)
 80066a0:	a904      	add	r1, sp, #16
 80066a2:	4630      	mov	r0, r6
 80066a4:	f3af 8000 	nop.w
 80066a8:	1c42      	adds	r2, r0, #1
 80066aa:	d1d7      	bne.n	800665c <_svfiprintf_r+0x16c>
 80066ac:	89ab      	ldrh	r3, [r5, #12]
 80066ae:	065b      	lsls	r3, r3, #25
 80066b0:	f53f af32 	bmi.w	8006518 <_svfiprintf_r+0x28>
 80066b4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066b6:	e731      	b.n	800651c <_svfiprintf_r+0x2c>
 80066b8:	ab03      	add	r3, sp, #12
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	462a      	mov	r2, r5
 80066be:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <_svfiprintf_r+0x1e8>)
 80066c0:	a904      	add	r1, sp, #16
 80066c2:	4630      	mov	r0, r6
 80066c4:	f000 fa52 	bl	8006b6c <_printf_i>
 80066c8:	e7ee      	b.n	80066a8 <_svfiprintf_r+0x1b8>
 80066ca:	bf00      	nop
 80066cc:	08007c34 	.word	0x08007c34
 80066d0:	08007c3e 	.word	0x08007c3e
 80066d4:	00000000 	.word	0x00000000
 80066d8:	08006431 	.word	0x08006431
 80066dc:	08007c3a 	.word	0x08007c3a

080066e0 <_sungetc_r>:
 80066e0:	b538      	push	{r3, r4, r5, lr}
 80066e2:	1c4b      	adds	r3, r1, #1
 80066e4:	4614      	mov	r4, r2
 80066e6:	d103      	bne.n	80066f0 <_sungetc_r+0x10>
 80066e8:	f04f 35ff 	mov.w	r5, #4294967295
 80066ec:	4628      	mov	r0, r5
 80066ee:	bd38      	pop	{r3, r4, r5, pc}
 80066f0:	8993      	ldrh	r3, [r2, #12]
 80066f2:	f023 0320 	bic.w	r3, r3, #32
 80066f6:	8193      	strh	r3, [r2, #12]
 80066f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066fa:	6852      	ldr	r2, [r2, #4]
 80066fc:	b2cd      	uxtb	r5, r1
 80066fe:	b18b      	cbz	r3, 8006724 <_sungetc_r+0x44>
 8006700:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006702:	4293      	cmp	r3, r2
 8006704:	dd08      	ble.n	8006718 <_sungetc_r+0x38>
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	1e5a      	subs	r2, r3, #1
 800670a:	6022      	str	r2, [r4, #0]
 800670c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	3301      	adds	r3, #1
 8006714:	6063      	str	r3, [r4, #4]
 8006716:	e7e9      	b.n	80066ec <_sungetc_r+0xc>
 8006718:	4621      	mov	r1, r4
 800671a:	f000 fcd2 	bl	80070c2 <__submore>
 800671e:	2800      	cmp	r0, #0
 8006720:	d0f1      	beq.n	8006706 <_sungetc_r+0x26>
 8006722:	e7e1      	b.n	80066e8 <_sungetc_r+0x8>
 8006724:	6921      	ldr	r1, [r4, #16]
 8006726:	6823      	ldr	r3, [r4, #0]
 8006728:	b151      	cbz	r1, 8006740 <_sungetc_r+0x60>
 800672a:	4299      	cmp	r1, r3
 800672c:	d208      	bcs.n	8006740 <_sungetc_r+0x60>
 800672e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006732:	42a9      	cmp	r1, r5
 8006734:	d104      	bne.n	8006740 <_sungetc_r+0x60>
 8006736:	3b01      	subs	r3, #1
 8006738:	3201      	adds	r2, #1
 800673a:	6023      	str	r3, [r4, #0]
 800673c:	6062      	str	r2, [r4, #4]
 800673e:	e7d5      	b.n	80066ec <_sungetc_r+0xc>
 8006740:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8006744:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006748:	6363      	str	r3, [r4, #52]	@ 0x34
 800674a:	2303      	movs	r3, #3
 800674c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800674e:	4623      	mov	r3, r4
 8006750:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	2301      	movs	r3, #1
 8006758:	e7dc      	b.n	8006714 <_sungetc_r+0x34>

0800675a <__ssrefill_r>:
 800675a:	b510      	push	{r4, lr}
 800675c:	460c      	mov	r4, r1
 800675e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006760:	b169      	cbz	r1, 800677e <__ssrefill_r+0x24>
 8006762:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006766:	4299      	cmp	r1, r3
 8006768:	d001      	beq.n	800676e <__ssrefill_r+0x14>
 800676a:	f7ff fd69 	bl	8006240 <_free_r>
 800676e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006770:	6063      	str	r3, [r4, #4]
 8006772:	2000      	movs	r0, #0
 8006774:	6360      	str	r0, [r4, #52]	@ 0x34
 8006776:	b113      	cbz	r3, 800677e <__ssrefill_r+0x24>
 8006778:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800677a:	6023      	str	r3, [r4, #0]
 800677c:	bd10      	pop	{r4, pc}
 800677e:	6923      	ldr	r3, [r4, #16]
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	2300      	movs	r3, #0
 8006784:	6063      	str	r3, [r4, #4]
 8006786:	89a3      	ldrh	r3, [r4, #12]
 8006788:	f043 0320 	orr.w	r3, r3, #32
 800678c:	81a3      	strh	r3, [r4, #12]
 800678e:	f04f 30ff 	mov.w	r0, #4294967295
 8006792:	e7f3      	b.n	800677c <__ssrefill_r+0x22>

08006794 <__ssvfiscanf_r>:
 8006794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006798:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800679c:	ac41      	add	r4, sp, #260	@ 0x104
 800679e:	460d      	mov	r5, r1
 80067a0:	2100      	movs	r1, #0
 80067a2:	e9c4 1103 	strd	r1, r1, [r4, #12]
 80067a6:	a901      	add	r1, sp, #4
 80067a8:	6161      	str	r1, [r4, #20]
 80067aa:	49af      	ldr	r1, [pc, #700]	@ (8006a68 <__ssvfiscanf_r+0x2d4>)
 80067ac:	f8c4 117c 	str.w	r1, [r4, #380]	@ 0x17c
 80067b0:	f8df b2c4 	ldr.w	fp, [pc, #708]	@ 8006a78 <__ssvfiscanf_r+0x2e4>
 80067b4:	49ad      	ldr	r1, [pc, #692]	@ (8006a6c <__ssvfiscanf_r+0x2d8>)
 80067b6:	f8c4 1180 	str.w	r1, [r4, #384]	@ 0x180
 80067ba:	4607      	mov	r7, r0
 80067bc:	46e8      	mov	r8, sp
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	f892 9000 	ldrb.w	r9, [r2]
 80067c4:	f1b9 0f00 	cmp.w	r9, #0
 80067c8:	f000 8160 	beq.w	8006a8c <__ssvfiscanf_r+0x2f8>
 80067cc:	f81b 3009 	ldrb.w	r3, [fp, r9]
 80067d0:	f013 0308 	ands.w	r3, r3, #8
 80067d4:	f102 0601 	add.w	r6, r2, #1
 80067d8:	d01b      	beq.n	8006812 <__ssvfiscanf_r+0x7e>
 80067da:	686b      	ldr	r3, [r5, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	dd10      	ble.n	8006802 <__ssvfiscanf_r+0x6e>
 80067e0:	682b      	ldr	r3, [r5, #0]
 80067e2:	781a      	ldrb	r2, [r3, #0]
 80067e4:	f81b 2002 	ldrb.w	r2, [fp, r2]
 80067e8:	0712      	lsls	r2, r2, #28
 80067ea:	d401      	bmi.n	80067f0 <__ssvfiscanf_r+0x5c>
 80067ec:	4632      	mov	r2, r6
 80067ee:	e7e7      	b.n	80067c0 <__ssvfiscanf_r+0x2c>
 80067f0:	6922      	ldr	r2, [r4, #16]
 80067f2:	3201      	adds	r2, #1
 80067f4:	6122      	str	r2, [r4, #16]
 80067f6:	686a      	ldr	r2, [r5, #4]
 80067f8:	3301      	adds	r3, #1
 80067fa:	3a01      	subs	r2, #1
 80067fc:	606a      	str	r2, [r5, #4]
 80067fe:	602b      	str	r3, [r5, #0]
 8006800:	e7eb      	b.n	80067da <__ssvfiscanf_r+0x46>
 8006802:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006806:	4629      	mov	r1, r5
 8006808:	4638      	mov	r0, r7
 800680a:	4798      	blx	r3
 800680c:	2800      	cmp	r0, #0
 800680e:	d0e7      	beq.n	80067e0 <__ssvfiscanf_r+0x4c>
 8006810:	e7ec      	b.n	80067ec <__ssvfiscanf_r+0x58>
 8006812:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8006816:	f040 8084 	bne.w	8006922 <__ssvfiscanf_r+0x18e>
 800681a:	6023      	str	r3, [r4, #0]
 800681c:	60a3      	str	r3, [r4, #8]
 800681e:	7853      	ldrb	r3, [r2, #1]
 8006820:	2b2a      	cmp	r3, #42	@ 0x2a
 8006822:	bf02      	ittt	eq
 8006824:	2310      	moveq	r3, #16
 8006826:	1c96      	addeq	r6, r2, #2
 8006828:	6023      	streq	r3, [r4, #0]
 800682a:	220a      	movs	r2, #10
 800682c:	46b2      	mov	sl, r6
 800682e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006832:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006836:	2b09      	cmp	r3, #9
 8006838:	d91d      	bls.n	8006876 <__ssvfiscanf_r+0xe2>
 800683a:	4b8d      	ldr	r3, [pc, #564]	@ (8006a70 <__ssvfiscanf_r+0x2dc>)
 800683c:	2203      	movs	r2, #3
 800683e:	4618      	mov	r0, r3
 8006840:	f7f9 fce6 	bl	8000210 <memchr>
 8006844:	b138      	cbz	r0, 8006856 <__ssvfiscanf_r+0xc2>
 8006846:	4b8a      	ldr	r3, [pc, #552]	@ (8006a70 <__ssvfiscanf_r+0x2dc>)
 8006848:	6822      	ldr	r2, [r4, #0]
 800684a:	1ac0      	subs	r0, r0, r3
 800684c:	2301      	movs	r3, #1
 800684e:	4083      	lsls	r3, r0
 8006850:	4313      	orrs	r3, r2
 8006852:	6023      	str	r3, [r4, #0]
 8006854:	4656      	mov	r6, sl
 8006856:	f816 3b01 	ldrb.w	r3, [r6], #1
 800685a:	2b78      	cmp	r3, #120	@ 0x78
 800685c:	d806      	bhi.n	800686c <__ssvfiscanf_r+0xd8>
 800685e:	2b57      	cmp	r3, #87	@ 0x57
 8006860:	d810      	bhi.n	8006884 <__ssvfiscanf_r+0xf0>
 8006862:	2b25      	cmp	r3, #37	@ 0x25
 8006864:	d05d      	beq.n	8006922 <__ssvfiscanf_r+0x18e>
 8006866:	d857      	bhi.n	8006918 <__ssvfiscanf_r+0x184>
 8006868:	2b00      	cmp	r3, #0
 800686a:	d076      	beq.n	800695a <__ssvfiscanf_r+0x1c6>
 800686c:	2303      	movs	r3, #3
 800686e:	61a3      	str	r3, [r4, #24]
 8006870:	230a      	movs	r3, #10
 8006872:	6063      	str	r3, [r4, #4]
 8006874:	e089      	b.n	800698a <__ssvfiscanf_r+0x1f6>
 8006876:	68a3      	ldr	r3, [r4, #8]
 8006878:	fb02 1103 	mla	r1, r2, r3, r1
 800687c:	3930      	subs	r1, #48	@ 0x30
 800687e:	60a1      	str	r1, [r4, #8]
 8006880:	4656      	mov	r6, sl
 8006882:	e7d3      	b.n	800682c <__ssvfiscanf_r+0x98>
 8006884:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006888:	2a20      	cmp	r2, #32
 800688a:	d8ef      	bhi.n	800686c <__ssvfiscanf_r+0xd8>
 800688c:	a101      	add	r1, pc, #4	@ (adr r1, 8006894 <__ssvfiscanf_r+0x100>)
 800688e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006892:	bf00      	nop
 8006894:	08006969 	.word	0x08006969
 8006898:	0800686d 	.word	0x0800686d
 800689c:	0800686d 	.word	0x0800686d
 80068a0:	080069c5 	.word	0x080069c5
 80068a4:	0800686d 	.word	0x0800686d
 80068a8:	0800686d 	.word	0x0800686d
 80068ac:	0800686d 	.word	0x0800686d
 80068b0:	0800686d 	.word	0x0800686d
 80068b4:	0800686d 	.word	0x0800686d
 80068b8:	0800686d 	.word	0x0800686d
 80068bc:	0800686d 	.word	0x0800686d
 80068c0:	080069db 	.word	0x080069db
 80068c4:	080069c1 	.word	0x080069c1
 80068c8:	0800691f 	.word	0x0800691f
 80068cc:	0800691f 	.word	0x0800691f
 80068d0:	0800691f 	.word	0x0800691f
 80068d4:	0800686d 	.word	0x0800686d
 80068d8:	0800697b 	.word	0x0800697b
 80068dc:	0800686d 	.word	0x0800686d
 80068e0:	0800686d 	.word	0x0800686d
 80068e4:	0800686d 	.word	0x0800686d
 80068e8:	0800686d 	.word	0x0800686d
 80068ec:	080069eb 	.word	0x080069eb
 80068f0:	08006983 	.word	0x08006983
 80068f4:	08006961 	.word	0x08006961
 80068f8:	0800686d 	.word	0x0800686d
 80068fc:	0800686d 	.word	0x0800686d
 8006900:	080069e7 	.word	0x080069e7
 8006904:	0800686d 	.word	0x0800686d
 8006908:	080069c1 	.word	0x080069c1
 800690c:	0800686d 	.word	0x0800686d
 8006910:	0800686d 	.word	0x0800686d
 8006914:	08006969 	.word	0x08006969
 8006918:	3b45      	subs	r3, #69	@ 0x45
 800691a:	2b02      	cmp	r3, #2
 800691c:	d8a6      	bhi.n	800686c <__ssvfiscanf_r+0xd8>
 800691e:	2305      	movs	r3, #5
 8006920:	e032      	b.n	8006988 <__ssvfiscanf_r+0x1f4>
 8006922:	686b      	ldr	r3, [r5, #4]
 8006924:	2b00      	cmp	r3, #0
 8006926:	dd0d      	ble.n	8006944 <__ssvfiscanf_r+0x1b0>
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	781a      	ldrb	r2, [r3, #0]
 800692c:	454a      	cmp	r2, r9
 800692e:	f040 80ad 	bne.w	8006a8c <__ssvfiscanf_r+0x2f8>
 8006932:	3301      	adds	r3, #1
 8006934:	686a      	ldr	r2, [r5, #4]
 8006936:	602b      	str	r3, [r5, #0]
 8006938:	6923      	ldr	r3, [r4, #16]
 800693a:	3a01      	subs	r2, #1
 800693c:	3301      	adds	r3, #1
 800693e:	606a      	str	r2, [r5, #4]
 8006940:	6123      	str	r3, [r4, #16]
 8006942:	e753      	b.n	80067ec <__ssvfiscanf_r+0x58>
 8006944:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006948:	4629      	mov	r1, r5
 800694a:	4638      	mov	r0, r7
 800694c:	4798      	blx	r3
 800694e:	2800      	cmp	r0, #0
 8006950:	d0ea      	beq.n	8006928 <__ssvfiscanf_r+0x194>
 8006952:	68e0      	ldr	r0, [r4, #12]
 8006954:	2800      	cmp	r0, #0
 8006956:	f040 8091 	bne.w	8006a7c <__ssvfiscanf_r+0x2e8>
 800695a:	f04f 30ff 	mov.w	r0, #4294967295
 800695e:	e091      	b.n	8006a84 <__ssvfiscanf_r+0x2f0>
 8006960:	6822      	ldr	r2, [r4, #0]
 8006962:	f042 0220 	orr.w	r2, r2, #32
 8006966:	6022      	str	r2, [r4, #0]
 8006968:	6822      	ldr	r2, [r4, #0]
 800696a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800696e:	6022      	str	r2, [r4, #0]
 8006970:	2210      	movs	r2, #16
 8006972:	2b6e      	cmp	r3, #110	@ 0x6e
 8006974:	6062      	str	r2, [r4, #4]
 8006976:	d806      	bhi.n	8006986 <__ssvfiscanf_r+0x1f2>
 8006978:	e001      	b.n	800697e <__ssvfiscanf_r+0x1ea>
 800697a:	2300      	movs	r3, #0
 800697c:	6063      	str	r3, [r4, #4]
 800697e:	2303      	movs	r3, #3
 8006980:	e002      	b.n	8006988 <__ssvfiscanf_r+0x1f4>
 8006982:	2308      	movs	r3, #8
 8006984:	6063      	str	r3, [r4, #4]
 8006986:	2304      	movs	r3, #4
 8006988:	61a3      	str	r3, [r4, #24]
 800698a:	686b      	ldr	r3, [r5, #4]
 800698c:	2b00      	cmp	r3, #0
 800698e:	dd3c      	ble.n	8006a0a <__ssvfiscanf_r+0x276>
 8006990:	6823      	ldr	r3, [r4, #0]
 8006992:	0659      	lsls	r1, r3, #25
 8006994:	d405      	bmi.n	80069a2 <__ssvfiscanf_r+0x20e>
 8006996:	682b      	ldr	r3, [r5, #0]
 8006998:	781a      	ldrb	r2, [r3, #0]
 800699a:	f81b 2002 	ldrb.w	r2, [fp, r2]
 800699e:	0712      	lsls	r2, r2, #28
 80069a0:	d43b      	bmi.n	8006a1a <__ssvfiscanf_r+0x286>
 80069a2:	69a3      	ldr	r3, [r4, #24]
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	dc4b      	bgt.n	8006a40 <__ssvfiscanf_r+0x2ac>
 80069a8:	4643      	mov	r3, r8
 80069aa:	462a      	mov	r2, r5
 80069ac:	4621      	mov	r1, r4
 80069ae:	4638      	mov	r0, r7
 80069b0:	f000 fa02 	bl	8006db8 <_scanf_chars>
 80069b4:	2801      	cmp	r0, #1
 80069b6:	d069      	beq.n	8006a8c <__ssvfiscanf_r+0x2f8>
 80069b8:	2802      	cmp	r0, #2
 80069ba:	f47f af17 	bne.w	80067ec <__ssvfiscanf_r+0x58>
 80069be:	e7c8      	b.n	8006952 <__ssvfiscanf_r+0x1be>
 80069c0:	220a      	movs	r2, #10
 80069c2:	e7d6      	b.n	8006972 <__ssvfiscanf_r+0x1de>
 80069c4:	4631      	mov	r1, r6
 80069c6:	a801      	add	r0, sp, #4
 80069c8:	f000 fb42 	bl	8007050 <__sccl>
 80069cc:	6823      	ldr	r3, [r4, #0]
 80069ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069d2:	6023      	str	r3, [r4, #0]
 80069d4:	4606      	mov	r6, r0
 80069d6:	2301      	movs	r3, #1
 80069d8:	e7d6      	b.n	8006988 <__ssvfiscanf_r+0x1f4>
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069e0:	6023      	str	r3, [r4, #0]
 80069e2:	2300      	movs	r3, #0
 80069e4:	e7d0      	b.n	8006988 <__ssvfiscanf_r+0x1f4>
 80069e6:	2302      	movs	r3, #2
 80069e8:	e7ce      	b.n	8006988 <__ssvfiscanf_r+0x1f4>
 80069ea:	6820      	ldr	r0, [r4, #0]
 80069ec:	06c3      	lsls	r3, r0, #27
 80069ee:	f53f aefd 	bmi.w	80067ec <__ssvfiscanf_r+0x58>
 80069f2:	f8d8 3000 	ldr.w	r3, [r8]
 80069f6:	6922      	ldr	r2, [r4, #16]
 80069f8:	1d19      	adds	r1, r3, #4
 80069fa:	f8c8 1000 	str.w	r1, [r8]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	07c0      	lsls	r0, r0, #31
 8006a02:	bf4c      	ite	mi
 8006a04:	801a      	strhmi	r2, [r3, #0]
 8006a06:	601a      	strpl	r2, [r3, #0]
 8006a08:	e6f0      	b.n	80067ec <__ssvfiscanf_r+0x58>
 8006a0a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006a0e:	4629      	mov	r1, r5
 8006a10:	4638      	mov	r0, r7
 8006a12:	4798      	blx	r3
 8006a14:	2800      	cmp	r0, #0
 8006a16:	d0bb      	beq.n	8006990 <__ssvfiscanf_r+0x1fc>
 8006a18:	e79b      	b.n	8006952 <__ssvfiscanf_r+0x1be>
 8006a1a:	6922      	ldr	r2, [r4, #16]
 8006a1c:	3201      	adds	r2, #1
 8006a1e:	6122      	str	r2, [r4, #16]
 8006a20:	686a      	ldr	r2, [r5, #4]
 8006a22:	3a01      	subs	r2, #1
 8006a24:	2a00      	cmp	r2, #0
 8006a26:	606a      	str	r2, [r5, #4]
 8006a28:	dd02      	ble.n	8006a30 <__ssvfiscanf_r+0x29c>
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	602b      	str	r3, [r5, #0]
 8006a2e:	e7b2      	b.n	8006996 <__ssvfiscanf_r+0x202>
 8006a30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006a34:	4629      	mov	r1, r5
 8006a36:	4638      	mov	r0, r7
 8006a38:	4798      	blx	r3
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	d0ab      	beq.n	8006996 <__ssvfiscanf_r+0x202>
 8006a3e:	e788      	b.n	8006952 <__ssvfiscanf_r+0x1be>
 8006a40:	2b04      	cmp	r3, #4
 8006a42:	dc06      	bgt.n	8006a52 <__ssvfiscanf_r+0x2be>
 8006a44:	4643      	mov	r3, r8
 8006a46:	462a      	mov	r2, r5
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4638      	mov	r0, r7
 8006a4c:	f000 fa0e 	bl	8006e6c <_scanf_i>
 8006a50:	e7b0      	b.n	80069b4 <__ssvfiscanf_r+0x220>
 8006a52:	4b08      	ldr	r3, [pc, #32]	@ (8006a74 <__ssvfiscanf_r+0x2e0>)
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f43f aec9 	beq.w	80067ec <__ssvfiscanf_r+0x58>
 8006a5a:	4643      	mov	r3, r8
 8006a5c:	462a      	mov	r2, r5
 8006a5e:	4621      	mov	r1, r4
 8006a60:	4638      	mov	r0, r7
 8006a62:	f3af 8000 	nop.w
 8006a66:	e7a5      	b.n	80069b4 <__ssvfiscanf_r+0x220>
 8006a68:	080066e1 	.word	0x080066e1
 8006a6c:	0800675b 	.word	0x0800675b
 8006a70:	08007c3a 	.word	0x08007c3a
 8006a74:	00000000 	.word	0x00000000
 8006a78:	08007c83 	.word	0x08007c83
 8006a7c:	89ab      	ldrh	r3, [r5, #12]
 8006a7e:	065b      	lsls	r3, r3, #25
 8006a80:	f53f af6b 	bmi.w	800695a <__ssvfiscanf_r+0x1c6>
 8006a84:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a8c:	68e0      	ldr	r0, [r4, #12]
 8006a8e:	e7f9      	b.n	8006a84 <__ssvfiscanf_r+0x2f0>

08006a90 <_printf_common>:
 8006a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a94:	4616      	mov	r6, r2
 8006a96:	4698      	mov	r8, r3
 8006a98:	688a      	ldr	r2, [r1, #8]
 8006a9a:	690b      	ldr	r3, [r1, #16]
 8006a9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	bfb8      	it	lt
 8006aa4:	4613      	movlt	r3, r2
 8006aa6:	6033      	str	r3, [r6, #0]
 8006aa8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006aac:	4607      	mov	r7, r0
 8006aae:	460c      	mov	r4, r1
 8006ab0:	b10a      	cbz	r2, 8006ab6 <_printf_common+0x26>
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	6033      	str	r3, [r6, #0]
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	0699      	lsls	r1, r3, #26
 8006aba:	bf42      	ittt	mi
 8006abc:	6833      	ldrmi	r3, [r6, #0]
 8006abe:	3302      	addmi	r3, #2
 8006ac0:	6033      	strmi	r3, [r6, #0]
 8006ac2:	6825      	ldr	r5, [r4, #0]
 8006ac4:	f015 0506 	ands.w	r5, r5, #6
 8006ac8:	d106      	bne.n	8006ad8 <_printf_common+0x48>
 8006aca:	f104 0a19 	add.w	sl, r4, #25
 8006ace:	68e3      	ldr	r3, [r4, #12]
 8006ad0:	6832      	ldr	r2, [r6, #0]
 8006ad2:	1a9b      	subs	r3, r3, r2
 8006ad4:	42ab      	cmp	r3, r5
 8006ad6:	dc26      	bgt.n	8006b26 <_printf_common+0x96>
 8006ad8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006adc:	6822      	ldr	r2, [r4, #0]
 8006ade:	3b00      	subs	r3, #0
 8006ae0:	bf18      	it	ne
 8006ae2:	2301      	movne	r3, #1
 8006ae4:	0692      	lsls	r2, r2, #26
 8006ae6:	d42b      	bmi.n	8006b40 <_printf_common+0xb0>
 8006ae8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006aec:	4641      	mov	r1, r8
 8006aee:	4638      	mov	r0, r7
 8006af0:	47c8      	blx	r9
 8006af2:	3001      	adds	r0, #1
 8006af4:	d01e      	beq.n	8006b34 <_printf_common+0xa4>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	6922      	ldr	r2, [r4, #16]
 8006afa:	f003 0306 	and.w	r3, r3, #6
 8006afe:	2b04      	cmp	r3, #4
 8006b00:	bf02      	ittt	eq
 8006b02:	68e5      	ldreq	r5, [r4, #12]
 8006b04:	6833      	ldreq	r3, [r6, #0]
 8006b06:	1aed      	subeq	r5, r5, r3
 8006b08:	68a3      	ldr	r3, [r4, #8]
 8006b0a:	bf0c      	ite	eq
 8006b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b10:	2500      	movne	r5, #0
 8006b12:	4293      	cmp	r3, r2
 8006b14:	bfc4      	itt	gt
 8006b16:	1a9b      	subgt	r3, r3, r2
 8006b18:	18ed      	addgt	r5, r5, r3
 8006b1a:	2600      	movs	r6, #0
 8006b1c:	341a      	adds	r4, #26
 8006b1e:	42b5      	cmp	r5, r6
 8006b20:	d11a      	bne.n	8006b58 <_printf_common+0xc8>
 8006b22:	2000      	movs	r0, #0
 8006b24:	e008      	b.n	8006b38 <_printf_common+0xa8>
 8006b26:	2301      	movs	r3, #1
 8006b28:	4652      	mov	r2, sl
 8006b2a:	4641      	mov	r1, r8
 8006b2c:	4638      	mov	r0, r7
 8006b2e:	47c8      	blx	r9
 8006b30:	3001      	adds	r0, #1
 8006b32:	d103      	bne.n	8006b3c <_printf_common+0xac>
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295
 8006b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b3c:	3501      	adds	r5, #1
 8006b3e:	e7c6      	b.n	8006ace <_printf_common+0x3e>
 8006b40:	18e1      	adds	r1, r4, r3
 8006b42:	1c5a      	adds	r2, r3, #1
 8006b44:	2030      	movs	r0, #48	@ 0x30
 8006b46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b4a:	4422      	add	r2, r4
 8006b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b54:	3302      	adds	r3, #2
 8006b56:	e7c7      	b.n	8006ae8 <_printf_common+0x58>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	4622      	mov	r2, r4
 8006b5c:	4641      	mov	r1, r8
 8006b5e:	4638      	mov	r0, r7
 8006b60:	47c8      	blx	r9
 8006b62:	3001      	adds	r0, #1
 8006b64:	d0e6      	beq.n	8006b34 <_printf_common+0xa4>
 8006b66:	3601      	adds	r6, #1
 8006b68:	e7d9      	b.n	8006b1e <_printf_common+0x8e>
	...

08006b6c <_printf_i>:
 8006b6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b70:	7e0d      	ldrb	r5, [r1, #24]
 8006b72:	b085      	sub	sp, #20
 8006b74:	2d78      	cmp	r5, #120	@ 0x78
 8006b76:	4690      	mov	r8, r2
 8006b78:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b7a:	4607      	mov	r7, r0
 8006b7c:	460c      	mov	r4, r1
 8006b7e:	4699      	mov	r9, r3
 8006b80:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b84:	d807      	bhi.n	8006b96 <_printf_i+0x2a>
 8006b86:	2d62      	cmp	r5, #98	@ 0x62
 8006b88:	d80a      	bhi.n	8006ba0 <_printf_i+0x34>
 8006b8a:	2d00      	cmp	r5, #0
 8006b8c:	f000 80d7 	beq.w	8006d3e <_printf_i+0x1d2>
 8006b90:	2d58      	cmp	r5, #88	@ 0x58
 8006b92:	f000 80bc 	beq.w	8006d0e <_printf_i+0x1a2>
 8006b96:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b9a:	f884 5042 	strb.w	r5, [r4, #66]	@ 0x42
 8006b9e:	e03b      	b.n	8006c18 <_printf_i+0xac>
 8006ba0:	f1a5 0363 	sub.w	r3, r5, #99	@ 0x63
 8006ba4:	2b15      	cmp	r3, #21
 8006ba6:	d8f6      	bhi.n	8006b96 <_printf_i+0x2a>
 8006ba8:	a101      	add	r1, pc, #4	@ (adr r1, 8006bb0 <_printf_i+0x44>)
 8006baa:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bae:	bf00      	nop
 8006bb0:	08006c09 	.word	0x08006c09
 8006bb4:	08006c1d 	.word	0x08006c1d
 8006bb8:	08006b97 	.word	0x08006b97
 8006bbc:	08006b97 	.word	0x08006b97
 8006bc0:	08006b97 	.word	0x08006b97
 8006bc4:	08006b97 	.word	0x08006b97
 8006bc8:	08006c1d 	.word	0x08006c1d
 8006bcc:	08006b97 	.word	0x08006b97
 8006bd0:	08006b97 	.word	0x08006b97
 8006bd4:	08006b97 	.word	0x08006b97
 8006bd8:	08006b97 	.word	0x08006b97
 8006bdc:	08006d25 	.word	0x08006d25
 8006be0:	08006c47 	.word	0x08006c47
 8006be4:	08006cd7 	.word	0x08006cd7
 8006be8:	08006b97 	.word	0x08006b97
 8006bec:	08006b97 	.word	0x08006b97
 8006bf0:	08006d47 	.word	0x08006d47
 8006bf4:	08006b97 	.word	0x08006b97
 8006bf8:	08006c47 	.word	0x08006c47
 8006bfc:	08006b97 	.word	0x08006b97
 8006c00:	08006b97 	.word	0x08006b97
 8006c04:	08006cdf 	.word	0x08006cdf
 8006c08:	6833      	ldr	r3, [r6, #0]
 8006c0a:	1d1a      	adds	r2, r3, #4
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	6032      	str	r2, [r6, #0]
 8006c10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e0a1      	b.n	8006d60 <_printf_i+0x1f4>
 8006c1c:	6833      	ldr	r3, [r6, #0]
 8006c1e:	6820      	ldr	r0, [r4, #0]
 8006c20:	1d19      	adds	r1, r3, #4
 8006c22:	6031      	str	r1, [r6, #0]
 8006c24:	0606      	lsls	r6, r0, #24
 8006c26:	d501      	bpl.n	8006c2c <_printf_i+0xc0>
 8006c28:	681d      	ldr	r5, [r3, #0]
 8006c2a:	e003      	b.n	8006c34 <_printf_i+0xc8>
 8006c2c:	0645      	lsls	r5, r0, #25
 8006c2e:	d5fb      	bpl.n	8006c28 <_printf_i+0xbc>
 8006c30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c34:	2d00      	cmp	r5, #0
 8006c36:	da03      	bge.n	8006c40 <_printf_i+0xd4>
 8006c38:	232d      	movs	r3, #45	@ 0x2d
 8006c3a:	426d      	negs	r5, r5
 8006c3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c40:	485b      	ldr	r0, [pc, #364]	@ (8006db0 <_printf_i+0x244>)
 8006c42:	230a      	movs	r3, #10
 8006c44:	e011      	b.n	8006c6a <_printf_i+0xfe>
 8006c46:	6821      	ldr	r1, [r4, #0]
 8006c48:	6833      	ldr	r3, [r6, #0]
 8006c4a:	0608      	lsls	r0, r1, #24
 8006c4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c50:	d402      	bmi.n	8006c58 <_printf_i+0xec>
 8006c52:	0649      	lsls	r1, r1, #25
 8006c54:	bf48      	it	mi
 8006c56:	b2ad      	uxthmi	r5, r5
 8006c58:	6033      	str	r3, [r6, #0]
 8006c5a:	7e23      	ldrb	r3, [r4, #24]
 8006c5c:	4854      	ldr	r0, [pc, #336]	@ (8006db0 <_printf_i+0x244>)
 8006c5e:	2b6f      	cmp	r3, #111	@ 0x6f
 8006c60:	d15c      	bne.n	8006d1c <_printf_i+0x1b0>
 8006c62:	2308      	movs	r3, #8
 8006c64:	2100      	movs	r1, #0
 8006c66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c6a:	6866      	ldr	r6, [r4, #4]
 8006c6c:	60a6      	str	r6, [r4, #8]
 8006c6e:	2e00      	cmp	r6, #0
 8006c70:	db05      	blt.n	8006c7e <_printf_i+0x112>
 8006c72:	6821      	ldr	r1, [r4, #0]
 8006c74:	432e      	orrs	r6, r5
 8006c76:	f021 0104 	bic.w	r1, r1, #4
 8006c7a:	6021      	str	r1, [r4, #0]
 8006c7c:	d050      	beq.n	8006d20 <_printf_i+0x1b4>
 8006c7e:	4616      	mov	r6, r2
 8006c80:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c84:	fb03 5c11 	mls	ip, r3, r1, r5
 8006c88:	f810 c00c 	ldrb.w	ip, [r0, ip]
 8006c8c:	f806 cd01 	strb.w	ip, [r6, #-1]!
 8006c90:	46ac      	mov	ip, r5
 8006c92:	4563      	cmp	r3, ip
 8006c94:	460d      	mov	r5, r1
 8006c96:	d9f3      	bls.n	8006c80 <_printf_i+0x114>
 8006c98:	2b08      	cmp	r3, #8
 8006c9a:	d10b      	bne.n	8006cb4 <_printf_i+0x148>
 8006c9c:	6823      	ldr	r3, [r4, #0]
 8006c9e:	07db      	lsls	r3, r3, #31
 8006ca0:	d508      	bpl.n	8006cb4 <_printf_i+0x148>
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	6861      	ldr	r1, [r4, #4]
 8006ca6:	4299      	cmp	r1, r3
 8006ca8:	bfde      	ittt	le
 8006caa:	2330      	movle	r3, #48	@ 0x30
 8006cac:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cb0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cb4:	1b92      	subs	r2, r2, r6
 8006cb6:	6122      	str	r2, [r4, #16]
 8006cb8:	f8cd 9000 	str.w	r9, [sp]
 8006cbc:	4643      	mov	r3, r8
 8006cbe:	aa03      	add	r2, sp, #12
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	4638      	mov	r0, r7
 8006cc4:	f7ff fee4 	bl	8006a90 <_printf_common>
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d14e      	bne.n	8006d6a <_printf_i+0x1fe>
 8006ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd0:	b005      	add	sp, #20
 8006cd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cd6:	6823      	ldr	r3, [r4, #0]
 8006cd8:	f043 0320 	orr.w	r3, r3, #32
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	4835      	ldr	r0, [pc, #212]	@ (8006db4 <_printf_i+0x248>)
 8006ce0:	2578      	movs	r5, #120	@ 0x78
 8006ce2:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	6831      	ldr	r1, [r6, #0]
 8006cea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006cee:	f851 5b04 	ldr.w	r5, [r1], #4
 8006cf2:	d103      	bne.n	8006cfc <_printf_i+0x190>
 8006cf4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006cf8:	bf18      	it	ne
 8006cfa:	b2ad      	uxthne	r5, r5
 8006cfc:	6031      	str	r1, [r6, #0]
 8006cfe:	07d9      	lsls	r1, r3, #31
 8006d00:	bf44      	itt	mi
 8006d02:	f043 0320 	orrmi.w	r3, r3, #32
 8006d06:	6023      	strmi	r3, [r4, #0]
 8006d08:	b11d      	cbz	r5, 8006d12 <_printf_i+0x1a6>
 8006d0a:	2310      	movs	r3, #16
 8006d0c:	e7aa      	b.n	8006c64 <_printf_i+0xf8>
 8006d0e:	4828      	ldr	r0, [pc, #160]	@ (8006db0 <_printf_i+0x244>)
 8006d10:	e7e7      	b.n	8006ce2 <_printf_i+0x176>
 8006d12:	6823      	ldr	r3, [r4, #0]
 8006d14:	f023 0320 	bic.w	r3, r3, #32
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	e7f6      	b.n	8006d0a <_printf_i+0x19e>
 8006d1c:	230a      	movs	r3, #10
 8006d1e:	e7a1      	b.n	8006c64 <_printf_i+0xf8>
 8006d20:	4616      	mov	r6, r2
 8006d22:	e7b9      	b.n	8006c98 <_printf_i+0x12c>
 8006d24:	6833      	ldr	r3, [r6, #0]
 8006d26:	6825      	ldr	r5, [r4, #0]
 8006d28:	6961      	ldr	r1, [r4, #20]
 8006d2a:	1d18      	adds	r0, r3, #4
 8006d2c:	6030      	str	r0, [r6, #0]
 8006d2e:	062e      	lsls	r6, r5, #24
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	d501      	bpl.n	8006d38 <_printf_i+0x1cc>
 8006d34:	6019      	str	r1, [r3, #0]
 8006d36:	e002      	b.n	8006d3e <_printf_i+0x1d2>
 8006d38:	0668      	lsls	r0, r5, #25
 8006d3a:	d5fb      	bpl.n	8006d34 <_printf_i+0x1c8>
 8006d3c:	8019      	strh	r1, [r3, #0]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	6123      	str	r3, [r4, #16]
 8006d42:	4616      	mov	r6, r2
 8006d44:	e7b8      	b.n	8006cb8 <_printf_i+0x14c>
 8006d46:	6833      	ldr	r3, [r6, #0]
 8006d48:	1d1a      	adds	r2, r3, #4
 8006d4a:	6032      	str	r2, [r6, #0]
 8006d4c:	681e      	ldr	r6, [r3, #0]
 8006d4e:	6862      	ldr	r2, [r4, #4]
 8006d50:	2100      	movs	r1, #0
 8006d52:	4630      	mov	r0, r6
 8006d54:	f7f9 fa5c 	bl	8000210 <memchr>
 8006d58:	b108      	cbz	r0, 8006d5e <_printf_i+0x1f2>
 8006d5a:	1b80      	subs	r0, r0, r6
 8006d5c:	6060      	str	r0, [r4, #4]
 8006d5e:	6863      	ldr	r3, [r4, #4]
 8006d60:	6123      	str	r3, [r4, #16]
 8006d62:	2300      	movs	r3, #0
 8006d64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d68:	e7a6      	b.n	8006cb8 <_printf_i+0x14c>
 8006d6a:	6923      	ldr	r3, [r4, #16]
 8006d6c:	4632      	mov	r2, r6
 8006d6e:	4641      	mov	r1, r8
 8006d70:	4638      	mov	r0, r7
 8006d72:	47c8      	blx	r9
 8006d74:	3001      	adds	r0, #1
 8006d76:	d0a9      	beq.n	8006ccc <_printf_i+0x160>
 8006d78:	6823      	ldr	r3, [r4, #0]
 8006d7a:	079b      	lsls	r3, r3, #30
 8006d7c:	d413      	bmi.n	8006da6 <_printf_i+0x23a>
 8006d7e:	68e0      	ldr	r0, [r4, #12]
 8006d80:	9b03      	ldr	r3, [sp, #12]
 8006d82:	4298      	cmp	r0, r3
 8006d84:	bfb8      	it	lt
 8006d86:	4618      	movlt	r0, r3
 8006d88:	e7a2      	b.n	8006cd0 <_printf_i+0x164>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	4632      	mov	r2, r6
 8006d8e:	4641      	mov	r1, r8
 8006d90:	4638      	mov	r0, r7
 8006d92:	47c8      	blx	r9
 8006d94:	3001      	adds	r0, #1
 8006d96:	d099      	beq.n	8006ccc <_printf_i+0x160>
 8006d98:	3501      	adds	r5, #1
 8006d9a:	68e3      	ldr	r3, [r4, #12]
 8006d9c:	9903      	ldr	r1, [sp, #12]
 8006d9e:	1a5b      	subs	r3, r3, r1
 8006da0:	42ab      	cmp	r3, r5
 8006da2:	dcf2      	bgt.n	8006d8a <_printf_i+0x21e>
 8006da4:	e7eb      	b.n	8006d7e <_printf_i+0x212>
 8006da6:	2500      	movs	r5, #0
 8006da8:	f104 0619 	add.w	r6, r4, #25
 8006dac:	e7f5      	b.n	8006d9a <_printf_i+0x22e>
 8006dae:	bf00      	nop
 8006db0:	08007c45 	.word	0x08007c45
 8006db4:	08007c56 	.word	0x08007c56

08006db8 <_scanf_chars>:
 8006db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dbc:	4615      	mov	r5, r2
 8006dbe:	688a      	ldr	r2, [r1, #8]
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	b932      	cbnz	r2, 8006dd4 <_scanf_chars+0x1c>
 8006dc6:	698a      	ldr	r2, [r1, #24]
 8006dc8:	2a00      	cmp	r2, #0
 8006dca:	bf14      	ite	ne
 8006dcc:	f04f 32ff 	movne.w	r2, #4294967295
 8006dd0:	2201      	moveq	r2, #1
 8006dd2:	608a      	str	r2, [r1, #8]
 8006dd4:	6822      	ldr	r2, [r4, #0]
 8006dd6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8006e68 <_scanf_chars+0xb0>
 8006dda:	06d1      	lsls	r1, r2, #27
 8006ddc:	bf5f      	itttt	pl
 8006dde:	681a      	ldrpl	r2, [r3, #0]
 8006de0:	1d11      	addpl	r1, r2, #4
 8006de2:	6019      	strpl	r1, [r3, #0]
 8006de4:	6816      	ldrpl	r6, [r2, #0]
 8006de6:	2700      	movs	r7, #0
 8006de8:	69a0      	ldr	r0, [r4, #24]
 8006dea:	b188      	cbz	r0, 8006e10 <_scanf_chars+0x58>
 8006dec:	2801      	cmp	r0, #1
 8006dee:	d107      	bne.n	8006e00 <_scanf_chars+0x48>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	781a      	ldrb	r2, [r3, #0]
 8006df4:	6963      	ldr	r3, [r4, #20]
 8006df6:	5c9b      	ldrb	r3, [r3, r2]
 8006df8:	b953      	cbnz	r3, 8006e10 <_scanf_chars+0x58>
 8006dfa:	2f00      	cmp	r7, #0
 8006dfc:	d032      	beq.n	8006e64 <_scanf_chars+0xac>
 8006dfe:	e023      	b.n	8006e48 <_scanf_chars+0x90>
 8006e00:	2802      	cmp	r0, #2
 8006e02:	d121      	bne.n	8006e48 <_scanf_chars+0x90>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	f819 3003 	ldrb.w	r3, [r9, r3]
 8006e0c:	071b      	lsls	r3, r3, #28
 8006e0e:	d41b      	bmi.n	8006e48 <_scanf_chars+0x90>
 8006e10:	6823      	ldr	r3, [r4, #0]
 8006e12:	06da      	lsls	r2, r3, #27
 8006e14:	bf5e      	ittt	pl
 8006e16:	682b      	ldrpl	r3, [r5, #0]
 8006e18:	781b      	ldrbpl	r3, [r3, #0]
 8006e1a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006e1e:	686b      	ldr	r3, [r5, #4]
 8006e20:	3b01      	subs	r3, #1
 8006e22:	606b      	str	r3, [r5, #4]
 8006e24:	682b      	ldr	r3, [r5, #0]
 8006e26:	3301      	adds	r3, #1
 8006e28:	602b      	str	r3, [r5, #0]
 8006e2a:	68a3      	ldr	r3, [r4, #8]
 8006e2c:	3b01      	subs	r3, #1
 8006e2e:	3701      	adds	r7, #1
 8006e30:	60a3      	str	r3, [r4, #8]
 8006e32:	b14b      	cbz	r3, 8006e48 <_scanf_chars+0x90>
 8006e34:	686b      	ldr	r3, [r5, #4]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	dcd6      	bgt.n	8006de8 <_scanf_chars+0x30>
 8006e3a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006e3e:	4629      	mov	r1, r5
 8006e40:	4640      	mov	r0, r8
 8006e42:	4798      	blx	r3
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d0cf      	beq.n	8006de8 <_scanf_chars+0x30>
 8006e48:	6823      	ldr	r3, [r4, #0]
 8006e4a:	f013 0310 	ands.w	r3, r3, #16
 8006e4e:	d105      	bne.n	8006e5c <_scanf_chars+0xa4>
 8006e50:	68e2      	ldr	r2, [r4, #12]
 8006e52:	3201      	adds	r2, #1
 8006e54:	60e2      	str	r2, [r4, #12]
 8006e56:	69a2      	ldr	r2, [r4, #24]
 8006e58:	b102      	cbz	r2, 8006e5c <_scanf_chars+0xa4>
 8006e5a:	7033      	strb	r3, [r6, #0]
 8006e5c:	6923      	ldr	r3, [r4, #16]
 8006e5e:	443b      	add	r3, r7
 8006e60:	6123      	str	r3, [r4, #16]
 8006e62:	2000      	movs	r0, #0
 8006e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e68:	08007c83 	.word	0x08007c83

08006e6c <_scanf_i>:
 8006e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e70:	4698      	mov	r8, r3
 8006e72:	4b73      	ldr	r3, [pc, #460]	@ (8007040 <_scanf_i+0x1d4>)
 8006e74:	460c      	mov	r4, r1
 8006e76:	4682      	mov	sl, r0
 8006e78:	4616      	mov	r6, r2
 8006e7a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e7e:	b087      	sub	sp, #28
 8006e80:	ab03      	add	r3, sp, #12
 8006e82:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006e86:	4b6f      	ldr	r3, [pc, #444]	@ (8007044 <_scanf_i+0x1d8>)
 8006e88:	69a1      	ldr	r1, [r4, #24]
 8006e8a:	4a6f      	ldr	r2, [pc, #444]	@ (8007048 <_scanf_i+0x1dc>)
 8006e8c:	2903      	cmp	r1, #3
 8006e8e:	bf08      	it	eq
 8006e90:	461a      	moveq	r2, r3
 8006e92:	68a3      	ldr	r3, [r4, #8]
 8006e94:	9201      	str	r2, [sp, #4]
 8006e96:	1e5a      	subs	r2, r3, #1
 8006e98:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006e9c:	bf84      	itt	hi
 8006e9e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006ea2:	eb03 0905 	addhi.w	r9, r3, r5
 8006ea6:	4627      	mov	r7, r4
 8006ea8:	bf84      	itt	hi
 8006eaa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006eae:	60a3      	strhi	r3, [r4, #8]
 8006eb0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006eb4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8006eb8:	bf98      	it	ls
 8006eba:	f04f 0900 	movls.w	r9, #0
 8006ebe:	6023      	str	r3, [r4, #0]
 8006ec0:	463d      	mov	r5, r7
 8006ec2:	f04f 0b00 	mov.w	fp, #0
 8006ec6:	6831      	ldr	r1, [r6, #0]
 8006ec8:	ab03      	add	r3, sp, #12
 8006eca:	7809      	ldrb	r1, [r1, #0]
 8006ecc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	f7f9 f99d 	bl	8000210 <memchr>
 8006ed6:	b328      	cbz	r0, 8006f24 <_scanf_i+0xb8>
 8006ed8:	f1bb 0f01 	cmp.w	fp, #1
 8006edc:	d158      	bne.n	8006f90 <_scanf_i+0x124>
 8006ede:	6862      	ldr	r2, [r4, #4]
 8006ee0:	b92a      	cbnz	r2, 8006eee <_scanf_i+0x82>
 8006ee2:	6822      	ldr	r2, [r4, #0]
 8006ee4:	2108      	movs	r1, #8
 8006ee6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006eea:	6061      	str	r1, [r4, #4]
 8006eec:	6022      	str	r2, [r4, #0]
 8006eee:	6822      	ldr	r2, [r4, #0]
 8006ef0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8006ef4:	6022      	str	r2, [r4, #0]
 8006ef6:	68a2      	ldr	r2, [r4, #8]
 8006ef8:	1e51      	subs	r1, r2, #1
 8006efa:	60a1      	str	r1, [r4, #8]
 8006efc:	b192      	cbz	r2, 8006f24 <_scanf_i+0xb8>
 8006efe:	6832      	ldr	r2, [r6, #0]
 8006f00:	1c51      	adds	r1, r2, #1
 8006f02:	6031      	str	r1, [r6, #0]
 8006f04:	7812      	ldrb	r2, [r2, #0]
 8006f06:	f805 2b01 	strb.w	r2, [r5], #1
 8006f0a:	6872      	ldr	r2, [r6, #4]
 8006f0c:	3a01      	subs	r2, #1
 8006f0e:	2a00      	cmp	r2, #0
 8006f10:	6072      	str	r2, [r6, #4]
 8006f12:	dc07      	bgt.n	8006f24 <_scanf_i+0xb8>
 8006f14:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8006f18:	4631      	mov	r1, r6
 8006f1a:	4650      	mov	r0, sl
 8006f1c:	4790      	blx	r2
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	f040 8083 	bne.w	800702a <_scanf_i+0x1be>
 8006f24:	f10b 0b01 	add.w	fp, fp, #1
 8006f28:	f1bb 0f03 	cmp.w	fp, #3
 8006f2c:	d1cb      	bne.n	8006ec6 <_scanf_i+0x5a>
 8006f2e:	6861      	ldr	r1, [r4, #4]
 8006f30:	b909      	cbnz	r1, 8006f36 <_scanf_i+0xca>
 8006f32:	210a      	movs	r1, #10
 8006f34:	6061      	str	r1, [r4, #4]
 8006f36:	4b45      	ldr	r3, [pc, #276]	@ (800704c <_scanf_i+0x1e0>)
 8006f38:	6960      	ldr	r0, [r4, #20]
 8006f3a:	1a59      	subs	r1, r3, r1
 8006f3c:	f000 f888 	bl	8007050 <__sccl>
 8006f40:	f04f 0b00 	mov.w	fp, #0
 8006f44:	68a3      	ldr	r3, [r4, #8]
 8006f46:	6822      	ldr	r2, [r4, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d03d      	beq.n	8006fc8 <_scanf_i+0x15c>
 8006f4c:	6831      	ldr	r1, [r6, #0]
 8006f4e:	6960      	ldr	r0, [r4, #20]
 8006f50:	f891 c000 	ldrb.w	ip, [r1]
 8006f54:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d035      	beq.n	8006fc8 <_scanf_i+0x15c>
 8006f5c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8006f60:	d124      	bne.n	8006fac <_scanf_i+0x140>
 8006f62:	0510      	lsls	r0, r2, #20
 8006f64:	d522      	bpl.n	8006fac <_scanf_i+0x140>
 8006f66:	f10b 0b01 	add.w	fp, fp, #1
 8006f6a:	f1b9 0f00 	cmp.w	r9, #0
 8006f6e:	d003      	beq.n	8006f78 <_scanf_i+0x10c>
 8006f70:	3301      	adds	r3, #1
 8006f72:	f109 39ff 	add.w	r9, r9, #4294967295
 8006f76:	60a3      	str	r3, [r4, #8]
 8006f78:	6873      	ldr	r3, [r6, #4]
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	6073      	str	r3, [r6, #4]
 8006f80:	dd1b      	ble.n	8006fba <_scanf_i+0x14e>
 8006f82:	6833      	ldr	r3, [r6, #0]
 8006f84:	3301      	adds	r3, #1
 8006f86:	6033      	str	r3, [r6, #0]
 8006f88:	68a3      	ldr	r3, [r4, #8]
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	60a3      	str	r3, [r4, #8]
 8006f8e:	e7d9      	b.n	8006f44 <_scanf_i+0xd8>
 8006f90:	f1bb 0f02 	cmp.w	fp, #2
 8006f94:	d1af      	bne.n	8006ef6 <_scanf_i+0x8a>
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8006f9c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006fa0:	d1c5      	bne.n	8006f2e <_scanf_i+0xc2>
 8006fa2:	2110      	movs	r1, #16
 8006fa4:	6061      	str	r1, [r4, #4]
 8006fa6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006faa:	e7a3      	b.n	8006ef4 <_scanf_i+0x88>
 8006fac:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8006fb0:	6022      	str	r2, [r4, #0]
 8006fb2:	780b      	ldrb	r3, [r1, #0]
 8006fb4:	f805 3b01 	strb.w	r3, [r5], #1
 8006fb8:	e7de      	b.n	8006f78 <_scanf_i+0x10c>
 8006fba:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006fbe:	4631      	mov	r1, r6
 8006fc0:	4650      	mov	r0, sl
 8006fc2:	4798      	blx	r3
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	d0df      	beq.n	8006f88 <_scanf_i+0x11c>
 8006fc8:	6823      	ldr	r3, [r4, #0]
 8006fca:	05db      	lsls	r3, r3, #23
 8006fcc:	d50d      	bpl.n	8006fea <_scanf_i+0x17e>
 8006fce:	42bd      	cmp	r5, r7
 8006fd0:	d909      	bls.n	8006fe6 <_scanf_i+0x17a>
 8006fd2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006fd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fda:	4632      	mov	r2, r6
 8006fdc:	4650      	mov	r0, sl
 8006fde:	4798      	blx	r3
 8006fe0:	f105 39ff 	add.w	r9, r5, #4294967295
 8006fe4:	464d      	mov	r5, r9
 8006fe6:	42bd      	cmp	r5, r7
 8006fe8:	d027      	beq.n	800703a <_scanf_i+0x1ce>
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	f012 0210 	ands.w	r2, r2, #16
 8006ff0:	d112      	bne.n	8007018 <_scanf_i+0x1ac>
 8006ff2:	702a      	strb	r2, [r5, #0]
 8006ff4:	6863      	ldr	r3, [r4, #4]
 8006ff6:	9e01      	ldr	r6, [sp, #4]
 8006ff8:	4639      	mov	r1, r7
 8006ffa:	4650      	mov	r0, sl
 8006ffc:	47b0      	blx	r6
 8006ffe:	f8d8 3000 	ldr.w	r3, [r8]
 8007002:	6821      	ldr	r1, [r4, #0]
 8007004:	1d1a      	adds	r2, r3, #4
 8007006:	f8c8 2000 	str.w	r2, [r8]
 800700a:	068e      	lsls	r6, r1, #26
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	d50f      	bpl.n	8007030 <_scanf_i+0x1c4>
 8007010:	6018      	str	r0, [r3, #0]
 8007012:	68e3      	ldr	r3, [r4, #12]
 8007014:	3301      	adds	r3, #1
 8007016:	60e3      	str	r3, [r4, #12]
 8007018:	6923      	ldr	r3, [r4, #16]
 800701a:	1bed      	subs	r5, r5, r7
 800701c:	445d      	add	r5, fp
 800701e:	442b      	add	r3, r5
 8007020:	6123      	str	r3, [r4, #16]
 8007022:	2000      	movs	r0, #0
 8007024:	b007      	add	sp, #28
 8007026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800702a:	f04f 0b00 	mov.w	fp, #0
 800702e:	e7cb      	b.n	8006fc8 <_scanf_i+0x15c>
 8007030:	07ca      	lsls	r2, r1, #31
 8007032:	bf4c      	ite	mi
 8007034:	8018      	strhmi	r0, [r3, #0]
 8007036:	6018      	strpl	r0, [r3, #0]
 8007038:	e7eb      	b.n	8007012 <_scanf_i+0x1a6>
 800703a:	2001      	movs	r0, #1
 800703c:	e7f2      	b.n	8007024 <_scanf_i+0x1b8>
 800703e:	bf00      	nop
 8007040:	08007a7c 	.word	0x08007a7c
 8007044:	080072d9 	.word	0x080072d9
 8007048:	080073b9 	.word	0x080073b9
 800704c:	08007c77 	.word	0x08007c77

08007050 <__sccl>:
 8007050:	b570      	push	{r4, r5, r6, lr}
 8007052:	780b      	ldrb	r3, [r1, #0]
 8007054:	4604      	mov	r4, r0
 8007056:	2b5e      	cmp	r3, #94	@ 0x5e
 8007058:	bf0b      	itete	eq
 800705a:	784b      	ldrbeq	r3, [r1, #1]
 800705c:	1c4a      	addne	r2, r1, #1
 800705e:	1c8a      	addeq	r2, r1, #2
 8007060:	2100      	movne	r1, #0
 8007062:	bf08      	it	eq
 8007064:	2101      	moveq	r1, #1
 8007066:	3801      	subs	r0, #1
 8007068:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800706c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007070:	42a8      	cmp	r0, r5
 8007072:	d1fb      	bne.n	800706c <__sccl+0x1c>
 8007074:	b90b      	cbnz	r3, 800707a <__sccl+0x2a>
 8007076:	1e50      	subs	r0, r2, #1
 8007078:	bd70      	pop	{r4, r5, r6, pc}
 800707a:	f081 0101 	eor.w	r1, r1, #1
 800707e:	54e1      	strb	r1, [r4, r3]
 8007080:	4610      	mov	r0, r2
 8007082:	4602      	mov	r2, r0
 8007084:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007088:	2d2d      	cmp	r5, #45	@ 0x2d
 800708a:	d005      	beq.n	8007098 <__sccl+0x48>
 800708c:	2d5d      	cmp	r5, #93	@ 0x5d
 800708e:	d016      	beq.n	80070be <__sccl+0x6e>
 8007090:	2d00      	cmp	r5, #0
 8007092:	d0f1      	beq.n	8007078 <__sccl+0x28>
 8007094:	462b      	mov	r3, r5
 8007096:	e7f2      	b.n	800707e <__sccl+0x2e>
 8007098:	7846      	ldrb	r6, [r0, #1]
 800709a:	2e5d      	cmp	r6, #93	@ 0x5d
 800709c:	d0fa      	beq.n	8007094 <__sccl+0x44>
 800709e:	42b3      	cmp	r3, r6
 80070a0:	dcf8      	bgt.n	8007094 <__sccl+0x44>
 80070a2:	3002      	adds	r0, #2
 80070a4:	461a      	mov	r2, r3
 80070a6:	3201      	adds	r2, #1
 80070a8:	4296      	cmp	r6, r2
 80070aa:	54a1      	strb	r1, [r4, r2]
 80070ac:	dcfb      	bgt.n	80070a6 <__sccl+0x56>
 80070ae:	1af2      	subs	r2, r6, r3
 80070b0:	3a01      	subs	r2, #1
 80070b2:	42b3      	cmp	r3, r6
 80070b4:	bfa8      	it	ge
 80070b6:	2200      	movge	r2, #0
 80070b8:	3301      	adds	r3, #1
 80070ba:	4413      	add	r3, r2
 80070bc:	e7e1      	b.n	8007082 <__sccl+0x32>
 80070be:	4610      	mov	r0, r2
 80070c0:	e7da      	b.n	8007078 <__sccl+0x28>

080070c2 <__submore>:
 80070c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070c6:	460c      	mov	r4, r1
 80070c8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80070ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070ce:	4299      	cmp	r1, r3
 80070d0:	d11d      	bne.n	800710e <__submore+0x4c>
 80070d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80070d6:	f7ff f91f 	bl	8006318 <_malloc_r>
 80070da:	b918      	cbnz	r0, 80070e4 <__submore+0x22>
 80070dc:	f04f 30ff 	mov.w	r0, #4294967295
 80070e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80070ea:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 80070ee:	6360      	str	r0, [r4, #52]	@ 0x34
 80070f0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80070f4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80070f8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 80070fc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007100:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007104:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007108:	6020      	str	r0, [r4, #0]
 800710a:	2000      	movs	r0, #0
 800710c:	e7e8      	b.n	80070e0 <__submore+0x1e>
 800710e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007110:	0077      	lsls	r7, r6, #1
 8007112:	463a      	mov	r2, r7
 8007114:	f000 f838 	bl	8007188 <_realloc_r>
 8007118:	4605      	mov	r5, r0
 800711a:	2800      	cmp	r0, #0
 800711c:	d0de      	beq.n	80070dc <__submore+0x1a>
 800711e:	eb00 0806 	add.w	r8, r0, r6
 8007122:	4601      	mov	r1, r0
 8007124:	4632      	mov	r2, r6
 8007126:	4640      	mov	r0, r8
 8007128:	f7ff f87c 	bl	8006224 <memcpy>
 800712c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007130:	f8c4 8000 	str.w	r8, [r4]
 8007134:	e7e9      	b.n	800710a <__submore+0x48>

08007136 <memmove>:
 8007136:	4288      	cmp	r0, r1
 8007138:	b510      	push	{r4, lr}
 800713a:	eb01 0402 	add.w	r4, r1, r2
 800713e:	d902      	bls.n	8007146 <memmove+0x10>
 8007140:	4284      	cmp	r4, r0
 8007142:	4623      	mov	r3, r4
 8007144:	d807      	bhi.n	8007156 <memmove+0x20>
 8007146:	1e43      	subs	r3, r0, #1
 8007148:	42a1      	cmp	r1, r4
 800714a:	d007      	beq.n	800715c <memmove+0x26>
 800714c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007150:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007154:	e7f8      	b.n	8007148 <memmove+0x12>
 8007156:	4402      	add	r2, r0
 8007158:	4282      	cmp	r2, r0
 800715a:	d100      	bne.n	800715e <memmove+0x28>
 800715c:	bd10      	pop	{r4, pc}
 800715e:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8007162:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8007166:	e7f7      	b.n	8007158 <memmove+0x22>

08007168 <_sbrk_r>:
 8007168:	b538      	push	{r3, r4, r5, lr}
 800716a:	4d06      	ldr	r5, [pc, #24]	@ (8007184 <_sbrk_r+0x1c>)
 800716c:	2300      	movs	r3, #0
 800716e:	4604      	mov	r4, r0
 8007170:	4608      	mov	r0, r1
 8007172:	602b      	str	r3, [r5, #0]
 8007174:	f7fb fd3c 	bl	8002bf0 <_sbrk>
 8007178:	1c43      	adds	r3, r0, #1
 800717a:	d102      	bne.n	8007182 <_sbrk_r+0x1a>
 800717c:	682b      	ldr	r3, [r5, #0]
 800717e:	b103      	cbz	r3, 8007182 <_sbrk_r+0x1a>
 8007180:	6023      	str	r3, [r4, #0]
 8007182:	bd38      	pop	{r3, r4, r5, pc}
 8007184:	2000158c 	.word	0x2000158c

08007188 <_realloc_r>:
 8007188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718c:	4607      	mov	r7, r0
 800718e:	4614      	mov	r4, r2
 8007190:	460d      	mov	r5, r1
 8007192:	b921      	cbnz	r1, 800719e <_realloc_r+0x16>
 8007194:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007198:	4611      	mov	r1, r2
 800719a:	f7ff b8bd 	b.w	8006318 <_malloc_r>
 800719e:	b92a      	cbnz	r2, 80071ac <_realloc_r+0x24>
 80071a0:	f7ff f84e 	bl	8006240 <_free_r>
 80071a4:	4625      	mov	r5, r4
 80071a6:	4628      	mov	r0, r5
 80071a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ac:	f000 f906 	bl	80073bc <_malloc_usable_size_r>
 80071b0:	4284      	cmp	r4, r0
 80071b2:	4606      	mov	r6, r0
 80071b4:	d802      	bhi.n	80071bc <_realloc_r+0x34>
 80071b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80071ba:	d8f4      	bhi.n	80071a6 <_realloc_r+0x1e>
 80071bc:	4621      	mov	r1, r4
 80071be:	4638      	mov	r0, r7
 80071c0:	f7ff f8aa 	bl	8006318 <_malloc_r>
 80071c4:	4680      	mov	r8, r0
 80071c6:	b908      	cbnz	r0, 80071cc <_realloc_r+0x44>
 80071c8:	4645      	mov	r5, r8
 80071ca:	e7ec      	b.n	80071a6 <_realloc_r+0x1e>
 80071cc:	42b4      	cmp	r4, r6
 80071ce:	4622      	mov	r2, r4
 80071d0:	4629      	mov	r1, r5
 80071d2:	bf28      	it	cs
 80071d4:	4632      	movcs	r2, r6
 80071d6:	f7ff f825 	bl	8006224 <memcpy>
 80071da:	4629      	mov	r1, r5
 80071dc:	4638      	mov	r0, r7
 80071de:	f7ff f82f 	bl	8006240 <_free_r>
 80071e2:	e7f1      	b.n	80071c8 <_realloc_r+0x40>

080071e4 <_strtol_l.isra.0>:
 80071e4:	2b24      	cmp	r3, #36	@ 0x24
 80071e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071ea:	4686      	mov	lr, r0
 80071ec:	4690      	mov	r8, r2
 80071ee:	d801      	bhi.n	80071f4 <_strtol_l.isra.0+0x10>
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d106      	bne.n	8007202 <_strtol_l.isra.0+0x1e>
 80071f4:	f7fe ffea 	bl	80061cc <__errno>
 80071f8:	2316      	movs	r3, #22
 80071fa:	6003      	str	r3, [r0, #0]
 80071fc:	2000      	movs	r0, #0
 80071fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007202:	4834      	ldr	r0, [pc, #208]	@ (80072d4 <_strtol_l.isra.0+0xf0>)
 8007204:	460d      	mov	r5, r1
 8007206:	462a      	mov	r2, r5
 8007208:	f815 4b01 	ldrb.w	r4, [r5], #1
 800720c:	5d06      	ldrb	r6, [r0, r4]
 800720e:	f016 0608 	ands.w	r6, r6, #8
 8007212:	d1f8      	bne.n	8007206 <_strtol_l.isra.0+0x22>
 8007214:	2c2d      	cmp	r4, #45	@ 0x2d
 8007216:	d110      	bne.n	800723a <_strtol_l.isra.0+0x56>
 8007218:	782c      	ldrb	r4, [r5, #0]
 800721a:	2601      	movs	r6, #1
 800721c:	1c95      	adds	r5, r2, #2
 800721e:	f033 0210 	bics.w	r2, r3, #16
 8007222:	d115      	bne.n	8007250 <_strtol_l.isra.0+0x6c>
 8007224:	2c30      	cmp	r4, #48	@ 0x30
 8007226:	d10d      	bne.n	8007244 <_strtol_l.isra.0+0x60>
 8007228:	782a      	ldrb	r2, [r5, #0]
 800722a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800722e:	2a58      	cmp	r2, #88	@ 0x58
 8007230:	d108      	bne.n	8007244 <_strtol_l.isra.0+0x60>
 8007232:	786c      	ldrb	r4, [r5, #1]
 8007234:	3502      	adds	r5, #2
 8007236:	2310      	movs	r3, #16
 8007238:	e00a      	b.n	8007250 <_strtol_l.isra.0+0x6c>
 800723a:	2c2b      	cmp	r4, #43	@ 0x2b
 800723c:	bf04      	itt	eq
 800723e:	782c      	ldrbeq	r4, [r5, #0]
 8007240:	1c95      	addeq	r5, r2, #2
 8007242:	e7ec      	b.n	800721e <_strtol_l.isra.0+0x3a>
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1f6      	bne.n	8007236 <_strtol_l.isra.0+0x52>
 8007248:	2c30      	cmp	r4, #48	@ 0x30
 800724a:	bf14      	ite	ne
 800724c:	230a      	movne	r3, #10
 800724e:	2308      	moveq	r3, #8
 8007250:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007254:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007258:	2200      	movs	r2, #0
 800725a:	fbbc f9f3 	udiv	r9, ip, r3
 800725e:	4610      	mov	r0, r2
 8007260:	fb03 ca19 	mls	sl, r3, r9, ip
 8007264:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007268:	2f09      	cmp	r7, #9
 800726a:	d80f      	bhi.n	800728c <_strtol_l.isra.0+0xa8>
 800726c:	463c      	mov	r4, r7
 800726e:	42a3      	cmp	r3, r4
 8007270:	dd1b      	ble.n	80072aa <_strtol_l.isra.0+0xc6>
 8007272:	1c57      	adds	r7, r2, #1
 8007274:	d007      	beq.n	8007286 <_strtol_l.isra.0+0xa2>
 8007276:	4581      	cmp	r9, r0
 8007278:	d314      	bcc.n	80072a4 <_strtol_l.isra.0+0xc0>
 800727a:	d101      	bne.n	8007280 <_strtol_l.isra.0+0x9c>
 800727c:	45a2      	cmp	sl, r4
 800727e:	db11      	blt.n	80072a4 <_strtol_l.isra.0+0xc0>
 8007280:	fb00 4003 	mla	r0, r0, r3, r4
 8007284:	2201      	movs	r2, #1
 8007286:	f815 4b01 	ldrb.w	r4, [r5], #1
 800728a:	e7eb      	b.n	8007264 <_strtol_l.isra.0+0x80>
 800728c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007290:	2f19      	cmp	r7, #25
 8007292:	d801      	bhi.n	8007298 <_strtol_l.isra.0+0xb4>
 8007294:	3c37      	subs	r4, #55	@ 0x37
 8007296:	e7ea      	b.n	800726e <_strtol_l.isra.0+0x8a>
 8007298:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800729c:	2f19      	cmp	r7, #25
 800729e:	d804      	bhi.n	80072aa <_strtol_l.isra.0+0xc6>
 80072a0:	3c57      	subs	r4, #87	@ 0x57
 80072a2:	e7e4      	b.n	800726e <_strtol_l.isra.0+0x8a>
 80072a4:	f04f 32ff 	mov.w	r2, #4294967295
 80072a8:	e7ed      	b.n	8007286 <_strtol_l.isra.0+0xa2>
 80072aa:	1c53      	adds	r3, r2, #1
 80072ac:	d108      	bne.n	80072c0 <_strtol_l.isra.0+0xdc>
 80072ae:	2322      	movs	r3, #34	@ 0x22
 80072b0:	f8ce 3000 	str.w	r3, [lr]
 80072b4:	4660      	mov	r0, ip
 80072b6:	f1b8 0f00 	cmp.w	r8, #0
 80072ba:	d0a0      	beq.n	80071fe <_strtol_l.isra.0+0x1a>
 80072bc:	1e69      	subs	r1, r5, #1
 80072be:	e006      	b.n	80072ce <_strtol_l.isra.0+0xea>
 80072c0:	b106      	cbz	r6, 80072c4 <_strtol_l.isra.0+0xe0>
 80072c2:	4240      	negs	r0, r0
 80072c4:	f1b8 0f00 	cmp.w	r8, #0
 80072c8:	d099      	beq.n	80071fe <_strtol_l.isra.0+0x1a>
 80072ca:	2a00      	cmp	r2, #0
 80072cc:	d1f6      	bne.n	80072bc <_strtol_l.isra.0+0xd8>
 80072ce:	f8c8 1000 	str.w	r1, [r8]
 80072d2:	e794      	b.n	80071fe <_strtol_l.isra.0+0x1a>
 80072d4:	08007c83 	.word	0x08007c83

080072d8 <_strtol_r>:
 80072d8:	f7ff bf84 	b.w	80071e4 <_strtol_l.isra.0>

080072dc <_strtoul_l.isra.0>:
 80072dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80072e0:	4e34      	ldr	r6, [pc, #208]	@ (80073b4 <_strtoul_l.isra.0+0xd8>)
 80072e2:	4686      	mov	lr, r0
 80072e4:	460d      	mov	r5, r1
 80072e6:	4628      	mov	r0, r5
 80072e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072ec:	5d37      	ldrb	r7, [r6, r4]
 80072ee:	f017 0708 	ands.w	r7, r7, #8
 80072f2:	d1f8      	bne.n	80072e6 <_strtoul_l.isra.0+0xa>
 80072f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80072f6:	d110      	bne.n	800731a <_strtoul_l.isra.0+0x3e>
 80072f8:	782c      	ldrb	r4, [r5, #0]
 80072fa:	2701      	movs	r7, #1
 80072fc:	1c85      	adds	r5, r0, #2
 80072fe:	f033 0010 	bics.w	r0, r3, #16
 8007302:	d115      	bne.n	8007330 <_strtoul_l.isra.0+0x54>
 8007304:	2c30      	cmp	r4, #48	@ 0x30
 8007306:	d10d      	bne.n	8007324 <_strtoul_l.isra.0+0x48>
 8007308:	7828      	ldrb	r0, [r5, #0]
 800730a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800730e:	2858      	cmp	r0, #88	@ 0x58
 8007310:	d108      	bne.n	8007324 <_strtoul_l.isra.0+0x48>
 8007312:	786c      	ldrb	r4, [r5, #1]
 8007314:	3502      	adds	r5, #2
 8007316:	2310      	movs	r3, #16
 8007318:	e00a      	b.n	8007330 <_strtoul_l.isra.0+0x54>
 800731a:	2c2b      	cmp	r4, #43	@ 0x2b
 800731c:	bf04      	itt	eq
 800731e:	782c      	ldrbeq	r4, [r5, #0]
 8007320:	1c85      	addeq	r5, r0, #2
 8007322:	e7ec      	b.n	80072fe <_strtoul_l.isra.0+0x22>
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1f6      	bne.n	8007316 <_strtoul_l.isra.0+0x3a>
 8007328:	2c30      	cmp	r4, #48	@ 0x30
 800732a:	bf14      	ite	ne
 800732c:	230a      	movne	r3, #10
 800732e:	2308      	moveq	r3, #8
 8007330:	f04f 38ff 	mov.w	r8, #4294967295
 8007334:	2600      	movs	r6, #0
 8007336:	fbb8 f8f3 	udiv	r8, r8, r3
 800733a:	fb03 f908 	mul.w	r9, r3, r8
 800733e:	ea6f 0909 	mvn.w	r9, r9
 8007342:	4630      	mov	r0, r6
 8007344:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007348:	f1bc 0f09 	cmp.w	ip, #9
 800734c:	d810      	bhi.n	8007370 <_strtoul_l.isra.0+0x94>
 800734e:	4664      	mov	r4, ip
 8007350:	42a3      	cmp	r3, r4
 8007352:	dd1e      	ble.n	8007392 <_strtoul_l.isra.0+0xb6>
 8007354:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007358:	d007      	beq.n	800736a <_strtoul_l.isra.0+0x8e>
 800735a:	4580      	cmp	r8, r0
 800735c:	d316      	bcc.n	800738c <_strtoul_l.isra.0+0xb0>
 800735e:	d101      	bne.n	8007364 <_strtoul_l.isra.0+0x88>
 8007360:	45a1      	cmp	r9, r4
 8007362:	db13      	blt.n	800738c <_strtoul_l.isra.0+0xb0>
 8007364:	fb00 4003 	mla	r0, r0, r3, r4
 8007368:	2601      	movs	r6, #1
 800736a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800736e:	e7e9      	b.n	8007344 <_strtoul_l.isra.0+0x68>
 8007370:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007374:	f1bc 0f19 	cmp.w	ip, #25
 8007378:	d801      	bhi.n	800737e <_strtoul_l.isra.0+0xa2>
 800737a:	3c37      	subs	r4, #55	@ 0x37
 800737c:	e7e8      	b.n	8007350 <_strtoul_l.isra.0+0x74>
 800737e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007382:	f1bc 0f19 	cmp.w	ip, #25
 8007386:	d804      	bhi.n	8007392 <_strtoul_l.isra.0+0xb6>
 8007388:	3c57      	subs	r4, #87	@ 0x57
 800738a:	e7e1      	b.n	8007350 <_strtoul_l.isra.0+0x74>
 800738c:	f04f 36ff 	mov.w	r6, #4294967295
 8007390:	e7eb      	b.n	800736a <_strtoul_l.isra.0+0x8e>
 8007392:	1c73      	adds	r3, r6, #1
 8007394:	d106      	bne.n	80073a4 <_strtoul_l.isra.0+0xc8>
 8007396:	2322      	movs	r3, #34	@ 0x22
 8007398:	f8ce 3000 	str.w	r3, [lr]
 800739c:	4630      	mov	r0, r6
 800739e:	b932      	cbnz	r2, 80073ae <_strtoul_l.isra.0+0xd2>
 80073a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a4:	b107      	cbz	r7, 80073a8 <_strtoul_l.isra.0+0xcc>
 80073a6:	4240      	negs	r0, r0
 80073a8:	2a00      	cmp	r2, #0
 80073aa:	d0f9      	beq.n	80073a0 <_strtoul_l.isra.0+0xc4>
 80073ac:	b106      	cbz	r6, 80073b0 <_strtoul_l.isra.0+0xd4>
 80073ae:	1e69      	subs	r1, r5, #1
 80073b0:	6011      	str	r1, [r2, #0]
 80073b2:	e7f5      	b.n	80073a0 <_strtoul_l.isra.0+0xc4>
 80073b4:	08007c83 	.word	0x08007c83

080073b8 <_strtoul_r>:
 80073b8:	f7ff bf90 	b.w	80072dc <_strtoul_l.isra.0>

080073bc <_malloc_usable_size_r>:
 80073bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073c0:	1f18      	subs	r0, r3, #4
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bfbc      	itt	lt
 80073c6:	580b      	ldrlt	r3, [r1, r0]
 80073c8:	18c0      	addlt	r0, r0, r3
 80073ca:	4770      	bx	lr

080073cc <_init>:
 80073cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ce:	bf00      	nop
 80073d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073d2:	bc08      	pop	{r3}
 80073d4:	469e      	mov	lr, r3
 80073d6:	4770      	bx	lr

080073d8 <_fini>:
 80073d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073da:	bf00      	nop
 80073dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073de:	bc08      	pop	{r3}
 80073e0:	469e      	mov	lr, r3
 80073e2:	4770      	bx	lr
