DSI_MAC_REG_00
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_00:
.. table:: DSI_MAC_REG_00, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_sw_spkt_en       | RWS   | trigger soft short     |      |
	|      |                      |       | packet transmission (  |      |
	|      |                      |       | only work while        |      |
	|      |                      |       | reg_video_mode=0)      |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_esc_en           | RWS   | Escape mode enable     |      |
	+------+----------------------+-------+------------------------+------+
	| 2    | reg_video_mode       | RWS   | HS video mode enable   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: HS command mode or  |      |
	|      |                      |       | Escape mode            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: HS Video mode       |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 4    | reg_sw_spkt_done     | R     | soft Short packet      |      |
	|      |                      |       | transmission finish ,  |      |
	|      |                      |       | and clear after        |      |
	|      |                      |       | reg_sw_spkt_en         |      |
	|      |                      |       | deassert               |      |
	+------+----------------------+-------+------------------------+------+
	| 5    | reg_esc_done_d0      | R     | Escape mode finish     |      |
	+------+----------------------+-------+------------------------+------+
	| 31:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_01
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_01:
.. table:: DSI_MAC_REG_01, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 23:0 | reg_sw_spkt          | R/W   | Soft Short packet for  | 0x0  |
	|      |                      |       | HS mode                |      |
	|      |                      |       |                        |      |
	|      |                      |       | [7:0] Data ID          |      |
	|      |                      |       |                        |      |
	|      |                      |       | [15:8]: Data 0         |      |
	|      |                      |       |                        |      |
	|      |                      |       | [23:16] Data 1         |      |
	|      |                      |       |                        |      |
	|      |                      |       | (\* ECC is generated   |      |
	|      |                      |       | by HW)                 |      |
	+------+----------------------+-------+------------------------+------+
	| 25:24| reg_lane_mode        | R/W   | lane active setting    | 0x1  |
	|      |                      |       | while HS mode          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: D0 Lane active      |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: D0/D1 Lane Active   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: D0/D1/D2/D3 Lane    |      |
	|      |                      |       | Active                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: reserved            |      |
	+------+----------------------+-------+------------------------+------+
	| 26   | reg_eotp_en          | R/W   | enable insert eopt     | 0x1  |
	|      |                      |       | short packet followed  |      |
	|      |                      |       | each transmission      |      |
	+------+----------------------+-------+------------------------+------+
	| 27   | reg_skew_cal         | R/W   | skew calibration       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 28   | reg_skew_cal_ini     | R/W   | skew calibration       | 0x0  |
	|      |                      |       | initialize             |      |
	+------+----------------------+-------+------------------------+------+
	| 29   | reg_hs_c_conti       | R/W   | c lane continous mode  | 0x1  |
	+------+----------------------+-------+------------------------+------+
	| 31:30| reg_rgb_clr_fmt      | R/W   | RGB Packed format      | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: RGB888              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: RGB666              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: RGB565              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: RGB10-10-10         |      |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_02
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_02:
.. table:: DSI_MAC_REG_02, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 15:0 | reg_lpkt_wc          | R/W   | Video line data paket  | 0x0  |
	|      |                      |       | byte counts            |      |
	|      |                      |       |                        |      |
	|      |                      |       | (packed data must be   |      |
	|      |                      |       | byte alignment)        |      |
	+------+----------------------+-------+------------------------+------+
	| 26:16| reg_event_delay      | R/W   | time shift for each    | 0x80 |
	|      |                      |       | video packet event     |      |
	|      |                      |       | (unit: pixel time)     |      |
	+------+----------------------+-------+------------------------+------+
	| 31:27| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_03
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_03:
.. table:: DSI_MAC_REG_03, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_esc_mode         | R/W   | Escape mode            | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: TX trigger          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: TX LPDT             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: ULPS                |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: ULPS EXIT           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 4: RX                  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 5: reserved            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 6: C ULPS              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 7: C ULPS EXIT         |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_esc_trig         | R/W   | Trigger command for    | 0x0  |
	|      |                      |       | Escape TX trigger mode |      |
	+------+----------------------+-------+------------------------+------+
	| 11:8 | reg_tx_bc            | R/W   | TX LPDT byte counts    | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: 1 byte              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: 2 bytes             |      |
	|      |                      |       |                        |      |
	|      |                      |       | \.\.\.\.\.\.           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 15: 16 bytes           |      |
	+------+----------------------+-------+------------------------+------+
	| 15:12| reg_bta_rx_bc        | R     | Byte counts for RX     |      |
	|      |                      |       | received               |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: no received         |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: 1 byte              |      |
	|      |                      |       |                        |      |
	|      |                      |       | \.\.\.\.\.\.           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 8: 8 bytes             |      |
	+------+----------------------+-------+------------------------+------+
	| 31:16| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_04
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_04:
.. table:: DSI_MAC_REG_04, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_tx_byte0         | R/W   | TX byte 0              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_tx_byte1         | R/W   | TX byte 1              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_tx_byte2         | R/W   | TX byte 2              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_tx_byte3         | R/W   | TX byte 3              | 0x0  |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_05
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_05:
.. table:: DSI_MAC_REG_05, Offset Address: 0x014
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_tx_byte4         | R/W   | TX byte 4              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_tx_byte5         | R/W   | TX byte 5              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_tx_byte6         | R/W   | TX byte 6              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_tx_byte7         | R/W   | TX byte 7              | 0x0  |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_06
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_06:
.. table:: DSI_MAC_REG_06, Offset Address: 0x018
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_tx_byte8         | R/W   | TX byte 8              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_tx_byte9         | R/W   | TX byte 9              | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_tx_bytea         | R/W   | TX byte 10             | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_tx_byteb         | R/W   | TX byte 11             | 0x0  |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_07
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_07:
.. table:: DSI_MAC_REG_07, Offset Address: 0x01c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_tx_bytec         | R/W   | TX byte 12             | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_tx_byted         | R/W   | TX byte 13             | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_tx_bytee         | R/W   | TX byte 14             | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_tx_bytef         | R/W   | TX byte 15             | 0x0  |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_08
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_08:
.. table:: DSI_MAC_REG_08, Offset Address: 0x020
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bta_rx_byte0     | R     | RX byte 0              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bta_rx_byte1     | R     | RX byte 1              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bta_rx_byte2     | R     | RX byte 2              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_bta_rx_byte3     | R     | RX byte 3              |      |
	+------+----------------------+-------+------------------------+------+

DSI_MAC_REG_09
^^^^^^^^^^^^^^

.. _table_dsi_mac_reg_09:
.. table:: DSI_MAC_REG_09, Offset Address: 0x024
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_bta_rx_byte4     | R     | RX byte 4              |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_bta_rx_byte5     | R     | RX byte 5              |      |
	+------+----------------------+-------+------------------------+------+
	| 23:16| reg_bta_rx_byte6     | R     | RX byte 6              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| reg_bta_rx_byte7     | R     | RX byte 7              |      |
	+------+----------------------+-------+------------------------+------+
