m255
K3
13
cModel Technology
Z0 dD:\CircuitoLógicoAula\Projetos_CL\Exemplo 4.6\simulation\modelsim
Emux4
Z1 w1523470352
Z2 DPx4 ieee 16 vital_primitives 0 22 9W@YP9_VCb?_GCJ8e:;YQ0
Z3 DPx9 cycloneii 19 cycloneii_atom_pack 0 22 o=N0l8I4MJLjBjVhHea821
Z4 DPx4 ieee 12 vital_timing 0 22 7h8zz2S4HVg:a;2TBMI[j1
Z5 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z6 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z7 DPx9 cycloneii 20 cycloneii_components 0 22 en5XKOfU;kEMlD9<lVMcX1
Z8 dD:\CircuitoLógicoAula\Projetos_CL\Exemplo 4.6\simulation\modelsim
Z9 8mux4.vho
Z10 Fmux4.vho
l0
L34
VFLAKbIZfH_N7a^GO3k=fI1
Z11 OV;C;10.0c;49
31
Z12 !s108 1523470439.614000
Z13 !s90 -reportprogress|300|-93|-work|work|mux4.vho|
Z14 !s107 mux4.vho|
Z15 o-93 -work work -O0
Z16 tExplicit 1
!s100 2<]BSAe_W[GJ>A0>o9C>e1
Astructure
R2
R3
R4
R5
R6
R7
DEx4 work 4 mux4 0 22 FLAKbIZfH_N7a^GO3k=fI1
l99
L69
VA4gA3e2FFKnZRdSo3j;[R3
R11
31
R12
R13
R14
R15
R16
!s100 =;89oAaG3H`l`zFbYeW:52
Etestbench_mux4
Z17 w1523470430
Z18 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z19 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R5
R6
R8
Z20 8D:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.6/testbench/testbench_mux4.vhd
Z21 FD:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.6/testbench/testbench_mux4.vhd
l0
L7
VMzoh6`ETMMgH]0oY8iQ;g3
!s100 SD1DViEf[jJO@1kzM_^`z1
R11
31
Z22 !s108 1523470440.286000
Z23 !s90 -reportprogress|300|-93|-work|work|D:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.6/testbench/testbench_mux4.vhd|
Z24 !s107 D:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.6/testbench/testbench_mux4.vhd|
R15
R16
Asim
R18
R19
R5
R6
DEx4 work 14 testbench_mux4 0 22 Mzoh6`ETMMgH]0oY8iQ;g3
l34
L9
VzT`JZLfL^>]9]102zQ^?z1
!s100 BWfaL]g`XF4cN<A8Z>oSj0
R11
31
R22
R23
R24
R15
R16
