# Tiny Tapeout project information
project:
  title:        "Chisel Template - please change"      # Project title
  author:       "Martin Schoeberl - please change"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A Chisel Template for a Tiny Tapeout design. Change to your design."      # One line description of what your project does
  language:     "Chisel" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Change the example and make it unique by including your github username.
  # tt_um_example will fail as name on submission. Change to something unique.
  top_module:  "tt_um_example"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line.
  # For Chisel designs this is easy, as there is only one Verilg file to list, which contains all the Chisel generated Verilog.
  source_files:        
    - "tt_um_chisel_template.v"
    - "ChiselTop.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
