{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484039484174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484039484174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 17:11:23 2017 " "Processing started: Tue Jan 10 17:11:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484039484174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484039484174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KS -c KS " "Command: quartus_map --read_settings_files=on --write_settings_files=off KS -c KS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484039484174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1484039484927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ks.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ks.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS " "Found entity 1: KS" {  } { { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_src/rx_module_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_src/rx_module_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module_plus " "Found entity 1: rx_module_plus" {  } { { "src/UART_src/rx_module_plus.v" "" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/rx_module_plus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_src/judge.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_src/judge.v" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Found entity 1: judge" {  } { { "src/UART_src/judge.v" "" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/judge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/wave_select.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/wave_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_select " "Found entity 1: wave_select" {  } { { "src/CRTL_src/wave_select.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/wave_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/dds_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/dds_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_top " "Found entity 1: dds_top" {  } { { "src/DDS_src/dds_top.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/data_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/data_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_sel " "Found entity 1: data_sel" {  } { { "src/CRTL_src/data_sel.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/data_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/delta_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/delta_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 delta_wave " "Found entity 1: delta_wave" {  } { { "src/DDS_src/delta_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/delta_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/squ_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/squ_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 squ_wave " "Found entity 1: squ_wave" {  } { { "src/DDS_src/squ_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/sin_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/sin_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_wave " "Found entity 1: sin_wave" {  } { { "src/DDS_src/sin_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/sin_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/up_xie_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/up_xie_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xie_wave " "Found entity 1: up_xie_wave" {  } { { "src/DDS_src/up_xie_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/up_xie_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/down_xie_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/down_xie_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_xie_wave " "Found entity 1: down_xie_wave" {  } { { "src/DDS_src/down_xie_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/down_xie_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/noise_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/noise_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_wave " "Found entity 1: noise_wave" {  } { { "src/DDS_src/noise_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/noise_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/sin_x_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/sin_x_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_x_wave " "Found entity 1: sin_x_wave" {  } { { "src/DDS_src/sin_x_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/sin_x_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dds_src/addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dds_src/addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "src/DDS_src/addr_gen.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/addr_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/delta/delta_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/delta/delta_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 delta_rom " "Found entity 1: delta_rom" {  } { { "src/IPcore/delta/delta_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/sin/sin_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/sin/sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Found entity 1: sin_rom" {  } { { "src/IPcore/sin/sin_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/squ/squ_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/squ/squ_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 squ_rom " "Found entity 1: squ_rom" {  } { { "src/IPcore/squ/squ_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/squ/squ_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/upxie/upxie_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/upxie/upxie_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 upxie_rom " "Found entity 1: upxie_rom" {  } { { "src/IPcore/upxie/upxie_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/downxie/downxie_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/downxie/downxie_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 downxie_rom " "Found entity 1: downxie_rom" {  } { { "src/IPcore/downxie/downxie_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/noise/noise_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/noise/noise_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_rom " "Found entity 1: noise_rom" {  } { { "src/IPcore/noise/noise_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/sinx_x/sinx_x_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/sinx_x/sinx_x_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinx_x_rom " "Found entity 1: sinx_x_rom" {  } { { "src/IPcore/sinx_x/sinx_x_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_src/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_src/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "src/UART_src/uart_top.v" "" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/uart_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/canshu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/canshu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 canshu_ctrl " "Found entity 1: canshu_ctrl" {  } { { "src/CRTL_src/canshu_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/amp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/amp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_ctrl " "Found entity 1: amp_ctrl" {  } { { "src/CRTL_src/amp_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/pha_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/pha_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pha_ctrl " "Found entity 1: pha_ctrl" {  } { { "src/CRTL_src/pha_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/pha_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/frq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/frq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 frq_ctrl " "Found entity 1: frq_ctrl" {  } { { "src/CRTL_src/frq_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/frq_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_clac/data_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_clac/data_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_calc " "Found entity 1: data_calc" {  } { { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/duty_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/duty_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 duty_ctrl " "Found entity 1: duty_ctrl" {  } { { "src/CRTL_src/duty_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/duty_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/x100000/x100000.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/x100000/x100000.v" { { "Info" "ISGN_ENTITY_NAME" "1 X100000 " "Found entity 1: X100000" {  } { { "src/IPcore/X100000/X100000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/x10000/x10000.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/x10000/x10000.v" { { "Info" "ISGN_ENTITY_NAME" "1 X10000 " "Found entity 1: X10000" {  } { { "src/IPcore/X10000/X10000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/x1000/x1000.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/x1000/x1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 X1000 " "Found entity 1: X1000" {  } { { "src/IPcore/X1000/X1000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/x100/x100.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/x100/x100.v" { { "Info" "ISGN_ENTITY_NAME" "1 X100 " "Found entity 1: X100" {  } { { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/x10/x10.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/x10/x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 X10 " "Found entity 1: X10" {  } { { "src/IPcore/X10/X10.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_clac/frq_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_clac/frq_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 frq_calc " "Found entity 1: frq_calc" {  } { { "src/DATA_clac/frq_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/frq_jisuan/frq_jisuan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/frq_jisuan/frq_jisuan.v" { { "Info" "ISGN_ENTITY_NAME" "1 frq_jisuan " "Found entity 1: frq_jisuan" {  } { { "src/IPcore/frq_jisuan/frq_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_clac/pha_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_clac/pha_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pha_calc " "Found entity 1: pha_calc" {  } { { "src/DATA_clac/pha_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/pha_calc/pha_jisuan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/pha_calc/pha_jisuan.v" { { "Info" "ISGN_ENTITY_NAME" "1 pha_jisuan " "Found entity 1: pha_jisuan" {  } { { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_clac/duty_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_clac/duty_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 duty_calc " "Found entity 1: duty_calc" {  } { { "src/DATA_clac/duty_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/duty_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/duty_calc/duty_jisuan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/duty_calc/duty_jisuan.v" { { "Info" "ISGN_ENTITY_NAME" "1 duty_jisuan " "Found entity 1: duty_jisuan" {  } { { "src/IPcore/duty_calc/duty_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/duty_jisuan.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/duty_calc/div50m.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/duty_calc/div50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV50M " "Found entity 1: DIV50M" {  } { { "src/IPcore/duty_calc/DIV50M.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb_squ_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb_squ_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_squ_wave " "Found entity 1: tb_squ_wave" {  } { { "simulation/tb_squ_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/simulation/tb_squ_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_duty.v 1 1 " "Found 1 design units, including 1 entities, in source file x_duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_DUTY " "Found entity 1: X_DUTY" {  } { { "X_DUTY.v" "" { Text "F:/FPGA/altera/DDS_KS/X_DUTY.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_duty.v 1 1 " "Found 1 design units, including 1 entities, in source file d_duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_DUTY " "Found entity 1: D_DUTY" {  } { { "D_DUTY.v" "" { Text "F:/FPGA/altera/DDS_KS/D_DUTY.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_noise " "Found entity 1: tb_noise" {  } { { "simulation/tb_noise.v" "" { Text "F:/FPGA/altera/DDS_KS/simulation/tb_noise.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crtl_src/amp_ctrl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crtl_src/amp_ctrl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_ctrl_module " "Found entity 1: amp_ctrl_module" {  } { { "src/CRTL_src/amp_ctrl_module.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/x_amp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/x_amp.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_AMP " "Found entity 1: X_AMP" {  } { { "src/IPcore/X_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ipcore/d_amp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ipcore/d_amp.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_AMP " "Found entity 1: D_AMP" {  } { { "src/IPcore/D_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/D_AMP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039485218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039485218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KS " "Elaborating entity \"KS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484039489600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:U1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:U1\"" {  } { { "src/KS.v" "U1" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module_plus uart_top:U1\|rx_module_plus:U1_1 " "Elaborating entity \"rx_module_plus\" for hierarchy \"uart_top:U1\|rx_module_plus:U1_1\"" {  } { { "src/UART_src/uart_top.v" "U1_1" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/uart_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge uart_top:U1\|judge:U1_2 " "Elaborating entity \"judge\" for hierarchy \"uart_top:U1\|judge:U1_2\"" {  } { { "src/UART_src/uart_top.v" "U1_2" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/uart_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_select wave_select:U2 " "Elaborating entity \"wave_select\" for hierarchy \"wave_select:U2\"" {  } { { "src/KS.v" "U2" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_sel data_sel:U3 " "Elaborating entity \"data_sel\" for hierarchy \"data_sel:U3\"" {  } { { "src/KS.v" "U3" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canshu_ctrl canshu_ctrl:U5 " "Elaborating entity \"canshu_ctrl\" for hierarchy \"canshu_ctrl:U5\"" {  } { { "src/KS.v" "U5" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_ctrl canshu_ctrl:U5\|amp_ctrl:U5_1 " "Elaborating entity \"amp_ctrl\" for hierarchy \"canshu_ctrl:U5\|amp_ctrl:U5_1\"" {  } { { "src/CRTL_src/canshu_ctrl.v" "U5_1" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pha_ctrl canshu_ctrl:U5\|pha_ctrl:U5_2 " "Elaborating entity \"pha_ctrl\" for hierarchy \"canshu_ctrl:U5\|pha_ctrl:U5_2\"" {  } { { "src/CRTL_src/canshu_ctrl.v" "U5_2" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frq_ctrl canshu_ctrl:U5\|frq_ctrl:U5_3 " "Elaborating entity \"frq_ctrl\" for hierarchy \"canshu_ctrl:U5\|frq_ctrl:U5_3\"" {  } { { "src/CRTL_src/canshu_ctrl.v" "U5_3" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_ctrl canshu_ctrl:U5\|duty_ctrl:U5_4 " "Elaborating entity \"duty_ctrl\" for hierarchy \"canshu_ctrl:U5\|duty_ctrl:U5_4\"" {  } { { "src/CRTL_src/canshu_ctrl.v" "U5_4" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489800 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "duty_ctrl.v(55) " "Verilog HDL Case Statement information at duty_ctrl.v(55): all case item expressions in this case statement are onehot" {  } { { "src/CRTL_src/duty_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/duty_ctrl.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1484039489810 "|KS|canshu_ctrl:U5|duty_ctrl:U5_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_calc data_calc:U6 " "Elaborating entity \"data_calc\" for hierarchy \"data_calc:U6\"" {  } { { "src/KS.v" "U6" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frq_calc data_calc:U6\|frq_calc:U6_1 " "Elaborating entity \"frq_calc\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\"" {  } { { "src/DATA_clac/data_calc.v" "U6_1" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X100000 data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst " "Elaborating entity \"X100000\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\"" {  } { { "src/DATA_clac/frq_calc.v" "X100000_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X100000/X100000.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X100000/X100000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=1 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 21 " "Parameter \"lpm_widthp\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039489880 ""}  } { { "src/IPcore/X100000/X100000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039489880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0en.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0en.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0en " "Found entity 1: mult_0en" {  } { { "db/mult_0en.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_0en.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039489990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039489990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0en data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component\|mult_0en:auto_generated " "Elaborating entity \"mult_0en\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X100000:X100000_inst\|lpm_mult:lpm_mult_component\|mult_0en:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X10000 data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst " "Elaborating entity \"X10000\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\"" {  } { { "src/DATA_clac/frq_calc.v" "X10000_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X10000/X10000.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X10000/X10000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490030 ""}  } { { "src/IPcore/X10000/X10000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039490030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7en.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7en.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7en " "Found entity 1: mult_7en" {  } { { "db/mult_7en.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_7en.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039490130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039490130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7en data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\|mult_7en:auto_generated " "Elaborating entity \"mult_7en\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\|mult_7en:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X1000 data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst " "Elaborating entity \"X1000\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\"" {  } { { "src/DATA_clac/frq_calc.v" "X1000_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X1000/X1000.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X1000/X1000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 14 " "Parameter \"lpm_widthp\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490170 ""}  } { { "src/IPcore/X1000/X1000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039490170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vdn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vdn " "Found entity 1: mult_vdn" {  } { { "db/mult_vdn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_vdn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039490280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039490280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vdn data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\|mult_vdn:auto_generated " "Elaborating entity \"mult_vdn\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\|mult_vdn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X100 data_calc:U6\|frq_calc:U6_1\|X100:X100_inst " "Elaborating entity \"X100\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\"" {  } { { "src/DATA_clac/frq_calc.v" "X100_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X100/X100.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 7 " "Parameter \"lpm_widthb\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 11 " "Parameter \"lpm_widthp\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490314 ""}  } { { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039490314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_icn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_icn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_icn " "Found entity 1: mult_icn" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039490420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039490420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_icn data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated " "Elaborating entity \"mult_icn\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X10 data_calc:U6\|frq_calc:U6_1\|X10:X10_inst " "Elaborating entity \"X10\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\"" {  } { { "src/DATA_clac/frq_calc.v" "X10_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X10/X10.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X10/X10.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=1 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 4 " "Parameter \"lpm_widtha\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 4 " "Parameter \"lpm_widthb\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 8 " "Parameter \"lpm_widthp\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490450 ""}  } { { "src/IPcore/X10/X10.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039490450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1bn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1bn " "Found entity 1: mult_1bn" {  } { { "db/mult_1bn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_1bn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039490550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039490550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1bn data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component\|mult_1bn:auto_generated " "Elaborating entity \"mult_1bn\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|X10:X10_inst\|lpm_mult:lpm_mult_component\|mult_1bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frq_jisuan data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst " "Elaborating entity \"frq_jisuan\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\"" {  } { { "src/DATA_clac/frq_calc.v" "frq_jisuan_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/frq_jisuan/frq_jisuan.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/frq_jisuan/frq_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 22 " "Parameter \"lpm_widtha\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 30 " "Parameter \"lpm_widthp\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490580 ""}  } { { "src/IPcore/frq_jisuan/frq_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039490580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_btp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_btp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_btp " "Found entity 1: mult_btp" {  } { { "db/mult_btp.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_btp.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039490680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039490680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_btp data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component\|mult_btp:auto_generated " "Elaborating entity \"mult_btp\" for hierarchy \"data_calc:U6\|frq_calc:U6_1\|frq_jisuan:frq_jisuan_inst\|lpm_mult:lpm_mult_component\|mult_btp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pha_calc data_calc:U6\|pha_calc:U6_2 " "Elaborating entity \"pha_calc\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\"" {  } { { "src/DATA_clac/data_calc.v" "U6_2" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pha_jisuan data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst " "Elaborating entity \"pha_jisuan\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\"" {  } { { "src/DATA_clac/pha_calc.v" "pha_jisuan_inst" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/pha_calc/pha_jisuan.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 33 " "Parameter \"lpm_widthp\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490780 ""}  } { { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039490780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490820 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490890 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039490990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039490990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sgh data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_sgh:auto_generated " "Elaborating entity \"add_sub_sgh\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_sgh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039490990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ngh data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ngh:auto_generated " "Elaborating entity \"add_sub_ngh\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_ngh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"data_calc:U6\|pha_calc:U6_2\|pha_jisuan:pha_jisuan_inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "src/IPcore/pha_calc/pha_jisuan.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v" 57 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duty_calc data_calc:U6\|duty_calc:U6_3 " "Elaborating entity \"duty_calc\" for hierarchy \"data_calc:U6\|duty_calc:U6_3\"" {  } { { "src/DATA_clac/data_calc.v" "U6_3" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_top dds_top:U4 " "Elaborating entity \"dds_top\" for hierarchy \"dds_top:U4\"" {  } { { "src/KS.v" "U4" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_wave dds_top:U4\|delta_wave:U4_2 " "Elaborating entity \"delta_wave\" for hierarchy \"dds_top:U4\|delta_wave:U4_2\"" {  } { { "src/DDS_src/dds_top.v" "U4_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen dds_top:U4\|delta_wave:U4_2\|addr_gen:U4_2_1 " "Elaborating entity \"addr_gen\" for hierarchy \"dds_top:U4\|delta_wave:U4_2\|addr_gen:U4_2_1\"" {  } { { "src/DDS_src/delta_wave.v" "U4_2_1" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/delta_wave.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_rom dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2 " "Elaborating entity \"delta_rom\" for hierarchy \"dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\"" {  } { { "src/DDS_src/delta_wave.v" "U4_2_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/delta_wave.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/delta/delta_rom.v" "altsyncram_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/delta/delta_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/IPcore/delta/delta.mif " "Parameter \"init_file\" = \"./src/IPcore/delta/delta.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491311 ""}  } { { "src/IPcore/delta/delta_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039491311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7c1 " "Found entity 1: altsyncram_p7c1" {  } { { "db/altsyncram_p7c1.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/altsyncram_p7c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7c1 dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component\|altsyncram_p7c1:auto_generated " "Elaborating entity \"altsyncram_p7c1\" for hierarchy \"dds_top:U4\|delta_wave:U4_2\|delta_rom:U4_2_2\|altsyncram:altsyncram_component\|altsyncram_p7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ_wave dds_top:U4\|squ_wave:U4_4 " "Elaborating entity \"squ_wave\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\"" {  } { { "src/DDS_src/dds_top.v" "U4_4" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV50M dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst " "Elaborating entity \"DIV50M\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\"" {  } { { "src/DDS_src/squ_wave.v" "DIV50M_inst" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "src/IPcore/duty_calc/DIV50M.v" "LPM_DIVIDE_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "src/IPcore/duty_calc/DIV50M.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 22 " "Parameter \"lpm_widthd\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 26 " "Parameter \"lpm_widthn\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491499 ""}  } { { "src/IPcore/duty_calc/DIV50M.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039491499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uos.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uos.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uos " "Found entity 1: lpm_divide_uos" {  } { { "db/lpm_divide_uos.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/lpm_divide_uos.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_uos dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated " "Elaborating entity \"lpm_divide_uos\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider " "Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_uos.tdf" "divider" { Text "F:/FPGA/altera/DDS_KS/db/lpm_divide_uos.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_aaf dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider " "Elaborating entity \"alt_u_div_aaf\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "F:/FPGA/altera/DDS_KS/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_0" { Text "F:/FPGA/altera/DDS_KS/db/alt_u_div_aaf.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039491971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039491971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|DIV50M:DIV50M_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uos:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_1" { Text "F:/FPGA/altera/DDS_KS/db/alt_u_div_aaf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039491971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_DUTY dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst " "Elaborating entity \"X_DUTY\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\"" {  } { { "src/DDS_src/squ_wave.v" "X_DUTY_inst" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component\"" {  } { { "X_DUTY.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/X_DUTY.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component\"" {  } { { "X_DUTY.v" "" { Text "F:/FPGA/altera/DDS_KS/X_DUTY.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039492018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 26 " "Parameter \"lpm_widtha\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 7 " "Parameter \"lpm_widthb\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 33 " "Parameter \"lpm_widthp\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492019 ""}  } { { "X_DUTY.v" "" { Text "F:/FPGA/altera/DDS_KS/X_DUTY.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039492019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aen " "Found entity 1: mult_aen" {  } { { "db/mult_aen.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_aen.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_aen dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component\|mult_aen:auto_generated " "Elaborating entity \"mult_aen\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|X_DUTY:X_DUTY_inst\|lpm_mult:lpm_mult_component\|mult_aen:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_DUTY dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst " "Elaborating entity \"D_DUTY\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\"" {  } { { "src/DDS_src/squ_wave.v" "D_DUTY_inst" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "D_DUTY.v" "LPM_DIVIDE_component" { Text "F:/FPGA/altera/DDS_KS/D_DUTY.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "D_DUTY.v" "" { Text "F:/FPGA/altera/DDS_KS/D_DUTY.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492150 ""}  } { { "D_DUTY.v" "" { Text "F:/FPGA/altera/DDS_KS/D_DUTY.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039492150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ens.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ens.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ens " "Found entity 1: lpm_divide_ens" {  } { { "db/lpm_divide_ens.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/lpm_divide_ens.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ens dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ens:auto_generated " "Elaborating entity \"lpm_divide_ens\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ens:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_rlh dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ens:auto_generated\|sign_div_unsign_rlh:divider " "Elaborating entity \"sign_div_unsign_rlh\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ens:auto_generated\|sign_div_unsign_rlh:divider\"" {  } { { "db/lpm_divide_ens.tdf" "divider" { Text "F:/FPGA/altera/DDS_KS/db/lpm_divide_ens.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_a7f dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ens:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider " "Elaborating entity \"alt_u_div_a7f\" for hierarchy \"dds_top:U4\|squ_wave:U4_4\|D_DUTY:D_DUTY_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ens:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_a7f:divider\"" {  } { { "db/sign_div_unsign_rlh.tdf" "divider" { Text "F:/FPGA/altera/DDS_KS/db/sign_div_unsign_rlh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_wave dds_top:U4\|sin_wave:U4_3 " "Elaborating entity \"sin_wave\" for hierarchy \"dds_top:U4\|sin_wave:U4_3\"" {  } { { "src/DDS_src/dds_top.v" "U4_3" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2 " "Elaborating entity \"sin_rom\" for hierarchy \"dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\"" {  } { { "src/DDS_src/sin_wave.v" "U4_3_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/sin_wave.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/sin/sin_rom.v" "altsyncram_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/sin/sin_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/IPcore/sin/sin.mif " "Parameter \"init_file\" = \"./src/IPcore/sin/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492451 ""}  } { { "src/IPcore/sin/sin_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039492451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_prb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_prb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_prb1 " "Found entity 1: altsyncram_prb1" {  } { { "db/altsyncram_prb1.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/altsyncram_prb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_prb1 dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component\|altsyncram_prb1:auto_generated " "Elaborating entity \"altsyncram_prb1\" for hierarchy \"dds_top:U4\|sin_wave:U4_3\|sin_rom:U4_3_2\|altsyncram:altsyncram_component\|altsyncram_prb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xie_wave dds_top:U4\|up_xie_wave:U4_5 " "Elaborating entity \"up_xie_wave\" for hierarchy \"dds_top:U4\|up_xie_wave:U4_5\"" {  } { { "src/DDS_src/dds_top.v" "U4_5" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upxie_rom dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2 " "Elaborating entity \"upxie_rom\" for hierarchy \"dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\"" {  } { { "src/DDS_src/up_xie_wave.v" "U4_5_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/up_xie_wave.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/upxie/upxie_rom.v" "altsyncram_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/upxie/upxie_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/IPcore/upxie/upxie.mif " "Parameter \"init_file\" = \"./src/IPcore/upxie/upxie.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492630 ""}  } { { "src/IPcore/upxie/upxie_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039492630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9c1 " "Found entity 1: altsyncram_r9c1" {  } { { "db/altsyncram_r9c1.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/altsyncram_r9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9c1 dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component\|altsyncram_r9c1:auto_generated " "Elaborating entity \"altsyncram_r9c1\" for hierarchy \"dds_top:U4\|up_xie_wave:U4_5\|upxie_rom:U4_5_2\|altsyncram:altsyncram_component\|altsyncram_r9c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_xie_wave dds_top:U4\|down_xie_wave:U4_6 " "Elaborating entity \"down_xie_wave\" for hierarchy \"dds_top:U4\|down_xie_wave:U4_6\"" {  } { { "src/DDS_src/dds_top.v" "U4_6" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downxie_rom dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2 " "Elaborating entity \"downxie_rom\" for hierarchy \"dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\"" {  } { { "src/DDS_src/down_xie_wave.v" "U4_6_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/down_xie_wave.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/downxie/downxie_rom.v" "altsyncram_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/downxie/downxie_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/IPcore/downxie/downxie.mif " "Parameter \"init_file\" = \"./src/IPcore/downxie/downxie.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492819 ""}  } { { "src/IPcore/downxie/downxie_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039492819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1nc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nc1 " "Found entity 1: altsyncram_1nc1" {  } { { "db/altsyncram_1nc1.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/altsyncram_1nc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039492921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039492921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nc1 dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component\|altsyncram_1nc1:auto_generated " "Elaborating entity \"altsyncram_1nc1\" for hierarchy \"dds_top:U4\|down_xie_wave:U4_6\|downxie_rom:U4_6_2\|altsyncram:altsyncram_component\|altsyncram_1nc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_wave dds_top:U4\|noise_wave:U4_7 " "Elaborating entity \"noise_wave\" for hierarchy \"dds_top:U4\|noise_wave:U4_7\"" {  } { { "src/DDS_src/dds_top.v" "U4_7" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_rom dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2 " "Elaborating entity \"noise_rom\" for hierarchy \"dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\"" {  } { { "src/DDS_src/noise_wave.v" "U4_7_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/noise_wave.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/noise/noise_rom.v" "altsyncram_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039492961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/noise/noise_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/IPcore/noise/noise.mif " "Parameter \"init_file\" = \"./src/IPcore/noise/noise.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493001 ""}  } { { "src/IPcore/noise/noise_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039493001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_19c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_19c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_19c1 " "Found entity 1: altsyncram_19c1" {  } { { "db/altsyncram_19c1.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/altsyncram_19c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039493101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039493101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_19c1 dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component\|altsyncram_19c1:auto_generated " "Elaborating entity \"altsyncram_19c1\" for hierarchy \"dds_top:U4\|noise_wave:U4_7\|noise_rom:U4_7_2\|altsyncram:altsyncram_component\|altsyncram_19c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_x_wave dds_top:U4\|sin_x_wave:U4_8 " "Elaborating entity \"sin_x_wave\" for hierarchy \"dds_top:U4\|sin_x_wave:U4_8\"" {  } { { "src/DDS_src/dds_top.v" "U4_8" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinx_x_rom dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2 " "Elaborating entity \"sinx_x_rom\" for hierarchy \"dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\"" {  } { { "src/DDS_src/sin_x_wave.v" "U4_8_2" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/sin_x_wave.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/sinx_x/sinx_x_rom.v" "altsyncram_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component\"" {  } { { "src/IPcore/sinx_x/sinx_x_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./src/IPcore/sinx_x/sinx.mif " "Parameter \"init_file\" = \"./src/IPcore/sinx_x/sinx.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493179 ""}  } { { "src/IPcore/sinx_x/sinx_x_rom.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039493179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ac1 " "Found entity 1: altsyncram_0ac1" {  } { { "db/altsyncram_0ac1.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/altsyncram_0ac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039493302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039493302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ac1 dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component\|altsyncram_0ac1:auto_generated " "Elaborating entity \"altsyncram_0ac1\" for hierarchy \"dds_top:U4\|sin_x_wave:U4_8\|sinx_x_rom:U4_8_2\|altsyncram:altsyncram_component\|altsyncram_0ac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_ctrl_module amp_ctrl_module:U7 " "Elaborating entity \"amp_ctrl_module\" for hierarchy \"amp_ctrl_module:U7\"" {  } { { "src/KS.v" "U7" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_AMP amp_ctrl_module:U7\|X_AMP:X_AMP_inst " "Elaborating entity \"X_AMP\" for hierarchy \"amp_ctrl_module:U7\|X_AMP:X_AMP_inst\"" {  } { { "src/CRTL_src/amp_ctrl_module.v" "X_AMP_inst" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl_module.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X_AMP.v" "lpm_mult_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\"" {  } { { "src/IPcore/X_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 4 " "Parameter \"lpm_widthb\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 12 " "Parameter \"lpm_widthp\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493382 ""}  } { { "src/IPcore/X_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039493382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kcn " "Found entity 1: mult_kcn" {  } { { "db/mult_kcn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_kcn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039493482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039493482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_kcn amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\|mult_kcn:auto_generated " "Elaborating entity \"mult_kcn\" for hierarchy \"amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\|mult_kcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_AMP amp_ctrl_module:U7\|D_AMP:D_AMP_inst " "Elaborating entity \"D_AMP\" for hierarchy \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\"" {  } { { "src/CRTL_src/amp_ctrl_module.v" "D_AMP_inst" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "src/IPcore/D_AMP.v" "LPM_DIVIDE_component" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/D_AMP.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "src/IPcore/D_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/D_AMP.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 3 " "Parameter \"lpm_widthd\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 12 " "Parameter \"lpm_widthn\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493521 ""}  } { { "src/IPcore/D_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/D_AMP.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484039493521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8ns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8ns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8ns " "Found entity 1: lpm_divide_8ns" {  } { { "db/lpm_divide_8ns.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/lpm_divide_8ns.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039493621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039493621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_8ns amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_8ns:auto_generated " "Elaborating entity \"lpm_divide_8ns\" for hierarchy \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_8ns:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039493641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039493641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_llh amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_8ns:auto_generated\|sign_div_unsign_llh:divider " "Elaborating entity \"sign_div_unsign_llh\" for hierarchy \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_8ns:auto_generated\|sign_div_unsign_llh:divider\"" {  } { { "db/lpm_divide_8ns.tdf" "divider" { Text "F:/FPGA/altera/DDS_KS/db/lpm_divide_8ns.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484039493671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484039493671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_u6f amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_8ns:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider " "Elaborating entity \"alt_u_div_u6f\" for hierarchy \"amp_ctrl_module:U7\|D_AMP:D_AMP_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_8ns:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\"" {  } { { "db/sign_div_unsign_llh.tdf" "divider" { Text "F:/FPGA/altera/DDS_KS/db/sign_div_unsign_llh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484039493681 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "494 " "Ignored 494 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "25 " "Ignored 25 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1484039494917 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "469 " "Ignored 469 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1484039494917 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1484039494917 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\|mult_kcn:auto_generated\|le5a\[8\] " "Synthesized away node \"amp_ctrl_module:U7\|X_AMP:X_AMP_inst\|lpm_mult:lpm_mult_component\|mult_kcn:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_kcn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_kcn.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X_AMP.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v" 58 0 0 } } { "src/CRTL_src/amp_ctrl_module.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl_module.v" 17 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494943 "|KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component|mult_kcn:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[7\] " "Synthesized away node \"data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } } { "src/DATA_clac/pha_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 18 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 29 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494943 "|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[7\] " "Synthesized away node \"data_calc:U6\|frq_calc:U6_1\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } } { "src/DATA_clac/frq_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 38 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 22 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494943 "|KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\|mult_vdn:auto_generated\|le5a\[10\] " "Synthesized away node \"data_calc:U6\|frq_calc:U6_1\|X1000:X1000_inst\|lpm_mult:lpm_mult_component\|mult_vdn:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_vdn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_vdn.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X1000/X1000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v" 58 0 0 } } { "src/DATA_clac/frq_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 32 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 22 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494943 "|KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component|mult_vdn:auto_generated|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\|mult_7en:auto_generated\|le5a\[14\] " "Synthesized away node \"data_calc:U6\|frq_calc:U6_1\|X10000:X10000_inst\|lpm_mult:lpm_mult_component\|mult_7en:auto_generated\|le5a\[14\]\"" {  } { { "db/mult_7en.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_7en.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X10000/X10000.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v" 58 0 0 } } { "src/DATA_clac/frq_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v" 26 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 22 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494943 "|KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component|mult_7en:auto_generated|le5a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1484039494943 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1484039494943 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le4a\[8\] " "Synthesized away node \"data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } } { "src/DATA_clac/pha_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 18 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 29 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494953 "|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le4a\[7\] " "Synthesized away node \"data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } } { "src/DATA_clac/pha_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 18 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 29 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494953 "|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[6\] " "Synthesized away node \"data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } } { "src/DATA_clac/pha_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 18 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 29 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494953 "|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[5\] " "Synthesized away node \"data_calc:U6\|pha_calc:U6_2\|X100:X100_inst\|lpm_mult:lpm_mult_component\|mult_icn:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_icn.tdf" "" { Text "F:/FPGA/altera/DDS_KS/db/mult_icn.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "src/IPcore/X100/X100.v" "" { Text "F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v" 58 0 0 } } { "src/DATA_clac/pha_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v" 18 0 0 } } { "src/DATA_clac/data_calc.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v" 29 0 0 } } { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039494953 "|KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1484039494953 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1484039494953 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1484039496944 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/CRTL_src/amp_ctrl_module.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl_module.v" 32 -1 0 } } { "src/CRTL_src/amp_ctrl.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl.v" 62 -1 0 } } { "src/CRTL_src/data_sel.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/data_sel.v" 33 -1 0 } } { "src/CRTL_src/data_sel.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/data_sel.v" 21 -1 0 } } { "src/DDS_src/squ_wave.v" "" { Text "F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v" 46 -1 0 } } { "src/CRTL_src/wave_select.v" "" { Text "F:/FPGA/altera/DDS_KS/src/CRTL_src/wave_select.v" 10 -1 0 } } { "src/UART_src/rx_module_plus.v" "" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/rx_module_plus.v" 17 -1 0 } } { "src/UART_src/rx_module_plus.v" "" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/rx_module_plus.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1484039497219 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1484039497221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1484039502707 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484039504028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484039505088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484039505088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2177 " "Implemented 2177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484039505468 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484039505468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2105 " "Implemented 2105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484039505468 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1484039505468 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1484039505468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484039505468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484039505558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 17:11:45 2017 " "Processing ended: Tue Jan 10 17:11:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484039505558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484039505558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484039505558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484039505558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484039507030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484039507030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 17:11:46 2017 " "Processing started: Tue Jan 10 17:11:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484039507030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484039507030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KS -c KS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off KS -c KS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484039507030 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1484039507160 ""}
{ "Info" "0" "" "Project  = KS" {  } {  } 0 0 "Project  = KS" 0 0 "Fitter" 0 0 1484039507160 ""}
{ "Info" "0" "" "Revision = KS" {  } {  } 0 0 "Revision = KS" 0 0 "Fitter" 0 0 1484039507160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1484039507410 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "KS EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"KS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484039507460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484039507530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484039507530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484039507740 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484039508110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484039508110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484039508110 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484039508110 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5339 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484039508110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5341 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484039508110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5343 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484039508110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5345 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484039508110 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5347 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484039508110 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484039508110 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1484039508120 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1484039508130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KS.sdc " "Synopsys Design Constraints File file not found: 'KS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484039509591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484039509601 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1484039509631 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1484039509631 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484039509631 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) " "Automatically promoted node clk~input (placed in PIN R9 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484039509811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DA_clk~output " "Destination node DA_clk~output" {  } { { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DA_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484039509811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484039509811 ""}  } { { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 2 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5335 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484039509811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484039509811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_top:U1\|rx_module_plus:U1_1\|rx_reg~0 " "Destination node uart_top:U1\|rx_module_plus:U1_1\|rx_reg~0" {  } { { "src/UART_src/rx_module_plus.v" "" { Text "F:/FPGA/altera/DDS_KS/src/UART_src/rx_module_plus.v" 22 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_top:U1|rx_module_plus:U1_1|rx_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 4674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484039509811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484039509811 ""}  } { { "src/KS.v" "" { Text "F:/FPGA/altera/DDS_KS/src/KS.v" 3 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 0 { 0 ""} 0 5336 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484039509811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484039510581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484039510581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484039510581 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484039510591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484039510591 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484039510601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484039511372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1484039511372 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484039511372 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484039511472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484039512933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484039513813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484039513833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484039519134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484039519134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484039520095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/FPGA/altera/DDS_KS/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484039522876 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484039522876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484039527759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484039527769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484039527769 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.58 " "Total time spent on timing analysis during the Fitter is 2.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484039527839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484039527959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484039528559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484039528659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484039529410 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484039530360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA/altera/DDS_KS/output_files/KS.fit.smsg " "Generated suppressed messages file F:/FPGA/altera/DDS_KS/output_files/KS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484039531471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484039532841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 17:12:12 2017 " "Processing ended: Tue Jan 10 17:12:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484039532841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484039532841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484039532841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484039532841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484039533981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484039533981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 17:12:13 2017 " "Processing started: Tue Jan 10 17:12:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484039533981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484039533981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off KS -c KS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off KS -c KS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484039533981 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484039535360 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484039535391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484039536011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 17:12:16 2017 " "Processing ended: Tue Jan 10 17:12:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484039536011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484039536011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484039536011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484039536011 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484039536682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484039537482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484039537482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 17:12:16 2017 " "Processing started: Tue Jan 10 17:12:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484039537482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484039537482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KS -c KS " "Command: quartus_sta KS -c KS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484039537482 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484039537622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1484039538103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484039538183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484039538183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KS.sdc " "Synopsys Design Constraints File file not found: 'KS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484039538703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484039538703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484039538713 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484039538713 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1484039538903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484039538903 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484039538913 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1484039538933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484039539203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484039539203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -194.415 " "Worst-case setup slack is -194.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -194.415     -5933.538 clk  " " -194.415     -5933.538 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039539213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 clk  " "    0.454         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039539233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484039539243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484039539257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000      -558.799 clk  " "   -4.000      -558.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039539263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039539263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1484039543884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1484039543924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1484039544794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484039545104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484039545104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -176.891 " "Worst-case setup slack is -176.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -176.891     -5416.000 clk  " " -176.891     -5416.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039545114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clk  " "    0.403         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039545134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484039545144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484039545156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000      -558.607 clk  " "   -4.000      -558.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039545164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039545164 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1484039549606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484039549960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484039549966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484039549966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -83.506 " "Worst-case setup slack is -83.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039549986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039549986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.506     -2403.644 clk  " "  -83.506     -2403.644 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039549986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039549986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039550006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039550006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039550006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039550006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484039550016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484039550026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039550036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039550036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -371.819 clk  " "   -3.000      -371.819 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484039550036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484039550036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484039554877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484039554877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484039555061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 17:12:35 2017 " "Processing ended: Tue Jan 10 17:12:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484039555061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484039555061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484039555061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484039555061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484039556262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484039556262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 17:12:36 2017 " "Processing started: Tue Jan 10 17:12:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484039556262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484039556262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off KS -c KS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off KS -c KS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484039556262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_8_1200mv_85c_slow.vo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_8_1200mv_85c_slow.vo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039557829 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_8_1200mv_0c_slow.vo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_8_1200mv_0c_slow.vo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039558440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_min_1200mv_0c_fast.vo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_min_1200mv_0c_fast.vo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039559050 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS.vo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS.vo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039559650 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_8_1200mv_85c_v_slow.sdo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_8_1200mv_85c_v_slow.sdo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039560130 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_8_1200mv_0c_v_slow.sdo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_8_1200mv_0c_v_slow.sdo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039560621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_min_1200mv_0c_v_fast.sdo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_min_1200mv_0c_v_fast.sdo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039561091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KS_v.sdo F:/FPGA/altera/DDS_KS/simulation/modelsim/ simulation " "Generated file KS_v.sdo in folder \"F:/FPGA/altera/DDS_KS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484039561571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484039561702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 17:12:41 2017 " "Processing ended: Tue Jan 10 17:12:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484039561702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484039561702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484039561702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484039561702 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484039562402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484051543904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484051543904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 20:32:23 2017 " "Processing started: Tue Jan 10 20:32:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484051543904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1484051543904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp KS -c KS --netlist_type=sgate " "Command: quartus_rpp KS -c KS --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1484051543904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484051544904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 20:32:24 2017 " "Processing ended: Tue Jan 10 20:32:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484051544904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484051544904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484051544904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1484051544904 ""}
