{"vcs1":{"timestamp_begin":1681300736.684633037, "rt":0.62, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681300737.341197554, "rt":0.88, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681300738.244427847, "rt":1.00, "ut":0.06, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681300736.391460876}
{"VCS_COMP_START_TIME": 1681300736.391460876}
{"VCS_COMP_END_TIME": 1681300739.788722756}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222604}}
