11:32:59 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab3_syn.prj" -log "Lab3_Implmnt/Lab3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab3_Implmnt/Lab3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-CQGD04421IJ

# Mon May 20 23:34:38 2019

#Implementation: Lab3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\PhotonUser\Lab32\vbuf.v" (library work)
@I::"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v" (library work)
@I::"D:\PhotonUser\Lab32\Lab3_140L.v" (library work)
@I::"D:\PhotonUser\Lab32\NBitCounter.v" (library work)
@I::"D:\PhotonUser\Lab32\bcd2segment.v" (library work)
@I::"D:\PhotonUser\Lab32\buart.v" (library work)
@I::"D:\PhotonUser\Lab32\countrce.v" (library work)
@I::"D:\PhotonUser\Lab32\decodeKeys.v" (library work)
@I::"D:\PhotonUser\Lab32\dispString.v" (library work)
@I::"D:\PhotonUser\Lab32\latticehx1k.v" (library work)
@I::"D:\PhotonUser\Lab32\regrce.v" (library work)
Verilog syntax check successful!
File D:\PhotonUser\Lab32\Lab3_140L.v changed - recompiling
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":355:7:355:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":368:47:368:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":369:48:369:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":372:51:372:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":374:39:374:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":376:40:376:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000100
	N_1=32'b00000000000000000000000000000011
   Generated name = N_bit_counter_4s_3s

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000010011
	N_1=32'b00000000000000000000000000010010
   Generated name = N_bit_counter_19s_18s

@N: CG364 :"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v":44:7:44:28|Synthesizing module Half_Sec_Pulse_Per_Sec in library work.

	CLK_FREQ=32'b00000000101101110001101100000000
	CLK_CYCLES_PER_HALF_SEC=32'b00000000010110111000110110000000
	COUNTER_WIDTH=32'b00000000000000000000000000010111
   Generated name = Half_Sec_Pulse_Per_Sec_12000000s_6000000s_23s

@N: CG179 :"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v":116:44:116:50|Removing redundant assignment.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":43:7:43:11|Synthesizing module inpin in library work.

@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\PhotonUser\Lab32\latticehx1k.v":49:21:49:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"D:\PhotonUser\Lab32\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"D:\PhotonUser\Lab32\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\PhotonUser\Lab32\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"D:\PhotonUser\Lab32\latticehx1k.v":87:32:87:42|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\bcd2segment.v":49:7:49:17|Synthesizing module bcd2segment in library work.

@N: CG364 :"D:\PhotonUser\Lab32\dispString.v":13:7:13:16|Synthesizing module dispString in library work.

@N: CG179 :"D:\PhotonUser\Lab32\dispString.v":39:11:39:13|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":262:7:262:12|Synthesizing module dictrl in library work.

@W: CG133 :"D:\PhotonUser\Lab32\Lab3_140L.v":291:14:291:28|Object next_alarmstate is declared but not assigned. Either assign a value or remove the declaration.
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":370:3:370:6|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|Latch generated from always block for signal alarmstate[1:0]; possible missing assignment in an if or case statement.
@A: CL110 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|Too many clocks (> 8) for set/reset analysis of justentered, try moving enabling expressions outside always block
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|Latch generated from always block for signal justentered[31:0]; possible missing assignment in an if or case statement.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 1 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 2 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 3 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 4 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 5 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 6 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 7 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 8 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 9 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 10 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 11 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 12 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 13 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 14 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 15 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 16 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 17 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 18 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 19 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 20 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 21 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 22 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 23 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 24 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 25 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 26 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 27 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 28 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 29 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 30 of justentered[31:0] assign 0, register removed by optimization.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":339:3:339:6|All reachable assignments to bit 31 of justentered[31:0] assign 0, register removed by optimization.
@N: CG364 :"D:\PhotonUser\Lab32\countrce.v":33:7:33:14|Synthesizing module countrce in library work.

@N: CG179 :"D:\PhotonUser\Lab32\countrce.v":59:9:59:9|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

@N: CG179 :"D:\PhotonUser\Lab32\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":146:7:146:10|Synthesizing module didp in library work.

@W: CG360 :"D:\PhotonUser\Lab32\Lab3_140L.v":159:19:159:24|Removing wire L3_led, as there is no assignment to it.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":26:7:26:15|Synthesizing module Lab3_140L in library work.

@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":113:34:113:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":113:40:113:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":114:34:114:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":114:40:114:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":115:34:115:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":115:40:115:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":116:34:116:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":116:40:116:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\PhotonUser\Lab32\Lab3_140L.v":120:14:120:23|Input dInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\Lab3_140L.v":120:14:120:23|Input rdyInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001010
	N_1=32'b00000000000000000000000000001001
   Generated name = N_bit_counter_10s_9s

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001001
	N_1=32'b00000000000000000000000000001000
   Generated name = N_bit_counter_9s_8s

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\vbuf.v":634:7:634:28|Synthesizing module latticeDulPortRam512x8 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\vbuf.v":66:7:66:10|Synthesizing module vbuf in library work.

	CLKFREQ=32'b00000000101101110001101100000000
	BAUD=32'b00000000000000011100001000000000
	CYCLES_PER_BYTE=32'b00000000000000000000010001001100
	CYCLES_PER_4_BITS=32'b00000000000000000000001000100110
	COUNT_WIDTH=32'b00000000000000000000000000001010
	BYTES_PER_RAW=32'b00000000000000000000000000100000
	RAWS_4_USER=32'b00000000000000000000000000000010
	RAWS_4_CLK=32'b00000000000000000000000000001110
	LAST_BYTES_4_USER=32'b00000000000000000000000000111111
	LAST_BYTES_4_CLK=32'b00000000000000000000000111111111
	rd_clk_init=32'b00000000000000000000000000000001
	PRE_COUNTER_WIDTH=32'b00000000000000000000000000000100
	PRE_COUNTER_MAX_NUMBER=32'b00000000000000000000000000001111
	SECOND_COUNTER_WIDTH=32'b00000000000000000000000000000110
	l_count_reset=32'b00000000000000000000001000010111
	l_count_reset_l_n=32'b00000000000000000000000000000110
	l_count_trig_rd=32'b00000000000000000000000000000111
	l_count_init=32'b00000000000000000000000100010100
	l_count_rise_rdy=32'b00000000000000000000000000000111
   Generated name = vbuf_Z1

@N: CG179 :"D:\PhotonUser\Lab32\vbuf.v":199:27:199:37|Removing redundant assignment.
@N: CG179 :"D:\PhotonUser\Lab32\vbuf.v":501:77:501:93|Removing redundant assignment.
@W: CL169 :"D:\PhotonUser\Lab32\vbuf.v":186:0:186:5|Pruning unused register l_count_15. Make sure that there are no unused intermediate registers.
@A: CL282 :"D:\PhotonUser\Lab32\vbuf.v":217:0:217:5|Feedback mux created for signal r_data_reg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\PhotonUser\Lab32\vbuf.v":186:0:186:5|Feedback mux created for signal r_data_rdy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[0] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[1] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[2] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[3] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[4] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[5] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[6] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[7] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[8] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[9] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[10] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[11] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[12] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[13] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[14] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[15] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[16] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[17] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[18] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[19] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[20] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[21] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[22] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[23] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[24] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[25] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[26] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[27] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[28] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[29] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[30] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[31] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[32] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[33] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[38] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[39] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[44] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[45] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[46] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[47] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[48] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[49] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[50] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[51] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[56] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[57] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[62] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[63] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[64] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[65] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[67] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[68] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[70] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[71] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[73] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[74] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[76] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[77] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[78] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[79] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[80] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[81] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[82] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[83] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[85] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[86] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[88] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[89] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[91] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[92] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[94] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[95] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[96] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[97] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[99] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[100] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[102] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[103] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[105] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[106] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[108] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[109] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[110] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[113] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[114] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[115] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[117] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[118] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[120] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[121] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[123] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[124] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[126] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[127] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[128] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[129] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[131] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[132] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[134] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[135] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[137] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[138] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[140] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[141] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[142] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[145] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[146] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[147] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[149] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[150] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[152] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[153] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[155] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[156] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[158] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[159] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[160] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[161] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[166] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[167] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[172] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[173] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[174] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[175] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[176] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[177] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[178] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[179] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[184] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[185] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[190] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[191] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[192] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[193] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[195] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[196] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[198] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[199] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[201] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[202] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[204] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[205] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[206] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[209] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[210] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[211] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[213] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[214] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[216] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[217] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[219] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[220] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[222] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[223] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[224] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[225] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[227] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[228] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[230] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[231] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[233] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[234] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[236] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[237] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[238] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[241] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[242] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[243] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[245] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[246] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[248] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[249] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[251] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[252] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[254] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[255] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[256] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[257] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[259] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[260] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[262] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[263] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[265] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[266] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[268] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[269] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[270] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[271] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[272] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[273] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[274] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[275] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[277] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[278] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[280] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[281] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[283] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[284] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[286] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[287] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[288] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[289] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[294] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[295] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[300] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[301] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[302] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[303] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[304] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[305] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[306] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[307] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[312] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[313] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[318] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[319] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[320] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[321] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[322] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[323] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[324] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[325] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[326] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[327] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[328] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[329] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[330] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[331] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[332] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[333] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[334] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[335] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[336] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[337] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[338] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[339] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[340] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[341] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[342] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[343] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[344] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[345] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[346] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[347] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[348] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[349] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[350] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[351] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[352] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[353] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[354] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[355] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[356] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[357] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[358] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[359] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[360] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[361] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[362] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[363] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[364] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[365] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[366] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[367] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[368] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[369] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[370] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[371] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[372] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[373] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[374] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[375] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[376] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[377] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[378] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[379] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[380] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[381] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[382] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[383] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[384] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[385] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[386] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[387] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[388] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[389] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[390] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[391] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[392] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[393] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[394] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[395] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[396] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[397] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[398] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[399] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[400] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[401] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[402] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[403] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[404] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[405] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[406] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[407] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[408] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[409] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[410] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[411] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[412] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[413] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[414] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[415] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[416] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[417] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[418] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[419] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[420] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[421] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[422] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[423] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[424] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[425] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[426] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[427] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[428] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[429] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[430] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[431] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[432] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[433] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[434] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[435] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[436] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[437] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[438] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[439] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[440] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[441] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[442] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[443] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[444] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[445] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[446] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[447] is always 0.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 447 to 318 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 313 to 312 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 307 to 300 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 295 to 294 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 289 to 286 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 284 to 283 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 281 to 280 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 278 to 277 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 275 to 268 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 266 to 265 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 263 to 262 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 260 to 259 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 257 to 254 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 252 to 251 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 249 to 248 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 246 to 245 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 243 to 241 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 238 to 236 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 234 to 233 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 231 to 230 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 228 to 227 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 225 to 222 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 220 to 219 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 217 to 216 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 214 to 213 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 211 to 209 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 206 to 204 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 202 to 201 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 199 to 198 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 196 to 195 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 193 to 190 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 185 to 184 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 179 to 172 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 167 to 166 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 161 to 158 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 156 to 155 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 153 to 152 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 150 to 149 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 147 to 145 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 142 to 140 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 138 to 137 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 135 to 134 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 132 to 131 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 129 to 126 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 124 to 123 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 121 to 120 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 118 to 117 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 115 to 113 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 110 to 108 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 106 to 105 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 103 to 102 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 100 to 99 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 97 to 94 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 92 to 91 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 89 to 88 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 86 to 85 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 83 to 76 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 74 to 73 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 71 to 70 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 68 to 67 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 65 to 62 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 57 to 56 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 51 to 44 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 39 to 38 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 33 to 0 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Synthesizing module latticehx1k in library work.

@W: CG360 :"D:\PhotonUser\Lab32\latticehx1k.v":173:20:173:29|Removing wire bu_tx_busy, as there is no assignment to it.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 317 to 315 of bitmap[317:314]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 311 to 309 of bitmap[311:308]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 299 to 297 of bitmap[299:296]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 293 to 291 of bitmap[293:290]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 240 of bitmap[240:239]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 208 of bitmap[208:207]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 189 to 187 of bitmap[189:186]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 183 to 181 of bitmap[183:180]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 171 to 169 of bitmap[171:168]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 165 to 163 of bitmap[165:162]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 144 of bitmap[144:143]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 112 of bitmap[112:111]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 61 to 59 of bitmap[61:58]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 55 to 53 of bitmap[55:52]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 43 to 41 of bitmap[43:40]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 37 to 35 of bitmap[37:34]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":79:18:79:25|Input alarm_on is unused.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":81:12:81:30|Input enable_pulling_mode is unused.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":82:12:82:25|Input data_sink_busy is unused.
@W: CL246 :"D:\PhotonUser\Lab32\Lab3_140L.v":161:19:161:28|Input port bits 7 to 4 of bu_rx_data[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL157 :"D:\PhotonUser\Lab32\Lab3_140L.v":159:19:159:24|*Output L3_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\PhotonUser\Lab32\Lab3_140L.v":173:12:173:24|Input dicAlarmArmed is unused.
@N: CL159 :"D:\PhotonUser\Lab32\Lab3_140L.v":277:10:277:19|Input oneSecStrb is unused.
@N: CL159 :"D:\PhotonUser\Lab32\dispString.v":16:21:16:24|Input dInP is unused.
@N: CL159 :"D:\PhotonUser\Lab32\dispString.v":17:19:17:24|Input rdyInP is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:34:38 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:34:38 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:34:38 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_comp.srs changed - recompiling
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:34:40 2019

###########################################################]
Pre-mapping Report

# Mon May 20 23:34:40 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt 
Printing clock  summary report in "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       446.8 MHz     2.238         system                                system_clkgroup           7    
latticehx1k_pll|PLLOUTCORE_derived_clock     4.0 MHz       252.545       derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     218  
latticehx1k|clk_in                           4.0 MHz       252.545       inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"d:\photonuser\lab32\lab3_140l.v":370:3:370:6|Found signal identified as System clock which controls 7 sequential elements including Lab_UT.dictrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver led_t[0] (in view: work.latticehx1k(verilog)) on net led[0] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[1] (in view: work.latticehx1k(verilog)) on net led[1] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[2] (in view: work.latticehx1k(verilog)) on net led[2] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[3] (in view: work.latticehx1k(verilog)) on net led[3] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[4] (in view: work.latticehx1k(verilog)) on net led[4] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[1] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 23:34:40 2019

###########################################################]
Map & Optimize Report

# Mon May 20 23:34:40 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":159:19:159:24|Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[0] (in view: work.Lab3_140L(verilog)) on net L3_led[0] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[1] (in view: work.Lab3_140L(verilog)) on net L3_led[1] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[2] (in view: work.Lab3_140L(verilog)) on net L3_led[2] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[3] (in view: work.Lab3_140L(verilog)) on net L3_led[3] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[4] (in view: work.Lab3_140L(verilog)) on net L3_led[4] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[1:0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: FX1039 :"d:\photonuser\lab32\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MO231 :"d:\photonuser\lab32\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@W: MO129 :"d:\photonuser\lab32\dispstring.v":32:3:32:8|Sequential instance Lab_UT.dispString.dOut[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)

@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":311:2:311:7|Removing sequential instance Lab_UT.dictrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":311:2:311:7|Removing sequential instance Lab_UT.dictrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":311:2:311:7|Removing sequential instance Lab_UT.dictrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":311:2:311:7|Removing sequential instance Lab_UT.dictrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 147MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 147MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 164MB peak: 166MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.73ns		 520 /       233
   2		0h:00m:03s		    -4.08ns		 509 /       233
   3		0h:00m:03s		    -4.08ns		 509 /       233
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret_3 (in view: work.latticehx1k(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[6] (in view: work.latticehx1k(verilog)) with 25 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[5] (in view: work.latticehx1k(verilog)) with 27 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[4] (in view: work.latticehx1k(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":311:2:311:7|Replicating instance Lab_UT.dictrl.state_0[3] (in view: work.latticehx1k(verilog)) with 39 loads 3 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":311:2:311:7|Replicating instance Lab_UT.dictrl.state_0[0] (in view: work.latticehx1k(verilog)) with 39 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[3] (in view: work.latticehx1k(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[2] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 15 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:07s		    -3.33ns		 606 /       248

@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret_1 (in view: work.latticehx1k(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret_5 (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret_6 (in view: work.latticehx1k(verilog)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:07s		    -1.93ns		 611 /       252
@N: FX1017 :"d:\photonuser\lab32\latticehx1k.v":365:14:365:33|SB_GB inserted on the net clk.
@N: FX1017 :"d:\photonuser\lab32\latticehx1k.v":84:3:84:8|SB_GB inserted on the net rst.
@N: FX1017 :|SB_GB inserted on the net buart._rx.sample.
@N: FX1017 :|SB_GB inserted on the net uu0.un11_l_count_i.
@N: FX1017 :|SB_GB inserted on the net bu_rx_data_rdy_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 196MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]
1) instance Lab_UT.dictrl.alarmstate_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
2) instance Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]
3) instance Lab_UT.dictrl.alarmstate_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.N_127_0_0
4) instance Lab_UT.dictrl.alarmstate22_0 (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.N_127_0_0 (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.N_127_0_0
    input  pin Lab_UT.dictrl.justentered_latch[0]/I0
    instance   Lab_UT.dictrl.justentered_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch[0]/O
    net        Lab_UT.dictrl.justentered[0]
    input  pin Lab_UT.dictrl.alarmstate22_0/I1
    instance   Lab_UT.dictrl.alarmstate22_0 (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate22_0/O
    net        Lab_UT.dictrl.N_127_0_0
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.justentered[0]
5) instance Lab_UT.dictrl.justentered_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.justentered[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.justentered[0]
    input  pin Lab_UT.dictrl.justentered_latch[0]/I2
    instance   Lab_UT.dictrl.justentered_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch[0]/O
    net        Lab_UT.dictrl.justentered[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa
6) instance Lab_UT.dictrl.alarmstate_1_sqmuxa (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate_1_sqmuxa (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa
    input  pin Lab_UT.dictrl.justentered_latch[0]/I3
    instance   Lab_UT.dictrl.justentered_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch[0]/O
    net        Lab_UT.dictrl.justentered[0]
    input  pin Lab_UT.dictrl.alarmstate22_0/I1
    instance   Lab_UT.dictrl.alarmstate22_0 (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate22_0/O
    net        Lab_UT.dictrl.N_127_0_0
    input  pin Lab_UT.dictrl.alarmstate_1_0_i[1]/I1
    instance   Lab_UT.dictrl.alarmstate_1_0_i[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_0_i[1]/O
    net        Lab_UT.dictrl.alarmstate_1_0_i[1]
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I2
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dispString.m9/I0
    instance   Lab_UT.dispString.m9 (cell SB_LUT4)
    output pin Lab_UT.dispString.m9/O
    net        Lab_UT.armed
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:08s; Memory used current: 195MB peak: 196MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 255 clock pin(s) of sequential element(s)
0 instances converted, 255 sequential instances remain driven by gated/generated clocks

============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          255        uu2.l_count[3]      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 167MB peak: 196MB)

Writing Analyst data base D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 193MB peak: 196MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 194MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 196MB)

Warning: Found 6 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]
1) instance shifter_ret_3_RNIQBH29 (in view: work.dictrl(netlist)), output net alarmstate[0] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI4PQ1/I0
    instance   Lab_UT.dictrl.shifter_ret_3_RNI4PQ1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI4PQ1/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.shifter_ret_3_RNIQBH29/I0
    instance   Lab_UT.dictrl.shifter_ret_3_RNIQBH29 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNIQBH29/O
    net        Lab_UT.dispString.shifter_ret_3_RNIQBH29_0
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
2) instance shifter_ret_3_RNI4PQ1 (in view: work.dictrl(netlist)), output net alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.shifter_ret_3_RNIK5FS8/I0
    instance   Lab_UT.dictrl.shifter_ret_3_RNIK5FS8 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNIK5FS8/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI4PQ1/I1
    instance   Lab_UT.dictrl.shifter_ret_3_RNI4PQ1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI4PQ1/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]
3) instance shifter_ret_3_RNIK5FS8 (in view: work.dictrl(netlist)), output net alarmstate[1] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNIK5FS8/I1
    instance   Lab_UT.dictrl.shifter_ret_3_RNIK5FS8 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNIK5FS8/O
    net        Lab_UT.dictrl.alarmstate[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.N_127_0_0
4) instance shifter_ret_3_RNI6626 (in view: work.dictrl(netlist)), output net N_127_0_0 (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.N_127_0_0
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI/I0
    instance   Lab_UT.dictrl.shifter_ret_3_RNI (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI/O
    net        Lab_UT.dictrl.justentered[0]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI6626/I1
    instance   Lab_UT.dictrl.shifter_ret_3_RNI6626 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI6626/O
    net        Lab_UT.dictrl.N_127_0_0
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.justentered[0]
5) instance shifter_ret_3_RNI (in view: work.dictrl(netlist)), output net justentered[0] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.justentered[0]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI/I2
    instance   Lab_UT.dictrl.shifter_ret_3_RNI (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI/O
    net        Lab_UT.dictrl.justentered[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dispString.armed
6) instance m9 (in view: work.dispString(netlist)), output net armed (in view: work.dispString(netlist))
    net        Lab_UT.dictrl.armed
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa/O
    net        Lab_UT.dictrl.G_203
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI/I3
    instance   Lab_UT.dictrl.shifter_ret_3_RNI (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI/O
    net        Lab_UT.dictrl.justentered[0]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI6626/I1
    instance   Lab_UT.dictrl.shifter_ret_3_RNI6626 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI6626/O
    net        Lab_UT.dictrl.N_127_0_0
    input  pin Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8/I1
    instance   Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8/O
    net        Lab_UT.dictrl.alarmstate_1_0_i[1]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNIK5FS8/I2
    instance   Lab_UT.dictrl.shifter_ret_3_RNIK5FS8 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNIK5FS8/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.shifter_ret_3_RNI4PQ1/I1
    instance   Lab_UT.dictrl.shifter_ret_3_RNI4PQ1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNI4PQ1/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.shifter_ret_3_RNIQBH29/I0
    instance   Lab_UT.dictrl.shifter_ret_3_RNIQBH29 (cell SB_LUT4)
    output pin Lab_UT.dictrl.shifter_ret_3_RNIQBH29/O
    net        Lab_UT.dispString.shifter_ret_3_RNIQBH29_0
    input  pin Lab_UT.dispString.m9/I0
    instance   Lab_UT.dispString.m9 (cell SB_LUT4)
    output pin Lab_UT.dispString.m9/O
    net        Lab_UT.dispString.armed
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 15.29ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 23:34:49 2019
#


Top view:               latticehx1k
Requested Frequency:    65.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.494

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     65.4 MHz      NA            15.295        NA            NA         inferred     Autoconstr_clkgroup_0
System                 70.8 MHz      60.2 MHz      14.130        16.623        -2.494     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------
System    System  |  14.130      -2.494  |  14.130      4.674  |  14.130      4.603  |  14.130      -2.335
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                 Arrival           
Instance                       Reference     Type         Pin     Net                   Time        Slack 
                               Clock                                                                      
----------------------------------------------------------------------------------------------------------
Lab_UT.didp.regrce3.q[3]       System        SB_DFFSR     Q       di_AMones[3]          0.540       -2.494
Lab_UT.didp.regrce1.q[0]       System        SB_DFFSR     Q       di_ASones[0]          0.540       -2.486
buart._rx.shifter_0_4_rep1     System        SB_DFFER     Q       bu_rx_data_4_rep1     0.540       -2.479
Lab_UT.didp.regrce1.q[3]       System        SB_DFFSR     Q       di_ASones[3]          0.540       -2.444
Lab_UT.didp.regrce4.q[3]       System        SB_DFFSR     Q       di_AMtens[3]          0.540       -2.444
Lab_UT.didp.regrce2.q[0]       System        SB_DFFSR     Q       di_AStens[0]          0.540       -2.437
buart._rx.shifter_0_5_rep1     System        SB_DFFER     Q       bu_rx_data_5_rep1     0.540       -2.430
Lab_UT.didp.regrce3.q[0]       System        SB_DFFSR     Q       di_AMones[0]          0.540       -2.423
Lab_UT.didp.regrce2.q[1]       System        SB_DFFSR     Q       di_AStens[1]          0.540       -2.423
Lab_UT.didp.countrce3.q[3]     System        SB_DFF       Q       di_Mones[3]           0.540       -2.423
==========================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                      Required           
Instance                          Reference     Type            Pin          Net                Time         Slack 
                                  Clock                                                                            
-------------------------------------------------------------------------------------------------------------------
Lab_UT.dispString.dOut[3]         System        SB_DFF          D            dOutP[3]           14.024       -2.494
Lab_UT.dispString.dOut[1]         System        SB_DFF          D            dOut_RNO[1]        14.024       -2.486
Lab_UT.dictrl.state_ret_12        System        SB_DFF          D            N_283_i            14.024       -2.479
Lab_UT.dictrl.state_ret_8_ess     System        SB_DFFESS       D            LdStens_reti_i     14.024       -2.472
Lab_UT.dictrl.state_ret_9_ess     System        SB_DFFESS       D            LdSonesi_i         14.024       -2.472
Lab_UT.dictrl.state_ret_3         System        SB_DFFSS        D            state_ret_3_en     14.024       -2.458
Lab_UT.dictrl.state_ret_4_esr     System        SB_DFFESR       D            LdSonesi           14.024       -2.451
Lab_UT.dictrl.state_ret_7_esr     System        SB_DFFESR       D            LdStens_reti       14.024       -2.451
Lab_UT.dispString.dOut[4]         System        SB_DFF          D            dOutP[4]           14.024       -2.374
uu2.mem0.ram512X8_inst            System        SB_RAM512x8     WDATA[3]     w_data[3]          13.968       -2.335
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.130
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.024

    - Propagation time:                      16.518
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.494

    Number of logic level(s):                8
    Starting point:                          Lab_UT.didp.regrce3.q[3] / Q
    Ending point:                            Lab_UT.dispString.dOut[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.didp.regrce3.q[3]                 SB_DFFSR     Q        Out     0.540     0.540       -         
di_AMones[3]                             Net          -        -       1.599     -           4         
Lab_UT.didp.regrce4.q_RNISBJ41[3]        SB_LUT4      I0       In      -         2.139       -         
Lab_UT.didp.regrce4.q_RNISBJ41[3]        SB_LUT4      O        Out     0.449     2.588       -         
did_alarmMatch_0                         Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNICAPA4[3]        SB_LUT4      I0       In      -         3.959       -         
Lab_UT.didp.regrce4.q_RNICAPA4[3]        SB_LUT4      O        Out     0.449     4.408       -         
did_alarmMatch_12                        Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      I3       In      -         5.779       -         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      O        Out     0.316     6.094       -         
alarmMatch                               Net          -        -       1.371     -           3         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      I0       In      -         7.465       -         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      O        Out     0.449     7.914       -         
alarmstate_1_0_i[1]                      Net          -        -       1.371     -           1         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      I2       In      -         9.285       -         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      O        Out     0.379     9.664       -         
alarmstate[1]                            Net          -        -       1.371     -           8         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      I1       In      -         11.035      -         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      O        Out     0.400     11.434      -         
alarmchar[1]                             Net          -        -       1.371     -           2         
Lab_UT.dispString.cnt_RNIOG7L[1]         SB_LUT4      I0       In      -         12.805      -         
Lab_UT.dispString.cnt_RNIOG7L[1]         SB_LUT4      O        Out     0.386     13.191      -         
dOutP[6]                                 Net          -        -       1.371     -           2         
Lab_UT.dispString.dOut_RNO[3]            SB_LUT4      I0       In      -         14.562      -         
Lab_UT.dispString.dOut_RNO[3]            SB_LUT4      O        Out     0.449     15.011      -         
dOutP[3]                                 Net          -        -       1.507     -           1         
Lab_UT.dispString.dOut[3]                SB_DFF       D        In      -         16.518      -         
=======================================================================================================
Total path delay (propagation time + setup) of 16.623 is 3.920(23.6%) logic and 12.703(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.130
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.024

    - Propagation time:                      16.511
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.486

    Number of logic level(s):                8
    Starting point:                          Lab_UT.didp.regrce1.q[0] / Q
    Ending point:                            Lab_UT.dispString.dOut[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.didp.regrce1.q[0]                 SB_DFFSR     Q        Out     0.540     0.540       -         
di_ASones[0]                             Net          -        -       1.599     -           4         
Lab_UT.didp.regrce1.q_RNI8N121[0]        SB_LUT4      I0       In      -         2.139       -         
Lab_UT.didp.regrce1.q_RNI8N121[0]        SB_LUT4      O        Out     0.449     2.588       -         
did_alarmMatch_7                         Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNIOMK62[0]        SB_LUT4      I2       In      -         3.959       -         
Lab_UT.didp.regrce4.q_RNIOMK62[0]        SB_LUT4      O        Out     0.379     4.338       -         
did_alarmMatch_11                        Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      I2       In      -         5.708       -         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      O        Out     0.379     6.087       -         
alarmMatch                               Net          -        -       1.371     -           3         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      I0       In      -         7.458       -         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      O        Out     0.449     7.907       -         
alarmstate_1_0_i[1]                      Net          -        -       1.371     -           1         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      I2       In      -         9.278       -         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      O        Out     0.379     9.657       -         
alarmstate[1]                            Net          -        -       1.371     -           8         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      I1       In      -         11.028      -         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      O        Out     0.400     11.427      -         
alarmchar[1]                             Net          -        -       1.371     -           2         
Lab_UT.dispString.cnt_RNIOG7L[1]         SB_LUT4      I0       In      -         12.798      -         
Lab_UT.dispString.cnt_RNIOG7L[1]         SB_LUT4      O        Out     0.386     13.184      -         
dOutP[6]                                 Net          -        -       1.371     -           2         
Lab_UT.dispString.dOut_RNO[3]            SB_LUT4      I0       In      -         14.555      -         
Lab_UT.dispString.dOut_RNO[3]            SB_LUT4      O        Out     0.449     15.004      -         
dOutP[3]                                 Net          -        -       1.507     -           1         
Lab_UT.dispString.dOut[3]                SB_DFF       D        In      -         16.511      -         
=======================================================================================================
Total path delay (propagation time + setup) of 16.616 is 3.913(23.6%) logic and 12.703(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.130
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.024

    - Propagation time:                      16.511
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.486

    Number of logic level(s):                8
    Starting point:                          Lab_UT.didp.regrce3.q[3] / Q
    Ending point:                            Lab_UT.dispString.dOut[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.didp.regrce3.q[3]                 SB_DFFSR     Q        Out     0.540     0.540       -         
di_AMones[3]                             Net          -        -       1.599     -           4         
Lab_UT.didp.regrce4.q_RNISBJ41[3]        SB_LUT4      I0       In      -         2.139       -         
Lab_UT.didp.regrce4.q_RNISBJ41[3]        SB_LUT4      O        Out     0.449     2.588       -         
did_alarmMatch_0                         Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNICAPA4[3]        SB_LUT4      I0       In      -         3.959       -         
Lab_UT.didp.regrce4.q_RNICAPA4[3]        SB_LUT4      O        Out     0.449     4.408       -         
did_alarmMatch_12                        Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      I3       In      -         5.779       -         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      O        Out     0.316     6.094       -         
alarmMatch                               Net          -        -       1.371     -           3         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      I0       In      -         7.465       -         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      O        Out     0.449     7.914       -         
alarmstate_1_0_i[1]                      Net          -        -       1.371     -           1         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      I2       In      -         9.285       -         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      O        Out     0.379     9.664       -         
alarmstate[1]                            Net          -        -       1.371     -           8         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      I1       In      -         11.035      -         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      O        Out     0.400     11.434      -         
alarmchar[1]                             Net          -        -       1.371     -           2         
Lab_UT.dispString.dOut_RNO_1[1]          SB_LUT4      I0       In      -         12.805      -         
Lab_UT.dispString.dOut_RNO_1[1]          SB_LUT4      O        Out     0.449     13.254      -         
dOut_RNO_1[1]                            Net          -        -       1.371     -           1         
Lab_UT.dispString.dOut_RNO[1]            SB_LUT4      I2       In      -         14.625      -         
Lab_UT.dispString.dOut_RNO[1]            SB_LUT4      O        Out     0.379     15.004      -         
dOut_RNO[1]                              Net          -        -       1.507     -           1         
Lab_UT.dispString.dOut[1]                SB_DFF       D        In      -         16.511      -         
=======================================================================================================
Total path delay (propagation time + setup) of 16.616 is 3.913(23.6%) logic and 12.703(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.130
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.024

    - Propagation time:                      16.504
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.480

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_0_4_rep1 / Q
    Ending point:                            Lab_UT.dictrl.state_ret_12 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
buart._rx.shifter_0_4_rep1                    SB_DFFER     Q        Out     0.540     0.540       -         
bu_rx_data_4_rep1                             Net          -        -       1.599     -           6         
Lab_UT.dictrl.m31_x0                          SB_LUT4      I0       In      -         2.139       -         
Lab_UT.dictrl.m31_x0                          SB_LUT4      O        Out     0.449     2.588       -         
m31_x0                                        Net          -        -       1.371     -           1         
Lab_UT.dictrl.m31_ns                          SB_LUT4      I1       In      -         3.959       -         
Lab_UT.dictrl.m31_ns                          SB_LUT4      O        Out     0.400     4.359       -         
N_84                                          Net          -        -       1.371     -           5         
Lab_UT.dictrl.m33                             SB_LUT4      I0       In      -         5.729       -         
Lab_UT.dictrl.m33                             SB_LUT4      O        Out     0.449     6.178       -         
N_86                                          Net          -        -       1.371     -           20        
Lab_UT.dictrl.state_0_3_rep2_esr_RNIE8RP4     SB_LUT4      I2       In      -         7.549       -         
Lab_UT.dictrl.state_0_3_rep2_esr_RNIE8RP4     SB_LUT4      O        Out     0.379     7.928       -         
N_121_mux                                     Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_0_esr_RNIKRG8A[2]         SB_LUT4      I2       In      -         9.299       -         
Lab_UT.dictrl.state_0_esr_RNIKRG8A[2]         SB_LUT4      O        Out     0.379     9.678       -         
next_state[3]                                 Net          -        -       1.371     -           12        
Lab_UT.dictrl.state_ret_12_RNO_4              SB_LUT4      I0       In      -         11.049      -         
Lab_UT.dictrl.state_ret_12_RNO_4              SB_LUT4      O        Out     0.449     11.498      -         
state_ret_12_RNO_4                            Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_12_RNO_0              SB_LUT4      I2       In      -         12.868      -         
Lab_UT.dictrl.state_ret_12_RNO_0              SB_LUT4      O        Out     0.379     13.247      -         
state_ret_12and_0_0                           Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_12_RNO                SB_LUT4      I2       In      -         14.618      -         
Lab_UT.dictrl.state_ret_12_RNO                SB_LUT4      O        Out     0.379     14.997      -         
N_283_i                                       Net          -        -       1.507     -           1         
Lab_UT.dictrl.state_ret_12                    SB_DFF       D        In      -         16.504      -         
============================================================================================================
Total path delay (propagation time + setup) of 16.609 is 3.906(23.5%) logic and 12.703(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.130
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.024

    - Propagation time:                      16.504
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.480

    Number of logic level(s):                8
    Starting point:                          Lab_UT.didp.regrce1.q[0] / Q
    Ending point:                            Lab_UT.dispString.dOut[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.didp.regrce1.q[0]                 SB_DFFSR     Q        Out     0.540     0.540       -         
di_ASones[0]                             Net          -        -       1.599     -           4         
Lab_UT.didp.regrce1.q_RNI8N121[0]        SB_LUT4      I0       In      -         2.139       -         
Lab_UT.didp.regrce1.q_RNI8N121[0]        SB_LUT4      O        Out     0.449     2.588       -         
did_alarmMatch_7                         Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNIOMK62[0]        SB_LUT4      I2       In      -         3.959       -         
Lab_UT.didp.regrce4.q_RNIOMK62[0]        SB_LUT4      O        Out     0.379     4.338       -         
did_alarmMatch_11                        Net          -        -       1.371     -           1         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      I2       In      -         5.708       -         
Lab_UT.didp.regrce4.q_RNIGCKQ8[0]        SB_LUT4      O        Out     0.379     6.087       -         
alarmMatch                               Net          -        -       1.371     -           3         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      I0       In      -         7.458       -         
Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8     SB_LUT4      O        Out     0.449     7.907       -         
alarmstate_1_0_i[1]                      Net          -        -       1.371     -           1         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      I2       In      -         9.278       -         
Lab_UT.dictrl.shifter_ret_3_RNIK5FS8     SB_LUT4      O        Out     0.379     9.657       -         
alarmstate[1]                            Net          -        -       1.371     -           8         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      I1       In      -         11.028      -         
Lab_UT.dictrl.shifter_ret_3_RNI_1        SB_LUT4      O        Out     0.400     11.427      -         
alarmchar[1]                             Net          -        -       1.371     -           2         
Lab_UT.dispString.dOut_RNO_1[1]          SB_LUT4      I0       In      -         12.798      -         
Lab_UT.dispString.dOut_RNO_1[1]          SB_LUT4      O        Out     0.449     13.247      -         
dOut_RNO_1[1]                            Net          -        -       1.371     -           1         
Lab_UT.dispString.dOut_RNO[1]            SB_LUT4      I2       In      -         14.618      -         
Lab_UT.dispString.dOut_RNO[1]            SB_LUT4      O        Out     0.379     14.997      -         
dOut_RNO[1]                              Net          -        -       1.507     -           1         
Lab_UT.dispString.dOut[1]                SB_DFF       D        In      -         16.504      -         
=======================================================================================================
Total path delay (propagation time + setup) of 16.609 is 3.906(23.5%) logic and 12.703(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 196MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             33 uses
SB_CARRY        13 uses
SB_DFF          46 uses
SB_DFFE         4 uses
SB_DFFER        45 uses
SB_DFFES        20 uses
SB_DFFESR       16 uses
SB_DFFESS       5 uses
SB_DFFNE        8 uses
SB_DFFNESR      9 uses
SB_DFFNESS      1 use
SB_DFFNS        2 uses
SB_DFFNSR       37 uses
SB_DFFR         18 uses
SB_DFFS         6 uses
SB_DFFSR        30 uses
SB_DFFSS        5 uses
SB_GB           5 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             33 uses
SB_LUT4         597 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   252 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 597 (46%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 597 = 597 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 30MB peak: 196MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Mon May 20 23:34:49 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab3_Implmnt its sbt path: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.edf " "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist" "-pTQ144" "-yD:/PhotonUser/Lab32/lab3.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.edf...
Parsing constraint file: D:/PhotonUser/Lab32/lab3.pcf ...
start to read sdc/scf file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.scf
sdc_reader OK D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal led_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000
Warning: The terminal led_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal Lab_UT.dictrl.next_state[3]:D is driven by non-default constant value VCC
Warning: The terminal uu2.mem0.ram512X8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k --outdir D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	597
    Number of DFFs      	:	252
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	33
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	16
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	54
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_95/in2" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_95/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI6626_LC_98/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNI6626_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_100/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI4PQ1_LC_96/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNI4PQ1_LC_96/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_100/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_100/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_102/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_102/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_99/in2" to pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_102/in2" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_102/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_102/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_102/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_99/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_100/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_100/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	652
    Number of DFFs      	:	252
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	247
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	395
        CARRY Only       	:	3
        LUT with CARRY   	:	5
    LogicCells                  :	655/1280
    PLBs                        :	105/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.9 (sec)

Final Design Statistics
    Number of LUTs      	:	652
    Number of DFFs      	:	252
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	655/1280
    PLBs                        :	124/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 53.70 MHz | Target: 65.36 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 65.36 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 65.36 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2104
used logic cells: 655
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2104
used logic cells: 655
Translating sdc file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\router" --sdf_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\router --sdf_file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/in2" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_6_10_5/in1" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_6_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI4PQ1_LC_6_9_4/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNI4PQ1_LC_6_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/in2" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/in2" to pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/ltout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 726 
I1212: Iteration  1 :   147 unrouted : 2 seconds
I1212: Iteration  2 :    20 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI6626_LC_6_10_1/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNI6626_LC_6_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI4PQ1_LC_6_9_4/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNI4PQ1_LC_6_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/in1" to pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNIK5FS8_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNIQBH29_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/in3" to pin "Lab_UT.dictrl.shifter_ret_3_RNIGCKQ8_LC_6_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/in0" to pin "Lab_UT.dictrl.shifter_ret_3_RNI_LC_6_10_2/lcout" to break the combinatorial loop
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab3_syn.prj" -log "Lab3_Implmnt/Lab3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab3_Implmnt/Lab3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-CQGD04421IJ

# Mon May 20 23:48:58 2019

#Implementation: Lab3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\PhotonUser\Lab32\vbuf.v" (library work)
@I::"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v" (library work)
@I::"D:\PhotonUser\Lab32\Lab3_140L.v" (library work)
@I::"D:\PhotonUser\Lab32\NBitCounter.v" (library work)
@I::"D:\PhotonUser\Lab32\bcd2segment.v" (library work)
@I::"D:\PhotonUser\Lab32\buart.v" (library work)
@I::"D:\PhotonUser\Lab32\countrce.v" (library work)
@I::"D:\PhotonUser\Lab32\decodeKeys.v" (library work)
@I::"D:\PhotonUser\Lab32\dispString.v" (library work)
@I::"D:\PhotonUser\Lab32\latticehx1k.v" (library work)
@I::"D:\PhotonUser\Lab32\regrce.v" (library work)
Verilog syntax check successful!
File D:\PhotonUser\Lab32\Lab3_140L.v changed - recompiling
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":355:7:355:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":368:47:368:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":369:48:369:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":372:51:372:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":374:39:374:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":376:40:376:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000100
	N_1=32'b00000000000000000000000000000011
   Generated name = N_bit_counter_4s_3s

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000010011
	N_1=32'b00000000000000000000000000010010
   Generated name = N_bit_counter_19s_18s

@N: CG364 :"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v":44:7:44:28|Synthesizing module Half_Sec_Pulse_Per_Sec in library work.

	CLK_FREQ=32'b00000000101101110001101100000000
	CLK_CYCLES_PER_HALF_SEC=32'b00000000010110111000110110000000
	COUNTER_WIDTH=32'b00000000000000000000000000010111
   Generated name = Half_Sec_Pulse_Per_Sec_12000000s_6000000s_23s

@N: CG179 :"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v":116:44:116:50|Removing redundant assignment.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":43:7:43:11|Synthesizing module inpin in library work.

@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\PhotonUser\Lab32\latticehx1k.v":49:21:49:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"D:\PhotonUser\Lab32\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"D:\PhotonUser\Lab32\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\PhotonUser\Lab32\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"D:\PhotonUser\Lab32\latticehx1k.v":87:32:87:42|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\bcd2segment.v":49:7:49:17|Synthesizing module bcd2segment in library work.

@N: CG364 :"D:\PhotonUser\Lab32\dispString.v":13:7:13:16|Synthesizing module dispString in library work.

@N: CG179 :"D:\PhotonUser\Lab32\dispString.v":39:11:39:13|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":263:7:263:12|Synthesizing module dictrl in library work.

@W: CG133 :"D:\PhotonUser\Lab32\Lab3_140L.v":292:14:292:28|Object next_alarmstate is declared but not assigned. Either assign a value or remove the declaration.
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":373:3:373:6|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@A: CL110 :"D:\PhotonUser\Lab32\Lab3_140L.v":342:3:342:6|Too many clocks (> 8) for set/reset analysis of justentered, try moving enabling expressions outside always block
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":342:3:342:6|Latch generated from always block for signal justentered; possible missing assignment in an if or case statement.
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":342:3:342:6|Latch generated from always block for signal alarmstate[1:0]; possible missing assignment in an if or case statement.
@N: CG364 :"D:\PhotonUser\Lab32\countrce.v":33:7:33:14|Synthesizing module countrce in library work.

@N: CG179 :"D:\PhotonUser\Lab32\countrce.v":59:9:59:9|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

@N: CG179 :"D:\PhotonUser\Lab32\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":147:7:147:10|Synthesizing module didp in library work.

@W: CG360 :"D:\PhotonUser\Lab32\Lab3_140L.v":160:19:160:24|Removing wire L3_led, as there is no assignment to it.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":26:7:26:15|Synthesizing module Lab3_140L in library work.

@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":114:34:114:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":114:40:114:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":115:34:115:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":115:40:115:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":116:34:116:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":116:40:116:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":117:34:117:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":117:40:117:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\PhotonUser\Lab32\Lab3_140L.v":121:14:121:23|Input dInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\Lab3_140L.v":121:14:121:23|Input rdyInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":105:4:105:5|Latch generated from always block for signal alarmchar[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":105:4:105:5|All reachable assignments to bit 7 of alarmchar[7:0] assign 0, register removed by optimization.
@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001010
	N_1=32'b00000000000000000000000000001001
   Generated name = N_bit_counter_10s_9s

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001001
	N_1=32'b00000000000000000000000000001000
   Generated name = N_bit_counter_9s_8s

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\vbuf.v":634:7:634:28|Synthesizing module latticeDulPortRam512x8 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\vbuf.v":66:7:66:10|Synthesizing module vbuf in library work.

	CLKFREQ=32'b00000000101101110001101100000000
	BAUD=32'b00000000000000011100001000000000
	CYCLES_PER_BYTE=32'b00000000000000000000010001001100
	CYCLES_PER_4_BITS=32'b00000000000000000000001000100110
	COUNT_WIDTH=32'b00000000000000000000000000001010
	BYTES_PER_RAW=32'b00000000000000000000000000100000
	RAWS_4_USER=32'b00000000000000000000000000000010
	RAWS_4_CLK=32'b00000000000000000000000000001110
	LAST_BYTES_4_USER=32'b00000000000000000000000000111111
	LAST_BYTES_4_CLK=32'b00000000000000000000000111111111
	rd_clk_init=32'b00000000000000000000000000000001
	PRE_COUNTER_WIDTH=32'b00000000000000000000000000000100
	PRE_COUNTER_MAX_NUMBER=32'b00000000000000000000000000001111
	SECOND_COUNTER_WIDTH=32'b00000000000000000000000000000110
	l_count_reset=32'b00000000000000000000001000010111
	l_count_reset_l_n=32'b00000000000000000000000000000110
	l_count_trig_rd=32'b00000000000000000000000000000111
	l_count_init=32'b00000000000000000000000100010100
	l_count_rise_rdy=32'b00000000000000000000000000000111
   Generated name = vbuf_Z1

@N: CG179 :"D:\PhotonUser\Lab32\vbuf.v":199:27:199:37|Removing redundant assignment.
@N: CG179 :"D:\PhotonUser\Lab32\vbuf.v":501:77:501:93|Removing redundant assignment.
@W: CL169 :"D:\PhotonUser\Lab32\vbuf.v":186:0:186:5|Pruning unused register l_count_15. Make sure that there are no unused intermediate registers.
@A: CL282 :"D:\PhotonUser\Lab32\vbuf.v":217:0:217:5|Feedback mux created for signal r_data_reg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\PhotonUser\Lab32\vbuf.v":186:0:186:5|Feedback mux created for signal r_data_rdy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[0] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[1] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[2] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[3] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[4] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[5] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[6] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[7] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[8] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[9] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[10] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[11] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[12] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[13] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[14] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[15] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[16] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[17] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[18] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[19] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[20] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[21] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[22] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[23] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[24] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[25] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[26] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[27] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[28] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[29] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[30] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[31] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[32] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[33] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[38] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[39] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[44] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[45] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[46] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[47] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[48] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[49] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[50] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[51] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[56] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[57] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[62] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[63] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[64] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[65] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[67] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[68] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[70] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[71] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[73] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[74] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[76] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[77] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[78] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[79] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[80] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[81] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[82] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[83] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[85] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[86] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[88] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[89] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[91] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[92] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[94] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[95] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[96] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[97] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[99] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[100] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[102] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[103] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[105] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[106] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[108] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[109] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[110] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[113] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[114] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[115] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[117] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[118] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[120] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[121] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[123] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[124] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[126] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[127] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[128] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[129] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[131] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[132] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[134] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[135] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[137] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[138] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[140] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[141] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[142] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[145] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[146] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[147] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[149] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[150] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[152] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[153] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[155] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[156] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[158] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[159] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[160] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[161] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[166] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[167] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[172] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[173] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[174] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[175] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[176] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[177] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[178] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[179] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[184] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[185] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[190] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[191] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[192] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[193] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[195] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[196] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[198] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[199] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[201] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[202] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[204] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[205] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[206] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[209] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[210] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[211] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[213] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[214] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[216] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[217] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[219] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[220] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[222] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[223] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[224] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[225] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[227] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[228] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[230] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[231] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[233] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[234] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[236] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[237] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[238] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[241] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[242] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[243] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[245] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[246] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[248] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[249] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[251] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[252] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[254] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[255] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[256] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[257] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[259] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[260] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[262] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[263] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[265] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[266] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[268] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[269] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[270] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[271] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[272] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[273] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[274] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[275] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[277] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[278] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[280] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[281] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[283] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[284] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[286] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[287] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[288] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[289] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[294] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[295] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[300] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[301] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[302] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[303] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[304] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[305] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[306] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[307] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[312] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[313] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[318] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[319] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[320] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[321] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[322] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[323] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[324] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[325] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[326] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[327] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[328] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[329] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[330] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[331] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[332] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[333] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[334] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[335] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[336] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[337] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[338] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[339] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[340] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[341] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[342] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[343] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[344] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[345] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[346] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[347] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[348] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[349] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[350] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[351] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[352] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[353] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[354] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[355] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[356] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[357] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[358] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[359] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[360] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[361] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[362] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[363] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[364] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[365] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[366] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[367] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[368] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[369] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[370] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[371] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[372] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[373] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[374] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[375] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[376] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[377] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[378] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[379] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[380] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[381] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[382] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[383] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[384] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[385] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[386] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[387] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[388] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[389] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[390] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[391] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[392] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[393] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[394] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[395] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[396] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[397] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[398] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[399] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[400] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[401] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[402] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[403] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[404] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[405] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[406] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[407] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[408] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[409] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[410] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[411] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[412] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[413] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[414] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[415] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[416] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[417] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[418] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[419] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[420] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[421] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[422] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[423] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[424] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[425] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[426] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[427] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[428] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[429] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[430] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[431] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[432] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[433] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[434] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[435] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[436] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[437] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[438] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[439] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[440] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[441] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[442] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[443] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[444] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[445] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[446] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[447] is always 0.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 447 to 318 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 313 to 312 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 307 to 300 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 295 to 294 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 289 to 286 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 284 to 283 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 281 to 280 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 278 to 277 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 275 to 268 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 266 to 265 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 263 to 262 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 260 to 259 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 257 to 254 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 252 to 251 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 249 to 248 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 246 to 245 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 243 to 241 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 238 to 236 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 234 to 233 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 231 to 230 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 228 to 227 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 225 to 222 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 220 to 219 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 217 to 216 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 214 to 213 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 211 to 209 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 206 to 204 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 202 to 201 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 199 to 198 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 196 to 195 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 193 to 190 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 185 to 184 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 179 to 172 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 167 to 166 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 161 to 158 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 156 to 155 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 153 to 152 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 150 to 149 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 147 to 145 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 142 to 140 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 138 to 137 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 135 to 134 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 132 to 131 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 129 to 126 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 124 to 123 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 121 to 120 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 118 to 117 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 115 to 113 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 110 to 108 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 106 to 105 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 103 to 102 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 100 to 99 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 97 to 94 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 92 to 91 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 89 to 88 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 86 to 85 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 83 to 76 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 74 to 73 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 71 to 70 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 68 to 67 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 65 to 62 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 57 to 56 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 51 to 44 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 39 to 38 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 33 to 0 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Synthesizing module latticehx1k in library work.

@W: CG360 :"D:\PhotonUser\Lab32\latticehx1k.v":173:20:173:29|Removing wire bu_tx_busy, as there is no assignment to it.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 317 to 315 of bitmap[317:314]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 311 to 309 of bitmap[311:308]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 299 to 297 of bitmap[299:296]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 293 to 291 of bitmap[293:290]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 240 of bitmap[240:239]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 208 of bitmap[208:207]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 189 to 187 of bitmap[189:186]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 183 to 181 of bitmap[183:180]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 171 to 169 of bitmap[171:168]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 165 to 163 of bitmap[165:162]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 144 of bitmap[144:143]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 112 of bitmap[112:111]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 61 to 59 of bitmap[61:58]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 55 to 53 of bitmap[55:52]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 43 to 41 of bitmap[43:40]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 37 to 35 of bitmap[37:34]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":79:18:79:25|Input alarm_on is unused.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":81:12:81:30|Input enable_pulling_mode is unused.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":82:12:82:25|Input data_sink_busy is unused.
@W: CL246 :"D:\PhotonUser\Lab32\Lab3_140L.v":162:19:162:28|Input port bits 7 to 4 of bu_rx_data[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL157 :"D:\PhotonUser\Lab32\Lab3_140L.v":160:19:160:24|*Output L3_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\PhotonUser\Lab32\Lab3_140L.v":174:12:174:24|Input dicAlarmArmed is unused.
@N: CL159 :"D:\PhotonUser\Lab32\Lab3_140L.v":278:10:278:19|Input oneSecStrb is unused.
@N: CL159 :"D:\PhotonUser\Lab32\dispString.v":16:21:16:24|Input dInP is unused.
@N: CL159 :"D:\PhotonUser\Lab32\dispString.v":17:19:17:24|Input rdyInP is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:48:58 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:48:58 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:48:58 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_comp.srs changed - recompiling
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 23:49:00 2019

###########################################################]
Pre-mapping Report

# Mon May 20 23:49:00 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt 
Printing clock  summary report in "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@W: BN132 :"d:\photonuser\lab32\lab3_140l.v":105:4:105:5|Removing sequential instance Lab_UT.alarmchar[2] because it is equivalent to instance Lab_UT.alarmchar[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\photonuser\lab32\lab3_140l.v":105:4:105:5|Removing sequential instance Lab_UT.alarmchar[5] because it is equivalent to instance Lab_UT.alarmchar[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       346.1 MHz     2.890         system                                system_clkgroup           12   
latticehx1k_pll|PLLOUTCORE_derived_clock     4.0 MHz       252.545       derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     218  
latticehx1k|clk_in                           4.0 MHz       252.545       inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"d:\photonuser\lab32\lab3_140l.v":373:3:373:6|Found signal identified as System clock which controls 12 sequential elements including Lab_UT.dictrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver led_t[0] (in view: work.latticehx1k(verilog)) on net led[0] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[1] (in view: work.latticehx1k(verilog)) on net led[1] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[2] (in view: work.latticehx1k(verilog)) on net led[2] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[3] (in view: work.latticehx1k(verilog)) on net led[3] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[4] (in view: work.latticehx1k(verilog)) on net led[4] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[1] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 23:49:00 2019

###########################################################]
Map & Optimize Report

# Mon May 20 23:49:00 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":160:19:160:24|Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[0] (in view: work.Lab3_140L(verilog)) on net L3_led[0] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[1] (in view: work.Lab3_140L(verilog)) on net L3_led[1] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[2] (in view: work.Lab3_140L(verilog)) on net L3_led[2] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[3] (in view: work.Lab3_140L(verilog)) on net L3_led[3] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[4] (in view: work.Lab3_140L(verilog)) on net L3_led[4] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[1:0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: FX1039 :"d:\photonuser\lab32\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MO231 :"d:\photonuser\lab32\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@W: MO129 :"d:\photonuser\lab32\dispstring.v":32:3:32:8|Sequential instance Lab_UT.dispString.dOut[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Removing sequential instance Lab_UT.dictrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Removing sequential instance Lab_UT.dictrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Removing sequential instance Lab_UT.dictrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Removing sequential instance Lab_UT.dictrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)

@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":373:3:373:6|Removing sequential instance Lab_UT.dictrl.next_state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":373:3:373:6|Removing sequential instance Lab_UT.dictrl.next_state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":373:3:373:6|Removing sequential instance Lab_UT.dictrl.next_state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":373:3:373:6|Removing sequential instance Lab_UT.dictrl.next_state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 175MB peak: 177MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.01ns		 504 /       219
   2		0h:00m:03s		    -2.61ns		 486 /       219
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) with 38 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) with 33 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) with 40 loads 3 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) with 21 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Replicating instance Lab_UT.dictrl.state_0[3] (in view: work.latticehx1k(verilog)) with 41 loads 3 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Replicating instance Lab_UT.dictrl.state_0[2] (in view: work.latticehx1k(verilog)) with 29 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[3] (in view: work.latticehx1k(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[7] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[0] (in view: work.latticehx1k(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[2] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":312:2:312:7|Replicating instance Lab_UT.dictrl.state_0[1] (in view: work.latticehx1k(verilog)) with 29 loads 2 times to improve timing.
Timing driven replication report
Added 26 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   3		0h:00m:04s		    -2.61ns		 563 /       245


   4		0h:00m:05s		    -2.61ns		 561 /       245
@N: FX1017 :"d:\photonuser\lab32\latticehx1k.v":365:14:365:33|SB_GB inserted on the net clk.
@N: FX1017 :"d:\photonuser\lab32\latticehx1k.v":84:3:84:8|SB_GB inserted on the net rst.
@N: FX1017 :|SB_GB inserted on the net buart._rx.sample.
@N: FX1017 :|SB_GB inserted on the net uu0.un11_l_count_i.
@N: FX1017 :|SB_GB inserted on the net bu_rx_data_rdy_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 186MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]
1) instance Lab_UT.dictrl.alarmstate_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
2) instance Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]
3) instance Lab_UT.dictrl.alarmstate_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar13
4) instance Lab_UT.dictrl.dicAlarmTrig (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar13 (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar13
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i/I0
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I2
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.dicAlarmTrig/I0
    instance   Lab_UT.dictrl.dicAlarmTrig (cell SB_LUT4)
    output pin Lab_UT.dictrl.dicAlarmTrig/O
    net        Lab_UT.alarmchar13
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate22
5) instance Lab_UT.dictrl.alarmstate22 (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate22 (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate22
    input  pin Lab_UT.dictrl.justentered_1_sqmuxa_i/I1
    instance   Lab_UT.dictrl.justentered_1_sqmuxa_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_1_sqmuxa_i/O
    net        Lab_UT.dictrl.justentered_1_sqmuxa_i
    input  pin Lab_UT.dictrl.justentered_latch/I0
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.justentered
    input  pin Lab_UT.dictrl.alarmstate22/I2
    instance   Lab_UT.dictrl.alarmstate22 (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate22/O
    net        Lab_UT.dictrl.alarmstate22
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.justentered
6) instance Lab_UT.dictrl.justentered_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.justentered (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.justentered
    input  pin Lab_UT.dictrl.justentered_latch/I1
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.justentered
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[6]
7) instance Lab_UT.alarmchar_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[6]
    input  pin Lab_UT.alarmchar_latch[6]/I3
    instance   Lab_UT.alarmchar_latch[6] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[6]/O
    net        Lab_UT.alarmchar[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[0]
8) instance Lab_UT.alarmchar_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[0]
    input  pin Lab_UT.alarmchar_latch[0]/I3
    instance   Lab_UT.alarmchar_latch[0] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[0]/O
    net        Lab_UT.alarmchar[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[4]
9) instance Lab_UT.alarmchar_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[4]
    input  pin Lab_UT.alarmchar_latch[4]/I2
    instance   Lab_UT.alarmchar_latch[4] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[4]/O
    net        Lab_UT.alarmchar[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[1]
10) instance Lab_UT.alarmchar_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[1]
    input  pin Lab_UT.alarmchar_latch[1]/I1
    instance   Lab_UT.alarmchar_latch[1] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[1]/O
    net        Lab_UT.alarmchar[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[3]
11) instance Lab_UT.alarmchar_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[3]
    input  pin Lab_UT.alarmchar_latch[3]/I1
    instance   Lab_UT.alarmchar_latch[3] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[3]/O
    net        Lab_UT.alarmchar[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 186MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 248 clock pin(s) of sequential element(s)
0 instances converted, 248 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          248        uu2.w_addr_displaying_fast[2]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 128MB peak: 186MB)

Writing Analyst data base D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 186MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 186MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 186MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]
1) instance alarmstate_latch[0] (in view: work.dictrl(netlist)), output net alarmstate[0] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_183
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.G_184
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.G_183
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
2) instance alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist)), output net alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_184
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.G_185
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.G_184
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]
3) instance alarmstate_latch[1] (in view: work.dictrl(netlist)), output net alarmstate[1] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_185
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.G_185
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate22
4) instance alarmstate22 (in view: work.dictrl(netlist)), output net alarmstate22 (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_187
    input  pin Lab_UT.dictrl.justentered_1_sqmuxa_i/I1
    instance   Lab_UT.dictrl.justentered_1_sqmuxa_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_1_sqmuxa_i/O
    net        Lab_UT.dictrl.justentered_1_sqmuxa_i
    input  pin Lab_UT.dictrl.justentered_latch/I0
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.G_188
    input  pin Lab_UT.dictrl.alarmstate22/I2
    instance   Lab_UT.dictrl.alarmstate22 (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate22/O
    net        Lab_UT.dictrl.G_187
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.justentered
5) instance justentered_latch (in view: work.dictrl(netlist)), output net justentered (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_188
    input  pin Lab_UT.dictrl.justentered_latch/I1
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.G_188
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[0]
6) instance alarmchar_latch[0] (in view: work.Lab3_140L(netlist)), output net alarmchar[0] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_190
    input  pin Lab_UT.alarmchar_latch[0]/I3
    instance   Lab_UT.alarmchar_latch[0] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[0]/O
    net        Lab_UT.dispString.G_190
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[3]
7) instance alarmchar_latch[3] (in view: work.Lab3_140L(netlist)), output net alarmchar[3] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_193
    input  pin Lab_UT.alarmchar_latch[3]/I1
    instance   Lab_UT.alarmchar_latch[3] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[3]/O
    net        Lab_UT.dispString.G_193
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[1]
8) instance alarmchar_latch[1] (in view: work.Lab3_140L(netlist)), output net alarmchar[1] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_192
    input  pin Lab_UT.alarmchar_latch[1]/I1
    instance   Lab_UT.alarmchar_latch[1] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[1]/O
    net        Lab_UT.alarmchar[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[6]
9) instance alarmchar_latch[6] (in view: work.Lab3_140L(netlist)), output net alarmchar[6] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_189
    input  pin Lab_UT.alarmchar_latch[6]/I3
    instance   Lab_UT.alarmchar_latch[6] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[6]/O
    net        Lab_UT.alarmchar[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[4]
10) instance alarmchar_latch[4] (in view: work.Lab3_140L(netlist)), output net alarmchar[4] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_191
    input  pin Lab_UT.alarmchar_latch[4]/I2
    instance   Lab_UT.alarmchar_latch[4] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[4]/O
    net        Lab_UT.alarmchar[4]
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 16.41ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 23:49:07 2019
#


Top view:               latticehx1k
Requested Frequency:    61.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.475

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     61.0 MHz      NA            16.406        NA            NA         inferred     Autoconstr_clkgroup_0
System                 71.3 MHz      60.6 MHz      14.022        16.497        -2.475     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------
System    System  |  14.022      -2.475  |  14.022      4.363  |  14.022      2.845  |  14.022      -2.309
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                           Arrival           
Instance                               Reference     Type           Pin     Net                           Time        Slack 
                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------
buart._rx.shifter_fast[1]              System        SB_DFFER       Q       bu_rx_data_fast[1]            0.540       -2.475
buart._rx.shifter_fast[4]              System        SB_DFFER       Q       bu_rx_data_fast[4]            0.540       -2.426
uu2.bitmap[58]                         System        SB_DFFNSR      Q       bitmap[58]                    0.540       -2.309
uu2.w_addr_displaying[1]               System        SB_DFFNSR      Q       w_addr_displaying[1]          0.540       -2.288
uu2.bitmap[52]                         System        SB_DFFNSR      Q       bitmap[52]                    0.540       -2.260
uu2.bitmap[186]                        System        SB_DFFNSR      Q       bitmap[186]                   0.540       -2.260
uu2.bitmap[162]                        System        SB_DFFNSR      Q       bitmap[162]                   0.540       -2.239
uu2.w_addr_displaying_fast_nesr[7]     System        SB_DFFNESR     Q       w_addr_displaying_fast[7]     0.540       -2.239
uu2.w_addr_displaying_nesr[4]          System        SB_DFFNESR     Q       w_addr_displaying[4]          0.540       -2.239
uu2.bitmap[34]                         System        SB_DFFNSR      Q       bitmap[34]                    0.540       -2.218
============================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                       Required           
Instance                          Reference     Type            Pin          Net                 Time         Slack 
                                  Clock                                                                             
--------------------------------------------------------------------------------------------------------------------
Lab_UT.dictrl.state_ret_11        System        SB_DFF          D            N_277_i             13.917       -2.475
uu2.mem0.ram512X8_inst            System        SB_RAM512x8     WDATA[1]     w_data[1]           13.861       -2.309
uu2.mem0.ram512X8_inst            System        SB_RAM512x8     WDATA[3]     w_data[3]           13.861       -2.309
Lab_UT.dictrl.state_ret_8_ess     System        SB_DFFESS       D            LdSonesi_i          13.917       -0.788
Lab_UT.dictrl.state_ret_6_esr     System        SB_DFFESR       D            LdStens_reti        13.917       -0.739
Lab_UT.dictrl.state_ret_4_esr     System        SB_DFFESR       D            LdSonesi            13.917       -0.725
Lab_UT.dictrl.state_ret_7_ess     System        SB_DFFESS       D            LdStens_reti_i      13.917       -0.718
Lab_UT.dictrl.state_ret_1_ess     System        SB_DFFESS       D            next_state_i[2]     13.917       0.997 
Lab_UT.dictrl.state_ret_5_ess     System        SB_DFFESS       D            next_state_i[0]     13.917       1.004 
Lab_UT.dictrl.state_0_esr[0]      System        SB_DFFESR       D            next_state[0]       13.917       1.032 
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.022
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.917

    - Propagation time:                      16.392
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.475

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_fast[1] / Q
    Ending point:                            Lab_UT.dictrl.state_ret_11 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
buart._rx.shifter_fast[1]             SB_DFFER     Q        Out     0.540     0.540       -         
bu_rx_data_fast[1]                    Net          -        -       1.599     -           6         
Lab_UT.dictrl.m30_1                   SB_LUT4      I0       In      -         2.139       -         
Lab_UT.dictrl.m30_1                   SB_LUT4      O        Out     0.449     2.588       -         
m30_1                                 Net          -        -       1.371     -           2         
Lab_UT.dictrl.m59_ns_1_x1             SB_LUT4      I0       In      -         3.959       -         
Lab_UT.dictrl.m59_ns_1_x1             SB_LUT4      O        Out     0.449     4.408       -         
m59_ns_1_x1                           Net          -        -       1.371     -           1         
Lab_UT.dictrl.m59_ns_1_ns             SB_LUT4      I2       In      -         5.779       -         
Lab_UT.dictrl.m59_ns_1_ns             SB_LUT4      O        Out     0.379     6.157       -         
m59_ns_1                              Net          -        -       1.371     -           3         
Lab_UT.dictrl.state_ret_11_RNO_12     SB_LUT4      I1       In      -         7.528       -         
Lab_UT.dictrl.state_ret_11_RNO_12     SB_LUT4      O        Out     0.379     7.907       -         
N_81_0                                Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO_7      SB_LUT4      I2       In      -         9.278       -         
Lab_UT.dictrl.state_ret_11_RNO_7      SB_LUT4      O        Out     0.351     9.629       -         
N_113_0_0                             Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO_3      SB_LUT4      I2       In      -         11.000      -         
Lab_UT.dictrl.state_ret_11_RNO_3      SB_LUT4      O        Out     0.379     11.378      -         
g4                                    Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO_0      SB_LUT4      I2       In      -         12.749      -         
Lab_UT.dictrl.state_ret_11_RNO_0      SB_LUT4      O        Out     0.379     13.128      -         
state_ret_11and_0_ns_1_0              Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO        SB_LUT4      I0       In      -         14.499      -         
Lab_UT.dictrl.state_ret_11_RNO        SB_LUT4      O        Out     0.386     14.885      -         
N_277_i                               Net          -        -       1.507     -           1         
Lab_UT.dictrl.state_ret_11            SB_DFF       D        In      -         16.392      -         
====================================================================================================
Total path delay (propagation time + setup) of 16.497 is 3.794(23.0%) logic and 12.703(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.022
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.917

    - Propagation time:                      16.343
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.426

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_fast[4] / Q
    Ending point:                            Lab_UT.dictrl.state_ret_11 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
buart._rx.shifter_fast[4]             SB_DFFER     Q        Out     0.540     0.540       -         
bu_rx_data_fast[4]                    Net          -        -       1.599     -           5         
Lab_UT.dictrl.m30_1                   SB_LUT4      I1       In      -         2.139       -         
Lab_UT.dictrl.m30_1                   SB_LUT4      O        Out     0.400     2.539       -         
m30_1                                 Net          -        -       1.371     -           2         
Lab_UT.dictrl.m59_ns_1_x1             SB_LUT4      I0       In      -         3.910       -         
Lab_UT.dictrl.m59_ns_1_x1             SB_LUT4      O        Out     0.449     4.359       -         
m59_ns_1_x1                           Net          -        -       1.371     -           1         
Lab_UT.dictrl.m59_ns_1_ns             SB_LUT4      I2       In      -         5.729       -         
Lab_UT.dictrl.m59_ns_1_ns             SB_LUT4      O        Out     0.379     6.108       -         
m59_ns_1                              Net          -        -       1.371     -           3         
Lab_UT.dictrl.state_ret_11_RNO_12     SB_LUT4      I1       In      -         7.479       -         
Lab_UT.dictrl.state_ret_11_RNO_12     SB_LUT4      O        Out     0.379     7.858       -         
N_81_0                                Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO_7      SB_LUT4      I2       In      -         9.229       -         
Lab_UT.dictrl.state_ret_11_RNO_7      SB_LUT4      O        Out     0.351     9.579       -         
N_113_0_0                             Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO_3      SB_LUT4      I2       In      -         10.951      -         
Lab_UT.dictrl.state_ret_11_RNO_3      SB_LUT4      O        Out     0.379     11.329      -         
g4                                    Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO_0      SB_LUT4      I2       In      -         12.700      -         
Lab_UT.dictrl.state_ret_11_RNO_0      SB_LUT4      O        Out     0.379     13.079      -         
state_ret_11and_0_ns_1_0              Net          -        -       1.371     -           1         
Lab_UT.dictrl.state_ret_11_RNO        SB_LUT4      I0       In      -         14.450      -         
Lab_UT.dictrl.state_ret_11_RNO        SB_LUT4      O        Out     0.386     14.836      -         
N_277_i                               Net          -        -       1.507     -           1         
Lab_UT.dictrl.state_ret_11            SB_DFF       D        In      -         16.343      -         
====================================================================================================
Total path delay (propagation time + setup) of 16.448 is 3.745(22.8%) logic and 12.703(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.022
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.861

    - Propagation time:                      16.170
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.309

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[58] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                            Pin          Pin               Arrival     No. of    
Name                                      Type            Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
uu2.bitmap[58]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[58]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIBG4K[58]                    SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIBG4K[58]                    SB_LUT4         O            Out     0.449     2.588       -         
N_128                                     Net             -            -       1.371     -           1         
uu2.bitmap_RNI05EB1[314]                  SB_LUT4         I0           In      -         3.959       -         
uu2.bitmap_RNI05EB1[314]                  SB_LUT4         O            Out     0.449     4.408       -         
N_131                                     Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_RNIN52C4     SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_3_rep1_RNIN52C4     SB_LUT4         O            Out     0.449     6.227       -         
N_397                                     Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI8ND5G[3]         SB_LUT4         I1           In      -         7.598       -         
uu2.w_addr_displaying_RNI8ND5G[3]         SB_LUT4         O            Out     0.400     7.998       -         
w_addr_displaying_RNI8ND5G[3]             Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNIPAN5U[3]         SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNIPAN5U[3]         SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                               Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9              SB_LUT4         I3           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_9              SB_LUT4         O            Out     0.316     11.455      -         
w_data[1]                                 Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                    SB_RAM512x8     WDATA[1]     In      -         16.170      -         
===============================================================================================================
Total path delay (propagation time + setup) of 16.332 is 3.163(19.4%) logic and 13.169(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.022
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.861

    - Propagation time:                      16.170
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.309

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[58] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[3]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                            Pin          Pin               Arrival     No. of    
Name                                      Type            Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
uu2.bitmap[58]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[58]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIBG4K[58]                    SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIBG4K[58]                    SB_LUT4         O            Out     0.449     2.588       -         
N_128                                     Net             -            -       1.371     -           1         
uu2.bitmap_RNI05EB1[314]                  SB_LUT4         I0           In      -         3.959       -         
uu2.bitmap_RNI05EB1[314]                  SB_LUT4         O            Out     0.449     4.408       -         
N_131                                     Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_RNIN52C4     SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_3_rep1_RNIN52C4     SB_LUT4         O            Out     0.449     6.227       -         
N_397                                     Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI8ND5G[3]         SB_LUT4         I1           In      -         7.598       -         
uu2.w_addr_displaying_RNI8ND5G[3]         SB_LUT4         O            Out     0.400     7.998       -         
w_addr_displaying_RNI8ND5G[3]             Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNIPAN5U[3]         SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNIPAN5U[3]         SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                               Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_11             SB_LUT4         I3           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_11             SB_LUT4         O            Out     0.316     11.455      -         
w_data[3]                                 Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                    SB_RAM512x8     WDATA[3]     In      -         16.170      -         
===============================================================================================================
Total path delay (propagation time + setup) of 16.332 is 3.163(19.4%) logic and 13.169(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.022
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.861

    - Propagation time:                      16.149
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.288

    Number of logic level(s):                6
    Starting point:                          uu2.w_addr_displaying[1] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.w_addr_displaying[1]                   SB_DFFNSR       Q            Out     0.540     0.540       -         
w_addr_displaying[1]                       Net             -            -       1.599     -           14        
uu2.w_addr_displaying_fast_RNIGD5V[2]      SB_LUT4         I0           In      -         2.139       -         
uu2.w_addr_displaying_fast_RNIGD5V[2]      SB_LUT4         O            Out     0.449     2.588       -         
bitmap_pmux_u_0_82_tz_tz_1                 Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_RNIT30I1      SB_LUT4         I0           In      -         3.959       -         
uu2.w_addr_displaying_3_rep1_RNIT30I1      SB_LUT4         O            Out     0.449     4.408       -         
N_921_tz_tz                                Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNI3OPR5[2]     SB_LUT4         I2           In      -         5.779       -         
uu2.w_addr_displaying_fast_RNI3OPR5[2]     SB_LUT4         O            Out     0.379     6.157       -         
N_923_tz                                   Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI8ND5G[3]          SB_LUT4         I0           In      -         7.528       -         
uu2.w_addr_displaying_RNI8ND5G[3]          SB_LUT4         O            Out     0.449     7.977       -         
w_addr_displaying_RNI8ND5G[3]              Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNIPAN5U[3]          SB_LUT4         I1           In      -         9.348       -         
uu2.w_addr_displaying_RNIPAN5U[3]          SB_LUT4         O            Out     0.400     9.748       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         I3           In      -         11.119      -         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         O            Out     0.316     11.434      -         
w_data[1]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[1]     In      -         16.149      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.311 is 3.142(19.3%) logic and 13.169(80.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 186MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 186MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             32 uses
SB_CARRY        13 uses
SB_DFF          46 uses
SB_DFFER        50 uses
SB_DFFES        6 uses
SB_DFFESR       25 uses
SB_DFFESS       5 uses
SB_DFFNE        8 uses
SB_DFFNESR      9 uses
SB_DFFNESS      1 use
SB_DFFNS        2 uses
SB_DFFNSR       42 uses
SB_DFFR         18 uses
SB_DFFS         6 uses
SB_DFFSR        22 uses
SB_DFFSS        5 uses
SB_GB           5 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             32 uses
SB_LUT4         542 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   245 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 542 (42%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 542 = 542 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 29MB peak: 186MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Mon May 20 23:49:07 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab3_Implmnt its sbt path: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.edf " "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist" "-pTQ144" "-yD:/PhotonUser/Lab32/lab3.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.edf...
Parsing constraint file: D:/PhotonUser/Lab32/lab3.pcf ...
start to read sdc/scf file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.scf
sdc_reader OK D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal led_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000
Warning: The terminal led_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal uu2.mem0.ram512X8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k --outdir D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	542
    Number of DFFs      	:	245
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	46
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	65
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[0]_LC_0/in3" to pin "Lab_UT.alarmchar_latch[0]_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[6]_LC_4/in3" to pin "Lab_UT.alarmchar_latch[6]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/in0" to pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/in1" to pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_60/in1" to pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_60/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[4]_LC_3/in2" to pin "Lab_UT.alarmchar_latch[4]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_38/in2" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_38/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_40/in0" to pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_41/in0" to pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_41/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_41/in1" to pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_41/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_60/in0" to pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_60/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_173/in0" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_173/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[1]_LC_1/in1" to pin "Lab_UT.alarmchar_latch[1]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[3]_LC_2/in1" to pin "Lab_UT.alarmchar_latch[3]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_40/in3" to pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_41/in3" to pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_41/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_latch_LC_61/in1" to pin "Lab_UT.dictrl.justentered_latch_LC_61/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_40/in1" to pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_40/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	608
    Number of DFFs      	:	245
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	240
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	358
        CARRY Only       	:	3
        LUT with CARRY   	:	5
    LogicCells                  :	611/1280
    PLBs                        :	83/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.5 (sec)

Final Design Statistics
    Number of LUTs      	:	608
    Number of DFFs      	:	245
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	611/1280
    PLBs                        :	109/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 51.70 MHz | Target: 60.94 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 60.94 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 60.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1745
used logic cells: 611
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1745
used logic cells: 611
Translating sdc file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\router" --sdf_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\router --sdf_file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/in3" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_1_LC_8_7_7/in1" to pin "Lab_UT.alarmchar_latch_1_LC_8_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_3_LC_6_7_0/in1" to pin "Lab_UT.alarmchar_latch_3_LC_6_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/in1" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/in3" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in3" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/in2" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.un1_armed_4_LC_8_7_0/in0" to pin "Lab_UT.un1_armed_4_LC_8_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in1" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in1" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_8_6_3/in0" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_8_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/in0" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in0" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in0" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_4_LC_7_7_5/in2" to pin "Lab_UT.alarmchar_latch_4_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/in0" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/in1" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_9_7_3/in1" to pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_9_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_latch_LC_9_7_4/in1" to pin "Lab_UT.dictrl.justentered_latch_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_6_LC_6_7_3/in3" to pin "Lab_UT.alarmchar_latch_6_LC_6_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_0_LC_6_5_3/in3" to pin "Lab_UT.alarmchar_latch_0_LC_6_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_8_6_5/in2" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_8_6_5/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 676 
I1212: Iteration  1 :   182 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_1_LC_8_7_7/in3" to pin "Lab_UT.alarmchar_latch_1_LC_8_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in3" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.un1_armed_4_LC_8_7_0/in0" to pin "Lab_UT.un1_armed_4_LC_8_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_3_LC_6_7_0/in2" to pin "Lab_UT.alarmchar_latch_3_LC_6_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_0_LC_6_5_3/in0" to pin "Lab_UT.alarmchar_latch_0_LC_6_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_4_LC_7_7_5/in3" to pin "Lab_UT.alarmchar_latch_4_LC_7_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/in2" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_9_7_3/in1" to pin "Lab_UT.dictrl.justentered_1_sqmuxa_i_LC_9_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_latch_LC_9_7_4/in0" to pin "Lab_UT.dictrl.justentered_latch_LC_9_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/in1" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_6_LC_6_7_3/in2" to pin "Lab_UT.alarmchar_latch_6_LC_6_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_8_6_3/in1" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_8_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in0" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in0" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/in1" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in1" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/in1" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_8_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/in0" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/in2" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/in1" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_0_LC_9_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/in0" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_8_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_8_6_5/in0" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_LC_8_6_5/lcout" to break the combinatorial loop
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab3_syn.prj" -log "Lab3_Implmnt/Lab3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab3_Implmnt/Lab3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-CQGD04421IJ

# Tue May 21 00:05:09 2019

#Implementation: Lab3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\PhotonUser\Lab32\vbuf.v" (library work)
@I::"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v" (library work)
@I::"D:\PhotonUser\Lab32\Lab3_140L.v" (library work)
@I::"D:\PhotonUser\Lab32\NBitCounter.v" (library work)
@I::"D:\PhotonUser\Lab32\bcd2segment.v" (library work)
@I::"D:\PhotonUser\Lab32\buart.v" (library work)
@I::"D:\PhotonUser\Lab32\countrce.v" (library work)
@I::"D:\PhotonUser\Lab32\decodeKeys.v" (library work)
@I::"D:\PhotonUser\Lab32\dispString.v" (library work)
@I::"D:\PhotonUser\Lab32\latticehx1k.v" (library work)
@I::"D:\PhotonUser\Lab32\regrce.v" (library work)
Verilog syntax check successful!
File D:\PhotonUser\Lab32\Lab3_140L.v changed - recompiling
File D:\PhotonUser\Lab32\latticehx1k.v changed - recompiling
Selecting top level module latticehx1k
@E: CG389 :"D:\PhotonUser\Lab32\latticehx1k.v":159:12:159:14|Reference to undefined module fake_pll
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 21 00:05:09 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 21 00:05:09 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab3_syn.prj" -log "Lab3_Implmnt/Lab3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab3_Implmnt/Lab3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-CQGD04421IJ

# Tue May 21 00:05:40 2019

#Implementation: Lab3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\PhotonUser\Lab32\vbuf.v" (library work)
@I::"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v" (library work)
@I::"D:\PhotonUser\Lab32\Lab3_140L.v" (library work)
@I::"D:\PhotonUser\Lab32\NBitCounter.v" (library work)
@I::"D:\PhotonUser\Lab32\bcd2segment.v" (library work)
@I::"D:\PhotonUser\Lab32\buart.v" (library work)
@I::"D:\PhotonUser\Lab32\countrce.v" (library work)
@I::"D:\PhotonUser\Lab32\decodeKeys.v" (library work)
@I::"D:\PhotonUser\Lab32\dispString.v" (library work)
@I::"D:\PhotonUser\Lab32\latticehx1k.v" (library work)
@I::"D:\PhotonUser\Lab32\regrce.v" (library work)
Verilog syntax check successful!
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":355:7:355:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":368:47:368:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":369:48:369:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":372:51:372:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":374:39:374:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":376:40:376:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000100
	N_1=32'b00000000000000000000000000000011
   Generated name = N_bit_counter_4s_3s

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000010011
	N_1=32'b00000000000000000000000000010010
   Generated name = N_bit_counter_19s_18s

@N: CG364 :"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v":44:7:44:28|Synthesizing module Half_Sec_Pulse_Per_Sec in library work.

	CLK_FREQ=32'b00000000101101110001101100000000
	CLK_CYCLES_PER_HALF_SEC=32'b00000000010110111000110110000000
	COUNTER_WIDTH=32'b00000000000000000000000000010111
   Generated name = Half_Sec_Pulse_Per_Sec_12000000s_6000000s_23s

@N: CG179 :"D:\PhotonUser\Lab32\Half_Sec_Pulse_Every_Sec.v":116:44:116:50|Removing redundant assignment.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":43:7:43:11|Synthesizing module inpin in library work.

@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\latticehx1k.v":48:33:48:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\PhotonUser\Lab32\latticehx1k.v":49:21:49:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"D:\PhotonUser\Lab32\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"D:\PhotonUser\Lab32\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\PhotonUser\Lab32\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"D:\PhotonUser\Lab32\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"D:\PhotonUser\Lab32\latticehx1k.v":87:32:87:42|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\bcd2segment.v":49:7:49:17|Synthesizing module bcd2segment in library work.

@N: CG364 :"D:\PhotonUser\Lab32\dispString.v":13:7:13:16|Synthesizing module dispString in library work.

@N: CG179 :"D:\PhotonUser\Lab32\dispString.v":39:11:39:13|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":274:7:274:12|Synthesizing module dictrl in library work.

@W: CG133 :"D:\PhotonUser\Lab32\Lab3_140L.v":303:14:303:28|Object next_alarmstate is declared but not assigned. Either assign a value or remove the declaration.
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":384:3:384:6|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@A: CL110 :"D:\PhotonUser\Lab32\Lab3_140L.v":353:3:353:6|Too many clocks (> 8) for set/reset analysis of justentered, try moving enabling expressions outside always block
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":353:3:353:6|Latch generated from always block for signal justentered; possible missing assignment in an if or case statement.
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":353:3:353:6|Latch generated from always block for signal alarmstate[1:0]; possible missing assignment in an if or case statement.
@N: CG364 :"D:\PhotonUser\Lab32\countrce.v":33:7:33:14|Synthesizing module countrce in library work.

@N: CG179 :"D:\PhotonUser\Lab32\countrce.v":59:9:59:9|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

@N: CG179 :"D:\PhotonUser\Lab32\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":158:7:158:10|Synthesizing module didp in library work.

@W: CG360 :"D:\PhotonUser\Lab32\Lab3_140L.v":171:19:171:24|Removing wire L3_led, as there is no assignment to it.
@N: CG364 :"D:\PhotonUser\Lab32\Lab3_140L.v":26:7:26:15|Synthesizing module Lab3_140L in library work.

@W: CG296 :"D:\PhotonUser\Lab32\Lab3_140L.v":108:12:108:29|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\PhotonUser\Lab32\Lab3_140L.v":109:7:109:9|Referenced variable rst is not in sensitivity list.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":125:34:125:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":125:40:125:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":126:34:126:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":126:40:126:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":127:34:127:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":127:40:127:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":128:34:128:37|Port-width mismatch for port num. The port definition is 4 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\PhotonUser\Lab32\Lab3_140L.v":128:40:128:40|Port-width mismatch for port enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\PhotonUser\Lab32\Lab3_140L.v":132:14:132:23|Input dInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\PhotonUser\Lab32\Lab3_140L.v":132:14:132:23|Input rdyInP on instance dispString is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL118 :"D:\PhotonUser\Lab32\Lab3_140L.v":113:4:113:5|Latch generated from always block for signal alarmchar[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"D:\PhotonUser\Lab32\Lab3_140L.v":113:4:113:5|All reachable assignments to bit 7 of alarmchar[7:0] assign 0, register removed by optimization.
@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001010
	N_1=32'b00000000000000000000000000001001
   Generated name = N_bit_counter_10s_9s

@N: CG364 :"D:\PhotonUser\Lab32\NBitCounter.v":31:7:31:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000001001
	N_1=32'b00000000000000000000000000001000
   Generated name = N_bit_counter_9s_8s

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\vbuf.v":634:7:634:28|Synthesizing module latticeDulPortRam512x8 in library work.

@N: CG364 :"D:\PhotonUser\Lab32\vbuf.v":66:7:66:10|Synthesizing module vbuf in library work.

	CLKFREQ=32'b00000000101101110001101100000000
	BAUD=32'b00000000000000011100001000000000
	CYCLES_PER_BYTE=32'b00000000000000000000010001001100
	CYCLES_PER_4_BITS=32'b00000000000000000000001000100110
	COUNT_WIDTH=32'b00000000000000000000000000001010
	BYTES_PER_RAW=32'b00000000000000000000000000100000
	RAWS_4_USER=32'b00000000000000000000000000000010
	RAWS_4_CLK=32'b00000000000000000000000000001110
	LAST_BYTES_4_USER=32'b00000000000000000000000000111111
	LAST_BYTES_4_CLK=32'b00000000000000000000000111111111
	rd_clk_init=32'b00000000000000000000000000000001
	PRE_COUNTER_WIDTH=32'b00000000000000000000000000000100
	PRE_COUNTER_MAX_NUMBER=32'b00000000000000000000000000001111
	SECOND_COUNTER_WIDTH=32'b00000000000000000000000000000110
	l_count_reset=32'b00000000000000000000001000010111
	l_count_reset_l_n=32'b00000000000000000000000000000110
	l_count_trig_rd=32'b00000000000000000000000000000111
	l_count_init=32'b00000000000000000000000100010100
	l_count_rise_rdy=32'b00000000000000000000000000000111
   Generated name = vbuf_Z1

@N: CG179 :"D:\PhotonUser\Lab32\vbuf.v":199:27:199:37|Removing redundant assignment.
@N: CG179 :"D:\PhotonUser\Lab32\vbuf.v":501:77:501:93|Removing redundant assignment.
@W: CL169 :"D:\PhotonUser\Lab32\vbuf.v":186:0:186:5|Pruning unused register l_count_15. Make sure that there are no unused intermediate registers.
@A: CL282 :"D:\PhotonUser\Lab32\vbuf.v":217:0:217:5|Feedback mux created for signal r_data_reg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\PhotonUser\Lab32\vbuf.v":186:0:186:5|Feedback mux created for signal r_data_rdy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[0] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[1] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[2] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[3] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[4] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[5] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[6] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[7] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[8] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[9] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[10] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[11] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[12] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[13] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[14] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[15] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[16] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[17] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[18] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[19] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[20] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[21] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[22] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[23] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[24] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[25] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[26] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[27] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[28] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[29] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[30] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[31] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[32] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[33] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[38] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[39] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[44] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[45] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[46] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[47] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[48] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[49] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[50] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[51] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[56] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[57] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[62] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[63] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[64] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[65] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[67] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[68] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[70] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[71] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[73] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[74] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[76] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[77] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[78] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[79] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[80] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[81] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[82] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[83] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[85] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[86] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[88] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[89] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[91] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[92] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[94] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[95] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[96] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[97] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[99] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[100] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[102] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[103] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[105] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[106] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[108] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[109] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[110] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[113] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[114] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[115] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[117] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[118] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[120] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[121] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[123] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[124] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[126] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[127] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[128] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[129] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[131] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[132] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[134] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[135] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[137] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[138] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[140] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[141] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[142] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[145] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[146] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[147] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[149] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[150] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[152] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[153] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[155] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[156] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[158] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[159] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[160] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[161] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[166] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[167] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[172] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[173] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[174] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[175] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[176] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[177] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[178] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[179] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[184] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[185] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[190] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[191] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[192] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[193] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[195] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[196] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[198] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[199] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[201] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[202] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[204] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[205] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[206] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[209] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[210] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[211] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[213] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[214] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[216] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[217] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[219] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[220] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[222] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[223] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[224] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[225] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[227] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[228] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[230] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[231] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[233] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[234] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[236] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[237] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[238] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[241] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[242] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[243] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[245] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[246] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[248] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[249] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[251] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[252] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[254] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[255] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[256] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[257] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[259] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[260] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[262] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[263] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[265] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[266] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[268] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[269] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[270] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[271] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[272] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[273] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[274] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[275] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[277] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[278] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[280] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[281] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[283] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[284] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[286] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[287] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[288] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[289] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[294] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[295] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[300] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[301] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[302] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[303] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[304] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[305] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[306] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[307] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[312] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[313] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[318] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[319] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[320] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[321] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[322] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[323] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[324] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[325] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[326] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[327] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[328] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[329] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[330] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[331] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[332] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[333] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[334] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[335] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[336] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[337] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[338] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[339] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[340] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[341] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[342] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[343] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[344] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[345] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[346] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[347] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[348] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[349] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[350] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[351] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[352] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[353] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[354] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[355] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[356] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[357] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[358] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[359] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[360] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[361] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[362] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[363] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[364] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[365] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[366] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[367] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[368] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[369] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[370] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[371] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[372] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[373] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[374] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[375] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[376] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[377] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[378] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[379] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[380] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[381] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[382] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[383] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[384] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[385] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[386] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[387] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[388] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[389] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[390] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[391] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[392] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[393] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[394] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[395] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[396] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[397] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[398] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[399] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[400] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[401] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[402] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[403] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[404] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[405] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[406] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[407] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[408] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[409] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[410] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[411] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[412] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[413] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[414] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[415] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[416] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[417] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[418] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[419] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[420] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[421] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[422] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[423] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[424] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[425] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[426] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[427] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[428] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[429] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[430] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[431] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[432] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[433] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[434] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[435] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[436] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[437] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[438] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[439] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[440] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[441] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[442] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[443] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[444] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[445] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[446] is always 0.
@N: CL189 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Register bit bitmap[447] is always 0.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 447 to 318 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 313 to 312 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 307 to 300 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 295 to 294 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 289 to 286 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 284 to 283 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 281 to 280 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 278 to 277 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 275 to 268 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 266 to 265 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 263 to 262 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 260 to 259 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 257 to 254 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 252 to 251 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 249 to 248 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 246 to 245 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 243 to 241 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 238 to 236 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 234 to 233 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 231 to 230 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 228 to 227 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 225 to 222 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 220 to 219 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 217 to 216 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 214 to 213 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 211 to 209 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 206 to 204 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 202 to 201 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 199 to 198 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 196 to 195 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 193 to 190 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 185 to 184 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 179 to 172 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 167 to 166 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 161 to 158 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 156 to 155 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 153 to 152 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 150 to 149 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 147 to 145 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 142 to 140 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 138 to 137 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 135 to 134 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 132 to 131 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 129 to 126 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 124 to 123 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 121 to 120 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 118 to 117 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 115 to 113 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 110 to 108 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 106 to 105 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 103 to 102 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 100 to 99 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 97 to 94 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 92 to 91 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 89 to 88 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 86 to 85 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 83 to 76 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 74 to 73 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 71 to 70 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 68 to 67 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 65 to 62 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 57 to 56 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 51 to 44 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 39 to 38 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 33 to 0 of bitmap[447:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Synthesizing module latticehx1k in library work.

@W: CG360 :"D:\PhotonUser\Lab32\latticehx1k.v":173:20:173:29|Removing wire bu_tx_busy, as there is no assignment to it.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 317 to 315 of bitmap[317:314]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 311 to 309 of bitmap[311:308]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 299 to 297 of bitmap[299:296]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 293 to 291 of bitmap[293:290]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 240 of bitmap[240:239]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 208 of bitmap[208:207]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 189 to 187 of bitmap[189:186]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 183 to 181 of bitmap[183:180]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 171 to 169 of bitmap[171:168]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 165 to 163 of bitmap[165:162]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 144 of bitmap[144:143]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bit 112 of bitmap[112:111]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 61 to 59 of bitmap[61:58]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 55 to 53 of bitmap[55:52]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 43 to 41 of bitmap[43:40]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Pruning register bits 37 to 35 of bitmap[37:34]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\PhotonUser\Lab32\vbuf.v":456:0:456:5|Sharing sequential element bitmap. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":79:18:79:25|Input alarm_on is unused.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":81:12:81:30|Input enable_pulling_mode is unused.
@N: CL159 :"D:\PhotonUser\Lab32\vbuf.v":82:12:82:25|Input data_sink_busy is unused.
@W: CL246 :"D:\PhotonUser\Lab32\Lab3_140L.v":173:19:173:28|Input port bits 7 to 4 of bu_rx_data[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL157 :"D:\PhotonUser\Lab32\Lab3_140L.v":171:19:171:24|*Output L3_led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\PhotonUser\Lab32\Lab3_140L.v":185:12:185:24|Input dicAlarmArmed is unused.
@N: CL159 :"D:\PhotonUser\Lab32\Lab3_140L.v":289:10:289:19|Input oneSecStrb is unused.
@N: CL159 :"D:\PhotonUser\Lab32\dispString.v":16:21:16:24|Input dInP is unused.
@N: CL159 :"D:\PhotonUser\Lab32\dispString.v":17:19:17:24|Input rdyInP is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:41 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:41 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:41 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_comp.srs changed - recompiling
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"D:\PhotonUser\Lab32\latticehx1k.v":95:7:95:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 21 00:05:42 2019

###########################################################]
Pre-mapping Report

# Tue May 21 00:05:42 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt 
Printing clock  summary report in "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@W: BN132 :"d:\photonuser\lab32\lab3_140l.v":113:4:113:5|Removing sequential instance Lab_UT.alarmchar[2] because it is equivalent to instance Lab_UT.alarmchar[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\photonuser\lab32\lab3_140l.v":113:4:113:5|Removing sequential instance Lab_UT.alarmchar[5] because it is equivalent to instance Lab_UT.alarmchar[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       346.1 MHz     2.890         system                                system_clkgroup           12   
latticehx1k_pll|PLLOUTCORE_derived_clock     4.0 MHz       252.545       derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     218  
latticehx1k|clk_in                           4.0 MHz       252.545       inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"d:\photonuser\lab32\lab3_140l.v":384:3:384:6|Found signal identified as System clock which controls 12 sequential elements including Lab_UT.dictrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver led_t[0] (in view: work.latticehx1k(verilog)) on net led[0] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[1] (in view: work.latticehx1k(verilog)) on net led[1] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[2] (in view: work.latticehx1k(verilog)) on net led[2] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[3] (in view: work.latticehx1k(verilog)) on net led[3] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led_t[4] (in view: work.latticehx1k(verilog)) on net led[4] (in view: work.latticehx1k(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[1] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 21 00:05:43 2019

###########################################################]
Map & Optimize Report

# Tue May 21 00:05:43 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_1 (in view: work.didp(verilog)) on net L3_led_1 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_2 (in view: work.didp(verilog)) on net L3_led_2 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_3 (in view: work.didp(verilog)) on net L3_led_3 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_4 (in view: work.didp(verilog)) on net L3_led_4 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :"d:\photonuser\lab32\lab3_140l.v":171:19:171:24|Tristate driver L3_led_5 (in view: work.didp(verilog)) on net L3_led_5 (in view: work.didp(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[0] (in view: work.Lab3_140L(verilog)) on net L3_led[0] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[1] (in view: work.Lab3_140L(verilog)) on net L3_led[1] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[2] (in view: work.Lab3_140L(verilog)) on net L3_led[2] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[3] (in view: work.Lab3_140L(verilog)) on net L3_led[3] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver L3_led_t[4] (in view: work.Lab3_140L(verilog)) on net L3_led[4] (in view: work.Lab3_140L(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Removing sequential instance vram_wr_tap_4_user[1:0] (in view: work.vbuf_Z1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: FX1039 :"d:\photonuser\lab32\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MO231 :"d:\photonuser\lab32\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@W: MO129 :"d:\photonuser\lab32\dispstring.v":32:3:32:8|Sequential instance Lab_UT.dispString.dOut[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":323:2:323:7|Removing sequential instance Lab_UT.dictrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":323:2:323:7|Removing sequential instance Lab_UT.dictrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":323:2:323:7|Removing sequential instance Lab_UT.dictrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"d:\photonuser\lab32\lab3_140l.v":323:2:323:7|Removing sequential instance Lab_UT.dictrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 177MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -4.50ns		 510 /       227
   2		0h:00m:04s		    -4.50ns		 500 /       227
   3		0h:00m:04s		    -3.10ns		 500 /       227
   4		0h:00m:04s		    -3.10ns		 500 /       227
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) with 29 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) with 26 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) with 18 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) with 42 loads 3 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\buart.v":185:2:185:7|Replicating instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":323:2:323:7|Replicating instance Lab_UT.dictrl.state_0[0] (in view: work.latticehx1k(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[3] (in view: work.latticehx1k(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[7] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[0] (in view: work.latticehx1k(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[2] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[1] (in view: work.latticehx1k(verilog)) with 16 loads 2 times to improve timing.
Timing driven replication report
Added 26 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:05s		    -1.70ns		 577 /       253
   6		0h:00m:05s		    -1.70ns		 579 /       253
   7		0h:00m:06s		    -0.97ns		 582 /       253
   8		0h:00m:06s		    -0.97ns		 586 /       253
@N: FX271 :"d:\photonuser\lab32\vbuf.v":456:0:456:5|Replicating instance uu2.w_addr_displaying[8] (in view: work.latticehx1k(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"d:\photonuser\lab32\lab3_140l.v":323:2:323:7|Replicating instance Lab_UT.dictrl.state_ret_2 (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   9		0h:00m:06s		    -0.97ns		 586 /       255
  10		0h:00m:06s		    -0.97ns		 587 /       255
@N: FX1017 :"d:\photonuser\lab32\latticehx1k.v":365:14:365:33|SB_GB inserted on the net clk.
@N: FX1017 :"d:\photonuser\lab32\latticehx1k.v":84:3:84:8|SB_GB inserted on the net rst.
@N: FX1017 :|SB_GB inserted on the net buart._rx.sample.
@N: FX1017 :|SB_GB inserted on the net uu0.un11_l_count_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 195MB peak: 197MB)

Warning: Found 10 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]
1) instance Lab_UT.dictrl.alarmstate_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
2) instance Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]
3) instance Lab_UT.dictrl.alarmstate_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.alarmstate[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar13
4) instance Lab_UT.dictrl.m1 (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar13 (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar13
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i/I0
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I2
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.alarmstate[1]
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.dictrl.alarmstate[0]
    input  pin Lab_UT.dictrl.m1/I0
    instance   Lab_UT.dictrl.m1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.m1/O
    net        Lab_UT.alarmchar13
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.justentered
5) instance Lab_UT.dictrl.justentered_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.dictrl.justentered (in view: work.latticehx1k(verilog))
    net        Lab_UT.dictrl.justentered
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/I3
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0
    input  pin Lab_UT.dictrl.justentered_latch/I0
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.justentered
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[6]
6) instance Lab_UT.alarmchar_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[6]
    input  pin Lab_UT.alarmchar_latch[6]/I3
    instance   Lab_UT.alarmchar_latch[6] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[6]/O
    net        Lab_UT.alarmchar[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[1]
7) instance Lab_UT.alarmchar_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[1]
    input  pin Lab_UT.alarmchar_latch[1]/I1
    instance   Lab_UT.alarmchar_latch[1] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[1]/O
    net        Lab_UT.alarmchar[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[0]
8) instance Lab_UT.alarmchar_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[0]
    input  pin Lab_UT.alarmchar_latch[0]/I3
    instance   Lab_UT.alarmchar_latch[0] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[0]/O
    net        Lab_UT.alarmchar[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[4]
9) instance Lab_UT.alarmchar_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[4]
    input  pin Lab_UT.alarmchar_latch[4]/I2
    instance   Lab_UT.alarmchar_latch[4] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[4]/O
    net        Lab_UT.alarmchar[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[3]
10) instance Lab_UT.alarmchar_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.alarmchar[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.alarmchar[3]
    input  pin Lab_UT.alarmchar_latch[3]/I1
    instance   Lab_UT.alarmchar_latch[3] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[3]/O
    net        Lab_UT.alarmchar[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 196MB peak: 197MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 instances converted, 258 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          258        uu2.w_addr_displaying_fast[8]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 197MB)

Writing Analyst data base D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\synwork\Lab3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 194MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\Lab3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 195MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 197MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[0]
1) instance alarmstate_latch[0] (in view: work.dictrl(netlist)), output net alarmstate[0] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_179
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I0
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.G_180
    input  pin Lab_UT.dictrl.alarmstate_latch[0]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[0] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[0]/O
    net        Lab_UT.G_179
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i
2) instance alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist)), output net alarmstate_1_sqmuxa_1_i (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_180
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I0
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.G_181
    input  pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/I1
    instance   Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i/O
    net        Lab_UT.dictrl.G_180
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.alarmstate[1]
3) instance alarmstate_latch[1] (in view: work.dictrl(netlist)), output net alarmstate[1] (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_181
    input  pin Lab_UT.dictrl.alarmstate_latch[1]/I1
    instance   Lab_UT.dictrl.alarmstate_latch[1] (cell SB_LUT4)
    output pin Lab_UT.dictrl.alarmstate_latch[1]/O
    net        Lab_UT.dictrl.G_181
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.dictrl.justentered
4) instance justentered_latch (in view: work.dictrl(netlist)), output net justentered (in view: work.dictrl(netlist))
    net        Lab_UT.dictrl.G_183
    input  pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/I3
    instance   Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1 (cell SB_LUT4)
    output pin Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1/O
    net        Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0
    input  pin Lab_UT.dictrl.justentered_latch/I0
    instance   Lab_UT.dictrl.justentered_latch (cell SB_LUT4)
    output pin Lab_UT.dictrl.justentered_latch/O
    net        Lab_UT.dictrl.G_183
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[0]
5) instance alarmchar_latch[0] (in view: work.Lab3_140L(netlist)), output net alarmchar[0] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_186
    input  pin Lab_UT.alarmchar_latch[0]/I3
    instance   Lab_UT.alarmchar_latch[0] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[0]/O
    net        Lab_UT.dispString.G_186
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[3]
6) instance alarmchar_latch[3] (in view: work.Lab3_140L(netlist)), output net alarmchar[3] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_188
    input  pin Lab_UT.alarmchar_latch[3]/I1
    instance   Lab_UT.alarmchar_latch[3] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[3]/O
    net        Lab_UT.dispString.G_188
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[4]
7) instance alarmchar_latch[4] (in view: work.Lab3_140L(netlist)), output net alarmchar[4] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_187
    input  pin Lab_UT.alarmchar_latch[4]/I2
    instance   Lab_UT.alarmchar_latch[4] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[4]/O
    net        Lab_UT.dispString.G_187
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[1]
8) instance alarmchar_latch[1] (in view: work.Lab3_140L(netlist)), output net alarmchar[1] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_185
    input  pin Lab_UT.alarmchar_latch[1]/I1
    instance   Lab_UT.alarmchar_latch[1] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[1]/O
    net        Lab_UT.dispString.G_185
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.alarmchar[6]
9) instance alarmchar_latch[6] (in view: work.Lab3_140L(netlist)), output net alarmchar[6] (in view: work.Lab3_140L(netlist))
    net        Lab_UT.G_184
    input  pin Lab_UT.alarmchar_latch[6]/I3
    instance   Lab_UT.alarmchar_latch[6] (cell SB_LUT4)
    output pin Lab_UT.alarmchar_latch[6]/O
    net        Lab_UT.alarmchar[6]
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 15.56ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 21 00:05:50 2019
#


Top view:               latticehx1k
Requested Frequency:    64.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.467

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     64.3 MHz      NA            15.564        NA            NA         inferred     Autoconstr_clkgroup_0
System                 71.5 MHz      60.8 MHz      13.977        16.444        -2.467     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------
System    System  |  13.977      -0.861  |  13.977      4.416  |  13.977      2.891  |  13.977      -2.467
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                           Arrival           
Instance                               Reference     Type           Pin     Net                           Time        Slack 
                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------
uu2.bitmap[162]                        System        SB_DFFNSR      Q       bitmap[162]                   0.540       -2.467
uu2.bitmap[52]                         System        SB_DFFNSR      Q       bitmap[52]                    0.540       -2.418
uu2.bitmap[168]                        System        SB_DFFNSR      Q       bitmap[168]                   0.540       -2.418
uu2.w_addr_displaying_fast_nesr[1]     System        SB_DFFNESR     Q       w_addr_displaying_fast[1]     0.540       -2.397
uu2.w_addr_displaying_fast_nesr[3]     System        SB_DFFNESR     Q       w_addr_displaying_fast[3]     0.540       -2.397
uu2.bitmap[58]                         System        SB_DFFNSR      Q       bitmap[58]                    0.540       -2.368
uu2.bitmap[180]                        System        SB_DFFNSR      Q       bitmap[180]                   0.540       -2.368
uu2.bitmap[308]                        System        SB_DFFNSR      Q       bitmap[308]                   0.540       -2.368
uu2.bitmap[40]                         System        SB_DFFNSR      Q       bitmap[40]                    0.540       -2.347
uu2.w_addr_displaying_fast[2]          System        SB_DFFNSR      Q       w_addr_displaying_fast[2]     0.540       -2.347
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                      Required           
Instance                           Reference     Type            Pin          Net                Time         Slack 
                                   Clock                                                                            
--------------------------------------------------------------------------------------------------------------------
uu2.mem0.ram512X8_inst             System        SB_RAM512x8     WDATA[1]     w_data[1]          13.816       -2.467
uu2.mem0.ram512X8_inst             System        SB_RAM512x8     WDATA[3]     w_data[3]          13.816       -2.467
Lab_UT.didp.state_ret_1_esr        System        SB_DFFESR       D            N_90_reti          13.872       -0.861
Lab_UT.dictrl.state_ret_3          System        SB_DFFSS        D            state_ret_3_en     13.872       -0.861
Lab_UT.dictrl.state_ret_8_ess      System        SB_DFFESS       D            N_91_reti          13.872       -0.861
Lab_UT.dictrl.state_ret_9          System        SB_DFFSS        D            state_ret_9_en     13.872       -0.861
Lab_UT.dictrl.state_ret_11_ess     System        SB_DFFESS       D            LdSones_reti_i     13.872       -0.861
Lab_UT.dictrl.state_ret_10_esr     System        SB_DFFESR       D            LdSones_reti       13.872       -0.833
Lab_UT.dictrl.next_state[0]        System        SB_DFFE         E            g0_0               13.977       -0.777
Lab_UT.dictrl.next_state[1]        System        SB_DFFE         E            g0_0               13.977       -0.777
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.467

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[162] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.bitmap[162]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[162]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         O            Out     0.449     2.588       -         
N_14                                       Net             -            -       1.371     -           1         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         I0           In      -         3.959       -         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         O            Out     0.449     4.408       -         
bitmap_RNI2Q8F1[111]                       Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         O            Out     0.449     6.227       -         
N_401                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         I0           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         O            Out     0.449     8.047       -         
N_406                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         I1           In      -         9.418       -         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         O            Out     0.400     9.818       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         I2           In      -         11.189      -         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         O            Out     0.379     11.568      -         
w_data[1]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[1]     In      -         16.283      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.444 is 3.275(19.9%) logic and 13.169(80.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.467

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[162] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[3]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.bitmap[162]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[162]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         O            Out     0.449     2.588       -         
N_14                                       Net             -            -       1.371     -           1         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         I0           In      -         3.959       -         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         O            Out     0.449     4.408       -         
bitmap_RNI2Q8F1[111]                       Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         O            Out     0.449     6.227       -         
N_401                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         I0           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         O            Out     0.449     8.047       -         
N_406                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         I1           In      -         9.418       -         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         O            Out     0.400     9.818       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_11              SB_LUT4         I2           In      -         11.189      -         
uu2.mem0.ram512X8_inst_RNO_11              SB_LUT4         O            Out     0.379     11.568      -         
w_data[3]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[3]     In      -         16.283      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.444 is 3.275(19.9%) logic and 13.169(80.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.233
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.417

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[52] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                           Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
uu2.bitmap[52]                                 SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[52]                                     Net             -            -       1.599     -           1         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         O            Out     0.449     2.588       -         
N_149                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         I0           In      -         3.959       -         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         O            Out     0.449     4.408       -         
w_addr_displaying_3_rep1_nesr_RNI2UBA2         Net             -            -       1.371     -           2         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         O            Out     0.449     6.227       -         
w_addr_displaying_RNI0NG56_0[4]                Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         I1           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         O            Out     0.400     7.998       -         
N_406                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                                    Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9                   SB_LUT4         I2           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_9                   SB_LUT4         O            Out     0.379     11.519      -         
w_data[1]                                      Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                         SB_RAM512x8     WDATA[1]     In      -         16.233      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.395 is 3.226(19.7%) logic and 13.169(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.233
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.417

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[168] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[1]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                             Pin          Pin               Arrival     No. of    
Name                                       Type            Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uu2.bitmap[168]                            SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[168]                                Net             -            -       1.599     -           1         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         I1           In      -         2.139       -         
uu2.bitmap_RNIJS4P[162]                    SB_LUT4         O            Out     0.400     2.539       -         
N_14                                       Net             -            -       1.371     -           1         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         I0           In      -         3.910       -         
uu2.bitmap_RNI2Q8F1[111]                   SB_LUT4         O            Out     0.449     4.359       -         
bitmap_RNI2Q8F1[111]                       Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         I0           In      -         5.729       -         
uu2.w_addr_displaying_fast_RNINCTH4[2]     SB_LUT4         O            Out     0.449     6.178       -         
N_401                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         I0           In      -         7.549       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]     SB_LUT4         O            Out     0.449     7.998       -         
N_406                                      Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNI6SEI31[8]         SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                                Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         I2           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_9               SB_LUT4         O            Out     0.379     11.519      -         
w_data[1]                                  Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                     SB_RAM512x8     WDATA[1]     In      -         16.233      -         
================================================================================================================
Total path delay (propagation time + setup) of 16.395 is 3.226(19.7%) logic and 13.169(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      13.977
    - Setup time:                            0.161
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         13.816

    - Propagation time:                      16.233
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.417

    Number of logic level(s):                6
    Starting point:                          uu2.bitmap[52] / Q
    Ending point:                            uu2.mem0.ram512X8_inst / WDATA[3]
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [rising] on pin WCLK

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                           Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
uu2.bitmap[52]                                 SB_DFFNSR       Q            Out     0.540     0.540       -         
bitmap[52]                                     Net             -            -       1.599     -           1         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         I0           In      -         2.139       -         
uu2.bitmap_RNIB3QK[52]                         SB_LUT4         O            Out     0.449     2.588       -         
N_149                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         I0           In      -         3.959       -         
uu2.w_addr_displaying_3_rep1_nesr_RNI2UBA2     SB_LUT4         O            Out     0.449     4.408       -         
w_addr_displaying_3_rep1_nesr_RNI2UBA2         Net             -            -       1.371     -           2         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         I0           In      -         5.779       -         
uu2.w_addr_displaying_RNI0NG56_0[4]            SB_LUT4         O            Out     0.449     6.227       -         
w_addr_displaying_RNI0NG56_0[4]                Net             -            -       1.371     -           1         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         I1           In      -         7.598       -         
uu2.w_addr_displaying_fast_RNINQUSG[2]         SB_LUT4         O            Out     0.400     7.998       -         
N_406                                          Net             -            -       1.371     -           1         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         I1           In      -         9.369       -         
uu2.w_addr_displaying_RNI6SEI31[8]             SB_LUT4         O            Out     0.400     9.769       -         
bitmap_pmux                                    Net             -            -       1.371     -           2         
uu2.mem0.ram512X8_inst_RNO_11                  SB_LUT4         I2           In      -         11.140      -         
uu2.mem0.ram512X8_inst_RNO_11                  SB_LUT4         O            Out     0.379     11.519      -         
w_data[3]                                      Net             -            -       4.715     -           1         
uu2.mem0.ram512X8_inst                         SB_RAM512x8     WDATA[3]     In      -         16.233      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.395 is 3.226(19.7%) logic and 13.169(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 197MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             34 uses
SB_CARRY        13 uses
SB_DFF          46 uses
SB_DFFE         4 uses
SB_DFFER        52 uses
SB_DFFES        6 uses
SB_DFFESR       29 uses
SB_DFFESS       7 uses
SB_DFFNE        8 uses
SB_DFFNESR      9 uses
SB_DFFNESS      1 use
SB_DFFNS        2 uses
SB_DFFNSR       46 uses
SB_DFFR         18 uses
SB_DFFS         6 uses
SB_DFFSR        14 uses
SB_DFFSS        7 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             34 uses
SB_LUT4         563 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   255 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 563 (43%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 563 = 563 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 197MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Tue May 21 00:05:50 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab3_Implmnt its sbt path: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.edf " "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist" "-pTQ144" "-yD:/PhotonUser/Lab32/lab3.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.edf...
Parsing constraint file: D:/PhotonUser/Lab32/lab3.pcf ...
start to read sdc/scf file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.scf
sdc_reader OK D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/Lab3.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal led_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000
Warning: The terminal led_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal uu2.mem0.ram512X8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k --outdir D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	563
    Number of DFFs      	:	255
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	56
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	16
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	77
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[0]_LC_0/in3" to pin "Lab_UT.alarmchar_latch[0]_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[6]_LC_4/in3" to pin "Lab_UT.alarmchar_latch[6]_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/in1" to pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_12_LC_40/in2" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_12_LC_40/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_49/in0" to pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_49/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[4]_LC_3/in2" to pin "Lab_UT.alarmchar_latch[4]_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/in2" to pin "Lab_UT.dictrl.alarmstate_1_0_.m3_LC_36/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i_LC_42/in1" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_1_i_LC_42/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_50/in1" to pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_latch_LC_63/in2" to pin "Lab_UT.dictrl.justentered_latch_LC_63/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_LC_191/in3" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_LC_191/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_50/in2" to pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_49/in3" to pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_49/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_50/in3" to pin "Lab_UT.dictrl.alarmstate_latch[1]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[1]_LC_1/in1" to pin "Lab_UT.alarmchar_latch[1]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch[3]_LC_2/in1" to pin "Lab_UT.alarmchar_latch[3]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_49/in1" to pin "Lab_UT.dictrl.alarmstate_latch[0]_LC_49/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	641
    Number of DFFs      	:	255
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	250
        LUT, DFF and CARRY	:	5
    Combinational LogicCells
        Only LUT         	:	381
        CARRY Only       	:	3
        LUT with CARRY   	:	5
    LogicCells                  :	644/1280
    PLBs                        :	86/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.4 (sec)

Final Design Statistics
    Number of LUTs      	:	641
    Number of DFFs      	:	255
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	13
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	644/1280
    PLBs                        :	106/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 52.46 MHz | Target: 64.27 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 64.27 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 64.27 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1754
used logic cells: 644
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1754
used logic cells: 644
Translating sdc file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\router" --sdf_file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\router --sdf_file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/in3" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/in2" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_0_LC_6_9_1/in3" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_0_LC_6_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_6_LC_5_10_7/in3" to pin "Lab_UT.alarmchar_latch_6_LC_5_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/in3" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/in3" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_1_LC_5_9_5/in1" to pin "Lab_UT.alarmchar_latch_1_LC_5_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/in1" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/in0" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/in0" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_0_LC_5_9_1/in3" to pin "Lab_UT.alarmchar_latch_0_LC_5_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_4_LC_4_10_1/in2" to pin "Lab_UT.alarmchar_latch_4_LC_4_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/in0" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/in3" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_latch_LC_4_10_3/in2" to pin "Lab_UT.dictrl.justentered_latch_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_LC_4_10_2/in3" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_LC_4_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_3_LC_4_9_0/in1" to pin "Lab_UT.alarmchar_latch_3_LC_4_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/in1" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/in1" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/ltout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 711 
I1212: Iteration  1 :   147 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file D:\PhotonUser\Lab32\Lab3\Lab3_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/in2" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_3_LC_4_9_0/in1" to pin "Lab_UT.alarmchar_latch_3_LC_4_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_1_LC_5_9_5/in3" to pin "Lab_UT.alarmchar_latch_1_LC_5_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_6_LC_5_10_7/in3" to pin "Lab_UT.alarmchar_latch_6_LC_5_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/in3" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/in3" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/in2" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/in1" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/in0" to pin "Lab_UT.dictrl.alarmstate_latch_1_LC_5_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_4_LC_4_10_1/in3" to pin "Lab_UT.alarmchar_latch_4_LC_4_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/in1" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.justentered_latch_LC_4_10_3/in1" to pin "Lab_UT.dictrl.justentered_latch_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/in0" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_0_i_LC_4_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_LC_4_10_2/in0" to pin "Lab_UT.dictrl.un1_alarmstate_1_sqmuxa_1_LC_4_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.alarmchar_latch_0_LC_5_9_1/in1" to pin "Lab_UT.alarmchar_latch_0_LC_5_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_0_LC_6_9_1/in2" to pin "Lab_UT.dictrl.alarmstate_1_sqmuxa_0_LC_6_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/in0" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/in1" to pin "Lab_UT.dictrl.alarmstate_1_0__m3_LC_5_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/in0" to pin "Lab_UT.dictrl.alarmstate_latch_0_LC_5_10_3/lcout" to break the combinatorial loop
Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
