<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230003779A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230003779</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17668445</doc-number><date>20220210</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>G</section><class>01</class><subclass>R</subclass><main-group>27</main-group><subgroup>08</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>G</section><class>01</class><subclass>R</subclass><main-group>27</main-group><subgroup>08</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc></classifications-cpc><invention-title id="d2e43">SYSTEMS AND METHODS FOR ESTIMATION OF SENSOR RESISTANCE</invention-title><us-related-documents><us-provisional-application><document-id><country>US</country><doc-number>63216873</doc-number><date>20210630</date></document-id></us-provisional-application></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Cirrus Logic International Semiconductor Ltd.</orgname><address><city>Edinburgh</city><country>GB</country></address></addressbook><residence><country>GB</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>SINGH</last-name><first-name>Saurabh</first-name><address><city>Cedar Park</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>PRAKASH</last-name><first-name>Chandra B.</first-name><address><city>Austin</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIMBALL</last-name><first-name>Eric</first-name><address><city>Austin</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>PETERSON</last-name><first-name>Cory J.</first-name><address><city>Austin</city><state>TX</state><country>US</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>LOBO</last-name><first-name>Ryan</first-name><address><city>Austin</city><state>TX</state><country>US</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Cirrus Logic International Semiconductor Ltd.</orgname><role>03</role><address><city>Edinburgh</city><country>GB</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A method for estimating resistances of a circuit having a plurality of resistances comprising a first resistance and a second resistance may include applying a first bias voltage across the circuit and measuring a first voltage at a common node between the first resistance and the second resistance in order to determine a mathematical relationship between the first resistance and the second resistance, applying a second bias voltage across the circuit and a third resistance in parallel with the circuit and measuring a second voltage at the common node between the first resistance and the second resistance in order to determine a mathematical relationship between the third resistance and at least one of the first resistance and the second resistance, and based on at least the measurement of the first voltage and the measurement of the second voltage, determining the first resistance and the second resistance as a function of the third resistance.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="109.64mm" wi="158.75mm" file="US20230003779A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="242.23mm" wi="167.98mm" orientation="landscape" file="US20230003779A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="242.23mm" wi="167.98mm" orientation="landscape" file="US20230003779A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="242.23mm" wi="167.98mm" orientation="landscape" file="US20230003779A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="235.88mm" wi="167.98mm" orientation="landscape" file="US20230003779A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="235.29mm" wi="149.78mm" orientation="landscape" file="US20230003779A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">RELATED APPLICATION</heading><p id="p-0002" num="0001">The present disclosure claims priority to U.S. Provisional Patent Application Ser. No. 63/216,873, filed Jun. 30, 2021, which is incorporated by reference herein in its entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">FIELD OF DISCLOSURE</heading><p id="p-0003" num="0002">The present disclosure relates in general to in-system detection of resistances of an electronic sensor, such as resistances making up a strain gauge bridge sensor.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">A wide variety of applications utilize electronic sensors to measure physical quantities. For example, a strain gauge for detecting pressure or force is often implemented in what is known as a Wheatstone bridge. A Wheatstone bridge is an electrical circuit used to measure an unknown electrical resistance by balancing two legs of a bridge circuit, one leg of which includes the unknown component. The primary benefit of the Wheatstone bridge circuit is its ability to provide extremely accurate measurements, in contrast with something like a simple voltage divider. The unknown electrical resistance may be a variable resistance having a resistance that varies as a function of a force or pressure</p><p id="p-0005" num="0004">In may be desirable in certain instances to measure individual resistances of a Wheatstone bridge or other resistance-based sensors after deployment (e.g., in-situ, one delivered to an intended end user). However, existing approaches for measuring such individual resistances may not provide desired levels of accuracy for such measurements.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0006" num="0005">In accordance with the teachings of the present disclosure, the disadvantages and problems associated with estimating resistances associated with an electronic sensor may be reduced or eliminated.</p><p id="p-0007" num="0006">In accordance with embodiments of the present disclosure, a method for estimating resistances of a circuit having a plurality of resistances comprising a first resistance and a second resistance may include applying a first bias voltage across the circuit and measuring a first voltage at a common node between the first resistance and the second resistance in order to determine a mathematical relationship between the first resistance and the second resistance, applying a second bias voltage across the circuit and a third resistance in parallel with the circuit and measuring a second voltage at the common node between the first resistance and the second resistance in order to determine a mathematical relationship between the third resistance and at least one of the first resistance and the second resistance, and based on at least the measurement of the first voltage and the measurement of the second voltage, determining the first resistance and the second resistance as a function of the third resistance.</p><p id="p-0008" num="0007">In accordance with embodiments of the present disclosure, a system for estimating resistances of a circuit having a plurality of resistances comprising a first resistance and a second resistance may include a controller configured to apply a first bias voltage across the circuit and measuring a first voltage at a common node between the first resistance and the second resistance in order to determine a mathematical relationship between the first resistance and the second resistance, apply a second bias voltage across the circuit and a third resistance in parallel with the circuit and measuring a second voltage at the common node between the first resistance and the second resistance in order to determine a mathematical relationship between the third resistance and at least one of the first resistance and the second resistance, and based on at least the measurement of the first voltage and the measurement of the second voltage, determine the first resistance and the second resistance as a function of the third resistance.</p><p id="p-0009" num="0008">Technical advantages of the present disclosure may be readily apparent to one having ordinary skill in the art from the figures, description and claims included herein. The objects and advantages of the embodiments will be realized and achieved at least by the elements, features, and combinations particularly pointed out in the claims.</p><p id="p-0010" num="0009">It is to be understood that both the foregoing general description and the following detailed description are examples and explanatory and are not restrictive of the claims set forth in this disclosure.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0011" num="0010">A more complete understanding of the present embodiments and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a block and circuit diagram of an example system for estimating resistances of a Wheatstone bridge circuit, in accordance with embodiments of the present disclosure;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates the system of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a first step for estimating resistances of the Wheatstone bridge circuit, in accordance with embodiments of the present disclosure;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates the system of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a second step for estimating resistances of the Wheatstone bridge circuit, in accordance with embodiments of the present disclosure; <figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates the system of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a third step for estimating resistances of the Wheatstone bridge circuit, in accordance with embodiments of the present disclosure; and</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a block and circuit diagram of another example system for estimating resistances of a Wheatstone bridge circuit, in accordance with embodiments of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0016" num="0015">The description below sets forth example embodiments according to this disclosure. Further example embodiments and implementations will be apparent to those having ordinary skill in the art. Further, those having ordinary skill in the art will recognize that various equivalent techniques may be applied in lieu of, or in conjunction with, the embodiment discussed below, and all such equivalents should be deemed as being encompassed by the present disclosure.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates a block and circuit diagram of an example system <b>100</b> for estimating resistances (e.g., resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>, respectively, of resistors <b>104</b><i>a</i>, <b>104</b><i>b, </i><b>104</b><i>c, </i>and <b>104</b><i>d</i>) of a Wheatstone bridge circuit <b>102</b>, in accordance with embodiments of the present disclosure. In addition to Wheatstone bridge circuit <b>102</b>, system <b>100</b> may also include an integrated circuit <b>106</b> and an external resistor <b>108</b> having a resistance R<sub>ext </sub>arranged as shown.</p><p id="p-0018" num="0017">As depicted in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, integrated circuit <b>106</b> may include a low dropout regulator (LDO) <b>110</b>, variable reference resistors <b>112</b><i>a </i>and <b>112</b><i>b, </i>a reference amplifier <b>114</b>, a reference switch <b>116</b> (having a resistance R<sub>sw_ref </sub>when closed), a ground switch <b>118</b> (having a resistance R<sub>sw_gnd </sub>when closed), an analog-to-digital converter (ADC) switch <b>120</b> (having a resistance R<sub>sw_adc </sub>when closed), resistor switches <b>122</b><i>a </i>and <b>122</b><i>b </i>(each having a resistance R<sub>sw_ext </sub>when closed), primary input switches <b>124</b><i>a </i>and <b>124</b><i>b </i>(each having a resistance R<sub>sw_in1 </sub>when closed), secondary input switches <b>126</b><i>a</i>-<i>f </i>(each having a resistance R<sub>sw_in2 </sub>when closed), chopped analog front end (AFE) <b>128</b>, ADC <b>130</b>, controller <b>132</b>, and choppers <b>134</b> arranged as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. Ground switch <b>118</b> and ADC switch <b>120</b> may be required when multiple sensors are present.</p><p id="p-0019" num="0018">LDO <b>110</b> may comprise any suitable system, device, or apparatus configured to generate a reference voltage for use by components of system <b>100</b>. In some embodiments, a voltage regulator other than an LDO may be employed.</p><p id="p-0020" num="0019">Each variable reference resistor <b>112</b><i>a </i>and <b>112</b><i>b </i>may comprise a variable resistor having a variable resistance controlled by controller <b>132</b> (connectivity of control signals for providing such control are not shown, for purposes of clarity of exposition). In operation, as set forth in greater detail below, variable reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>may create a voltage divider having a ratio used in performing estimations for resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>.</p><p id="p-0021" num="0020">Reference amplifier <b>114</b> may comprise any suitable operational amplifier coupled at its positive terminal to a voltage node interfaced between variable reference resistors <b>112</b><i>a </i>and <b>112</b><i>b, </i>and its output coupled to its negative terminal, such that reference amplifier <b>114</b> generates at its output a voltage approximately equal to the voltage node interfaced between variable reference resistors <b>112</b><i>a </i>and <b>112</b><i>b. </i></p><p id="p-0022" num="0021">Each of reference switch <b>116</b>, ground switch <b>118</b>, analog-to-digital converter (ADC) switch <b>120</b>, resistor switches <b>122</b><i>a </i>and <b>122</b><i>b, </i>primary input switches <b>124</b><i>a </i>and <b>124</b><i>b, </i>and secondary input switches <b>126</b><i>a</i>-<i>f </i>may include a transistor (e.g., n-type field effect transistor) or any other suitable system, device, or apparatus for implementing a switch that may selectively be toggled opened (e.g., off, disabled, deactivated) and closed (e.g., on, enabled, activated). The closing and opening of such switches may be controlled by controller <b>132</b> (connectivity of control signals for providing such control are not shown, for purposes of clarity of exposition).</p><p id="p-0023" num="0022">Chopped AFE <b>128</b> may comprise any suitable system, device, or apparatus to condition a differential input signal received at its input for use by ADC <b>130</b>. Accordingly, chopped AFE <b>128</b> may include analog signal conditioning circuitry comprising analog amplifiers, filters, application-specific integrated circuits for sensors, and/or other circuits to provide a configurable and flexible electronics functional block to interface between Wheatstone bridge <b>102</b>, external resistor <b>108</b>, and reference amplifier <b>114</b> on one hand and ADC <b>130</b> on the other hand.</p><p id="p-0024" num="0023">ADC <b>130</b> may comprise any suitable system, device, or apparatus configured to convert an analog signal generated by chopped AFE <b>128</b> into an equivalent digital signal CODE.</p><p id="p-0025" num="0024">Controller <b>132</b> may include any suitable system, device, or apparatus configured to receive values of digital signal CODE from ADC <b>130</b> and, as described in greater detail below, estimate resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>. In addition, controller <b>132</b> may, as described in greater detail below, control operation of variable reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>and the various switches of integrated circuit <b>106</b> in order to generate values of digital signal CODE from which resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4 </sub>may be estimated.</p><p id="p-0026" num="0025">Choppers <b>134</b> may each include any suitable system, device, or apparatus configured to perform signal chopping in order to minimize thermocouple-related sensor effects.</p><p id="p-0027" num="0026">External resistor <b>108</b> may be any suitable system, device, or apparatus configured to provide a fixed resistance. Although referred to as &#x201c;external&#x201d; and shown as external to integrated circuit <b>106</b> in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, in some embodiments, external resistor <b>108</b> may be formed internally within integrated circuit <b>106</b>.</p><p id="p-0028" num="0027">The arrangement of system <b>100</b> depicted in <figref idref="DRAWINGS">FIG. <b>1</b></figref> may enable accurate measurement of resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4 </sub>independent of various switch resistances of system <b>100</b>. For example, by appropriately coupling a ground of the voltage divider of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>and an ADC reference voltage, effects of resistance R<sub>sw_gnd </sub>of ground switch <b>118</b> may be minimized Resistance R<sub>sw_ext </sub>of resistance switches <b>122</b><i>a </i>and <b>122</b><i>b </i>may be measured using the systems and methods described herein such that its impact may be eliminated through calculation. The ADC reference voltage received by ADC <b>130</b> does not consume significant current, and thus resistance R<sub>sw_adc </sub>of ADC switch <b>120</b> may be of little concern. In addition, resistance R<sub>sw_ref </sub>of reference switch <b>116</b> may be of little concern if such resistance is small compared to resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>. Resistances R<sub>sm_in1 </sub>and R<sub>sm_in2 </sub>of primary input switches <b>124</b><i>a </i>and <b>124</b><i>b </i>and secondary input switches <b>126</b><i>a</i>-<i>f </i>are within sensing paths, and thus carry little or no current. Accordingly, these various switch impedances contribute little or no error in the estimation of resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates system <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a first step for estimating resistances R<sub>1 </sub>and R<sub>2 </sub>of Wheatstone bridge circuit <b>102</b>, in accordance with embodiments of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, controller <b>132</b> may cause closure of reference switch <b>116</b>, ground switch <b>118</b>, ADC switch <b>120</b>, primary input switch <b>124</b><i>a, </i>secondary input switch <b>126</b><i>a, </i>and secondary input switch <b>126</b><i>e</i>. Thus, a bias voltage may be applied across Wheatstone bridge circuit <b>102</b> and current may flow from LDO <b>110</b>, through resistors <b>104</b><i>a </i>and <b>104</b><i>b, </i>to ground. Further, AFE positive input voltage V<sub>imp1 </sub>may be equal to the voltage at the electrical node interfaced between resistors <b>104</b><i>a </i>and <b>104</b><i>b </i>while AFE negative input voltage V<sub>inm1 </sub>may be equal to the output of reference amplifier <b>114</b>. Accordingly, the analog output of chopped AFE <b>128</b> may be given by:</p><p id="p-0030" num="0000"><maths id="MATH-US-00001" num="00001"><math overflow="scroll"> <mrow>  <mrow>   <msub>    <mi>V</mi>    <msub>     <mi>inp</mi>     <mn>1</mn>    </msub>   </msub>   <mo>-</mo>   <msub>    <mi>V</mi>    <msub>     <mi>inm</mi>     <mn>1</mn>    </msub>   </msub>  </mrow>  <mo>=</mo>  <mrow>   <msub>    <mi>V</mi>    <msub>     <mi>diff</mi>     <mn>1</mn>    </msub>   </msub>   <mo>=</mo>   <mrow>    <mrow>     <mo>[</mo>     <mrow>      <mrow>       <mrow>        <mo>(</mo>        <mrow>         <msub>          <mi>V</mi>          <msub>           <mi>b</mi>           <mn>1</mn>          </msub>         </msub>         <mo>-</mo>         <msub>          <mi>V</mi>          <msub>           <mn>0</mn>           <mn>1</mn>          </msub>         </msub>        </mrow>        <mo>)</mo>       </mrow>       <mo>&#xd7;</mo>       <mfrac>        <msub>         <mi>R</mi>         <mn>2</mn>        </msub>        <mrow>         <msub>          <mi>R</mi>          <mn>1</mn>         </msub>         <mo>+</mo>         <msub>          <mi>R</mi>          <mn>2</mn>         </msub>        </mrow>       </mfrac>      </mrow>      <mo>+</mo>      <msub>       <mi>V</mi>       <msub>        <mn>0</mn>        <mn>1</mn>       </msub>      </msub>     </mrow>     <mo>]</mo>    </mrow>    <mo>-</mo>    <mrow>     <mo>[</mo>     <mrow>      <mrow>       <mrow>        <mo>(</mo>        <mrow>         <msub>          <mi>V</mi>          <msub>           <mi>b</mi>           <mn>1</mn>          </msub>         </msub>         <mo>-</mo>         <msub>          <mi>V</mi>          <msub>           <mn>0</mn>           <mn>1</mn>          </msub>         </msub>        </mrow>        <mo>)</mo>       </mrow>       <mo>&#xd7;</mo>       <mi>&#x3b1;</mi>      </mrow>      <mo>+</mo>      <msub>       <mi>V</mi>       <msub>        <mn>0</mn>        <mn>1</mn>       </msub>      </msub>     </mrow>     <mo>]</mo>    </mrow>   </mrow>  </mrow> </mrow></math></maths></p><p id="p-0031" num="0000">where V<sub>b1 </sub>equals a voltage at a first terminal of Wheatstone bridge circuit <b>102</b>, V<sub>01 </sub>equals a voltage at a second terminal of Wheatstone bridge circuit <b>102</b>, and &#x3b1; represents a reference factor related to the voltage divider of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>(wherein variable reference resistances of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>may be controlled by controller <b>132</b>). As a result, during this first step, ADC <b>130</b> may generate digital signal CODE having a value of Code<sub>1</sub>, given by:</p><p id="p-0032" num="0000"><maths id="MATH-US-00002" num="00002"><math overflow="scroll"> <mrow>  <msub>   <mi>Code</mi>   <mn>1</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <msub>     <mi>V</mi>     <msub>      <mi>diff</mi>      <mn>1</mn>     </msub>    </msub>    <mo>&#xd7;</mo>    <msub>     <mi>G</mi>     <mi>afe</mi>    </msub>   </mrow>   <mrow>    <msub>     <mi>V</mi>     <msub>      <mi>b</mi>      <mn>1</mn>     </msub>    </msub>    <mo>-</mo>    <msub>     <mi>V</mi>     <msub>      <mn>0</mn>      <mn>1</mn>     </msub>    </msub>   </mrow>  </mfrac> </mrow></math></maths></p><p id="p-0033" num="0000">where G<sub>afe </sub>represents a path gain of chopped AFE <b>128</b> and ADC <b>130</b>.</p><p id="p-0034" num="0029"><figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates the system <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a second step for estimating resistances R<sub>1 </sub>and R<sub>2 </sub>of Wheatstone bridge circuit <b>102</b>, in accordance with embodiments of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, controller <b>132</b> may cause closure of reference switch <b>116</b>, ground switch <b>118</b>, ADC switch <b>120</b>, primary input switch <b>124</b><i>a, </i>secondary input switch <b>126</b><i>a, </i>secondary input switch <b>126</b><i>e, </i>and resistance switch <b>122</b><i>a. </i>Thus, a bias voltage may be applied across Wheatstone bridge circuit <b>102</b> and external resistor <b>108</b>, and current may flow from LDO <b>110</b>, through the parallel combination of external resistor <b>108</b> and with the serial combination of resistors <b>104</b><i>a </i>and <b>104</b><i>b, </i>to ground. Further, AFE positive input voltage V<sub>inp2 </sub>may be equal to the voltage at the electrical node interfaced between resistors <b>104</b><i>a </i>and <b>104</b><i>b </i>while AFE negative input voltage V<sub>inm2 </sub>may be equal to the output of reference amplifier <b>114</b>. Accordingly, the analog output of chopped AFE <b>128</b> may be given by:</p><p id="p-0035" num="0000"><maths id="MATH-US-00003" num="00003"><math overflow="scroll"> <mrow>  <mrow>   <msub>    <mi>V</mi>    <msub>     <mi>inp</mi>     <mn>2</mn>    </msub>   </msub>   <mo>-</mo>   <msub>    <mi>V</mi>    <msub>     <mi>inm</mi>     <mn>2</mn>    </msub>   </msub>  </mrow>  <mo>=</mo>  <mrow>   <msub>    <mi>V</mi>    <msub>     <mi>diff</mi>     <mn>2</mn>    </msub>   </msub>   <mo>=</mo>   <mtext>&#x2028;</mtext>   <mrow>    <mrow>     <mo>[</mo>     <mrow>      <mrow>       <mrow>        <mo>(</mo>        <mrow>         <msub>          <mi>V</mi>          <msub>           <mi>b</mi>           <mn>2</mn>          </msub>         </msub>         <mo>-</mo>         <msub>          <mi>V</mi>          <msub>           <mn>0</mn>           <mn>2</mn>          </msub>         </msub>        </mrow>        <mo>)</mo>       </mrow>       <mo>&#xd7;</mo>       <mfrac>        <msub>         <mi>R</mi>         <mn>2</mn>        </msub>        <mrow>         <mrow>          <mi>R</mi>          <mstyle><mtext>?</mtext></mstyle>          <mrow>           <mo>(</mo>           <mrow>            <mrow>             <mi>R</mi>             <mstyle><mtext>?</mtext></mstyle>            </mrow>            <mo>+</mo>            <mrow>             <mi>R</mi>             <mstyle><mtext>?</mtext></mstyle>            </mrow>           </mrow>           <mo>)</mo>          </mrow>         </mrow>         <mo>+</mo>         <msub>          <mi>R</mi>          <mn>2</mn>         </msub>        </mrow>       </mfrac>      </mrow>      <mo>+</mo>      <msub>       <mi>V</mi>       <msub>        <mn>0</mn>        <mn>2</mn>       </msub>      </msub>     </mrow>     <mo>]</mo>    </mrow>    <mo>-</mo>    <mrow>     <mo>[</mo>     <mrow>      <mrow>       <mrow>        <mo>(</mo>        <mrow>         <msub>          <mi>V</mi>          <msub>           <mi>b</mi>           <mn>2</mn>          </msub>         </msub>         <mo>-</mo>         <msub>          <mi>V</mi>          <msub>           <mn>0</mn>           <mn>2</mn>          </msub>         </msub>        </mrow>        <mo>)</mo>       </mrow>       <mo>&#xd7;</mo>       <mi>&#x3b2;</mi>      </mrow>      <mo>+</mo>      <msub>       <mi>V</mi>       <msub>        <mn>0</mn>        <mn>2</mn>       </msub>      </msub>     </mrow>     <mo>]</mo>    </mrow>   </mrow>  </mrow> </mrow></math></maths><maths id="MATH-US-00003-2" num="00003.2"><math overflow="scroll"> <mrow>  <mstyle><mtext>?</mtext></mstyle>  <mtext mathsize="6pt">indicates text missing or illegible when filed</mtext> </mrow></math></maths></p><p id="p-0036" num="0000">where V<sub>b2 </sub>equals a voltage at the first terminal of Wheatstone bridge circuit <b>102</b>, V<sub>02 </sub>equals a voltage at the second terminal of Wheatstone bridge circuit <b>102</b>, and &#x3b2; represents a reference factor related to the voltage divider of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>(wherein variable reference resistances of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>may be controlled by controller <b>132</b>). As a result, during this second step, ADC <b>130</b> may generate digital signal CODE having a value of Code<sub>2</sub>, given by:</p><p id="p-0037" num="0000"><maths id="MATH-US-00004" num="00004"><math overflow="scroll"> <mrow>  <msub>   <mi>Code</mi>   <mn>2</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <msub>     <mi>V</mi>     <msub>      <mi>diff</mi>      <mn>2</mn>     </msub>    </msub>    <mo>&#xd7;</mo>    <msub>     <mi>G</mi>     <mi>afe</mi>    </msub>   </mrow>   <mrow>    <msub>     <mi>V</mi>     <msub>      <mi>b</mi>      <mn>2</mn>     </msub>    </msub>    <mo>-</mo>    <msub>     <mi>V</mi>     <msub>      <mn>0</mn>      <mn>2</mn>     </msub>    </msub>   </mrow>  </mfrac> </mrow></math></maths></p><p id="p-0038" num="0000">where again G<sub>afe </sub>represents a path gain of chopped AFE <b>128</b> and ADC <b>130</b>.</p><p id="p-0039" num="0030"><figref idref="DRAWINGS">FIG. <b>4</b></figref> illustrates system <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref> in a third step for estimating resistances R<sub>1 </sub>and R<sub>2 </sub>of Wheatstone bridge circuit <b>102</b>, in accordance with embodiments of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, controller <b>132</b> may cause closure of reference switch <b>116</b>, ground switch <b>118</b>, ADC switch <b>120</b>, secondary input switch <b>126</b><i>c, </i>secondary input switch <b>126</b><i>e, </i>and resistance switch <b>122</b><i>a. </i>Notably, primary input switch <b>124</b><i>a </i>and secondary input switch <b>126</b><i>a, </i>which were closed during the first and second steps, are open in this third step. Thus, current may flow from LDO <b>110</b>, through the parallel combination of external resistor <b>108</b> and with the serial combination of resistors <b>104</b><i>a </i>and <b>104</b><i>b, </i>to ground. Further, AFE positive input voltage V<sub>inp3 </sub>may be equal to the voltage at a terminal of external resistor <b>108</b> opposite the terminal of external resistor <b>108</b> to which voltage V<sub>b3 </sub>is applied, while AFE negative input voltage V<sub>inm3 </sub>may be equal to the output of reference amplifier <b>114</b>. Accordingly, the analog output of chopped AFE <b>128</b> may be given by:</p><p id="p-0040" num="0000"><maths id="MATH-US-00005" num="00005"><math overflow="scroll"> <mrow>  <mrow>   <mrow>    <mi>V</mi>    <mstyle><mtext>?</mtext></mstyle>   </mrow>   <mo>-</mo>   <mrow>    <mi>V</mi>    <mstyle><mtext>?</mtext></mstyle>   </mrow>  </mrow>  <mo>=</mo>  <mrow>   <mrow>    <mi>V</mi>    <mstyle><mtext>?</mtext></mstyle>   </mrow>   <mo>=</mo>   <mrow>    <mrow>     <mo>[</mo>     <mrow>      <mrow>       <mrow>        <mo>(</mo>        <mrow>         <mrow>          <mi>V</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>         <mo>-</mo>         <mrow>          <mi>V</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>        </mrow>        <mo>)</mo>       </mrow>       <mo>&#xd7;</mo>       <mtext>&#x2028;</mtext>       <mfrac>        <mrow>         <mrow>          <mi>R</mi>          <mstyle><mtext>?</mtext></mstyle>          <mi>R</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>         <mo>+</mo>         <mrow>          <mrow>           <mo>{</mo>           <mrow>            <msub>             <mi>R</mi>             <mn>1</mn>            </msub>            <mstyle><mtext>?</mtext></mstyle>            <mrow>             <mo>(</mo>             <mrow>              <mrow>               <mi>R</mi>               <mstyle><mtext>?</mtext></mstyle>              </mrow>              <mo>+</mo>              <mrow>               <mi>R</mi>               <mstyle><mtext>?</mtext></mstyle>              </mrow>             </mrow>             <mo>)</mo>            </mrow>           </mrow>           <mo>}</mo>          </mrow>          <mo>&#x2062;</mo>          <mi>R</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>         <mo>+</mo>         <mrow>          <mi>R</mi>          <mstyle><mtext>?</mtext></mstyle>          <mi>R</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>        </mrow>        <mrow>         <mrow>          <mo>[</mo>          <mrow>           <mrow>            <mi>R</mi>            <mstyle><mtext>?</mtext></mstyle>           </mrow>           <mo>+</mo>           <mrow>            <mo>{</mo>            <mrow>             <mi>R</mi>             <mstyle><mtext>?</mtext></mstyle>             <mrow>              <mo>(</mo>              <mrow>               <mrow>                <mi>R</mi>                <mstyle><mtext>?</mtext></mstyle>               </mrow>               <mo>+</mo>               <mrow>                <mi>R</mi>                <mstyle><mtext>?</mtext></mstyle>               </mrow>              </mrow>              <mo>)</mo>             </mrow>            </mrow>            <mo>}</mo>           </mrow>          </mrow>          <mo>]</mo>         </mrow>         <mo>&#xd7;</mo>         <mrow>          <mo>[</mo>          <mrow>           <mrow>            <mi>R</mi>            <mstyle><mtext>?</mtext></mstyle>           </mrow>           <mo>+</mo>           <mrow>            <mi>R</mi>            <mstyle><mtext>?</mtext></mstyle>           </mrow>          </mrow>          <mo>]</mo>         </mrow>        </mrow>       </mfrac>      </mrow>      <mo>+</mo>      <mrow>       <mi>V</mi>       <mstyle><mtext>?</mtext></mstyle>      </mrow>     </mrow>     <mo>]</mo>    </mrow>    <mo>-</mo>    <mtext>&#x2028;</mtext>    <mrow>     <mo>[</mo>     <mrow>      <mrow>       <mrow>        <mo>(</mo>        <mrow>         <mrow>          <mi>V</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>         <mo>-</mo>         <mrow>          <mi>V</mi>          <mstyle><mtext>?</mtext></mstyle>         </mrow>        </mrow>        <mo>)</mo>       </mrow>       <mo>&#xd7;</mo>       <mstyle><mtext>?</mtext></mstyle>      </mrow>      <mo>+</mo>      <mrow>       <mi>V</mi>       <mstyle><mtext>?</mtext></mstyle>      </mrow>     </mrow>     <mo>]</mo>    </mrow>   </mrow>  </mrow> </mrow></math></maths><maths id="MATH-US-00005-2" num="00005.2"><math overflow="scroll"> <mrow>  <mstyle><mtext>?</mtext></mstyle>  <mtext mathsize="6pt">indicates text missing or illegible when filed</mtext> </mrow></math></maths></p><p id="p-0041" num="0000">where V<sub>b3 </sub>equals a voltage at the first terminal of Wheatstone bridge circuit <b>102</b>, V<sub>03 </sub>equals a voltage at the second terminal of Wheatstone bridge circuit <b>102</b>, and &#x3b3; represents a reference factor related to the voltage divider of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>(wherein variable reference resistances of reference resistors <b>112</b><i>a </i>and <b>112</b><i>b </i>may be controlled by controller <b>132</b>). As a result, during this second step, ADC <b>130</b> may generate digital signal CODE having a value of Code<sub>3</sub>, given by:</p><p id="p-0042" num="0000"><maths id="MATH-US-00006" num="00006"><math overflow="scroll"> <mrow>  <msub>   <mi>Code</mi>   <mn>3</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <msub>     <mi>V</mi>     <msub>      <mi>diff</mi>      <mn>3</mn>     </msub>    </msub>    <mo>&#xd7;</mo>    <msub>     <mi>G</mi>     <mi>afe</mi>    </msub>   </mrow>   <mrow>    <msub>     <mi>V</mi>     <msub>      <mi>b</mi>      <mn>3</mn>     </msub>    </msub>    <mo>-</mo>    <msub>     <mi>V</mi>     <msub>      <mn>0</mn>      <mn>3</mn>     </msub>    </msub>   </mrow>  </mfrac> </mrow></math></maths></p><p id="p-0043" num="0000">where yet again G<sub>afe </sub>represents a path gain of chopped AFE <b>128</b> and ADC <b>130</b>.</p><p id="p-0044" num="0031">Assuming an application in which external resistance R<sub>ext </sub>is known or an application in which it is acceptable to determine resistances R<sub>1 </sub>and R<sub>2 </sub>by their respective ratios to external resistance R<sub>ext</sub>, the equations for Code<sub>1</sub>, Code<sub>2</sub>, and Code<sub>3 </sub>provide a system of three equations with three unknown variables, resistance R<sub>1</sub>, resistance R<sub>2</sub>, and external switch resistance R<sub>sw_ext</sub>. Using known algebraic principles, controller <b>132</b> may calculate resistances R<sub>1 </sub>and R<sub>2 </sub>as follows:</p><p id="p-0045" num="0000"><maths id="MATH-US-00007" num="00007"><math overflow="scroll"> <mrow>  <msub>   <mi>R</mi>   <mn>1</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <mrow>     <msub>      <mi>Code</mi>      <mn>1</mn>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>G</mi>      <mi>afe</mi>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>    <mo>-</mo>    <mrow>     <msub>      <mi>Code</mi>      <mn>2</mn>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>G</mi>      <mi>afe</mi>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>    <mo>+</mo>    <mrow>     <mi>&#x3b1;</mi>     <mo>&#x2062;</mo>     <msubsup>      <mi>G</mi>      <mi>afe</mi>      <mn>2</mn>     </msubsup>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>    <mo>-</mo>    <mrow>     <mi>&#x3b2;</mi>     <mo>&#x2062;</mo>     <msubsup>      <mi>G</mi>      <mi>afe</mi>      <mn>2</mn>     </msubsup>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>   </mrow>   <mrow>    <mrow>     <mo>[</mo>     <mrow>      <msub>       <mi>Code</mi>       <mn>1</mn>      </msub>      <mo>+</mo>      <mrow>       <mstyle><mtext>?</mtext></mstyle>       <msub>        <mi>G</mi>        <mi>afe</mi>       </msub>      </mrow>     </mrow>     <mo>]</mo>    </mrow>    <mo>&#xd7;</mo>    <mrow>     <mo>[</mo>     <mrow>      <msub>       <mi>Code</mi>       <mn>3</mn>      </msub>      <mo>-</mo>      <msub>       <mi>G</mi>       <mi>afe</mi>      </msub>      <mo>+</mo>      <mrow>       <msub>        <mi>G</mi>        <mi>afe</mi>       </msub>       <mstyle><mtext>?</mtext></mstyle>      </mrow>     </mrow>     <mo>]</mo>    </mrow>   </mrow>  </mfrac> </mrow></math></maths><maths id="MATH-US-00007-2" num="00007.2"><math overflow="scroll"> <mrow>  <msub>   <mi>R</mi>   <mn>2</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <mrow>     <msub>      <mi>Code</mi>      <mn>2</mn>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>G</mi>      <mi>afe</mi>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>    <mo>+</mo>    <mrow>     <mi>&#x3b2;</mi>     <mo>&#x2062;</mo>     <msubsup>      <mi>G</mi>      <mi>afe</mi>      <mn>2</mn>     </msubsup>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>    <mo>-</mo>    <mrow>     <msub>      <mi>Code</mi>      <mn>3</mn>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>G</mi>      <mi>afe</mi>     </msub>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>    <mo>-</mo>    <mrow>     <mi>&#x3b1;</mi>     <mo>&#x2062;</mo>     <msubsup>      <mi>G</mi>      <mi>afe</mi>      <mn>2</mn>     </msubsup>     <mo>&#x2062;</mo>     <msub>      <mi>R</mi>      <mi>ext</mi>     </msub>    </mrow>   </mrow>   <mtable>    <mtr>     <mtd>      <mrow>       <mrow>        <msub>         <mi>Code</mi>         <mn>1</mn>        </msub>        <mo>&#x2062;</mo>        <msub>         <mi>Code</mi>         <mn>3</mn>        </msub>       </mrow>       <mo>-</mo>       <mrow>        <msub>         <mi>Code</mi>         <mn>1</mn>        </msub>        <mo>&#x2062;</mo>        <msub>         <mi>G</mi>         <mi>afe</mi>        </msub>       </mrow>       <mo>-</mo>       <mrow>        <msub>         <mi>Code</mi>         <mn>3</mn>        </msub>        <mo>&#x2062;</mo>        <msub>         <mi>G</mi>         <mi>afe</mi>        </msub>       </mrow>       <mo>-</mo>       <mrow>        <mstyle><mtext>?</mtext></mstyle>        <msubsup>         <mi>G</mi>         <mi>afe</mi>         <mn>2</mn>        </msubsup>       </mrow>       <mo>-</mo>      </mrow>     </mtd>    </mtr>    <mtr>     <mtd>      <mrow>       <mrow>        <msubsup>         <mi>G</mi>         <mi>afe</mi>         <mn>2</mn>        </msubsup>        <mstyle><mtext>?</mtext></mstyle>       </mrow>       <mo>+</mo>       <msubsup>        <mi>G</mi>        <mi>afe</mi>        <mn>2</mn>       </msubsup>       <mo>+</mo>       <mrow>        <mi>&#x3b1;</mi>        <mo>&#x2062;</mo>        <msub>         <mi>Code</mi>         <mn>3</mn>        </msub>        <mo>&#x2062;</mo>        <msub>         <mi>G</mi>         <mi>afe</mi>        </msub>       </mrow>       <mo>+</mo>       <mrow>        <msub>         <mi>Code</mi>         <mn>1</mn>        </msub>        <mo>&#x2062;</mo>        <msub>         <mi>G</mi>         <mi>afe</mi>        </msub>        <mstyle><mtext>?</mtext></mstyle>       </mrow>       <mo>+</mo>       <mrow>        <mi>&#x3b1;</mi>        <mo>&#x2062;</mo>        <msubsup>         <mi>G</mi>         <mi>afe</mi>         <mn>2</mn>        </msubsup>        <mstyle><mtext>?</mtext></mstyle>       </mrow>      </mrow>     </mtd>    </mtr>   </mtable>  </mfrac> </mrow></math></maths><maths id="MATH-US-00007-3" num="00007.3"><math overflow="scroll"> <mrow>  <mstyle><mtext>?</mtext></mstyle>  <mtext mathsize="6pt">indicates text missing or illegible when filed</mtext> </mrow></math></maths></p><p id="p-0046" num="0032">Using the approaches described above, similar steps and calculation may be used by controller <b>132</b> to estimate resistances R<sub>3 </sub>and R<sub>4</sub>. In particular, the three steps described above may be performed to estimate resistances R<sub>3 </sub>and R<sub>4</sub>, except that:</p><p id="p-0047" num="0033">(a) references to resistance switch <b>122</b><i>a </i>are replaced with resistance switch <b>122</b><i>b; </i></p><p id="p-0048" num="0034">(b) references to primary input switch <b>124</b><i>a </i>are replaced with primary input switch <b>124</b><i>b; </i></p><p id="p-0049" num="0035">(c) references to secondary input switch <b>126</b><i>a </i>are replaced with secondary input switch <b>126</b><i>d; </i></p><p id="p-0050" num="0036">(d) references to secondary input switch <b>126</b><i>c </i>are replaced with secondary input switch <b>126</b><i>f; </i>and</p><p id="p-0051" num="0037">(e) references to secondary input switch <b>126</b><i>e </i>are replaced with secondary input switch <b>126</b><i>b. </i></p><p id="p-0052" num="0038">One disadvantage of the above approach is that it may require gain calibration of path gain G<sub>afe</sub>. Accordingly, approaches in which gain calibration is not needed may be desired.</p><p id="p-0053" num="0039"><figref idref="DRAWINGS">FIG. <b>5</b></figref> illustrates a block and circuit diagram of an example system <b>500</b> for estimating resistances (e.g., resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>, respectively, of resistors <b>504</b><i>a, </i><b>504</b><i>b, </i><b>504</b><i>c, </i>and <b>504</b><i>d</i>) of a Wheatstone bridge circuit, in accordance with embodiments of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, system <b>500</b> may include external resistor <b>508</b>, voltage source <b>510</b>, variable bias resistors <b>512</b><i>a </i>and <b>512</b><i>b, </i>switches <b>514</b>, <b>516</b>, <b>518</b>, <b>520</b>, <b>522</b>, <b>524</b>, and <b>526</b>, chopped analog front end (AFE) <b>528</b>, ADC <b>530</b>, and controller <b>532</b>, and choppers <b>134</b> arranged as shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0054" num="0040">External resistor <b>508</b> may be any suitable system, device, or apparatus configured to provide a fixed resistance. In some embodiments, external resistor <b>508</b> may be, along with the Wheatstone bridge circuit comprising resistors <b>504</b><i>a, </i><b>504</b><i>b, </i><b>504</b><i>c, </i>and <b>504</b><i>d, </i>external to an integrated circuit that includes other components of system <b>500</b>. However, in other embodiments, external resistor <b>508</b> may be formed internally within such integrated circuit.</p><p id="p-0055" num="0041">Voltage source <b>510</b> may comprise any suitable system, device, or apparatus configured to generate a regulated bias voltage V<sub>bias </sub>for use by components of system <b>500</b>. In some embodiments, voltage source <b>510</b> may comprise an LDO.</p><p id="p-0056" num="0042">Each variable bias resistor <b>512</b><i>a </i>and <b>512</b><i>b </i>may comprise a variable resistor having a variable resistance controlled by controller <b>532</b> (connectivity of control signals for providing such control are not shown, for purposes of clarity of exposition). In operation, as set forth in greater detail below, variable reference resistors <b>512</b><i>a </i>and <b>512</b><i>b </i>may modulate a voltage V<sub>b</sub>&#x2212;V<sub>0 </sub>applied across the Wheatstone bridge, as described in greater detail below.</p><p id="p-0057" num="0043">Each switch <b>514</b>, <b>516</b>, <b>518</b>, <b>520</b>, <b>522</b>, and <b>524</b> may include a transistor (e.g., n-type field effect transistor) or any other suitable system, device, or apparatus for implementing a switch that may selectively be toggled opened (e.g., off, disabled, deactivated) and closed (e.g., on, enabled, activated). The closing and opening of such switches may be controlled by controller <b>532</b> (connectivity of control signals for providing such control are not shown, for purposes of clarity of exposition).</p><p id="p-0058" num="0044">Chopped AFE <b>528</b> may comprise any suitable system, device, or apparatus to condition a differential input signal received at its input for use by ADC <b>530</b>. Accordingly, chopped AFE <b>528</b> may include analog signal conditioning circuitry comprising analog amplifiers, filters, application-specific integrated circuits for sensors, and/or other circuits to provide a configurable and flexible electronics functional block to interface between the Wheatstone bridge, external resistor <b>508</b>, and bias circuitry of system <b>500</b> on one hand and ADC <b>530</b> on the other hand.</p><p id="p-0059" num="0045">ADC <b>530</b> may comprise any suitable system, device, or apparatus configured to convert an analog signal generated by chopped AFE <b>528</b> into an equivalent digital signal CODE.</p><p id="p-0060" num="0046">Controller <b>532</b> may include any suitable system, device, or apparatus configured to receive values of digital signal CODE from ADC <b>530</b> and, as described in greater detail below, estimate resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>. In addition, controller <b>532</b> may, as described in greater detail below, control operation of variable bias resistors <b>512</b><i>a </i>and <b>512</b><i>b </i>and the various switches of system <b>500</b> in order to generate values of digital signal CODE from which resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4 </sub>may be estimated.</p><p id="p-0061" num="0047">Similar to that of system <b>100</b> described above, system <b>500</b> may execute a number of steps in order to estimate resistances R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>.</p><p id="p-0062" num="0048">In a first step, controller <b>532</b> may close switches <b>516</b>, <b>522</b>, and <b>526</b>, leaving remaining switches <b>514</b>, <b>518</b>, <b>520</b>, and <b>524</b> open. Further, controller <b>532</b> may set a bias resistance R<sub>bias </sub>to its maximum value. During this first step, controller <b>532</b> may reduce bias resistance R<sub>bias </sub>to where approximately one-half to three-fourths of the full scale signal is registered as the digital signal CODE output by ADC <b>530</b>. Such value of bias resistance R<sub>bias </sub>may be maintained by controller <b>532</b> through the remaining steps described below. Further, controller <b>532</b> may record this output value of ADC <b>530</b> as Code<sub>1</sub>, wherein Code<sub>1</sub>=(Y<sub>b</sub>&#x2212;V<sub>0</sub>)G<sub>afe</sub>, where G<sub>afe </sub>represents a path gain of chopped AFE <b>128</b> and ADC <b>130</b>.</p><p id="p-0063" num="0049">In a second step, controller <b>532</b> may close switches <b>516</b>, <b>518</b>, and <b>526</b>, leaving remaining switches <b>514</b>, <b>520</b>, <b>522</b>, and <b>524</b> open, and record the digital signal CODE output by ADC <b>530</b> as Code<sub>2</sub>. Code<sub>1 </sub>and Code<sub>2 </sub>may be related as follows:</p><p id="p-0064" num="0000"><maths id="MATH-US-00008" num="00008"><math overflow="scroll"> <mrow>  <mfrac>   <msub>    <mi>Code</mi>    <mn>2</mn>   </msub>   <msub>    <mi>Code</mi>    <mn>1</mn>   </msub>  </mfrac>  <mo>=</mo>  <mfrac>   <msub>    <mi>R</mi>    <mn>1</mn>   </msub>   <mrow>    <msub>     <mi>R</mi>     <mn>1</mn>    </msub>    <mo>+</mo>    <msub>     <mi>R</mi>     <mn>2</mn>    </msub>   </mrow>  </mfrac> </mrow></math></maths></p><p id="p-0065" num="0050">In a third step, controller <b>532</b> may close switches <b>516</b>, <b>520</b>, <b>522</b>, and <b>526</b>, leaving remaining switches <b>514</b>, <b>518</b>, and <b>524</b> open, and record the digital signal CODE output by ADC <b>530</b> as Code<sub>3</sub>. The measurement of Code<sub>3 </sub>may be indicative of a bridge voltage (v<sub>b</sub>&#x2212;V<sub>0</sub>) due to additional current injected because of the external resistance R<sub>ext </sub>and with non-zero R<sub>bias</sub>.</p><p id="p-0066" num="0051">In a fourth step, controller <b>532</b> may close switches <b>516</b>, <b>518</b>, <b>520</b>, and <b>526</b>, leaving remaining switches <b>514</b>, <b>522</b>, and <b>524</b> open, and record the digital signal CODE output by ADC <b>530</b> as Code<sub>4</sub>. The measurement of Code<sub>4 </sub>may be indicative of a voltage across resistance R<sub>1 </sub>in parallel with the series combination of the external resistance R<sub>ext </sub>and a resistance of switch <b>520</b>.</p><p id="p-0067" num="0052">In a fifth step, controller <b>532</b> may close switches <b>516</b>, <b>520</b>, <b>524</b>, and <b>526</b>, leaving remaining switches <b>514</b>, <b>518</b>, and <b>522</b> open, and record the digital signal CODE output by ADC <b>530</b> as Code<sub>5</sub>. The measurement of Code<sub>5 </sub>may be indicative of a voltage across external resistance R<sub>ext </sub>when switch <b>520</b> is closed, which may be indicative of a current injected into the half bridge of resistors <b>504</b><i>a </i>and <b>504</b><i>b. </i></p><p id="p-0068" num="0053">From these five steps above, controller <b>532</b> may estimate resistances R<sub>1 </sub>and R<sub>2 </sub>as follows:</p><p id="p-0069" num="0000"><maths id="MATH-US-00009" num="00009"><math overflow="scroll"> <mrow>  <msub>   <mi>R</mi>   <mn>2</mn>  </msub>  <mo>=</mo>  <mrow>   <mrow>    <mo>(</mo>    <mfrac>     <mrow>      <mrow>       <msub>        <mi>Code</mi>        <mn>3</mn>       </msub>       <mo>&#x2062;</mo>       <msub>        <mi>Code</mi>        <mn>2</mn>       </msub>      </mrow>      <mo>-</mo>      <mrow>       <msub>        <mi>Code</mi>        <mn>1</mn>       </msub>       <mo>&#x2062;</mo>       <msub>        <mi>Code</mi>        <mn>4</mn>       </msub>      </mrow>     </mrow>     <mrow>      <msub>       <mi>Code</mi>       <mn>5</mn>      </msub>      <mo>&#x2062;</mo>      <msub>       <mi>Code</mi>       <mn>2</mn>      </msub>     </mrow>    </mfrac>    <mo>)</mo>   </mrow>   <mo>&#x2062;</mo>   <msub>    <mi>R</mi>    <mrow>     <mi>e</mi>     <mo>&#x2062;</mo>     <mi>x</mi>     <mo>&#x2062;</mo>     <mi>t</mi>    </mrow>   </msub>  </mrow> </mrow></math></maths><maths id="MATH-US-00009-2" num="00009.2"><math overflow="scroll"> <mrow>  <msub>   <mi>R</mi>   <mn>1</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <msub>     <mi>Code</mi>     <mn>2</mn>    </msub>    <mo>&#x2062;</mo>    <msub>     <mi>R</mi>     <mn>2</mn>    </msub>   </mrow>   <mrow>    <msub>     <mi>Code</mi>     <mn>1</mn>    </msub>    <mo>-</mo>    <msub>     <mi>Code</mi>     <mn>2</mn>    </msub>   </mrow>  </mfrac> </mrow></math></maths></p><p id="p-0070" num="0054">Notably, such calculations are independent of AFE and ADC gain of system <b>500</b>. Similar steps and calculations may be performed for resistances R<sub>3 </sub>and R<sub>4 </sub>using a similar switch matrix coupled to the electrical node interface between resistor <b>504</b><i>c </i>and resistor <b>504</b><i>d. </i></p><p id="p-0071" num="0055">In some embodiments, a sixth step may be employed to estimate an offset of chopped AFE <b>528</b>. For example, controller <b>532</b> may close switch <b>514</b>, <b>518</b>, and <b>526</b> while opening switches <b>516</b>, <b>520</b>, <b>524</b> and <b>522</b> after the first step. This sixth step may effectively allow the offset of AFE <b>528</b> to be measured by the ADC <b>530</b>, with the digital signal CODE output by ADC <b>530</b> recorded as Code<sub>0</sub>. Code<sub>0 </sub>may be subtracted from the other codes, resulting in a calculation of resistances R<sub>1 </sub>and R<sub>2 </sub>as follows:</p><p id="p-0072" num="0000"><maths id="MATH-US-00010" num="00010"><math overflow="scroll"> <mrow>  <msub>   <mi>R</mi>   <mn>2</mn>  </msub>  <mo>=</mo>  <mrow>   <mrow>    <mo>(</mo>    <mfrac>     <mtable>      <mtr>       <mtd>        <mrow>         <mrow>          <mo>(</mo>          <mrow>           <msub>            <mi>Code</mi>            <mn>3</mn>           </msub>           <mo>-</mo>           <msub>            <mi>Code</mi>            <mn>0</mn>           </msub>          </mrow>          <mo>)</mo>         </mrow>         <mo>&#x2062;</mo>         <mrow>          <mo>(</mo>          <mrow>           <msub>            <mi>Code</mi>            <mn>2</mn>           </msub>           <mo>-</mo>          </mrow>         </mrow>        </mrow>       </mtd>      </mtr>      <mtr>       <mtd>        <mrow>         <msub>          <mi>Code</mi>          <mn>0</mn>         </msub>         <mo>-</mo>         <mrow>          <mrow>           <mo>(</mo>           <mrow>            <msub>             <mi>Code</mi>             <mn>1</mn>            </msub>            <mo>-</mo>            <msub>             <mi>Code</mi>             <mn>0</mn>            </msub>           </mrow>           <mo>)</mo>          </mrow>          <mo>&#x2062;</mo>          <mrow>           <mo>(</mo>           <mrow>            <msub>             <mi>Code</mi>             <mn>4</mn>            </msub>            <mo>-</mo>            <msub>             <mi>Code</mi>             <mn>0</mn>            </msub>           </mrow>           <mo>)</mo>          </mrow>         </mrow>        </mrow>       </mtd>      </mtr>     </mtable>     <mrow>      <mrow>       <mo>(</mo>       <mrow>        <msub>         <mi>Code</mi>         <mn>5</mn>        </msub>        <mo>-</mo>        <msub>         <mi>Code</mi>         <mn>0</mn>        </msub>       </mrow>       <mo>)</mo>      </mrow>      <mo>&#x2062;</mo>      <mrow>       <mo>(</mo>       <mrow>        <msub>         <mi>Code</mi>         <mn>2</mn>        </msub>        <mo>-</mo>        <msub>         <mi>Code</mi>         <mn>0</mn>        </msub>       </mrow>       <mo>)</mo>      </mrow>     </mrow>    </mfrac>    <mo>)</mo>   </mrow>   <mo>&#x2062;</mo>   <msub>    <mi>R</mi>    <mrow>     <mi>e</mi>     <mo>&#x2062;</mo>     <mi>x</mi>     <mo>&#x2062;</mo>     <mi>t</mi>    </mrow>   </msub>  </mrow> </mrow></math></maths><maths id="MATH-US-00010-2" num="00010.2"><math overflow="scroll"> <mrow>  <msub>   <mi>R</mi>   <mn>1</mn>  </msub>  <mo>=</mo>  <mfrac>   <mrow>    <mrow>     <mo>(</mo>     <mrow>      <msub>       <mi>Code</mi>       <mn>2</mn>      </msub>      <mo>-</mo>      <msub>       <mi>Code</mi>       <mn>0</mn>      </msub>     </mrow>     <mo>)</mo>    </mrow>    <mo>&#x2062;</mo>    <msub>     <mi>R</mi>     <mn>2</mn>    </msub>   </mrow>   <mrow>    <msub>     <mi>Code</mi>     <mn>1</mn>    </msub>    <mo>-</mo>    <msub>     <mi>Code</mi>     <mn>2</mn>    </msub>   </mrow>  </mfrac> </mrow></math></maths></p><p id="p-0073" num="0056">In any case, the precision of external resistance R<sub>ext </sub>may be transferred to bridge resistances R<sub>1 </sub>and R<sub>2 </sub>via ratio-metric calculations that are independent of a gain of the AFE <b>528</b> and/or ADC <b>530</b>.</p><p id="p-0074" num="0057">Although the foregoing contemplates estimation of individual resistance values of a Wheatstone bridge circuit, it is understood that similar or identical approaches may be used to calculate individual resistance values of other resistive sensors, such as, for example, individual resistances of a voltage divider.</p><p id="p-0075" num="0058">The resistances determined using the systems and methods described above may have any suitable use. For example, in some embodiments, the determined resistances may be compared against predefined resistance values in order to detect a device that may have been tampered with, as significant changes in resistance may indicate presence of an after-market sensor in lieu of a sensor provided during original manufacture of a device. Accordingly, if changes in resistance values indicate tampering, an alert or other responsive action may be generated. As another example, in these and other embodiments, the determined resistances may be used in a sensor calibration operation or similar operation.</p><p id="p-0076" num="0059">As used herein, when two or more elements are referred to as &#x201c;coupled&#x201d; to one another, such term indicates that such two or more elements are in electronic communication or mechanical communication, as applicable, whether connected indirectly or directly, with or without intervening elements.</p><p id="p-0077" num="0060">This disclosure encompasses all changes, substitutions, variations, alterations, and modifications to the example embodiments herein that a person having ordinary skill in the art would comprehend. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the example embodiments herein that a person having ordinary skill in the art would comprehend. Moreover, reference in the appended claims to an apparatus or system or a component of an apparatus or system being adapted to, arranged to, capable of, configured to, enabled to, operable to, or operative to perform a particular function encompasses that apparatus, system, or component, whether or not it or that particular function is activated, turned on, or unlocked, as long as that apparatus, system, or component is so adapted, arranged, capable, configured, enabled, operable, or operative. Accordingly, modifications, additions, or omissions may be made to the systems, apparatuses, and methods described herein without departing from the scope of the disclosure. For example, the components of the systems and apparatuses may be integrated or separated. Moreover, the operations of the systems and apparatuses disclosed herein may be performed by more, fewer, or other components and the methods described may include more, fewer, or other steps. Additionally, steps may be performed in any suitable order. As used in this document, &#x201c;each&#x201d; refers to each member of a set or each member of a subset of a set.</p><p id="p-0078" num="0061">Although exemplary embodiments are illustrated in the figures and described below, the principles of the present disclosure may be implemented using any number of techniques, whether currently known or not. The present disclosure should in no way be limited to the exemplary implementations and techniques illustrated in the drawings and described above.</p><p id="p-0079" num="0062">Unless otherwise specifically noted, articles depicted in the drawings are not necessarily drawn to scale.</p><p id="p-0080" num="0063">All examples and conditional language recited herein are intended for pedagogical objects to aid the reader in understanding the disclosure and the concepts contributed by the inventor to furthering the art, and are construed as being without limitation to such specifically recited examples and conditions. Although embodiments of the present disclosure have been described in detail, it should be understood that various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the disclosure.</p><p id="p-0081" num="0064">Although specific advantages have been enumerated above, various embodiments may include some, none, or all of the enumerated advantages. Additionally, other technical advantages may become readily apparent to one of ordinary skill in the art after review of the foregoing figures and description.</p><p id="p-0082" num="0065">To aid the Patent Office and any readers of any patent issued on this application in interpreting the claims appended hereto, applicants wish to note that they do not intend any of the appended claims or claim elements to invoke 35 U.S.C. &#xa7; 112(f) unless the words &#x201c;means for&#x201d; or &#x201c;step for&#x201d; are explicitly used in the particular claim.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-math idrefs="MATH-US-00001" nb-file="US20230003779A1-20230105-M00001.NB"><img id="EMI-M00001" he="10.24mm" wi="76.20mm" file="US20230003779A1-20230105-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00002" nb-file="US20230003779A1-20230105-M00002.NB"><img id="EMI-M00002" he="6.69mm" wi="76.20mm" file="US20230003779A1-20230105-M00002.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00003 MATH-US-00003-2" nb-file="US20230003779A1-20230105-M00003.NB"><img id="EMI-M00003" he="14.48mm" wi="76.20mm" file="US20230003779A1-20230105-M00003.TIF" alt="text missing or illegible when filed" img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00004" nb-file="US20230003779A1-20230105-M00004.NB"><img id="EMI-M00004" he="6.69mm" wi="76.20mm" file="US20230003779A1-20230105-M00004.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00005 MATH-US-00005-2" nb-file="US20230003779A1-20230105-M00005.NB"><img id="EMI-M00005" he="21.51mm" wi="76.20mm" file="US20230003779A1-20230105-M00005.TIF" alt="text missing or illegible when filed" img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00006" nb-file="US20230003779A1-20230105-M00006.NB"><img id="EMI-M00006" he="6.69mm" wi="76.20mm" file="US20230003779A1-20230105-M00006.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00007 MATH-US-00007-2 MATH-US-00007-3" nb-file="US20230003779A1-20230105-M00007.NB"><img id="EMI-M00007" he="24.30mm" wi="76.20mm" file="US20230003779A1-20230105-M00007.TIF" alt="text missing or illegible when filed" img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00008" nb-file="US20230003779A1-20230105-M00008.NB"><img id="EMI-M00008" he="6.01mm" wi="76.20mm" file="US20230003779A1-20230105-M00008.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00009 MATH-US-00009-2" nb-file="US20230003779A1-20230105-M00009.NB"><img id="EMI-M00009" he="13.04mm" wi="76.20mm" file="US20230003779A1-20230105-M00009.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00010 MATH-US-00010-2" nb-file="US20230003779A1-20230105-M00010.NB"><img id="EMI-M00010" he="16.26mm" wi="76.20mm" file="US20230003779A1-20230105-M00010.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method for estimating resistances of a circuit having a plurality of resistances comprising a first resistance and a second resistance, comprising:<claim-text>applying a first bias voltage across the circuit and measuring a first voltage at a common node between the first resistance and the second resistance in order to determine a mathematical relationship between the first resistance and the second resistance;</claim-text><claim-text>applying a second bias voltage across the circuit and a third resistance in parallel with the circuit and measuring a second voltage at the common node between the first resistance and the second resistance in order to determine a mathematical relationship between the third resistance and at least one of the first resistance and the second resistance; and</claim-text><claim-text>based on at least the measurement of the first voltage and the measurement of the second voltage, determining the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising applying a third bias voltage across the circuit and the third resistance and measuring a third voltage of a terminal of a switch configured to couple the third resistance to a measuring node for measuring the first voltage, the second voltage, and the third voltage in order to determine a resistance associated with the switch.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising applying a third bias voltage across the circuit and the third resistance and measuring a third voltage of a terminal of a switch configured to couple the common node to a measuring node for measuring the first voltage, the second voltage, and the third voltage in order to determine a resistance associated with the common node.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the third resistance is known.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the third resistance is internal to an integrated circuit having a controller for generating the first bias voltage and the second bias voltage and measuring the first voltage and the second voltage.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the third resistance is external to an integrated circuit having a controller for generating the first bias voltage and the second bias voltage and measuring the first voltage and the second voltage.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the circuit is a Wheatstone bridge circuit.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first bias voltage and the second bias voltage are equal.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>applying a third bias voltage across the circuit and measuring a third voltage across the circuit in order to determine a path gain of measurement circuitry;</claim-text><claim-text>applying a fourth bias voltage across the circuit and the third resistance and measuring a fourth voltage across the circuit in order to determine a voltage across the circuit with current injected from the third resistance; and</claim-text><claim-text>based on at least the measurement of the first voltage, the measurement of the second voltage, the measurement of the third voltage, and the measurement of the fourth voltage, determining the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the first bias voltage, the second bias voltage, the third bias voltage, and the fourth bias voltage are equal.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, further comprising:<claim-text>applying a fifth bias voltage across the circuit and the third resistance and measuring a fifth voltage across the circuit in order to determine an amount of current injected into the circuit by the third resistance; and</claim-text><claim-text>based on at least the measurement of the first voltage, the measurement of the second voltage, the measurement of the third voltage, the measurement of the fourth voltage, and the measurement of the fifth voltage, determining the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the first bias voltage, the second bias voltage, the third bias voltage, the fourth bias voltage, and the fifth bias voltage are equal.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising:<claim-text>applying a sixth bias voltage across the circuit and the third resistance and measuring a sixth voltage across the circuit in order to determine an amount of offset in measurement circuitry; and</claim-text><claim-text>based on at least the measurement of the first voltage, the measurement of the second voltage, the measurement of the third voltage, the measurement of the fourth voltage, the measurement of the fifth voltage, and the sixth voltage, determining the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the first bias voltage, the second bias voltage, the third bias voltage, the fourth bias voltage, the fifth bias voltage, and the sixth bias voltage are equal.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. A system for estimating resistances of a circuit having a plurality of resistances comprising a first resistance and a second resistance, the system comprising:<claim-text>a controller configured to:<claim-text>apply a first bias voltage across the circuit and measuring a first voltage at a common node between the first resistance and the second resistance in order to determine a mathematical relationship between the first resistance and the second resistance;</claim-text><claim-text>apply a second bias voltage across the circuit and a third resistance in parallel with the circuit and measuring a second voltage at the common node between the first resistance and the second resistance in order to determine a mathematical relationship between the third resistance and at least one of the first resistance and the second resistance; and</claim-text><claim-text>based on at least the measurement of the first voltage and the measurement of the second voltage, determine the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, the controller further configured to apply a third bias voltage across the circuit and the third resistance and measuring a third voltage of a terminal of a switch configured to couple the third resistance to a measuring node for measuring the first voltage, the second voltage, and the third voltage in order to determine a resistance associated with the switch.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, the controller further configured to apply a third bias voltage across the circuit and the third resistance and measuring a third voltage of a terminal of a switch configured to couple the common node to a measuring node for measuring the first voltage, the second voltage, and the third voltage in order to determine a resistance associated with the common node.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the third resistance is known.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the third resistance is internal to an integrated circuit having a controller for generating the first bias voltage and the second bias voltage and measuring the first voltage and the second voltage.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the third resistance is external to an integrated circuit having a controller for generating the first bias voltage and the second bias voltage and measuring the first voltage and the second voltage.</claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the circuit is a Wheatstone bridge circuit.</claim-text></claim><claim id="CLM-00022" num="00022"><claim-text><b>22</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the first bias voltage and the second bias voltage are equal.</claim-text></claim><claim id="CLM-00023" num="00023"><claim-text><b>23</b>. The system of <claim-ref idref="CLM-00015">claim 15</claim-ref>, the controller further configured to:<claim-text>apply a third bias voltage across the circuit and measuring a third voltage across the circuit in order to determine a path gain of measurement circuitry;</claim-text><claim-text>apply a fourth bias voltage across the circuit and the third resistance and measuring a fourth voltage across the circuit in order to determine a voltage across the circuit with current injected from the third resistance; and</claim-text><claim-text>based on at least the measurement of the first voltage, the measurement of the second voltage, the measurement of the third voltage, and the measurement of the fourth voltage, determine the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00024" num="00024"><claim-text><b>24</b>. The system of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein the first bias voltage, the second bias voltage, the third bias voltage, and the fourth bias voltage are equal.</claim-text></claim><claim id="CLM-00025" num="00025"><claim-text><b>25</b>. The system of <claim-ref idref="CLM-00023">claim 23</claim-ref>, the controller further configured to:<claim-text>apply a fifth bias voltage across the circuit and the third resistance and measuring a fifth voltage across the circuit in order to determine an amount of current injected into the circuit by the third resistance; and</claim-text><claim-text>based on at least the measurement of the first voltage, the measurement of the second voltage, the measurement of the third voltage, the measurement of the fourth voltage, and the measurement of the fifth voltage, determine the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00026" num="00026"><claim-text><b>26</b>. The system of <claim-ref idref="CLM-00025">claim 25</claim-ref>, wherein the first bias voltage, the second bias voltage, the third bias voltage, the fourth bias voltage, and the fifth bias voltage are equal.</claim-text></claim><claim id="CLM-00027" num="00027"><claim-text><b>27</b>. The system of <claim-ref idref="CLM-00025">claim 25</claim-ref>, the controller further configured to:<claim-text>apply a sixth bias voltage across the circuit and the third resistance and measuring a sixth voltage across the circuit in order to determine an amount of offset in measurement circuitry; and</claim-text><claim-text>based on at least the measurement of the first voltage, the measurement of the second voltage, the measurement of the third voltage, the measurement of the fourth voltage, the measurement of the fifth voltage, and the sixth voltage, determine the first resistance and the second resistance as a function of the third resistance.</claim-text></claim-text></claim><claim id="CLM-00028" num="00028"><claim-text><b>28</b>. The system of <claim-ref idref="CLM-00027">claim 27</claim-ref>, wherein the first bias voltage, the second bias voltage, the third bias voltage, the fourth bias voltage, the fifth bias voltage, and the sixth bias voltage are equal.</claim-text></claim></claims></us-patent-application>