Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Burd, T. D., Member, S., Pering, T. A., Stratakos, A. J., and Brodersen, R. W. 2000. A dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circ. 35, 1571--1580.
Chawla, T., Marchal, S., Amara, A., and Vladimirescu, A. 2009. Pulse width variation tolerant clock tree using unbalanced cells for low power design. In Proceedings of the Midwest Symposium on Circuits and Systems. 443--446.
Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]
Anirudh Devgan , Sani Nassif, Power Variability and Its Impact on Design, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.679-682, January 03-07, 2005[doi>10.1109/ICVD.2005.141]
Sandeep Dhar , Dragan MaksimoviÄ‡ , Bruno Kranzen, Closed-loop adaptive voltage scaling controller for standard-cell ASICs, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566437]
Mohamed Elgebaly , Manoj Sachdev, Variation-aware adaptive voltage scaling system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.560-571, May 2007[doi>10.1109/TVLSI.2007.896909]
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]
Masanori Hashimoto , Hidetoshi Onodera, A performance optimization method by gate sizing using statistical static timing analysis, Proceedings of the 2000 international symposium on Physical design, p.111-116, May 2000, San Diego, California, USA[doi>10.1145/332357.332385]
H. -F. Jyu , S. Malik , S. Devadas , K. W. Keutzer, Statistical timing analysis of combinational logic circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.1 n.2, p.126-137, June 1993[doi>10.1109/92.238423]
Kuroda, T., Suzuki, K., Mita, S., Fujita, T., Yamane, F., Sano, F., Chiba, A., Watanabe, Y., Matsuda, K., Maeda, T., Sukurai, T., and Furuyama, T. 1993. Variable supply-voltage scheme for low-power high-speed CMOS digital design. IEEE J. Solid-State Circ. 33, 3, 454--462.
V. Mahalingam , N. Ranganathan, Variation Aware Timing Based Placement Using Fuzzy Programming, Proceedings of the 8th International Symposium on Quality Electronic Design, p.327-332, March 26-28, 2007[doi>10.1109/ISQED.2007.167]
V. Mahalingam , N. Ranganathan , Justin E. Harlow, III, A novel approach for variation aware power minimization during gate sizing, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165614]
Sani R. Nassif, The impact of variability on power, Proceedings of the 2004 international symposium on Low power electronics and design, p.350-350, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013241]
Rupak Samanta , Ganesh Venkataraman , Nimay Shah , Jiang Hu, Elastic Timing Scheme for Energy-Efficient and Robust Performance, Proceedings of the 9th international symposium on Quality Electronic Design, p.537-542, March 17-19, 2008
J. Semiao , J. J. Rodriguez-Andina , F. Vargas , M. B. Santos , I. C. Teixeira , J. P. Teixeira, Improving the Tolerance of Pipeline Based Circuits to Power Supply or Temperature Variations, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.303-311, September 26-28, 2007
J. Semiao , J. J. Rodriguez-Andina , F. Vargas , M. Santos , I. Teixeira , P. Teixeira, Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits, Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, p.1-4, April 16-18, 2008[doi>10.1109/DDECS.2008.4538752]
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]
Jinjun Xiong , V. Zolotov , Lei He, Robust Extraction of Spatial Correlation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.619-631, April 2007[doi>10.1109/TCAD.2006.884403]
