<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1681904439">
  <File Type="PA-TCL" Name="top_sig.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="top_sig_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="top_sig_reports.tcl"/>
  <File Type="RDS-RDS" Name="top_sig.vds"/>
  <File Type="RDS-UTIL" Name="top_sig_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="top_sig_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="top_sig.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="top_sig_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="top_sig_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/FPGA_coursework_pt2_simple/DigSineGenerator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../Downloads/FPGA_coursework_pt2_simple/DigSineGenerator.v"/>
        <Attr Name="ImportTime" Val="1681853252"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA_coursework_pt2_simple/clk_div.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../Downloads/FPGA_coursework_pt2_simple/clk_div.v"/>
        <Attr Name="ImportTime" Val="1681853029"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA_coursework_pt2_simple/spi2dac.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../Downloads/FPGA_coursework_pt2_simple/spi2dac.v"/>
        <Attr Name="ImportTime" Val="1679239079"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/FPGA_coursework_pt2_simple/top_sig.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../Downloads/FPGA_coursework_pt2_simple/top_sig.v"/>
        <Attr Name="ImportTime" Val="1681853036"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_sig"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/design.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
