VERILOG_SOURCES += \
    ./rdl-rtl/*.sv

CPUIF?=passthrough

include ../tests.mak
