// Seed: 1590699774
module module_0;
  wire id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_1 or 1, id_2 * 1 or posedge 1'b0) begin
    id_4 <= 1;
    id_7 = 1'b0;
    id_4 = 1;
  end
  assign id_7 = 1;
  module_0();
  always disable id_9;
endmodule
