module ALU(
    input signed [4:0]In1,
    input signed [4:0]In2,
    input [1:0]Sel,
    output signed [4:0]Out
);

// use always block to calculate result based on sel signal
always @(In1 or In2 or Sel)
begin
    case(Sel)
        2'b00: Out<=In1+In2;
        2'b11: Out<=In1-In2;
        default: Out<=In1;
    endcase
end

endmodule