

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Wed Apr 26 11:16:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      693|      693|  3.465 us|  3.465 us|  694|  694|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 13 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.42ns)   --->   "%x_load = load i5 %x_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 14 'load' 'x_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 15 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.42ns)   --->   "%x_load_1 = load i5 %x_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 16 'load' 'x_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 17 [1/2] (1.42ns)   --->   "%x_load = load i5 %x_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 17 'load' 'x_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 18 [1/2] (1.42ns)   --->   "%x_load_1 = load i5 %x_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 18 'load' 'x_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 19 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.42ns)   --->   "%x_load_2 = load i5 %x_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 20 'load' 'x_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 21 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.42ns)   --->   "%x_load_3 = load i5 %x_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 22 'load' 'x_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 23 [1/2] (1.42ns)   --->   "%x_load_2 = load i5 %x_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 23 'load' 'x_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 24 [1/2] (1.42ns)   --->   "%x_load_3 = load i5 %x_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 24 'load' 'x_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 25 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (1.42ns)   --->   "%x_load_4 = load i5 %x_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 26 'load' 'x_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 27 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.42ns)   --->   "%x_load_5 = load i5 %x_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 28 'load' 'x_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 29 [1/2] (1.42ns)   --->   "%x_load_4 = load i5 %x_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 29 'load' 'x_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 30 [1/2] (1.42ns)   --->   "%x_load_5 = load i5 %x_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 30 'load' 'x_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i32 %x, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 31 'getelementptr' 'x_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (1.42ns)   --->   "%x_load_6 = load i5 %x_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 32 'load' 'x_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 33 'getelementptr' 'x_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.42ns)   --->   "%x_load_7 = load i5 %x_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 34 'load' 'x_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 35 [1/2] (1.42ns)   --->   "%x_load_6 = load i5 %x_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 35 'load' 'x_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 36 [1/2] (1.42ns)   --->   "%x_load_7 = load i5 %x_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 36 'load' 'x_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i32 %x, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 37 'getelementptr' 'x_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (1.42ns)   --->   "%x_load_8 = load i5 %x_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 38 'load' 'x_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i32 %x, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 39 'getelementptr' 'x_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.42ns)   --->   "%x_load_9 = load i5 %x_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 40 'load' 'x_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 41 [1/2] (1.42ns)   --->   "%x_load_8 = load i5 %x_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 41 'load' 'x_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 42 [1/2] (1.42ns)   --->   "%x_load_9 = load i5 %x_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 42 'load' 'x_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr i32 %x, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 43 'getelementptr' 'x_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (1.42ns)   --->   "%x_load_10 = load i5 %x_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 44 'load' 'x_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr i32 %x, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 45 'getelementptr' 'x_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (1.42ns)   --->   "%x_load_11 = load i5 %x_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 46 'load' 'x_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 47 [1/2] (1.42ns)   --->   "%x_load_10 = load i5 %x_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 47 'load' 'x_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 48 [1/2] (1.42ns)   --->   "%x_load_11 = load i5 %x_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 48 'load' 'x_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr i32 %x, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 49 'getelementptr' 'x_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (1.42ns)   --->   "%x_load_12 = load i5 %x_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 50 'load' 'x_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr i32 %x, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 51 'getelementptr' 'x_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [2/2] (1.42ns)   --->   "%x_load_13 = load i5 %x_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 52 'load' 'x_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 53 [1/2] (1.42ns)   --->   "%x_load_12 = load i5 %x_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 53 'load' 'x_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 54 [1/2] (1.42ns)   --->   "%x_load_13 = load i5 %x_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 54 'load' 'x_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%x_addr_14 = getelementptr i32 %x, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 55 'getelementptr' 'x_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (1.42ns)   --->   "%x_load_14 = load i5 %x_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 56 'load' 'x_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%x_addr_15 = getelementptr i32 %x, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 57 'getelementptr' 'x_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (1.42ns)   --->   "%x_load_15 = load i5 %x_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 58 'load' 'x_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 59 [1/2] (1.42ns)   --->   "%x_load_14 = load i5 %x_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 59 'load' 'x_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 60 [1/2] (1.42ns)   --->   "%x_load_15 = load i5 %x_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 60 'load' 'x_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%x_addr_16 = getelementptr i32 %x, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 61 'getelementptr' 'x_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [2/2] (1.42ns)   --->   "%x_load_16 = load i5 %x_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 62 'load' 'x_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%x_addr_17 = getelementptr i32 %x, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 63 'getelementptr' 'x_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [2/2] (1.42ns)   --->   "%x_load_17 = load i5 %x_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 64 'load' 'x_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 65 [1/2] (1.42ns)   --->   "%x_load_16 = load i5 %x_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 65 'load' 'x_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 66 [1/2] (1.42ns)   --->   "%x_load_17 = load i5 %x_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 66 'load' 'x_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%x_addr_18 = getelementptr i32 %x, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 67 'getelementptr' 'x_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (1.42ns)   --->   "%x_load_18 = load i5 %x_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 68 'load' 'x_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%x_addr_19 = getelementptr i32 %x, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 69 'getelementptr' 'x_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (1.42ns)   --->   "%x_load_19 = load i5 %x_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 70 'load' 'x_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 71 [1/2] (1.42ns)   --->   "%x_load_18 = load i5 %x_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 71 'load' 'x_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_11 : Operation 72 [1/2] (1.42ns)   --->   "%x_load_19 = load i5 %x_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 72 'load' 'x_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_11 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln18 = call void @atax_Pipeline_VITIS_LOOP_14_1, i32 %y, i32 %A, i32 %tmp, i32 %x_load, i32 %x_load_1, i32 %x_load_2, i32 %x_load_3, i32 %x_load_4, i32 %x_load_5, i32 %x_load_6, i32 %x_load_7, i32 %x_load_8, i32 %x_load_9, i32 %x_load_10, i32 %x_load_11, i32 %x_load_12, i32 %x_load_13, i32 %x_load_14, i32 %x_load_15, i32 %x_load_16, i32 %x_load_17, i32 %x_load_18, i32 %x_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 73 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:10]   --->   Operation 75 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tmp"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln18 = call void @atax_Pipeline_VITIS_LOOP_14_1, i32 %y, i32 %A, i32 %tmp, i32 %x_load, i32 %x_load_1, i32 %x_load_2, i32 %x_load_3, i32 %x_load_4, i32 %x_load_5, i32 %x_load_6, i32 %x_load_7, i32 %x_load_8, i32 %x_load_9, i32 %x_load_10, i32 %x_load_11, i32 %x_load_12, i32 %x_load_13, i32 %x_load_14, i32 %x_load_15, i32 %x_load_16, i32 %x_load_17, i32 %x_load_18, i32 %x_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18]   --->   Operation 84 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i32 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:24]   --->   Operation 85 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('x_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) [15]  (0 ns)
	'load' operation ('x_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [16]  (1.43 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [16]  (1.43 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [20]  (1.43 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [24]  (1.43 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [28]  (1.43 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [32]  (1.43 ns)

 <State 7>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [36]  (1.43 ns)

 <State 8>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [40]  (1.43 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [44]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [48]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'load' operation ('x_load_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18) on array 'x' [52]  (1.43 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
