# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3  "../../../ADC08D1520_core.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sources_1/imports/src/async_input_sync.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1  "../../../ADC08D1520_core.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1  "../../../ADC08D1520_core.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sources_1/imports/src/ADC_core_block.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../ADC08D1520_core.srcs/sim_1/new/testbench.v" --include "../../../ADC08D1520_core.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
