<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<html>
  <head>
    <title>Change log for AXI V6 DDRx (AXI V6 MIG), v1.06.a</title>
    <link href="../../../../../../doc/usenglish/css/xilhtml.css" rel="stylesheet" type="text/css">
<style type="text/css">
        P.Level1Heading {
            color: #000000;
            font-weight: bold;
            font-size: 1.05em;
            margin-bottom: 0em;
            margin-top: 0em;
        }
        P.Level2Heading  {
            font-weight: bold;
            margin-top: 2em;
            margin-bottom: 0em;
        }
        P.Level3Heading {
            font-weight: bold;
            margin-top: 2em;
        }
        .GreyBackground {
            background-color:#CCCCCC;
        }
        .PreformatFont  {
            font-family: Fixed, Mono, Courier New, Courier;
            font-size: .95em;
        }
    
</style>
    <!--[if gte mso 9]><xml>
        <mso:CustomDocumentProperties>
        <mso:Location msdt:dt="string">Sweden</mso:Location>
        <mso:Description0 msdt:dt="string"></mso:Description0>
        </mso:CustomDocumentProperties>
        </xml><![endif]-->
  </head>

  <body>
    <h3 class="PageHeader">Xilinx Processor IP Library</h3>

    <h1>Change log for AXI V6 DDRx (AXI V6 MIG)<br>
    </h1>
    <hr class="whs1">

    <table style="vertical-align: top; text-align: left;" border="0" cellpadding="1" cellspacing="0">
      <tbody>
        <!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->

        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading">Changes in v1.06.a,
            introduced in 14.2</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">14.2 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Updated V6 MIG PHYs and GUI to MIG release version 3.92.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">See MIG version 3.92 release notes and documentation for more information
                about changes to MIG, supported FPGA devices, supported memory components, and board design
                information.</p>
              </li>

<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">14.2 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR656023&gt;] MPD updated to perform clock ratio frequency DRC on (clk / clk_mem ) and ( clk / clk_rd_base ). </p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">14.2 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">14.2 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">14.2 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">14.2 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">See Revision History tables in Virtex-6 MIG User Guide (UG406).</p>
              </li>

            </ul>
          </td>
        </tr>
        <!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->

        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading">Changes in v1.05.a,
            introduced in 13.4</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">13.4 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Updated V6 MIG PHYs and GUI to MIG release version 3.91.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">See MIG version 3.91 release notes and documentation for more information
                about changes to MIG, supported FPGA devices, supported memory components, and board design
                information.</p>
              </li>

<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.4 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR636155&gt; and &lt;CR627138&gt;] MPD limited vector width of parameter C_DQS_LOC_COLx to 64 bits.  If C_NDQS_COL_LOCx &gt; 8 for any configuration, then the MSB values specified in C_DQS_LOC_COLx exceeding 64 bits and be cut off resulting in synthesis errors. </p>
              </li>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR627533&gt;] Typo fixed on default value of C_RD_WR_ARB_ALGOIRTHM.  The default value changed to "RD_PRI_REG" from "RD_PRI_PREG".  Fixes potential system performance issues in certain configurations that may have been exhibited in the axi_v6_ddrx_v1_04_a pcore only. </p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.4 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.4 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.4 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.4 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">See Revision History tables in Virtex-6 MIG User Guide (UG406).</p>
              </li>

            </ul>
          </td>
        </tr>
        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading"><!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->Changes in v1.04.a,
            introduced in 13.3</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">13.3 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Updated V6 MIG PHYs and GUI to MIG release version 3.9.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">See MIG version 3.9 release notes and documentation for more information
                about changes to MIG, supported FPGA devices, supported memory components, and board design
                information.</p>
              </li>

              <li>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR618012&gt;] DATA_BUF_ADDR_WIDTH parameter changed from 8 to 4.  This resolves issues with ECC simulations. </p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Resolved issues:</font>
</pre>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR617440&gt;] Versions v1.03.a and v1.04.a of this IP fix index out of range XST errors with 13.2 tools and newer.  It is recommended to upgrad to the latest version of the IP to ensure tool compability.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.3 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR618420&gt;] Default value of C_BYPASS_INIT_CAL changed from "OFF" to "FAST".  This allows the user to have this set automatically for simulation.  During synthesis this parameter will be set to "OFF" in mem_intfc. </p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.3 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.3 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR613220&gt;] Added TCL code to drop app_ecc_multiple_err signals from MIG generated UCF.  This signal is not used in EDK designs.  This resolves a warning message during platgen. </p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.3 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.3 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">See Revision History tables in Virtex-6 MIG User Guide (UG406).</p>
              </li>

            </ul>
          </td>
        </tr>

        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading"><!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->Changes in v1.03.a,
            introduced in 13.2</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">13.2 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Updated V6 MIG PHYs and GUI to MIG release version 3.8.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">See MIG version 3.8 release notes and documentation for more information
                about changes to MIG, supported FPGA devices, supported memory components, and board design
                information.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR590073&gt;] Added support for 128 bit width memory
                interfaces.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR589977&gt;] Memory calibration moved to top of memory (upper
                bank/row/col bits.)</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR589973&gt;] ECC support added for 72 and 144 bit memory
                interfaces. An AXI4-Lite interface (s_axi_ctrl) has been added to to interface with the ECC.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR593478&gt;] Memry burst mode of 4 or 8 now able to be user
                chosen. Previously DDR2 was fixed to BL4 and DDR3 was fixed to BL8.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Resolved issues:</font>
</pre>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.2 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.2 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.2 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.2 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.2 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">See Revision History tables in Virtex-6 MIG User Guide (UG406).</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR581030&gt;] Added information about the clocking requirements of
                the core.</p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading"><!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->Changes in v1.02.a,
            introduced in 13.1</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">13.1 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Updated V6 MIG PHYs and GUI to MIG release version 3.7.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">See MIG version 3.7 release notes and documentation for more information
                about changes to MIG, supported FPGA devices, supported memory components, and board design
                information.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR584435&gt;][&lt;CR585459&gt;][&lt;CR582446&gt;] Improve timing of
                write command and read valid logic in AXI interface logic.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Resolved issues:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR585689&gt;][&lt;CR586213&gt;] Removed potential combinatorial
                paths between inputs and outputs of the same AXI Interface. Also ensure core can respond properly to an
                AXI transaction issued immediately after reset deassertion.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR579705&gt;][&lt;CR588494&gt;] Support for multiple axi_v6_ddrx
                controllers added. Previously GUI, parameters, and constraints did not support multiple axi_v6_ddrx
                instances in the same EDK design.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.1 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.1 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.1 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.1 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">13.1 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">See Revision History tables in Virtex-6 MIG User Guide (UG406).</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR581030&gt;] Added information about the clocking requirements of
                the core.</p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading"><!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->Changes in v1.01.a,
            introduced in 12.4</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">12.4 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">AXI Read/Write arbitration algorithm modified to improve throughput
                during simultaneous AXI read and write.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">Incremental size reduction and timing improvement.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Resolved issues:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">[&lt;CR573874&gt;] Fix issue where EDK calculated memory clock frequency
                is not passed to the MIG GUI.</p>
              </li>

              <li>
                <p style="margin-bottom: 0in;">[&lt;CR574199&gt;] IODELAY_GRP information passed to IDELAYCTRL elements
                now reflects axi_v6_ddrx instance name.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Multiple AXI V6 DDRx instances cannot be instantiated in the same EDK
                design.</p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.4 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
            <ul>
              <li>
                <p style="margin-bottom: 0in;">Core state updated from Pre-Production to Production status.</p>
              </li>
            </ul>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.4 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.4 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.4 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.4 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>
      </tbody>
    </table>
    <br>
     <br>
     

    <table style="vertical-align: top; text-align: left;" border="0" cellpadding="1" cellspacing="0">
      <tbody>
        <!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td class="GreyBackground">
            <p class="Level1Heading"><!-- BEGIN CHANGELOG FOR New core version --><!--spacer-->Changes in v1.00.a,
            introduced in 12.3</p>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading"><span style=""><font size="2"><font face="Arial">Note: Unless specified,
            limitations and resolved issues affect all previous versions.</font></font></span></p>

            <p class="Level2Heading">12.3 - Changes in VHDL/Verilog/Netlist sources (.vhd, .v, .ngc, .edn)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">New Features:</font>
</pre>

            <ul>
              <li>
                <p style="margin-bottom: 0in;">Initial Core Release.</p>
              </li>
            </ul>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Resolved issues:</font>
</pre>
<pre style="margin-bottom: 0.2in;">
<font face="Arial">Known Issues / Limitations:</font>
</pre>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.3 - Changes in tool interface files (.mpd)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.3 - Changes in tool interface files (.pao)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.3 - Changes in Tcl script files associated with core (.tcl)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.3 - Changes in IP Configuration GUI (.ui)</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>

        <tr>
          <td>
            <p class="Level2Heading">12.3 - Changes in documentation associated with core</p>
            <hr class="whs1">
          </td>
        </tr>

        <tr>
          <td>
          </td>
        </tr>
      </tbody>
    </table>

    <p>Copyright &copy; 1995-2010 Xilinx, Inc. All rights reserved.</p>
  </body>
</html>

