--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml TopTest.twx TopTest.ncd -o TopTest.twr TopTest.pcf -ucf
TopTest.ucf

Design file:              TopTest.ncd
Physical constraint file: TopTest.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn         |    1.496(R)|      SLOW  |   -0.870(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    2.515|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |   10.831|
SW<0>          |LED<1>         |   12.012|
SW<0>          |LED<2>         |   12.405|
SW<0>          |LED<3>         |   12.604|
SW<0>          |LED<4>         |    9.307|
SW<0>          |LED<5>         |    9.709|
SW<0>          |LED<6>         |    9.324|
SW<0>          |LED<7>         |    9.755|
SW<1>          |LED<0>         |   10.808|
SW<1>          |LED<1>         |   11.314|
SW<1>          |LED<2>         |   11.776|
SW<1>          |LED<3>         |   11.322|
SW<1>          |LED<4>         |    9.624|
SW<1>          |LED<5>         |    9.986|
SW<1>          |LED<6>         |    9.711|
SW<1>          |LED<7>         |    9.699|
SW<2>          |LED<0>         |   10.686|
SW<2>          |LED<1>         |   11.461|
SW<2>          |LED<2>         |   11.782|
SW<2>          |LED<3>         |   12.154|
SW<2>          |LED<4>         |    9.681|
SW<2>          |LED<5>         |   10.244|
SW<2>          |LED<6>         |    9.367|
SW<2>          |LED<7>         |   11.728|
---------------+---------------+---------+


Analysis completed Mon May 30 19:32:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 256 MB



