

================================================================
== Vivado HLS Report for 'iiccomm2'
================================================================
* Date:           Tue Aug 21 09:40:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm2
* Solution:       iiccomm2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  500000075|  500000075|  500000075|  500000075|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  500000000|  500000000|         1|          -|          -|  500000000|    no    |
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     814|   1068|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    552|
|Register         |        -|      -|     336|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1150|   1690|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |iiccomm2_AXILiteS_s_axi_U  |iiccomm2_AXILiteS_s_axi  |        0|      0|  302|  488|
    |iiccomm2_iic_m_axi_U       |iiccomm2_iic_m_axi       |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  814| 1068|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ctr_V_fu_829_p2      |     +    |      0|  0|  36|          29|           1|
    |ap_block_state56_io  |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_823_p2        |   icmp   |      0|  0|  18|          29|          27|
    |ap_block_state23_io  |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  70|          60|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  341|         77|    1|         77|
    |ap_sig_ioackin_iic_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_WREADY   |    9|          2|    1|          2|
    |iic_ARADDR                  |   27|          5|   32|        160|
    |iic_AWADDR                  |   38|          7|   32|        224|
    |iic_WDATA                   |   65|         16|   32|        512|
    |iic_blk_n_AR                |    9|          2|    1|          2|
    |iic_blk_n_AW                |    9|          2|    1|          2|
    |iic_blk_n_B                 |    9|          2|    1|          2|
    |iic_blk_n_R                 |    9|          2|    1|          2|
    |iic_blk_n_W                 |    9|          2|    1|          2|
    |p_014_0_i_reg_642           |    9|          2|   29|         58|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  552|        123|  134|       1047|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  76|   0|   76|          0|
    |ap_reg_ioackin_ctrl_reg_outValue_dummy_ack    |   1|   0|    1|          0|
    |ap_reg_ioackin_empty_pirq_outValue_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ioackin_full_pirq_outValue_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_ARREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_AWREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_WREADY                     |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue1_dummy_ack   |   1|   0|    1|          0|
    |iic_addr34_read_reg_854                       |  32|   0|   32|          0|
    |iic_addr_13_read_reg_869                      |  32|   0|   32|          0|
    |iic_addr_15_read_reg_874                      |  32|   0|   32|          0|
    |iic_addr_1_read_reg_849                       |  32|   0|   32|          0|
    |iic_addr_65_read_reg_902                      |  32|   0|   32|          0|
    |iic_addr_67_read_reg_907                      |  32|   0|   32|          0|
    |iic_addr_69_read_reg_912                      |  32|   0|   32|          0|
    |p_014_0_i_reg_642                             |  29|   0|   29|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 336|   0|  336|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   iiccomm2   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   iiccomm2   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   iiccomm2   | return value |
|m_axi_iic_AWVALID       | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWREADY       |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWADDR        | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWID          | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWLEN         | out |    8|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWSIZE        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWBURST       | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWLOCK        | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWCACHE       | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWPROT        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWQOS         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWREGION      | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_AWUSER        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WVALID        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WREADY        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WDATA         | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WSTRB         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WLAST         | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WID           | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_WUSER         | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARVALID       | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARREADY       |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARADDR        | out |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARID          | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARLEN         | out |    8|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARSIZE        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARBURST       | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARLOCK        | out |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARCACHE       | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARPROT        | out |    3|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARQOS         | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARREGION      | out |    4|    m_axi   |      iic     |    pointer   |
|m_axi_iic_ARUSER        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RVALID        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RREADY        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RDATA         |  in |   32|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RLAST         |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RID           |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RUSER         |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_RRESP         |  in |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BVALID        |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BREADY        | out |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BRESP         |  in |    2|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BID           |  in |    1|    m_axi   |      iic     |    pointer   |
|m_axi_iic_BUSER         |  in |    1|    m_axi   |      iic     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

