0.7
2020.2
May  7 2023
15:24:31
E:/FPGA-project/divider_odd/vivado_prj/divider_odd/divider_odd.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/FPGA-project/divider_odd/vivado_prj/divider_odd/divider_odd.srcs/sim_1/new/tb_divider_odd.v,1706621948,verilog,,,,tb_divider_odd,,,,,,,,
E:/FPGA-project/divider_odd/vivado_prj/divider_odd/divider_odd.srcs/sources_1/new/divider_odd.v,1706621712,verilog,,,,divider_even,,,,,,,,
