library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity RAM_1P_Demo is
    port (
        CLOCK_50 : in std_logic;
        KEY : in std_logic_vector(0 downto 0);
        SW : in std_logic_vector(5 downto 0);
        LEDR : out std_logic_vector(7 downto 0);
    )

end RAM_1P_Demo;

architecture structural of RAM_1P_Demo is
    signal s_key, s_sw : std_logic;
    signal s_ledr : std_logic_vector(7 downto 0);

begin

    process(CLOCK_50)

    begin
        if rising_edge(CLOCK_50) then
            s_key <= not KEY(0);
            s_sw <= SW;
        end if;
    end process;

    ram_1p_16_8_inst: entity work.RAM_1P_16_8
      port map (
        clk         => s_key,
        address     => s_sw(3 downto 0),
        writeEnable => s_sw(5),
        writeData   => s_sw(4),
        readData    => s_ledr
      );

    LEDR <= s_ledr;

end structural;
