#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f6d3babee0 .scope module, "CPU_tb" "CPU_tb" 2 7;
 .timescale -12 -12;
v000001f6d3c23b70_0 .net "Branch", 0 0, v000001f6d3c212a0_0;  1 drivers
v000001f6d3c23030_0 .net "Instruction", 15 0, v000001f6d3bb92d0_0;  1 drivers
v000001f6d3c23670_0 .net "MemRead", 0 0, v000001f6d3c21a20_0;  1 drivers
v000001f6d3c22bd0_0 .net "MemWrite", 0 0, v000001f6d3c21c00_0;  1 drivers
v000001f6d3c22e50_0 .net "PC", 3 0, v000001f6d3c20080_0;  1 drivers
v000001f6d3c23350_0 .net "Reg2Loc", 0 0, v000001f6d3c20da0_0;  1 drivers
v000001f6d3c23850_0 .net "RegWrite", 0 0, v000001f6d3c201c0_0;  1 drivers
v000001f6d3c230d0_0 .net "Rx", 3 0, v000001f6d3c23ad0_0;  1 drivers
v000001f6d3c23c10_0 .net "Ry", 3 0, v000001f6d3c235d0_0;  1 drivers
v000001f6d3c23f30_0 .net "Rz", 3 0, v000001f6d3c21200_0;  1 drivers
v000001f6d3c22c70_0 .net "aluResult", 3 0, v000001f6d3c215c0_0;  1 drivers
v000001f6d3c22d10_0 .var "clock", 0 0;
v000001f6d3c22090_0 .net "numRx", 1 0, v000001f6d3c237b0_0;  1 drivers
v000001f6d3c221d0_0 .net "numRy", 1 0, v000001f6d3c20c60_0;  1 drivers
v000001f6d3c22db0_0 .net "numRz", 1 0, v000001f6d3c22130_0;  1 drivers
v000001f6d3c22270_0 .net "readData", 3 0, v000001f6d3c22770_0;  1 drivers
S_000001f6d3bac070 .scope module, "imem" "Instruction_Memory" 2 29, 3 1 0, S_000001f6d3babee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "PC";
    .port_info 1 /OUTPUT 16 "Instruction";
v000001f6d3bb9230 .array "Data", 0 15, 15 0;
v000001f6d3bb92d0_0 .var "Instruction", 15 0;
v000001f6d3bb9370_0 .net "PC", 3 0, v000001f6d3c20080_0;  alias, 1 drivers
E_000001f6d3bc1250 .event anyedge, v000001f6d3bb9370_0;
S_000001f6d3bac200 .scope module, "main" "CPU" 2 49, 4 7 0, S_000001f6d3babee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "Instruction";
    .port_info 2 /INPUT 4 "Rx";
    .port_info 3 /INPUT 4 "Ry";
    .port_info 4 /INPUT 4 "readData";
    .port_info 5 /OUTPUT 1 "Reg2Loc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "MemRead";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 2 "numRx";
    .port_info 11 /OUTPUT 2 "numRy";
    .port_info 12 /OUTPUT 2 "numRz";
    .port_info 13 /OUTPUT 4 "aluResult";
    .port_info 14 /OUTPUT 4 "Rz";
    .port_info 15 /OUTPUT 4 "PC";
v000001f6d3c20120_0 .var "ALUSrc", 0 0;
v000001f6d3c212a0_0 .var "Branch", 0 0;
v000001f6d3c21980_0 .net "Instruction", 15 0, v000001f6d3bb92d0_0;  alias, 1 drivers
v000001f6d3c21de0_0 .var "Jump", 0 0;
v000001f6d3c21a20_0 .var "MemRead", 0 0;
v000001f6d3c21c00_0 .var "MemWrite", 0 0;
v000001f6d3c21e80_0 .var "MemtoReg", 0 0;
v000001f6d3c21f20_0 .var "Opcode", 3 0;
v000001f6d3c20080_0 .var "PC", 3 0;
v000001f6d3c20da0_0 .var "Reg2Loc", 0 0;
v000001f6d3c201c0_0 .var "RegWrite", 0 0;
v000001f6d3c20260_0 .net "Rx", 3 0, v000001f6d3c23ad0_0;  alias, 1 drivers
v000001f6d3c203a0_0 .net "Ry", 3 0, v000001f6d3c235d0_0;  alias, 1 drivers
v000001f6d3c20440_0 .net "Rz", 3 0, v000001f6d3c21200_0;  alias, 1 drivers
v000001f6d3c204e0_0 .var "Uncondbranch", 0 0;
v000001f6d3c20760_0 .var "aluOpcode", 3 0;
v000001f6d3c208a0_0 .net "aluResult", 3 0, v000001f6d3c215c0_0;  alias, 1 drivers
v000001f6d3c209e0_0 .net "branchPC", 3 0, v000001f6d3c210c0_0;  1 drivers
v000001f6d3c20a80_0 .net "branchPCZero", 0 0, v000001f6d3c21ac0_0;  1 drivers
v000001f6d3c22b30_0 .net "clock", 0 0, v000001f6d3c22d10_0;  1 drivers
v000001f6d3c23490_0 .net "nextPC", 3 0, v000001f6d3c21700_0;  1 drivers
v000001f6d3c229f0_0 .net "nextPCZero", 0 0, v000001f6d3c20620_0;  1 drivers
v000001f6d3c22310_0 .net "nextnextPC", 3 0, v000001f6d3c20b20_0;  1 drivers
v000001f6d3c237b0_0 .var "numRx", 1 0;
v000001f6d3c23d50_0 .net "numRy", 1 0, v000001f6d3c20c60_0;  alias, 1 drivers
v000001f6d3c22130_0 .var "numRz", 1 0;
v000001f6d3c238f0_0 .net "readData", 3 0, v000001f6d3c22770_0;  alias, 1 drivers
v000001f6d3c22950_0 .net "tempALUInput2", 3 0, v000001f6d3c20d00_0;  1 drivers
v000001f6d3c23df0_0 .var "tempBranch", 0 0;
o000001f6d3bc8a48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f6d3c23990_0 .net "tempImmediate", 3 0, o000001f6d3bc8a48;  0 drivers
v000001f6d3c23e90_0 .var "tempRx", 1 0;
v000001f6d3c228b0_0 .var "tempRy", 1 0;
v000001f6d3c22a90_0 .net "tempZero", 0 0, v000001f6d3c20580_0;  1 drivers
E_000001f6d3bc0690/0 .event anyedge, v000001f6d3bb92d0_0;
E_000001f6d3bc0690/1 .event posedge, v000001f6d3c22b30_0;
E_000001f6d3bc0690 .event/or E_000001f6d3bc0690/0, E_000001f6d3bc0690/1;
S_000001f6d3b8a310 .scope module, "adderNextPC" "ALU" 4 56, 5 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "aluOpcode";
    .port_info 3 /OUTPUT 4 "aluResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001f6d3c21520_0 .net "A", 3 0, v000001f6d3c20080_0;  alias, 1 drivers
L_000001f6d3c40088 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001f6d3c217a0_0 .net "B", 3 0, L_000001f6d3c40088;  1 drivers
v000001f6d3c20620_0 .var "Zero", 0 0;
L_000001f6d3c400d0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001f6d3c21480_0 .net "aluOpcode", 3 0, L_000001f6d3c400d0;  1 drivers
v000001f6d3c21700_0 .var "aluResult", 3 0;
E_000001f6d3bc04d0 .event anyedge, v000001f6d3c21480_0, v000001f6d3c217a0_0, v000001f6d3bb9370_0;
S_000001f6d3b8a4a0 .scope module, "adderShiftPC" "ALU" 4 58, 5 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "aluOpcode";
    .port_info 3 /OUTPUT 4 "aluResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001f6d3c20f80_0 .net "A", 3 0, v000001f6d3c20080_0;  alias, 1 drivers
v000001f6d3c20bc0_0 .net "B", 3 0, o000001f6d3bc8a48;  alias, 0 drivers
v000001f6d3c21ac0_0 .var "Zero", 0 0;
L_000001f6d3c40118 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001f6d3c21ca0_0 .net "aluOpcode", 3 0, L_000001f6d3c40118;  1 drivers
v000001f6d3c210c0_0 .var "aluResult", 3 0;
E_000001f6d3bc0590 .event anyedge, v000001f6d3c21ca0_0, v000001f6d3c20bc0_0, v000001f6d3bb9370_0;
S_000001f6d3ba60d0 .scope module, "alu" "ALU" 4 54, 5 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "aluOpcode";
    .port_info 3 /OUTPUT 4 "aluResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001f6d3c206c0_0 .net "A", 3 0, v000001f6d3c23ad0_0;  alias, 1 drivers
v000001f6d3c20ee0_0 .net "B", 3 0, v000001f6d3c235d0_0;  alias, 1 drivers
v000001f6d3c20580_0 .var "Zero", 0 0;
v000001f6d3c20940_0 .net "aluOpcode", 3 0, v000001f6d3c20760_0;  1 drivers
v000001f6d3c215c0_0 .var "aluResult", 3 0;
E_000001f6d3bc05d0 .event anyedge, v000001f6d3c20940_0, v000001f6d3c20ee0_0, v000001f6d3c206c0_0;
S_000001f6d3ba6260 .scope module, "mux1" "PCMux" 4 46, 6 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "nextPC";
    .port_info 1 /INPUT 4 "branchPC";
    .port_info 2 /INPUT 1 "Jump";
    .port_info 3 /OUTPUT 4 "nextnextPC";
v000001f6d3c21020_0 .net "Jump", 0 0, v000001f6d3c21de0_0;  1 drivers
v000001f6d3c21340_0 .net "branchPC", 3 0, v000001f6d3c210c0_0;  alias, 1 drivers
v000001f6d3c21160_0 .net "nextPC", 3 0, v000001f6d3c21700_0;  alias, 1 drivers
v000001f6d3c20b20_0 .var "nextnextPC", 3 0;
E_000001f6d3bc0750 .event anyedge, v000001f6d3c20b20_0, v000001f6d3c21020_0, v000001f6d3c210c0_0, v000001f6d3c21700_0;
S_000001f6d3ba63f0 .scope module, "mux2" "RegisterMux" 4 48, 7 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "input1";
    .port_info 1 /INPUT 2 "input2";
    .port_info 2 /INPUT 1 "Reg2Loc";
    .port_info 3 /OUTPUT 2 "out";
v000001f6d3c21b60_0 .net "Reg2Loc", 0 0, v000001f6d3c20da0_0;  alias, 1 drivers
v000001f6d3c213e0_0 .net "input1", 1 0, v000001f6d3c23e90_0;  1 drivers
v000001f6d3c21660_0 .net "input2", 1 0, v000001f6d3c228b0_0;  1 drivers
v000001f6d3c20c60_0 .var "out", 1 0;
E_000001f6d3bc0990 .event anyedge, v000001f6d3c21b60_0, v000001f6d3c21660_0, v000001f6d3c213e0_0;
S_000001f6d3ba6940 .scope module, "mux3" "ALUMux" 4 50, 8 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "input1";
    .port_info 1 /INPUT 4 "input2";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 4 "out";
v000001f6d3c21840_0 .net "ALUSrc", 0 0, v000001f6d3c20120_0;  1 drivers
v000001f6d3c20e40_0 .net "input1", 3 0, v000001f6d3c235d0_0;  alias, 1 drivers
v000001f6d3c20800_0 .net "input2", 3 0, o000001f6d3bc8a48;  alias, 0 drivers
v000001f6d3c20d00_0 .var "out", 3 0;
E_000001f6d3bc06d0 .event anyedge, v000001f6d3c20d00_0, v000001f6d3c21840_0, v000001f6d3c20bc0_0, v000001f6d3c20ee0_0;
S_000001f6d3ba6ad0 .scope module, "mux4" "DataMemMux" 4 52, 9 1 0, S_000001f6d3bac200;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "readData";
    .port_info 1 /INPUT 4 "aluResult";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 4 "out";
v000001f6d3c20300_0 .net "MemtoReg", 0 0, v000001f6d3c21e80_0;  1 drivers
v000001f6d3c218e0_0 .net "aluResult", 3 0, v000001f6d3c215c0_0;  alias, 1 drivers
v000001f6d3c21200_0 .var "out", 3 0;
v000001f6d3c21d40_0 .net "readData", 3 0, v000001f6d3c22770_0;  alias, 1 drivers
E_000001f6d3bc0b10 .event anyedge, v000001f6d3c21200_0, v000001f6d3c20300_0, v000001f6d3c215c0_0, v000001f6d3c21d40_0;
S_000001f6d3ba6c60 .scope module, "mem3" "Data_Memory" 2 41, 10 1 0, S_000001f6d3babee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 4 "writeData";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 4 "readData";
v000001f6d3c23530 .array "Data", 0 15, 3 0;
v000001f6d3c233f0_0 .net "MemRead", 0 0, v000001f6d3c21a20_0;  alias, 1 drivers
v000001f6d3c23a30_0 .net "MemWrite", 0 0, v000001f6d3c21c00_0;  alias, 1 drivers
v000001f6d3c23cb0_0 .net "address", 3 0, v000001f6d3c215c0_0;  alias, 1 drivers
v000001f6d3c22770_0 .var "readData", 3 0;
v000001f6d3c224f0_0 .net "writeData", 3 0, v000001f6d3c235d0_0;  alias, 1 drivers
E_000001f6d3bc0810 .event anyedge, v000001f6d3c21c00_0, v000001f6d3c21a20_0, v000001f6d3c20ee0_0, v000001f6d3c215c0_0;
S_000001f6d3b890e0 .scope module, "rmem" "Registers" 2 31, 11 1 0, S_000001f6d3babee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "numRx";
    .port_info 1 /INPUT 2 "numRy";
    .port_info 2 /INPUT 2 "numRz";
    .port_info 3 /INPUT 4 "Rz";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 4 "Rx";
    .port_info 6 /OUTPUT 4 "Ry";
v000001f6d3c23170 .array "Data", 0 3, 3 0;
v000001f6d3c22810_0 .net "RegWrite", 0 0, v000001f6d3c201c0_0;  alias, 1 drivers
v000001f6d3c23ad0_0 .var "Rx", 3 0;
v000001f6d3c235d0_0 .var "Ry", 3 0;
v000001f6d3c23210_0 .net "Rz", 3 0, v000001f6d3c21200_0;  alias, 1 drivers
v000001f6d3c22630_0 .net "numRx", 1 0, v000001f6d3c237b0_0;  alias, 1 drivers
v000001f6d3c232b0_0 .net "numRy", 1 0, v000001f6d3c20c60_0;  alias, 1 drivers
v000001f6d3c23710_0 .net "numRz", 1 0, v000001f6d3c22130_0;  alias, 1 drivers
E_000001f6d3bc0850/0 .event anyedge, v000001f6d3c201c0_0, v000001f6d3c21200_0, v000001f6d3c22130_0, v000001f6d3c20c60_0;
E_000001f6d3bc0850/1 .event anyedge, v000001f6d3c237b0_0;
E_000001f6d3bc0850 .event/or E_000001f6d3bc0850/0, E_000001f6d3bc0850/1;
    .scope S_000001f6d3bac070;
T_0 ;
    %wait E_000001f6d3bc1250;
    %load/vec4 v000001f6d3bb9370_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001f6d3bb9230, 4;
    %store/vec4 v000001f6d3bb92d0_0, 0, 16;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f6d3b890e0;
T_1 ;
    %wait E_000001f6d3bc0850;
    %load/vec4 v000001f6d3c22630_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001f6d3c23170, 4;
    %store/vec4 v000001f6d3c23ad0_0, 0, 4;
    %load/vec4 v000001f6d3c232b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001f6d3c23170, 4;
    %store/vec4 v000001f6d3c235d0_0, 0, 4;
    %load/vec4 v000001f6d3c22810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001f6d3c23210_0;
    %load/vec4 v000001f6d3c23710_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v000001f6d3c23170, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f6d3ba6c60;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6d3c23530, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6d3c23530, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6d3c23530, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6d3c23530, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6d3c23530, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001f6d3ba6c60;
T_3 ;
    %wait E_000001f6d3bc0810;
    %load/vec4 v000001f6d3c23a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001f6d3c224f0_0;
    %load/vec4 v000001f6d3c23cb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001f6d3c23530, 4, 0;
T_3.0 ;
    %load/vec4 v000001f6d3c233f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001f6d3c23cb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001f6d3c23530, 4;
    %store/vec4 v000001f6d3c22770_0, 0, 4;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f6d3ba6260;
T_4 ;
    %wait E_000001f6d3bc0750;
    %load/vec4 v000001f6d3c21020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001f6d3c21160_0;
    %store/vec4 v000001f6d3c20b20_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f6d3c21340_0;
    %store/vec4 v000001f6d3c20b20_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f6d3ba63f0;
T_5 ;
    %wait E_000001f6d3bc0990;
    %load/vec4 v000001f6d3c21b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001f6d3c213e0_0;
    %store/vec4 v000001f6d3c20c60_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f6d3c21660_0;
    %store/vec4 v000001f6d3c20c60_0, 0, 2;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f6d3ba6940;
T_6 ;
    %wait E_000001f6d3bc06d0;
    %load/vec4 v000001f6d3c21840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001f6d3c20e40_0;
    %store/vec4 v000001f6d3c20d00_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f6d3c20800_0;
    %store/vec4 v000001f6d3c20d00_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f6d3ba6ad0;
T_7 ;
    %wait E_000001f6d3bc0b10;
    %load/vec4 v000001f6d3c20300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001f6d3c218e0_0;
    %store/vec4 v000001f6d3c21200_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f6d3c21d40_0;
    %store/vec4 v000001f6d3c21200_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f6d3ba60d0;
T_8 ;
    %wait E_000001f6d3bc05d0;
    %load/vec4 v000001f6d3c20940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %and;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %or;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %add;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %mul;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %div;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %sub;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001f6d3c206c0_0;
    %load/vec4 v000001f6d3c20ee0_0;
    %or;
    %inv;
    %store/vec4 v000001f6d3c215c0_0, 0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v000001f6d3c215c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20580_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20580_0, 0, 1;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f6d3b8a310;
T_9 ;
    %wait E_000001f6d3bc04d0;
    %load/vec4 v000001f6d3c21480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %and;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %or;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %add;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %mul;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %div;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %sub;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000001f6d3c21520_0;
    %load/vec4 v000001f6d3c217a0_0;
    %or;
    %inv;
    %store/vec4 v000001f6d3c21700_0, 0, 4;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v000001f6d3c21700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20620_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20620_0, 0, 1;
T_9.9 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f6d3b8a4a0;
T_10 ;
    %wait E_000001f6d3bc0590;
    %load/vec4 v000001f6d3c21ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %and;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %or;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %add;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %mul;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %div;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %sub;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v000001f6d3c20f80_0;
    %load/vec4 v000001f6d3c20bc0_0;
    %or;
    %inv;
    %store/vec4 v000001f6d3c210c0_0, 0, 4;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v000001f6d3c210c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c21ac0_0, 0, 1;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21ac0_0, 0, 1;
T_10.9 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f6d3bac200;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f6d3c20080_0, 0, 4;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %load/vec4 v000001f6d3c22a90_0;
    %load/vec4 v000001f6d3c212a0_0;
    %and;
    %store/vec4 v000001f6d3c23df0_0, 0, 1;
    %load/vec4 v000001f6d3c204e0_0;
    %load/vec4 v000001f6d3c23df0_0;
    %or;
    %store/vec4 v000001f6d3c21de0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f6d3bac200;
T_12 ;
    %wait E_000001f6d3bc0690;
    %load/vec4 v000001f6d3c21de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000001f6d3c22310_0;
    %assign/vec4 v000001f6d3c20080_0, 1;
T_12.0 ;
    %load/vec4 v000001f6d3c21980_0;
    %parti/s 4, 12, 5;
    %store/vec4 v000001f6d3c21f20_0, 0, 4;
    %load/vec4 v000001f6d3c21980_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001f6d3c23e90_0, 0, 2;
    %load/vec4 v000001f6d3c21980_0;
    %parti/s 2, 4, 4;
    %store/vec4 v000001f6d3c228b0_0, 0, 2;
    %load/vec4 v000001f6d3c21980_0;
    %parti/s 2, 2, 3;
    %store/vec4 v000001f6d3c237b0_0, 0, 2;
    %load/vec4 v000001f6d3c21980_0;
    %parti/s 2, 4, 4;
    %store/vec4 v000001f6d3c22130_0, 0, 2;
    %load/vec4 v000001f6d3c21f20_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001f6d3c21f20_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000001f6d3c21f20_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f6d3c20760_0, 0, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v000001f6d3c21f20_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f6d3c20760_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v000001f6d3c21f20_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f6d3c20760_0, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v000001f6d3c21f20_0;
    %assign/vec4 v000001f6d3c20760_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c204e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6d3c201c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c21c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c20120_0, 0, 1;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
    %load/vec4 v000001f6d3c22a90_0;
    %load/vec4 v000001f6d3c212a0_0;
    %and;
    %store/vec4 v000001f6d3c23df0_0, 0, 1;
    %load/vec4 v000001f6d3c204e0_0;
    %load/vec4 v000001f6d3c23df0_0;
    %or;
    %store/vec4 v000001f6d3c21de0_0, 0, 1;
    %load/vec4 v000001f6d3c21de0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v000001f6d3c22310_0;
    %assign/vec4 v000001f6d3c20080_0, 1;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f6d3babee0;
T_13 ;
    %vpi_call 2 69 "$dumpfile", "CPU_tb.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f6d3babee0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6d3c22d10_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001f6d3babee0;
T_14 ;
    %delay 1, 0;
    %load/vec4 v000001f6d3c22d10_0;
    %inv;
    %store/vec4 v000001f6d3c22d10_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./Instruction_Memory.v";
    "./CPU.v";
    "./ALU.v";
    "./PCMux.v";
    "./RegisterMux.v";
    "./ALUMux.v";
    "./DataMemMux.v";
    "./Data_Memory.v";
    "./Registers.v";
