Vivado Simulator 2018.3
Time resolution is 1 ps
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

[00000000]------INSTRUCTION----------------------------
         6 - A(REG[10]) -  00000000, B(REG[10]) -  00000000

         6 - REG[10] <- 0000ffe0
[00000004]------INSTRUCTION----------------------------
        10 - A(REG[11]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 0000ffe4
[00000008]------INSTRUCTION----------------------------
        14 - A(REG[12]) -  00000000, B(REG[12]) -  00000000

        14 - REG[12] <- 0000ffe8
       140 - mem[0003ffc] -  xxxxxxxx

[0000000c]------INSTRUCTION----------------------------
        18 - A(REG[20]) -  00000000, B(REG[20]) -  00000000

        18 - REG[20] <- 0000fff0
       180 - mem[0003ffd] -  xxxxxxxx

[00000010]------INSTRUCTION----------------------------
        22 - A(REG[21]) -  00000000, B(REG[21]) -  00000000

        22 - REG[21] <- 0000fff4
       220 - mem[0003ffe] -  xxxxxxxx

[00000014]------INSTRUCTION----------------------------
        26 - A(REG[22]) -  00000000, B(REG[22]) -  00000000

        26 - REG[22] <- 0000fff8
       260 - mem[0003fff] -  xxxxxxxx

[00000018]------INSTRUCTION----------------------------
        30 - A(REG[23]) -  00000000, B(REG[23]) -  00000000

        30 - REG[23] <- 0000fffc
[0000001c]------INSTRUCTION----------------------------
        34 - A(REG[24]) -  00000000, B(REG[24]) -  00000000

        34 - REG[24] <- 0000ffff
[00000020]------INSTRUCTION----------------------------
        38 - A(REG[10]) -  0000ffe0, B(REG[ 1]) -  00000000

        38 - REG[ 1] <- 00000007
[00000024]------INSTRUCTION----------------------------
        42 - A(REG[11]) -  0000ffe4, B(REG[ 2]) -  00000000

        42 - REG[ 2] <- 0000000x
[00000028]------INSTRUCTION----------------------------
        46 - A(REG[12]) -  0000ffe8, B(REG[ 3]) -  00000000

        46 - REG[ 3] <- 0000000x
       460 - mem[0003ffc] -  xxxxxxxx

[0000002c]------INSTRUCTION----------------------------
        50 - A(REG[20]) -  0000fff0, B(REG[ 1]) -  00000007

       500 - mem[0003ffd] -  xxxxxxxx

[00000030]------INSTRUCTION----------------------------
        54 - A(REG[21]) -  0000fff4, B(REG[ 2]) -  0000000x

       540 - mem[0003ffe] -  xxxxxxxx

[00000034]------INSTRUCTION----------------------------
        58 - A(REG[22]) -  0000fff8, B(REG[ 3]) -  0000000x

       580 - mem[0000000] -  00000000

[0000001c]------INSTRUCTION----------------------------
        62 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

[00000020]------INSTRUCTION----------------------------
        66 - A(REG[10]) -  0000ffe0, B(REG[ 1]) -  00000007

        66 - REG[ 1] <- 0000000a
[00000024]------INSTRUCTION----------------------------
        70 - A(REG[11]) -  0000ffe4, B(REG[ 2]) -  0000000x

        70 - REG[ 2] <- 0000000x
[00000028]------INSTRUCTION----------------------------
        74 - A(REG[12]) -  0000ffe8, B(REG[ 3]) -  0000000x

        74 - REG[ 3] <- 0000000x
       740 - mem[0003ffc] -  xxxxxxxx

[0000002c]------INSTRUCTION----------------------------
        78 - A(REG[20]) -  0000fff0, B(REG[ 1]) -  0000000a

       780 - mem[0003ffd] -  xxxxxxxx

[00000030]------INSTRUCTION----------------------------
        82 - A(REG[21]) -  0000fff4, B(REG[ 2]) -  0000000x

       820 - mem[0003ffe] -  xxxxxxxx

[00000034]------INSTRUCTION----------------------------
        86 - A(REG[22]) -  0000fff8, B(REG[ 3]) -  0000000x

       860 - mem[0000000] -  00000000

[0000001c]------INSTRUCTION----------------------------
        90 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

[00000020]------INSTRUCTION----------------------------
        94 - A(REG[10]) -  0000ffe0, B(REG[ 1]) -  0000000a

        94 - REG[ 1] <- 0000000a
[00000024]------INSTRUCTION----------------------------
        98 - A(REG[11]) -  0000ffe4, B(REG[ 2]) -  0000000x

        98 - REG[ 2] <- 0000000x
