// Seed: 393529005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_5;
  type_7(
      1'b0 + id_3, id_2, id_1
  );
  assign id_3 = 1'b0;
endmodule
