Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Feb  1 13:53:07 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_algorithm_control_sets_placed.rpt
| Design       : axi_algorithm
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           30 |
| Yes          | No                    | No                     |             512 |          144 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+-----------------------------------------------------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  ap_clk      |                                        | Block_arrayctor_loop_U0/ap_sync_reg_channel_write_dedo1_0_V_reg |                2 |              4 |
|  ap_clk      | Block_arrayctor_loop_U0/E[0]           |                                                                 |                7 |             32 |
|  ap_clk      | Block_arrayctor_loop_U0/q1_reg[31][0]  |                                                                 |                9 |             32 |
|  ap_clk      | Block_arrayctor_loop_U0/ce             |                                                                 |                4 |             32 |
|  ap_clk      | Block_arrayctor_loop_U0/ce_0           |                                                                 |                4 |             32 |
|  ap_clk      | Block_arrayctor_loop_U0/ce_1           |                                                                 |                4 |             32 |
|  ap_clk      | Block_arrayctor_loop_U0/ce_2           |                                                                 |                4 |             32 |
|  ap_clk      | read_data_U0/input_data_V_0_load_B     |                                                                 |                8 |             32 |
|  ap_clk      | read_data_U0/input_data_V_0_load_A     |                                                                 |                6 |             32 |
|  ap_clk      | read_data_U0/q0_reg[31][0]             |                                                                 |               19 |             32 |
|  ap_clk      | read_data_U0/q0_reg[31]_0[0]           |                                                                 |               15 |             32 |
|  ap_clk      | write_data_U0/output_data_V_1_load_A   |                                                                 |                8 |             32 |
|  ap_clk      | write_data_U0/output_data_V_1_load_B   |                                                                 |                8 |             32 |
|  ap_clk      | write_data23_U0/output_data_V_1_load_A |                                                                 |                9 |             32 |
|  ap_clk      | write_data23_U0/output_data_V_1_load_B |                                                                 |                8 |             32 |
|  ap_clk      | write_data22_U0/output_data_V_1_load_A |                                                                 |                7 |             32 |
|  ap_clk      | write_data22_U0/output_data_V_1_load_B |                                                                 |                8 |             32 |
|  ap_clk      | write_data21_U0/output_data_V_1_load_A |                                                                 |               10 |             32 |
|  ap_clk      | write_data21_U0/output_data_V_1_load_B |                                                                 |                8 |             32 |
|  ap_clk      |                                        |                                                                 |               24 |             49 |
|  ap_clk      | Block_arrayctor_loop_U0/Q[0]           |                                                                 |               14 |             64 |
|  ap_clk      | read_data_U0/p_0_in                    |                                                                 |                8 |             64 |
|  ap_clk      | read_data_U0/p_0_in_0                  |                                                                 |                8 |             64 |
|  ap_clk      |                                        | write_data_U0/SR[0]                                             |               28 |             69 |
+--------------+----------------------------------------+-----------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 16+    |                    23 |
+--------+-----------------------+


