{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:30:09 2019 " "Info: Processing started: Fri May 17 18:30:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxlocontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxlocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLOControl " "Info: Found entity 1: MuxLOControl" {  } { { "MuxLOControl.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxLOControl.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmem.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMem " "Info: Found entity 1: MuxMem" {  } { { "MuxMem.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMem.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshiftamt.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxshiftamt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftAmt " "Info: Found entity 1: MuxShiftAmt" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshiftsrc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxshiftsrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDST " "Info: Found entity 1: MuxDST" {  } { { "MuxDST.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 CPU.sv(237) " "Warning (10229): Verilog HDL Expression warning at CPU.sv(237): truncated literal to match 1 bits" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.sv(93) " "Warning (10268): Verilog HDL information at ControlUnit.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset ControlUnit.sv(3) " "Info (10281): Verilog HDL Declaration information at ControlUnit.sv(3): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxiord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIord " "Info: Found entity 1: MuxIord" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmemtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoadBox " "Info: Found entity 1: LoadBox" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multi.sv(14) " "Warning (10268): Verilog HDL information at Multi.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Info: Found entity 1: Multi" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MultA CPU.sv(15) " "Warning (10034): Output port \"MultA\" at CPU.sv(15) has no driver" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MultB CPU.sv(17) " "Warning (10034): Output port \"MultB\" at CPU.sv(17) has no driver" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "CPU.sv" "ControlUnit" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(120) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(120): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(143) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(143): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(166) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(166): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(189) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(189): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(212) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(212): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(231) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(231): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(268) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(268): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(292) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(292): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(316) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(316): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(340) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(340): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(364) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(364): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(388) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(388): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(412) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(412): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(436) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(436): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(460) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(460): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(484) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(484): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(508) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(508): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(532) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(532): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(556) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(556): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(580) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(580): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(604) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(604): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(628) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(628): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(652) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(652): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(676) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(676): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(700) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(700): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(724) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(724): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(748) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(748): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(772) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(772): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(797) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(797): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(824) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(824): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(849) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(849): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(872) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(872): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(901) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(901): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(924) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(924): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(953) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(953): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(976) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(976): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1005) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1005): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1028) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1028): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1058) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1058): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1082) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1082): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(1085) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(1085): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1110) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1110): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1134) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1134): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1158) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1158): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1182) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1182): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1206) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1206): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1231) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1231): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ControlUnit.sv(1235) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1235): truncated value with size 32 to match size of target (6)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1261) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1261): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1285) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1285): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1309) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1309): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1333) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1333): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1357) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1357): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ControlUnit.sv(100) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(100): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MultControl ControlUnit.sv(100) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(100): inferring latch(es) for variable \"MultControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador ControlUnit.sv(100) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(100): inferring latch(es) for variable \"contador\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[0\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[0\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[1\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[1\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[2\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[2\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[3\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[3\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[4\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[4\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[5\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[5\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MultControl ControlUnit.sv(100) " "Info (10041): Inferred latch for \"MultControl\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Mult ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Mult\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lui2 ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Lui2\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lui ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Lui\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSaveb ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LSaveb\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSaveh ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LSaveh\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSave ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LSave\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LGet ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LGet\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lw ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Lw\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BleCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BleCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Ble ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Ble\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BgtCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BgtCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Bgt ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Bgt\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BneCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BneCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Bne ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Bne\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BeqCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BeqCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Beq ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Beq\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Addiu ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Addiu\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.OverflowExc ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.OverflowExc\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Slt ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Slt\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SrlWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SrlWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SrlOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SrlOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Srl ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Srl\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SravWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SravWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SravOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SravOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Srav ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Srav\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllvOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllvOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SraWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SraWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SraOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SraOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sra ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sra\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllvWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllvWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sllv ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sllv\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sll ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sll\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Jr ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Jr\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Rte ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Rte\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInPC ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WriteInPC\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Break ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Break\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sub ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sub\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.And ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.And\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WaitMemRead2 ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WaitMemRead2\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInRegAddi ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WriteInRegAddi\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Addi ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Addi\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Wait ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Wait\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WriteInReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Add ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Add\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Decode ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Decode\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WaitMemRead ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WaitMemRead\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Start ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Start\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:MuxALUSrcA " "Info: Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:MuxALUSrcA\"" {  } { { "CPU.sv" "MuxALUSrcA" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcA.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcA.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcA.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcA.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:MuxALUSrcB " "Info: Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:MuxALUSrcB\"" {  } { { "CPU.sv" "MuxALUSrcB" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcB.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcB.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcB.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(14): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcB.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(15): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxALUSrcB.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(16): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxALUSrcB.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(17): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcB.sv(11) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.sv(11): incomplete case statement has no default case item" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxALUSrcB.sv(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.sv(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.sv" "MuxPCSource" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxPCSource.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxPCSource.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxPCSource.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxPCSource.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxPCSource.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxPCSource.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(15): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxPCSource.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.sv(9): incomplete case statement has no default case item" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxPCSource.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "CPU.sv" "ULA" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "CPU.sv" "Memoria" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 172 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:InstructionRegister " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:InstructionRegister\"" {  } { { "CPU.sv" "InstructionRegister" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIord MuxIord:MuxIord " "Info: Elaborating entity \"MuxIord\" for hierarchy \"MuxIord:MuxIord\"" {  } { { "CPU.sv" "MuxIord" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxIord.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxIord.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxIord.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(11): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxIord.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(12): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxIord.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(13): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxIord.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(14): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxIord.sv(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxIord.sv(8): incomplete case statement has no default case item" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxIord.sv(7) " "Warning (10240): Verilog HDL Always Construct warning at MuxIord.sv(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:MuxMemToReg " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:MuxMemToReg\"" {  } { { "CPU.sv" "MuxMemToReg" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxMemToReg.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxMemToReg.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxMemToReg.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxMemToReg.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxMemToReg.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxMemToReg.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(16): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G MuxMemToReg.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H MuxMemToReg.sv(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(18): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemToReg.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.sv(9): incomplete case statement has no default case item" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxMemToReg.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:MuxRegDst " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:MuxRegDst\"" {  } { { "CPU.sv" "MuxRegDst" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxRegDst.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxRegDst.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxRegDst.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxRegDst.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BancoRegistradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BancoRegistradores\"" {  } { { "CPU.sv" "BancoRegistradores" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RegDesloc " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RegDesloc\"" {  } { { "CPU.sv" "RegDesloc" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.sv" "MuxShiftSrc" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxShiftSrc.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxShiftSrc.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftAmt MuxShiftAmt:MuxShiftAmt " "Info: Elaborating entity \"MuxShiftAmt\" for hierarchy \"MuxShiftAmt:MuxShiftAmt\"" {  } { { "CPU.sv" "MuxShiftAmt" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxShiftAmt.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxShiftAmt.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadBox LoadBox:LoadBox " "Info: Elaborating entity \"LoadBox\" for hierarchy \"LoadBox:LoadBox\"" {  } { { "CPU.sv" "LoadBox" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(8) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(8): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadBox.sv(7) " "Warning (10270): Verilog HDL Case Statement warning at LoadBox.sv(7): incomplete case statement has no default case item" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LoadBox.sv(6) " "Warning (10240): Verilog HDL Always Construct warning at LoadBox.sv(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[0\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[1\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[2\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[3\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[4\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[5\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[6\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[7\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[8\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[9\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[10\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[11\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[12\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[13\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[14\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[15\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[16\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[17\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[18\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[19\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[20\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[21\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[22\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[23\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[24\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[25\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[26\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[27\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[28\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[29\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[30\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[31\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi Multi:Multi " "Info: Elaborating entity \"Multi\" for hierarchy \"Multi:Multi\"" {  } { { "CPU.sv" "Multi" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 301 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 32 Multi.sv(29) " "Warning (10230): Verilog HDL assignment warning at Multi.sv(29): truncated value with size 65 to match size of target (32)" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Multi.sv(42) " "Warning (10230): Verilog HDL assignment warning at Multi.sv(42): truncated value with size 32 to match size of target (6)" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[2\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[2\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[3\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[3\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[4\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[4\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[5\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[5\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[6\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[6\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[7\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[7\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[1\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[1\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[0\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[0\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[1\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[1\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[3\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[3\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[4\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[4\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[5\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[5\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[6\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[6\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[7\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[7\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[8\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[8\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[9\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[9\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[10\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[10\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[11\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[11\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[12\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[12\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[13\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[13\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[14\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[14\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[15\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[15\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[16\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[16\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[17\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[17\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[18\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[18\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[19\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[19\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[20\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[20\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[21\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[21\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[22\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[22\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[23\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[23\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[24\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[24\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[25\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[25\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[26\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[26\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[27\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[27\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[28\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[28\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[29\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[29\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[30\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[30\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[31\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[31\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[31\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[31\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[0\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[0\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[1\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[1\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[3\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[3\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[4\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[4\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[5\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[5\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[6\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[6\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[7\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[7\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[8\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[8\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[9\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[9\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[10\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[10\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[11\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[11\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[12\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[12\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[13\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[13\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[14\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[14\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[15\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[15\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[16\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[16\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[17\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[17\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[18\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[18\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[19\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[19\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[20\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[20\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[21\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[21\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[22\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[22\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[23\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[23\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[24\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[24\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[25\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[25\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[26\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[26\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[27\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[27\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[28\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[28\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[29\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[29\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[30\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[30\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[0\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[0\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[1\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[1\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[2\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[2\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[3\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[3\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[4\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[4\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[5\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[5\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[6\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[6\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[7\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[7\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[8\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[8\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[9\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[9\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[10\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[10\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[11\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[11\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[12\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[12\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[13\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[13\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[14\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[14\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[15\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[15\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[16\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[16\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[17\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[17\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[18\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[18\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[19\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[19\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[20\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[20\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[21\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[21\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[22\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[22\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[23\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[23\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[24\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[24\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[25\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[25\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[26\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[26\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[27\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[27\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[28\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[28\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[29\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[29\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[30\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[30\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[31\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[31\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[0\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[0\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[1\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[1\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[2\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[2\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[3\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[3\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[4\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[4\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[5\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[5\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[6\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[6\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[7\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[7\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[8\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[8\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[9\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[9\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[10\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[10\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[11\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[11\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[12\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[12\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[13\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[13\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[14\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[14\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[15\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[15\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[16\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[16\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[17\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[17\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[18\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[18\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[19\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[19\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[20\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[20\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[21\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[21\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[22\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[22\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[23\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[23\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[24\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[24\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[25\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[25\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[26\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[26\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[27\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[27\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[28\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[28\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[29\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[29\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[30\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[30\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[31\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[31\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Add_3148 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Add_3148 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.And_2978 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.And_2978 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Break_2918 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Break_2918 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Rte_2860 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Rte_2860 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sll_2800 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sll_2800 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sllv_2742 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sllv_2742 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sra_2684 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sra_2684 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Srl_2456 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Srl_2456 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Beq_2284 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Beq_2284 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Bne_2228 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Bne_2228 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Bgt_2172 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Bgt_2172 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Ble_2116 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Ble_2116 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Lw_2060 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Lw_2060 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSave_2004 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSave_2004 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSaveb_1944 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSaveb_1944 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Srav_2542 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Srav_2542 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Addiu_2312 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Addiu_2312 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSaveh_1974 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSaveh_1974 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Addi_3062 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Addi_3062 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Jr_2830 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Jr_2830 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Slt_2370 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Slt_2370 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Lui_1914 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Lui_1914 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Mult_1858 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Mult_1858 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sub_2948 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sub_2948 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[6\] GND " "Warning (13410): Pin \"stateout\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultHi\[31\] GND " "Warning (13410): Pin \"MultHi\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[0\] GND " "Warning (13410): Pin \"MultA\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[1\] GND " "Warning (13410): Pin \"MultA\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[2\] GND " "Warning (13410): Pin \"MultA\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[3\] GND " "Warning (13410): Pin \"MultA\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[4\] GND " "Warning (13410): Pin \"MultA\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[5\] GND " "Warning (13410): Pin \"MultA\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[6\] GND " "Warning (13410): Pin \"MultA\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[7\] GND " "Warning (13410): Pin \"MultA\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[8\] GND " "Warning (13410): Pin \"MultA\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[9\] GND " "Warning (13410): Pin \"MultA\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[10\] GND " "Warning (13410): Pin \"MultA\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[11\] GND " "Warning (13410): Pin \"MultA\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[12\] GND " "Warning (13410): Pin \"MultA\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[13\] GND " "Warning (13410): Pin \"MultA\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[14\] GND " "Warning (13410): Pin \"MultA\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[15\] GND " "Warning (13410): Pin \"MultA\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[16\] GND " "Warning (13410): Pin \"MultA\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[17\] GND " "Warning (13410): Pin \"MultA\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[18\] GND " "Warning (13410): Pin \"MultA\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[19\] GND " "Warning (13410): Pin \"MultA\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[20\] GND " "Warning (13410): Pin \"MultA\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[21\] GND " "Warning (13410): Pin \"MultA\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[22\] GND " "Warning (13410): Pin \"MultA\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[23\] GND " "Warning (13410): Pin \"MultA\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[24\] GND " "Warning (13410): Pin \"MultA\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[25\] GND " "Warning (13410): Pin \"MultA\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[26\] GND " "Warning (13410): Pin \"MultA\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[27\] GND " "Warning (13410): Pin \"MultA\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[28\] GND " "Warning (13410): Pin \"MultA\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[29\] GND " "Warning (13410): Pin \"MultA\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[30\] GND " "Warning (13410): Pin \"MultA\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[31\] GND " "Warning (13410): Pin \"MultA\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[0\] GND " "Warning (13410): Pin \"MultB\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[1\] GND " "Warning (13410): Pin \"MultB\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[2\] GND " "Warning (13410): Pin \"MultB\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[3\] GND " "Warning (13410): Pin \"MultB\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[4\] GND " "Warning (13410): Pin \"MultB\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[5\] GND " "Warning (13410): Pin \"MultB\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[6\] GND " "Warning (13410): Pin \"MultB\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[7\] GND " "Warning (13410): Pin \"MultB\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[8\] GND " "Warning (13410): Pin \"MultB\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[9\] GND " "Warning (13410): Pin \"MultB\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[10\] GND " "Warning (13410): Pin \"MultB\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[11\] GND " "Warning (13410): Pin \"MultB\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[12\] GND " "Warning (13410): Pin \"MultB\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[13\] GND " "Warning (13410): Pin \"MultB\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[14\] GND " "Warning (13410): Pin \"MultB\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[15\] GND " "Warning (13410): Pin \"MultB\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[16\] GND " "Warning (13410): Pin \"MultB\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[17\] GND " "Warning (13410): Pin \"MultB\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[18\] GND " "Warning (13410): Pin \"MultB\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[19\] GND " "Warning (13410): Pin \"MultB\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[20\] GND " "Warning (13410): Pin \"MultB\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[21\] GND " "Warning (13410): Pin \"MultB\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[22\] GND " "Warning (13410): Pin \"MultB\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[23\] GND " "Warning (13410): Pin \"MultB\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[24\] GND " "Warning (13410): Pin \"MultB\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[25\] GND " "Warning (13410): Pin \"MultB\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[26\] GND " "Warning (13410): Pin \"MultB\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[27\] GND " "Warning (13410): Pin \"MultB\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[28\] GND " "Warning (13410): Pin \"MultB\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[29\] GND " "Warning (13410): Pin \"MultB\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[30\] GND " "Warning (13410): Pin \"MultB\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[31\] GND " "Warning (13410): Pin \"MultB\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~4 " "Info: Register \"ControlUnit:ControlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~5 " "Info: Register \"ControlUnit:ControlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~6 " "Info: Register \"ControlUnit:ControlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~7 " "Info: Register \"ControlUnit:ControlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~8 " "Info: Register \"ControlUnit:ControlUnit\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~9 " "Info: Register \"ControlUnit:ControlUnit\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~10 " "Info: Register \"ControlUnit:ControlUnit\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmc5/Desktop/IHW/Teste/PQP.map.smsg " "Info: Generated suppressed messages file C:/Users/dmc5/Desktop/IHW/Teste/PQP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3400 " "Info: Implemented 3400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "285 " "Info: Implemented 285 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3081 " "Info: Implemented 3081 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 387 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 387 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:30:38 2019 " "Info: Processing ended: Fri May 17 18:30:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
