$date
	Sun Oct 23 08:35:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#661773
b10000 !
1"
#661774
b10000 &
b10000 %
1$
#661775
0"
#661778
b1000 &
b1000 %
#661782
b100 &
b100 %
#661786
b10 &
b10 %
#661790
b1 &
1#
b1 %
#661794
b0 &
b0 %
0#
0$
#1707419
b10001 !
1"
#1707422
b10001 &
b10001 %
1$
#1707423
0"
#1707426
b110100 &
b110100 %
#1707430
b11010 &
b11010 %
#1707434
b1101 &
b1101 %
#1707438
b101000 &
b101000 %
#1707442
b10100 &
b10100 %
#1707446
b1010 &
b1010 %
#1707450
b101 &
b101 %
#1707454
b10000 &
b10000 %
#1707458
b1000 &
b1000 %
#1707462
b100 &
b100 %
#1707466
b10 &
b10 %
#1707470
b1 &
1#
b1 %
#1707474
b0 &
b0 %
0#
0$
#2683324
b100 !
1"
#2683326
b100 &
b100 %
1$
#2683327
0"
#2683330
b10 &
b10 %
#2683334
b1 &
1#
b1 %
#2683338
b0 &
b0 %
0#
0$
#4500012
