;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-126
	ADD 0, 90
	SUB @1, @2
	SUB @1, @2
	ADD 11, 60
	DJN -1, @-20
	ADD 11, 60
	SPL 0, 20
	ADD #270, <1
	ADD 11, 60
	SUB @-127, 100
	ADD 11, 60
	SUB @1, @2
	ADD 11, 60
	SUB @121, 103
	SUB @1, @2
	ADD 11, 60
	SUB @-127, 100
	DJN -11, @126
	SUB @121, 106
	DJN -1, @-20
	SUB @121, 106
	SUB @-123, 102
	DJN -1, @-20
	MOV @-121, 103
	DJN -1, @-20
	SUB 101, <-201
	ADD 11, 60
	DJN -1, @-126
	MOV @-126, 103
	SUB 101, <-201
	SUB 101, <-201
	MOV @-121, 103
	SUB @1, @2
	SUB @121, 106
	SUB 101, <-201
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	SLT 321, -0
	SUB 12, 10
	MOV -7, <-20
	SUB @121, 103
	MOV -7, <-20
	ADD 210, 30
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
