#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x136709360 .scope module, "Register_file_tb" "Register_file_tb" 2 3;
 .timescale -9 -12;
v0x136725b60_0 .var "clk", 0 0;
v0x136725bf0_0 .var "read_adr1", 1 0;
v0x136725c80_0 .var "read_adr2", 1 0;
v0x136725d30_0 .net "read_data1", 15 0, v0x136725430_0;  1 drivers
v0x136725de0_0 .net "read_data2", 15 0, v0x1367254e0_0;  1 drivers
v0x136725eb0_0 .var "read_en", 0 0;
v0x136725f60_0 .var "reset", 0 0;
v0x136726010_0 .var "write_adr", 1 0;
v0x1367260c0_0 .var "write_data", 15 0;
v0x1367261f0_0 .var "write_en", 0 0;
S_0x136704d50 .scope module, "uut" "Register_file" 2 17, 3 1 0, S_0x136709360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x1367094d0_0 .net "clk", 0 0, v0x136725b60_0;  1 drivers
v0x1367252e0_0 .net "read_adr1", 1 0, v0x136725bf0_0;  1 drivers
v0x136725380_0 .net "read_adr2", 1 0, v0x136725c80_0;  1 drivers
v0x136725430_0 .var "read_data1", 15 0;
v0x1367254e0_0 .var "read_data2", 15 0;
v0x1367255d0_0 .net "read_en", 0 0, v0x136725eb0_0;  1 drivers
v0x136725670 .array "reg_file", 3 0, 15 0;
v0x136725750_0 .net "reset", 0 0, v0x136725f60_0;  1 drivers
v0x1367257f0_0 .net "write_adr", 1 0, v0x136726010_0;  1 drivers
v0x136725920_0 .net "write_data", 15 0, v0x1367260c0_0;  1 drivers
v0x1367259d0_0 .net "write_en", 0 0, v0x1367261f0_0;  1 drivers
v0x136725670_0 .array/port v0x136725670, 0;
v0x136725670_1 .array/port v0x136725670, 1;
E_0x136706cf0/0 .event anyedge, v0x1367255d0_0, v0x1367252e0_0, v0x136725670_0, v0x136725670_1;
v0x136725670_2 .array/port v0x136725670, 2;
v0x136725670_3 .array/port v0x136725670, 3;
E_0x136706cf0/1 .event anyedge, v0x136725670_2, v0x136725670_3, v0x136725380_0;
E_0x136706cf0 .event/or E_0x136706cf0/0, E_0x136706cf0/1;
E_0x136709e60 .event posedge, v0x1367094d0_0;
    .scope S_0x136704d50;
T_0 ;
    %wait E_0x136709e60;
    %load/vec4 v0x136725750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136725670, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136725670, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136725670, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136725670, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1367259d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x136725920_0;
    %load/vec4 v0x1367257f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136725670, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x136704d50;
T_1 ;
    %wait E_0x136706cf0;
    %load/vec4 v0x1367255d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x1367252e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x136725670, 4;
    %assign/vec4 v0x136725430_0, 0;
    %load/vec4 v0x136725380_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x136725670, 4;
    %assign/vec4 v0x1367254e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x136725430_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x1367254e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x136709360;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x136725b60_0;
    %inv;
    %store/vec4 v0x136725b60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x136709360;
T_3 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136725670, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136725670, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136725670, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136725670, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136725b60_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x136709360;
T_4 ;
    %vpi_call 2 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b | write_data = %b", $time, v0x136725eb0_0, v0x1367261f0_0, v0x136725d30_0, v0x136725de0_0, v0x1367260c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136725eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1367261f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136725bf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x136725c80_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136725f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136725eb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136725f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1367261f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x136726010_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x1367260c0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1367261f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136725eb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x136725bf0_0, 0, 2;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x136709360;
T_5 ;
    %vpi_call 2 68 "$dumpfile", "Register_file.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000001, v0x136725b60_0, v0x136725f60_0, v0x1367261f0_0, v0x136725eb0_0, v0x136726010_0, v0x136725bf0_0, v0x136725c80_0, v0x1367260c0_0, v0x136725d30_0, v0x136725de0_0 {0 0 0};
    %delay 200000, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_file_tb.v";
    "Register_file.v";
