<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
 -->
<instruction_file>
<I name="C.FLW" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="01100"/>
    <O name="uimm[5:3]" type="Immediate" bits="12-10"/>
    <O name="rs1'" type="Register" bits="9-7"/>
    <O name="uimm[2|6]" type="Immediate" bits="6-5"/>
    <O name="rd'" type="Register" bits="4-2"/>
    <asm format="C.FLW"/>
  </I>
  
<I name="C.FLWSP" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="01110"/>
    <O name="uimm[5]" type="Immediate" bits="12-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <O name="uimm[4:2|7:6]" type="Immediate" bits="6-2"/>
    <asm format="C.FLWSP"/>
  </I>
  
<I name="C.FSW" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="11100"/>
    <O name="uimm[5:3]" type="Immediate" bits="12-10"/>
    <O name="rs1'" type="Register" bits="9-7"/>
    <O name="uimm[2|6]" type="Immediate" bits="6-5"/>
    <O name="rs2'" type="Register" bits="4-2"/>
    <asm format="C.FSW"/>
  </I>
  
<I name="C.FSWSP" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="11110"/>
    <O name="uimm[5:2|7:6]" type="Immediate" bits="12-7"/>
    <O name="rs2" type="Register" bits="6-2"/>
    <asm format="C.FSWSP"/>
  </I>
  
<I name="C.JAL" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,1-0" value="00101"/>
    <O name="imm[11|4|9:8|10|6|7|3:1|5]" type="Immediate" bits="12-2"/>
    <asm format="C.JAL"/>
  </I>
  
<I name="C.SRAI" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1000101"/>
    <O name="nzuimm[5]" type="Immediate" bits="12-12"/>
    <O name="rs1'/rd'" type="Register" bits="9-7"/>
    <O name="nzuimm[4:0]" type="Immediate" bits="6-2"/>
    <asm format="C.SRAI"/>
  </I>
  
<I name="C.SRLI" isa="RISCV" group="General" extension="RV32C">
    <O name="const_bits" type="Constant" bits="15-13,11-10,1-0" value="1000001"/>
    <O name="nzuimm[5]" type="Immediate" bits="12-12"/>
    <O name="rs1'/rd'" type="Register" bits="9-7"/>
    <O name="nzuimm[4:0]" type="Immediate" bits="6-2"/>
    <asm format="C.SRLI"/>
  </I>
  
</instruction_file>
