===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3288 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2761 ( 16.6%)    0.2761 ( 20.8%)  FIR Parser
    1.1097 ( 66.5%)    0.7701 ( 58.0%)  'firrtl.circuit' Pipeline
    0.0580 (  3.5%)    0.0580 (  4.4%)    CreateSiFiveMetadata
    0.1378 (  8.3%)    0.0759 (  5.7%)    'firrtl.module' Pipeline
    0.1214 (  7.3%)    0.0668 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0164 (  1.0%)    0.0091 (  0.7%)      LowerCHIRRTL
    0.0138 (  0.8%)    0.0138 (  1.0%)    InferWidths
    0.0571 (  3.4%)    0.0571 (  4.3%)    InferResets
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0020 (  0.1%)    0.0020 (  0.2%)    PrefixModules
    0.0644 (  3.9%)    0.0644 (  4.8%)    LowerFIRRTLTypes
    0.6069 ( 36.4%)    0.3292 ( 24.8%)    'firrtl.module' Pipeline
    0.0918 (  5.5%)    0.0509 (  3.8%)      ExpandWhens
    0.5151 ( 30.9%)    0.2783 ( 20.9%)      Canonicalizer
    0.0227 (  1.4%)    0.0227 (  1.7%)    Inliner
    0.0304 (  1.8%)    0.0304 (  2.3%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1163 (  7.0%)    0.1163 (  8.7%)    'firrtl.module' Pipeline
    0.1163 (  7.0%)    0.1163 (  8.7%)      Canonicalizer
    0.0832 (  5.0%)    0.0832 (  6.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1175 (  7.0%)    0.1175 (  8.8%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0298 (  1.8%)    0.0298 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0666 (  4.0%)    0.0666 (  5.0%)    Canonicalizer
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0187 (  1.1%)    0.0187 (  1.4%)    PrettifyVerilog
    0.0808 (  4.8%)    0.0808 (  6.1%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6684 (100.0%)    1.3288 (100.0%)  Total

{
  totalTime: 1.34,
  maxMemory: 67727360
}
