FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2014 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
/* bench 11495.2.0 bb4c6ba4b4de */
/* bench 11495.2.1 6bd1bfe933da */
/* bench 11495.2.2 010ac0f637f0 */
/* bench 11495.2.3 01ddc6767c20 */
/* bench 11495.2.4 7dd4fb809942 */
/* bench 11495.2.5 08e0e4dbce57 */
/* bench 11495.2.6 67ed4ef465a0 */
/* bench 11495.2.7 9683411100e5 */
/* bench 19225.2.0 6c47b1bf0987 */
/* bench 19225.2.1 c2171c3c309c */
/* bench 19225.2.2 581608943928 */
/* bench 19225.2.3 a14017d84b83 */
/* bench 19225.2.4 2e76f099dae2 */
/* bench 19225.2.5 4c688ea2b938 */
/* bench 19225.2.6 3eb2d9ed9daa */
/* bench 11495.2.8 9272a0f4c14b */
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
/* bench 28154.0.0 5707f4af2917 */
/* bench 28154.0.1 9b2cae712516 */
/* bench 28154.0.2 aa6e5605bcd8 */
/* bench 28154.0.3 d2a5183fe3f7 */
/* bench 28154.0.4 3d6000ce67dc */
/* bench 28154.0.5 75cf35f1930e */
/* bench 28154.0.6 da7ce9411ffc */
/* bench 28154.0.7 f60ba630d4c0 */
/* bench 28154.0.8 5b5de680ee88 */
/* bench 28154.0.9 484ff0b2e357 */
/* bench 28154.0.10 7becfbfe848c */
/* bench 28154.0.11 0a21c3c233bc */
/* bench 28154.0.12 96473d681827 */
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef __AMDGPU_VCE_H__
#define __AMDGPU_VCE_H__

#define AMDGPU_MAX_VCE_HANDLES	16
#define AMDGPU_VCE_FIRMWARE_OFFSET 256

#define AMDGPU_VCE_HARVEST_VCE0 (1 << 0)
#define AMDGPU_VCE_HARVEST_VCE1 (1 << 1)

#define AMDGPU_VCE_FW_53_45	((53 << 24) | (45 << 16))

struct amdgpu_vce {
	struct amdgpu_bo	*vcpu_bo;
	uint64_t		gpu_addr;
	void			*cpu_addr;
	void			*saved_bo;
/* bench 16402.3.0 b145af1ebe0e */
/* bench 16402.3.1 d97900634436 */
/* bench 16402.3.2 2dbbc2abbcb9 */
/* bench 16402.3.3 0c4d96b3f350 */
/* bench 16402.3.4 2265b2caf07c */
/* bench 16402.3.5 29d3f017a92c */
/* bench 16402.3.6 ef5f7f62f19f */
/* bench 16402.3.7 3aec387a68d1 */
/* bench 16402.3.8 fd3118a10aaa */
/* bench 16402.3.9 a25305943551 */
	struct drm_file		*filp[AMDGPU_MAX_VCE_HANDLES];
	uint32_t		img_size[AMDGPU_MAX_VCE_HANDLES];
	struct delayed_work	idle_work;
	struct mutex		idle_mutex;
	const struct firmware	*fw;	/* VCE firmware */
	struct amdgpu_ring	ring[AMDGPU_MAX_VCE_RINGS];
	struct amdgpu_irq_src	irq;
	unsigned		harvest_config;
	struct drm_sched_entity	entity;
	uint32_t                srbm_soft_reset;
	unsigned		num_rings;
};

int amdgpu_vce_sw_init(struct amdgpu_device *adev, unsigned long size);
int amdgpu_vce_sw_fini(struct amdgpu_device *adev);
int amdgpu_vce_entity_init(struct amdgpu_device *adev);
int amdgpu_vce_suspend(struct amdgpu_device *adev);
int amdgpu_vce_resume(struct amdgpu_device *adev);
void amdgpu_vce_free_handles(struct amdgpu_device *adev, struct drm_file *filp);
int amdgpu_vce_ring_parse_cs(struct amdgpu_cs_parser *p, uint32_t ib_idx);
int amdgpu_vce_ring_parse_cs_vm(struct amdgpu_cs_parser *p, uint32_t ib_idx);
void amdgpu_vce_ring_emit_ib(struct amdgpu_ring *ring, struct amdgpu_job *job,
				struct amdgpu_ib *ib, uint32_t flags);
void amdgpu_vce_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
				unsigned flags);
int amdgpu_vce_ring_test_ring(struct amdgpu_ring *ring);
int amdgpu_vce_ring_test_ib(struct amdgpu_ring *ring, long timeout);
void amdgpu_vce_ring_begin_use(struct amdgpu_ring *ring);
void amdgpu_vce_ring_end_use(struct amdgpu_ring *ring);
unsigned amdgpu_vce_ring_get_emit_ib_size(struct amdgpu_ring *ring);
unsigned amdgpu_vce_ring_get_dma_frame_size(struct amdgpu_ring *ring);

#endif
