

================================================================
== Vivado HLS Report for 'ANN'
================================================================
* Date:           Fri Sep 02 01:04:10 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        ANN_complete
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                 |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |    Loop Name    | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- Loop 1         |    ?|           ?|         ?|          -|          -| 0 ~ 2147483646 |    no    |
        | + Loop 1.1      |    ?|           ?|         ?|          -|          -|               ?|    no    |
        |  ++ Loop 1.1.1  |    ?|           ?|        10|          -|          -|               ?|    no    |
        |- Loop 2         |    ?|           ?|         ?|          -|          -|               ?|    no    |
        | + Loop 2.1      |    ?|           ?|        10|          -|          -|               ?|    no    |
        |- Loop 3         |    ?|           ?|        19|          -|          -|               ?|    no    |
        |- Loop 4         |    0|  8589934584|         4|          -|          -| 0 ~ 2147483646 |    no    |
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      1|      0|    797|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     34|   7206|  10903|
|Memory           |       18|      -|      0|      0|
|Multiplexer      |        -|      -|      -|   1080|
|Register         |        -|      -|   1729|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       18|     37|   8935|  12780|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       15|     46|     25|     72|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+------+------+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------+-----------------------------------+---------+-------+------+------+
    |ANN_AXILiteS_s_axi_U                  |ANN_AXILiteS_s_axi                 |        0|      0|   258|   424|
    |ANN_dadd_64ns_64ns_64_5_full_dsp_U7   |ANN_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|   445|  1149|
    |ANN_ddiv_64ns_64ns_64_31_U8           |ANN_ddiv_64ns_64ns_64_31           |        0|      0|  3211|  3658|
    |ANN_dexp_64ns_64ns_64_18_full_dsp_U9  |ANN_dexp_64ns_64ns_64_18_full_dsp  |        0|     26|  1549|  2599|
    |ANN_fadd_32ns_32ns_32_5_full_dsp_U0   |ANN_fadd_32ns_32ns_32_5_full_dsp   |        0|      2|   205|   390|
    |ANN_fcmp_32ns_32ns_1_1_U6             |ANN_fcmp_32ns_32ns_1_1             |        0|      0|    66|   239|
    |ANN_fdiv_32ns_32ns_32_16_U2           |ANN_fdiv_32ns_32ns_32_16           |        0|      0|   761|   994|
    |ANN_fmul_32ns_32ns_32_4_max_dsp_U1    |ANN_fmul_32ns_32ns_32_4_max_dsp    |        0|      3|   143|   321|
    |ANN_fpext_32ns_64_1_U5                |ANN_fpext_32ns_64_1                |        0|      0|   100|   138|
    |ANN_fptrunc_64ns_32_1_U4              |ANN_fptrunc_64ns_32_1              |        0|      0|   128|   277|
    |ANN_mux_4to1_sel2_32_1_U10            |ANN_mux_4to1_sel2_32_1             |        0|      0|     0|    32|
    |ANN_mux_4to1_sel2_32_1_U11            |ANN_mux_4to1_sel2_32_1             |        0|      0|     0|    32|
    |ANN_mux_4to1_sel2_32_1_U12            |ANN_mux_4to1_sel2_32_1             |        0|      0|     0|    32|
    |ANN_mux_4to1_sel2_32_1_U13            |ANN_mux_4to1_sel2_32_1             |        0|      0|     0|    32|
    |ANN_mux_4to1_sel2_32_1_U14            |ANN_mux_4to1_sel2_32_1             |        0|      0|     0|    32|
    |ANN_sitofp_32ns_32_6_U3               |ANN_sitofp_32ns_32_6               |        0|      0|   340|   554|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+
    |Total                                 |                                   |        0|     34|  7206| 10903|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+

    * DSP48: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |ANN_mul_mul_7ns_14s_14_1_U15  |ANN_mul_mul_7ns_14s_14_1  |  i0 * i1  |
    |ANN_mul_mul_7ns_14s_14_1_U16  |ANN_mul_mul_7ns_14s_14_1  |  i0 * i1  |
    +------------------------------+--------------------------+-----------+

    * Memory: 
    +------------+--------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+---+----+------+-----+------+-------------+
    |ST_WandB_U  |ANN_ST_WandB  |       16|  0|   0|  6560|   32|     1|       209920|
    |ST_uOut_U   |ANN_ST_uOut   |        2|  0|   0|   160|   32|     1|         5120|
    +------------+--------------+---------+---+----+------+-----+------+-------------+
    |Total       |              |       18|  0|   0|  6720|   64|     2|       215040|
    +------------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_19_fu_1319_p2      |     *    |      1|  0|   0|           6|          14|
    |grp_fu_469_p2          |     +    |      0|  0|  32|           2|          32|
    |i_3_fu_1105_p2         |     +    |      0|  0|  31|          31|           1|
    |i_4_fu_798_p2          |     +    |      0|  0|  31|           1|          31|
    |i_5_fu_1201_p2         |     +    |      0|  0|  32|          32|           1|
    |i_6_fu_1299_p2         |     +    |      0|  0|  31|          31|           1|
    |j_2_fu_1072_p2         |     +    |      0|  0|  32|          32|           1|
    |j_3_fu_1243_p2         |     +    |      0|  0|  31|          31|           1|
    |k_1_fu_1120_p2         |     +    |      0|  0|  31|          31|           1|
    |tmp_13_fu_715_p2       |     +    |      0|  0|   7|          14|          14|
    |tmp_15_fu_936_p2       |     +    |      0|  0|  31|           2|          31|
    |tmp_16_fu_721_p2       |     +    |      0|  0|   7|          14|          14|
    |tmp_21_fu_1324_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_23_fu_1014_p2      |     +    |      0|  0|  32|           3|          32|
    |tmp_28_fu_926_p2       |     +    |      0|  0|  14|          14|          14|
    |tmp_38_fu_966_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_56_fu_1000_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_65_fu_661_p2       |     +    |      0|  0|   7|           9|           9|
    |tmp_66_fu_667_p2       |     +    |      0|  0|   7|           9|           9|
    |tmp_69_fu_1043_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_76_fu_609_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_79_fu_1095_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_82_fu_1224_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_85_fu_1309_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_86_fu_774_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_87_fu_788_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_88_fu_1134_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_89_fu_1144_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_90_fu_1157_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_91_fu_1257_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_92_fu_1267_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_93_fu_1280_p2      |     +    |      0|  0|  14|          14|          14|
    |max_1_fu_887_p3        |  Select  |      0|  0|  32|           1|          32|
    |tmp_61_fu_875_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_63_fu_881_p2       |    and   |      0|  0|   1|           1|           1|
    |notlhs1_fu_857_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_839_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs2_fu_863_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_845_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_10_fu_573_p2       |   icmp   |      0|  0|  11|          32|           3|
    |tmp_14_fu_579_p2       |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_fu_538_p2        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_20_fu_1066_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_22_fu_1195_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_24_fu_765_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_2_fu_549_p2        |   icmp   |      0|  0|  11|          32|           2|
    |tmp_33_fu_1115_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_34_fu_1238_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_35_fu_1294_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_3_fu_897_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_555_p2        |   icmp   |      0|  0|  11|          32|           2|
    |tmp_8_fu_561_p2        |   icmp   |      0|  0|  11|          32|           3|
    |tmp_s_fu_567_p2        |   icmp   |      0|  0|  11|          32|           3|
    |tmp_59_fu_851_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_60_fu_869_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_39_neg_fu_1171_p2  |    xor   |      0|  0|  45|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      1|  0| 797|         993|         706|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ST_WandB_address0  |   13|          6|   13|         78|
    |ST_uOut_address0   |    8|          6|    8|         48|
    |ST_uOut_address1   |    8|          6|    8|         48|
    |ST_uOut_d1         |   32|          3|   32|         96|
    |ap_NS_fsm          |  384|        151|    1|        151|
    |grp_fu_421_p0      |   32|          4|   32|        128|
    |grp_fu_421_p1      |   32|          4|   32|        128|
    |grp_fu_428_p0      |   32|          3|   32|         96|
    |grp_fu_444_p0      |   64|          3|   64|        192|
    |grp_fu_447_p0      |   32|          3|   32|         96|
    |grp_fu_469_p1      |   32|          3|   32|         96|
    |i_1_reg_347        |   32|          2|   32|         64|
    |i_2_reg_381        |   31|          2|   31|         62|
    |i_reg_289          |   31|          2|   31|         62|
    |j_1_reg_370        |   31|          2|   31|         62|
    |j_reg_301          |   32|          2|   32|         64|
    |k_reg_324          |   31|          2|   31|         62|
    |max_2_reg_266      |   31|          2|   31|         62|
    |max_reg_277        |   32|          2|   32|         64|
    |p_0_reg_392        |   32|          4|   32|        128|
    |reg_490            |   32|          2|   32|         64|
    |sum_1_reg_358      |   32|          2|   32|         64|
    |sum_reg_312        |   32|          2|   32|         64|
    |sumsoft_reg_335    |   32|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1080|        220|  697|       2043|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |P_floatIn_read_reg_1345    |   32|   0|   32|          0|
    |ST_layerSize_0             |   32|   0|   32|          0|
    |ST_layerSize_1             |   32|   0|   32|          0|
    |ST_layerSize_2             |   32|   0|   32|          0|
    |ST_layerSize_3             |   32|   0|   32|          0|
    |ST_numLayer                |   32|   0|   32|          0|
    |ST_numLayer_load_reg_1353  |   32|   0|   32|          0|
    |ST_uOut_addr_5_reg_1519    |    8|   0|    8|          0|
    |ST_uOut_addr_7_reg_1587    |    8|   0|    8|          0|
    |ST_uOut_addr_8_reg_1628    |    8|   0|    8|          0|
    |ST_uOut_load_2_reg_1430    |   32|   0|   32|          0|
    |ap_CS_fsm                  |  150|   0|  150|          0|
    |i_1_reg_347                |   32|   0|   32|          0|
    |i_2_reg_381                |   31|   0|   31|          0|
    |i_4_reg_1425               |   31|   0|   31|          0|
    |i_5_reg_1570               |   32|   0|   32|          0|
    |i_6_reg_1623               |   31|   0|   31|          0|
    |i_reg_289                  |   31|   0|   31|          0|
    |j_1_reg_370                |   31|   0|   31|          0|
    |j_2_reg_1502               |   32|   0|   32|          0|
    |j_3_reg_1595               |   31|   0|   31|          0|
    |j_reg_301                  |   32|   0|   32|          0|
    |k_1_reg_1532               |   31|   0|   31|          0|
    |k_reg_324                  |   31|   0|   31|          0|
    |max_2_cast_reg_1407        |   31|   0|   32|          1|
    |max_2_reg_266              |   31|   0|   31|          0|
    |max_reg_277                |   32|   0|   32|          0|
    |p_0_reg_392                |   32|   0|   32|          0|
    |reg_490                    |   32|   0|   32|          0|
    |reg_499                    |   32|   0|   32|          0|
    |reg_505                    |   32|   0|   32|          0|
    |reg_516                    |   32|   0|   32|          0|
    |reg_521                    |   64|   0|   64|          0|
    |reg_526                    |   64|   0|   64|          0|
    |reg_532                    |   32|   0|   32|          0|
    |sum_1_reg_358              |   32|   0|   32|          0|
    |sum_reg_312                |   32|   0|   32|          0|
    |sumsoft_reg_335            |   32|   0|   32|          0|
    |tmp_16_reg_1399            |   14|   0|   14|          0|
    |tmp_21_reg_1639            |   14|   0|   14|          0|
    |tmp_27_reg_1562            |   32|   0|   32|          0|
    |tmp_28_reg_1454            |   11|   0|   14|          3|
    |tmp_29_reg_1459            |    2|   0|    2|          0|
    |tmp_31_reg_1384            |   32|   0|   32|          0|
    |tmp_38_reg_1464            |    6|   0|    9|          3|
    |tmp_42_reg_1552            |   64|   0|   64|          0|
    |tmp_43_reg_1557            |   64|   0|   64|          0|
    |tmp_45_reg_1469            |    2|   0|    2|          0|
    |tmp_52_reg_1634            |   32|   0|   32|          0|
    |tmp_53_reg_1507            |   32|   0|   32|          0|
    |tmp_54_reg_1575            |   32|   0|   32|          0|
    |tmp_56_reg_1474            |   11|   0|   14|          3|
    |tmp_58_reg_1479            |    6|   0|    9|          3|
    |tmp_63_reg_1436            |    1|   0|    1|          0|
    |tmp_64_reg_1484            |    2|   0|    2|          0|
    |tmp_69_reg_1489            |    6|   0|    9|          3|
    |tmp_6_reg_1394             |   14|   0|   14|          0|
    |tmp_70_reg_1494            |    2|   0|    2|          0|
    |tmp_76_reg_1378            |    6|   0|    9|          3|
    |tmp_80_reg_1513            |   14|   0|   14|          0|
    |tmp_83_reg_1581            |   14|   0|   14|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1729|   0| 1748|         19|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      ANN     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      ANN     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      ANN     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

