// Seed: 2182991908
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_17;
  genvar id_18;
  wire id_19;
endmodule
module module_1 #(
    parameter id_4 = 32'd93,
    parameter id_5 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1  +  id_4 : (  id_4  )] _id_5;
  wire [id_4 : -1] id_6;
  int [id_5 : (  id_5  )] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_2,
      id_3,
      id_7,
      id_6,
      id_7,
      id_3,
      id_2,
      id_6,
      id_1,
      id_6,
      id_7
  );
  wire id_8;
endmodule
