####################################################################################
## Copyright 2018(c) Analog Devices, Inc.
## Auto-generated, do not modify!
####################################################################################

PROJECT_NAME := daq2_iwg24d

M_DEPS += ../common/daq2_spi.v
M_DEPS += ../common/daq2_qsys.tcl
M_DEPS += ../../common/iwg24d/iwg24d_system_qsys.tcl
M_DEPS += ../../common/iwg24d/iwg24d_system_assign.tcl
M_DEPS += ../../common/iwg24d/iwg24d_fpga_ddr4_qsys.tcl
M_DEPS += ../../common/iwg24d/iwg24d_fpga_ddr4_assign.tcl

LIB_DEPS += altera/adi_jesd204
LIB_DEPS += altera/avl_dacfifo
LIB_DEPS += axi_ad9144
LIB_DEPS += axi_ad9680
LIB_DEPS += axi_dmac
LIB_DEPS += util_adcfifo
LIB_DEPS += util_cpack
LIB_DEPS += util_upack

include ../../scripts/project-altera.mk
