Info: Starting: Create testbench Platform Designer system
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer.ipx
Info: qsys-generate D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer.qsys --testbench=STANDARD --output-directory=D:\OneDrive\UVA\TeachingInternship\Nios2Computer --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Nios2Computer/Nios2Computer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2Computer.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2Computer.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2Computer.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer\testbench\Nios2Computer.ipx
Progress: Loading Nios2Computer/Nios2Computer.qsys
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/* matched 9 files in 0.00 seconds
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/ip/**/* matched 0 files in 0.00 seconds
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/*/* matched 22 files in 0.00 seconds
Info: D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer\testbench\Nios2Computer.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/* matched 4 files in 0.01 seconds
Info: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/sm7ed/.altera.quartus/ip/17.1/**/* matched 0 files in 0.00 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\dev\intelfpga_lite\17.1\ip\altera\altera_components.ipx
Info: C:\dev\intelfpga_lite\17.1\ip\altera\altera_components.ipx described 2005 plugins, 0 paths, in 0.15 seconds
Info: C:/dev/intelfpga_lite/17.1/ip/**/* matched 138 files in 0.15 seconds
Info: C:/dev/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx
Info: C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\dev\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx
Info: C:\dev\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\dev\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.20 seconds
Info: C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.20 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: Nios2Computer
Info: TB_Gen: System design is: Nios2Computer
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property led_pio_ext_connection EXPORT_OF
Info: get_instance_property led_pio CLASS_NAME
Info: get_instance_assignment led_pio testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : Nios2Computer_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : Nios2Computer_tb with all standard BFMs
Info: create_system Nios2Computer_tb
Info: add_instance Nios2Computer_inst Nios2Computer 
Info: set_use_testbench_naming_pattern true Nios2Computer
Info: get_instance_interfaces Nios2Computer_inst
Info: get_instance_interface_property Nios2Computer_inst clk CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst led_pio_ext_connection CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst reset CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property Nios2Computer_inst clk CLASS_NAME
Info: add_instance Nios2Computer_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property Nios2Computer_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios2Computer_inst clk clockRate
Info: set_instance_parameter_value Nios2Computer_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value Nios2Computer_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property Nios2Computer_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst clk CLASS_NAME
Info: get_instance_interfaces Nios2Computer_inst_clk_bfm
Info: get_instance_interface_property Nios2Computer_inst_clk_bfm clk CLASS_NAME
Info: add_connection Nios2Computer_inst_clk_bfm.clk Nios2Computer_inst.clk
Info: get_instance_interface_property Nios2Computer_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property Nios2Computer_inst reset CLASS_NAME
Info: add_instance Nios2Computer_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property Nios2Computer_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports Nios2Computer_inst reset
Info: get_instance_interface_port_property Nios2Computer_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property Nios2Computer_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value Nios2Computer_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value Nios2Computer_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property Nios2Computer_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces Nios2Computer_inst_reset_bfm
Info: get_instance_interface_property Nios2Computer_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property Nios2Computer_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios2Computer_inst reset associatedClock
Info: get_instance_interfaces Nios2Computer_inst_clk_bfm
Info: get_instance_interface_property Nios2Computer_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: Nios2Computer_inst_reset_bfm is not associated to any clock; connecting Nios2Computer_inst_reset_bfm to 'Nios2Computer_inst_clk_bfm.clk'
Warning: TB_Gen: Nios2Computer_inst_reset_bfm is not associated to any clock; connecting Nios2Computer_inst_reset_bfm to 'Nios2Computer_inst_clk_bfm.clk'
Info: add_connection Nios2Computer_inst_clk_bfm.clk Nios2Computer_inst_reset_bfm.clk
Info: get_instance_interface_property Nios2Computer_inst reset CLASS_NAME
Info: get_instance_interfaces Nios2Computer_inst_reset_bfm
Info: get_instance_interface_property Nios2Computer_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst_reset_bfm reset CLASS_NAME
Info: add_connection Nios2Computer_inst_reset_bfm.reset Nios2Computer_inst.reset
Info: get_instance_interface_property Nios2Computer_inst led_pio_ext_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: led_pio_ext_connection
Info: TB_Gen: conduit_end found: led_pio_ext_connection
Info: get_instance_interface_property Nios2Computer_inst led_pio_ext_connection CLASS_NAME
Info: add_instance Nios2Computer_inst_led_pio_ext_connection_bfm altera_conduit_bfm 
Info: get_instance_property Nios2Computer_inst_led_pio_ext_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios2Computer_inst led_pio_ext_connection associatedClock
Info: get_instance_interface_parameter_value Nios2Computer_inst led_pio_ext_connection associatedReset
Info: get_instance_interface_ports Nios2Computer_inst led_pio_ext_connection
Info: get_instance_interface_port_property Nios2Computer_inst led_pio_ext_connection led_pio_ext_connection_export ROLE
Info: get_instance_interface_port_property Nios2Computer_inst led_pio_ext_connection led_pio_ext_connection_export WIDTH
Info: get_instance_interface_port_property Nios2Computer_inst led_pio_ext_connection led_pio_ext_connection_export DIRECTION
Info: set_instance_parameter_value Nios2Computer_inst_led_pio_ext_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Nios2Computer_inst_led_pio_ext_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Nios2Computer_inst_led_pio_ext_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Nios2Computer_inst_led_pio_ext_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value Nios2Computer_inst_led_pio_ext_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property Nios2Computer_inst_led_pio_ext_connection_bfm CLASS_NAME
Info: get_instance_interface_property Nios2Computer_inst led_pio_ext_connection CLASS_NAME
Info: get_instance_interfaces Nios2Computer_inst_led_pio_ext_connection_bfm
Info: get_instance_interface_property Nios2Computer_inst_led_pio_ext_connection_bfm conduit CLASS_NAME
Info: add_connection Nios2Computer_inst_led_pio_ext_connection_bfm.conduit Nios2Computer_inst.led_pio_ext_connection
Info: send_message Info TB_Gen: Saving testbench system: Nios2Computer_tb.qsys
Info: TB_Gen: Saving testbench system: Nios2Computer_tb.qsys
Info: save_system Nios2Computer_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb.qsys
Info: Done
Info: qsys-generate D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer\testbench\Nios2Computer_tb\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading testbench/Nios2Computer_tb.qsys
Progress: Reading input file
Progress: Adding Nios2Computer_inst [Nios2Computer 1.0]
Progress: Parameterizing module Nios2Computer_inst
Progress: Adding Nios2Computer_inst_clk_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module Nios2Computer_inst_clk_bfm
Progress: Adding Nios2Computer_inst_led_pio_ext_connection_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module Nios2Computer_inst_led_pio_ext_connection_bfm
Progress: Adding Nios2Computer_inst_reset_bfm [altera_avalon_reset_source 17.1]
Progress: Parameterizing module Nios2Computer_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2Computer_tb.Nios2Computer_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2Computer_tb.Nios2Computer_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2Computer_tb.Nios2Computer_inst.sysid: Time stamp will be automatically updated when this component is generated.
Info: Nios2Computer_tb.Nios2Computer_inst_clk_bfm: Elaborate: altera_clock_source
Info: Nios2Computer_tb.Nios2Computer_inst_clk_bfm:            $Revision: #3 $
Info: Nios2Computer_tb.Nios2Computer_inst_clk_bfm:            $Date: 2017/09/19 $
Info: Nios2Computer_tb.Nios2Computer_inst_reset_bfm: Elaborate: altera_reset_source
Info: Nios2Computer_tb.Nios2Computer_inst_reset_bfm:            $Revision: #3 $
Info: Nios2Computer_tb.Nios2Computer_inst_reset_bfm:            $Date: 2017/09/19 $
Info: Nios2Computer_tb.Nios2Computer_inst_reset_bfm: Reset is negatively asserted.
Info: Nios2Computer_tb: Generating Nios2Computer_tb "Nios2Computer_tb" for SIM_VERILOG
Info: Nios2Computer_inst: "Nios2Computer_tb" instantiated Nios2Computer "Nios2Computer_inst"
Info: Nios2Computer_inst_clk_bfm: "Nios2Computer_tb" instantiated altera_avalon_clock_source "Nios2Computer_inst_clk_bfm"
Info: Nios2Computer_inst_led_pio_ext_connection_bfm: "Nios2Computer_tb" instantiated altera_conduit_bfm "Nios2Computer_inst_led_pio_ext_connection_bfm"
Info: Reusing file D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/verbosity_pkg.sv
Info: Nios2Computer_inst_reset_bfm: "Nios2Computer_tb" instantiated altera_avalon_reset_source "Nios2Computer_inst_reset_bfm"
Info: Reusing file D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/verbosity_pkg.sv
Info: jtag_uart: Starting RTL generation for module 'Nios2Computer_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/dev/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/dev/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2Computer_jtag_uart --dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0060_jtag_uart_gen/ --quartus_dir=C:/dev/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0060_jtag_uart_gen//Nios2Computer_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0060_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'Nios2Computer_jtag_uart'
Info: jtag_uart: "Nios2Computer_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'Nios2Computer_led_pio'
Info: led_pio:   Generation command is [exec C:/dev/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/dev/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2Computer_led_pio --dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0061_led_pio_gen/ --quartus_dir=C:/dev/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0061_led_pio_gen//Nios2Computer_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0061_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'Nios2Computer_led_pio'
Info: led_pio: "Nios2Computer_inst" instantiated altera_avalon_pio "led_pio"
Info: nios2_cpu: "Nios2Computer_inst" instantiated altera_nios2_gen2 "nios2_cpu"
Info: onchip_mem: Starting RTL generation for module 'Nios2Computer_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/dev/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/dev/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2Computer_onchip_mem --dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0062_onchip_mem_gen/ --quartus_dir=C:/dev/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0062_onchip_mem_gen//Nios2Computer_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0062_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'Nios2Computer_onchip_mem'
Info: onchip_mem: "Nios2Computer_inst" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'Nios2Computer_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/Dev/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/Dev/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios2Computer_sys_clk_timer --dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0063_sys_clk_timer_gen/ --quartus_dir=C:/dev/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0063_sys_clk_timer_gen//Nios2Computer_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0063_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'Nios2Computer_sys_clk_timer'
Info: sys_clk_timer: "Nios2Computer_inst" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Nios2Computer_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2Computer_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2Computer_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2Computer_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios2Computer_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/Dev/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/Dev/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/dev/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/dev/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2Computer_nios2_cpu_cpu --dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0067_cpu_gen/ --quartus_bindir=C:/Dev/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0067_cpu_gen//Nios2Computer_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0067_cpu_gen/  ]
Info: cpu: # 2018.02.17 17:08:52 (*) Starting Nios II generation
Info: cpu: # 2018.02.17 17:08:52 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.17 17:08:52 (*)   Couldn't query license setup in Quartus directory C:/Dev/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2018.02.17 17:08:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.17 17:08:53 (*)   Plaintext license not found.
Info: cpu: # 2018.02.17 17:08:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.17 17:08:53 (*)   Couldn't query license setup in Quartus directory C:/Dev/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2018.02.17 17:08:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.17 17:08:53 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.02.17 17:08:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.17 17:08:53 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.17 17:08:53 (*)     Testbench
Info: cpu: # 2018.02.17 17:08:53 (*)     Instruction decoding
Info: cpu: # 2018.02.17 17:08:53 (*)       Instruction fields
Info: cpu: # 2018.02.17 17:08:53 (*)       Instruction decodes
Info: cpu: # 2018.02.17 17:08:54 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.17 17:08:54 (*)       Instruction controls
Info: cpu: # 2018.02.17 17:08:54 (*)     Pipeline frontend
Info: cpu: # 2018.02.17 17:08:54 (*)     Pipeline backend
Info: cpu: # 2018.02.17 17:08:57 (*)   Creating 'C:/Users/sm7ed/AppData/Local/Temp/alt7579_3294990018544131504.dir/0067_cpu_gen//Nios2Computer_nios2_cpu_cpu_nios2_waves.do'
Info: cpu: # 2018.02.17 17:08:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.17 17:08:58 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.17 17:08:58 (*)   Creating IP functional simulation model
Info: cpu: # 2018.02.17 17:09:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2Computer_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: Reusing file D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/Nios2Computer_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios2Computer_tb: Done "Nios2Computer_tb" with 35 modules, 68 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer_tb.spd --output-directory=D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\OneDrive\UVA\TeachingInternship\Nios2Computer\Nios2Computer_tb.spd --output-directory=D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	35 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/OneDrive/UVA/TeachingInternship/Nios2Computer/Nios2Computer/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
