

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-b1fdc6da937e638fc1cf735829613f1037bbbf1a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-arbiter_algo                           1 # arbiter_algo
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_banks                               1 # The number of L1 cache banks
-l1_latency                            82 # L1 Hit Latency
-smem_latency                          24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         0 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,1,0,2,1,2,1,0,2,1,5 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-simple_dram_model                      0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:L,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
ddef29b72f0fce448f445081cde0de4c  /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Running md5sum using "md5sum /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test "
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE : hostFun 0x0x402d03, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_3" from 0x300 to 0x38f (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_4" from 0x400 to 0x48e (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x500 to 0x50f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x580 to 0x595 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage" from 0x0 to 0x3010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xfc to 0x104
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x104 to 0x10c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10c to 0x110
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x110 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x118 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x120 to 0x128
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x128 to 0x130
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x130 to 0x134
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x134 to 0x13c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x13c to 0x144
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x144 to 0x14c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x14c to 0x154
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x154 to 0x158
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x158 to 0x160
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x160 to 0x168
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x168 to 0x170
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x170 to 0x178
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x178 to 0x17c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x17c to 0x184
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x184 to 0x18c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x18c to 0x194
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x194 to 0x19c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x19c to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1a8 to 0x1b0
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1b0 to 0x1b8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x1b8 to 0x1c0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x1c0 to 0x1c4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1c4 to 0x1cc
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1cc to 0x1d4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1d4 to 0x1dc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x1dc to 0x1e4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x1e4 to 0x1e8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1e8 to 0x1f0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1f0 to 0x1f8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1f8 to 0x200
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x200 to 0x208
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x208 to 0x20c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x20c to 0x214
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x214 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x21c to 0x224
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x224 to 0x22c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x22c to 0x230
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x230 to 0x238
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x238 to 0x240
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x240 to 0x248
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x248 to 0x250
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x250 to 0x254
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x254 to 0x25c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x25c to 0x264
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x264 to 0x26c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x26c to 0x274
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x274 to 0x278
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x278 to 0x280
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x280 to 0x288
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '__unnamed_3' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '__unnamed_4' ...  wrote 142 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (608 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=12304, cmem=792
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4091d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4096f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409970, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409bf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409e70, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a0f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a370, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a5f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a870, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40aaf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ad10, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40af30, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b150, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b370, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b590, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b7b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b9d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40bbf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40be10, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c030, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c250, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c470, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c690, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c8b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40cad0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ccf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a8300; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a8340; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a8380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a7560; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82a0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fbe0; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fc00; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82a8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fbe4; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82b0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 440 bytes starting at 0x7fff3334fd20..

GPGPU-Sim PTX: cudaLaunch for 0x0x402d03 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:184) @%p44 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (cutlass-test.1.sm_70.ptx:322) shl.b64 %rd1001, %rd5, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:185) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (cutlass-test.1.sm_70.ptx:254) setp.gt.s32%p45, %r23, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x670 (cutlass-test.1.sm_70.ptx:251) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (cutlass-test.1.sm_70.ptx:322) shl.b64 %rd1001, %rd5, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x680 (cutlass-test.1.sm_70.ptx:255) @%p45 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (cutlass-test.1.sm_70.ptx:322) shl.b64 %rd1001, %rd5, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8b0 (cutlass-test.1.sm_70.ptx:328) @!%p62 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (cutlass-test.1.sm_70.ptx:335) and.b32 %r372, %r656, 2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8b8 (cutlass-test.1.sm_70.ptx:329) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (cutlass-test.1.sm_70.ptx:332) ld.global.u64 %rd1874, [%rd8];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:338) @%p63 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (cutlass-test.1.sm_70.ptx:343) cvt.s64.s32%rd13, %r9;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x928 (cutlass-test.1.sm_70.ptx:350) @%p64 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (cutlass-test.1.sm_70.ptx:355) and.b32 %r374, %r656, 8;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x950 (cutlass-test.1.sm_70.ptx:358) @%p65 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (cutlass-test.1.sm_70.ptx:363) add.s64 %rd20, %rd14, %rd13;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x990 (cutlass-test.1.sm_70.ptx:369) @%p66 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (cutlass-test.1.sm_70.ptx:374) and.b32 %r376, %r656, 512;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b8 (cutlass-test.1.sm_70.ptx:377) @%p67 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (cutlass-test.1.sm_70.ptx:382) add.s64 %rd26, %rd20, %rd13;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9f8 (cutlass-test.1.sm_70.ptx:388) @%p68 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa08 (cutlass-test.1.sm_70.ptx:393) and.b32 %r378, %r656, 2048;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xa20 (cutlass-test.1.sm_70.ptx:396) @%p69 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa30 (cutlass-test.1.sm_70.ptx:401) add.s64 %rd32, %rd26, %rd13;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xa60 (cutlass-test.1.sm_70.ptx:407) @%p70 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (cutlass-test.1.sm_70.ptx:412) and.b32 %r380, %r656, 131072;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xa88 (cutlass-test.1.sm_70.ptx:415) @%p71 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa98 (cutlass-test.1.sm_70.ptx:420) add.s64 %rd38, %rd32, %rd13;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xac8 (cutlass-test.1.sm_70.ptx:426) @%p72 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad8 (cutlass-test.1.sm_70.ptx:431) and.b32 %r382, %r656, 524288;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:434) @%p73 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (cutlass-test.1.sm_70.ptx:439) add.s64 %rd44, %rd38, %rd13;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb30 (cutlass-test.1.sm_70.ptx:445) @%p74 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb40 (cutlass-test.1.sm_70.ptx:450) and.b32 %r384, %r656, 33554432;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xb58 (cutlass-test.1.sm_70.ptx:453) @%p75 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb68 (cutlass-test.1.sm_70.ptx:458) add.s64 %rd50, %rd44, %rd13;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xb98 (cutlass-test.1.sm_70.ptx:464) @%p76 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (cutlass-test.1.sm_70.ptx:469) and.b32 %r386, %r656, 134217728;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xbc0 (cutlass-test.1.sm_70.ptx:472) @%p77 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (cutlass-test.1.sm_70.ptx:477) cvt.s64.s32%rd1025, %r10;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc08 (cutlass-test.1.sm_70.ptx:484) @!%p78 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc20 (cutlass-test.1.sm_70.ptx:491) cvt.s64.s32%rd59, %r1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xc10 (cutlass-test.1.sm_70.ptx:485) bra.uni BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc18 (cutlass-test.1.sm_70.ptx:488) ld.global.u64 %rd1890, [%rd7];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc58 (cutlass-test.1.sm_70.ptx:498) @%p79 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc68 (cutlass-test.1.sm_70.ptx:503) add.s64 %rd64, %rd60, %rd59;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:509) @%p80 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:514) add.s64 %rd68, %rd64, %rd59;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:520) @%p81 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce8 (cutlass-test.1.sm_70.ptx:525) add.s64 %rd72, %rd68, %rd59;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xd18 (cutlass-test.1.sm_70.ptx:531) @%p82 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (cutlass-test.1.sm_70.ptx:536) add.s64 %rd76, %rd72, %rd59;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd58 (cutlass-test.1.sm_70.ptx:542) @%p83 bra BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd68 (cutlass-test.1.sm_70.ptx:547) add.s64 %rd80, %rd76, %rd59;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xd98 (cutlass-test.1.sm_70.ptx:553) @%p84 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda8 (cutlass-test.1.sm_70.ptx:558) add.s64 %rd84, %rd80, %rd59;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xdd0 (cutlass-test.1.sm_70.ptx:563) @%p85 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde0 (cutlass-test.1.sm_70.ptx:568) shl.b32 %r395, %r20, 3;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xf08 (cutlass-test.1.sm_70.ptx:605) @%p86 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf80 (cutlass-test.1.sm_70.ptx:643) and.b32 %r401, %r18, 16;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xfb8 (cutlass-test.1.sm_70.ptx:650) @%p87 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1030 (cutlass-test.1.sm_70.ptx:688) shl.b32 %r407, %r33, 3;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x10b0 (cutlass-test.1.sm_70.ptx:704) @%p88 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3470 (cutlass-test.1.sm_70.ptx:1932) setp.lt.s32%p127, %r672, -7;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1310 (cutlass-test.1.sm_70.ptx:783) @%p89 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (cutlass-test.1.sm_70.ptx:874) and.b32 %r473, %r656, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x15e0 (cutlass-test.1.sm_70.ptx:876) @!%p98 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (cutlass-test.1.sm_70.ptx:883) and.b32 %r474, %r656, 2;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x15e8 (cutlass-test.1.sm_70.ptx:877) bra.uni BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f0 (cutlass-test.1.sm_70.ptx:880) ld.global.u64 %rd1874, [%rd1769];
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:885) @%p99 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1618 (cutlass-test.1.sm_70.ptx:890) mul.wide.s32 %rd1229, %r9, 8;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1638 (cutlass-test.1.sm_70.ptx:894) @%p100 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1648 (cutlass-test.1.sm_70.ptx:899) and.b32 %r476, %r656, 8;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1658 (cutlass-test.1.sm_70.ptx:901) @%p101 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (cutlass-test.1.sm_70.ptx:906) add.s64 %rd1231, %rd13, %rd13;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1690 (cutlass-test.1.sm_70.ptx:911) @%p102 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (cutlass-test.1.sm_70.ptx:916) and.b32 %r478, %r656, 512;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x16b0 (cutlass-test.1.sm_70.ptx:918) @%p103 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c0 (cutlass-test.1.sm_70.ptx:923) add.s64 %rd1235, %rd1231, %rd13;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x16e8 (cutlass-test.1.sm_70.ptx:928) @%p104 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f8 (cutlass-test.1.sm_70.ptx:933) and.b32 %r480, %r656, 2048;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1708 (cutlass-test.1.sm_70.ptx:935) @%p105 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (cutlass-test.1.sm_70.ptx:940) add.s64 %rd1240, %rd1235, %rd13;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1740 (cutlass-test.1.sm_70.ptx:945) @%p106 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (cutlass-test.1.sm_70.ptx:950) and.b32 %r482, %r656, 131072;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1760 (cutlass-test.1.sm_70.ptx:952) @%p107 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1770 (cutlass-test.1.sm_70.ptx:957) add.s64 %rd1246, %rd1240, %rd13;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1798 (cutlass-test.1.sm_70.ptx:962) @%p108 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (cutlass-test.1.sm_70.ptx:967) and.b32 %r484, %r656, 524288;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x17b8 (cutlass-test.1.sm_70.ptx:969) @%p109 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (cutlass-test.1.sm_70.ptx:974) add.s64 %rd1253, %rd1246, %rd13;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x17f0 (cutlass-test.1.sm_70.ptx:979) @%p110 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1800 (cutlass-test.1.sm_70.ptx:984) and.b32 %r486, %r656, 33554432;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:986) @%p111 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1820 (cutlass-test.1.sm_70.ptx:991) add.s64 %rd1261, %rd1253, %rd13;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1848 (cutlass-test.1.sm_70.ptx:996) @%p112 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1858 (cutlass-test.1.sm_70.ptx:1001) and.b32 %r488, %r656, 134217728;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1868 (cutlass-test.1.sm_70.ptx:1003) @%p113 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1878 (cutlass-test.1.sm_70.ptx:1008) add.s64 %rd1271, %rd1261, %rd1025;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x18a0 (cutlass-test.1.sm_70.ptx:1013) @!%p114 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b8 (cutlass-test.1.sm_70.ptx:1020) mul.wide.s32 %rd1273, %r1, 8;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x18a8 (cutlass-test.1.sm_70.ptx:1014) bra.uni BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b0 (cutlass-test.1.sm_70.ptx:1017) ld.global.u64 %rd1890, [%rd1752];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x18d8 (cutlass-test.1.sm_70.ptx:1024) @%p115 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e8 (cutlass-test.1.sm_70.ptx:1029) add.s64 %rd1275, %rd59, %rd59;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1910 (cutlass-test.1.sm_70.ptx:1034) @%p116 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1920 (cutlass-test.1.sm_70.ptx:1039) add.s64 %rd1279, %rd1275, %rd59;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1948 (cutlass-test.1.sm_70.ptx:1044) @%p117 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1958 (cutlass-test.1.sm_70.ptx:1049) add.s64 %rd1284, %rd1279, %rd59;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1980 (cutlass-test.1.sm_70.ptx:1054) @%p118 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1990 (cutlass-test.1.sm_70.ptx:1059) add.s64 %rd1290, %rd1284, %rd59;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x19b8 (cutlass-test.1.sm_70.ptx:1064) @%p119 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (cutlass-test.1.sm_70.ptx:1069) add.s64 %rd1297, %rd1290, %rd59;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x19f0 (cutlass-test.1.sm_70.ptx:1074) @%p120 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (cutlass-test.1.sm_70.ptx:1079) add.s64 %rd1305, %rd1297, %rd59;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x1a28 (cutlass-test.1.sm_70.ptx:1084) @%p121 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (cutlass-test.1.sm_70.ptx:1089) add.s64 %rd1315, %rd1305, %rd1042;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x3268 (cutlass-test.1.sm_70.ptx:1863) @%p126 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3270 (cutlass-test.1.sm_70.ptx:1864) bra.uni BB0_110;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3270 (cutlass-test.1.sm_70.ptx:1864) bra.uni BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3470 (cutlass-test.1.sm_70.ptx:1932) setp.lt.s32%p127, %r672, -7;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x3478 (cutlass-test.1.sm_70.ptx:1933) @%p127 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d20 (cutlass-test.1.sm_70.ptx:2726) mov.u32 %r645, %tid.x;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x4d18 (cutlass-test.1.sm_70.ptx:2723) @%p128 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d20 (cutlass-test.1.sm_70.ptx:2726) mov.u32 %r645, %tid.x;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x4dd8 (cutlass-test.1.sm_70.ptx:2749) @%p129 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ff0 (cutlass-test.1.sm_70.ptx:6002) ret;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x4de0 (cutlass-test.1.sm_70.ptx:2750) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6658 (cutlass-test.1.sm_70.ptx:3975) setp.lt.s32%p130, %r81, 272;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x4df0 (cutlass-test.1.sm_70.ptx:2754) @%p522 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e68 (cutlass-test.1.sm_70.ptx:2792) mov.u32 %r651, %tid.x;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x4e88 (cutlass-test.1.sm_70.ptx:2796) @%p523 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (cutlass-test.1.sm_70.ptx:2834) mov.u32 %r652, _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x4fb0 (cutlass-test.1.sm_70.ptx:2856) @!%p525 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd8 (cutlass-test.1.sm_70.ptx:2865) setp.lt.s32%p526, %r78, %r205;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x4fb8 (cutlass-test.1.sm_70.ptx:2857) bra.uni BB0_390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fc0 (cutlass-test.1.sm_70.ptx:2860) ld.shared.f64 %fd2003, [%r153];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x5020 (cutlass-test.1.sm_70.ptx:2874) @!%p528 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5048 (cutlass-test.1.sm_70.ptx:2883) cvt.s64.s32%rd939, %r195;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x5028 (cutlass-test.1.sm_70.ptx:2875) bra.uni BB0_392;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5030 (cutlass-test.1.sm_70.ptx:2878) shl.b64 %rd1575, %rd683, 3;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x5080 (cutlass-test.1.sm_70.ptx:2890) @!%p531 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5098 (cutlass-test.1.sm_70.ptx:2897) and.pred %p534, %p526, %p530;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x5088 (cutlass-test.1.sm_70.ptx:2891) bra.uni BB0_394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5090 (cutlass-test.1.sm_70.ptx:2894) st.global.f64 [%rd941], %fd239;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x50a0 (cutlass-test.1.sm_70.ptx:2898) @!%p534 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50c0 (cutlass-test.1.sm_70.ptx:2906) add.s64 %rd942, %rd940, %rd939;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x50a8 (cutlass-test.1.sm_70.ptx:2899) bra.uni BB0_396;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50b0 (cutlass-test.1.sm_70.ptx:2902) add.s64 %rd1579, %rd1577, %rd4;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x50f0 (cutlass-test.1.sm_70.ptx:2912) @!%p537 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5108 (cutlass-test.1.sm_70.ptx:2919) and.pred %p540, %p526, %p536;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x50f8 (cutlass-test.1.sm_70.ptx:2913) bra.uni BB0_398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5100 (cutlass-test.1.sm_70.ptx:2916) st.global.f64 [%rd943], %fd237;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x5110 (cutlass-test.1.sm_70.ptx:2920) @!%p540 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (cutlass-test.1.sm_70.ptx:2928) add.s64 %rd944, %rd942, %rd939;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x5118 (cutlass-test.1.sm_70.ptx:2921) bra.uni BB0_400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (cutlass-test.1.sm_70.ptx:2924) add.s64 %rd1582, %rd1580, %rd4;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x5160 (cutlass-test.1.sm_70.ptx:2934) @!%p543 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5178 (cutlass-test.1.sm_70.ptx:2941) and.pred %p546, %p526, %p542;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x5168 (cutlass-test.1.sm_70.ptx:2935) bra.uni BB0_402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5170 (cutlass-test.1.sm_70.ptx:2938) st.global.f64 [%rd945], %fd235;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x5180 (cutlass-test.1.sm_70.ptx:2942) @!%p546 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51a0 (cutlass-test.1.sm_70.ptx:2950) cvt.s64.s32%rd946, %r194;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x5188 (cutlass-test.1.sm_70.ptx:2943) bra.uni BB0_404;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5190 (cutlass-test.1.sm_70.ptx:2946) add.s64 %rd1585, %rd1583, %rd4;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x5230 (cutlass-test.1.sm_70.ptx:2968) @!%p548 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5268 (cutlass-test.1.sm_70.ptx:2979) and.pred %p551, %p526, %p547;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x5238 (cutlass-test.1.sm_70.ptx:2969) bra.uni BB0_406;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5240 (cutlass-test.1.sm_70.ptx:2972) ld.shared.f64 %fd2005, [%r153];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x52a8 (cutlass-test.1.sm_70.ptx:2987) @!%p551 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52d0 (cutlass-test.1.sm_70.ptx:2996) add.s64 %rd948, %rd947, %rd939;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x52b0 (cutlass-test.1.sm_70.ptx:2988) bra.uni BB0_408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b8 (cutlass-test.1.sm_70.ptx:2991) shl.b64 %rd1588, %rd947, 3;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x5300 (cutlass-test.1.sm_70.ptx:3002) @!%p554 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5318 (cutlass-test.1.sm_70.ptx:3009) and.pred %p557, %p526, %p553;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x5308 (cutlass-test.1.sm_70.ptx:3003) bra.uni BB0_410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (cutlass-test.1.sm_70.ptx:3006) st.global.f64 [%rd949], %fd253;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x5320 (cutlass-test.1.sm_70.ptx:3010) @!%p557 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5340 (cutlass-test.1.sm_70.ptx:3018) add.s64 %rd950, %rd948, %rd939;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x5328 (cutlass-test.1.sm_70.ptx:3011) bra.uni BB0_412;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5330 (cutlass-test.1.sm_70.ptx:3014) add.s64 %rd1592, %rd1590, %rd4;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x5370 (cutlass-test.1.sm_70.ptx:3024) @!%p560 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5388 (cutlass-test.1.sm_70.ptx:3031) and.pred %p563, %p526, %p559;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x5378 (cutlass-test.1.sm_70.ptx:3025) bra.uni BB0_414;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5380 (cutlass-test.1.sm_70.ptx:3028) st.global.f64 [%rd951], %fd251;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x5390 (cutlass-test.1.sm_70.ptx:3032) @!%p563 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53b0 (cutlass-test.1.sm_70.ptx:3040) add.s64 %rd952, %rd950, %rd939;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x5398 (cutlass-test.1.sm_70.ptx:3033) bra.uni BB0_416;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53a0 (cutlass-test.1.sm_70.ptx:3036) add.s64 %rd1595, %rd1593, %rd4;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x53e0 (cutlass-test.1.sm_70.ptx:3046) @!%p566 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f8 (cutlass-test.1.sm_70.ptx:3053) and.pred %p569, %p526, %p565;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x53e8 (cutlass-test.1.sm_70.ptx:3047) bra.uni BB0_418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53f0 (cutlass-test.1.sm_70.ptx:3050) st.global.f64 [%rd953], %fd249;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x5400 (cutlass-test.1.sm_70.ptx:3054) @!%p569 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5420 (cutlass-test.1.sm_70.ptx:3062) ld.param.u32 %r654, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+272];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x5408 (cutlass-test.1.sm_70.ptx:3055) bra.uni BB0_420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5410 (cutlass-test.1.sm_70.ptx:3058) add.s64 %rd1598, %rd1596, %rd4;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x5478 (cutlass-test.1.sm_70.ptx:3073) @%p522 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (cutlass-test.1.sm_70.ptx:3111) @%p523 bra BB0_425;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x54f0 (cutlass-test.1.sm_70.ptx:3111) @%p523 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5568 (cutlass-test.1.sm_70.ptx:3149) bar.sync 0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x55e0 (cutlass-test.1.sm_70.ptx:3164) @!%p573 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (cutlass-test.1.sm_70.ptx:3175) and.pred %p576, %p526, %p572;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x55e8 (cutlass-test.1.sm_70.ptx:3165) bra.uni BB0_426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f0 (cutlass-test.1.sm_70.ptx:3168) ld.shared.f64 %fd2007, [%r153];
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x5658 (cutlass-test.1.sm_70.ptx:3183) @!%p576 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5680 (cutlass-test.1.sm_70.ptx:3192) add.s64 %rd955, %rd954, %rd939;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x5660 (cutlass-test.1.sm_70.ptx:3184) bra.uni BB0_428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5668 (cutlass-test.1.sm_70.ptx:3187) shl.b64 %rd1615, %rd954, 3;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x56b0 (cutlass-test.1.sm_70.ptx:3198) @!%p579 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56c8 (cutlass-test.1.sm_70.ptx:3205) and.pred %p582, %p526, %p578;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x56b8 (cutlass-test.1.sm_70.ptx:3199) bra.uni BB0_430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56c0 (cutlass-test.1.sm_70.ptx:3202) st.global.f64 [%rd956], %fd267;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x56d0 (cutlass-test.1.sm_70.ptx:3206) @!%p582 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (cutlass-test.1.sm_70.ptx:3214) add.s64 %rd957, %rd955, %rd939;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x56d8 (cutlass-test.1.sm_70.ptx:3207) bra.uni BB0_432;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e0 (cutlass-test.1.sm_70.ptx:3210) add.s64 %rd1619, %rd1617, %rd4;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x5720 (cutlass-test.1.sm_70.ptx:3220) @!%p585 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5738 (cutlass-test.1.sm_70.ptx:3227) and.pred %p588, %p526, %p584;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x5728 (cutlass-test.1.sm_70.ptx:3221) bra.uni BB0_434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5730 (cutlass-test.1.sm_70.ptx:3224) st.global.f64 [%rd958], %fd265;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x5740 (cutlass-test.1.sm_70.ptx:3228) @!%p588 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5760 (cutlass-test.1.sm_70.ptx:3236) add.s64 %rd959, %rd957, %rd939;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x5748 (cutlass-test.1.sm_70.ptx:3229) bra.uni BB0_436;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (cutlass-test.1.sm_70.ptx:3232) add.s64 %rd1622, %rd1620, %rd4;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x5790 (cutlass-test.1.sm_70.ptx:3242) @!%p591 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57a8 (cutlass-test.1.sm_70.ptx:3249) and.pred %p594, %p526, %p590;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x5798 (cutlass-test.1.sm_70.ptx:3243) bra.uni BB0_438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57a0 (cutlass-test.1.sm_70.ptx:3246) st.global.f64 [%rd960], %fd263;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x57b0 (cutlass-test.1.sm_70.ptx:3250) @!%p594 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57d0 (cutlass-test.1.sm_70.ptx:3258) add.s64 %rd961, %rd959, %rd946;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x57b8 (cutlass-test.1.sm_70.ptx:3251) bra.uni BB0_440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (cutlass-test.1.sm_70.ptx:3254) add.s64 %rd1625, %rd1623, %rd4;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x5858 (cutlass-test.1.sm_70.ptx:3275) @!%p596 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (cutlass-test.1.sm_70.ptx:3286) and.pred %p599, %p526, %p595;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x5860 (cutlass-test.1.sm_70.ptx:3276) bra.uni BB0_442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5868 (cutlass-test.1.sm_70.ptx:3279) ld.shared.f64 %fd2009, [%r153];
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x58d0 (cutlass-test.1.sm_70.ptx:3294) @!%p599 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58f8 (cutlass-test.1.sm_70.ptx:3303) add.s64 %rd962, %rd961, %rd939;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x58d8 (cutlass-test.1.sm_70.ptx:3295) bra.uni BB0_444;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e0 (cutlass-test.1.sm_70.ptx:3298) shl.b64 %rd1628, %rd961, 3;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x5928 (cutlass-test.1.sm_70.ptx:3309) @!%p602 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5940 (cutlass-test.1.sm_70.ptx:3316) and.pred %p605, %p526, %p601;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x5930 (cutlass-test.1.sm_70.ptx:3310) bra.uni BB0_446;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5938 (cutlass-test.1.sm_70.ptx:3313) st.global.f64 [%rd963], %fd281;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x5948 (cutlass-test.1.sm_70.ptx:3317) @!%p605 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5968 (cutlass-test.1.sm_70.ptx:3325) add.s64 %rd964, %rd962, %rd939;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x5950 (cutlass-test.1.sm_70.ptx:3318) bra.uni BB0_448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5958 (cutlass-test.1.sm_70.ptx:3321) add.s64 %rd1632, %rd1630, %rd4;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x5998 (cutlass-test.1.sm_70.ptx:3331) @!%p608 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (cutlass-test.1.sm_70.ptx:3338) and.pred %p611, %p526, %p607;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x59a0 (cutlass-test.1.sm_70.ptx:3332) bra.uni BB0_450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59a8 (cutlass-test.1.sm_70.ptx:3335) st.global.f64 [%rd965], %fd279;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x59b8 (cutlass-test.1.sm_70.ptx:3339) @!%p611 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (cutlass-test.1.sm_70.ptx:3347) add.s64 %rd966, %rd964, %rd939;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x59c0 (cutlass-test.1.sm_70.ptx:3340) bra.uni BB0_452;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59c8 (cutlass-test.1.sm_70.ptx:3343) add.s64 %rd1635, %rd1633, %rd4;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x5a08 (cutlass-test.1.sm_70.ptx:3353) @!%p614 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a20 (cutlass-test.1.sm_70.ptx:3360) and.pred %p617, %p526, %p613;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x5a10 (cutlass-test.1.sm_70.ptx:3354) bra.uni BB0_454;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a18 (cutlass-test.1.sm_70.ptx:3357) st.global.f64 [%rd967], %fd277;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x5a28 (cutlass-test.1.sm_70.ptx:3361) @!%p617 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a48 (cutlass-test.1.sm_70.ptx:3369) shl.b32 %r572, %r161, 2;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x5a30 (cutlass-test.1.sm_70.ptx:3362) bra.uni BB0_456;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a38 (cutlass-test.1.sm_70.ptx:3365) add.s64 %rd1638, %rd1636, %rd4;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x5a80 (cutlass-test.1.sm_70.ptx:3376) @%p522 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5af8 (cutlass-test.1.sm_70.ptx:3414) @%p523 bra BB0_461;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5af8 (cutlass-test.1.sm_70.ptx:3414) @%p523 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b70 (cutlass-test.1.sm_70.ptx:3452) bar.sync 0;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5be8 (cutlass-test.1.sm_70.ptx:3467) @!%p621 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c20 (cutlass-test.1.sm_70.ptx:3478) and.pred %p624, %p526, %p620;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5bf0 (cutlass-test.1.sm_70.ptx:3468) bra.uni BB0_462;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf8 (cutlass-test.1.sm_70.ptx:3471) ld.shared.f64 %fd2011, [%r153];
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5c60 (cutlass-test.1.sm_70.ptx:3486) @!%p624 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c88 (cutlass-test.1.sm_70.ptx:3495) add.s64 %rd969, %rd968, %rd939;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5c68 (cutlass-test.1.sm_70.ptx:3487) bra.uni BB0_464;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (cutlass-test.1.sm_70.ptx:3490) shl.b64 %rd1655, %rd968, 3;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5cb8 (cutlass-test.1.sm_70.ptx:3501) @!%p627 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cd0 (cutlass-test.1.sm_70.ptx:3508) and.pred %p630, %p526, %p626;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5cc0 (cutlass-test.1.sm_70.ptx:3502) bra.uni BB0_466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cc8 (cutlass-test.1.sm_70.ptx:3505) st.global.f64 [%rd970], %fd295;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5cd8 (cutlass-test.1.sm_70.ptx:3509) @!%p630 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf8 (cutlass-test.1.sm_70.ptx:3517) add.s64 %rd971, %rd969, %rd939;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5ce0 (cutlass-test.1.sm_70.ptx:3510) bra.uni BB0_468;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ce8 (cutlass-test.1.sm_70.ptx:3513) add.s64 %rd1659, %rd1657, %rd4;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5d28 (cutlass-test.1.sm_70.ptx:3523) @!%p633 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d40 (cutlass-test.1.sm_70.ptx:3530) and.pred %p636, %p526, %p632;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5d30 (cutlass-test.1.sm_70.ptx:3524) bra.uni BB0_470;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d38 (cutlass-test.1.sm_70.ptx:3527) st.global.f64 [%rd972], %fd293;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x5d48 (cutlass-test.1.sm_70.ptx:3531) @!%p636 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d68 (cutlass-test.1.sm_70.ptx:3539) add.s64 %rd973, %rd971, %rd939;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5d50 (cutlass-test.1.sm_70.ptx:3532) bra.uni BB0_472;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d58 (cutlass-test.1.sm_70.ptx:3535) add.s64 %rd1662, %rd1660, %rd4;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5d98 (cutlass-test.1.sm_70.ptx:3545) @!%p639 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5db0 (cutlass-test.1.sm_70.ptx:3552) and.pred %p642, %p526, %p638;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5da0 (cutlass-test.1.sm_70.ptx:3546) bra.uni BB0_474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (cutlass-test.1.sm_70.ptx:3549) st.global.f64 [%rd974], %fd291;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5db8 (cutlass-test.1.sm_70.ptx:3553) @!%p642 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5dd8 (cutlass-test.1.sm_70.ptx:3561) add.s64 %rd975, %rd973, %rd946;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5dc0 (cutlass-test.1.sm_70.ptx:3554) bra.uni BB0_476;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5dc8 (cutlass-test.1.sm_70.ptx:3557) add.s64 %rd1665, %rd1663, %rd4;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5e60 (cutlass-test.1.sm_70.ptx:3578) @!%p644 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e98 (cutlass-test.1.sm_70.ptx:3589) and.pred %p647, %p526, %p643;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5e68 (cutlass-test.1.sm_70.ptx:3579) bra.uni BB0_478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (cutlass-test.1.sm_70.ptx:3582) ld.shared.f64 %fd2013, [%r153];
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ed8 (cutlass-test.1.sm_70.ptx:3597) @!%p647 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (cutlass-test.1.sm_70.ptx:3606) add.s64 %rd976, %rd975, %rd939;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5ee0 (cutlass-test.1.sm_70.ptx:3598) bra.uni BB0_480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ee8 (cutlass-test.1.sm_70.ptx:3601) shl.b64 %rd1668, %rd975, 3;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5f30 (cutlass-test.1.sm_70.ptx:3612) @!%p650 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f48 (cutlass-test.1.sm_70.ptx:3619) and.pred %p653, %p526, %p649;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5f38 (cutlass-test.1.sm_70.ptx:3613) bra.uni BB0_482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f40 (cutlass-test.1.sm_70.ptx:3616) st.global.f64 [%rd977], %fd309;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5f50 (cutlass-test.1.sm_70.ptx:3620) @!%p653 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f70 (cutlass-test.1.sm_70.ptx:3628) add.s64 %rd978, %rd976, %rd939;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5f58 (cutlass-test.1.sm_70.ptx:3621) bra.uni BB0_484;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f60 (cutlass-test.1.sm_70.ptx:3624) add.s64 %rd1672, %rd1670, %rd4;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5fa0 (cutlass-test.1.sm_70.ptx:3634) @!%p656 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fb8 (cutlass-test.1.sm_70.ptx:3641) and.pred %p659, %p526, %p655;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5fa8 (cutlass-test.1.sm_70.ptx:3635) bra.uni BB0_486;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fb0 (cutlass-test.1.sm_70.ptx:3638) st.global.f64 [%rd979], %fd307;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5fc0 (cutlass-test.1.sm_70.ptx:3642) @!%p659 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe0 (cutlass-test.1.sm_70.ptx:3650) add.s64 %rd980, %rd978, %rd939;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5fc8 (cutlass-test.1.sm_70.ptx:3643) bra.uni BB0_488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (cutlass-test.1.sm_70.ptx:3646) add.s64 %rd1675, %rd1673, %rd4;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6010 (cutlass-test.1.sm_70.ptx:3656) @!%p662 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6028 (cutlass-test.1.sm_70.ptx:3663) and.pred %p665, %p526, %p661;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x6018 (cutlass-test.1.sm_70.ptx:3657) bra.uni BB0_490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6020 (cutlass-test.1.sm_70.ptx:3660) st.global.f64 [%rd981], %fd305;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6030 (cutlass-test.1.sm_70.ptx:3664) @!%p665 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6050 (cutlass-test.1.sm_70.ptx:3672) mad.lo.s32 %r579, %r161, 6, %r75;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6038 (cutlass-test.1.sm_70.ptx:3665) bra.uni BB0_492;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (cutlass-test.1.sm_70.ptx:3668) add.s64 %rd1678, %rd1676, %rd4;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6080 (cutlass-test.1.sm_70.ptx:3678) @%p522 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60f8 (cutlass-test.1.sm_70.ptx:3716) @%p523 bra BB0_497;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x60f8 (cutlass-test.1.sm_70.ptx:3716) @%p523 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6170 (cutlass-test.1.sm_70.ptx:3754) bar.sync 0;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x61e8 (cutlass-test.1.sm_70.ptx:3769) @!%p669 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6220 (cutlass-test.1.sm_70.ptx:3780) and.pred %p672, %p526, %p668;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x61f0 (cutlass-test.1.sm_70.ptx:3770) bra.uni BB0_498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61f8 (cutlass-test.1.sm_70.ptx:3773) ld.shared.f64 %fd2015, [%r153];
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6260 (cutlass-test.1.sm_70.ptx:3788) @!%p672 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6288 (cutlass-test.1.sm_70.ptx:3797) add.s64 %rd983, %rd982, %rd939;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x6268 (cutlass-test.1.sm_70.ptx:3789) bra.uni BB0_500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (cutlass-test.1.sm_70.ptx:3792) shl.b64 %rd1695, %rd982, 3;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x62b8 (cutlass-test.1.sm_70.ptx:3803) @!%p675 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62d0 (cutlass-test.1.sm_70.ptx:3810) and.pred %p678, %p526, %p674;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x62c0 (cutlass-test.1.sm_70.ptx:3804) bra.uni BB0_502;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62c8 (cutlass-test.1.sm_70.ptx:3807) st.global.f64 [%rd984], %fd323;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x62d8 (cutlass-test.1.sm_70.ptx:3811) @!%p678 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62f8 (cutlass-test.1.sm_70.ptx:3819) add.s64 %rd985, %rd983, %rd939;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x62e0 (cutlass-test.1.sm_70.ptx:3812) bra.uni BB0_504;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62e8 (cutlass-test.1.sm_70.ptx:3815) add.s64 %rd1699, %rd1697, %rd4;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6328 (cutlass-test.1.sm_70.ptx:3825) @!%p681 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6340 (cutlass-test.1.sm_70.ptx:3832) and.pred %p684, %p526, %p680;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6330 (cutlass-test.1.sm_70.ptx:3826) bra.uni BB0_506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6338 (cutlass-test.1.sm_70.ptx:3829) st.global.f64 [%rd986], %fd321;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x6348 (cutlass-test.1.sm_70.ptx:3833) @!%p684 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6368 (cutlass-test.1.sm_70.ptx:3841) add.s64 %rd987, %rd985, %rd939;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6350 (cutlass-test.1.sm_70.ptx:3834) bra.uni BB0_508;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6358 (cutlass-test.1.sm_70.ptx:3837) add.s64 %rd1702, %rd1700, %rd4;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6398 (cutlass-test.1.sm_70.ptx:3847) @!%p687 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63b0 (cutlass-test.1.sm_70.ptx:3854) and.pred %p690, %p526, %p686;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x63a0 (cutlass-test.1.sm_70.ptx:3848) bra.uni BB0_510;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63a8 (cutlass-test.1.sm_70.ptx:3851) st.global.f64 [%rd988], %fd319;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x63b8 (cutlass-test.1.sm_70.ptx:3855) @!%p690 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63d8 (cutlass-test.1.sm_70.ptx:3863) add.s64 %rd989, %rd987, %rd946;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x63c0 (cutlass-test.1.sm_70.ptx:3856) bra.uni BB0_512;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c8 (cutlass-test.1.sm_70.ptx:3859) add.s64 %rd1705, %rd1703, %rd4;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6460 (cutlass-test.1.sm_70.ptx:3880) @!%p692 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6498 (cutlass-test.1.sm_70.ptx:3891) and.pred %p695, %p526, %p691;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6468 (cutlass-test.1.sm_70.ptx:3881) bra.uni BB0_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6470 (cutlass-test.1.sm_70.ptx:3884) ld.shared.f64 %fd2017, [%r153];
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x64d8 (cutlass-test.1.sm_70.ptx:3899) @!%p695 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6500 (cutlass-test.1.sm_70.ptx:3908) add.s64 %rd990, %rd989, %rd939;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x64e0 (cutlass-test.1.sm_70.ptx:3900) bra.uni BB0_516;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64e8 (cutlass-test.1.sm_70.ptx:3903) shl.b64 %rd1708, %rd989, 3;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6530 (cutlass-test.1.sm_70.ptx:3914) @!%p698 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6548 (cutlass-test.1.sm_70.ptx:3921) and.pred %p701, %p526, %p697;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6538 (cutlass-test.1.sm_70.ptx:3915) bra.uni BB0_518;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6540 (cutlass-test.1.sm_70.ptx:3918) st.global.f64 [%rd991], %fd337;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6550 (cutlass-test.1.sm_70.ptx:3922) @!%p701 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6570 (cutlass-test.1.sm_70.ptx:3930) add.s64 %rd992, %rd990, %rd939;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6558 (cutlass-test.1.sm_70.ptx:3923) bra.uni BB0_520;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6560 (cutlass-test.1.sm_70.ptx:3926) add.s64 %rd1712, %rd1710, %rd4;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x65a0 (cutlass-test.1.sm_70.ptx:3936) @!%p704 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65b8 (cutlass-test.1.sm_70.ptx:3943) and.pred %p707, %p526, %p703;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x65a8 (cutlass-test.1.sm_70.ptx:3937) bra.uni BB0_522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65b0 (cutlass-test.1.sm_70.ptx:3940) st.global.f64 [%rd993], %fd335;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x65c0 (cutlass-test.1.sm_70.ptx:3944) @!%p707 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e0 (cutlass-test.1.sm_70.ptx:3952) add.s64 %rd994, %rd992, %rd939;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x65c8 (cutlass-test.1.sm_70.ptx:3945) bra.uni BB0_524;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65d0 (cutlass-test.1.sm_70.ptx:3948) add.s64 %rd1715, %rd1713, %rd4;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x6610 (cutlass-test.1.sm_70.ptx:3958) @!%p710 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6628 (cutlass-test.1.sm_70.ptx:3965) and.pred %p713, %p526, %p709;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x6618 (cutlass-test.1.sm_70.ptx:3959) bra.uni BB0_526;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6620 (cutlass-test.1.sm_70.ptx:3962) st.global.f64 [%rd995], %fd333;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x6630 (cutlass-test.1.sm_70.ptx:3966) @!%p713 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ff0 (cutlass-test.1.sm_70.ptx:6002) ret;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x6638 (cutlass-test.1.sm_70.ptx:3967) bra.uni BB0_528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6640 (cutlass-test.1.sm_70.ptx:3970) add.s64 %rd1718, %rd1716, %rd4;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x6650 (cutlass-test.1.sm_70.ptx:3972) bra.uni BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ff0 (cutlass-test.1.sm_70.ptx:6002) ret;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x6680 (cutlass-test.1.sm_70.ptx:3980) @%p130 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66f8 (cutlass-test.1.sm_70.ptx:4018) mov.u32 %r647, %tid.x;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x6718 (cutlass-test.1.sm_70.ptx:4022) @%p131 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6790 (cutlass-test.1.sm_70.ptx:4060) ld.param.u64 %rd1719, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x67c8 (cutlass-test.1.sm_70.ptx:4067) @!%p134 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67e0 (cutlass-test.1.sm_70.ptx:4074) setp.lt.s32%p136, %r78, %r205;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x67d0 (cutlass-test.1.sm_70.ptx:4068) bra.uni BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67d8 (cutlass-test.1.sm_70.ptx:4071) ld.global.u64 %rd2130, [%rd686];
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x67f0 (cutlass-test.1.sm_70.ptx:4076) @!%p137 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6808 (cutlass-test.1.sm_70.ptx:4083) cvt.s64.s32%rd691, %r189;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x67f8 (cutlass-test.1.sm_70.ptx:4077) bra.uni BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6800 (cutlass-test.1.sm_70.ptx:4080) ld.global.u64 %rd2131, [%rd686+256];
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x6840 (cutlass-test.1.sm_70.ptx:4090) @!%p140 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6858 (cutlass-test.1.sm_70.ptx:4097) and.pred %p143, %p136, %p138;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x6848 (cutlass-test.1.sm_70.ptx:4091) bra.uni BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6850 (cutlass-test.1.sm_70.ptx:4094) ld.global.u64 %rd2132, [%rd693];
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x6860 (cutlass-test.1.sm_70.ptx:4098) @!%p143 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6878 (cutlass-test.1.sm_70.ptx:4105) add.s64 %rd698, %rd692, %rd691;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x6868 (cutlass-test.1.sm_70.ptx:4099) bra.uni BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6870 (cutlass-test.1.sm_70.ptx:4102) ld.global.u64 %rd2133, [%rd693+256];
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x68a8 (cutlass-test.1.sm_70.ptx:4111) @!%p146 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68c0 (cutlass-test.1.sm_70.ptx:4118) and.pred %p149, %p136, %p144;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x68b0 (cutlass-test.1.sm_70.ptx:4112) bra.uni BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68b8 (cutlass-test.1.sm_70.ptx:4115) ld.global.u64 %rd2134, [%rd699];
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x68c8 (cutlass-test.1.sm_70.ptx:4119) @!%p149 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68e0 (cutlass-test.1.sm_70.ptx:4126) add.s64 %rd704, %rd698, %rd691;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x68d0 (cutlass-test.1.sm_70.ptx:4120) bra.uni BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68d8 (cutlass-test.1.sm_70.ptx:4123) ld.global.u64 %rd2135, [%rd699+256];
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x6910 (cutlass-test.1.sm_70.ptx:4132) @!%p152 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6928 (cutlass-test.1.sm_70.ptx:4139) and.pred %p155, %p136, %p150;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x6918 (cutlass-test.1.sm_70.ptx:4133) bra.uni BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6920 (cutlass-test.1.sm_70.ptx:4136) ld.global.u64 %rd2136, [%rd705];
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x6930 (cutlass-test.1.sm_70.ptx:4140) @!%p155 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6948 (cutlass-test.1.sm_70.ptx:4147) mov.u32 %r648, _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x6938 (cutlass-test.1.sm_70.ptx:4141) bra.uni BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6940 (cutlass-test.1.sm_70.ptx:4144) ld.global.u64 %rd2137, [%rd705+256];
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x6ac8 (cutlass-test.1.sm_70.ptx:4195) @!%p158 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ae0 (cutlass-test.1.sm_70.ptx:4202) and.pred %p161, %p136, %p156;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x6ad0 (cutlass-test.1.sm_70.ptx:4196) bra.uni BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ad8 (cutlass-test.1.sm_70.ptx:4199) st.global.f64 [%rd684], %fd163;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x6ae8 (cutlass-test.1.sm_70.ptx:4203) @!%p161 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b10 (cutlass-test.1.sm_70.ptx:4212) cvt.s64.s32%rd712, %r195;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x6af0 (cutlass-test.1.sm_70.ptx:4204) bra.uni BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6af8 (cutlass-test.1.sm_70.ptx:4207) shl.b64 %rd1364, %rd683, 3;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x6b48 (cutlass-test.1.sm_70.ptx:4219) @!%p164 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b60 (cutlass-test.1.sm_70.ptx:4226) and.pred %p167, %p136, %p163;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x6b50 (cutlass-test.1.sm_70.ptx:4220) bra.uni BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b58 (cutlass-test.1.sm_70.ptx:4223) st.global.f64 [%rd714], %fd165;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x6b68 (cutlass-test.1.sm_70.ptx:4227) @!%p167 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b88 (cutlass-test.1.sm_70.ptx:4235) add.s64 %rd715, %rd713, %rd712;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x6b70 (cutlass-test.1.sm_70.ptx:4228) bra.uni BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b78 (cutlass-test.1.sm_70.ptx:4231) add.s64 %rd1368, %rd1366, %rd4;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x6bb8 (cutlass-test.1.sm_70.ptx:4241) @!%p170 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (cutlass-test.1.sm_70.ptx:4248) and.pred %p173, %p136, %p169;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x6bc0 (cutlass-test.1.sm_70.ptx:4242) bra.uni BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc8 (cutlass-test.1.sm_70.ptx:4245) st.global.f64 [%rd716], %fd167;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x6bd8 (cutlass-test.1.sm_70.ptx:4249) @!%p173 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bf8 (cutlass-test.1.sm_70.ptx:4257) add.s64 %rd717, %rd715, %rd712;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x6be0 (cutlass-test.1.sm_70.ptx:4250) bra.uni BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6be8 (cutlass-test.1.sm_70.ptx:4253) add.s64 %rd1371, %rd1369, %rd4;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x6c28 (cutlass-test.1.sm_70.ptx:4263) @!%p176 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c40 (cutlass-test.1.sm_70.ptx:4270) and.pred %p179, %p136, %p175;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x6c30 (cutlass-test.1.sm_70.ptx:4264) bra.uni BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c38 (cutlass-test.1.sm_70.ptx:4267) st.global.f64 [%rd718], %fd169;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x6c48 (cutlass-test.1.sm_70.ptx:4271) @!%p179 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c68 (cutlass-test.1.sm_70.ptx:4279) shl.b64 %rd1376, %rd711, 3;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x6c50 (cutlass-test.1.sm_70.ptx:4272) bra.uni BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c58 (cutlass-test.1.sm_70.ptx:4275) add.s64 %rd1374, %rd1372, %rd4;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x6cb0 (cutlass-test.1.sm_70.ptx:4288) @!%p182 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc8 (cutlass-test.1.sm_70.ptx:4295) and.pred %p185, %p136, %p181;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x6cb8 (cutlass-test.1.sm_70.ptx:4289) bra.uni BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cc0 (cutlass-test.1.sm_70.ptx:4292) ld.global.u64 %rd2130, [%rd719];
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x6cd0 (cutlass-test.1.sm_70.ptx:4296) @!%p185 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ce8 (cutlass-test.1.sm_70.ptx:4303) add.s64 %rd727, %rd711, %rd691;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x6cd8 (cutlass-test.1.sm_70.ptx:4297) bra.uni BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ce0 (cutlass-test.1.sm_70.ptx:4300) ld.global.u64 %rd2131, [%rd719+256];
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x6d18 (cutlass-test.1.sm_70.ptx:4309) @!%p188 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d30 (cutlass-test.1.sm_70.ptx:4316) and.pred %p191, %p136, %p186;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x6d20 (cutlass-test.1.sm_70.ptx:4310) bra.uni BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d28 (cutlass-test.1.sm_70.ptx:4313) ld.global.u64 %rd2132, [%rd728];
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x6d38 (cutlass-test.1.sm_70.ptx:4317) @!%p191 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d50 (cutlass-test.1.sm_70.ptx:4324) add.s64 %rd733, %rd727, %rd691;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x6d40 (cutlass-test.1.sm_70.ptx:4318) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d48 (cutlass-test.1.sm_70.ptx:4321) ld.global.u64 %rd2133, [%rd728+256];
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x6d80 (cutlass-test.1.sm_70.ptx:4330) @!%p194 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d98 (cutlass-test.1.sm_70.ptx:4337) and.pred %p197, %p136, %p192;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x6d88 (cutlass-test.1.sm_70.ptx:4331) bra.uni BB0_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d90 (cutlass-test.1.sm_70.ptx:4334) ld.global.u64 %rd2134, [%rd734];
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x6da0 (cutlass-test.1.sm_70.ptx:4338) @!%p197 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6db8 (cutlass-test.1.sm_70.ptx:4345) add.s64 %rd1383, %rd733, %rd691;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x6da8 (cutlass-test.1.sm_70.ptx:4339) bra.uni BB0_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6db0 (cutlass-test.1.sm_70.ptx:4342) ld.global.u64 %rd2135, [%rd734+256];
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x6de8 (cutlass-test.1.sm_70.ptx:4351) @!%p200 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e00 (cutlass-test.1.sm_70.ptx:4358) and.pred %p203, %p136, %p198;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x6df0 (cutlass-test.1.sm_70.ptx:4352) bra.uni BB0_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6df8 (cutlass-test.1.sm_70.ptx:4355) ld.global.u64 %rd2136, [%rd739];
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x6e08 (cutlass-test.1.sm_70.ptx:4359) @!%p203 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e20 (cutlass-test.1.sm_70.ptx:4366) bar.sync 0;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x6e10 (cutlass-test.1.sm_70.ptx:4360) bra.uni BB0_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (cutlass-test.1.sm_70.ptx:4363) ld.global.u64 %rd2137, [%rd739+256];
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x6f60 (cutlass-test.1.sm_70.ptx:4406) @!%p206 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f78 (cutlass-test.1.sm_70.ptx:4413) and.pred %p209, %p136, %p204;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x6f68 (cutlass-test.1.sm_70.ptx:4407) bra.uni BB0_166;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f70 (cutlass-test.1.sm_70.ptx:4410) st.global.f64 [%rd722], %fd171;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x6f80 (cutlass-test.1.sm_70.ptx:4414) @!%p209 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fa0 (cutlass-test.1.sm_70.ptx:4422) add.s64 %rd744, %rd721, %rd712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x6f88 (cutlass-test.1.sm_70.ptx:4415) bra.uni BB0_168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f90 (cutlass-test.1.sm_70.ptx:4418) add.s64 %rd1386, %rd1377, %rd4;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x6fd0 (cutlass-test.1.sm_70.ptx:4428) @!%p212 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe8 (cutlass-test.1.sm_70.ptx:4435) and.pred %p215, %p136, %p211;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x6fd8 (cutlass-test.1.sm_70.ptx:4429) bra.uni BB0_170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe0 (cutlass-test.1.sm_70.ptx:4432) st.global.f64 [%rd745], %fd173;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x6ff0 (cutlass-test.1.sm_70.ptx:4436) @!%p215 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7010 (cutlass-test.1.sm_70.ptx:4444) add.s64 %rd746, %rd744, %rd712;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x6ff8 (cutlass-test.1.sm_70.ptx:4437) bra.uni BB0_172;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7000 (cutlass-test.1.sm_70.ptx:4440) add.s64 %rd1389, %rd1387, %rd4;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x7040 (cutlass-test.1.sm_70.ptx:4450) @!%p218 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7058 (cutlass-test.1.sm_70.ptx:4457) and.pred %p221, %p136, %p217;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x7048 (cutlass-test.1.sm_70.ptx:4451) bra.uni BB0_174;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7050 (cutlass-test.1.sm_70.ptx:4454) st.global.f64 [%rd747], %fd175;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x7060 (cutlass-test.1.sm_70.ptx:4458) @!%p221 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7080 (cutlass-test.1.sm_70.ptx:4466) add.s64 %rd748, %rd746, %rd712;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x7068 (cutlass-test.1.sm_70.ptx:4459) bra.uni BB0_176;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (cutlass-test.1.sm_70.ptx:4462) add.s64 %rd1392, %rd1390, %rd4;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x70b0 (cutlass-test.1.sm_70.ptx:4472) @!%p224 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70c8 (cutlass-test.1.sm_70.ptx:4479) and.pred %p227, %p136, %p223;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x70b8 (cutlass-test.1.sm_70.ptx:4473) bra.uni BB0_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70c0 (cutlass-test.1.sm_70.ptx:4476) st.global.f64 [%rd749], %fd177;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x70d0 (cutlass-test.1.sm_70.ptx:4480) @!%p227 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70f0 (cutlass-test.1.sm_70.ptx:4488) ld.param.u32 %r649, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+272];
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x70d8 (cutlass-test.1.sm_70.ptx:4481) bra.uni BB0_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e0 (cutlass-test.1.sm_70.ptx:4484) add.s64 %rd1395, %rd1393, %rd4;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x7178 (cutlass-test.1.sm_70.ptx:4505) @%p130 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f0 (cutlass-test.1.sm_70.ptx:4543) @%p131 bra BB0_185;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x71f0 (cutlass-test.1.sm_70.ptx:4543) @%p131 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7268 (cutlass-test.1.sm_70.ptx:4581) shl.b64 %rd1412, %rd750, 3;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x7288 (cutlass-test.1.sm_70.ptx:4585) @!%p232 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72a0 (cutlass-test.1.sm_70.ptx:4592) and.pred %p235, %p136, %p231;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x7290 (cutlass-test.1.sm_70.ptx:4586) bra.uni BB0_186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7298 (cutlass-test.1.sm_70.ptx:4589) ld.global.u64 %rd2130, [%rd753];
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x72a8 (cutlass-test.1.sm_70.ptx:4593) @!%p235 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72c0 (cutlass-test.1.sm_70.ptx:4600) add.s64 %rd758, %rd750, %rd691;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x72b0 (cutlass-test.1.sm_70.ptx:4594) bra.uni BB0_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b8 (cutlass-test.1.sm_70.ptx:4597) ld.global.u64 %rd2131, [%rd753+256];
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x72f0 (cutlass-test.1.sm_70.ptx:4606) @!%p238 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7308 (cutlass-test.1.sm_70.ptx:4613) and.pred %p241, %p136, %p236;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x72f8 (cutlass-test.1.sm_70.ptx:4607) bra.uni BB0_190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7300 (cutlass-test.1.sm_70.ptx:4610) ld.global.u64 %rd2132, [%rd759];
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x7310 (cutlass-test.1.sm_70.ptx:4614) @!%p241 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7328 (cutlass-test.1.sm_70.ptx:4621) add.s64 %rd764, %rd758, %rd691;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x7318 (cutlass-test.1.sm_70.ptx:4615) bra.uni BB0_192;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7320 (cutlass-test.1.sm_70.ptx:4618) ld.global.u64 %rd2133, [%rd759+256];
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x7358 (cutlass-test.1.sm_70.ptx:4627) @!%p244 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (cutlass-test.1.sm_70.ptx:4634) and.pred %p247, %p136, %p242;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x7360 (cutlass-test.1.sm_70.ptx:4628) bra.uni BB0_194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7368 (cutlass-test.1.sm_70.ptx:4631) ld.global.u64 %rd2134, [%rd765];
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x7378 (cutlass-test.1.sm_70.ptx:4635) @!%p247 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7390 (cutlass-test.1.sm_70.ptx:4642) add.s64 %rd770, %rd764, %rd691;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x7380 (cutlass-test.1.sm_70.ptx:4636) bra.uni BB0_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7388 (cutlass-test.1.sm_70.ptx:4639) ld.global.u64 %rd2135, [%rd765+256];
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x73c0 (cutlass-test.1.sm_70.ptx:4648) @!%p250 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73d8 (cutlass-test.1.sm_70.ptx:4655) and.pred %p253, %p136, %p248;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x73c8 (cutlass-test.1.sm_70.ptx:4649) bra.uni BB0_198;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73d0 (cutlass-test.1.sm_70.ptx:4652) ld.global.u64 %rd2136, [%rd771];
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x73e0 (cutlass-test.1.sm_70.ptx:4656) @!%p253 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73f8 (cutlass-test.1.sm_70.ptx:4663) add.s64 %rd776, %rd770, %rd710;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x73e8 (cutlass-test.1.sm_70.ptx:4657) bra.uni BB0_200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73f0 (cutlass-test.1.sm_70.ptx:4660) ld.global.u64 %rd2137, [%rd771+256];
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x7548 (cutlass-test.1.sm_70.ptx:4705) @!%p256 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7560 (cutlass-test.1.sm_70.ptx:4712) and.pred %p259, %p136, %p254;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x7550 (cutlass-test.1.sm_70.ptx:4706) bra.uni BB0_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7558 (cutlass-test.1.sm_70.ptx:4709) st.global.f64 [%rd752], %fd179;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x7568 (cutlass-test.1.sm_70.ptx:4713) @!%p259 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7590 (cutlass-test.1.sm_70.ptx:4722) add.s64 %rd777, %rd751, %rd712;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x7570 (cutlass-test.1.sm_70.ptx:4714) bra.uni BB0_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7578 (cutlass-test.1.sm_70.ptx:4717) shl.b64 %rd1419, %rd751, 3;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x75c0 (cutlass-test.1.sm_70.ptx:4728) @!%p262 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75d8 (cutlass-test.1.sm_70.ptx:4735) and.pred %p265, %p136, %p261;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x75c8 (cutlass-test.1.sm_70.ptx:4729) bra.uni BB0_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75d0 (cutlass-test.1.sm_70.ptx:4732) st.global.f64 [%rd778], %fd181;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x75e0 (cutlass-test.1.sm_70.ptx:4736) @!%p265 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7600 (cutlass-test.1.sm_70.ptx:4744) add.s64 %rd779, %rd777, %rd712;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x75e8 (cutlass-test.1.sm_70.ptx:4737) bra.uni BB0_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75f0 (cutlass-test.1.sm_70.ptx:4740) add.s64 %rd1423, %rd1421, %rd4;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0x7630 (cutlass-test.1.sm_70.ptx:4750) @!%p268 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7648 (cutlass-test.1.sm_70.ptx:4757) and.pred %p271, %p136, %p267;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0x7638 (cutlass-test.1.sm_70.ptx:4751) bra.uni BB0_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7640 (cutlass-test.1.sm_70.ptx:4754) st.global.f64 [%rd780], %fd183;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0x7650 (cutlass-test.1.sm_70.ptx:4758) @!%p271 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7670 (cutlass-test.1.sm_70.ptx:4766) add.s64 %rd781, %rd779, %rd712;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0x7658 (cutlass-test.1.sm_70.ptx:4759) bra.uni BB0_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7660 (cutlass-test.1.sm_70.ptx:4762) add.s64 %rd1426, %rd1424, %rd4;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0x76a0 (cutlass-test.1.sm_70.ptx:4772) @!%p274 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76b8 (cutlass-test.1.sm_70.ptx:4779) and.pred %p277, %p136, %p273;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0x76a8 (cutlass-test.1.sm_70.ptx:4773) bra.uni BB0_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76b0 (cutlass-test.1.sm_70.ptx:4776) st.global.f64 [%rd782], %fd185;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0x76c0 (cutlass-test.1.sm_70.ptx:4780) @!%p277 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76e0 (cutlass-test.1.sm_70.ptx:4788) shl.b64 %rd1431, %rd776, 3;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0x76c8 (cutlass-test.1.sm_70.ptx:4781) bra.uni BB0_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76d0 (cutlass-test.1.sm_70.ptx:4784) add.s64 %rd1429, %rd1427, %rd4;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0x7720 (cutlass-test.1.sm_70.ptx:4796) @!%p280 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7738 (cutlass-test.1.sm_70.ptx:4803) and.pred %p283, %p136, %p279;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0x7728 (cutlass-test.1.sm_70.ptx:4797) bra.uni BB0_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7730 (cutlass-test.1.sm_70.ptx:4800) ld.global.u64 %rd2130, [%rd783];
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0x7740 (cutlass-test.1.sm_70.ptx:4804) @!%p283 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7758 (cutlass-test.1.sm_70.ptx:4811) add.s64 %rd790, %rd776, %rd691;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0x7748 (cutlass-test.1.sm_70.ptx:4805) bra.uni BB0_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7750 (cutlass-test.1.sm_70.ptx:4808) ld.global.u64 %rd2131, [%rd783+256];
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0x7788 (cutlass-test.1.sm_70.ptx:4817) @!%p286 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a0 (cutlass-test.1.sm_70.ptx:4824) and.pred %p289, %p136, %p284;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0x7790 (cutlass-test.1.sm_70.ptx:4818) bra.uni BB0_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7798 (cutlass-test.1.sm_70.ptx:4821) ld.global.u64 %rd2132, [%rd791];
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0x77a8 (cutlass-test.1.sm_70.ptx:4825) @!%p289 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77c0 (cutlass-test.1.sm_70.ptx:4832) add.s64 %rd796, %rd790, %rd691;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0x77b0 (cutlass-test.1.sm_70.ptx:4826) bra.uni BB0_224;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b8 (cutlass-test.1.sm_70.ptx:4829) ld.global.u64 %rd2133, [%rd791+256];
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0x77f0 (cutlass-test.1.sm_70.ptx:4838) @!%p292 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7808 (cutlass-test.1.sm_70.ptx:4845) and.pred %p295, %p136, %p290;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0x77f8 (cutlass-test.1.sm_70.ptx:4839) bra.uni BB0_226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7800 (cutlass-test.1.sm_70.ptx:4842) ld.global.u64 %rd2134, [%rd797];
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0x7810 (cutlass-test.1.sm_70.ptx:4846) @!%p295 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7828 (cutlass-test.1.sm_70.ptx:4853) add.s64 %rd1438, %rd796, %rd691;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0x7818 (cutlass-test.1.sm_70.ptx:4847) bra.uni BB0_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7820 (cutlass-test.1.sm_70.ptx:4850) ld.global.u64 %rd2135, [%rd797+256];
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0x7858 (cutlass-test.1.sm_70.ptx:4859) @!%p298 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (cutlass-test.1.sm_70.ptx:4866) and.pred %p301, %p136, %p296;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0x7860 (cutlass-test.1.sm_70.ptx:4860) bra.uni BB0_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7868 (cutlass-test.1.sm_70.ptx:4863) ld.global.u64 %rd2136, [%rd802];
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0x7878 (cutlass-test.1.sm_70.ptx:4867) @!%p301 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7890 (cutlass-test.1.sm_70.ptx:4874) bar.sync 0;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0x7880 (cutlass-test.1.sm_70.ptx:4868) bra.uni BB0_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (cutlass-test.1.sm_70.ptx:4871) ld.global.u64 %rd2137, [%rd802+256];
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0x79d0 (cutlass-test.1.sm_70.ptx:4914) @!%p304 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79e8 (cutlass-test.1.sm_70.ptx:4921) and.pred %p307, %p136, %p302;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0x79d8 (cutlass-test.1.sm_70.ptx:4915) bra.uni BB0_234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79e0 (cutlass-test.1.sm_70.ptx:4918) st.global.f64 [%rd785], %fd187;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0x79f0 (cutlass-test.1.sm_70.ptx:4922) @!%p307 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a10 (cutlass-test.1.sm_70.ptx:4930) add.s64 %rd807, %rd784, %rd712;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0x79f8 (cutlass-test.1.sm_70.ptx:4923) bra.uni BB0_236;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a00 (cutlass-test.1.sm_70.ptx:4926) add.s64 %rd1441, %rd1432, %rd4;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0x7a40 (cutlass-test.1.sm_70.ptx:4936) @!%p310 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a58 (cutlass-test.1.sm_70.ptx:4943) and.pred %p313, %p136, %p309;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0x7a48 (cutlass-test.1.sm_70.ptx:4937) bra.uni BB0_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a50 (cutlass-test.1.sm_70.ptx:4940) st.global.f64 [%rd808], %fd189;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0x7a60 (cutlass-test.1.sm_70.ptx:4944) @!%p313 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a80 (cutlass-test.1.sm_70.ptx:4952) add.s64 %rd809, %rd807, %rd712;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0x7a68 (cutlass-test.1.sm_70.ptx:4945) bra.uni BB0_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a70 (cutlass-test.1.sm_70.ptx:4948) add.s64 %rd1444, %rd1442, %rd4;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0x7ab0 (cutlass-test.1.sm_70.ptx:4958) @!%p316 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac8 (cutlass-test.1.sm_70.ptx:4965) and.pred %p319, %p136, %p315;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0x7ab8 (cutlass-test.1.sm_70.ptx:4959) bra.uni BB0_242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac0 (cutlass-test.1.sm_70.ptx:4962) st.global.f64 [%rd810], %fd191;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0x7ad0 (cutlass-test.1.sm_70.ptx:4966) @!%p319 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7af0 (cutlass-test.1.sm_70.ptx:4974) add.s64 %rd811, %rd809, %rd712;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0x7ad8 (cutlass-test.1.sm_70.ptx:4967) bra.uni BB0_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae0 (cutlass-test.1.sm_70.ptx:4970) add.s64 %rd1447, %rd1445, %rd4;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0x7b20 (cutlass-test.1.sm_70.ptx:4980) @!%p322 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b38 (cutlass-test.1.sm_70.ptx:4987) and.pred %p325, %p136, %p321;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0x7b28 (cutlass-test.1.sm_70.ptx:4981) bra.uni BB0_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b30 (cutlass-test.1.sm_70.ptx:4984) st.global.f64 [%rd812], %fd193;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0x7b40 (cutlass-test.1.sm_70.ptx:4988) @!%p325 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b60 (cutlass-test.1.sm_70.ptx:4996) shl.b32 %r540, %r101, 2;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0x7b48 (cutlass-test.1.sm_70.ptx:4989) bra.uni BB0_248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b50 (cutlass-test.1.sm_70.ptx:4992) add.s64 %rd1450, %rd1448, %rd4;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0x7bc8 (cutlass-test.1.sm_70.ptx:5009) @%p130 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c40 (cutlass-test.1.sm_70.ptx:5047) @%p131 bra BB0_253;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0x7c40 (cutlass-test.1.sm_70.ptx:5047) @%p131 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cb8 (cutlass-test.1.sm_70.ptx:5085) shl.b64 %rd1467, %rd813, 3;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0x7cd8 (cutlass-test.1.sm_70.ptx:5089) @!%p330 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cf0 (cutlass-test.1.sm_70.ptx:5096) and.pred %p333, %p136, %p329;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0x7ce0 (cutlass-test.1.sm_70.ptx:5090) bra.uni BB0_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ce8 (cutlass-test.1.sm_70.ptx:5093) ld.global.u64 %rd2130, [%rd816];
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0x7cf8 (cutlass-test.1.sm_70.ptx:5097) @!%p333 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d10 (cutlass-test.1.sm_70.ptx:5104) add.s64 %rd821, %rd813, %rd691;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0x7d00 (cutlass-test.1.sm_70.ptx:5098) bra.uni BB0_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d08 (cutlass-test.1.sm_70.ptx:5101) ld.global.u64 %rd2131, [%rd816+256];
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0x7d40 (cutlass-test.1.sm_70.ptx:5110) @!%p336 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (cutlass-test.1.sm_70.ptx:5117) and.pred %p339, %p136, %p334;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0x7d48 (cutlass-test.1.sm_70.ptx:5111) bra.uni BB0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d50 (cutlass-test.1.sm_70.ptx:5114) ld.global.u64 %rd2132, [%rd822];
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0x7d60 (cutlass-test.1.sm_70.ptx:5118) @!%p339 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d78 (cutlass-test.1.sm_70.ptx:5125) add.s64 %rd827, %rd821, %rd691;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0x7d68 (cutlass-test.1.sm_70.ptx:5119) bra.uni BB0_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d70 (cutlass-test.1.sm_70.ptx:5122) ld.global.u64 %rd2133, [%rd822+256];
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0x7da8 (cutlass-test.1.sm_70.ptx:5131) @!%p342 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (cutlass-test.1.sm_70.ptx:5138) and.pred %p345, %p136, %p340;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0x7db0 (cutlass-test.1.sm_70.ptx:5132) bra.uni BB0_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7db8 (cutlass-test.1.sm_70.ptx:5135) ld.global.u64 %rd2134, [%rd828];
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0x7dc8 (cutlass-test.1.sm_70.ptx:5139) @!%p345 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7de0 (cutlass-test.1.sm_70.ptx:5146) add.s64 %rd833, %rd827, %rd691;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0x7dd0 (cutlass-test.1.sm_70.ptx:5140) bra.uni BB0_264;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dd8 (cutlass-test.1.sm_70.ptx:5143) ld.global.u64 %rd2135, [%rd828+256];
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0x7e10 (cutlass-test.1.sm_70.ptx:5152) @!%p348 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e28 (cutlass-test.1.sm_70.ptx:5159) and.pred %p351, %p136, %p346;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0x7e18 (cutlass-test.1.sm_70.ptx:5153) bra.uni BB0_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (cutlass-test.1.sm_70.ptx:5156) ld.global.u64 %rd2136, [%rd834];
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0x7e30 (cutlass-test.1.sm_70.ptx:5160) @!%p351 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e48 (cutlass-test.1.sm_70.ptx:5167) add.s64 %rd839, %rd833, %rd710;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0x7e38 (cutlass-test.1.sm_70.ptx:5161) bra.uni BB0_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e40 (cutlass-test.1.sm_70.ptx:5164) ld.global.u64 %rd2137, [%rd834+256];
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0x7f98 (cutlass-test.1.sm_70.ptx:5209) @!%p354 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fb0 (cutlass-test.1.sm_70.ptx:5216) and.pred %p357, %p136, %p352;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0x7fa0 (cutlass-test.1.sm_70.ptx:5210) bra.uni BB0_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa8 (cutlass-test.1.sm_70.ptx:5213) st.global.f64 [%rd815], %fd195;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0x7fb8 (cutlass-test.1.sm_70.ptx:5217) @!%p357 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fe0 (cutlass-test.1.sm_70.ptx:5226) add.s64 %rd840, %rd814, %rd712;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0x7fc0 (cutlass-test.1.sm_70.ptx:5218) bra.uni BB0_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fc8 (cutlass-test.1.sm_70.ptx:5221) shl.b64 %rd1474, %rd814, 3;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0x8010 (cutlass-test.1.sm_70.ptx:5232) @!%p360 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8028 (cutlass-test.1.sm_70.ptx:5239) and.pred %p363, %p136, %p359;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0x8018 (cutlass-test.1.sm_70.ptx:5233) bra.uni BB0_274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8020 (cutlass-test.1.sm_70.ptx:5236) st.global.f64 [%rd841], %fd197;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0x8030 (cutlass-test.1.sm_70.ptx:5240) @!%p363 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8050 (cutlass-test.1.sm_70.ptx:5248) add.s64 %rd842, %rd840, %rd712;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0x8038 (cutlass-test.1.sm_70.ptx:5241) bra.uni BB0_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8040 (cutlass-test.1.sm_70.ptx:5244) add.s64 %rd1478, %rd1476, %rd4;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0x8080 (cutlass-test.1.sm_70.ptx:5254) @!%p366 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8098 (cutlass-test.1.sm_70.ptx:5261) and.pred %p369, %p136, %p365;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0x8088 (cutlass-test.1.sm_70.ptx:5255) bra.uni BB0_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8090 (cutlass-test.1.sm_70.ptx:5258) st.global.f64 [%rd843], %fd199;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0x80a0 (cutlass-test.1.sm_70.ptx:5262) @!%p369 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80c0 (cutlass-test.1.sm_70.ptx:5270) add.s64 %rd844, %rd842, %rd712;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0x80a8 (cutlass-test.1.sm_70.ptx:5263) bra.uni BB0_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80b0 (cutlass-test.1.sm_70.ptx:5266) add.s64 %rd1481, %rd1479, %rd4;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0x80f0 (cutlass-test.1.sm_70.ptx:5276) @!%p372 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8108 (cutlass-test.1.sm_70.ptx:5283) and.pred %p375, %p136, %p371;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0x80f8 (cutlass-test.1.sm_70.ptx:5277) bra.uni BB0_282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8100 (cutlass-test.1.sm_70.ptx:5280) st.global.f64 [%rd845], %fd201;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0x8110 (cutlass-test.1.sm_70.ptx:5284) @!%p375 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8130 (cutlass-test.1.sm_70.ptx:5292) shl.b64 %rd1486, %rd839, 3;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0x8118 (cutlass-test.1.sm_70.ptx:5285) bra.uni BB0_284;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8120 (cutlass-test.1.sm_70.ptx:5288) add.s64 %rd1484, %rd1482, %rd4;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0x8170 (cutlass-test.1.sm_70.ptx:5300) @!%p378 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8188 (cutlass-test.1.sm_70.ptx:5307) and.pred %p381, %p136, %p377;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0x8178 (cutlass-test.1.sm_70.ptx:5301) bra.uni BB0_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8180 (cutlass-test.1.sm_70.ptx:5304) ld.global.u64 %rd2130, [%rd846];
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0x8190 (cutlass-test.1.sm_70.ptx:5308) @!%p381 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (cutlass-test.1.sm_70.ptx:5315) add.s64 %rd853, %rd839, %rd691;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0x8198 (cutlass-test.1.sm_70.ptx:5309) bra.uni BB0_288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a0 (cutlass-test.1.sm_70.ptx:5312) ld.global.u64 %rd2131, [%rd846+256];
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0x81d8 (cutlass-test.1.sm_70.ptx:5321) @!%p384 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81f0 (cutlass-test.1.sm_70.ptx:5328) and.pred %p387, %p136, %p382;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0x81e0 (cutlass-test.1.sm_70.ptx:5322) bra.uni BB0_290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81e8 (cutlass-test.1.sm_70.ptx:5325) ld.global.u64 %rd2132, [%rd854];
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0x81f8 (cutlass-test.1.sm_70.ptx:5329) @!%p387 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (cutlass-test.1.sm_70.ptx:5336) add.s64 %rd859, %rd853, %rd691;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0x8200 (cutlass-test.1.sm_70.ptx:5330) bra.uni BB0_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8208 (cutlass-test.1.sm_70.ptx:5333) ld.global.u64 %rd2133, [%rd854+256];
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0x8240 (cutlass-test.1.sm_70.ptx:5342) @!%p390 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8258 (cutlass-test.1.sm_70.ptx:5349) and.pred %p393, %p136, %p388;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0x8248 (cutlass-test.1.sm_70.ptx:5343) bra.uni BB0_294;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8250 (cutlass-test.1.sm_70.ptx:5346) ld.global.u64 %rd2134, [%rd860];
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0x8260 (cutlass-test.1.sm_70.ptx:5350) @!%p393 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8278 (cutlass-test.1.sm_70.ptx:5357) add.s64 %rd1493, %rd859, %rd691;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0x8268 (cutlass-test.1.sm_70.ptx:5351) bra.uni BB0_296;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (cutlass-test.1.sm_70.ptx:5354) ld.global.u64 %rd2135, [%rd860+256];
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0x82a8 (cutlass-test.1.sm_70.ptx:5363) @!%p396 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (cutlass-test.1.sm_70.ptx:5370) and.pred %p399, %p136, %p394;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0x82b0 (cutlass-test.1.sm_70.ptx:5364) bra.uni BB0_298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (cutlass-test.1.sm_70.ptx:5367) ld.global.u64 %rd2136, [%rd865];
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0x82c8 (cutlass-test.1.sm_70.ptx:5371) @!%p399 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82e0 (cutlass-test.1.sm_70.ptx:5378) bar.sync 0;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0x82d0 (cutlass-test.1.sm_70.ptx:5372) bra.uni BB0_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (cutlass-test.1.sm_70.ptx:5375) ld.global.u64 %rd2137, [%rd865+256];
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0x8420 (cutlass-test.1.sm_70.ptx:5418) @!%p402 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8438 (cutlass-test.1.sm_70.ptx:5425) and.pred %p405, %p136, %p400;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0x8428 (cutlass-test.1.sm_70.ptx:5419) bra.uni BB0_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8430 (cutlass-test.1.sm_70.ptx:5422) st.global.f64 [%rd848], %fd203;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0x8440 (cutlass-test.1.sm_70.ptx:5426) @!%p405 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8460 (cutlass-test.1.sm_70.ptx:5434) add.s64 %rd870, %rd847, %rd712;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0x8448 (cutlass-test.1.sm_70.ptx:5427) bra.uni BB0_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (cutlass-test.1.sm_70.ptx:5430) add.s64 %rd1496, %rd1487, %rd4;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0x8490 (cutlass-test.1.sm_70.ptx:5440) @!%p408 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a8 (cutlass-test.1.sm_70.ptx:5447) and.pred %p411, %p136, %p407;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0x8498 (cutlass-test.1.sm_70.ptx:5441) bra.uni BB0_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a0 (cutlass-test.1.sm_70.ptx:5444) st.global.f64 [%rd871], %fd205;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0x84b0 (cutlass-test.1.sm_70.ptx:5448) @!%p411 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84d0 (cutlass-test.1.sm_70.ptx:5456) add.s64 %rd872, %rd870, %rd712;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0x84b8 (cutlass-test.1.sm_70.ptx:5449) bra.uni BB0_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (cutlass-test.1.sm_70.ptx:5452) add.s64 %rd1499, %rd1497, %rd4;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0x8500 (cutlass-test.1.sm_70.ptx:5462) @!%p414 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8518 (cutlass-test.1.sm_70.ptx:5469) and.pred %p417, %p136, %p413;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0x8508 (cutlass-test.1.sm_70.ptx:5463) bra.uni BB0_310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (cutlass-test.1.sm_70.ptx:5466) st.global.f64 [%rd873], %fd207;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0x8520 (cutlass-test.1.sm_70.ptx:5470) @!%p417 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8540 (cutlass-test.1.sm_70.ptx:5478) add.s64 %rd874, %rd872, %rd712;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0x8528 (cutlass-test.1.sm_70.ptx:5471) bra.uni BB0_312;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8530 (cutlass-test.1.sm_70.ptx:5474) add.s64 %rd1502, %rd1500, %rd4;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0x8570 (cutlass-test.1.sm_70.ptx:5484) @!%p420 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8588 (cutlass-test.1.sm_70.ptx:5491) and.pred %p423, %p136, %p419;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0x8578 (cutlass-test.1.sm_70.ptx:5485) bra.uni BB0_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8580 (cutlass-test.1.sm_70.ptx:5488) st.global.f64 [%rd875], %fd209;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0x8590 (cutlass-test.1.sm_70.ptx:5492) @!%p423 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85b0 (cutlass-test.1.sm_70.ptx:5500) mad.lo.s32 %r549, %r101, 6, %r75;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0x8598 (cutlass-test.1.sm_70.ptx:5493) bra.uni BB0_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a0 (cutlass-test.1.sm_70.ptx:5496) add.s64 %rd1505, %rd1503, %rd4;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0x8608 (cutlass-test.1.sm_70.ptx:5511) @%p130 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8680 (cutlass-test.1.sm_70.ptx:5549) @%p131 bra BB0_321;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0x8680 (cutlass-test.1.sm_70.ptx:5549) @%p131 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86f8 (cutlass-test.1.sm_70.ptx:5587) shl.b64 %rd1522, %rd876, 3;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0x8718 (cutlass-test.1.sm_70.ptx:5591) @!%p428 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8730 (cutlass-test.1.sm_70.ptx:5598) and.pred %p431, %p136, %p427;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0x8720 (cutlass-test.1.sm_70.ptx:5592) bra.uni BB0_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8728 (cutlass-test.1.sm_70.ptx:5595) ld.global.u64 %rd2130, [%rd879];
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0x8738 (cutlass-test.1.sm_70.ptx:5599) @!%p431 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8750 (cutlass-test.1.sm_70.ptx:5606) add.s64 %rd884, %rd876, %rd691;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0x8740 (cutlass-test.1.sm_70.ptx:5600) bra.uni BB0_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8748 (cutlass-test.1.sm_70.ptx:5603) ld.global.u64 %rd2131, [%rd879+256];
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0x8780 (cutlass-test.1.sm_70.ptx:5612) @!%p434 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8798 (cutlass-test.1.sm_70.ptx:5619) and.pred %p437, %p136, %p432;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0x8788 (cutlass-test.1.sm_70.ptx:5613) bra.uni BB0_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8790 (cutlass-test.1.sm_70.ptx:5616) ld.global.u64 %rd2132, [%rd885];
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0x87a0 (cutlass-test.1.sm_70.ptx:5620) @!%p437 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87b8 (cutlass-test.1.sm_70.ptx:5627) add.s64 %rd890, %rd884, %rd691;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0x87a8 (cutlass-test.1.sm_70.ptx:5621) bra.uni BB0_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87b0 (cutlass-test.1.sm_70.ptx:5624) ld.global.u64 %rd2133, [%rd885+256];
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0x87e8 (cutlass-test.1.sm_70.ptx:5633) @!%p440 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8800 (cutlass-test.1.sm_70.ptx:5640) and.pred %p443, %p136, %p438;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0x87f0 (cutlass-test.1.sm_70.ptx:5634) bra.uni BB0_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87f8 (cutlass-test.1.sm_70.ptx:5637) ld.global.u64 %rd2134, [%rd891];
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0x8808 (cutlass-test.1.sm_70.ptx:5641) @!%p443 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8820 (cutlass-test.1.sm_70.ptx:5648) add.s64 %rd896, %rd890, %rd691;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0x8810 (cutlass-test.1.sm_70.ptx:5642) bra.uni BB0_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8818 (cutlass-test.1.sm_70.ptx:5645) ld.global.u64 %rd2135, [%rd891+256];
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0x8850 (cutlass-test.1.sm_70.ptx:5654) @!%p446 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8868 (cutlass-test.1.sm_70.ptx:5661) and.pred %p449, %p136, %p444;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0x8858 (cutlass-test.1.sm_70.ptx:5655) bra.uni BB0_334;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8860 (cutlass-test.1.sm_70.ptx:5658) ld.global.u64 %rd2136, [%rd897];
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0x8870 (cutlass-test.1.sm_70.ptx:5662) @!%p449 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8888 (cutlass-test.1.sm_70.ptx:5669) add.s64 %rd902, %rd896, %rd710;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0x8878 (cutlass-test.1.sm_70.ptx:5663) bra.uni BB0_336;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8880 (cutlass-test.1.sm_70.ptx:5666) ld.global.u64 %rd2137, [%rd897+256];
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0x89d8 (cutlass-test.1.sm_70.ptx:5711) @!%p452 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89f0 (cutlass-test.1.sm_70.ptx:5718) and.pred %p455, %p136, %p450;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0x89e0 (cutlass-test.1.sm_70.ptx:5712) bra.uni BB0_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89e8 (cutlass-test.1.sm_70.ptx:5715) st.global.f64 [%rd878], %fd211;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0x89f8 (cutlass-test.1.sm_70.ptx:5719) @!%p455 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a20 (cutlass-test.1.sm_70.ptx:5728) add.s64 %rd903, %rd877, %rd712;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0x8a00 (cutlass-test.1.sm_70.ptx:5720) bra.uni BB0_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a08 (cutlass-test.1.sm_70.ptx:5723) shl.b64 %rd1529, %rd877, 3;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0x8a50 (cutlass-test.1.sm_70.ptx:5734) @!%p458 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a68 (cutlass-test.1.sm_70.ptx:5741) and.pred %p461, %p136, %p457;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0x8a58 (cutlass-test.1.sm_70.ptx:5735) bra.uni BB0_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a60 (cutlass-test.1.sm_70.ptx:5738) st.global.f64 [%rd904], %fd213;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0x8a70 (cutlass-test.1.sm_70.ptx:5742) @!%p461 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a90 (cutlass-test.1.sm_70.ptx:5750) add.s64 %rd905, %rd903, %rd712;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0x8a78 (cutlass-test.1.sm_70.ptx:5743) bra.uni BB0_344;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a80 (cutlass-test.1.sm_70.ptx:5746) add.s64 %rd1533, %rd1531, %rd4;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0x8ac0 (cutlass-test.1.sm_70.ptx:5756) @!%p464 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ad8 (cutlass-test.1.sm_70.ptx:5763) and.pred %p467, %p136, %p463;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0x8ac8 (cutlass-test.1.sm_70.ptx:5757) bra.uni BB0_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ad0 (cutlass-test.1.sm_70.ptx:5760) st.global.f64 [%rd906], %fd215;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0x8ae0 (cutlass-test.1.sm_70.ptx:5764) @!%p467 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b00 (cutlass-test.1.sm_70.ptx:5772) add.s64 %rd907, %rd905, %rd712;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0x8ae8 (cutlass-test.1.sm_70.ptx:5765) bra.uni BB0_348;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8af0 (cutlass-test.1.sm_70.ptx:5768) add.s64 %rd1536, %rd1534, %rd4;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0x8b30 (cutlass-test.1.sm_70.ptx:5778) @!%p470 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b48 (cutlass-test.1.sm_70.ptx:5785) and.pred %p473, %p136, %p469;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0x8b38 (cutlass-test.1.sm_70.ptx:5779) bra.uni BB0_350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (cutlass-test.1.sm_70.ptx:5782) st.global.f64 [%rd908], %fd217;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0x8b50 (cutlass-test.1.sm_70.ptx:5786) @!%p473 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b70 (cutlass-test.1.sm_70.ptx:5794) shl.b64 %rd1541, %rd902, 3;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0x8b58 (cutlass-test.1.sm_70.ptx:5787) bra.uni BB0_352;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (cutlass-test.1.sm_70.ptx:5790) add.s64 %rd1539, %rd1537, %rd4;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0x8bb0 (cutlass-test.1.sm_70.ptx:5802) @!%p476 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bc8 (cutlass-test.1.sm_70.ptx:5809) and.pred %p479, %p136, %p475;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0x8bb8 (cutlass-test.1.sm_70.ptx:5803) bra.uni BB0_354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bc0 (cutlass-test.1.sm_70.ptx:5806) ld.global.u64 %rd2130, [%rd909];
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0x8bd0 (cutlass-test.1.sm_70.ptx:5810) @!%p479 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8be8 (cutlass-test.1.sm_70.ptx:5817) add.s64 %rd916, %rd902, %rd691;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0x8bd8 (cutlass-test.1.sm_70.ptx:5811) bra.uni BB0_356;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8be0 (cutlass-test.1.sm_70.ptx:5814) ld.global.u64 %rd2131, [%rd909+256];
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0x8c18 (cutlass-test.1.sm_70.ptx:5823) @!%p482 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c30 (cutlass-test.1.sm_70.ptx:5830) and.pred %p485, %p136, %p480;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0x8c20 (cutlass-test.1.sm_70.ptx:5824) bra.uni BB0_358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c28 (cutlass-test.1.sm_70.ptx:5827) ld.global.u64 %rd2132, [%rd917];
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0x8c38 (cutlass-test.1.sm_70.ptx:5831) @!%p485 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c50 (cutlass-test.1.sm_70.ptx:5838) add.s64 %rd922, %rd916, %rd691;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0x8c40 (cutlass-test.1.sm_70.ptx:5832) bra.uni BB0_360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c48 (cutlass-test.1.sm_70.ptx:5835) ld.global.u64 %rd2133, [%rd917+256];
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0x8c80 (cutlass-test.1.sm_70.ptx:5844) @!%p488 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c98 (cutlass-test.1.sm_70.ptx:5851) and.pred %p491, %p136, %p486;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0x8c88 (cutlass-test.1.sm_70.ptx:5845) bra.uni BB0_362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c90 (cutlass-test.1.sm_70.ptx:5848) ld.global.u64 %rd2134, [%rd923];
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0x8ca0 (cutlass-test.1.sm_70.ptx:5852) @!%p491 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb8 (cutlass-test.1.sm_70.ptx:5859) add.s64 %rd1548, %rd922, %rd691;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0x8ca8 (cutlass-test.1.sm_70.ptx:5853) bra.uni BB0_364;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb0 (cutlass-test.1.sm_70.ptx:5856) ld.global.u64 %rd2135, [%rd923+256];
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0x8ce8 (cutlass-test.1.sm_70.ptx:5865) @!%p494 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d00 (cutlass-test.1.sm_70.ptx:5872) and.pred %p497, %p136, %p492;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0x8cf0 (cutlass-test.1.sm_70.ptx:5866) bra.uni BB0_366;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cf8 (cutlass-test.1.sm_70.ptx:5869) ld.global.u64 %rd2136, [%rd928];
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0x8d08 (cutlass-test.1.sm_70.ptx:5873) @!%p497 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d20 (cutlass-test.1.sm_70.ptx:5880) bar.sync 0;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0x8d10 (cutlass-test.1.sm_70.ptx:5874) bra.uni BB0_368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d18 (cutlass-test.1.sm_70.ptx:5877) ld.global.u64 %rd2137, [%rd928+256];
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0x8e60 (cutlass-test.1.sm_70.ptx:5920) @!%p500 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e78 (cutlass-test.1.sm_70.ptx:5927) and.pred %p503, %p136, %p498;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0x8e68 (cutlass-test.1.sm_70.ptx:5921) bra.uni BB0_370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e70 (cutlass-test.1.sm_70.ptx:5924) st.global.f64 [%rd911], %fd219;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0x8e80 (cutlass-test.1.sm_70.ptx:5928) @!%p503 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ea0 (cutlass-test.1.sm_70.ptx:5936) add.s64 %rd933, %rd910, %rd712;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0x8e88 (cutlass-test.1.sm_70.ptx:5929) bra.uni BB0_372;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e90 (cutlass-test.1.sm_70.ptx:5932) add.s64 %rd1551, %rd1542, %rd4;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0x8ed0 (cutlass-test.1.sm_70.ptx:5942) @!%p506 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ee8 (cutlass-test.1.sm_70.ptx:5949) and.pred %p509, %p136, %p505;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0x8ed8 (cutlass-test.1.sm_70.ptx:5943) bra.uni BB0_374;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ee0 (cutlass-test.1.sm_70.ptx:5946) st.global.f64 [%rd934], %fd221;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0x8ef0 (cutlass-test.1.sm_70.ptx:5950) @!%p509 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f10 (cutlass-test.1.sm_70.ptx:5958) add.s64 %rd935, %rd933, %rd712;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0x8ef8 (cutlass-test.1.sm_70.ptx:5951) bra.uni BB0_376;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f00 (cutlass-test.1.sm_70.ptx:5954) add.s64 %rd1554, %rd1552, %rd4;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0x8f40 (cutlass-test.1.sm_70.ptx:5964) @!%p512 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f58 (cutlass-test.1.sm_70.ptx:5971) and.pred %p515, %p136, %p511;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0x8f48 (cutlass-test.1.sm_70.ptx:5965) bra.uni BB0_378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f50 (cutlass-test.1.sm_70.ptx:5968) st.global.f64 [%rd936], %fd223;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0x8f60 (cutlass-test.1.sm_70.ptx:5972) @!%p515 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f80 (cutlass-test.1.sm_70.ptx:5980) add.s64 %rd937, %rd935, %rd712;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0x8f68 (cutlass-test.1.sm_70.ptx:5973) bra.uni BB0_380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f70 (cutlass-test.1.sm_70.ptx:5976) add.s64 %rd1557, %rd1555, %rd4;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0x8fb0 (cutlass-test.1.sm_70.ptx:5986) @!%p518 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fc8 (cutlass-test.1.sm_70.ptx:5993) and.pred %p521, %p136, %p517;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0x8fb8 (cutlass-test.1.sm_70.ptx:5987) bra.uni BB0_382;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fc0 (cutlass-test.1.sm_70.ptx:5990) st.global.f64 [%rd938], %fd225;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0x8fd0 (cutlass-test.1.sm_70.ptx:5994) @!%p521 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ff0 (cutlass-test.1.sm_70.ptx:6002) ret;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0x8fd8 (cutlass-test.1.sm_70.ptx:5995) bra.uni BB0_384;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fe0 (cutlass-test.1.sm_70.ptx:5998) add.s64 %rd1560, %rd1558, %rd4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi32ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 44531
gpu_sim_insn = 60768
gpu_ipc =       1.3646
gpu_tot_sim_cycle = 44531
gpu_tot_sim_insn = 60768
gpu_tot_ipc =       1.3646
gpu_tot_issued_cta = 1
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 3.1250% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0190
partiton_level_parallism_total  =       0.0190
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       1.2871 GB/Sec
L2_BW_total  =       1.2871 GB/Sec
gpu_total_sim_rate=6076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1005
	L1I_total_cache_misses = 137
	L1I_total_cache_miss_rate = 0.1363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 20
	L1C_total_cache_misses = 10
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 508
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 10
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 508
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 137
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1005

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_ENRTY_FAIL] = 508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2102, 
gpgpu_n_tot_thrd_icount = 63712
gpgpu_n_tot_w_icount = 1991
gpgpu_n_stall_shd_mem = 1308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 768
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 5888
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 508
gpgpu_stall_shd_mem[c_mem][resource_stall] = 508
gpgpu_stall_shd_mem[s_mem][bk_conf] = 184
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 616
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:80889	W0_Scoreboard:6291	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1991
single_issue_nums: WS0:1769	WS1:0	
dual_issue_nums: WS0:111	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 1096 {8:137,}
traffic_breakdown_memtocore[CONST_ACC_R] = 480 {40:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7680 {40:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 21920 {40:548,}
maxmflatency = 262 
max_icnt2mem_latency = 8 
maxmrqlatency = 26 
max_icnt2sh_latency = 7 
averagemflatency = 137 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:367 	114 	0 	66 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	714 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	813 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7340       796         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1352      1718         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2076      2429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2785      3155         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3510     10596         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     12574     12895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      3847      4121         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      4475      4825         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5180      5560         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5886      6213         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6539      6866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      7188      7515         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 28.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 560/26 = 21.538462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        28        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        20        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 560
min_bank_accesses = 0!
chip skew: 56/40 = 1.40
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        172       165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        171       165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        136       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        136       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        155       181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        217       217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        181       217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        217       217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        190       190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        190       190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        190       190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        190       158    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        253       253         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        137       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        137       137         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        137       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        137       137         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        136       136         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78502 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001375
n_activity=529 dram_eff=0.2042
bk0: 28a 78431i bk1: 26a 78453i bk2: 0a 78560i bk3: 0a 78560i bk4: 0a 78561i bk5: 0a 78563i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78565i bk13: 0a 78566i bk14: 0a 78566i bk15: 0a 78567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006757
Bank_Level_Parallism_Col = 1.008547
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008547 

BW Util details:
bwutil = 0.001375 
total_CMD = 78564 
util_bw = 108 
Wasted_Col = 154 
Wasted_Row = 57 
Idle = 78245 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78502 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.000789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00469681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78504 n_act=4 n_pre=2 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001375
n_activity=500 dram_eff=0.216
bk0: 28a 78458i bk1: 26a 78462i bk2: 0a 78561i bk3: 0a 78561i bk4: 0a 78562i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78565i bk15: 0a 78567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001375 
total_CMD = 78564 
util_bw = 108 
Wasted_Col = 144 
Wasted_Row = 32 
Idle = 78280 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78504 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 54 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0037549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78506 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001426
n_activity=416 dram_eff=0.2692
bk0: 28a 78490i bk1: 28a 78491i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001426 
total_CMD = 78564 
util_bw = 112 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 78336 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78506 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000713 
Either_Row_CoL_Bus_Util = 0.000738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78506 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001426
n_activity=416 dram_eff=0.2692
bk0: 28a 78491i bk1: 28a 78491i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001426 
total_CMD = 78564 
util_bw = 112 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 78336 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78506 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000713 
Either_Row_CoL_Bus_Util = 0.000738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00207474
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78510 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=390 dram_eff=0.2667
bk0: 28a 78490i bk1: 24a 78498i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78563i bk6: 0a 78563i bk7: 0a 78563i bk8: 0a 78563i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78565i bk12: 0a 78565i bk13: 0a 78565i bk14: 0a 78565i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001324 
total_CMD = 78564 
util_bw = 104 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 78350 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78510 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00202383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78522 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=312 dram_eff=0.2564
bk0: 20a 78506i bk1: 20a 78506i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001018 
total_CMD = 78564 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 78392 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78522 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00187109
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78518 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00112
n_activity=338 dram_eff=0.2604
bk0: 24a 78500i bk1: 20a 78507i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001120 
total_CMD = 78564 
util_bw = 88 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 78378 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78518 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185836
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78522 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=312 dram_eff=0.2564
bk0: 20a 78507i bk1: 20a 78506i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001018 
total_CMD = 78564 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 78392 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78522 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78522 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=312 dram_eff=0.2564
bk0: 20a 78507i bk1: 20a 78507i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001018 
total_CMD = 78564 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 78392 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78522 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00187109
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78522 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=312 dram_eff=0.2564
bk0: 20a 78506i bk1: 20a 78506i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001018 
total_CMD = 78564 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 78392 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78522 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185836
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78522 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=312 dram_eff=0.2564
bk0: 20a 78507i bk1: 20a 78505i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001018 
total_CMD = 78564 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 78392 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78522 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185836
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=78564 n_nop=78518 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00112
n_activity=338 dram_eff=0.2604
bk0: 20a 78507i bk1: 24a 78498i bk2: 0a 78563i bk3: 0a 78563i bk4: 0a 78563i bk5: 0a 78564i bk6: 0a 78564i bk7: 0a 78564i bk8: 0a 78564i bk9: 0a 78564i bk10: 0a 78564i bk11: 0a 78564i bk12: 0a 78564i bk13: 0a 78564i bk14: 0a 78564i bk15: 0a 78565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001120 
total_CMD = 78564 
util_bw = 88 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 78378 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78564 
n_nop = 78518 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001922

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 54, Miss = 46, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 54, Miss = 46, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 60, Miss = 52, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1264
L2_total_cache_misses = 1072
L2_total_cache_miss_rate = 0.8481
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 8
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 137
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 411
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 548
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1264
icnt_total_pkts_simt_to_mem=847
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.01326
	minimum = 5
	maximum = 6
Network latency average = 5
	minimum = 5
	maximum = 5
Slowest packet = 0
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000911638
	minimum = 0 (at node 1)
	maximum = 0.0190205 (at node 0)
Accepted packet rate average = 0.000911638
	minimum = 0 (at node 1)
	maximum = 0.0283847 (at node 0)
Injected flit rate average = 0.000911638
	minimum = 0 (at node 1)
	maximum = 0.0190205 (at node 0)
Accepted flit rate average= 0.000911638
	minimum = 0 (at node 1)
	maximum = 0.0283847 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.01326 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Network latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000911638 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0190205 (1 samples)
Accepted packet rate average = 0.000911638 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0283847 (1 samples)
Injected flit rate average = 0.000911638 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0190205 (1 samples)
Accepted flit rate average = 0.000911638 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0283847 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 6076 (inst/sec)
gpgpu_simulation_rate = 4453 (cycle/sec)
gpgpu_silicon_slowdown = 318212x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
