$comment Generated by nMigen $end
$date 2020-11-30 05:39:03.228938 $end
$timescale 100 ps $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 3 # dividing_cycle_counter $end
$var wire 8 $ divided_counter_out $end
$var wire 1 % dividable_out $end
$var wire 8 & counter_out $end
$var wire 1 ' active_in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
b0 $
0%
b0 &
0'
$end
