
--------------------------------------------------

Parallel_In_Parallel_Out_PIPO_8_Bit - Test

--------------------------------------------------


--------------------------------------------------

Reset

--------------------------------------------------

[          20.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x24 , Parallel_Data_Out = 0x00 , tb_Parallel_Data_Out = 0x00 , Is_Same = 1
[          40.000 ns] : Reset_In = 1 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x81 , Parallel_Data_Out = 0x00 , tb_Parallel_Data_Out = 0x00 , Is_Same = 1
[          60.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x09 , Parallel_Data_Out = 0x00 , tb_Parallel_Data_Out = 0x00 , Is_Same = 1
[          80.000 ns] : Reset_In = 0 , Enable_In = 0 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x63 , Parallel_Data_Out = 0xzz , tb_Parallel_Data_Out = 0xzz , Is_Same = 1
[         100.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x0d , Parallel_Data_Out = 0x00 , tb_Parallel_Data_Out = 0x00 , Is_Same = 1

--------------------------------------------------

Shift Data In

--------------------------------------------------

[         160.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x8d , Parallel_Data_Out = 0x00 , tb_Parallel_Data_Out = 0x00 , Is_Same = 1
[         180.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x65 , Parallel_Data_Out = 0x65 , tb_Parallel_Data_Out = 0x65 , Is_Same = 1
[         200.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x12 , Parallel_Data_Out = 0x12 , tb_Parallel_Data_Out = 0x12 , Is_Same = 1
[         220.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x01 , Parallel_Data_Out = 0x01 , tb_Parallel_Data_Out = 0x01 , Is_Same = 1
[         240.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x0d , Parallel_Data_Out = 0x0d , tb_Parallel_Data_Out = 0x0d , Is_Same = 1

--------------------------------------------------

Random Operations

--------------------------------------------------

[         300.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x3d , Parallel_Data_Out = 0x0d , tb_Parallel_Data_Out = 0x0d , Is_Same = 1
[         320.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x8c , Parallel_Data_Out = 0x8c , tb_Parallel_Data_Out = 0x8c , Is_Same = 1
[         340.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0xc6 , Parallel_Data_Out = 0xc6 , tb_Parallel_Data_Out = 0xc6 , Is_Same = 1
[         360.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0xaa , Parallel_Data_Out = 0xaa , tb_Parallel_Data_Out = 0xaa , Is_Same = 1
[         380.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x77 , Parallel_Data_Out = 0x77 , tb_Parallel_Data_Out = 0x77 , Is_Same = 1
[         400.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x8f , Parallel_Data_Out = 0x77 , tb_Parallel_Data_Out = 0x77 , Is_Same = 1
[         420.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0xce , Parallel_Data_Out = 0x77 , tb_Parallel_Data_Out = 0x77 , Is_Same = 1
[         440.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0xc5 , Parallel_Data_Out = 0x77 , tb_Parallel_Data_Out = 0x77 , Is_Same = 1
[         460.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0xbd , Parallel_Data_Out = 0x77 , tb_Parallel_Data_Out = 0x77 , Is_Same = 1
[         480.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x65 , Parallel_Data_Out = 0x65 , tb_Parallel_Data_Out = 0x65 , Is_Same = 1
[         500.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x0a , Parallel_Data_Out = 0x0a , tb_Parallel_Data_Out = 0x0a , Is_Same = 1
[         520.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x20 , Parallel_Data_Out = 0x0a , tb_Parallel_Data_Out = 0x0a , Is_Same = 1
[         540.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x9d , Parallel_Data_Out = 0x0a , tb_Parallel_Data_Out = 0x0a , Is_Same = 1
[         560.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x13 , Parallel_Data_Out = 0x0a , tb_Parallel_Data_Out = 0x0a , Is_Same = 1
[         580.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x53 , Parallel_Data_Out = 0x53 , tb_Parallel_Data_Out = 0x53 , Is_Same = 1
[         600.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0xd5 , Parallel_Data_Out = 0xd5 , tb_Parallel_Data_Out = 0xd5 , Is_Same = 1
[         620.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0xae , Parallel_Data_Out = 0xd5 , tb_Parallel_Data_Out = 0xd5 , Is_Same = 1
[         640.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0xcf , Parallel_Data_Out = 0xcf , tb_Parallel_Data_Out = 0xcf , Is_Same = 1
[         660.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 1 , Parallel_Data_In = 0x0a , Parallel_Data_Out = 0x0a , tb_Parallel_Data_Out = 0x0a , Is_Same = 1
[         680.000 ns] : Reset_In = 0 , Enable_In = 1 , Load_Data_Signal_In = 0 , Parallel_Data_In = 0x3c , Parallel_Data_Out = 0x0a , tb_Parallel_Data_Out = 0x0a , Is_Same = 1

--------------------------------------------------
Test Results :
--------------------------------------------------
Passed_Checks =          30
Failed_Checks =           0
Total_Checks  =          30
--------------------------------------------------

