// Seed: 2628996083
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  wire id_2
);
  assign id_0 = !1;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  uwire id_3
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.type_1 = 0;
  assign id_1 = 1;
  wire id_5, id_6;
  uwire id_7;
  wire id_8, id_9, id_10, id_11;
  assign id_1 = id_7;
  wire id_12;
endmodule
module module_2 ();
  tri0 id_1;
  always id_2 = 1;
  assign module_0.type_2 = 0;
  supply1 id_3, id_4, id_5 = id_4 & (1);
  assign id_4 = id_1;
  tri id_6;
  assign id_2 = id_1;
  wire id_7;
  assign id_6 = {id_4{{1 ? id_4 : -1{1}}}} > !-1;
  assign id_1 = id_4;
  id_8(
      .id_0(1), .id_1(), .id_2(1), .id_3(), .id_4(id_3), .id_5(id_4)
  );
endmodule
