================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Dec 04 11:39:33 CST 2025
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         naive_dot
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu9eg-ffvb1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              8367
FF:               8650
DSP:              0
BRAM:             30
URAM:             0
SRL:              508


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.210       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                          | 8367 | 8650 |     | 30   |      |     |        |      |         |          |        |
|   CTRL_BUS_s_axi_U            | 40   | 72   |     |      |      |     |        |      |         |          |        |
|   DATA_BUS_m_axi_U            | 1039 | 1778 |     | 15   |      |     |        |      |         |          |        |
|   RESULT_BUS_m_axi_U          | 1010 | 1333 |     |      |      |     |        |      |         |          |        |
|   WEIGHT_BUS_m_axi_U          | 1038 | 1778 |     | 15   |      |     |        |      |         |          |        |
|   compute_U0                  | 3843 | 865  |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U100    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U101    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U102    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U103    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U104    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U105    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U106    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U107    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U108    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U109    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U110    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U111    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U112    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U113    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U114    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U115    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U116    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U117    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U118    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U119    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U120    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U121    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U122    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U123    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U124    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U125    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U126    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U127    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U128    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U129    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U130    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U131    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U132    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U133    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U134    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U135    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U136    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U137    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U138    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U139    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U140    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U141    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U142    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U143    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U144    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U145    |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U18     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U19     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U20     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U21     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U22     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U23     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U24     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U25     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U26     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U27     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U28     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U29     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U30     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U31     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U32     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U33     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U34     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U35     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U36     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U37     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U38     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U39     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U40     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U41     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U42     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U43     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U44     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U45     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U46     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U47     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U48     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U49     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U50     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U51     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U52     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U53     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U54     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U55     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U56     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U57     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U58     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U59     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U60     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U61     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U62     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U63     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U64     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U65     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U66     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U67     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U68     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U69     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U70     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U71     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U72     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U73     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U74     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U75     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U76     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U77     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U78     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U79     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U80     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U81     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U82     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U83     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U84     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U85     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U86     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U87     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U88     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U89     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U90     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U91     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U92     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U93     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U94     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U95     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U96     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U97     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U98     |      |      |     |      |      |     |        |      |         |          |        |
|       mul_4s_4s_8_1_1_U99     |      |      |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U             | 263  | 233  |     |      |      |     |        |      |         |          |        |
|   data_stream_U               | 343  | 1042 |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0               |      |      |     |      |      |     |        |      |         |          |        |
|   load_and_unpack_U0          | 118  | 130  |     |      |      |     |        |      |         |          |        |
|     (load_and_unpack_U0)      | 24   | 76   |     |      |      |     |        |      |         |          |        |
|   result_c_U                  | 73   | 7    |     |      |      |     |        |      |         |          |        |
|   result_stream_U             |      |      |     |      |      |     |        |      |         |          |        |
|   rounds_c1_U                 | 23   | 70   |     |      |      |     |        |      |         |          |        |
|   rounds_c_U                  | 41   | 70   |     |      |      |     |        |      |         |          |        |
|   start_for_compute_U0_U      |      |      |     |      |      |     |        |      |         |          |        |
|   start_for_store_result_U0_U |      |      |     |      |      |     |        |      |         |          |        |
|   store_result_U0             | 128  | 187  |     |      |      |     |        |      |         |          |        |
|     (store_result_U0)         | 53   | 136  |     |      |      |     |        |      |         |          |        |
|   weight_stream_U             | 383  | 1037 |     |      |      |     |        |      |         |          |        |
+-------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.05%  | OK     |
| FD                                                        | 50%       | 1.58%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.35%  | OK     |
| CARRY8                                                    | 25%       | 0.98%  | OK     |
| MUXF7                                                     | 15%       | 0.33%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.64%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.64%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5139      | 161    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.98   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                    | ENDPOINT PIN                                                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                   |                                                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.790 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]/C  | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]/D |            8 |          3 |          2.193 |          0.810 |        1.383 |
| Path2 | 2.793 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]/C  | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[10]/D |            8 |          3 |          2.190 |          0.807 |        1.383 |
| Path3 | 2.836 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]/C  | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[9]/D  |            7 |          6 |          2.147 |          0.758 |        1.389 |
| Path4 | 2.853 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_61_reg_7250_reg[0]/C | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[13]/D       |            9 |          3 |          2.128 |          1.035 |        1.093 |
| Path5 | 2.858 | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]/C  | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[8]/D  |            9 |          5 |          2.125 |          0.731 |        1.394 |
+-------+-------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------+-------------------+
    | Path1 Cells                                                                           | Primitive Type    |
    +---------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[10]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_4      | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[9]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_61_reg_7250_reg[0]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_50           | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_57           | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_23       | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_15            | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_22            | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[7]_i_3         | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_2        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_9            | CLB.LUT.LUT2      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_1        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[13]            | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_62     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_28     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_6       | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_13      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[7]_i_1   | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[8]       | REGISTER.SDR.FDRE |
    +---------------------------------------------------------------------------------------+-------------------+

    +---------------------------------------------------------------------------------------+-------------------+
    | Path2 Cells                                                                           | Primitive Type    |
    +---------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[10]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_4      | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[9]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_61_reg_7250_reg[0]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_50           | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_57           | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_23       | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_15            | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_22            | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[7]_i_3         | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_2        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_9            | CLB.LUT.LUT2      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_1        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[13]            | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_62     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_28     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_6       | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_13      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[7]_i_1   | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[8]       | REGISTER.SDR.FDRE |
    +---------------------------------------------------------------------------------------+-------------------+

    +---------------------------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                                           | Primitive Type    |
    +---------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[10]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_4      | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[9]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_61_reg_7250_reg[0]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_50           | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_57           | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_23       | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_15            | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_22            | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[7]_i_3         | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_2        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_9            | CLB.LUT.LUT2      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_1        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[13]            | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_62     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_28     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_6       | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_13      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[7]_i_1   | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[8]       | REGISTER.SDR.FDRE |
    +---------------------------------------------------------------------------------------+-------------------+

    +---------------------------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                                           | Primitive Type    |
    +---------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[10]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_4      | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[9]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_61_reg_7250_reg[0]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_50           | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_57           | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_23       | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_15            | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_22            | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[7]_i_3         | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_2        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_9            | CLB.LUT.LUT2      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_1        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[13]            | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_62     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_28     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_6       | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_13      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[7]_i_1   | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[8]       | REGISTER.SDR.FDRE |
    +---------------------------------------------------------------------------------------+-------------------+

    +---------------------------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                                           | Primitive Type    |
    +---------------------------------------------------------------------------------------+-------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_2  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_3      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[10]      | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_44     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_16     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_4      | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[9]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_61_reg_7250_reg[0]       | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_50           | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_57           | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_23       | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_15            | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[7]_i_22            | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[7]_i_3         | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_2        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255[14]_i_9            | CLB.LUT.LUT2      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[14]_i_1        | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/acc_1_reg_7255_reg[13]            | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/mul_ln53_2_reg_6905_reg[0]        | REGISTER.SDR.FDRE |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_76     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_39 | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_62     | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[11]_i_28     | CLB.LUT.LUT6      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_8  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_6       | CLB.LUT.LUT3      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200[7]_i_13      | CLB.LUT.LUT4      |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[7]_i_1   | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[11]_i_1  | CLB.CARRY.CARRY8  |
    | compute_U0/grp_compute_Pipeline_round_compute_fu_58/add_ln53_16_reg_7200_reg[8]       | REGISTER.SDR.FDRE |
    +---------------------------------------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/naive_dot_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/naive_dot_failfast_synth.rpt                 |
| power                    | impl/verilog/report/naive_dot_power_synth.rpt                    |
| timing                   | impl/verilog/report/naive_dot_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/naive_dot_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/naive_dot_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/naive_dot_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


