// Seed: 773417198
module module_0 #(
    parameter id_2 = 32'd74
) (
    output supply0 id_0,
    input wire id_1,
    input wor _id_2
);
  assign id_0 = 1'b0;
  assign module_1.id_15 = 0;
  supply1 [id_2 : -1] id_4;
  wire id_5;
  assign id_4 = (1'b0) > -1;
  logic [7:0] id_6;
  ;
  assign id_6[id_2] = (-1);
endmodule
module module_1 #(
    parameter id_14 = 32'd13,
    parameter id_15 = 32'd87,
    parameter id_7  = 32'd65
) (
    output wire id_0,
    output tri id_1,
    input wand id_2
    , id_13,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wand _id_7,
    output wire id_8,
    input wor id_9,
    input wand id_10,
    input tri id_11
);
  _id_14 :
  assert property (@(posedge 1 | 1) -1)
  else $clog2(54);
  ;
  assign id_1 = 1;
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_15
  );
  wire id_16;
  wire [id_15  >  id_7 : id_14] id_17;
  generate
    assign id_4 = id_1++;
  endgenerate
endmodule
