module ip(
input wire [0:7] in,
output wire [7:0] ipout
);

assign ipout = {in[1], in[5], in[2], in[1], in[4], in[8], in[5], in[7]}

endmodule