[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/XValue/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 86
LIB: work
FILE: ${SURELOG_DIR}/tests/XValue/dut.sv
n<> u<85> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<85> s<84> l<1:1>
  n<> u<84> t<Source_text> p<85> c<83> l<1:1> el<8:10>
    n<> u<83> t<Description> p<84> c<82> l<1:1> el<8:10>
      n<> u<82> t<Module_declaration> p<83> c<32> l<1:1> el<8:10>
        n<> u<32> t<Module_ansi_header> p<82> c<2> s<65> l<1:1> el<1:50>
          n<module> u<2> t<Module_keyword> p<32> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<32> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<32> s<31> l<1:11> el<1:11>
          n<> u<31> t<Port_declaration_list> p<32> c<12> l<1:11> el<1:49>
            n<> u<12> t<Ansi_port_declaration> p<31> c<10> s<30> l<1:12> el<1:27>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:23>
                n<> u<5> t<PortDir_Inp> p<10> s<9> l<1:12> el<1:17>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:18> el<1:23>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:18> el<1:23>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:18> el<1:23>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<1:18> el<1:23>
              n<clk> u<11> t<STRING_CONST> p<12> l<1:24> el<1:27>
            n<> u<30> t<Ansi_port_declaration> p<31> c<28> l<1:29> el<1:48>
              n<> u<28> t<Net_port_header> p<30> c<13> s<29> l<1:29> el<1:46>
                n<> u<13> t<PortDir_Out> p<28> s<27> l<1:29> el<1:35>
                n<> u<27> t<Net_port_type> p<28> c<26> l<1:36> el<1:46>
                  n<> u<26> t<Data_type_or_implicit> p<27> c<25> l<1:36> el<1:46>
                    n<> u<25> t<Data_type> p<26> c<14> l<1:36> el<1:46>
                      n<> u<14> t<IntVec_TypeLogic> p<25> s<24> l<1:36> el<1:41>
                      n<> u<24> t<Packed_dimension> p<25> c<23> l<1:41> el<1:46>
                        n<> u<23> t<Constant_range> p<24> c<18> l<1:42> el<1:45>
                          n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<1:42> el<1:43>
                            n<> u<17> t<Constant_primary> p<18> c<16> l<1:42> el<1:43>
                              n<> u<16> t<Primary_literal> p<17> c<15> l<1:42> el<1:43>
                                n<3> u<15> t<INT_CONST> p<16> l<1:42> el<1:43>
                          n<> u<22> t<Constant_expression> p<23> c<21> l<1:44> el<1:45>
                            n<> u<21> t<Constant_primary> p<22> c<20> l<1:44> el<1:45>
                              n<> u<20> t<Primary_literal> p<21> c<19> l<1:44> el<1:45>
                                n<0> u<19> t<INT_CONST> p<20> l<1:44> el<1:45>
              n<o> u<29> t<STRING_CONST> p<30> l<1:47> el<1:48>
        n<> u<65> t<Non_port_module_item> p<82> c<64> s<80> l<2:4> el<5:16>
          n<> u<64> t<Module_or_generate_item> p<65> c<63> l<2:4> el<5:16>
            n<> u<63> t<Module_common_item> p<64> c<62> l<2:4> el<5:16>
              n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<2:4> el<5:16>
                n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<2:4> el<5:16>
                  n<> u<60> t<Data_declaration> p<61> c<59> l<2:4> el<5:16>
                    n<> u<59> t<Type_declaration> p<60> c<57> l<2:4> el<5:16>
                      n<> u<57> t<Data_type> p<59> c<44> s<58> l<2:12> el<5:5>
                        n<> u<44> t<Enum_base_type> p<57> c<33> s<50> l<2:17> el<2:28>
                          n<> u<33> t<IntVec_TypeLogic> p<44> s<43> l<2:17> el<2:22>
                          n<> u<43> t<Packed_dimension> p<44> c<42> l<2:23> el<2:28>
                            n<> u<42> t<Constant_range> p<43> c<37> l<2:24> el<2:27>
                              n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<2:24> el<2:25>
                                n<> u<36> t<Constant_primary> p<37> c<35> l<2:24> el<2:25>
                                  n<> u<35> t<Primary_literal> p<36> c<34> l<2:24> el<2:25>
                                    n<3> u<34> t<INT_CONST> p<35> l<2:24> el<2:25>
                              n<> u<41> t<Constant_expression> p<42> c<40> l<2:26> el<2:27>
                                n<> u<40> t<Constant_primary> p<41> c<39> l<2:26> el<2:27>
                                  n<> u<39> t<Primary_literal> p<40> c<38> l<2:26> el<2:27>
                                    n<0> u<38> t<INT_CONST> p<39> l<2:26> el<2:27>
                        n<> u<50> t<Enum_name_declaration> p<57> c<45> s<56> l<3:9> el<3:27>
                          n<REF> u<45> t<STRING_CONST> p<50> s<49> l<3:9> el<3:12>
                          n<> u<49> t<Constant_expression> p<50> c<48> l<3:20> el<3:27>
                            n<> u<48> t<Constant_primary> p<49> c<47> l<3:20> el<3:27>
                              n<> u<47> t<Primary_literal> p<48> c<46> l<3:20> el<3:27>
                                n<4'b0001> u<46> t<INT_CONST> p<47> l<3:20> el<3:27>
                        n<> u<56> t<Enum_name_declaration> p<57> c<51> l<4:9> el<4:27>
                          n<DESELECT> u<51> t<STRING_CONST> p<56> s<55> l<4:9> el<4:17>
                          n<> u<55> t<Constant_expression> p<56> c<54> l<4:20> el<4:27>
                            n<> u<54> t<Constant_primary> p<55> c<53> l<4:20> el<4:27>
                              n<> u<53> t<Primary_literal> p<54> c<52> l<4:20> el<4:27>
                                n<4'b1xxx> u<52> t<INT_CONST> p<53> l<4:20> el<4:27>
                      n<dfi_cmd_e> u<58> t<STRING_CONST> p<59> l<5:6> el<5:15>
        n<> u<80> t<Non_port_module_item> p<82> c<79> s<81> l<7:4> el<7:24>
          n<> u<79> t<Module_or_generate_item> p<80> c<78> l<7:4> el<7:24>
            n<> u<78> t<Module_common_item> p<79> c<77> l<7:4> el<7:24>
              n<> u<77> t<Continuous_assign> p<78> c<76> l<7:4> el<7:24>
                n<> u<76> t<Net_assignment_list> p<77> c<75> l<7:11> el<7:23>
                  n<> u<75> t<Net_assignment> p<76> c<70> l<7:11> el<7:23>
                    n<> u<70> t<Net_lvalue> p<75> c<67> s<74> l<7:11> el<7:12>
                      n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<7:11> el<7:12>
                        n<o> u<66> t<STRING_CONST> p<67> l<7:11> el<7:12>
                      n<> u<69> t<Constant_select> p<70> c<68> l<7:13> el<7:13>
                        n<> u<68> t<Constant_bit_select> p<69> l<7:13> el<7:13>
                    n<> u<74> t<Expression> p<75> c<73> l<7:15> el<7:23>
                      n<> u<73> t<Primary> p<74> c<72> l<7:15> el<7:23>
                        n<> u<72> t<Primary_literal> p<73> c<71> l<7:15> el<7:23>
                          n<DESELECT> u<71> t<STRING_CONST> p<72> l<7:15> el<7:23>
        n<> u<81> t<ENDMODULE> p<82> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/XValue/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/XValue/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
ContAssign                                             1
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
LogicNet                                               2
LogicTypespec                                          5
Module                                                 2
Port                                                   2
Range                                                  1
RefObj                                                 2
RefTypespec                                            6
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/XValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_EnumTypespec: , line:2:12, endln:5:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiBaseTypespec:
    \_RefTypespec: (work@top), line:2:17, endln:2:28
      |vpiParent:
      \_EnumTypespec: , line:2:12, endln:5:15
      |vpiFullName:work@top
      |vpiActual:
      \_LogicTypespec: 
    |vpiEnumConst:
    \_EnumConst: (REF), line:3:9, endln:3:27
      |vpiParent:
      \_EnumTypespec: , line:2:12, endln:5:15
      |vpiName:REF
      |BIN:0001
      |vpiDecompile:4'b0001
      |vpiSize:4
    |vpiEnumConst:
    \_EnumConst: (DESELECT), line:4:9, endln:4:27
      |vpiParent:
      \_EnumTypespec: , line:2:12, endln:5:15
      |vpiName:DESELECT
      |BIN:1xxx
      |vpiDecompile:4'b1xxx
      |vpiSize:4
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:2:23, endln:2:28
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:24, endln:2:25
        |vpiParent:
        \_Range: , line:2:23, endln:2:28
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:26, endln:2:27
        |vpiParent:
        \_Range: , line:2:23, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (dfi_cmd_e), line:5:6, endln:5:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiName:dfi_cmd_e
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.dfi_cmd_e), line:2:12, endln:5:5
      |vpiParent:
      \_TypedefTypespec: (dfi_cmd_e), line:5:6, endln:5:15
      |vpiFullName:work@top.dfi_cmd_e
      |vpiActual:
      \_EnumTypespec: , line:2:12, endln:5:15
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:12, endln:5:15
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (dfi_cmd_e), line:5:6, endln:5:15
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk), line:1:24, endln:1:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.clk), line:1:18, endln:1:23
      |vpiParent:
      \_LogicNet: (work@top.clk), line:1:24, endln:1:27
      |vpiFullName:work@top.clk
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:1:47, endln:1:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:36, endln:1:41
      |vpiParent:
      \_LogicNet: (work@top.o), line:1:47, endln:1:48
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.clk), line:1:24, endln:1:27
  |vpiNet:
  \_LogicNet: (work@top.o), line:1:47, endln:1:48
  |vpiPort:
  \_Port: (clk), line:1:24, endln:1:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.clk), line:1:18, endln:1:23
      |vpiParent:
      \_Port: (clk), line:1:24, endln:1:27
      |vpiFullName:work@top.clk
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (o), line:1:47, endln:1:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:36, endln:1:41
      |vpiParent:
      \_Port: (o), line:1:47, endln:1:48
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/XValue/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_RefObj: (work@top.DESELECT), line:7:15, endln:7:23
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:23
      |vpiName:DESELECT
      |vpiFullName:work@top.DESELECT
      |vpiActual:
      \_EnumConst: (DESELECT), line:4:9, endln:4:27
    |vpiLhs:
    \_RefObj: (work@top.o), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:23
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:1:47, endln:1:48
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
