Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: DNA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DNA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DNA"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DNA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\verilog\DNA\DNA.v" into library work
Parsing module <DNA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DNA>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DNA>.
    Related source file is "D:\verilog\DNA\DNA.v".
    Found 32-bit register for signal <status>.
    Found 5-bit register for signal <cnt>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000000000000000000               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_1_o_add_29_OUT> created at line 75.
    Found 32-bit 8-to-1 multiplexer for signal <status[31]_status[31]_select_27_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DNA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 2
 32-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DNA>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
Unit <DNA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Accumulators                                         : 1
 5-bit up accumulator                                  : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status[1:3]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 000
 00000000000000000000000000000001 | 001
 00000000000000000000000000000010 | 010
 00000000000000000000000000000011 | 011
 00000000000000000000000000000100 | 100
 00000000000000000000000000000101 | 101
 00000000000000000000000000000110 | 110
 00000000000000000000000000000111 | 111
----------------------------------------------

Optimizing unit <DNA> ...
WARNING:Xst:1293 - FF/Latch <fsmfake0_31> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_30> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_29> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_28> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_27> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_26> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_25> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_24> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_23> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_22> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_21> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_20> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_19> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_18> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_17> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_16> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_15> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_14> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_13> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_12> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_11> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_10> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_9> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_8> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_7> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_6> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_5> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_4> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_3> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsmfake0_31> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_30> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_29> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_28> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_27> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_26> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_25> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_24> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_23> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_22> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_21> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_20> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_19> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_18> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_17> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_16> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_15> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_14> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_13> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_12> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_11> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_10> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_9> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_8> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_7> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_6> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_5> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_4> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsmfake0_3> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_2> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_3> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_4> has a constant value of 0 in block <DNA>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fsmfake0_0> in Unit <DNA> is equivalent to the following FF/Latch, which will be removed : <status_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <status_FSM_FFd1> in Unit <DNA> is equivalent to the following FF/Latch, which will be removed : <fsmfake0_2> 
INFO:Xst:2261 - The FF/Latch <status_FSM_FFd2> in Unit <DNA> is equivalent to the following FF/Latch, which will be removed : <fsmfake0_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DNA, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DNA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 21
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 8
# FlipFlops/Latches                : 5
#      FDC                         : 2
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 9
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  126800     0%  
 Number of Slice LUTs:                   20  out of  63400     0%  
    Number used as Logic:                20  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     20
   Number with an unused Flip Flop:      15  out of     20    75%  
   Number with an unused LUT:             0  out of     20     0%  
   Number of fully used LUT-FF pairs:     5  out of     20    25%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.798ns (Maximum Frequency: 556.081MHz)
   Minimum input arrival time before clock: 2.461ns
   Maximum output required time after clock: 1.753ns
   Maximum combinational path delay: 1.878ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.798ns (frequency: 556.081MHz)
  Total number of paths / destination ports: 55 / 8
-------------------------------------------------------------------------
Delay:               1.798ns (Levels of Logic = 3)
  Source:            status_FSM_FFd1 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: status_FSM_FFd1 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.361   0.327  status_FSM_FFd1 (status_FSM_FFd1)
     LUT3:I2->O            1   0.097   0.511  Mmux_status[31]_status[31]_select_27_OUT12_SW0 (N7)
     LUT6:I3->O            2   0.097   0.299  Mmux_status[31]_status[31]_select_27_OUT12 (status[31]_status[31]_select_27_OUT<1>)
     LUT4:I3->O            1   0.097   0.000  Maccum_cnt_lut<0>1 (Maccum_cnt_lut<0>)
     FDCE:D                    0.008          cnt_0
    ----------------------------------------
    Total                      1.798ns (0.660ns logic, 1.138ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 131 / 10
-------------------------------------------------------------------------
Offset:              2.461ns (Levels of Logic = 5)
  Source:            in<0> (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: in<0> to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.688  in_0_IBUF (in_0_IBUF)
     LUT5:I0->O            2   0.097   0.299  Mmux_status[31]_status[31]_select_27_OUT232_SW0 (N5)
     LUT4:I3->O            1   0.097   0.693  Mmux_status[31]_status[31]_select_27_OUT23_SW1 (N20)
     LUT6:I0->O            2   0.097   0.383  Mmux_status[31]_status[31]_select_27_OUT23 (status[31]_status[31]_select_27_OUT<2>)
     LUT4:I2->O            1   0.097   0.000  Maccum_cnt_lut<0>1 (Maccum_cnt_lut<0>)
     FDCE:D                    0.008          cnt_0
    ----------------------------------------
    Total                      2.461ns (0.397ns logic, 2.064ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              1.753ns (Levels of Logic = 3)
  Source:            status_FSM_FFd2 (FF)
  Destination:       danger (PAD)
  Source Clock:      clk rising

  Data Path: status_FSM_FFd2 to danger
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.539  status_FSM_FFd2 (status_FSM_FFd2)
     LUT3:I0->O            1   0.097   0.379  danger_SW0 (N13)
     LUT6:I4->O            1   0.097   0.279  danger (danger_OBUF)
     OBUF:I->O                 0.000          danger_OBUF (danger)
    ----------------------------------------
    Total                      1.753ns (0.555ns logic, 1.198ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               1.878ns (Levels of Logic = 4)
  Source:            in<0> (PAD)
  Destination:       danger (PAD)

  Data Path: in<0> to danger
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  in_0_IBUF (in_0_IBUF)
     LUT6:I0->O            6   0.097   0.706  in[7]_GND_1_o_equal_13_o<7>11 (in[7]_GND_1_o_equal_13_o<7>1)
     LUT6:I1->O            1   0.097   0.279  danger (danger_OBUF)
     OBUF:I->O                 0.000          danger_OBUF (danger)
    ----------------------------------------
    Total                      1.878ns (0.195ns logic, 1.683ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.798|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.29 secs
 
--> 

Total memory usage is 4625888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :    3 (   0 filtered)

