library ieee;
use ieee.std_logic_1164.all;

entity processador_programavel is 
	port (clock : in std_logic);

end entity;


architecture behavior of processador_programavel is 



-- index : in std_logic_vector (3 downto 0);
--		input_data : in std_logic_vector (7 downto 0);
--		write_option : in std_logic;
--		clock : in std_logic;
--		read_option : in std_logic_vector (7 downto 0);
--		output_data : out std_logic_vector (7 downto 0

begin 

--	register_banck : entity work.register_banck(behavior)
					




end architecture;