[07/15 16:01:54      0s] 
[07/15 16:01:54      0s] Cadence Innovus(TM) Implementation System.
[07/15 16:01:54      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/15 16:01:54      0s] 
[07/15 16:01:54      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/15 16:01:54      0s] Options:	
[07/15 16:01:54      0s] Date:		Mon Jul 15 16:01:54 2024
[07/15 16:01:54      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[07/15 16:01:54      0s] OS:		CentOS Linux 7 (Core)
[07/15 16:01:54      0s] 
[07/15 16:01:54      0s] License:
[07/15 16:01:54      0s] 		[16:01:54.088457] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[07/15 16:01:54      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/15 16:01:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/15 16:02:11      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/15 16:02:13     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/15 16:02:13     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 16:02:13     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/15 16:02:13     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/15 16:02:13     10s] @(#)CDS: CPE v21.18-s053
[07/15 16:02:13     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 16:02:13     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/15 16:02:13     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/15 16:02:13     10s] @(#)CDS: RCDB 11.15.0
[07/15 16:02:13     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/15 16:02:13     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/15 16:02:13     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_30983_phoenix_saul_jLYdi9.

[07/15 16:02:13     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[07/15 16:02:17     11s] 
[07/15 16:02:17     11s] **INFO:  MMMC transition support version v31-84 
[07/15 16:02:17     11s] 
[07/15 16:02:17     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/15 16:02:17     11s] <CMD> suppressMessage ENCEXT-2799
[07/15 16:02:17     11s] <CMD> getVersion
[07/15 16:02:17     11s] [INFO] Loading PVS 23.10 fill procedures
[07/15 16:02:17     11s] <CMD> win
[07/15 16:02:46     12s] <CMD> setOaxMode -compressLevel 0
[07/15 16:02:46     12s] <CMD> setOaxMode -allowBitConnection true
[07/15 16:02:46     12s] <CMD> setOaxMode -allowTechUpdate false
[07/15 16:02:46     12s] <CMD> setOaxMode -updateMode true
[07/15 16:02:46     12s] <CMD> setDesignMode -process 180
[07/15 16:02:46     12s] ##  Process: 180           (User Set)               
[07/15 16:02:46     12s] ##     Node: (not set)                           
[07/15 16:02:46     12s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 16:02:46     12s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[07/15 16:02:46     12s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/15 16:02:46     12s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[07/15 16:02:46     12s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/15 16:02:46     12s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/15 16:02:46     12s] <CMD> setViaGenMode -symmetrical_via_only true
[07/15 16:02:46     12s] <CMD> set_table_style -no_frame_fix_width
[07/15 16:02:46     12s] <CMD> set_global timing_report_enable_auto_column_width true
[07/15 16:02:46     12s] <CMD> setMultiCpuUsage -localCpu 4
[07/15 16:05:53     19s] <CMD> set init_gnd_net gnd3i
[07/15 16:05:53     19s] <CMD> set init_verilog ../genus/genus_output/dig_aska_synth.v
[07/15 16:05:53     19s] <CMD> set init_mmmc_file xh018_ji3v.view
[07/15 16:05:53     19s] <CMD> set init_top_cell aska_dig
[07/15 16:05:53     19s] <CMD> set init_oa_ref_lib {D_CELLS_JI3V ASKA_DIG}
[07/15 16:05:53     19s] <CMD> set init_pwr_net vdd3i
[07/15 16:05:53     19s] <CMD> init_design
[07/15 16:05:53     19s] #% Begin Load MMMC data ... (date=07/15 16:05:53, mem=829.0M)
[07/15 16:05:53     19s] #% End Load MMMC data ... (date=07/15 16:05:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.2M, current mem=829.2M)
[07/15 16:05:53     19s] Reading tech data from OA library 'D_CELLS_JI3V' ...
[07/15 16:05:53     19s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:05:54     19s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 16:05:54     19s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 16:05:54     19s] Set DBUPerIGU to M2 pitch 560.
[07/15 16:05:54     19s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 16:05:54     19s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 16:05:54     19s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 16:05:54     19s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 16:05:54     19s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[07/15 16:05:54     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 16:05:54     19s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 16:05:54     19s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 16:05:54     19s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 16:05:54     19s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 16:05:54     19s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[07/15 16:05:54     19s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 16:05:54     19s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 16:05:54     19s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[07/15 16:05:54     19s] Reading OA reference library 'ASKA_DIG' ...
[07/15 16:05:54     19s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'MPROBEJI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 16:05:54     19s] Type 'man IMPOAX-773' for more detail.
[07/15 16:05:54     19s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 16:05:54     19s] Type 'man IMPOAX-773' for more detail.
[07/15 16:05:54     19s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 16:05:54     19s] Type 'man IMPOAX-773' for more detail.
[07/15 16:05:54     19s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLNP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 16:05:54     19s] Type 'man IMPOAX-773' for more detail.
[07/15 16:05:54     19s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 16:05:54     19s] Type 'man IMPOAX-773' for more detail.
[07/15 16:05:54     19s] **WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
[07/15 16:05:54     19s] Type 'man IMPOAX-773' for more detail.
[07/15 16:05:54     19s] Loading view definition file from xh018_ji3v.view
[07/15 16:05:54     19s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/15 16:05:54     19s] Reading slow_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib.
[07/15 16:05:54     19s] Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.
[07/15 16:05:54     19s] Library reading multithread flow ended.
[07/15 16:05:54     19s] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/15 16:05:54     20s] Reading fast_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib.
[07/15 16:05:54     20s] Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.
[07/15 16:05:54     20s] Library reading multithread flow ended.
[07/15 16:05:54     20s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=971.1M, current mem=867.0M)
[07/15 16:05:54     20s] *** End library_loading (cpu=0.01min, real=0.00min, mem=38.0M, fe_cpu=0.34min, fe_real=4.00min, fe_mem=1083.4M) ***
[07/15 16:05:54     20s] #% Begin Load netlist data ... (date=07/15 16:05:54, mem=867.0M)
[07/15 16:05:54     20s] *** Begin netlist parsing (mem=1083.4M) ***
[07/15 16:05:54     20s] Searching cell 'CLKVBUFJI3V' in refLibs ...
[07/15 16:05:55     21s] Created 304 new cells from 2 timing libraries.
[07/15 16:05:55     21s] Reading netlist ...
[07/15 16:05:55     21s] Backslashed names will retain backslash and a trailing blank character.
[07/15 16:05:55     21s] Reading verilog netlist '../genus/genus_output/dig_aska_synth.v'
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] *** Memory Usage v#1 (Current mem = 1083.383M, initial mem = 478.105M) ***
[07/15 16:05:55     21s] *** End netlist parsing (cpu=0:00:00.8, real=0:00:01.0, mem=1083.4M) ***
[07/15 16:05:55     21s] #% End Load netlist data ... (date=07/15 16:05:55, total cpu=0:00:00.8, real=0:00:01.0, peak res=874.3M, current mem=874.3M)
[07/15 16:05:55     21s] Set top cell to aska_dig.
[07/15 16:05:55     21s] Hooked 608 DB cells to tlib cells.
[07/15 16:05:55     21s] ** Removed 1 unused lib cells.
[07/15 16:05:55     21s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=881.1M, current mem=881.1M)
[07/15 16:05:55     21s] Starting recursive module instantiation check.
[07/15 16:05:55     21s] No recursion found.
[07/15 16:05:55     21s] Building hierarchical netlist for Cell aska_dig ...
[07/15 16:05:55     21s] *** Netlist is unique.
[07/15 16:05:55     21s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[07/15 16:05:55     21s] ** info: there are 607 modules.
[07/15 16:05:55     21s] ** info: there are 1199 stdCell insts.
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] *** Memory Usage v#1 (Current mem = 1106.797M, initial mem = 478.105M) ***
[07/15 16:05:55     21s] Start create_tracks
[07/15 16:05:55     21s] Extraction setup Started 
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] Trim Metal Layers:
[07/15 16:05:55     21s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/15 16:05:55     21s] Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[07/15 16:05:55     21s] Process name: XH018.
[07/15 16:05:55     21s] Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[07/15 16:05:55     21s] Process name: XX018.
[07/15 16:05:55     21s] Importing multi-corner RC tables ... 
[07/15 16:05:55     21s] Summary of Active RC-Corners : 
[07/15 16:05:55     21s]  
[07/15 16:05:55     21s]  Analysis View: slow_functional_mode
[07/15 16:05:55     21s]     RC-Corner Name        : max_rc
[07/15 16:05:55     21s]     RC-Corner Index       : 0
[07/15 16:05:55     21s]     RC-Corner Temperature : 25 Celsius
[07/15 16:05:55     21s]     RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[07/15 16:05:55     21s]     RC-Corner PreRoute Res Factor         : 1
[07/15 16:05:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 16:05:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 16:05:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 16:05:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 16:05:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 16:05:55     21s]  
[07/15 16:05:55     21s]  Analysis View: fast_functional_mode
[07/15 16:05:55     21s]     RC-Corner Name        : min_rc
[07/15 16:05:55     21s]     RC-Corner Index       : 1
[07/15 16:05:55     21s]     RC-Corner Temperature : 25 Celsius
[07/15 16:05:55     21s]     RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[07/15 16:05:55     21s]     RC-Corner PreRoute Res Factor         : 1
[07/15 16:05:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 16:05:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 16:05:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 16:05:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 16:05:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 16:05:55     21s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] Trim Metal Layers:
[07/15 16:05:55     21s] LayerId::1 widthSet size::4
[07/15 16:05:55     21s] LayerId::2 widthSet size::4
[07/15 16:05:55     21s] LayerId::3 widthSet size::4
[07/15 16:05:55     21s] LayerId::4 widthSet size::4
[07/15 16:05:55     21s] LayerId::5 widthSet size::4
[07/15 16:05:55     21s] LayerId::6 widthSet size::2
[07/15 16:05:55     21s] Updating RC grid for preRoute extraction ...
[07/15 16:05:55     21s] eee: pegSigSF::1.070000
[07/15 16:05:55     21s] Initializing multi-corner capacitance tables ... 
[07/15 16:05:55     21s] Initializing multi-corner resistance tables ...
[07/15 16:05:55     21s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:05:55     21s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:05:55     21s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:05:55     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:05:55     21s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:05:55     21s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:05:55     21s] {RT max_rc 0 6 6 {5 0} 1}
[07/15 16:05:55     21s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:05:55     21s] *Info: initialize multi-corner CTS.
[07/15 16:05:55     21s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.0M, current mem=899.3M)
[07/15 16:05:55     21s] Reading timing constraints file '../genus/genus_output/design.sdc' ...
[07/15 16:05:55     21s] Current (total cpu=0:00:21.4, real=0:04:01, peak res=1166.8M, current mem=1166.8M)
[07/15 16:05:55     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 9).
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 10).
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../genus/genus_output/design.sdc, Line 319).
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:05:55     21s] Type 'man IMPCTE-290' for more detail.
[07/15 16:05:55     21s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 16:05:55     21s] To increase the message display limit, refer to the product command reference manual.
[07/15 16:05:55     21s] INFO (CTE): Reading of timing constraints file ../genus/genus_output/design.sdc completed, with 3 WARNING
[07/15 16:05:55     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.3M, current mem=1208.3M)
[07/15 16:05:55     21s] Current (total cpu=0:00:21.5, real=0:04:01, peak res=1208.3M, current mem=1208.3M)
[07/15 16:05:55     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/15 16:05:55     21s] Summary for sequential cells identification: 
[07/15 16:05:55     21s]   Identified SBFF number: 33
[07/15 16:05:55     21s]   Identified MBFF number: 0
[07/15 16:05:55     21s]   Identified SB Latch number: 0
[07/15 16:05:55     21s]   Identified MB Latch number: 0
[07/15 16:05:55     21s]   Not identified SBFF number: 0
[07/15 16:05:55     21s]   Not identified MBFF number: 0
[07/15 16:05:55     21s]   Not identified SB Latch number: 0
[07/15 16:05:55     21s]   Not identified MB Latch number: 0
[07/15 16:05:55     21s]   Number of sequential cells which are not FFs: 43
[07/15 16:05:55     21s] Total number of combinational cells: 147
[07/15 16:05:55     21s] Total number of sequential cells: 76
[07/15 16:05:55     21s] Total number of tristate cells: 8
[07/15 16:05:55     21s] Total number of level shifter cells: 0
[07/15 16:05:55     21s] Total number of power gating cells: 0
[07/15 16:05:55     21s] Total number of isolation cells: 0
[07/15 16:05:55     21s] Total number of power switch cells: 0
[07/15 16:05:55     21s] Total number of pulse generator cells: 0
[07/15 16:05:55     21s] Total number of always on buffers: 0
[07/15 16:05:55     21s] Total number of retention cells: 0
[07/15 16:05:55     21s] Total number of physical cells: 72
[07/15 16:05:55     21s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 16:05:55     21s] Total number of usable buffers: 9
[07/15 16:05:55     21s] List of unusable buffers:
[07/15 16:05:55     21s] Total number of unusable buffers: 0
[07/15 16:05:55     21s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 16:05:55     21s] Total number of usable inverters: 9
[07/15 16:05:55     21s] List of unusable inverters:
[07/15 16:05:55     21s] Total number of unusable inverters: 0
[07/15 16:05:55     21s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[07/15 16:05:55     21s] Total number of identified usable delay cells: 4
[07/15 16:05:55     21s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 16:05:55     21s] Total number of identified unusable delay cells: 4
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Deleting Cell Server End ...
[07/15 16:05:55     21s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1209.4M, current mem=1209.4M)
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:05:55     21s] Summary for sequential cells identification: 
[07/15 16:05:55     21s]   Identified SBFF number: 33
[07/15 16:05:55     21s]   Identified MBFF number: 0
[07/15 16:05:55     21s]   Identified SB Latch number: 0
[07/15 16:05:55     21s]   Identified MB Latch number: 0
[07/15 16:05:55     21s]   Not identified SBFF number: 0
[07/15 16:05:55     21s]   Not identified MBFF number: 0
[07/15 16:05:55     21s]   Not identified SB Latch number: 0
[07/15 16:05:55     21s]   Not identified MB Latch number: 0
[07/15 16:05:55     21s]   Number of sequential cells which are not FFs: 43
[07/15 16:05:55     21s]  Visiting view : slow_functional_mode
[07/15 16:05:55     21s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:05:55     21s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:05:55     21s]  Visiting view : fast_functional_mode
[07/15 16:05:55     21s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:05:55     21s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:05:55     21s] TLC MultiMap info (StdDelay):
[07/15 16:05:55     21s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 16:05:55     21s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 16:05:55     21s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 16:05:55     21s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 16:05:55     21s]  Setting StdDelay to: 91ps
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] TimeStamp Deleting Cell Server End ...
[07/15 16:05:55     21s] 
[07/15 16:05:55     21s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:05:55     21s] Severity  ID               Count  Summary                                  
[07/15 16:05:55     21s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 16:05:55     21s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 16:05:55     21s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 16:05:55     21s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 16:05:55     21s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 16:05:55     21s] WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/15 16:05:55     21s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 16:05:55     21s] WARNING   IMPCTE-290          32  Could not locate cell %s in any library ...
[07/15 16:05:55     21s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[07/15 16:05:55     21s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/15 16:05:55     21s] *** Message Summary: 55 warning(s), 0 error(s)
[07/15 16:05:55     21s] 
[07/15 16:06:01     21s] <CMD> setDrawView ameba
[07/15 16:06:02     21s] <CMD> setDrawView place
[07/15 16:06:03     21s] <CMD> setDrawView fplan
[07/15 16:07:47     25s] <CMD> clearGlobalNets
[07/15 16:07:47     25s] <CMD> globalNetConnect gnd3i -type pgpin -pin gnd3i -instanceBasename * -hierarchicalInstance {}
[07/15 16:07:47     25s] <CMD> globalNetConnect vdd3i -type pgpin -pin vdd3i -instanceBasename * -hierarchicalInstance {}
[07/15 16:08:18     26s] <CMD> saveDesign aska_dig_ld
[07/15 16:08:18     26s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 16:08:18     26s] #% Begin save design ... (date=07/15 16:08:18, mem=1246.1M)
[07/15 16:08:18     26s] ----- oaOut ---------------------------
[07/15 16:08:18     26s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld
[07/15 16:08:18     26s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:08:18     26s] Special routes: 0 strips and 0 vias are created in OpenAccess database.
[07/15 16:08:18     26s] Signal Routes: Created 0 routes.
[07/15 16:08:18     26s] Created 1199 insts; 2398 instTerms; 1260 nets; 0 routes.
[07/15 16:08:18     26s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:08:18     26s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:08:18     26s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:08:18     26s] % Begin Save ccopt configuration ... (date=07/15 16:08:18, mem=1248.8M)
[07/15 16:08:18     26s] % End Save ccopt configuration ... (date=07/15 16:08:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.7M, current mem=1249.7M)
[07/15 16:08:18     26s] % Begin Save AAE data ... (date=07/15 16:08:18, mem=1249.7M)
[07/15 16:08:18     26s] Saving AAE Data ...
[07/15 16:08:18     26s] % End Save AAE data ... (date=07/15 16:08:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1249.7M, current mem=1249.7M)
[07/15 16:08:18     26s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld/inn_data/gui.pref.tcl ...
[07/15 16:08:18     26s] Saving mode setting ...
[07/15 16:08:18     26s] Saving global file ...
[07/15 16:08:19     26s] Saving thumbnail file...
[07/15 16:08:19     26s] % Begin Save power constraints data ... (date=07/15 16:08:19, mem=1254.0M)
[07/15 16:08:19     26s] % End Save power constraints data ... (date=07/15 16:08:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1254.1M, current mem=1254.1M)
[07/15 16:08:19     27s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:08:19     27s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld/inn_data/aska_dig.prop
[07/15 16:08:19     27s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1523.5M) ***
[07/15 16:08:19     27s] #% End save design ... (date=07/15 16:08:19, total cpu=0:00:00.4, real=0:00:01.0, peak res=1282.9M, current mem=1254.2M)
[07/15 16:08:19     27s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 16:08:19     27s] 
[07/15 16:08:29     27s] <CMD> getIoFlowFlag
[07/15 16:08:46     27s] <CMD> setIoFlowFlag 0
[07/15 16:08:46     27s] <CMD> floorPlan -site core_ji3v -r 0.999981083893 0.600001 20.0 20 20 20
[07/15 16:08:46     27s] Start create_tracks
[07/15 16:08:46     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/15 16:08:46     27s] <CMD> uiSetTool select
[07/15 16:08:46     27s] <CMD> getIoFlowFlag
[07/15 16:08:46     27s] <CMD> fit
[07/15 16:09:05     28s] <CMD> setIoFlowFlag 0
[07/15 16:09:05     28s] <CMD> floorPlan -site core_ji3v -r 0.5 0.599668 20.16 20.16 20.16 20.16
[07/15 16:09:05     28s] Start create_tracks
[07/15 16:09:05     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/15 16:09:05     28s] <CMD> uiSetTool select
[07/15 16:09:05     28s] <CMD> getIoFlowFlag
[07/15 16:09:05     28s] <CMD> fit
[07/15 16:09:15     29s] <CMD> setIoFlowFlag 0
[07/15 16:09:15     29s] <CMD> floorPlan -site core_ji3v -r 0.497925311203 0.59917 20.16 20.16 20.16 20.16
[07/15 16:09:15     29s] Start create_tracks
[07/15 16:09:15     29s] <CMD> uiSetTool select
[07/15 16:09:15     29s] <CMD> getIoFlowFlag
[07/15 16:09:15     29s] <CMD> fit
[07/15 16:09:37     29s] <CMD> saveDesign aska_dig_ld_fp
[07/15 16:09:37     29s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 16:09:37     29s] #% Begin save design ... (date=07/15 16:09:37, mem=1290.0M)
[07/15 16:09:37     29s] ----- oaOut ---------------------------
[07/15 16:09:37     29s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp
[07/15 16:09:37     29s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:09:37     29s] Special routes: 0 strips and 0 vias are created in OpenAccess database.
[07/15 16:09:37     29s] Signal Routes: Created 0 routes.
[07/15 16:09:37     29s] Created 1199 insts; 2398 instTerms; 1260 nets; 0 routes.
[07/15 16:09:37     29s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:09:37     29s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:09:37     29s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:09:37     29s] % Begin Save ccopt configuration ... (date=07/15 16:09:37, mem=1290.1M)
[07/15 16:09:37     29s] % End Save ccopt configuration ... (date=07/15 16:09:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.1M, current mem=1290.1M)
[07/15 16:09:37     29s] % Begin Save AAE data ... (date=07/15 16:09:37, mem=1290.1M)
[07/15 16:09:37     29s] Saving AAE Data ...
[07/15 16:09:37     29s] % End Save AAE data ... (date=07/15 16:09:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.1M, current mem=1290.1M)
[07/15 16:09:37     29s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp/inn_data/gui.pref.tcl ...
[07/15 16:09:37     29s] Saving mode setting ...
[07/15 16:09:37     29s] Saving global file ...
[07/15 16:09:37     29s] Saving thumbnail file...
[07/15 16:09:37     29s] % Begin Save power constraints data ... (date=07/15 16:09:37, mem=1290.2M)
[07/15 16:09:37     29s] % End Save power constraints data ... (date=07/15 16:09:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.2M, current mem=1290.2M)
[07/15 16:09:38     30s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:09:38     30s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp/inn_data/aska_dig.prop
[07/15 16:09:38     30s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1559.7M) ***
[07/15 16:09:38     30s] #% End save design ... (date=07/15 16:09:38, total cpu=0:00:00.3, real=0:00:01.0, peak res=1321.0M, current mem=1288.5M)
[07/15 16:09:38     30s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 16:09:38     30s] 
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingLayers {}
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingLayers {}
[07/15 16:09:49     30s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeRingLayers {}
[07/15 16:09:49     30s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 16:09:49     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 16:10:06     30s] 
[07/15 16:10:06     30s] viaInitial starts at Mon Jul 15 16:10:06 2024
viaInitial ends at Mon Jul 15 16:10:06 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/15 16:10:24     31s] The ring targets are set to core/block ring wires.
[07/15 16:10:24     31s] addRing command will consider rows while creating rings.
[07/15 16:10:24     31s] addRing command will disallow rings to go over rows.
[07/15 16:10:24     31s] addRing command will ignore shorts while creating rings.
[07/15 16:10:24     31s] <CMD> addRing -nets {gnd3i vdd3i} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.23 bottom 0.23 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/15 16:10:24     31s] -parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[07/15 16:10:24     31s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[07/15 16:10:24     31s] 
[07/15 16:10:24     31s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1570.2M)
[07/15 16:10:24     31s] Ring generation is complete.
[07/15 16:10:24     31s] vias are now being generated.
[07/15 16:10:24     31s] addRing created 8 wires.
[07/15 16:10:24     31s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/15 16:10:24     31s] +--------+----------------+----------------+
[07/15 16:10:24     31s] |  Layer |     Created    |     Deleted    |
[07/15 16:10:24     31s] +--------+----------------+----------------+
[07/15 16:10:24     31s] |  MET1  |        4       |       NA       |
[07/15 16:10:24     31s] |  VIA1  |        8       |        0       |
[07/15 16:10:24     31s] |  MET2  |        4       |       NA       |
[07/15 16:10:24     31s] +--------+----------------+----------------+
[07/15 16:10:24     31s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[07/15 16:10:24     31s] setViaGenMode -parameterized_via_only is reset to default value: true.
[07/15 16:10:28     31s] <CMD> zoomBox -15.58300 -56.20200 338.24000 368.08400
[07/15 16:10:30     31s] <CMD> zoomBox -9.98600 60.52000 207.30600 321.08500
[07/15 16:10:31     31s] <CMD> zoomBox -8.73400 88.38500 175.96400 309.86500
[07/15 16:10:33     31s] <CMD> zoomBox -7.67000 112.07000 149.32300 300.32800
[07/15 16:10:34     31s] <CMD> zoomBox -5.99700 149.31400 107.43100 285.33100
[07/15 16:10:37     31s] <CMD> zoomBox -2.93100 246.60700 7.23400 234.82900
[07/15 16:10:40     31s] <CMD> fit
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingLayers {}
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeRingLayers {}
[07/15 16:11:09     32s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 16:11:09     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 16:11:10     32s] <CMD> set sprCreateIeRingOffset 1.0
[07/15 16:11:10     32s] <CMD> set sprCreateIeRingThreshold 1.0
[07/15 16:11:10     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/15 16:11:10     32s] <CMD> set sprCreateIeRingLayers {}
[07/15 16:11:10     32s] <CMD> set sprCreateIeStripeWidth 10.0
[07/15 16:11:10     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/15 16:12:09     34s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/15 16:12:09     34s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 16:12:09     34s] 
[07/15 16:12:09     34s] Stripes will stop at the boundary of the specified area.
[07/15 16:12:09     34s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 16:12:09     34s] Stripes will not extend to closest target.
[07/15 16:12:09     34s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 16:12:09     34s] Stripes will not be created over regions without power planning wires.
[07/15 16:12:09     34s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 16:12:09     34s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 16:12:09     34s] Offset for stripe breaking is set to 0.
[07/15 16:12:09     34s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 4 -spacing 0.28 -number_of_sets 3 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/15 16:12:09     34s] 
[07/15 16:12:09     34s] Initialize fgc environment(mem: 1580.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1580.4M)
[07/15 16:12:09     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1580.4M)
[07/15 16:12:09     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1580.4M)
[07/15 16:12:09     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1580.4M)
[07/15 16:12:09     34s] Starting stripe generation ...
[07/15 16:12:09     34s] Non-Default Mode Option Settings :
[07/15 16:12:09     34s]   NONE
[07/15 16:12:09     34s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/15 16:12:09     34s] Type 'man IMPPP-4055' for more detail.
[07/15 16:12:09     34s] Stripe generation is complete.
[07/15 16:12:09     34s] vias are now being generated.
[07/15 16:12:09     34s] addStripe created 6 wires.
[07/15 16:12:09     34s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[07/15 16:12:09     34s] +--------+----------------+----------------+
[07/15 16:12:09     34s] |  Layer |     Created    |     Deleted    |
[07/15 16:12:09     34s] +--------+----------------+----------------+
[07/15 16:12:09     34s] |  VIA1  |       12       |        0       |
[07/15 16:12:09     34s] |  MET2  |        6       |       NA       |
[07/15 16:12:09     34s] +--------+----------------+----------------+
[07/15 16:12:18     34s] <CMD> undo
[07/15 16:12:26     35s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/15 16:12:26     35s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 16:12:26     35s] 
[07/15 16:12:26     35s] Stripes will stop at the boundary of the specified area.
[07/15 16:12:26     35s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 16:12:26     35s] Stripes will not extend to closest target.
[07/15 16:12:26     35s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 16:12:26     35s] Stripes will not be created over regions without power planning wires.
[07/15 16:12:26     35s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 16:12:26     35s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 16:12:26     35s] Offset for stripe breaking is set to 0.
[07/15 16:12:26     35s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 4 -spacing 0.28 -number_of_sets 3 -start_from left -start_offset 80 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/15 16:12:26     35s] 
[07/15 16:12:26     35s] Initialize fgc environment(mem: 1582.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:26     35s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:26     35s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:26     35s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:26     35s] Starting stripe generation ...
[07/15 16:12:26     35s] Non-Default Mode Option Settings :
[07/15 16:12:26     35s]   NONE
[07/15 16:12:26     35s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/15 16:12:26     35s] Type 'man IMPPP-4055' for more detail.
[07/15 16:12:26     35s] Stripe generation is complete.
[07/15 16:12:26     35s] vias are now being generated.
[07/15 16:12:26     35s] addStripe created 6 wires.
[07/15 16:12:26     35s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[07/15 16:12:26     35s] +--------+----------------+----------------+
[07/15 16:12:26     35s] |  Layer |     Created    |     Deleted    |
[07/15 16:12:26     35s] +--------+----------------+----------------+
[07/15 16:12:26     35s] |  VIA1  |       12       |        0       |
[07/15 16:12:26     35s] |  MET2  |        6       |       NA       |
[07/15 16:12:26     35s] +--------+----------------+----------------+
[07/15 16:12:49     35s] <CMD> undo
[07/15 16:12:57     36s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/15 16:12:57     36s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 16:12:57     36s] 
[07/15 16:12:57     36s] Stripes will stop at the boundary of the specified area.
[07/15 16:12:57     36s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 16:12:57     36s] Stripes will not extend to closest target.
[07/15 16:12:57     36s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 16:12:57     36s] Stripes will not be created over regions without power planning wires.
[07/15 16:12:57     36s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 16:12:57     36s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 16:12:57     36s] Offset for stripe breaking is set to 0.
[07/15 16:12:57     36s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 4 -spacing 0.28 -number_of_sets 3 -start_from left -start_offset 85 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/15 16:12:57     36s] 
[07/15 16:12:57     36s] Initialize fgc environment(mem: 1582.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:57     36s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:57     36s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:57     36s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1582.7M)
[07/15 16:12:57     36s] Starting stripe generation ...
[07/15 16:12:57     36s] Non-Default Mode Option Settings :
[07/15 16:12:57     36s]   NONE
[07/15 16:12:57     36s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/15 16:12:57     36s] Type 'man IMPPP-4055' for more detail.
[07/15 16:12:57     36s] Stripe generation is complete.
[07/15 16:12:57     36s] vias are now being generated.
[07/15 16:12:57     36s] addStripe created 6 wires.
[07/15 16:12:57     36s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[07/15 16:12:57     36s] +--------+----------------+----------------+
[07/15 16:12:57     36s] |  Layer |     Created    |     Deleted    |
[07/15 16:12:57     36s] +--------+----------------+----------------+
[07/15 16:12:57     36s] |  VIA1  |       12       |        0       |
[07/15 16:12:57     36s] |  MET2  |        6       |       NA       |
[07/15 16:12:57     36s] +--------+----------------+----------------+
[07/15 16:13:38     37s] <CMD> zoomBox 7.52000 -142.98700 423.78200 356.17200
[07/15 16:13:40     37s] <CMD> zoomBox 45.14700 -102.58000 345.89800 258.06400
[07/15 16:13:43     37s] <CMD> fit
[07/15 16:15:28     41s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[07/15 16:15:28     41s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { gnd3i vdd3i } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
[07/15 16:15:28     41s] *** Begin SPECIAL ROUTE on Mon Jul 15 16:15:28 2024 ***
[07/15 16:15:28     41s] SPECIAL ROUTE ran on directory: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:15:28     41s] SPECIAL ROUTE ran on machine: phoenix (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 3.60Ghz)
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s] Begin option processing ...
[07/15 16:15:28     41s] srouteConnectPowerBump set to false
[07/15 16:15:28     41s] routeSelectNet set to "gnd3i vdd3i"
[07/15 16:15:28     41s] routeSpecial set to true
[07/15 16:15:28     41s] srouteBlockPin set to "useLef"
[07/15 16:15:28     41s] srouteBottomLayerLimit set to 1
[07/15 16:15:28     41s] srouteBottomTargetLayerLimit set to 1
[07/15 16:15:28     41s] srouteConnectConverterPin set to false
[07/15 16:15:28     41s] srouteCrossoverViaBottomLayer set to 1
[07/15 16:15:28     41s] srouteCrossoverViaTopLayer set to 6
[07/15 16:15:28     41s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/15 16:15:28     41s] srouteFollowCorePinEnd set to 3
[07/15 16:15:28     41s] srouteJogControl set to "preferWithChanges differentLayer"
[07/15 16:15:28     41s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/15 16:15:28     41s] sroutePadPinAllPorts set to true
[07/15 16:15:28     41s] sroutePreserveExistingRoutes set to true
[07/15 16:15:28     41s] srouteRoutePowerBarPortOnBothDir set to true
[07/15 16:15:28     41s] srouteStopBlockPin set to "nearestTarget"
[07/15 16:15:28     41s] srouteTopLayerLimit set to 6
[07/15 16:15:28     41s] srouteTopTargetLayerLimit set to 6
[07/15 16:15:28     41s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3073.00 megs.
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s] Reading DB technology information...
[07/15 16:15:28     41s] Finished reading DB technology information.
[07/15 16:15:28     41s] Reading floorplan and netlist information...
[07/15 16:15:28     41s] Finished reading floorplan and netlist information.
[07/15 16:15:28     41s] Read in 13 layers, 6 routing layers, 1 overlap layer
[07/15 16:15:28     41s] Read in 1 nondefault rule, 0 used
[07/15 16:15:28     41s] Read in 303 macros, 53 used
[07/15 16:15:28     41s] Read in 48 components
[07/15 16:15:28     41s]   48 core components: 48 unplaced, 0 placed, 0 fixed
[07/15 16:15:28     41s] Read in 80 logical pins
[07/15 16:15:28     41s] Read in 80 nets
[07/15 16:15:28     41s] Read in 2 special nets, 2 routed
[07/15 16:15:28     41s] Read in 96 terminals
[07/15 16:15:28     41s] 2 nets selected.
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s] Begin power routing ...
[07/15 16:15:28     41s] #create default rule from bind_ndr_rule rule=0x7fd037c275b0 0x7fd0399e2ff0
[07/15 16:15:28     41s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:15:28     41s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/15 16:15:28     41s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/15 16:15:28     41s] Type 'man IMPSR-1256' for more detail.
[07/15 16:15:28     41s] Cannot find any AREAIO class pad pin of net vdd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/15 16:15:28     41s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/15 16:15:28     41s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/15 16:15:28     41s] Type 'man IMPSR-1256' for more detail.
[07/15 16:15:28     41s] Cannot find any AREAIO class pad pin of net gnd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/15 16:15:28     41s] CPU time for vdd3i FollowPin 0 seconds
[07/15 16:15:28     41s] CPU time for gnd3i FollowPin 0 seconds
[07/15 16:15:28     41s]   Number of IO ports routed: 0
[07/15 16:15:28     41s]   Number of Block ports routed: 0
[07/15 16:15:28     41s]   Number of Stripe ports routed: 0
[07/15 16:15:28     41s]   Number of Core ports routed: 92
[07/15 16:15:28     41s]   Number of Pad ports routed: 0
[07/15 16:15:28     41s]   Number of Power Bump ports routed: 0
[07/15 16:15:28     41s]   Number of Followpin connections: 46
[07/15 16:15:28     41s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3103.00 megs.
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s]  Begin updating DB with routing results ...
[07/15 16:15:28     41s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/15 16:15:28     41s] Pin and blockage extraction finished
[07/15 16:15:28     41s] 
[07/15 16:15:28     41s] sroute created 138 wires.
[07/15 16:15:28     41s] ViaGen created 230 vias, deleted 0 via to avoid violation.
[07/15 16:15:28     41s] +--------+----------------+----------------+
[07/15 16:15:28     41s] |  Layer |     Created    |     Deleted    |
[07/15 16:15:28     41s] +--------+----------------+----------------+
[07/15 16:15:28     41s] |  MET1  |       138      |       NA       |
[07/15 16:15:28     41s] |  VIA1  |       230      |        0       |
[07/15 16:15:28     41s] +--------+----------------+----------------+
[07/15 16:15:33     41s] <CMD> zoomBox -2.72000 -137.86700 413.54200 361.29200
[07/15 16:15:34     41s] <CMD> zoomBox 13.88900 -108.82400 367.71200 315.46200
[07/15 16:15:36     41s] <CMD> zoomBox -2.72100 -137.69000 413.54200 361.47000
[07/15 16:15:37     41s] <CMD> zoomBox -22.26100 -171.44100 467.46000 415.80600
[07/15 16:15:58     42s] <CMD> getMultiCpuUsage -localCpu
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -quiet -area
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 16:15:58     42s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 16:16:01     42s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 16:16:01     42s] <CMD> verify_drc
[07/15 16:16:01     42s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 16:16:01     42s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 16:16:01     42s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 16:16:01     42s]  *** Starting Verify DRC (MEM: 1614.8) ***
[07/15 16:16:01     42s] 
[07/15 16:16:01     42s]   VERIFY DRC ...... Starting Verification
[07/15 16:16:01     42s]   VERIFY DRC ...... Initializing
[07/15 16:16:01     42s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 16:16:01     42s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 16:16:01     42s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 16:16:01     42s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 16:16:01     42s]   VERIFY DRC ...... Using new threading
[07/15 16:16:01     42s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 1
[07/15 16:16:01     42s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 16:16:01     42s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 1
[07/15 16:16:01     42s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 16:16:01     42s] 
[07/15 16:16:01     42s]   Verification Complete : 0 Viols.
[07/15 16:16:01     42s] 
[07/15 16:16:01     42s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 272.1M) ***
[07/15 16:16:01     42s] 
[07/15 16:16:01     42s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 16:16:29     43s] <CMD> saveDesign aska_dig_ld_fp_pw
[07/15 16:16:29     43s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 16:16:29     43s] #% Begin save design ... (date=07/15 16:16:29, mem=1343.9M)
[07/15 16:16:30     43s] ----- oaOut ---------------------------
[07/15 16:16:30     43s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw
[07/15 16:16:30     43s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:16:30     43s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 16:16:30     43s] Signal Routes: Created 0 routes.
[07/15 16:16:30     43s] Created 1199 insts; 2398 instTerms; 1260 nets; 0 routes.
[07/15 16:16:30     43s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:16:30     43s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:16:30     43s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:16:30     43s] % Begin Save ccopt configuration ... (date=07/15 16:16:30, mem=1344.3M)
[07/15 16:16:30     43s] % End Save ccopt configuration ... (date=07/15 16:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.5M, current mem=1344.5M)
[07/15 16:16:30     43s] % Begin Save AAE data ... (date=07/15 16:16:30, mem=1344.5M)
[07/15 16:16:30     43s] Saving AAE Data ...
[07/15 16:16:30     43s] % End Save AAE data ... (date=07/15 16:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.5M, current mem=1344.5M)
[07/15 16:16:30     43s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw/inn_data/gui.pref.tcl ...
[07/15 16:16:30     43s] Saving mode setting ...
[07/15 16:16:30     43s] Saving global file ...
[07/15 16:16:30     43s] Saving thumbnail file...
[07/15 16:16:30     43s] % Begin Save power constraints data ... (date=07/15 16:16:30, mem=1345.0M)
[07/15 16:16:30     43s] % End Save power constraints data ... (date=07/15 16:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.0M, current mem=1345.0M)
[07/15 16:16:30     43s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:16:30     43s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw/inn_data/aska_dig.prop
[07/15 16:16:30     43s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1634.4M) ***
[07/15 16:16:30     43s] #% End save design ... (date=07/15 16:16:30, total cpu=0:00:00.4, real=0:00:01.0, peak res=1375.8M, current mem=1343.6M)
[07/15 16:16:30     43s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 16:16:30     43s] 
[07/15 16:16:52     44s] <CMD> zoomBox 22.78100 -74.20500 376.60400 350.08100
[07/15 16:16:53     44s] <CMD> zoomBox 79.07500 45.12100 263.77400 266.60200
[07/15 16:16:57     44s] <CMD> zoomBox 68.31900 22.54200 285.61200 283.10800
[07/15 16:16:58     44s] <CMD> zoomBox 55.66400 -4.02300 311.30300 302.52600
[07/15 16:16:59     44s] <CMD> zoomBox 40.77600 -35.21100 341.52800 325.43500
[07/15 16:17:00     44s] <CMD> zoomBox 23.26000 -71.82700 377.08700 352.46300
[07/15 16:17:01     44s] <CMD> zoomBox 2.65400 -114.81600 418.92100 384.34900
[07/15 16:17:03     44s] <CMD> zoomBox -21.48400 -165.28600 468.24200 421.96700
[07/15 16:19:30     49s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:19:30     49s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:19:30     49s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 16:19:30     49s] Successfully spread [8] pins.
[07/15 16:19:30     49s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1640.0M).
[07/15 16:19:30     49s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:19:37     49s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:19:37     49s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:19:37     49s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 16:19:37     49s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:19:37     49s] Successfully spread [8] pins.
[07/15 16:19:37     49s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1635.0M).
[07/15 16:19:37     49s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:19:41     49s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:19:41     49s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:19:41     49s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 4.48 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 16:19:41     49s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:19:41     49s] Successfully spread [8] pins.
[07/15 16:19:41     49s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1635.5M).
[07/15 16:19:41     49s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:19:51     50s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:19:51     50s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:19:51     50s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 8 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[07/15 16:19:51     50s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:19:51     50s] Successfully spread [8] pins.
[07/15 16:19:51     50s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1635.0M).
[07/15 16:19:51     50s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:20:50     52s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:20:50     52s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:20:50     52s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 8.4 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 16:20:50     52s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:20:50     52s] Selected [72] pin for spreading. Could not spread (19 out of 72) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[07/15 16:20:50     52s] 
[07/15 16:20:50     52s] Following pins are not spread:
[07/15 16:20:50     52s]   up_switches[0]
[07/15 16:20:50     52s]   up_switches[1]
[07/15 16:20:50     52s]   up_switches[2]
[07/15 16:20:50     52s]   up_switches[3]
[07/15 16:20:50     52s]   up_switches[4]
[07/15 16:20:50     52s]   up_switches[5]
[07/15 16:20:50     52s]   up_switches[6]
[07/15 16:20:50     52s]   up_switches[7]
[07/15 16:20:50     52s]   up_switches[8]
[07/15 16:20:50     52s]   up_switches[9]
[07/15 16:20:50     52s]   down_switches[31]
[07/15 16:20:50     52s]   DAC[0]
[07/15 16:20:50     52s]   DAC[1]
[07/15 16:20:50     52s]   DAC[2]
[07/15 16:20:50     52s]   DAC[3]
[07/15 16:20:50     52s]   DAC[4]
[07/15 16:20:50     52s]   DAC[5]
[07/15 16:20:50     52s]   pulse_active
[07/15 16:20:50     52s]   enable
[07/15 16:20:50     52s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1635.6M).
[07/15 16:20:54     52s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:21:00     52s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:21:00     52s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:21:00     52s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 4 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 16:21:00     52s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:21:00     52s] Selected [72] pin for spreading. Could not spread (72 out of 72) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[07/15 16:21:00     52s] 
[07/15 16:21:00     52s] Following pins are not spread:
[07/15 16:21:00     52s]   up_switches[0]
[07/15 16:21:00     52s]   up_switches[1]
[07/15 16:21:00     52s]   up_switches[2]
[07/15 16:21:00     52s]   up_switches[3]
[07/15 16:21:00     52s]   up_switches[4]
[07/15 16:21:00     52s]   up_switches[5]
[07/15 16:21:00     52s]   up_switches[6]
[07/15 16:21:00     52s]   up_switches[7]
[07/15 16:21:00     52s]   up_switches[8]
[07/15 16:21:00     52s]   up_switches[9]
[07/15 16:21:00     52s]   up_switches[10]
[07/15 16:21:00     52s]   up_switches[11]
[07/15 16:21:00     52s]   up_switches[12]
[07/15 16:21:00     52s]   up_switches[13]
[07/15 16:21:00     52s]   up_switches[14]
[07/15 16:21:00     52s]   up_switches[15]
[07/15 16:21:00     52s]   up_switches[16]
[07/15 16:21:00     52s]   up_switches[17]
[07/15 16:21:00     52s]   up_switches[18]
[07/15 16:21:00     52s]   up_switches[19]
[07/15 16:21:00     52s]   up_switches[20]
[07/15 16:21:00     52s]   up_switches[21]
[07/15 16:21:00     52s]   up_switches[22]
[07/15 16:21:00     52s]   up_switches[23]
[07/15 16:21:00     52s]   up_switches[24]
[07/15 16:21:00     52s]   up_switches[25]
[07/15 16:21:00     52s]   up_switches[26]
[07/15 16:21:00     52s]   up_switches[27]
[07/15 16:21:00     52s]   up_switches[28]
[07/15 16:21:00     52s]   up_switches[29]
[07/15 16:21:00     52s]   up_switches[30]
[07/15 16:21:00     52s]   up_switches[31]
[07/15 16:21:00     52s]   down_switches[0]
[07/15 16:21:00     52s]   down_switches[1]
[07/15 16:21:00     52s]   down_switches[2]
[07/15 16:21:00     52s]   down_switches[3]
[07/15 16:21:00     52s]   down_switches[4]
[07/15 16:21:00     52s]   down_switches[5]
[07/15 16:21:00     52s]   down_switches[6]
[07/15 16:21:00     52s]   down_switches[7]
[07/15 16:21:00     52s]   down_switches[8]
[07/15 16:21:00     52s]   down_switches[9]
[07/15 16:21:00     52s]   down_switches[10]
[07/15 16:21:00     52s]   down_switches[11]
[07/15 16:21:00     52s]   down_switches[12]
[07/15 16:21:00     52s]   down_switches[13]
[07/15 16:21:00     52s]   down_switches[14]
[07/15 16:21:00     52s]   down_switches[15]
[07/15 16:21:00     52s]   down_switches[16]
[07/15 16:21:00     52s]   down_switches[17]
[07/15 16:21:00     52s]   down_switches[18]
[07/15 16:21:00     52s]   down_switches[19]
[07/15 16:21:00     52s]   down_switches[20]
[07/15 16:21:00     52s]   down_switches[21]
[07/15 16:21:00     52s]   down_switches[22]
[07/15 16:21:00     52s]   down_switches[23]
[07/15 16:21:00     52s]   down_switches[24]
[07/15 16:21:00     52s]   down_switches[25]
[07/15 16:21:00     52s]   down_switches[26]
[07/15 16:21:00     52s]   down_switches[27]
[07/15 16:21:00     52s]   down_switches[28]
[07/15 16:21:00     52s]   down_switches[29]
[07/15 16:21:00     52s]   down_switches[30]
[07/15 16:21:00     52s]   down_switches[31]
[07/15 16:21:00     52s]   DAC[0]
[07/15 16:21:00     52s]   DAC[1]
[07/15 16:21:00     52s]   DAC[2]
[07/15 16:21:00     52s]   DAC[3]
[07/15 16:21:00     52s]   DAC[4]
[07/15 16:21:00     52s]   DAC[5]
[07/15 16:21:00     52s]   pulse_active
[07/15 16:21:00     52s]   enable
[07/15 16:21:00     52s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1636.1M).
[07/15 16:21:04     53s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:21:24     53s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:21:24     53s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:21:24     53s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 4.0 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 16:21:24     53s] Successfully spread [72] pins.
[07/15 16:21:24     53s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1640.6M).
[07/15 16:21:24     53s] <CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:21:32     53s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:21:32     53s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:21:32     53s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -4.48 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 16:21:32     53s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:21:38     53s] <CMD> zoomBox 20.46500 -126.11600 374.29200 298.17400
[07/15 16:21:56     54s] <CMD> fit
[07/15 16:22:27     54s] <CMD> zoomBox 37.64900 -30.55400 132.38800 21.69200
[07/15 16:22:30     54s] <CMD> zoomBox 41.85400 -51.93500 122.38200 44.63000
[07/15 16:22:33     54s] <CMD> zoomBox 45.42700 -44.16900 113.87700 37.91200
[07/15 16:22:34     54s] <CMD> zoomBox 51.01900 -32.03800 100.47500 27.26700
[07/15 16:22:37     54s] <CMD> zoomBox 55.05900 -23.27400 90.79200 19.57500
[07/15 16:22:55     54s] <CMD> selectPhyPin 63.9800 0.0000 64.2600 0.7250 3 enable
[07/15 16:23:45     56s] <CMD> deselectAll
[07/15 16:23:45     56s] <CMD> selectPhyPin 63.9800 0.0000 64.2600 0.7250 3 enable
[07/15 16:23:47     56s] <CMD> deselectAll
[07/15 16:23:47     56s] <CMD> selectObject IO_Pin enable
[07/15 16:24:03     57s] <CMD> deselectAll
[07/15 16:24:04     57s] <CMD> fit
[07/15 16:24:15     57s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/15 16:24:15     57s] <CMD> setPinAssignMode -pinEditInBatch true
[07/15 16:24:15     57s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -4.48 -pin {{up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} pulse_active enable}
[07/15 16:24:15     57s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -quiet -area
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 16:24:48     58s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 16:24:50     58s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 16:24:50     58s] <CMD> verify_drc
[07/15 16:24:50     58s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 16:24:50     58s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 16:24:50     58s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 16:24:50     58s]  *** Starting Verify DRC (MEM: 1642.9) ***
[07/15 16:24:50     58s] 
[07/15 16:24:50     58s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:24:50     58s]   VERIFY DRC ...... Starting Verification
[07/15 16:24:50     58s]   VERIFY DRC ...... Initializing
[07/15 16:24:50     58s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 16:24:50     58s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 16:24:50     58s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 16:24:50     58s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 16:24:50     58s]   VERIFY DRC ...... Using new threading
[07/15 16:24:50     58s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 1
[07/15 16:24:50     58s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 16:24:50     58s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 1
[07/15 16:24:50     58s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 16:24:50     58s] 
[07/15 16:24:50     58s]   Verification Complete : 0 Viols.
[07/15 16:24:50     58s] 
[07/15 16:24:50     58s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[07/15 16:24:50     58s] 
[07/15 16:24:50     58s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 16:25:06     59s] <CMD> saveDesign aska_dig_ld_fp_pw_pn
[07/15 16:25:06     59s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 16:25:06     59s] #% Begin save design ... (date=07/15 16:25:06, mem=1353.0M)
[07/15 16:25:06     59s] ----- oaOut ---------------------------
[07/15 16:25:06     59s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn
[07/15 16:25:06     59s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:25:06     59s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 16:25:06     59s] Signal Routes: Created 0 routes.
[07/15 16:25:06     59s] Created 1199 insts; 2398 instTerms; 1260 nets; 0 routes.
[07/15 16:25:06     59s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:25:06     59s] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:25:06     59s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:25:06     59s] % Begin Save ccopt configuration ... (date=07/15 16:25:06, mem=1353.1M)
[07/15 16:25:06     59s] % End Save ccopt configuration ... (date=07/15 16:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1353.3M, current mem=1353.3M)
[07/15 16:25:06     59s] % Begin Save AAE data ... (date=07/15 16:25:06, mem=1353.3M)
[07/15 16:25:06     59s] Saving AAE Data ...
[07/15 16:25:06     59s] % End Save AAE data ... (date=07/15 16:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1353.3M, current mem=1353.3M)
[07/15 16:25:06     59s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/gui.pref.tcl ...
[07/15 16:25:06     59s] Saving mode setting ...
[07/15 16:25:06     59s] Saving global file ...
[07/15 16:25:07     59s] Saving thumbnail file...
[07/15 16:25:07     59s] % Begin Save power constraints data ... (date=07/15 16:25:07, mem=1353.6M)
[07/15 16:25:07     59s] % End Save power constraints data ... (date=07/15 16:25:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1353.6M, current mem=1353.6M)
[07/15 16:25:07     59s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:25:07     59s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn/inn_data/aska_dig.prop
[07/15 16:25:07     59s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1640.5M) ***
[07/15 16:25:07     59s] #% End save design ... (date=07/15 16:25:07, total cpu=0:00:00.4, real=0:00:01.0, peak res=1384.4M, current mem=1354.0M)
[07/15 16:25:07     59s] *** Message Summary: 0 warning(s), 0 error(s)
[07/15 16:25:07     59s] 
[07/15 16:25:24     59s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 16:25:24     59s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_prePlace -outDir timingReports
[07/15 16:25:24     59s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:59.9/0:23:22.4 (0.0), mem = 1646.0M
[07/15 16:25:24     59s] Multithreaded Timing Analysis is initialized with 4 threads
[07/15 16:25:24     59s] 
[07/15 16:25:24     59s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/15 16:25:24     59s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/15 16:25:24     60s] Set Using Default Delay Limit as 101.
[07/15 16:25:24     60s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 16:25:24     60s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[07/15 16:25:24     60s] Set Default Net Delay as 0 ps.
[07/15 16:25:24     60s] Set Default Net Load as 0 pF. 
[07/15 16:25:24     60s] Set Default Input Pin Transition as 1 ps.
[07/15 16:25:24     60s] Effort level <high> specified for reg2reg path_group
[07/15 16:25:25     60s] All LLGs are deleted
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.4M, EPOCH TIME: 1721075125.019582
[07/15 16:25:25     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1810.4M, EPOCH TIME: 1721075125.019681
[07/15 16:25:25     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.4M, EPOCH TIME: 1721075125.019924
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1810.4M, EPOCH TIME: 1721075125.020090
[07/15 16:25:25     60s] Max number of tech site patterns supported in site array is 256.
[07/15 16:25:25     60s] Core basic site is core_ji3v
[07/15 16:25:25     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1810.4M, EPOCH TIME: 1721075125.028149
[07/15 16:25:25     60s] After signature check, allow fast init is false, keep pre-filter is false.
[07/15 16:25:25     60s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 16:25:25     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1842.4M, EPOCH TIME: 1721075125.029767
[07/15 16:25:25     60s] Use non-trimmed site array because memory saving is not enough.
[07/15 16:25:25     60s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:25:25     60s] SiteArray: use 176,128 bytes
[07/15 16:25:25     60s] SiteArray: current memory after site array memory allocation 1842.6M
[07/15 16:25:25     60s] SiteArray: FP blocked sites are writable
[07/15 16:25:25     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fcfed964288.
[07/15 16:25:25     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 16:25:25     60s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1970.6M, EPOCH TIME: 1721075125.031965
[07/15 16:25:25     60s] Process 282 wires and vias for routing blockage analysis
[07/15 16:25:25     60s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1970.6M, EPOCH TIME: 1721075125.032721
[07/15 16:25:25     60s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:25:25     60s] Atter site array init, number of instance map data is 0.
[07/15 16:25:25     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1970.6M, EPOCH TIME: 1721075125.033297
[07/15 16:25:25     60s] 
[07/15 16:25:25     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:25:25     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1970.6M, EPOCH TIME: 1721075125.033789
[07/15 16:25:25     60s] All LLGs are deleted
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.6M, EPOCH TIME: 1721075125.034235
[07/15 16:25:25     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.6M, EPOCH TIME: 1721075125.034294
[07/15 16:25:25     60s] Starting delay calculation for Setup views
[07/15 16:25:25     60s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:25:25     60s] AAE DB initialization (MEM=1970.64 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 16:25:25     60s] #################################################################################
[07/15 16:25:25     60s] # Design Stage: PreRoute
[07/15 16:25:25     60s] # Design Name: aska_dig
[07/15 16:25:25     60s] # Design Mode: 180nm
[07/15 16:25:25     60s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:25:25     60s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:25:25     60s] # Signoff Settings: SI Off 
[07/15 16:25:25     60s] #################################################################################
[07/15 16:25:25     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 1989.7M, InitMEM = 1989.7M)
[07/15 16:25:25     60s] Calculate delays in BcWc mode...
[07/15 16:25:25     60s] Start delay calculation (fullDC) (4 T). (MEM=1989.66)
[07/15 16:25:25     60s] Start AAE Lib Loading. (MEM=2001.17)
[07/15 16:25:25     60s] End AAE Lib Loading. (MEM=2039.33 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 16:25:25     60s] End AAE Lib Interpolated Model. (MEM=2039.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:25:25     60s] Total number of fetched objects 1233
[07/15 16:25:25     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:25:25     60s] End delay calculation. (MEM=2318.95 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:25:25     60s] End delay calculation (fullDC). (MEM=2229.72 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:25:25     60s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2229.7M) ***
[07/15 16:25:25     60s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:01 mem=2263.7M)
[07/15 16:25:25     60s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.204  |  7.971  |  0.204  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:25:25     60s] All LLGs are deleted
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2138.2M, EPOCH TIME: 1721075125.833231
[07/15 16:25:25     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1721075125.833318
[07/15 16:25:25     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2138.2M, EPOCH TIME: 1721075125.833536
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2138.2M, EPOCH TIME: 1721075125.833712
[07/15 16:25:25     60s] Max number of tech site patterns supported in site array is 256.
[07/15 16:25:25     60s] Core basic site is core_ji3v
[07/15 16:25:25     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2138.2M, EPOCH TIME: 1721075125.842138
[07/15 16:25:25     60s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:25:25     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:25:25     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:2162.2M, EPOCH TIME: 1721075125.843615
[07/15 16:25:25     60s] Fast DP-INIT is on for default
[07/15 16:25:25     60s] Atter site array init, number of instance map data is 0.
[07/15 16:25:25     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2162.2M, EPOCH TIME: 1721075125.844030
[07/15 16:25:25     60s] 
[07/15 16:25:25     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:25:25     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2162.2M, EPOCH TIME: 1721075125.844298
[07/15 16:25:25     60s] All LLGs are deleted
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.2M, EPOCH TIME: 1721075125.844669
[07/15 16:25:25     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.2M, EPOCH TIME: 1721075125.844729
[07/15 16:25:25     60s] Density: 59.917%
------------------------------------------------------------------

[07/15 16:25:25     60s] All LLGs are deleted
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.2M, EPOCH TIME: 1721075125.845918
[07/15 16:25:25     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.2M, EPOCH TIME: 1721075125.845981
[07/15 16:25:25     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2162.2M, EPOCH TIME: 1721075125.846168
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2162.2M, EPOCH TIME: 1721075125.846299
[07/15 16:25:25     60s] Max number of tech site patterns supported in site array is 256.
[07/15 16:25:25     60s] Core basic site is core_ji3v
[07/15 16:25:25     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2162.2M, EPOCH TIME: 1721075125.854086
[07/15 16:25:25     60s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:25:25     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:25:25     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2162.2M, EPOCH TIME: 1721075125.854561
[07/15 16:25:25     60s] Fast DP-INIT is on for default
[07/15 16:25:25     60s] Atter site array init, number of instance map data is 0.
[07/15 16:25:25     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2162.2M, EPOCH TIME: 1721075125.854963
[07/15 16:25:25     60s] 
[07/15 16:25:25     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:25:25     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2162.2M, EPOCH TIME: 1721075125.855225
[07/15 16:25:25     60s] All LLGs are deleted
[07/15 16:25:25     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:25:25     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.2M, EPOCH TIME: 1721075125.855582
[07/15 16:25:25     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.2M, EPOCH TIME: 1721075125.855642
[07/15 16:25:25     60s] Set Using Default Delay Limit as 1000.
[07/15 16:25:25     60s] Resetting back High Fanout Nets as non-ideal
[07/15 16:25:25     60s] Set Default Net Delay as 1000 ps.
[07/15 16:25:25     60s] Set Default Input Pin Transition as 0.1 ps.
[07/15 16:25:25     60s] Set Default Net Load as 0.5 pF. 
[07/15 16:25:25     60s] Reported timing to dir timingReports
[07/15 16:25:25     60s] Total CPU time: 1.05 sec
[07/15 16:25:25     60s] Total Real time: 1.0 sec
[07/15 16:25:25     60s] Total Memory Usage: 2081.667969 Mbytes
[07/15 16:25:25     60s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:01:00.9/0:23:23.5 (0.0), mem = 2081.7M
[07/15 16:25:25     60s] 
[07/15 16:25:25     60s] =============================================================================================
[07/15 16:25:25     60s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[07/15 16:25:25     60s] =============================================================================================
[07/15 16:25:25     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:25:25     60s] ---------------------------------------------------------------------------------------------
[07/15 16:25:25     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:25:25     60s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.1 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:25:25     60s] [ TimingUpdate           ]      1   0:00:00.5  (  42.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:25:25     60s] [ FullDelayCalc          ]      1   0:00:00.3  (  24.6 % )     0:00:00.3 /  0:00:00.2    0.9
[07/15 16:25:25     60s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.5
[07/15 16:25:25     60s] [ GenerateReports        ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 16:25:25     60s] [ MISC                   ]          0:00:00.2  (  20.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 16:25:25     60s] ---------------------------------------------------------------------------------------------
[07/15 16:25:25     60s]  timeDesign #1 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[07/15 16:25:25     60s] ---------------------------------------------------------------------------------------------
[07/15 16:25:25     60s] 
[07/15 16:26:57     63s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 16:26:57     63s] <CMD> setEndCapMode -reset
[07/15 16:26:57     63s] <CMD> setEndCapMode -boundary_tap false
[07/15 16:26:57     63s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/15 16:26:57     63s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
[07/15 16:26:57     63s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 16:26:57     63s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 16:26:57     63s] <CMD> setTieHiLoMode -reset
[07/15 16:26:57     63s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 16:26:58     63s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 16:26:58     63s] <CMD> setEndCapMode -reset
[07/15 16:26:58     63s] <CMD> setEndCapMode -boundary_tap false
[07/15 16:26:58     63s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/15 16:26:58     63s] <CMD> setTieHiLoMode -reset
[07/15 16:26:58     63s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[07/15 16:27:37     65s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 16:27:37     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[07/15 16:27:37     65s] <CMD> report_message -start_cmd
[07/15 16:27:37     65s] <CMD> getRouteMode -maxRouteLayer -quiet
[07/15 16:27:37     65s] <CMD> getRouteMode -user -maxRouteLayer
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[07/15 16:27:37     65s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -adaptive -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 16:27:37     65s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -ignoreScan
[07/15 16:27:37     65s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -repairPlace
[07/15 16:27:37     65s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[07/15 16:27:37     65s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:05.1/0:25:35.2 (0.0), mem = 2086.2M
[07/15 16:27:37     65s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:37     65s] <CMD> um::push_snapshot_stack
[07/15 16:27:37     65s] <CMD> getDesignMode -quiet -flowEffort
[07/15 16:27:37     65s] <CMD> getDesignMode -highSpeedCore -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -adaptive
[07/15 16:27:37     65s] <CMD> set spgFlowInInitialPlace 1
[07/15 16:27:37     65s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -softGuide -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -useSdpGroup -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -sdpAlignment -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 16:27:37     65s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -sdpPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[07/15 16:27:37     65s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[07/15 16:27:37     65s] [check_scan_connected]: number of scan connected with missing definition = 25, number of scan = 162, number of sequential = 488, percentage of missing scan cell = 5.12% (25 / 488)
[07/15 16:27:37     65s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 16:27:37     65s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 16:27:37     65s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 16:27:37     65s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_design_floorplan_mode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_timing_effort -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_check_library -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -trimView -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 16:27:37     65s] <CMD> getPlaceMode -congEffort -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[07/15 16:27:37     65s] <CMD> getPlaceMode -ignoreScan -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -ignoreScan
[07/15 16:27:37     65s] <CMD> getPlaceMode -repairPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -repairPlace
[07/15 16:27:37     65s] <CMD> getPlaceMode -congEffort -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -fp -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -timingDriven
[07/15 16:27:37     65s] <CMD> getPlaceMode -fastFp -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -clusterMode -quiet
[07/15 16:27:37     65s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 16:27:37     65s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[07/15 16:27:37     65s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -forceTiming -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -fp -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -fastfp -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -timingDriven -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -fp -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -fastfp -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -powerDriven -quiet
[07/15 16:27:37     65s] <CMD> getExtractRCMode -quiet -engine
[07/15 16:27:37     65s] <CMD> getAnalysisMode -quiet -clkSrcPath
[07/15 16:27:37     65s] <CMD> getAnalysisMode -quiet -clockPropagation
[07/15 16:27:37     65s] <CMD> getAnalysisMode -quiet -cppr
[07/15 16:27:37     65s] <CMD> setExtractRCMode -engine preRoute
[07/15 16:27:37     65s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 16:27:37     65s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:37     65s] <CMD_INTERNAL> isAnalysisModeSetup
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[07/15 16:27:37     65s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 16:27:37     65s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 16:27:37     65s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[07/15 16:27:37     65s] <CMD> getPlaceMode -wl_budget_mode -quiet
[07/15 16:27:37     65s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -user -resetCombineRFLevel
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[07/15 16:27:37     65s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[07/15 16:27:37     65s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[07/15 16:27:37     65s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -expNewFastMode
[07/15 16:27:37     65s] <CMD> setPlaceMode -expHiddenFastMode 1
[07/15 16:27:37     65s] <CMD> setPlaceMode -reset -ignoreScan
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[07/15 16:27:37     65s] <CMD_INTERNAL> colorizeGeometry
[07/15 16:27:37     65s] #Start colorize_geometry on Mon Jul 15 16:27:37 2024
[07/15 16:27:37     65s] #
[07/15 16:27:37     65s] ### Time Record (colorize_geometry) is installed.
[07/15 16:27:37     65s] ### Time Record (Pre Callback) is installed.
[07/15 16:27:37     65s] ### Time Record (Pre Callback) is uninstalled.
[07/15 16:27:37     65s] ### Time Record (DB Import) is installed.
[07/15 16:27:37     65s] ### info: trigger incremental cell import ( 303 new cells ).
[07/15 16:27:37     65s] ### info: trigger incremental reloading library data ( #cell = 303 ).
[07/15 16:27:37     65s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=13994130 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:27:37     65s] ### Time Record (DB Import) is uninstalled.
[07/15 16:27:37     65s] ### Time Record (DB Export) is installed.
[07/15 16:27:37     65s] Extracting standard cell pins and blockage ...... 
[07/15 16:27:37     65s] Pin and blockage extraction finished
[07/15 16:27:37     65s] ### export design design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=13994130 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:27:37     65s] ### Time Record (DB Export) is uninstalled.
[07/15 16:27:37     65s] ### Time Record (Post Callback) is installed.
[07/15 16:27:37     65s] ### Time Record (Post Callback) is uninstalled.
[07/15 16:27:37     65s] #
[07/15 16:27:37     65s] #colorize_geometry statistics:
[07/15 16:27:37     65s] #Cpu time = 00:00:00
[07/15 16:27:37     65s] #Elapsed time = 00:00:00
[07/15 16:27:37     65s] #Increased memory = 4.53 (MB)
[07/15 16:27:37     65s] #Total memory = 1534.32 (MB)
[07/15 16:27:37     65s] #Peak memory = 1591.35 (MB)
[07/15 16:27:37     65s] #Number of warnings = 0
[07/15 16:27:37     65s] #Total number of warnings = 0
[07/15 16:27:37     65s] #Number of fails = 0
[07/15 16:27:37     65s] #Total number of fails = 0
[07/15 16:27:37     65s] #Complete colorize_geometry on Mon Jul 15 16:27:37 2024
[07/15 16:27:37     65s] #
[07/15 16:27:37     65s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:27:37     65s] ### Time Record (colorize_geometry) is uninstalled.
[07/15 16:27:37     65s] ### 
[07/15 16:27:37     65s] ###   Scalability Statistics
[07/15 16:27:37     65s] ### 
[07/15 16:27:37     65s] ### ------------------------+----------------+----------------+----------------+
[07/15 16:27:37     65s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/15 16:27:37     65s] ### ------------------------+----------------+----------------+----------------+
[07/15 16:27:37     65s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/15 16:27:37     65s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/15 16:27:37     65s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/15 16:27:37     65s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/15 16:27:37     65s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[07/15 16:27:37     65s] ### ------------------------+----------------+----------------+----------------+
[07/15 16:27:37     65s] ### 
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[07/15 16:27:37     65s] *** Starting placeDesign default flow ***
[07/15 16:27:37     65s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 16:27:37     65s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[07/15 16:27:37     65s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[07/15 16:27:37     65s] <CMD> deleteBufferTree -decloneInv
[07/15 16:27:37     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=2063.2M
[07/15 16:27:37     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=2063.2M
[07/15 16:27:37     65s] *** Start deleteBufferTree ***
[07/15 16:27:37     65s] Info: Detect buffers to remove automatically.
[07/15 16:27:37     65s] Analyzing netlist ...
[07/15 16:27:37     65s] Updating netlist
[07/15 16:27:37     65s] 
[07/15 16:27:37     65s] *summary: 32 instances (buffers/inverters) removed
[07/15 16:27:37     65s] *** Finish deleteBufferTree (0:00:00.1) ***
[07/15 16:27:37     65s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[07/15 16:27:37     65s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[07/15 16:27:37     65s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 16:27:37     65s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 16:27:37     65s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 16:27:37     65s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 16:27:37     65s] Set Using Default Delay Limit as 101.
[07/15 16:27:37     65s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 16:27:37     65s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 16:27:37     65s] Set Default Net Delay as 0 ps.
[07/15 16:27:37     65s] <CMD> set delaycal_default_net_delay 0
[07/15 16:27:37     65s] Set Default Net Load as 0 pF. 
[07/15 16:27:37     65s] <CMD> set delaycal_default_net_load 0
[07/15 16:27:37     65s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 16:27:37     65s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 16:27:37     65s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 16:27:37     65s] <CMD> getAnalysisMode -checkType -quiet
[07/15 16:27:37     65s] <CMD> buildTimingGraph
[07/15 16:27:37     65s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 16:27:37     65s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 16:27:37     65s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 16:27:37     65s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 16:27:37     65s] <CMD> get_global timing_enable_path_group_priority
[07/15 16:27:37     65s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 16:27:37     65s] <CMD> set_global timing_enable_path_group_priority false
[07/15 16:27:37     65s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 16:27:37     65s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 16:27:37     65s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:37     65s] <CMD> group_path -name in2reg_tmp.30983 -from {0x20e 0x211} -to 0x212 -ignore_source_of_trigger_arc
[07/15 16:27:37     65s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 16:27:37     65s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:37     65s] <CMD> group_path -name in2out_tmp.30983 -from {0x219 0x21c} -to 0x21d -ignore_source_of_trigger_arc
[07/15 16:27:37     65s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:37     65s] <CMD> group_path -name reg2reg_tmp.30983 -from 0x223 -to 0x228
[07/15 16:27:37     65s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:37     65s] <CMD> group_path -name reg2out_tmp.30983 -from 0x233 -to 0x238
[07/15 16:27:37     65s] <CMD> setPathGroupOptions reg2reg_tmp.30983 -effortLevel high
[07/15 16:27:37     65s] Effort level <high> specified for reg2reg_tmp.30983 path_group
[07/15 16:27:37     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:27:37     65s] #################################################################################
[07/15 16:27:37     65s] # Design Stage: PreRoute
[07/15 16:27:37     65s] # Design Name: aska_dig
[07/15 16:27:37     65s] # Design Mode: 180nm
[07/15 16:27:37     65s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:27:37     65s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:27:37     65s] # Signoff Settings: SI Off 
[07/15 16:27:37     65s] #################################################################################
[07/15 16:27:37     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 2082.5M, InitMEM = 2082.5M)
[07/15 16:27:37     65s] Calculate delays in BcWc mode...
[07/15 16:27:37     65s] Start delay calculation (fullDC) (4 T). (MEM=2082.54)
[07/15 16:27:37     65s] End AAE Lib Interpolated Model. (MEM=2094.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:27:37     65s] Total number of fetched objects 1201
[07/15 16:27:37     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:27:37     65s] End delay calculation. (MEM=2233.74 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:27:37     65s] End delay calculation (fullDC). (MEM=2233.74 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:27:37     65s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2233.7M) ***
[07/15 16:27:38     65s] <CMD> reset_path_group -name in2reg_tmp.30983
[07/15 16:27:38     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:38     65s] <CMD> reset_path_group -name in2out_tmp.30983
[07/15 16:27:38     65s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:38     65s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 16:27:38     65s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 16:27:38     65s] Set Using Default Delay Limit as 1000.
[07/15 16:27:38     65s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 16:27:38     65s] Set Default Net Delay as 1000 ps.
[07/15 16:27:38     65s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 16:27:38     65s] Set Default Net Load as 0.5 pF. 
[07/15 16:27:38     65s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 16:27:38     65s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 16:27:38     65s] <CMD> all_setup_analysis_views
[07/15 16:27:38     65s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 16:27:38     65s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:38     65s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 16:27:38     65s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/15 16:27:38     65s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[07/15 16:27:38     65s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[07/15 16:27:38     65s] <CMD> getPlaceMode -quiet -expSkipGP
[07/15 16:27:38     65s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2224.2M, EPOCH TIME: 1721075258.070997
[07/15 16:27:38     65s] Deleted 0 physical inst  (cell - / prefix -).
[07/15 16:27:38     65s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2224.2M, EPOCH TIME: 1721075258.071108
[07/15 16:27:38     65s] **Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[07/15 16:27:38     65s]   Deleted 0 logical insts of cell LOGIC1JI3V
[07/15 16:27:38     65s]   Deleted 0 logical insts of cell LOGIC0JI3V
[07/15 16:27:38     65s] INFO: #ExclusiveGroups=0
[07/15 16:27:38     65s] INFO: There are no Exclusive Groups.
[07/15 16:27:38     65s] *** Starting "NanoPlace(TM) placement v#4 (mem=2224.2M)" ...
[07/15 16:27:38     65s] <CMD> setDelayCalMode -engine feDc
[07/15 16:27:38     65s] Wait...
[07/15 16:27:38     65s] *** Build Buffered Sizing Timing Model
[07/15 16:27:38     65s] (cpu=0:00:00.2 mem=2256.2M) ***
[07/15 16:27:38     65s] *** Build Virtual Sizing Timing Model
[07/15 16:27:38     65s] (cpu=0:00:00.3 mem=2256.2M) ***
[07/15 16:27:38     65s] No user-set net weight.
[07/15 16:27:38     65s] Net fanout histogram:
[07/15 16:27:38     65s] 2		: 567 (47.2%) nets
[07/15 16:27:38     65s] 3		: 445 (37.1%) nets
[07/15 16:27:38     65s] 4     -	14	: 173 (14.4%) nets
[07/15 16:27:38     65s] 15    -	39	: 11 (0.9%) nets
[07/15 16:27:38     65s] 40    -	79	: 1 (0.1%) nets
[07/15 16:27:38     65s] 80    -	159	: 1 (0.1%) nets
[07/15 16:27:38     65s] 160   -	319	: 1 (0.1%) nets
[07/15 16:27:38     65s] 320   -	639	: 2 (0.2%) nets
[07/15 16:27:38     65s] 640   -	1279	: 0 (0.0%) nets
[07/15 16:27:38     65s] 1280  -	2559	: 0 (0.0%) nets
[07/15 16:27:38     65s] 2560  -	5119	: 0 (0.0%) nets
[07/15 16:27:38     65s] 5120+		: 0 (0.0%) nets
[07/15 16:27:38     65s] no activity file in design. spp won't run.
[07/15 16:27:38     65s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/15 16:27:38     65s] Scan chains were not defined.
[07/15 16:27:38     65s] Processing tracks to init pin-track alignment.
[07/15 16:27:38     65s] z: 2, totalTracks: 1
[07/15 16:27:38     65s] z: 4, totalTracks: 1
[07/15 16:27:38     65s] z: 6, totalTracks: 1
[07/15 16:27:38     65s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:27:38     65s] All LLGs are deleted
[07/15 16:27:38     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:38     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:38     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2256.2M, EPOCH TIME: 1721075258.327734
[07/15 16:27:38     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2256.2M, EPOCH TIME: 1721075258.327839
[07/15 16:27:38     65s] #std cell=1167 (0 fixed + 1167 movable) #buf cell=0 #inv cell=111 #block=0 (0 floating + 0 preplaced)
[07/15 16:27:38     65s] #ioInst=0 #net=1201 #term=4760 #term/net=3.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=80
[07/15 16:27:38     65s] stdCell: 1167 single + 0 double + 0 multi
[07/15 16:27:38     65s] Total standard cell length = 10.7962 (mm), area = 0.0484 (mm^2)
[07/15 16:27:38     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2256.2M, EPOCH TIME: 1721075258.328144
[07/15 16:27:38     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:38     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:38     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2256.2M, EPOCH TIME: 1721075258.328303
[07/15 16:27:38     65s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:38     65s] Core basic site is core_ji3v
[07/15 16:27:38     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2256.2M, EPOCH TIME: 1721075258.336157
[07/15 16:27:38     65s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:27:38     65s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 16:27:38     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2288.3M, EPOCH TIME: 1721075258.337646
[07/15 16:27:38     65s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:27:38     65s] SiteArray: use 176,128 bytes
[07/15 16:27:38     65s] SiteArray: current memory after site array memory allocation 2288.3M
[07/15 16:27:38     65s] SiteArray: FP blocked sites are writable
[07/15 16:27:38     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:27:38     65s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2288.3M, EPOCH TIME: 1721075258.338135
[07/15 16:27:38     65s] Process 282 wires and vias for routing blockage analysis
[07/15 16:27:38     65s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:2288.3M, EPOCH TIME: 1721075258.338896
[07/15 16:27:38     65s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:27:38     65s] Atter site array init, number of instance map data is 0.
[07/15 16:27:38     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2288.3M, EPOCH TIME: 1721075258.339137
[07/15 16:27:38     65s] 
[07/15 16:27:38     65s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:38     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2288.3M, EPOCH TIME: 1721075258.339416
[07/15 16:27:38     65s] 
[07/15 16:27:38     65s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:38     65s] Average module density = 0.593.
[07/15 16:27:38     65s] Density for the design = 0.593.
[07/15 16:27:38     65s]        = stdcell_area 19279 sites (48367 um^2) / alloc_area 32535 sites (81624 um^2).
[07/15 16:27:38     65s] Pin Density = 0.1463.
[07/15 16:27:38     65s]             = total # of pins 4760 / total area 32535.
[07/15 16:27:38     65s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2288.3M, EPOCH TIME: 1721075258.339857
[07/15 16:27:38     65s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2288.3M, EPOCH TIME: 1721075258.340073
[07/15 16:27:38     65s] OPERPROF: Starting pre-place ADS at level 1, MEM:2288.3M, EPOCH TIME: 1721075258.340164
[07/15 16:27:38     65s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2288.3M, EPOCH TIME: 1721075258.340626
[07/15 16:27:38     65s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2288.3M, EPOCH TIME: 1721075258.340673
[07/15 16:27:38     65s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2288.3M, EPOCH TIME: 1721075258.340720
[07/15 16:27:38     65s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2288.3M, EPOCH TIME: 1721075258.340762
[07/15 16:27:38     65s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2288.3M, EPOCH TIME: 1721075258.340800
[07/15 16:27:38     65s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2288.3M, EPOCH TIME: 1721075258.340874
[07/15 16:27:38     65s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2288.3M, EPOCH TIME: 1721075258.340917
[07/15 16:27:38     65s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2288.3M, EPOCH TIME: 1721075258.340965
[07/15 16:27:38     65s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2288.3M, EPOCH TIME: 1721075258.341005
[07/15 16:27:38     65s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2288.3M, EPOCH TIME: 1721075258.341054
[07/15 16:27:38     65s] ADSU 0.593 -> 0.658. site 32535.000 -> 29283.800. GS 35.840
[07/15 16:27:38     65s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:2288.3M, EPOCH TIME: 1721075258.341702
[07/15 16:27:38     65s] OPERPROF: Starting spMPad at level 1, MEM:2131.3M, EPOCH TIME: 1721075258.342344
[07/15 16:27:38     65s] OPERPROF:   Starting spContextMPad at level 2, MEM:2131.3M, EPOCH TIME: 1721075258.342429
[07/15 16:27:38     65s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2131.3M, EPOCH TIME: 1721075258.342472
[07/15 16:27:38     65s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2131.3M, EPOCH TIME: 1721075258.342512
[07/15 16:27:38     65s] Initial padding reaches pin density 0.464 for top
[07/15 16:27:38     65s] InitPadU 0.658 -> 0.728 for top
[07/15 16:27:38     65s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[07/15 16:27:38     65s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2131.3M, EPOCH TIME: 1721075258.344008
[07/15 16:27:38     65s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2131.3M, EPOCH TIME: 1721075258.344194
[07/15 16:27:38     65s] === lastAutoLevel = 8 
[07/15 16:27:38     65s] OPERPROF: Starting spInitNetWt at level 1, MEM:2131.3M, EPOCH TIME: 1721075258.344636
[07/15 16:27:38     65s] no activity file in design. spp won't run.
[07/15 16:27:38     65s] [spp] 0
[07/15 16:27:38     65s] [adp] 0:1:1:3
[07/15 16:27:38     66s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.280, REAL:0.243, MEM:2203.5M, EPOCH TIME: 1721075258.587669
[07/15 16:27:38     66s] Clock gating cells determined by native netlist tracing.
[07/15 16:27:38     66s] no activity file in design. spp won't run.
[07/15 16:27:38     66s] no activity file in design. spp won't run.
[07/15 16:27:38     66s] OPERPROF: Starting npMain at level 1, MEM:2212.0M, EPOCH TIME: 1721075258.618473
[07/15 16:27:39     66s] OPERPROF:   Starting npPlace at level 2, MEM:2292.1M, EPOCH TIME: 1721075259.622508
[07/15 16:27:39     66s] Iteration  1: Total net bbox = 2.214e+04 (8.70e+03 1.34e+04)
[07/15 16:27:39     66s]               Est.  stn bbox = 2.368e+04 (9.14e+03 1.45e+04)
[07/15 16:27:39     66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2243.1M
[07/15 16:27:39     66s] Iteration  2: Total net bbox = 2.214e+04 (8.70e+03 1.34e+04)
[07/15 16:27:39     66s]               Est.  stn bbox = 2.368e+04 (9.14e+03 1.45e+04)
[07/15 16:27:39     66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2243.1M
[07/15 16:27:39     66s] exp_mt_sequential is set from setPlaceMode option to 1
[07/15 16:27:39     66s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[07/15 16:27:39     66s] place_exp_mt_interval set to default 32
[07/15 16:27:39     66s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/15 16:27:39     66s] Iteration  3: Total net bbox = 1.552e+04 (1.01e+04 5.42e+03)
[07/15 16:27:39     66s]               Est.  stn bbox = 1.885e+04 (1.14e+04 7.50e+03)
[07/15 16:27:39     66s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2341.8M
[07/15 16:27:39     66s] Total number of setup views is 1.
[07/15 16:27:39     66s] Total number of active setup views is 1.
[07/15 16:27:39     66s] Active setup views:
[07/15 16:27:39     66s]     slow_functional_mode
[07/15 16:27:39     66s] Iteration  4: Total net bbox = 3.228e+04 (1.88e+04 1.35e+04)
[07/15 16:27:39     66s]               Est.  stn bbox = 3.878e+04 (2.33e+04 1.55e+04)
[07/15 16:27:39     66s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2343.5M
[07/15 16:27:40     66s] Iteration  5: Total net bbox = 3.338e+04 (1.90e+04 1.43e+04)
[07/15 16:27:40     66s]               Est.  stn bbox = 4.172e+04 (2.48e+04 1.69e+04)
[07/15 16:27:40     66s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2343.5M
[07/15 16:27:40     66s] OPERPROF:   Finished npPlace at level 2, CPU:0.620, REAL:0.434, MEM:2311.5M, EPOCH TIME: 1721075260.056983
[07/15 16:27:40     66s] OPERPROF: Finished npMain at level 1, CPU:0.620, REAL:1.440, MEM:2303.5M, EPOCH TIME: 1721075260.058307
[07/15 16:27:40     66s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2303.5M, EPOCH TIME: 1721075260.058832
[07/15 16:27:40     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 16:27:40     66s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2303.5M, EPOCH TIME: 1721075260.059098
[07/15 16:27:40     66s] OPERPROF: Starting npMain at level 1, MEM:2303.5M, EPOCH TIME: 1721075260.059208
[07/15 16:27:40     66s] OPERPROF:   Starting npPlace at level 2, MEM:2343.5M, EPOCH TIME: 1721075260.064111
[07/15 16:27:40     67s] Iteration  6: Total net bbox = 3.500e+04 (1.95e+04 1.55e+04)
[07/15 16:27:40     67s]               Est.  stn bbox = 4.405e+04 (2.59e+04 1.82e+04)
[07/15 16:27:40     67s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2407.5M
[07/15 16:27:40     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.200, REAL:0.154, MEM:2375.5M, EPOCH TIME: 1721075260.217982
[07/15 16:27:40     67s] OPERPROF: Finished npMain at level 1, CPU:0.200, REAL:0.161, MEM:2311.5M, EPOCH TIME: 1721075260.219839
[07/15 16:27:40     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2311.5M, EPOCH TIME: 1721075260.220007
[07/15 16:27:40     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 16:27:40     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2311.5M, EPOCH TIME: 1721075260.220113
[07/15 16:27:40     67s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2311.5M, EPOCH TIME: 1721075260.220172
[07/15 16:27:40     67s] Starting Early Global Route rough congestion estimation: mem = 2311.5M
[07/15 16:27:40     67s] <CMD> psp::embedded_egr_init_
[07/15 16:27:40     67s] (I)      ============================ Layers =============================
[07/15 16:27:40     67s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:40     67s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:27:40     67s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:40     67s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:27:40     67s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:27:40     67s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:27:40     67s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:27:40     67s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:27:40     67s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:27:40     67s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:27:40     67s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:27:40     67s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:27:40     67s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:27:40     67s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:27:40     67s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:27:40     67s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:40     67s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:27:40     67s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:27:40     67s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:27:40     67s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:27:40     67s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:27:40     67s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:27:40     67s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:27:40     67s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:27:40     67s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:27:40     67s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:27:40     67s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:27:40     67s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:27:40     67s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:27:40     67s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:27:40     67s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:27:40     67s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:27:40     67s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:27:40     67s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:27:40     67s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:27:40     67s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:27:40     67s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:27:40     67s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:27:40     67s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:27:40     67s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:27:40     67s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:27:40     67s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:27:40     67s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:27:40     67s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:27:40     67s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:27:40     67s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:27:40     67s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:27:40     67s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:27:40     67s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:27:40     67s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:27:40     67s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:27:40     67s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:27:40     67s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:27:40     67s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:27:40     67s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:27:40     67s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:27:40     67s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:27:40     67s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:27:40     67s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:27:40     67s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:27:40     67s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:27:40     67s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:27:40     67s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:27:40     67s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:27:40     67s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:27:40     67s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:27:40     67s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:27:40     67s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:27:40     67s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:27:40     67s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:27:40     67s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:27:40     67s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:27:40     67s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:40     67s] (I)      Started Import and model ( Curr Mem: 2311.49 MB )
[07/15 16:27:40     67s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:27:40     67s] (I)      == Non-default Options ==
[07/15 16:27:40     67s] (I)      Print mode                                         : 2
[07/15 16:27:40     67s] (I)      Stop if highly congested                           : false
[07/15 16:27:40     67s] (I)      Maximum routing layer                              : 4
[07/15 16:27:40     67s] (I)      Assign partition pins                              : false
[07/15 16:27:40     67s] (I)      Support large GCell                                : true
[07/15 16:27:40     67s] (I)      Number of threads                                  : 4
[07/15 16:27:40     67s] (I)      Number of rows per GCell                           : 4
[07/15 16:27:40     67s] (I)      Max num rows per GCell                             : 32
[07/15 16:27:40     67s] (I)      Method to set GCell size                           : row
[07/15 16:27:40     67s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:27:40     67s] (I)      Use row-based GCell size
[07/15 16:27:40     67s] (I)      Use row-based GCell align
[07/15 16:27:40     67s] (I)      layer 0 area = 202000
[07/15 16:27:40     67s] (I)      layer 1 area = 202000
[07/15 16:27:40     67s] (I)      layer 2 area = 202000
[07/15 16:27:40     67s] (I)      layer 3 area = 202000
[07/15 16:27:40     67s] (I)      GCell unit size   : 4480
[07/15 16:27:40     67s] (I)      GCell multiplier  : 4
[07/15 16:27:40     67s] (I)      GCell row height  : 4480
[07/15 16:27:40     67s] (I)      Actual row height : 4480
[07/15 16:27:40     67s] (I)      GCell align ref   : 20160 20160
[07/15 16:27:40     67s] [NR-eGR] Track table information for default rule: 
[07/15 16:27:40     67s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:27:40     67s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:27:40     67s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:27:40     67s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:27:40     67s] [NR-eGR] METTP has single uniform track structure
[07/15 16:27:40     67s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:27:40     67s] (I)      ================= Default via ==================
[07/15 16:27:40     67s] (I)      +---+--------------------+---------------------+
[07/15 16:27:40     67s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:27:40     67s] (I)      +---+--------------------+---------------------+
[07/15 16:27:40     67s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:27:40     67s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:27:40     67s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:27:40     67s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:27:40     67s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:27:40     67s] (I)      +---+--------------------+---------------------+
[07/15 16:27:40     67s] [NR-eGR] Read 260 PG shapes
[07/15 16:27:40     67s] [NR-eGR] Read 0 clock shapes
[07/15 16:27:40     67s] [NR-eGR] Read 0 other shapes
[07/15 16:27:40     67s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:27:40     67s] [NR-eGR] #Instance Blockages : 0
[07/15 16:27:40     67s] [NR-eGR] #PG Blockages       : 260
[07/15 16:27:40     67s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:27:40     67s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:27:40     67s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:27:40     67s] [NR-eGR] #Other Blockages    : 0
[07/15 16:27:40     67s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:27:40     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:27:40     67s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 16:27:40     67s] (I)      early_global_route_priority property id does not exist.
[07/15 16:27:40     67s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:27:40     67s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:27:40     67s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:27:40     67s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:27:40     67s] (I)      Number of ignored nets                =      0
[07/15 16:27:40     67s] (I)      Number of connected nets              =      0
[07/15 16:27:40     67s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:27:40     67s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:27:40     67s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:27:40     67s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:27:40     67s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:27:40     67s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:27:40     67s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:27:40     67s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:27:40     67s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:27:40     67s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:27:40     67s] (I)      Ndr track 0 does not exist
[07/15 16:27:40     67s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:27:40     67s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:27:40     67s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:27:40     67s] (I)      Site width          :   560  (dbu)
[07/15 16:27:40     67s] (I)      Row height          :  4480  (dbu)
[07/15 16:27:40     67s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:27:40     67s] (I)      GCell width         : 17920  (dbu)
[07/15 16:27:40     67s] (I)      GCell height        : 17920  (dbu)
[07/15 16:27:40     67s] (I)      Grid                :    25    14     4
[07/15 16:27:40     67s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:27:40     67s] (I)      Vertical capacity   :     0 17920     0 17920
[07/15 16:27:40     67s] (I)      Horizontal capacity :     0     0 17920     0
[07/15 16:27:40     67s] (I)      Default wire width  :   230   280   280   280
[07/15 16:27:40     67s] (I)      Default wire space  :   230   280   280   280
[07/15 16:27:40     67s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:27:40     67s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:27:40     67s] (I)      First track coord   :   280   280   280   280
[07/15 16:27:40     67s] (I)      Num tracks per GCell: 38.96 32.00 32.00 32.00
[07/15 16:27:40     67s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:27:40     67s] (I)      Num of masks        :     1     1     1     1
[07/15 16:27:40     67s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:27:40     67s] (I)      --------------------------------------------------------
[07/15 16:27:40     67s] 
[07/15 16:27:40     67s] [NR-eGR] ============ Routing rule table ============
[07/15 16:27:40     67s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 16:27:40     67s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:27:40     67s] (I)                    Layer    2    3    4 
[07/15 16:27:40     67s] (I)                    Pitch  560  560  560 
[07/15 16:27:40     67s] (I)             #Used tracks    1    1    1 
[07/15 16:27:40     67s] (I)       #Fully used tracks    1    1    1 
[07/15 16:27:40     67s] [NR-eGR] ========================================
[07/15 16:27:40     67s] [NR-eGR] 
[07/15 16:27:40     67s] (I)      =============== Blocked Tracks ===============
[07/15 16:27:40     67s] (I)      +-------+---------+----------+---------------+
[07/15 16:27:40     67s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:27:40     67s] (I)      +-------+---------+----------+---------------+
[07/15 16:27:40     67s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:27:40     67s] (I)      |     2 |   11130 |     1566 |        14.07% |
[07/15 16:27:40     67s] (I)      |     3 |   10800 |        0 |         0.00% |
[07/15 16:27:40     67s] (I)      |     4 |   11130 |        0 |         0.00% |
[07/15 16:27:40     67s] (I)      +-------+---------+----------+---------------+
[07/15 16:27:40     67s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2311.49 MB )
[07/15 16:27:40     67s] (I)      Reset routing kernel
[07/15 16:27:40     67s] (I)      numLocalWires=3840  numGlobalNetBranches=1419  numLocalNetBranches=506
[07/15 16:27:40     67s] (I)      totalPins=4760  totalGlobalPin=2471 (51.91%)
[07/15 16:27:40     67s] (I)      total 2D Cap : 31506 = (10800 H, 20706 V)
[07/15 16:27:40     67s] (I)      
[07/15 16:27:40     67s] (I)      ============  Phase 1a Route ============
[07/15 16:27:40     67s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:27:40     67s] (I)      Usage: 2452 = (1437 H, 1015 V) = (13.31% H, 4.90% V) = (2.575e+04um H, 1.819e+04um V)
[07/15 16:27:40     67s] (I)      
[07/15 16:27:40     67s] (I)      ============  Phase 1b Route ============
[07/15 16:27:40     67s] (I)      Usage: 2452 = (1437 H, 1015 V) = (13.31% H, 4.90% V) = (2.575e+04um H, 1.819e+04um V)
[07/15 16:27:40     67s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/15 16:27:40     67s] 
[07/15 16:27:40     67s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:27:40     67s] <CMD> psp::embedded_egr_term_
[07/15 16:27:40     67s] Finished Early Global Route rough congestion estimation: mem = 2311.5M
[07/15 16:27:40     67s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.025, MEM:2311.5M, EPOCH TIME: 1721075260.245617
[07/15 16:27:40     67s] earlyGlobalRoute rough estimation gcell size 4 row height
[07/15 16:27:40     67s] OPERPROF: Starting CDPad at level 1, MEM:2311.5M, EPOCH TIME: 1721075260.245695
[07/15 16:27:40     67s] CDPadU 0.728 -> 0.735. R=0.658, N=1167, GS=17.920
[07/15 16:27:40     67s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.004, MEM:2311.5M, EPOCH TIME: 1721075260.249939
[07/15 16:27:40     67s] OPERPROF: Starting npMain at level 1, MEM:2311.5M, EPOCH TIME: 1721075260.250175
[07/15 16:27:40     67s] OPERPROF:   Starting npPlace at level 2, MEM:2343.5M, EPOCH TIME: 1721075260.254626
[07/15 16:27:40     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.004, MEM:2343.5M, EPOCH TIME: 1721075260.258376
[07/15 16:27:40     67s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.010, MEM:2311.5M, EPOCH TIME: 1721075260.260444
[07/15 16:27:40     67s] Global placement CDP skipped at cutLevel 7.
[07/15 16:27:40     67s] Iteration  7: Total net bbox = 3.891e+04 (2.33e+04 1.56e+04)
[07/15 16:27:40     67s]               Est.  stn bbox = 4.819e+04 (2.98e+04 1.84e+04)
[07/15 16:27:40     67s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2311.5M
[07/15 16:27:40     67s] 
[07/15 16:27:40     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:27:40     67s] TLC MultiMap info (StdDelay):
[07/15 16:27:40     67s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 16:27:40     67s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 16:27:40     67s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 16:27:40     67s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 16:27:40     67s]  Setting StdDelay to: 91ps
[07/15 16:27:40     67s] 
[07/15 16:27:40     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:27:40     67s] nrCritNet: 0.00% ( 0 / 1201 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 16:27:40     67s] nrCritNet: 0.00% ( 0 / 1201 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[07/15 16:27:40     67s] Iteration  8: Total net bbox = 3.891e+04 (2.33e+04 1.56e+04)
[07/15 16:27:40     67s]               Est.  stn bbox = 4.819e+04 (2.98e+04 1.84e+04)
[07/15 16:27:40     67s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2313.5M
[07/15 16:27:40     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2313.5M, EPOCH TIME: 1721075260.745828
[07/15 16:27:40     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 16:27:40     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2313.5M, EPOCH TIME: 1721075260.745965
[07/15 16:27:40     67s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 16:27:40     67s] No instances found in the vector
[07/15 16:27:40     67s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2313.5M, DRC: 0)
[07/15 16:27:40     67s] 0 (out of 0) MH cells were successfully legalized.
[07/15 16:27:40     67s] OPERPROF: Starting npMain at level 1, MEM:2313.5M, EPOCH TIME: 1721075260.746125
[07/15 16:27:40     67s] OPERPROF:   Starting npPlace at level 2, MEM:2343.5M, EPOCH TIME: 1721075260.751323
[07/15 16:27:41     69s] Iteration  9: Total net bbox = 4.051e+04 (2.27e+04 1.78e+04)
[07/15 16:27:41     69s]               Est.  stn bbox = 5.004e+04 (2.94e+04 2.06e+04)
[07/15 16:27:41     69s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2410.8M
[07/15 16:27:41     69s] GP RA stats: MHOnly 0 nrInst 1167 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 16:27:42     69s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2475.8M, EPOCH TIME: 1721075262.035344
[07/15 16:27:42     69s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2475.8M, EPOCH TIME: 1721075262.035455
[07/15 16:27:42     69s] Iteration 10: Total net bbox = 3.905e+04 (2.15e+04 1.76e+04)
[07/15 16:27:42     69s]               Est.  stn bbox = 4.847e+04 (2.81e+04 2.04e+04)
[07/15 16:27:42     69s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2443.8M
[07/15 16:27:42     69s] OPERPROF:   Finished npPlace at level 2, CPU:1.830, REAL:1.285, MEM:2379.8M, EPOCH TIME: 1721075262.036261
[07/15 16:27:42     69s] OPERPROF: Finished npMain at level 1, CPU:1.840, REAL:1.292, MEM:2315.8M, EPOCH TIME: 1721075262.038302
[07/15 16:27:42     69s] Iteration 11: Total net bbox = 4.290e+04 (2.52e+04 1.77e+04)
[07/15 16:27:42     69s]               Est.  stn bbox = 5.254e+04 (3.20e+04 2.06e+04)
[07/15 16:27:42     69s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2315.8M
[07/15 16:27:42     69s] [adp] clock
[07/15 16:27:42     69s] [adp] weight, nr nets, wire length
[07/15 16:27:42     69s] [adp]      0        2  981.095000
[07/15 16:27:42     69s] [adp] data
[07/15 16:27:42     69s] [adp] weight, nr nets, wire length
[07/15 16:27:42     69s] [adp]      0     1199  41916.302000
[07/15 16:27:42     69s] [adp] 0.000000|0.000000|0.000000
[07/15 16:27:42     69s] Iteration 12: Total net bbox = 4.290e+04 (2.52e+04 1.77e+04)
[07/15 16:27:42     69s]               Est.  stn bbox = 5.254e+04 (3.20e+04 2.06e+04)
[07/15 16:27:42     69s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2315.8M
[07/15 16:27:42     69s] *** cost = 4.290e+04 (2.52e+04 1.77e+04) (cpu for global=0:00:03.3) real=0:00:04.0***
[07/15 16:27:42     69s] Placement multithread real runtime: 0:00:04.0 with 4 threads.
[07/15 16:27:42     69s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[07/15 16:27:42     69s] Saved padding area to DB
[07/15 16:27:42     69s] All LLGs are deleted
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.8M, EPOCH TIME: 1721075262.048992
[07/15 16:27:42     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.8M, EPOCH TIME: 1721075262.049078
[07/15 16:27:42     69s] Solver runtime cpu: 0:00:02.6 real: 0:00:01.8
[07/15 16:27:42     69s] Core Placement runtime cpu: 0:00:02.7 real: 0:00:04.0
[07/15 16:27:42     69s] <CMD> scanReorder
[07/15 16:27:42     69s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 16:27:42     69s] Type 'man IMPSP-9025' for more detail.
[07/15 16:27:42     69s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2315.8M, EPOCH TIME: 1721075262.050256
[07/15 16:27:42     69s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2315.8M, EPOCH TIME: 1721075262.050347
[07/15 16:27:42     69s] Processing tracks to init pin-track alignment.
[07/15 16:27:42     69s] z: 2, totalTracks: 1
[07/15 16:27:42     69s] z: 4, totalTracks: 1
[07/15 16:27:42     69s] z: 6, totalTracks: 1
[07/15 16:27:42     69s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:27:42     69s] All LLGs are deleted
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2315.8M, EPOCH TIME: 1721075262.051706
[07/15 16:27:42     69s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2315.8M, EPOCH TIME: 1721075262.051773
[07/15 16:27:42     69s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2315.8M, EPOCH TIME: 1721075262.051957
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2315.8M, EPOCH TIME: 1721075262.052156
[07/15 16:27:42     69s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:42     69s] Core basic site is core_ji3v
[07/15 16:27:42     69s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2315.8M, EPOCH TIME: 1721075262.060585
[07/15 16:27:42     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:27:42     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:27:42     69s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:2315.8M, EPOCH TIME: 1721075262.061852
[07/15 16:27:42     69s] Fast DP-INIT is on for default
[07/15 16:27:42     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:27:42     69s] Atter site array init, number of instance map data is 0.
[07/15 16:27:42     69s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.010, MEM:2315.8M, EPOCH TIME: 1721075262.062299
[07/15 16:27:42     69s] 
[07/15 16:27:42     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:42     69s] OPERPROF:       Starting CMU at level 4, MEM:2315.8M, EPOCH TIME: 1721075262.062520
[07/15 16:27:42     69s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2323.9M, EPOCH TIME: 1721075262.065204
[07/15 16:27:42     69s] 
[07/15 16:27:42     69s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:27:42     69s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:2323.9M, EPOCH TIME: 1721075262.065379
[07/15 16:27:42     69s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2323.9M, EPOCH TIME: 1721075262.065457
[07/15 16:27:42     69s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2323.9M, EPOCH TIME: 1721075262.066192
[07/15 16:27:42     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2323.9MB).
[07/15 16:27:42     69s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:2323.9M, EPOCH TIME: 1721075262.066590
[07/15 16:27:42     69s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:2323.9M, EPOCH TIME: 1721075262.066636
[07/15 16:27:42     69s] TDRefine: refinePlace mode is spiral
[07/15 16:27:42     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.1
[07/15 16:27:42     69s] OPERPROF: Starting RefinePlace at level 1, MEM:2323.9M, EPOCH TIME: 1721075262.066714
[07/15 16:27:42     69s] *** Starting refinePlace (0:01:10 mem=2323.9M) ***
[07/15 16:27:42     69s] Total net bbox length = 4.290e+04 (2.523e+04 1.766e+04) (ext = 5.265e+03)
[07/15 16:27:42     69s] 
[07/15 16:27:42     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:42     69s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:27:42     69s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:27:42     69s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:27:42     69s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2323.9M, EPOCH TIME: 1721075262.068591
[07/15 16:27:42     69s] Starting refinePlace ...
[07/15 16:27:42     69s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:27:42     69s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:27:42     69s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2355.9M, EPOCH TIME: 1721075262.071268
[07/15 16:27:42     69s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:27:42     69s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2355.9M, EPOCH TIME: 1721075262.071327
[07/15 16:27:42     69s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2355.9M, EPOCH TIME: 1721075262.071412
[07/15 16:27:42     69s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2355.9M, EPOCH TIME: 1721075262.071464
[07/15 16:27:42     69s] DDP markSite nrRow 45 nrJob 45
[07/15 16:27:42     69s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2355.9M, EPOCH TIME: 1721075262.071547
[07/15 16:27:42     69s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2355.9M, EPOCH TIME: 1721075262.071592
[07/15 16:27:42     69s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 16:27:42     69s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2323.9MB) @(0:01:10 - 0:01:10).
[07/15 16:27:42     69s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:27:42     69s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 16:27:42     69s] tweakage running in 4 threads.
[07/15 16:27:42     69s] Placement tweakage begins.
[07/15 16:27:42     69s] wire length = 5.525e+04
[07/15 16:27:42     69s] wire length = 5.216e+04
[07/15 16:27:42     69s] Placement tweakage ends.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfed964288.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 16:27:42     69s] Move report: tweak moves 56 insts, mean move: 7.19 um, max move: 14.98 um 
[07/15 16:27:42     69s] 	Max move on inst (spi1_Rx_data_temp_reg[7]): (318.60, 105.27) --> (316.07, 117.72)
[07/15 16:27:42     69s] 
[07/15 16:27:42     69s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fd002ac24b0.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfed964288.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:27:42     69s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[07/15 16:27:42     69s] Move report: legalization moves 1167 insts, mean move: 1.97 um, max move: 33.05 um spiral
[07/15 16:27:42     69s] 	Max move on inst (spi1_ele1_asyn_reg[23]): (104.07, 93.44) --> (113.12, 69.44)
[07/15 16:27:42     69s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/15 16:27:42     69s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:27:42     69s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2437.1MB) @(0:01:10 - 0:01:10).
[07/15 16:27:42     69s] Move report: Detail placement moves 1167 insts, mean move: 2.25 um, max move: 33.05 um 
[07/15 16:27:42     69s] 	Max move on inst (spi1_ele1_asyn_reg[23]): (104.07, 93.44) --> (113.12, 69.44)
[07/15 16:27:42     69s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2437.1MB
[07/15 16:27:42     69s] Statistics of distance of Instance movement in refine placement:
[07/15 16:27:42     69s]   maximum (X+Y) =        33.05 um
[07/15 16:27:42     69s]   inst (spi1_ele1_asyn_reg[23]) with max move: (104.072, 93.439) -> (113.12, 69.44)
[07/15 16:27:42     69s]   mean    (X+Y) =         2.25 um
[07/15 16:27:42     69s] Summary Report:
[07/15 16:27:42     69s] Instances move: 1167 (out of 1167 movable)
[07/15 16:27:42     69s] Instances flipped: 0
[07/15 16:27:42     69s] Mean displacement: 2.25 um
[07/15 16:27:42     69s] Max displacement: 33.05 um (Instance: spi1_ele1_asyn_reg[23]) (104.072, 93.439) -> (113.12, 69.44)
[07/15 16:27:42     69s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 16:27:42     69s] Total instances moved : 1167
[07/15 16:27:42     69s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.080, MEM:2437.1M, EPOCH TIME: 1721075262.148133
[07/15 16:27:42     69s] Total net bbox length = 4.080e+04 (2.300e+04 1.780e+04) (ext = 5.124e+03)
[07/15 16:27:42     69s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2437.1MB
[07/15 16:27:42     69s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2437.1MB) @(0:01:10 - 0:01:10).
[07/15 16:27:42     69s] *** Finished refinePlace (0:01:10 mem=2437.1M) ***
[07/15 16:27:42     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.1
[07/15 16:27:42     69s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.082, MEM:2437.1M, EPOCH TIME: 1721075262.148582
[07/15 16:27:42     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2437.1M, EPOCH TIME: 1721075262.148632
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] All LLGs are deleted
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2461.1M, EPOCH TIME: 1721075262.150024
[07/15 16:27:42     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2461.1M, EPOCH TIME: 1721075262.150100
[07/15 16:27:42     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2437.1M, EPOCH TIME: 1721075262.151671
[07/15 16:27:42     69s] *** End of Placement (cpu=0:00:04.0, real=0:00:04.0, mem=2437.1M) ***
[07/15 16:27:42     69s] Processing tracks to init pin-track alignment.
[07/15 16:27:42     69s] z: 2, totalTracks: 1
[07/15 16:27:42     69s] z: 4, totalTracks: 1
[07/15 16:27:42     69s] z: 6, totalTracks: 1
[07/15 16:27:42     69s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:27:42     69s] All LLGs are deleted
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2437.1M, EPOCH TIME: 1721075262.152960
[07/15 16:27:42     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2437.1M, EPOCH TIME: 1721075262.153035
[07/15 16:27:42     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2437.1M, EPOCH TIME: 1721075262.153200
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2437.1M, EPOCH TIME: 1721075262.153366
[07/15 16:27:42     69s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:42     69s] Core basic site is core_ji3v
[07/15 16:27:42     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2437.1M, EPOCH TIME: 1721075262.161823
[07/15 16:27:42     69s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:27:42     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:27:42     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2445.1M, EPOCH TIME: 1721075262.162474
[07/15 16:27:42     69s] Fast DP-INIT is on for default
[07/15 16:27:42     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:27:42     69s] Atter site array init, number of instance map data is 0.
[07/15 16:27:42     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2445.1M, EPOCH TIME: 1721075262.162908
[07/15 16:27:42     69s] 
[07/15 16:27:42     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:42     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2445.1M, EPOCH TIME: 1721075262.163182
[07/15 16:27:42     69s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2445.1M, EPOCH TIME: 1721075262.163431
[07/15 16:27:42     69s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2445.1M, EPOCH TIME: 1721075262.163607
[07/15 16:27:42     69s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:2445.1M, EPOCH TIME: 1721075262.164962
[07/15 16:27:42     69s] default core: bins with density > 0.750 =  4.00 % ( 2 / 50 )
[07/15 16:27:42     69s] Density distribution unevenness ratio = 8.050%
[07/15 16:27:42     69s] Density distribution unevenness ratio (U70) = 1.447%
[07/15 16:27:42     69s] Density distribution unevenness ratio (U80) = 0.119%
[07/15 16:27:42     69s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 16:27:42     69s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.002, MEM:2445.1M, EPOCH TIME: 1721075262.165054
[07/15 16:27:42     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2445.1M, EPOCH TIME: 1721075262.165096
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] All LLGs are deleted
[07/15 16:27:42     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2437.1M, EPOCH TIME: 1721075262.165724
[07/15 16:27:42     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2437.1M, EPOCH TIME: 1721075262.165789
[07/15 16:27:42     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2437.1M, EPOCH TIME: 1721075262.166130
[07/15 16:27:42     69s] *** Free Virtual Timing Model ...(mem=2437.1M)
[07/15 16:27:42     69s] <CMD> setDelayCalMode -engine aae
[07/15 16:27:42     69s] <CMD> all_setup_analysis_views
[07/15 16:27:42     69s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:42     69s] <CMD> reset_path_group -name reg2reg_tmp.30983
[07/15 16:27:42     69s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:42     69s] <CMD> reset_path_group -name reg2out_tmp.30983
[07/15 16:27:42     69s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:42     69s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 16:27:42     69s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 16:27:42     69s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 16:27:42     69s] <CMD> get_ccopt_clock_trees *
[07/15 16:27:42     69s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[07/15 16:27:42     69s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[07/15 16:27:42     69s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 16:27:42     69s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 16:27:42     69s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 16:27:42     69s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 16:27:42     69s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[07/15 16:27:42     69s] <CMD> getAnalysisMode -quiet -honorClockDomains
[07/15 16:27:42     69s] **INFO: Enable pre-place timing setting for timing analysis
[07/15 16:27:42     69s] Set Using Default Delay Limit as 101.
[07/15 16:27:42     69s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/15 16:27:42     69s] <CMD> set delaycal_use_default_delay_limit 101
[07/15 16:27:42     69s] Set Default Net Delay as 0 ps.
[07/15 16:27:42     69s] <CMD> set delaycal_default_net_delay 0
[07/15 16:27:42     69s] Set Default Net Load as 0 pF. 
[07/15 16:27:42     69s] <CMD> set delaycal_default_net_load 0
[07/15 16:27:42     69s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 16:27:42     69s] <CMD> getAnalysisMode -clkSrcPath -quiet
[07/15 16:27:42     69s] <CMD> getAnalysisMode -clockPropagation -quiet
[07/15 16:27:42     69s] <CMD> getAnalysisMode -checkType -quiet
[07/15 16:27:42     69s] <CMD> buildTimingGraph
[07/15 16:27:42     69s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 16:27:42     69s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[07/15 16:27:42     69s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[07/15 16:27:42     69s] **INFO: Analyzing IO path groups for slack adjustment
[07/15 16:27:42     69s] <CMD> get_global timing_enable_path_group_priority
[07/15 16:27:42     69s] <CMD> get_global timing_constraint_enable_group_path_resetting
[07/15 16:27:42     69s] <CMD> set_global timing_enable_path_group_priority false
[07/15 16:27:42     69s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[07/15 16:27:42     69s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 16:27:42     69s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:42     69s] <CMD> group_path -name in2reg_tmp.30983 -from {0x244 0x247} -to 0x248 -ignore_source_of_trigger_arc
[07/15 16:27:42     69s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[07/15 16:27:42     69s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:42     69s] <CMD> group_path -name in2out_tmp.30983 -from {0x24f 0x252} -to 0x253 -ignore_source_of_trigger_arc
[07/15 16:27:42     69s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:42     69s] <CMD> group_path -name reg2reg_tmp.30983 -from 0x259 -to 0x25e
[07/15 16:27:42     69s] <CMD> set_global _is_ipo_interactive_path_groups 1
[07/15 16:27:42     69s] <CMD> group_path -name reg2out_tmp.30983 -from 0x269 -to 0x26e
[07/15 16:27:42     69s] <CMD> setPathGroupOptions reg2reg_tmp.30983 -effortLevel high
[07/15 16:27:42     69s] Effort level <high> specified for reg2reg_tmp.30983 path_group
[07/15 16:27:42     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:27:42     69s] #################################################################################
[07/15 16:27:42     69s] # Design Stage: PreRoute
[07/15 16:27:42     69s] # Design Name: aska_dig
[07/15 16:27:42     69s] # Design Mode: 180nm
[07/15 16:27:42     69s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:27:42     69s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:27:42     69s] # Signoff Settings: SI Off 
[07/15 16:27:42     69s] #################################################################################
[07/15 16:27:42     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2425.6M, InitMEM = 2425.6M)
[07/15 16:27:42     69s] Calculate delays in BcWc mode...
[07/15 16:27:42     69s] Start delay calculation (fullDC) (4 T). (MEM=2425.57)
[07/15 16:27:42     69s] End AAE Lib Interpolated Model. (MEM=2437.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:27:42     69s] Total number of fetched objects 1201
[07/15 16:27:42     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:27:42     69s] End delay calculation. (MEM=2602.32 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:27:42     69s] End delay calculation (fullDC). (MEM=2602.32 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:27:42     69s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2602.3M) ***
[07/15 16:27:42     70s] <CMD> reset_path_group -name in2reg_tmp.30983
[07/15 16:27:42     70s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:42     70s] <CMD> reset_path_group -name in2out_tmp.30983
[07/15 16:27:42     70s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:42     70s] **INFO: Disable pre-place timing setting for timing analysis
[07/15 16:27:42     70s] <CMD> setDelayCalMode -ignoreNetLoad false
[07/15 16:27:42     70s] Set Using Default Delay Limit as 1000.
[07/15 16:27:42     70s] <CMD> set delaycal_use_default_delay_limit 1000
[07/15 16:27:42     70s] Set Default Net Delay as 1000 ps.
[07/15 16:27:42     70s] <CMD> set delaycal_default_net_delay 1000ps
[07/15 16:27:42     70s] Set Default Net Load as 0.5 pF. 
[07/15 16:27:42     70s] <CMD> set delaycal_default_net_load 0.5pf
[07/15 16:27:42     70s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[07/15 16:27:42     70s] <CMD> all_setup_analysis_views
[07/15 16:27:42     70s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[07/15 16:27:42     70s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -improveWithPsp
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[07/15 16:27:42     70s] <CMD> getPlaceMode -congRepair -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -fp -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[07/15 16:27:42     70s] <CMD> getPlaceMode -user -congRepairMaxIter
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 16:27:42     70s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[07/15 16:27:42     70s] <CMD> setPlaceMode -congRepairMaxIter 1
[07/15 16:27:42     70s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 16:27:42     70s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[07/15 16:27:42     70s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[07/15 16:27:42     70s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[07/15 16:27:42     70s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 16:27:42     70s] <CMD> congRepair
[07/15 16:27:42     70s] Info: Disable timing driven in postCTS congRepair.
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] Starting congRepair ...
[07/15 16:27:42     70s] User Input Parameters:
[07/15 16:27:42     70s] - Congestion Driven    : On
[07/15 16:27:42     70s] - Timing Driven        : Off
[07/15 16:27:42     70s] - Area-Violation Based : On
[07/15 16:27:42     70s] - Start Rollback Level : -5
[07/15 16:27:42     70s] - Legalized            : On
[07/15 16:27:42     70s] - Window Based         : Off
[07/15 16:27:42     70s] - eDen incr mode       : Off
[07/15 16:27:42     70s] - Small incr mode      : Off
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2592.8M, EPOCH TIME: 1721075262.497336
[07/15 16:27:42     70s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:2592.8M, EPOCH TIME: 1721075262.500562
[07/15 16:27:42     70s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2592.8M, EPOCH TIME: 1721075262.500628
[07/15 16:27:42     70s] Starting Early Global Route congestion estimation: mem = 2592.8M
[07/15 16:27:42     70s] (I)      ============================ Layers =============================
[07/15 16:27:42     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:42     70s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:27:42     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:42     70s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:27:42     70s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:27:42     70s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:27:42     70s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:27:42     70s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:27:42     70s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:27:42     70s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:27:42     70s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:27:42     70s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:27:42     70s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:27:42     70s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:27:42     70s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:27:42     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:42     70s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:27:42     70s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:27:42     70s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:27:42     70s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:27:42     70s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:27:42     70s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:27:42     70s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:27:42     70s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:27:42     70s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:27:42     70s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:27:42     70s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:27:42     70s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:27:42     70s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:27:42     70s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:27:42     70s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:27:42     70s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:27:42     70s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:27:42     70s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:27:42     70s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:27:42     70s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:27:42     70s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:27:42     70s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:27:42     70s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:27:42     70s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:27:42     70s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:27:42     70s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:27:42     70s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:27:42     70s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:27:42     70s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:27:42     70s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:27:42     70s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:27:42     70s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:27:42     70s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:27:42     70s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:27:42     70s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:27:42     70s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:27:42     70s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:27:42     70s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:27:42     70s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:27:42     70s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:27:42     70s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:27:42     70s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:27:42     70s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:27:42     70s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:27:42     70s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:27:42     70s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:27:42     70s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:27:42     70s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:27:42     70s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:27:42     70s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:27:42     70s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:27:42     70s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:27:42     70s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:27:42     70s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:27:42     70s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:27:42     70s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:27:42     70s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:27:42     70s] (I)      Started Import and model ( Curr Mem: 2592.80 MB )
[07/15 16:27:42     70s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:27:42     70s] (I)      == Non-default Options ==
[07/15 16:27:42     70s] (I)      Maximum routing layer                              : 4
[07/15 16:27:42     70s] (I)      Number of threads                                  : 4
[07/15 16:27:42     70s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 16:27:42     70s] (I)      Method to set GCell size                           : row
[07/15 16:27:42     70s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:27:42     70s] (I)      Use row-based GCell size
[07/15 16:27:42     70s] (I)      Use row-based GCell align
[07/15 16:27:42     70s] (I)      layer 0 area = 202000
[07/15 16:27:42     70s] (I)      layer 1 area = 202000
[07/15 16:27:42     70s] (I)      layer 2 area = 202000
[07/15 16:27:42     70s] (I)      layer 3 area = 202000
[07/15 16:27:42     70s] (I)      GCell unit size   : 4480
[07/15 16:27:42     70s] (I)      GCell multiplier  : 1
[07/15 16:27:42     70s] (I)      GCell row height  : 4480
[07/15 16:27:42     70s] (I)      Actual row height : 4480
[07/15 16:27:42     70s] (I)      GCell align ref   : 20160 20160
[07/15 16:27:42     70s] [NR-eGR] Track table information for default rule: 
[07/15 16:27:42     70s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:27:42     70s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:27:42     70s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:27:42     70s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:27:42     70s] [NR-eGR] METTP has single uniform track structure
[07/15 16:27:42     70s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:27:42     70s] (I)      ================= Default via ==================
[07/15 16:27:42     70s] (I)      +---+--------------------+---------------------+
[07/15 16:27:42     70s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:27:42     70s] (I)      +---+--------------------+---------------------+
[07/15 16:27:42     70s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:27:42     70s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:27:42     70s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:27:42     70s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:27:42     70s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:27:42     70s] (I)      +---+--------------------+---------------------+
[07/15 16:27:42     70s] [NR-eGR] Read 260 PG shapes
[07/15 16:27:42     70s] [NR-eGR] Read 0 clock shapes
[07/15 16:27:42     70s] [NR-eGR] Read 0 other shapes
[07/15 16:27:42     70s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:27:42     70s] [NR-eGR] #Instance Blockages : 0
[07/15 16:27:42     70s] [NR-eGR] #PG Blockages       : 260
[07/15 16:27:42     70s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:27:42     70s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:27:42     70s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:27:42     70s] [NR-eGR] #Other Blockages    : 0
[07/15 16:27:42     70s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:27:42     70s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:27:42     70s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 16:27:42     70s] (I)      early_global_route_priority property id does not exist.
[07/15 16:27:42     70s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:27:42     70s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:27:42     70s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:27:42     70s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:27:42     70s] (I)      Number of ignored nets                =      0
[07/15 16:27:42     70s] (I)      Number of connected nets              =      0
[07/15 16:27:42     70s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:27:42     70s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:27:42     70s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:27:42     70s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:27:42     70s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:27:42     70s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:27:42     70s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:27:42     70s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:27:42     70s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:27:42     70s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:27:42     70s] (I)      Ndr track 0 does not exist
[07/15 16:27:42     70s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:27:42     70s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:27:42     70s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:27:42     70s] (I)      Site width          :   560  (dbu)
[07/15 16:27:42     70s] (I)      Row height          :  4480  (dbu)
[07/15 16:27:42     70s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:27:42     70s] (I)      GCell width         :  4480  (dbu)
[07/15 16:27:42     70s] (I)      GCell height        :  4480  (dbu)
[07/15 16:27:42     70s] (I)      Grid                :    99    54     4
[07/15 16:27:42     70s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:27:42     70s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:27:42     70s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:27:42     70s] (I)      Default wire width  :   230   280   280   280
[07/15 16:27:42     70s] (I)      Default wire space  :   230   280   280   280
[07/15 16:27:42     70s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:27:42     70s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:27:42     70s] (I)      First track coord   :   280   280   280   280
[07/15 16:27:42     70s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:27:42     70s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:27:42     70s] (I)      Num of masks        :     1     1     1     1
[07/15 16:27:42     70s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:27:42     70s] (I)      --------------------------------------------------------
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] [NR-eGR] ============ Routing rule table ============
[07/15 16:27:42     70s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 16:27:42     70s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:27:42     70s] (I)                    Layer    2    3    4 
[07/15 16:27:42     70s] (I)                    Pitch  560  560  560 
[07/15 16:27:42     70s] (I)             #Used tracks    1    1    1 
[07/15 16:27:42     70s] (I)       #Fully used tracks    1    1    1 
[07/15 16:27:42     70s] [NR-eGR] ========================================
[07/15 16:27:42     70s] [NR-eGR] 
[07/15 16:27:42     70s] (I)      =============== Blocked Tracks ===============
[07/15 16:27:42     70s] (I)      +-------+---------+----------+---------------+
[07/15 16:27:42     70s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:27:42     70s] (I)      +-------+---------+----------+---------------+
[07/15 16:27:42     70s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:27:42     70s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:27:42     70s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:27:42     70s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:27:42     70s] (I)      +-------+---------+----------+---------------+
[07/15 16:27:42     70s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2592.80 MB )
[07/15 16:27:42     70s] (I)      Reset routing kernel
[07/15 16:27:42     70s] (I)      Started Global Routing ( Curr Mem: 2592.80 MB )
[07/15 16:27:42     70s] (I)      totalPins=4760  totalGlobalPin=4707 (98.89%)
[07/15 16:27:42     70s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:27:42     70s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] (I)      ============  Phase 1a Route ============
[07/15 16:27:42     70s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:27:42     70s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] (I)      ============  Phase 1b Route ============
[07/15 16:27:42     70s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:27:42     70s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 5.057024e+04um
[07/15 16:27:42     70s] (I)      Congestion metric : 0.03%H 0.00%V, 0.03%HV
[07/15 16:27:42     70s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] (I)      ============  Phase 1c Route ============
[07/15 16:27:42     70s] (I)      Level2 Grid: 20 x 11
[07/15 16:27:42     70s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] (I)      ============  Phase 1d Route ============
[07/15 16:27:42     70s] (I)      Usage: 11291 = (5963 H, 5328 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.387e+04um V)
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] (I)      ============  Phase 1e Route ============
[07/15 16:27:42     70s] (I)      Usage: 11291 = (5963 H, 5328 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.387e+04um V)
[07/15 16:27:42     70s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.058368e+04um
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] (I)      ============  Phase 1l Route ============
[07/15 16:27:42     70s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:27:42     70s] (I)      Layer  2:      36109      6816         5        4016       37960    ( 9.57%) 
[07/15 16:27:42     70s] (I)      Layer  3:      42336      6010         0           0       42336    ( 0.00%) 
[07/15 16:27:42     70s] (I)      Layer  4:      42135       347         0           0       41976    ( 0.00%) 
[07/15 16:27:42     70s] (I)      Total:        120580     13173         5        4016      122272    ( 3.18%) 
[07/15 16:27:42     70s] (I)      
[07/15 16:27:42     70s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:27:42     70s] [NR-eGR]                        OverCon            
[07/15 16:27:42     70s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:27:42     70s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:27:42     70s] [NR-eGR] ----------------------------------------------
[07/15 16:27:42     70s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:27:42     70s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:27:42     70s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:27:42     70s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:27:42     70s] [NR-eGR] ----------------------------------------------
[07/15 16:27:42     70s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:27:42     70s] [NR-eGR] 
[07/15 16:27:42     70s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2624.82 MB )
[07/15 16:27:42     70s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:27:42     70s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:27:42     70s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 2624.8M
[07/15 16:27:42     70s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.046, MEM:2624.8M, EPOCH TIME: 1721075262.546833
[07/15 16:27:42     70s] OPERPROF: Starting HotSpotCal at level 1, MEM:2624.8M, EPOCH TIME: 1721075262.546885
[07/15 16:27:42     70s] [hotspot] +------------+---------------+---------------+
[07/15 16:27:42     70s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:27:42     70s] [hotspot] +------------+---------------+---------------+
[07/15 16:27:42     70s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:27:42     70s] [hotspot] +------------+---------------+---------------+
[07/15 16:27:42     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:27:42     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:27:42     70s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2624.8M, EPOCH TIME: 1721075262.548531
[07/15 16:27:42     70s] Skipped repairing congestion.
[07/15 16:27:42     70s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2624.8M, EPOCH TIME: 1721075262.548610
[07/15 16:27:42     70s] Starting Early Global Route wiring: mem = 2624.8M
[07/15 16:27:42     70s] (I)      ============= Track Assignment ============
[07/15 16:27:42     70s] (I)      Started Track Assignment (4T) ( Curr Mem: 2624.81 MB )
[07/15 16:27:42     70s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:27:42     70s] (I)      Run Multi-thread track assignment
[07/15 16:27:42     70s] (I)      Finished Track Assignment (4T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2624.82 MB )
[07/15 16:27:42     70s] (I)      Started Export ( Curr Mem: 2624.82 MB )
[07/15 16:27:42     70s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:27:42     70s] [NR-eGR] -----------------------------------
[07/15 16:27:42     70s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 16:27:42     70s] [NR-eGR]  MET2    (2V)         23982   6862 
[07/15 16:27:42     70s] [NR-eGR]  MET3    (3H)         27279    324 
[07/15 16:27:42     70s] [NR-eGR]  MET4    (4V)          1836      0 
[07/15 16:27:42     70s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:27:42     70s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:27:42     70s] [NR-eGR] -----------------------------------
[07/15 16:27:42     70s] [NR-eGR]          Total        53096  11866 
[07/15 16:27:42     70s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:27:42     70s] [NR-eGR] Total half perimeter of net bounding box: 40796um
[07/15 16:27:42     70s] [NR-eGR] Total length: 53096um, number of vias: 11866
[07/15 16:27:42     70s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:27:42     70s] [NR-eGR] Total eGR-routed clock nets wire length: 3966um, number of vias: 1007
[07/15 16:27:42     70s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:27:42     70s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2624.82 MB )
[07/15 16:27:42     70s] Early Global Route wiring runtime: 0.02 seconds, mem = 2407.8M
[07/15 16:27:42     70s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.020, MEM:2407.8M, EPOCH TIME: 1721075262.568547
[07/15 16:27:42     70s] Tdgp not successfully inited but do clear! skip clearing
[07/15 16:27:42     70s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/15 16:27:42     70s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 16:27:42     70s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 16:27:42     70s] <CMD> ::goMC::is_advanced_metrics_collection_running
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -congRepairMaxIter
[07/15 16:27:42     70s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 16:27:42     70s] <CMD> all_setup_analysis_views
[07/15 16:27:42     70s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:42     70s] <CMD> reset_path_group -name reg2reg_tmp.30983
[07/15 16:27:42     70s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:42     70s] <CMD> reset_path_group -name reg2out_tmp.30983
[07/15 16:27:42     70s] <CMD> set_global _is_ipo_interactive_path_groups 0
[07/15 16:27:42     70s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[07/15 16:27:42     70s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[07/15 16:27:42     70s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -timingEffort
[07/15 16:27:42     70s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[07/15 16:27:42     70s] *** Finishing placeDesign default flow ***
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[07/15 16:27:42     70s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.12% flops. Placement and timing QoR can be severely impacted in this case!
[07/15 16:27:42     70s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/15 16:27:42     70s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[07/15 16:27:42     70s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 5, mem = 2407.8M **
[07/15 16:27:42     70s] <CMD> getPlaceMode -trimView -quiet
[07/15 16:27:42     70s] <CMD> getOptMode -quiet -viewOptPolishing
[07/15 16:27:42     70s] <CMD> getOptMode -quiet -fastViewOpt
[07/15 16:27:42     70s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[07/15 16:27:42     70s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[07/15 16:27:42     70s] Tdgp not successfully inited but do clear! skip clearing
[07/15 16:27:42     70s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[07/15 16:27:42     70s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:42     70s] <CMD> setExtractRCMode -engine preRoute
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -ignoreScan
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -repairPlace
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[07/15 16:27:42     70s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[07/15 16:27:42     70s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -macroPlaceMode -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[07/15 16:27:42     70s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -clusterMode
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[07/15 16:27:42     70s] <CMD> getPlaceMode -enableDistPlace -quiet
[07/15 16:27:42     70s] <CMD> setPlaceMode -reset -expHiddenFastMode
[07/15 16:27:42     70s] <CMD> getPlaceMode -tcg2Pass -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[07/15 16:27:42     70s] <CMD> getPlaceMode -fp -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -fastfp -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -doRPlace -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[07/15 16:27:42     70s] <CMD> getPlaceMode -quickCTS -quiet
[07/15 16:27:42     70s] <CMD> set spgFlowInInitialPlace 0
[07/15 16:27:42     70s] <CMD> getPlaceMode -user -maxRouteLayer
[07/15 16:27:42     70s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[07/15 16:27:42     70s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[07/15 16:27:42     70s] <CMD> getDesignMode -quiet -flowEffort
[07/15 16:27:42     70s] <CMD> report_message -end_cmd
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:27:42     70s] Severity  ID               Count  Summary                                  
[07/15 16:27:42     70s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/15 16:27:42     70s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 16:27:42     70s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 16:27:42     70s] *** Message Summary: 3 warning(s), 2 error(s)
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] <CMD> um::create_snapshot -name final -auto min
[07/15 16:27:42     70s] <CMD> um::pop_snapshot_stack
[07/15 16:27:42     70s] <CMD> um::create_snapshot -name place_design
[07/15 16:27:42     70s] *** placeDesign #1 [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:10.2/0:25:40.2 (0.0), mem = 2407.8M
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] =============================================================================================
[07/15 16:27:42     70s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[07/15 16:27:42     70s] =============================================================================================
[07/15 16:27:42     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:27:42     70s] ---------------------------------------------------------------------------------------------
[07/15 16:27:42     70s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:27:42     70s] [ TimingUpdate           ]     10   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.3    1.4
[07/15 16:27:42     70s] [ FullDelayCalc          ]      5   0:00:00.5  (   9.5 % )     0:00:00.5 /  0:00:00.6    1.3
[07/15 16:27:42     70s] [ MISC                   ]          0:00:04.4  (  86.9 % )     0:00:04.4 /  0:00:04.2    1.0
[07/15 16:27:42     70s] ---------------------------------------------------------------------------------------------
[07/15 16:27:42     70s]  placeDesign #1 TOTAL               0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[07/15 16:27:42     70s] ---------------------------------------------------------------------------------------------
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] <CMD> getPlaceMode -exp_slack_driven -quiet
[07/15 16:27:42     70s] <CMD> checkPlace output/TM_select_3.checkPlace
[07/15 16:27:42     70s] OPERPROF: Starting checkPlace at level 1, MEM:2407.8M, EPOCH TIME: 1721075262.598983
[07/15 16:27:42     70s] Processing tracks to init pin-track alignment.
[07/15 16:27:42     70s] z: 2, totalTracks: 1
[07/15 16:27:42     70s] z: 4, totalTracks: 1
[07/15 16:27:42     70s] z: 6, totalTracks: 1
[07/15 16:27:42     70s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:27:42     70s] All LLGs are deleted
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2407.8M, EPOCH TIME: 1721075262.600422
[07/15 16:27:42     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2407.8M, EPOCH TIME: 1721075262.600509
[07/15 16:27:42     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2407.8M, EPOCH TIME: 1721075262.600577
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2407.8M, EPOCH TIME: 1721075262.600757
[07/15 16:27:42     70s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:42     70s] Core basic site is core_ji3v
[07/15 16:27:42     70s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2407.8M, EPOCH TIME: 1721075262.609155
[07/15 16:27:42     70s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:27:42     70s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:27:42     70s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2407.8M, EPOCH TIME: 1721075262.610029
[07/15 16:27:42     70s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:27:42     70s] SiteArray: use 176,128 bytes
[07/15 16:27:42     70s] SiteArray: current memory after site array memory allocation 2407.8M
[07/15 16:27:42     70s] SiteArray: FP blocked sites are writable
[07/15 16:27:42     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:27:42     70s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2407.8M, EPOCH TIME: 1721075262.610505
[07/15 16:27:42     70s] Process 282 wires and vias for routing blockage analysis
[07/15 16:27:42     70s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:2407.8M, EPOCH TIME: 1721075262.613030
[07/15 16:27:42     70s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:27:42     70s] Atter site array init, number of instance map data is 0.
[07/15 16:27:42     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:2407.8M, EPOCH TIME: 1721075262.613278
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:42     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2407.8M, EPOCH TIME: 1721075262.613445
[07/15 16:27:42     70s] Begin checking placement ... (start mem=2407.8M, init mem=2407.8M)
[07/15 16:27:42     70s] Begin checking exclusive groups violation ...
[07/15 16:27:42     70s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 16:27:42     70s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] Running CheckPlace using 4 threads!...
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] ...checkPlace MT is done!
[07/15 16:27:42     70s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:27:42     70s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 2 thread pools are available.
[07/15 16:27:42     70s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2375.8M, EPOCH TIME: 1721075262.623841
[07/15 16:27:42     70s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2375.8M, EPOCH TIME: 1721075262.624276
[07/15 16:27:42     70s] *info: Placed = 1167          
[07/15 16:27:42     70s] *info: Unplaced = 0           
[07/15 16:27:42     70s] Placement Density:59.26%(48367/81624)
[07/15 16:27:42     70s] Placement Density (including fixed std cells):59.26%(48367/81624)
[07/15 16:27:42     70s] All LLGs are deleted
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2375.8M, EPOCH TIME: 1721075262.624837
[07/15 16:27:42     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2375.8M, EPOCH TIME: 1721075262.624910
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2375.8M)
[07/15 16:27:42     70s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.026, MEM:2375.8M, EPOCH TIME: 1721075262.625296
[07/15 16:27:42     70s] <CMD> setDrawView place
[07/15 16:27:42     70s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 16:27:42     70s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
[07/15 16:27:42     70s] #optDebug: fT-S <1 1 0 0 0>
[07/15 16:27:42     70s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:10.2/0:25:40.2 (0.0), mem = 2375.8M
[07/15 16:27:42     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2375.8M, EPOCH TIME: 1721075262.633507
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] All LLGs are deleted
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2375.8M, EPOCH TIME: 1721075262.633585
[07/15 16:27:42     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2375.8M, EPOCH TIME: 1721075262.633631
[07/15 16:27:42     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2375.8M, EPOCH TIME: 1721075262.633687
[07/15 16:27:42     70s] Start to check current routing status for nets...
[07/15 16:27:42     70s] All nets are already routed correctly.
[07/15 16:27:42     70s] End to check current routing status for nets (mem=2375.8M)
[07/15 16:27:42     70s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 16:27:42     70s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:27:42     70s] RC Extraction called in multi-corner(2) mode.
[07/15 16:27:42     70s] RCMode: PreRoute
[07/15 16:27:42     70s]       RC Corner Indexes            0       1   
[07/15 16:27:42     70s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:27:42     70s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:27:42     70s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:27:42     70s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:27:42     70s] Shrink Factor                : 1.00000
[07/15 16:27:42     70s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:27:42     70s] Using capacitance table file ...
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s] Trim Metal Layers:
[07/15 16:27:42     70s] LayerId::1 widthSet size::4
[07/15 16:27:42     70s] LayerId::2 widthSet size::4
[07/15 16:27:42     70s] LayerId::3 widthSet size::4
[07/15 16:27:42     70s] LayerId::4 widthSet size::4
[07/15 16:27:42     70s] LayerId::5 widthSet size::4
[07/15 16:27:42     70s] LayerId::6 widthSet size::2
[07/15 16:27:42     70s] Updating RC grid for preRoute extraction ...
[07/15 16:27:42     70s] eee: pegSigSF::1.070000
[07/15 16:27:42     70s] Initializing multi-corner capacitance tables ... 
[07/15 16:27:42     70s] Initializing multi-corner resistance tables ...
[07/15 16:27:42     70s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:27:42     70s] eee: l::2 avDens::0.132567 usedTrk::593.899043 availTrk::4480.000000 sigTrk::593.899043
[07/15 16:27:42     70s] eee: l::3 avDens::0.162201 usedTrk::609.875002 availTrk::3760.000000 sigTrk::609.875002
[07/15 16:27:42     70s] eee: l::4 avDens::0.014248 usedTrk::42.175223 availTrk::2960.000000 sigTrk::42.175223
[07/15 16:27:42     70s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:27:42     70s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:27:42     70s] {RT max_rc 0 4 4 0}
[07/15 16:27:42     70s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.034573 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:27:42     70s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2383.809M)
[07/15 16:27:42     70s] Effort level <high> specified for reg2reg path_group
[07/15 16:27:42     70s] All LLGs are deleted
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2431.5M, EPOCH TIME: 1721075262.716935
[07/15 16:27:42     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2431.5M, EPOCH TIME: 1721075262.717026
[07/15 16:27:42     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2431.5M, EPOCH TIME: 1721075262.717229
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2431.5M, EPOCH TIME: 1721075262.717404
[07/15 16:27:42     70s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:42     70s] Core basic site is core_ji3v
[07/15 16:27:42     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2431.5M, EPOCH TIME: 1721075262.725635
[07/15 16:27:42     70s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:27:42     70s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:27:42     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:2455.5M, EPOCH TIME: 1721075262.726947
[07/15 16:27:42     70s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:27:42     70s] SiteArray: use 176,128 bytes
[07/15 16:27:42     70s] SiteArray: current memory after site array memory allocation 2455.5M
[07/15 16:27:42     70s] SiteArray: FP blocked sites are writable
[07/15 16:27:42     70s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2455.5M, EPOCH TIME: 1721075262.727448
[07/15 16:27:42     70s] Process 282 wires and vias for routing blockage analysis
[07/15 16:27:42     70s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2455.5M, EPOCH TIME: 1721075262.729792
[07/15 16:27:42     70s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:27:42     70s] Atter site array init, number of instance map data is 0.
[07/15 16:27:42     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2455.5M, EPOCH TIME: 1721075262.730042
[07/15 16:27:42     70s] 
[07/15 16:27:42     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:42     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2455.5M, EPOCH TIME: 1721075262.730315
[07/15 16:27:42     70s] All LLGs are deleted
[07/15 16:27:42     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:42     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2455.5M, EPOCH TIME: 1721075262.730739
[07/15 16:27:42     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2455.5M, EPOCH TIME: 1721075262.730805
[07/15 16:27:42     70s] Starting delay calculation for Setup views
[07/15 16:27:42     70s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:27:42     70s] #################################################################################
[07/15 16:27:42     70s] # Design Stage: PreRoute
[07/15 16:27:42     70s] # Design Name: aska_dig
[07/15 16:27:42     70s] # Design Mode: 180nm
[07/15 16:27:42     70s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:27:42     70s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:27:42     70s] # Signoff Settings: SI Off 
[07/15 16:27:42     70s] #################################################################################
[07/15 16:27:42     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 2453.5M, InitMEM = 2453.5M)
[07/15 16:27:42     70s] Calculate delays in BcWc mode...
[07/15 16:27:42     70s] Start delay calculation (fullDC) (4 T). (MEM=2453.54)
[07/15 16:27:42     70s] End AAE Lib Interpolated Model. (MEM=2465.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:27:42     70s] Total number of fetched objects 1201
[07/15 16:27:42     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:27:42     70s] End delay calculation. (MEM=2623.82 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:27:42     70s] End delay calculation (fullDC). (MEM=2623.82 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:27:42     70s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2623.8M) ***
[07/15 16:27:42     70s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:11 mem=2657.8M)
[07/15 16:27:43     70s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.326 |  4.168  | -75.326 |
|           TNS (ns):|-26661.9 |  0.000  |-26661.9 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.477   |     32 (32)      |
|   max_tran     |     32 (549)     |  -71.880   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:27:43     70s] All LLGs are deleted
[07/15 16:27:43     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2495.7M, EPOCH TIME: 1721075263.696203
[07/15 16:27:43     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2495.7M, EPOCH TIME: 1721075263.696293
[07/15 16:27:43     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2495.7M, EPOCH TIME: 1721075263.696523
[07/15 16:27:43     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2495.7M, EPOCH TIME: 1721075263.696711
[07/15 16:27:43     70s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:43     70s] Core basic site is core_ji3v
[07/15 16:27:43     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2495.7M, EPOCH TIME: 1721075263.704999
[07/15 16:27:43     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:27:43     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:27:43     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:2495.7M, EPOCH TIME: 1721075263.705951
[07/15 16:27:43     70s] Fast DP-INIT is on for default
[07/15 16:27:43     70s] Atter site array init, number of instance map data is 0.
[07/15 16:27:43     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2495.7M, EPOCH TIME: 1721075263.706497
[07/15 16:27:43     70s] 
[07/15 16:27:43     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:43     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2495.7M, EPOCH TIME: 1721075263.706772
[07/15 16:27:43     70s] All LLGs are deleted
[07/15 16:27:43     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2495.7M, EPOCH TIME: 1721075263.707132
[07/15 16:27:43     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2495.7M, EPOCH TIME: 1721075263.707191
[07/15 16:27:43     70s] Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:27:43     70s] All LLGs are deleted
[07/15 16:27:43     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2495.7M, EPOCH TIME: 1721075263.708495
[07/15 16:27:43     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2495.7M, EPOCH TIME: 1721075263.708561
[07/15 16:27:43     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2495.7M, EPOCH TIME: 1721075263.708734
[07/15 16:27:43     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2495.7M, EPOCH TIME: 1721075263.708860
[07/15 16:27:43     70s] Max number of tech site patterns supported in site array is 256.
[07/15 16:27:43     70s] Core basic site is core_ji3v
[07/15 16:27:43     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2495.7M, EPOCH TIME: 1721075263.717056
[07/15 16:27:43     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:27:43     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:27:43     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2495.7M, EPOCH TIME: 1721075263.718469
[07/15 16:27:43     70s] Fast DP-INIT is on for default
[07/15 16:27:43     70s] Atter site array init, number of instance map data is 0.
[07/15 16:27:43     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2495.7M, EPOCH TIME: 1721075263.718867
[07/15 16:27:43     70s] 
[07/15 16:27:43     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:27:43     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2495.7M, EPOCH TIME: 1721075263.719121
[07/15 16:27:43     70s] All LLGs are deleted
[07/15 16:27:43     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:27:43     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2495.7M, EPOCH TIME: 1721075263.719492
[07/15 16:27:43     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2495.7M, EPOCH TIME: 1721075263.719552
[07/15 16:27:43     70s] Reported timing to dir timingReports
[07/15 16:27:43     70s] Total CPU time: 0.55 sec
[07/15 16:27:43     70s] Total Real time: 1.0 sec
[07/15 16:27:43     70s] Total Memory Usage: 2495.667969 Mbytes
[07/15 16:27:43     70s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:27:43     70s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.5/0:00:01.1 (0.5), totSession cpu/real = 0:01:10.7/0:25:41.3 (0.0), mem = 2495.7M
[07/15 16:27:43     70s] 
[07/15 16:27:43     70s] =============================================================================================
[07/15 16:27:43     70s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[07/15 16:27:43     70s] =============================================================================================
[07/15 16:27:43     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:27:43     70s] ---------------------------------------------------------------------------------------------
[07/15 16:27:43     70s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:27:43     70s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.0 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 16:27:43     70s] [ DrvReport              ]      1   0:00:00.7  (  64.0 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 16:27:43     70s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:27:43     70s] [ TimingUpdate           ]      1   0:00:00.1  (   8.4 % )     0:00:00.2 /  0:00:00.3    1.4
[07/15 16:27:43     70s] [ FullDelayCalc          ]      1   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.2    1.6
[07/15 16:27:43     70s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:27:43     70s] [ GenerateReports        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:27:43     70s] [ MISC                   ]          0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:27:43     70s] ---------------------------------------------------------------------------------------------
[07/15 16:27:43     70s]  timeDesign #2 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.5    0.5
[07/15 16:27:43     70s] ---------------------------------------------------------------------------------------------
[07/15 16:27:43     70s] 
[07/15 16:34:10     84s] <CMD> addTieHiLo -cell {LOGIC1JI3V LOGIC0JI3V} -prefix LTIE
[07/15 16:34:10     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2502.2M, EPOCH TIME: 1721075650.856846
[07/15 16:34:10     84s] Processing tracks to init pin-track alignment.
[07/15 16:34:10     84s] z: 2, totalTracks: 1
[07/15 16:34:10     84s] z: 4, totalTracks: 1
[07/15 16:34:10     84s] z: 6, totalTracks: 1
[07/15 16:34:10     84s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:34:10     84s] All LLGs are deleted
[07/15 16:34:10     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2502.2M, EPOCH TIME: 1721075650.858131
[07/15 16:34:10     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2502.2M, EPOCH TIME: 1721075650.858214
[07/15 16:34:10     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2502.2M, EPOCH TIME: 1721075650.858443
[07/15 16:34:10     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2502.2M, EPOCH TIME: 1721075650.858790
[07/15 16:34:10     84s] Max number of tech site patterns supported in site array is 256.
[07/15 16:34:10     84s] Core basic site is core_ji3v
[07/15 16:34:10     84s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2502.2M, EPOCH TIME: 1721075650.867745
[07/15 16:34:10     84s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:34:10     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:34:10     84s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2502.2M, EPOCH TIME: 1721075650.868739
[07/15 16:34:10     84s] Fast DP-INIT is on for default
[07/15 16:34:10     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:34:10     84s] Atter site array init, number of instance map data is 0.
[07/15 16:34:10     84s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2502.2M, EPOCH TIME: 1721075650.869165
[07/15 16:34:10     84s] 
[07/15 16:34:10     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:34:10     84s] 
[07/15 16:34:10     84s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:34:10     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2502.2M, EPOCH TIME: 1721075650.869470
[07/15 16:34:10     84s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2502.2M, EPOCH TIME: 1721075650.869517
[07/15 16:34:10     84s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2502.2M, EPOCH TIME: 1721075650.870333
[07/15 16:34:10     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2502.2MB).
[07/15 16:34:10     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2502.2M, EPOCH TIME: 1721075650.870701
[07/15 16:34:10     84s] Options: No distance constraint, Max Fan-out = 10.
[07/15 16:34:10     84s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2502.2M, EPOCH TIME: 1721075650.870784
[07/15 16:34:10     84s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2502.2M, EPOCH TIME: 1721075650.870842
[07/15 16:34:10     84s] INFO: Total Number of Tie Cells (LOGIC1JI3V) placed: 0  
[07/15 16:34:10     84s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2502.2M, EPOCH TIME: 1721075650.872066
[07/15 16:34:10     84s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2502.2M, EPOCH TIME: 1721075650.872128
[07/15 16:34:10     84s] INFO: Total Number of Tie Cells (LOGIC0JI3V) placed: 0  
[07/15 16:34:10     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2502.2M, EPOCH TIME: 1721075650.872634
[07/15 16:34:10     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 16:34:10     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] All LLGs are deleted
[07/15 16:34:10     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:34:10     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2494.2M, EPOCH TIME: 1721075650.874104
[07/15 16:34:10     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2494.2M, EPOCH TIME: 1721075650.874267
[07/15 16:34:10     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2490.2M, EPOCH TIME: 1721075650.874954
[07/15 16:36:08     87s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 16:36:08     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:36:08     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:36:08     87s] <CMD> earlyGlobalRoute
[07/15 16:36:08     87s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2494.73 MB )
[07/15 16:36:08     87s] (I)      ============================ Layers =============================
[07/15 16:36:08     87s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:36:08     87s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:36:08     87s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:36:08     87s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:36:08     87s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:36:08     87s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:36:08     87s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:36:08     87s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:36:08     87s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:36:08     87s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:36:08     87s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:36:08     87s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:36:08     87s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:36:08     87s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:36:08     87s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:36:08     87s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:36:08     87s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:36:08     87s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:36:08     87s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:36:08     87s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:36:08     87s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:36:08     87s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:36:08     87s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:36:08     87s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:36:08     87s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:36:08     87s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:36:08     87s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:36:08     87s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:36:08     87s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:36:08     87s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:36:08     87s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:36:08     87s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:36:08     87s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:36:08     87s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:36:08     87s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:36:08     87s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:36:08     87s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:36:08     87s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:36:08     87s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:36:08     87s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:36:08     87s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:36:08     87s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:36:08     87s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:36:08     87s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:36:08     87s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:36:08     87s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:36:08     87s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:36:08     87s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:36:08     87s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:36:08     87s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:36:08     87s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:36:08     87s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:36:08     87s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:36:08     87s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:36:08     87s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:36:08     87s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:36:08     87s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:36:08     87s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:36:08     87s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:36:08     87s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:36:08     87s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:36:08     87s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:36:08     87s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:36:08     87s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:36:08     87s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:36:08     87s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:36:08     87s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:36:08     87s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:36:08     87s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:36:08     87s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:36:08     87s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:36:08     87s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:36:08     87s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:36:08     87s] (I)      Started Import and model ( Curr Mem: 2494.73 MB )
[07/15 16:36:08     87s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:36:08     87s] (I)      == Non-default Options ==
[07/15 16:36:08     87s] (I)      Maximum routing layer                              : 4
[07/15 16:36:08     87s] (I)      Number of threads                                  : 4
[07/15 16:36:08     87s] (I)      Method to set GCell size                           : row
[07/15 16:36:08     87s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:36:08     87s] (I)      Use row-based GCell size
[07/15 16:36:08     87s] (I)      Use row-based GCell align
[07/15 16:36:08     87s] (I)      layer 0 area = 202000
[07/15 16:36:08     87s] (I)      layer 1 area = 202000
[07/15 16:36:08     87s] (I)      layer 2 area = 202000
[07/15 16:36:08     87s] (I)      layer 3 area = 202000
[07/15 16:36:08     87s] (I)      GCell unit size   : 4480
[07/15 16:36:08     87s] (I)      GCell multiplier  : 1
[07/15 16:36:08     87s] (I)      GCell row height  : 4480
[07/15 16:36:08     87s] (I)      Actual row height : 4480
[07/15 16:36:08     87s] (I)      GCell align ref   : 20160 20160
[07/15 16:36:08     87s] [NR-eGR] Track table information for default rule: 
[07/15 16:36:08     87s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:36:08     87s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:36:08     87s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:36:08     87s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:36:08     87s] [NR-eGR] METTP has single uniform track structure
[07/15 16:36:08     87s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:36:08     87s] (I)      ================= Default via ==================
[07/15 16:36:08     87s] (I)      +---+--------------------+---------------------+
[07/15 16:36:08     87s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:36:08     87s] (I)      +---+--------------------+---------------------+
[07/15 16:36:08     87s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:36:08     87s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:36:08     87s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:36:08     87s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:36:08     87s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:36:08     87s] (I)      +---+--------------------+---------------------+
[07/15 16:36:08     87s] [NR-eGR] Read 260 PG shapes
[07/15 16:36:08     87s] [NR-eGR] Read 0 clock shapes
[07/15 16:36:08     87s] [NR-eGR] Read 0 other shapes
[07/15 16:36:08     87s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:36:08     87s] [NR-eGR] #Instance Blockages : 0
[07/15 16:36:08     87s] [NR-eGR] #PG Blockages       : 260
[07/15 16:36:08     87s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:36:08     87s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:36:08     87s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:36:08     87s] [NR-eGR] #Other Blockages    : 0
[07/15 16:36:08     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:36:08     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:36:08     87s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 16:36:08     87s] (I)      early_global_route_priority property id does not exist.
[07/15 16:36:08     87s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:36:08     87s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:36:08     87s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:36:08     87s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:36:08     87s] (I)      Number of ignored nets                =      0
[07/15 16:36:08     87s] (I)      Number of connected nets              =      0
[07/15 16:36:08     87s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:36:08     87s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:36:08     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:36:08     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:36:08     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:36:08     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:36:08     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:36:08     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:36:08     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:36:08     87s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:36:08     87s] (I)      Ndr track 0 does not exist
[07/15 16:36:08     87s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:36:08     87s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:36:08     87s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:36:08     87s] (I)      Site width          :   560  (dbu)
[07/15 16:36:08     87s] (I)      Row height          :  4480  (dbu)
[07/15 16:36:08     87s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:36:08     87s] (I)      GCell width         :  4480  (dbu)
[07/15 16:36:08     87s] (I)      GCell height        :  4480  (dbu)
[07/15 16:36:08     87s] (I)      Grid                :    99    54     4
[07/15 16:36:08     87s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:36:08     87s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:36:08     87s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:36:08     87s] (I)      Default wire width  :   230   280   280   280
[07/15 16:36:08     87s] (I)      Default wire space  :   230   280   280   280
[07/15 16:36:08     87s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:36:08     87s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:36:08     87s] (I)      First track coord   :   280   280   280   280
[07/15 16:36:08     87s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:36:08     87s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:36:08     87s] (I)      Num of masks        :     1     1     1     1
[07/15 16:36:08     87s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:36:08     87s] (I)      --------------------------------------------------------
[07/15 16:36:08     87s] 
[07/15 16:36:08     87s] [NR-eGR] ============ Routing rule table ============
[07/15 16:36:08     87s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 16:36:08     87s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:36:08     87s] (I)                    Layer    2    3    4 
[07/15 16:36:08     87s] (I)                    Pitch  560  560  560 
[07/15 16:36:08     87s] (I)             #Used tracks    1    1    1 
[07/15 16:36:08     87s] (I)       #Fully used tracks    1    1    1 
[07/15 16:36:08     87s] [NR-eGR] ========================================
[07/15 16:36:08     87s] [NR-eGR] 
[07/15 16:36:08     87s] (I)      =============== Blocked Tracks ===============
[07/15 16:36:08     87s] (I)      +-------+---------+----------+---------------+
[07/15 16:36:08     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:36:08     87s] (I)      +-------+---------+----------+---------------+
[07/15 16:36:08     87s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:36:08     87s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:36:08     87s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:36:08     87s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:36:08     87s] (I)      +-------+---------+----------+---------------+
[07/15 16:36:08     87s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2494.73 MB )
[07/15 16:36:08     87s] (I)      Reset routing kernel
[07/15 16:36:08     87s] (I)      Started Global Routing ( Curr Mem: 2494.73 MB )
[07/15 16:36:09     87s] (I)      totalPins=4760  totalGlobalPin=4707 (98.89%)
[07/15 16:36:09     87s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:36:09     87s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] (I)      ============  Phase 1a Route ============
[07/15 16:36:09     87s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:36:09     87s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] (I)      ============  Phase 1b Route ============
[07/15 16:36:09     87s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:36:09     87s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 5.057024e+04um
[07/15 16:36:09     87s] (I)      Congestion metric : 0.03%H 0.00%V, 0.03%HV
[07/15 16:36:09     87s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] (I)      ============  Phase 1c Route ============
[07/15 16:36:09     87s] (I)      Level2 Grid: 20 x 11
[07/15 16:36:09     87s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] (I)      ============  Phase 1d Route ============
[07/15 16:36:09     87s] (I)      Usage: 11291 = (5963 H, 5328 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.387e+04um V)
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] (I)      ============  Phase 1e Route ============
[07/15 16:36:09     87s] (I)      Usage: 11291 = (5963 H, 5328 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.387e+04um V)
[07/15 16:36:09     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.058368e+04um
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] (I)      ============  Phase 1l Route ============
[07/15 16:36:09     87s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:36:09     87s] (I)      Layer  2:      36109      6816         5        4016       37960    ( 9.57%) 
[07/15 16:36:09     87s] (I)      Layer  3:      42336      6010         0           0       42336    ( 0.00%) 
[07/15 16:36:09     87s] (I)      Layer  4:      42135       347         0           0       41976    ( 0.00%) 
[07/15 16:36:09     87s] (I)      Total:        120580     13173         5        4016      122272    ( 3.18%) 
[07/15 16:36:09     87s] (I)      
[07/15 16:36:09     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:36:09     87s] [NR-eGR]                        OverCon            
[07/15 16:36:09     87s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:36:09     87s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:36:09     87s] [NR-eGR] ----------------------------------------------
[07/15 16:36:09     87s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:36:09     87s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:36:09     87s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:36:09     87s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:36:09     87s] [NR-eGR] ----------------------------------------------
[07/15 16:36:09     87s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:36:09     87s] [NR-eGR] 
[07/15 16:36:09     87s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2502.74 MB )
[07/15 16:36:09     87s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:36:09     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:36:09     87s] (I)      ============= Track Assignment ============
[07/15 16:36:09     87s] (I)      Started Track Assignment (4T) ( Curr Mem: 2502.74 MB )
[07/15 16:36:09     87s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:36:09     87s] (I)      Run Multi-thread track assignment
[07/15 16:36:09     87s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2502.74 MB )
[07/15 16:36:09     87s] (I)      Started Export ( Curr Mem: 2502.74 MB )
[07/15 16:36:09     87s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:36:09     87s] [NR-eGR] -----------------------------------
[07/15 16:36:09     87s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 16:36:09     87s] [NR-eGR]  MET2    (2V)         23982   6862 
[07/15 16:36:09     87s] [NR-eGR]  MET3    (3H)         27279    324 
[07/15 16:36:09     87s] [NR-eGR]  MET4    (4V)          1836      0 
[07/15 16:36:09     87s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:36:09     87s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:36:09     87s] [NR-eGR] -----------------------------------
[07/15 16:36:09     87s] [NR-eGR]          Total        53096  11866 
[07/15 16:36:09     87s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:36:09     87s] [NR-eGR] Total half perimeter of net bounding box: 40796um
[07/15 16:36:09     87s] [NR-eGR] Total length: 53096um, number of vias: 11866
[07/15 16:36:09     87s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:36:09     87s] [NR-eGR] Total eGR-routed clock nets wire length: 3966um, number of vias: 1007
[07/15 16:36:09     87s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:36:09     87s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2493.22 MB )
[07/15 16:36:09     87s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.07 sec, Curr Mem: 2451.22 MB )
[07/15 16:36:09     87s] (I)      ======================================== Runtime Summary ========================================
[07/15 16:36:09     87s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 16:36:09     87s] (I)      -------------------------------------------------------------------------------------------------
[07/15 16:36:09     87s] (I)       Early Global Route kernel                   100.00%  508.74 sec  508.82 sec  0.07 sec  0.10 sec 
[07/15 16:36:09     87s] (I)       +-Import and model                           10.66%  508.76 sec  508.76 sec  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | +-Create place DB                           2.77%  508.76 sec  508.76 sec  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | | +-Import place data                       2.64%  508.76 sec  508.76 sec  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read instances and placement          0.79%  508.76 sec  508.76 sec  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read nets                             1.58%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Create route DB                           5.68%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Import route data (4T)                  5.37%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.29%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read routing blockages              0.00%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read instance blockages             0.19%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read PG blockages                   0.08%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read clock blockages                0.02%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read other blockages                0.02%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read halo blockages                 0.01%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Read boundary cut boxes             0.00%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read blackboxes                       0.02%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read prerouted                        0.39%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read unlegalized nets                 0.06%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Read nets                             0.36%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Set up via pillars                    0.01%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Initialize 3D grid graph              0.05%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Model blockage capacity               0.87%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Initialize 3D capacity              0.67%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Read aux data                             0.00%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Others data preparation                   0.09%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Create route kernel                       1.38%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       +-Global Routing                             23.85%  508.76 sec  508.78 sec  0.02 sec  0.03 sec 
[07/15 16:36:09     87s] (I)       | +-Initialization                            0.49%  508.76 sec  508.76 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Net group 1                              22.25%  508.76 sec  508.78 sec  0.02 sec  0.02 sec 
[07/15 16:36:09     87s] (I)       | | +-Generate topology (4T)                  1.17%  508.77 sec  508.77 sec  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | | +-Phase 1a                                3.56%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Pattern routing (4T)                  2.58%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.28%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Add via demand to 2D                  0.25%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Phase 1b                                1.66%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Monotonic routing (4T)                1.40%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Phase 1c                                0.62%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Two level Routing                     0.48%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | | +-Two Level Routing (Strong)          0.09%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Phase 1d                                3.44%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Detoured routing (4T)                 3.28%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Phase 1e                                0.18%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | | +-Route legalization                    0.00%  508.77 sec  508.77 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Phase 1l                               10.19%  508.77 sec  508.78 sec  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | | | +-Layer assignment (4T)                 9.86%  508.77 sec  508.78 sec  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | +-Clean cong LA                             0.00%  508.78 sec  508.78 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       +-Export 3D cong map                          0.61%  508.78 sec  508.78 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Export 2D cong map                        0.11%  508.78 sec  508.78 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       +-Extract Global 3D Wires                     0.23%  508.78 sec  508.78 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       +-Track Assignment (4T)                       6.91%  508.78 sec  508.79 sec  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | +-Initialization                            0.08%  508.78 sec  508.78 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Track Assignment Kernel                   6.38%  508.78 sec  508.79 sec  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)       | +-Free Memory                               0.00%  508.79 sec  508.79 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       +-Export                                     31.30%  508.79 sec  508.81 sec  0.02 sec  0.02 sec 
[07/15 16:36:09     87s] (I)       | +-Export DB wires                           2.85%  508.79 sec  508.79 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Export all nets (4T)                    1.77%  508.79 sec  508.79 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | | +-Set wire vias (4T)                      0.64%  508.79 sec  508.79 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Report wirelength                         2.11%  508.79 sec  508.79 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Update net boxes                          1.52%  508.79 sec  508.79 sec  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)       | +-Update timing                            24.13%  508.79 sec  508.81 sec  0.02 sec  0.02 sec 
[07/15 16:36:09     87s] (I)       +-Postprocess design                          4.50%  508.81 sec  508.82 sec  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)      ======================= Summary by functions ========================
[07/15 16:36:09     87s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 16:36:09     87s] (I)      ---------------------------------------------------------------------
[07/15 16:36:09     87s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.10 sec 
[07/15 16:36:09     87s] (I)        1  Export                               31.30%  0.02 sec  0.02 sec 
[07/15 16:36:09     87s] (I)        1  Global Routing                       23.85%  0.02 sec  0.03 sec 
[07/15 16:36:09     87s] (I)        1  Import and model                     10.66%  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        1  Track Assignment (4T)                 6.91%  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        1  Postprocess design                    4.50%  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        1  Export 3D cong map                    0.61%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        1  Extract Global 3D Wires               0.23%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Update timing                        24.13%  0.02 sec  0.02 sec 
[07/15 16:36:09     87s] (I)        2  Net group 1                          22.25%  0.02 sec  0.02 sec 
[07/15 16:36:09     87s] (I)        2  Track Assignment Kernel               6.38%  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        2  Create route DB                       5.68%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Export DB wires                       2.85%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Create place DB                       2.77%  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        2  Report wirelength                     2.11%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Update net boxes                      1.52%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Create route kernel                   1.38%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Initialization                        0.57%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Phase 1l                             10.19%  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        3  Import route data (4T)                5.37%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Phase 1a                              3.56%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Phase 1d                              3.44%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Import place data                     2.64%  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        3  Export all nets (4T)                  1.77%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Phase 1b                              1.66%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Generate topology (4T)                1.17%  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        3  Set wire vias (4T)                    0.64%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Phase 1c                              0.62%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        3  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Layer assignment (4T)                 9.86%  0.01 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        4  Detoured routing (4T)                 3.28%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Pattern routing (4T)                  2.58%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Read nets                             1.93%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Monotonic routing (4T)                1.40%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Read blockages ( Layer 2-4 )          1.29%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Model blockage capacity               0.87%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Read instances and placement          0.79%  0.00 sec  0.01 sec 
[07/15 16:36:09     87s] (I)        4  Two level Routing                     0.48%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Read prerouted                        0.39%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Pattern Routing Avoiding Blockages    0.28%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Add via demand to 2D                  0.25%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Initialize 3D capacity                0.67%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Two Level Routing (Regular)           0.08%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/15 16:36:09     87s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 16:36:16     88s] <CMD> redraw
[07/15 16:36:41     88s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[07/15 16:36:41     88s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:36:41     88s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:37:31     89s] <CMD> setDrawView ameba
[07/15 16:37:37     89s] <CMD> setDrawView fplan
[07/15 16:37:40     89s] <CMD> setDrawView fplan
[07/15 16:37:43     89s] <CMD> setDrawView place
[07/15 16:38:09     89s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:38:09     89s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:38:14     89s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:38:14     89s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:38:26     90s] <CMD> setLayerPreference node_inst -isVisible 0
[07/15 16:38:30     90s] <CMD> setLayerPreference node_net -isVisible 0
[07/15 16:38:41     90s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[07/15 16:38:48     90s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[07/15 16:39:14     90s] <CMD> setLayerPreference densityMap -isVisible 1
[07/15 16:39:17     91s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[07/15 16:39:20     91s] <CMD> setLayerPreference timingMap -isVisible 1
[07/15 16:39:23     91s] <CMD> setLayerPreference metalDensityMap -isVisible 1
[07/15 16:39:27     91s] <CMD> setLayerPreference powerDensity -isVisible 1
[07/15 16:39:27     91s] 
[07/15 16:39:27     91s] 
[07/15 16:39:27     91s] 
[07/15 16:39:30     91s] <CMD> fit
[07/15 16:39:50     91s] <CMD> setLayerPreference routeCongest -isVisible 0
[07/15 16:39:52     91s] <CMD> setLayerPreference congChan -isVisible 0
[07/15 16:40:00     91s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[07/15 16:40:39     91s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:40:39     91s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:40:54     92s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:40:54     92s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[07/15 16:41:22     92s] <CMD> setLayerPreference densityMap -isVisible 0
[07/15 16:41:25     92s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[07/15 16:41:28     92s] <CMD> setLayerPreference timingMap -isVisible 0
[07/15 16:41:36     92s] <CMD> setLayerPreference timingMap -isVisible 1
[07/15 16:41:36     92s] <CMD> setLayerPreference metalDensityMap -isVisible 0
[07/15 16:41:39     92s] <CMD> setLayerPreference powerDensity -isVisible 0
[07/15 16:41:49     92s] <CMD> zoomBox 140.07500 132.90400 217.17100 11.28800
[07/15 16:41:52     92s] <CMD> zoomBox 86.11800 7.07000 272.61600 150.14800
[07/15 16:41:59     93s] <CMD> redraw
[07/15 16:42:03     93s] <CMD> zoomBox 71.26800 5.31900 290.67700 173.64600
[07/15 16:42:06     93s] <CMD> fit
[07/15 16:42:10     93s] <CMD> zoomBox -22.26000 -66.89300 467.46000 308.81200
[07/15 16:42:11     93s] <CMD> redraw
[07/15 16:42:41     93s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 3 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 16:42:41     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:42:41     93s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:42:41     93s] <CMD> earlyGlobalRoute
[07/15 16:42:41     93s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      ============================ Layers =============================
[07/15 16:42:41     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:42:41     93s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:42:41     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:42:41     93s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:42:41     93s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:42:41     93s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:42:41     93s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:42:41     93s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:42:41     93s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:42:41     93s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:42:41     93s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:42:41     93s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:42:41     93s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:42:41     93s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:42:41     93s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:42:41     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:42:41     93s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:42:41     93s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:42:41     93s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:42:41     93s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:42:41     93s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:42:41     93s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:42:41     93s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:42:41     93s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:42:41     93s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:42:41     93s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:42:41     93s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:42:41     93s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:42:41     93s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:42:41     93s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:42:41     93s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:42:41     93s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:42:41     93s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:42:41     93s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:42:41     93s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:42:41     93s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:42:41     93s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:42:41     93s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:42:41     93s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:42:41     93s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:42:41     93s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:42:41     93s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:42:41     93s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:42:41     93s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:42:41     93s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:42:41     93s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:42:41     93s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:42:41     93s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:42:41     93s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:42:41     93s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:42:41     93s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:42:41     93s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:42:41     93s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:42:41     93s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:42:41     93s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:42:41     93s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:42:41     93s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:42:41     93s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:42:41     93s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:42:41     93s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:42:41     93s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:42:41     93s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:42:41     93s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:42:41     93s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:42:41     93s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:42:41     93s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:42:41     93s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:42:41     93s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:42:41     93s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:42:41     93s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:42:41     93s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:42:41     93s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:42:41     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:42:41     93s] (I)      Started Import and model ( Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:42:41     93s] (I)      == Non-default Options ==
[07/15 16:42:41     93s] (I)      Maximum routing layer                              : 3
[07/15 16:42:41     93s] (I)      Number of threads                                  : 4
[07/15 16:42:41     93s] (I)      Method to set GCell size                           : row
[07/15 16:42:41     93s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:42:41     93s] (I)      Use row-based GCell size
[07/15 16:42:41     93s] (I)      Use row-based GCell align
[07/15 16:42:41     93s] (I)      layer 0 area = 202000
[07/15 16:42:41     93s] (I)      layer 1 area = 202000
[07/15 16:42:41     93s] (I)      layer 2 area = 202000
[07/15 16:42:41     93s] (I)      GCell unit size   : 4480
[07/15 16:42:41     93s] (I)      GCell multiplier  : 1
[07/15 16:42:41     93s] (I)      GCell row height  : 4480
[07/15 16:42:41     93s] (I)      Actual row height : 4480
[07/15 16:42:41     93s] (I)      GCell align ref   : 20160 20160
[07/15 16:42:41     93s] [NR-eGR] Track table information for default rule: 
[07/15 16:42:41     93s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:42:41     93s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:42:41     93s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:42:41     93s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:42:41     93s] [NR-eGR] METTP has single uniform track structure
[07/15 16:42:41     93s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:42:41     93s] (I)      ================= Default via ==================
[07/15 16:42:41     93s] (I)      +---+--------------------+---------------------+
[07/15 16:42:41     93s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:42:41     93s] (I)      +---+--------------------+---------------------+
[07/15 16:42:41     93s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:42:41     93s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:42:41     93s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:42:41     93s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:42:41     93s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:42:41     93s] (I)      +---+--------------------+---------------------+
[07/15 16:42:41     93s] [NR-eGR] Read 260 PG shapes
[07/15 16:42:41     93s] [NR-eGR] Read 0 clock shapes
[07/15 16:42:41     93s] [NR-eGR] Read 0 other shapes
[07/15 16:42:41     93s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:42:41     93s] [NR-eGR] #Instance Blockages : 0
[07/15 16:42:41     93s] [NR-eGR] #PG Blockages       : 260
[07/15 16:42:41     93s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:42:41     93s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:42:41     93s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:42:41     93s] [NR-eGR] #Other Blockages    : 0
[07/15 16:42:41     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:42:41     93s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:42:41     93s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 16:42:41     93s] (I)      early_global_route_priority property id does not exist.
[07/15 16:42:41     93s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:42:41     93s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:42:41     93s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:42:41     93s] (I)      Number of ignored nets                =      0
[07/15 16:42:41     93s] (I)      Number of connected nets              =      0
[07/15 16:42:41     93s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:42:41     93s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:42:41     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:42:41     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:42:41     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:42:41     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:42:41     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:42:41     93s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:42:41     93s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:42:41     93s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:42:41     93s] (I)      Ndr track 0 does not exist
[07/15 16:42:41     93s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:42:41     93s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:42:41     93s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:42:41     93s] (I)      Site width          :   560  (dbu)
[07/15 16:42:41     93s] (I)      Row height          :  4480  (dbu)
[07/15 16:42:41     93s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:42:41     93s] (I)      GCell width         :  4480  (dbu)
[07/15 16:42:41     93s] (I)      GCell height        :  4480  (dbu)
[07/15 16:42:41     93s] (I)      Grid                :    99    54     3
[07/15 16:42:41     93s] (I)      Layer numbers       :     1     2     3
[07/15 16:42:41     93s] (I)      Vertical capacity   :     0  4480     0
[07/15 16:42:41     93s] (I)      Horizontal capacity :     0     0  4480
[07/15 16:42:41     93s] (I)      Default wire width  :   230   280   280
[07/15 16:42:41     93s] (I)      Default wire space  :   230   280   280
[07/15 16:42:41     93s] (I)      Default wire pitch  :   460   560   560
[07/15 16:42:41     93s] (I)      Default pitch size  :   460   560   560
[07/15 16:42:41     93s] (I)      First track coord   :   280   280   280
[07/15 16:42:41     93s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[07/15 16:42:41     93s] (I)      Total num of tracks :   432   795   432
[07/15 16:42:41     93s] (I)      Num of masks        :     1     1     1
[07/15 16:42:41     93s] (I)      Num of trim masks   :     0     0     0
[07/15 16:42:41     93s] (I)      --------------------------------------------------------
[07/15 16:42:41     93s] 
[07/15 16:42:41     93s] [NR-eGR] ============ Routing rule table ============
[07/15 16:42:41     93s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 16:42:41     93s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:42:41     93s] (I)                    Layer    2    3 
[07/15 16:42:41     93s] (I)                    Pitch  560  560 
[07/15 16:42:41     93s] (I)             #Used tracks    1    1 
[07/15 16:42:41     93s] (I)       #Fully used tracks    1    1 
[07/15 16:42:41     93s] [NR-eGR] ========================================
[07/15 16:42:41     93s] [NR-eGR] 
[07/15 16:42:41     93s] (I)      =============== Blocked Tracks ===============
[07/15 16:42:41     93s] (I)      +-------+---------+----------+---------------+
[07/15 16:42:41     93s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:42:41     93s] (I)      +-------+---------+----------+---------------+
[07/15 16:42:41     93s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:42:41     93s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:42:41     93s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:42:41     93s] (I)      +-------+---------+----------+---------------+
[07/15 16:42:41     93s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      Reset routing kernel
[07/15 16:42:41     93s] (I)      Started Global Routing ( Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      totalPins=4760  totalGlobalPin=4707 (98.89%)
[07/15 16:42:41     93s] (I)      total 2D Cap : 79608 = (42768 H, 36840 V)
[07/15 16:42:41     93s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 3]
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] (I)      ============  Phase 1a Route ============
[07/15 16:42:41     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:42:41     93s] (I)      Usage: 11288 = (5966 H, 5322 V) = (13.95% H, 14.45% V) = (2.673e+04um H, 2.384e+04um V)
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] (I)      ============  Phase 1b Route ============
[07/15 16:42:41     93s] (I)      Usage: 11290 = (5969 H, 5321 V) = (13.96% H, 14.44% V) = (2.674e+04um H, 2.384e+04um V)
[07/15 16:42:41     93s] (I)      Overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 5.057920e+04um
[07/15 16:42:41     93s] (I)      Congestion metric : 0.02%H 0.04%V, 0.06%HV
[07/15 16:42:41     93s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] (I)      ============  Phase 1c Route ============
[07/15 16:42:41     93s] (I)      Level2 Grid: 20 x 11
[07/15 16:42:41     93s] (I)      Usage: 11290 = (5969 H, 5321 V) = (13.96% H, 14.44% V) = (2.674e+04um H, 2.384e+04um V)
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] (I)      ============  Phase 1d Route ============
[07/15 16:42:41     93s] (I)      Usage: 11293 = (5971 H, 5322 V) = (13.96% H, 14.45% V) = (2.675e+04um H, 2.384e+04um V)
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] (I)      ============  Phase 1e Route ============
[07/15 16:42:41     93s] (I)      Usage: 11293 = (5971 H, 5322 V) = (13.96% H, 14.45% V) = (2.675e+04um H, 2.384e+04um V)
[07/15 16:42:41     93s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.059264e+04um
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] (I)      ============  Phase 1l Route ============
[07/15 16:42:41     93s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:42:41     93s] (I)      Layer  2:      36115      7102         4        3968       38008    ( 9.45%) 
[07/15 16:42:41     93s] (I)      Layer  3:      42336      5970         0           0       42336    ( 0.00%) 
[07/15 16:42:41     93s] (I)      Total:         78451     13072         4        3968       80344    ( 4.71%) 
[07/15 16:42:41     93s] (I)      
[07/15 16:42:41     93s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:42:41     93s] [NR-eGR]                        OverCon            
[07/15 16:42:41     93s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:42:41     93s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:42:41     93s] [NR-eGR] ----------------------------------------------
[07/15 16:42:41     93s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:42:41     93s] [NR-eGR]    MET2 ( 2)         4( 0.08%)   ( 0.08%) 
[07/15 16:42:41     93s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:42:41     93s] [NR-eGR] ----------------------------------------------
[07/15 16:42:41     93s] [NR-eGR]        Total         4( 0.04%)   ( 0.04%) 
[07/15 16:42:41     93s] [NR-eGR] 
[07/15 16:42:41     93s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      total 2D Cap : 79614 = (42768 H, 36846 V)
[07/15 16:42:41     93s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.08% V
[07/15 16:42:41     93s] (I)      ============= Track Assignment ============
[07/15 16:42:41     93s] (I)      Started Track Assignment (4T) ( Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:42:41     93s] (I)      Run Multi-thread track assignment
[07/15 16:42:41     93s] (I)      Finished Track Assignment (4T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] (I)      Started Export ( Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:42:41     93s] [NR-eGR] -----------------------------------
[07/15 16:42:41     93s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 16:42:41     93s] [NR-eGR]  MET2    (2V)         25813   7163 
[07/15 16:42:41     93s] [NR-eGR]  MET3    (3H)         27358      0 
[07/15 16:42:41     93s] [NR-eGR]  MET4    (4V)             0      0 
[07/15 16:42:41     93s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:42:41     93s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:42:41     93s] [NR-eGR] -----------------------------------
[07/15 16:42:41     93s] [NR-eGR]          Total        53171  11843 
[07/15 16:42:41     93s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:42:41     93s] [NR-eGR] Total half perimeter of net bounding box: 40796um
[07/15 16:42:41     93s] [NR-eGR] Total length: 53171um, number of vias: 11843
[07/15 16:42:41     93s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:42:41     93s] [NR-eGR] Total eGR-routed clock nets wire length: 3966um, number of vias: 1018
[07/15 16:42:41     93s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:42:41     93s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2473.00 MB )
[07/15 16:42:41     93s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 2461.00 MB )
[07/15 16:42:41     93s] (I)      ======================================== Runtime Summary ========================================
[07/15 16:42:41     93s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 16:42:41     93s] (I)      -------------------------------------------------------------------------------------------------
[07/15 16:42:41     93s] (I)       Early Global Route kernel                   100.00%  901.62 sec  901.67 sec  0.05 sec  0.07 sec 
[07/15 16:42:41     93s] (I)       +-Import and model                           13.79%  901.63 sec  901.64 sec  0.01 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Create place DB                           3.77%  901.63 sec  901.63 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Import place data                       3.59%  901.63 sec  901.63 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read instances and placement          1.09%  901.63 sec  901.63 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read nets                             2.14%  901.63 sec  901.63 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Create route DB                           7.33%  901.63 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Import route data (4T)                  6.92%  901.63 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read blockages ( Layer 2-3 )          1.70%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read routing blockages              0.01%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read instance blockages             0.26%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read PG blockages                   0.08%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read clock blockages                0.03%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read other blockages                0.03%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read halo blockages                 0.01%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Read boundary cut boxes             0.00%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read blackboxes                       0.02%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read prerouted                        0.47%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read unlegalized nets                 0.08%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Read nets                             0.48%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Set up via pillars                    0.01%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Initialize 3D grid graph              0.02%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Model blockage capacity               0.84%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Initialize 3D capacity              0.60%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Read aux data                             0.01%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Others data preparation                   0.12%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Create route kernel                       1.62%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       +-Global Routing                             30.31%  901.64 sec  901.66 sec  0.02 sec  0.03 sec 
[07/15 16:42:41     93s] (I)       | +-Initialization                            0.62%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Net group 1                              28.35%  901.64 sec  901.66 sec  0.02 sec  0.03 sec 
[07/15 16:42:41     93s] (I)       | | +-Generate topology (4T)                  1.82%  901.64 sec  901.64 sec  0.00 sec  0.01 sec 
[07/15 16:42:41     93s] (I)       | | +-Phase 1a                                4.81%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Pattern routing (4T)                  3.54%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.35%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Add via demand to 2D                  0.31%  901.64 sec  901.64 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Phase 1b                                1.72%  901.64 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Monotonic routing (4T)                1.44%  901.64 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Phase 1c                                1.06%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Two level Routing                     0.87%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Two Level Routing (Regular)         0.23%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Phase 1d                                3.04%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Detoured routing (4T)                 2.82%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Phase 1e                                0.58%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | +-Route legalization                    0.34%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | | | +-Legalize Blockage Violations        0.16%  901.65 sec  901.65 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Phase 1l                               13.15%  901.65 sec  901.66 sec  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)       | | | +-Layer assignment (4T)                12.72%  901.65 sec  901.66 sec  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)       | +-Clean cong LA                             0.01%  901.66 sec  901.66 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       +-Export 3D cong map                          0.71%  901.66 sec  901.66 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Export 2D cong map                        0.17%  901.66 sec  901.66 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       +-Extract Global 3D Wires                     0.28%  901.66 sec  901.66 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       +-Track Assignment (4T)                      14.14%  901.66 sec  901.67 sec  0.01 sec  0.02 sec 
[07/15 16:42:41     93s] (I)       | +-Initialization                            0.07%  901.66 sec  901.66 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Track Assignment Kernel                  13.48%  901.66 sec  901.67 sec  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)       | +-Free Memory                               0.01%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       +-Export                                     11.17%  901.67 sec  901.67 sec  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)       | +-Export DB wires                           5.59%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Export all nets (4T)                    4.19%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | | +-Set wire vias (4T)                      0.81%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Report wirelength                         2.82%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       | +-Update net boxes                          1.99%  901.67 sec  901.67 sec  0.00 sec  0.01 sec 
[07/15 16:42:41     93s] (I)       | +-Update timing                             0.01%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)       +-Postprocess design                          1.21%  901.67 sec  901.67 sec  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)      ======================= Summary by functions ========================
[07/15 16:42:41     93s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 16:42:41     93s] (I)      ---------------------------------------------------------------------
[07/15 16:42:41     93s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.07 sec 
[07/15 16:42:41     93s] (I)        1  Global Routing                       30.31%  0.02 sec  0.03 sec 
[07/15 16:42:41     93s] (I)        1  Track Assignment (4T)                14.14%  0.01 sec  0.02 sec 
[07/15 16:42:41     93s] (I)        1  Import and model                     13.79%  0.01 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        1  Export                               11.17%  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)        1  Postprocess design                    1.21%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        1  Export 3D cong map                    0.71%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        1  Extract Global 3D Wires               0.28%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Net group 1                          28.35%  0.02 sec  0.03 sec 
[07/15 16:42:41     93s] (I)        2  Track Assignment Kernel              13.48%  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)        2  Create route DB                       7.33%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Export DB wires                       5.59%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Create place DB                       3.77%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Report wirelength                     2.82%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Update net boxes                      1.99%  0.00 sec  0.01 sec 
[07/15 16:42:41     93s] (I)        2  Create route kernel                   1.62%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Initialization                        0.69%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Others data preparation               0.12%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Phase 1l                             13.15%  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)        3  Import route data (4T)                6.92%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Phase 1a                              4.81%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Export all nets (4T)                  4.19%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Import place data                     3.59%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Phase 1d                              3.04%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Generate topology (4T)                1.82%  0.00 sec  0.01 sec 
[07/15 16:42:41     93s] (I)        3  Phase 1b                              1.72%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Phase 1c                              1.06%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Set wire vias (4T)                    0.81%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        3  Phase 1e                              0.58%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Layer assignment (4T)                12.72%  0.01 sec  0.01 sec 
[07/15 16:42:41     93s] (I)        4  Pattern routing (4T)                  3.54%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Detoured routing (4T)                 2.82%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Read nets                             2.62%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Read blockages ( Layer 2-3 )          1.70%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Monotonic routing (4T)                1.44%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Read instances and placement          1.09%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Two level Routing                     0.87%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Model blockage capacity               0.84%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Read prerouted                        0.47%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Pattern Routing Avoiding Blockages    0.35%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Route legalization                    0.34%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Add via demand to 2D                  0.31%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Initialize 3D capacity                0.60%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read instance blockages               0.26%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Two Level Routing (Regular)           0.23%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Legalize Blockage Violations          0.16%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Two Level Routing (Strong)            0.16%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 16:42:41     93s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/15 16:42:49     93s] <CMD> redraw
[07/15 16:43:17     94s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/15 16:43:17     94s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:43:17     94s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:43:17     94s] <CMD> earlyGlobalRoute
[07/15 16:43:17     94s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      ============================ Layers =============================
[07/15 16:43:17     94s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:43:17     94s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:43:17     94s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:43:17     94s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:43:17     94s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:43:17     94s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:43:17     94s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:43:17     94s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:43:17     94s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:43:17     94s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:43:17     94s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:43:17     94s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:43:17     94s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:43:17     94s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:43:17     94s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:43:17     94s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:43:17     94s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:43:17     94s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:43:17     94s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:43:17     94s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:43:17     94s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:43:17     94s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:43:17     94s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:43:17     94s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:43:17     94s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:43:17     94s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:43:17     94s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:43:17     94s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:43:17     94s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:43:17     94s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:43:17     94s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:43:17     94s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:43:17     94s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:43:17     94s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:43:17     94s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:43:17     94s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:43:17     94s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:43:17     94s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:43:17     94s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:43:17     94s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:43:17     94s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:43:17     94s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:43:17     94s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:43:17     94s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:43:17     94s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:43:17     94s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:43:17     94s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:43:17     94s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:43:17     94s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:43:17     94s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:43:17     94s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:43:17     94s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:43:17     94s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:43:17     94s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:43:17     94s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:43:17     94s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:43:17     94s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:43:17     94s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:43:17     94s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:43:17     94s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:43:17     94s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:43:17     94s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:43:17     94s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:43:17     94s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:43:17     94s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:43:17     94s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:43:17     94s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:43:17     94s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:43:17     94s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:43:17     94s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:43:17     94s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:43:17     94s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:43:17     94s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:43:17     94s] (I)      Started Import and model ( Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:43:17     94s] (I)      == Non-default Options ==
[07/15 16:43:17     94s] (I)      Maximum routing layer                              : 4
[07/15 16:43:17     94s] (I)      Number of threads                                  : 4
[07/15 16:43:17     94s] (I)      Method to set GCell size                           : row
[07/15 16:43:17     94s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:43:17     94s] (I)      Use row-based GCell size
[07/15 16:43:17     94s] (I)      Use row-based GCell align
[07/15 16:43:17     94s] (I)      layer 0 area = 202000
[07/15 16:43:17     94s] (I)      layer 1 area = 202000
[07/15 16:43:17     94s] (I)      layer 2 area = 202000
[07/15 16:43:17     94s] (I)      layer 3 area = 202000
[07/15 16:43:17     94s] (I)      GCell unit size   : 4480
[07/15 16:43:17     94s] (I)      GCell multiplier  : 1
[07/15 16:43:17     94s] (I)      GCell row height  : 4480
[07/15 16:43:17     94s] (I)      Actual row height : 4480
[07/15 16:43:17     94s] (I)      GCell align ref   : 20160 20160
[07/15 16:43:17     94s] [NR-eGR] Track table information for default rule: 
[07/15 16:43:17     94s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:43:17     94s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:43:17     94s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:43:17     94s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:43:17     94s] [NR-eGR] METTP has single uniform track structure
[07/15 16:43:17     94s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:43:17     94s] (I)      ================= Default via ==================
[07/15 16:43:17     94s] (I)      +---+--------------------+---------------------+
[07/15 16:43:17     94s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:43:17     94s] (I)      +---+--------------------+---------------------+
[07/15 16:43:17     94s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:43:17     94s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:43:17     94s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:43:17     94s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:43:17     94s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:43:17     94s] (I)      +---+--------------------+---------------------+
[07/15 16:43:17     94s] [NR-eGR] Read 260 PG shapes
[07/15 16:43:17     94s] [NR-eGR] Read 0 clock shapes
[07/15 16:43:17     94s] [NR-eGR] Read 0 other shapes
[07/15 16:43:17     94s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:43:17     94s] [NR-eGR] #Instance Blockages : 0
[07/15 16:43:17     94s] [NR-eGR] #PG Blockages       : 260
[07/15 16:43:17     94s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:43:17     94s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:43:17     94s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:43:17     94s] [NR-eGR] #Other Blockages    : 0
[07/15 16:43:17     94s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:43:17     94s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:43:17     94s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 16:43:17     94s] (I)      early_global_route_priority property id does not exist.
[07/15 16:43:17     94s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:43:17     94s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:43:17     94s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:43:17     94s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:43:17     94s] (I)      Number of ignored nets                =      0
[07/15 16:43:17     94s] (I)      Number of connected nets              =      0
[07/15 16:43:17     94s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:43:17     94s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:43:17     94s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:43:17     94s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:43:17     94s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:43:17     94s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:43:17     94s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:43:17     94s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:43:17     94s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:43:17     94s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:43:17     94s] (I)      Ndr track 0 does not exist
[07/15 16:43:17     94s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:43:17     94s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:43:17     94s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:43:17     94s] (I)      Site width          :   560  (dbu)
[07/15 16:43:17     94s] (I)      Row height          :  4480  (dbu)
[07/15 16:43:17     94s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:43:17     94s] (I)      GCell width         :  4480  (dbu)
[07/15 16:43:17     94s] (I)      GCell height        :  4480  (dbu)
[07/15 16:43:17     94s] (I)      Grid                :    99    54     4
[07/15 16:43:17     94s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:43:17     94s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:43:17     94s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:43:17     94s] (I)      Default wire width  :   230   280   280   280
[07/15 16:43:17     94s] (I)      Default wire space  :   230   280   280   280
[07/15 16:43:17     94s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:43:17     94s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:43:17     94s] (I)      First track coord   :   280   280   280   280
[07/15 16:43:17     94s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:43:17     94s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:43:17     94s] (I)      Num of masks        :     1     1     1     1
[07/15 16:43:17     94s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:43:17     94s] (I)      --------------------------------------------------------
[07/15 16:43:17     94s] 
[07/15 16:43:17     94s] [NR-eGR] ============ Routing rule table ============
[07/15 16:43:17     94s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 16:43:17     94s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:43:17     94s] (I)                    Layer    2    3    4 
[07/15 16:43:17     94s] (I)                    Pitch  560  560  560 
[07/15 16:43:17     94s] (I)             #Used tracks    1    1    1 
[07/15 16:43:17     94s] (I)       #Fully used tracks    1    1    1 
[07/15 16:43:17     94s] [NR-eGR] ========================================
[07/15 16:43:17     94s] [NR-eGR] 
[07/15 16:43:17     94s] (I)      =============== Blocked Tracks ===============
[07/15 16:43:17     94s] (I)      +-------+---------+----------+---------------+
[07/15 16:43:17     94s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:43:17     94s] (I)      +-------+---------+----------+---------------+
[07/15 16:43:17     94s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:43:17     94s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:43:17     94s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:43:17     94s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:43:17     94s] (I)      +-------+---------+----------+---------------+
[07/15 16:43:17     94s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      Reset routing kernel
[07/15 16:43:17     94s] (I)      Started Global Routing ( Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      totalPins=4760  totalGlobalPin=4707 (98.89%)
[07/15 16:43:17     94s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:43:17     94s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] (I)      ============  Phase 1a Route ============
[07/15 16:43:17     94s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:43:17     94s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] (I)      ============  Phase 1b Route ============
[07/15 16:43:17     94s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:43:17     94s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 5.057024e+04um
[07/15 16:43:17     94s] (I)      Congestion metric : 0.03%H 0.00%V, 0.03%HV
[07/15 16:43:17     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] (I)      ============  Phase 1c Route ============
[07/15 16:43:17     94s] (I)      Level2 Grid: 20 x 11
[07/15 16:43:17     94s] (I)      Usage: 11288 = (5963 H, 5325 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.386e+04um V)
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] (I)      ============  Phase 1d Route ============
[07/15 16:43:17     94s] (I)      Usage: 11291 = (5963 H, 5328 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.387e+04um V)
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] (I)      ============  Phase 1e Route ============
[07/15 16:43:17     94s] (I)      Usage: 11291 = (5963 H, 5328 V) = (13.94% H, 6.68% V) = (2.671e+04um H, 2.387e+04um V)
[07/15 16:43:17     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.058368e+04um
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] (I)      ============  Phase 1l Route ============
[07/15 16:43:17     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:43:17     94s] (I)      Layer  2:      36109      6816         5        4016       37960    ( 9.57%) 
[07/15 16:43:17     94s] (I)      Layer  3:      42336      6010         0           0       42336    ( 0.00%) 
[07/15 16:43:17     94s] (I)      Layer  4:      42135       347         0           0       41976    ( 0.00%) 
[07/15 16:43:17     94s] (I)      Total:        120580     13173         5        4016      122272    ( 3.18%) 
[07/15 16:43:17     94s] (I)      
[07/15 16:43:17     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:43:17     94s] [NR-eGR]                        OverCon            
[07/15 16:43:17     94s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:43:17     94s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:43:17     94s] [NR-eGR] ----------------------------------------------
[07/15 16:43:17     94s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:43:17     94s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:43:17     94s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:43:17     94s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:43:17     94s] [NR-eGR] ----------------------------------------------
[07/15 16:43:17     94s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:43:17     94s] [NR-eGR] 
[07/15 16:43:17     94s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:43:17     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:43:17     94s] (I)      ============= Track Assignment ============
[07/15 16:43:17     94s] (I)      Started Track Assignment (4T) ( Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:43:17     94s] (I)      Run Multi-thread track assignment
[07/15 16:43:17     94s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] (I)      Started Export ( Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:43:17     94s] [NR-eGR] -----------------------------------
[07/15 16:43:17     94s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 16:43:17     94s] [NR-eGR]  MET2    (2V)         23982   6862 
[07/15 16:43:17     94s] [NR-eGR]  MET3    (3H)         27279    324 
[07/15 16:43:17     94s] [NR-eGR]  MET4    (4V)          1836      0 
[07/15 16:43:17     94s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:43:17     94s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:43:17     94s] [NR-eGR] -----------------------------------
[07/15 16:43:17     94s] [NR-eGR]          Total        53096  11866 
[07/15 16:43:17     94s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:43:17     94s] [NR-eGR] Total half perimeter of net bounding box: 40796um
[07/15 16:43:17     94s] [NR-eGR] Total length: 53096um, number of vias: 11866
[07/15 16:43:17     94s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:43:17     94s] [NR-eGR] Total eGR-routed clock nets wire length: 3966um, number of vias: 1007
[07/15 16:43:17     94s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:43:17     94s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2465.76 MB )
[07/15 16:43:17     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 2461.76 MB )
[07/15 16:43:17     94s] (I)      ======================================== Runtime Summary ========================================
[07/15 16:43:17     94s] (I)       Step                                              %       Start      Finish      Real       CPU 
[07/15 16:43:17     94s] (I)      -------------------------------------------------------------------------------------------------
[07/15 16:43:17     94s] (I)       Early Global Route kernel                   100.00%  937.17 sec  937.23 sec  0.05 sec  0.07 sec 
[07/15 16:43:17     94s] (I)       +-Import and model                           15.27%  937.19 sec  937.20 sec  0.01 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | +-Create place DB                           3.95%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Import place data                       3.76%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read instances and placement          1.05%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read nets                             2.32%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Create route DB                           8.20%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Import route data (4T)                  7.74%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.84%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read routing blockages              0.01%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read instance blockages             0.27%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read PG blockages                   0.09%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read clock blockages                0.03%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read other blockages                0.03%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read halo blockages                 0.02%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Read boundary cut boxes             0.01%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read blackboxes                       0.02%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read prerouted                        0.61%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read unlegalized nets                 0.08%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Read nets                             0.50%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Set up via pillars                    0.02%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Initialize 3D grid graph              0.03%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Model blockage capacity               1.26%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Initialize 3D capacity              0.97%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Read aux data                             0.01%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Others data preparation                   0.13%  937.19 sec  937.19 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Create route kernel                       1.91%  937.19 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       +-Global Routing                             32.88%  937.20 sec  937.21 sec  0.02 sec  0.03 sec 
[07/15 16:43:17     94s] (I)       | +-Initialization                            0.72%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Net group 1                              30.55%  937.20 sec  937.21 sec  0.02 sec  0.02 sec 
[07/15 16:43:17     94s] (I)       | | +-Generate topology (4T)                  1.48%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Phase 1a                                4.90%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Pattern routing (4T)                  3.47%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.39%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Add via demand to 2D                  0.37%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Phase 1b                                1.82%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Monotonic routing (4T)                1.52%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Phase 1c                                0.89%  937.20 sec  937.20 sec  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | | | +-Two level Routing                     0.68%  937.20 sec  937.20 sec  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Phase 1d                                4.96%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Detoured routing (4T)                 4.73%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Phase 1e                                0.26%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | | +-Route legalization                    0.01%  937.20 sec  937.20 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Phase 1l                               14.30%  937.20 sec  937.21 sec  0.01 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | | | +-Layer assignment (4T)                13.82%  937.20 sec  937.21 sec  0.01 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | +-Clean cong LA                             0.01%  937.21 sec  937.21 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       +-Export 3D cong map                          0.84%  937.21 sec  937.21 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Export 2D cong map                        0.16%  937.21 sec  937.21 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       +-Extract Global 3D Wires                     0.29%  937.21 sec  937.21 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       +-Track Assignment (4T)                       9.14%  937.21 sec  937.22 sec  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | +-Initialization                            0.07%  937.21 sec  937.21 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Track Assignment Kernel                   8.44%  937.21 sec  937.22 sec  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)       | +-Free Memory                               0.01%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       +-Export                                     10.36%  937.22 sec  937.22 sec  0.01 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Export DB wires                           4.04%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Export all nets (4T)                    2.60%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | | +-Set wire vias (4T)                      0.83%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Report wirelength                         3.05%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Update net boxes                          2.29%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       | +-Update timing                             0.01%  937.22 sec  937.22 sec  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)       +-Postprocess design                          1.05%  937.22 sec  937.23 sec  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)      ======================= Summary by functions ========================
[07/15 16:43:17     94s] (I)       Lv  Step                                      %      Real       CPU 
[07/15 16:43:17     94s] (I)      ---------------------------------------------------------------------
[07/15 16:43:17     94s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.07 sec 
[07/15 16:43:17     94s] (I)        1  Global Routing                       32.88%  0.02 sec  0.03 sec 
[07/15 16:43:17     94s] (I)        1  Import and model                     15.27%  0.01 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        1  Export                               10.36%  0.01 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        1  Track Assignment (4T)                 9.14%  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        1  Postprocess design                    1.05%  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        1  Export 3D cong map                    0.84%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        1  Extract Global 3D Wires               0.29%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Net group 1                          30.55%  0.02 sec  0.02 sec 
[07/15 16:43:17     94s] (I)        2  Track Assignment Kernel               8.44%  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        2  Create route DB                       8.20%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Export DB wires                       4.04%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Create place DB                       3.95%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Report wirelength                     3.05%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Update net boxes                      2.29%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Create route kernel                   1.91%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Initialization                        0.79%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Export 2D cong map                    0.16%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Update timing                         0.01%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Phase 1l                             14.30%  0.01 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        3  Import route data (4T)                7.74%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Phase 1d                              4.96%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Phase 1a                              4.90%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Import place data                     3.76%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Export all nets (4T)                  2.60%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Phase 1b                              1.82%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Generate topology (4T)                1.48%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Phase 1c                              0.89%  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        3  Set wire vias (4T)                    0.83%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        3  Phase 1e                              0.26%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Layer assignment (4T)                13.82%  0.01 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        4  Detoured routing (4T)                 4.73%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Pattern routing (4T)                  3.47%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Read nets                             2.82%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Read blockages ( Layer 2-4 )          1.84%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Monotonic routing (4T)                1.52%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Model blockage capacity               1.26%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Read instances and placement          1.05%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Two level Routing                     0.68%  0.00 sec  0.01 sec 
[07/15 16:43:17     94s] (I)        4  Read prerouted                        0.61%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Pattern Routing Avoiding Blockages    0.39%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Add via demand to 2D                  0.37%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Initialize 3D capacity                0.97%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read instance blockages               0.27%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read PG blockages                     0.09%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[07/15 16:43:17     94s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[07/15 16:43:21     94s] <CMD> redraw
[07/15 16:43:57     95s] <CMD> setLayerPreference node_overlay -isVisible 1
[07/15 16:44:01     95s] <CMD> setLayerPreference node_overlay -isVisible 0
[07/15 16:44:05     95s] <CMD> fit
[07/15 16:44:09     95s] <CMD> setLayerPreference node_inst -isVisible 1
[07/15 16:44:12     95s] <CMD> setLayerPreference node_net -isVisible 1
[07/15 16:44:40     95s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 16:44:40     95s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
[07/15 16:44:40     95s] #optDebug: fT-S <1 1 0 0 0>
[07/15 16:44:40     95s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:35.7/0:42:37.8 (0.0), mem = 2466.5M
[07/15 16:44:40     95s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2461.5M, EPOCH TIME: 1721076280.220456
[07/15 16:44:40     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] All LLGs are deleted
[07/15 16:44:40     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2461.5M, EPOCH TIME: 1721076280.220533
[07/15 16:44:40     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2461.5M, EPOCH TIME: 1721076280.220582
[07/15 16:44:40     95s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2461.5M, EPOCH TIME: 1721076280.220640
[07/15 16:44:40     95s] Start to check current routing status for nets...
[07/15 16:44:40     95s] All nets are already routed correctly.
[07/15 16:44:40     95s] End to check current routing status for nets (mem=2461.5M)
[07/15 16:44:40     95s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 16:44:40     95s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:44:40     95s] RC Extraction called in multi-corner(2) mode.
[07/15 16:44:40     95s] RCMode: PreRoute
[07/15 16:44:40     95s]       RC Corner Indexes            0       1   
[07/15 16:44:40     95s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:44:40     95s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:44:40     95s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:44:40     95s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:44:40     95s] Shrink Factor                : 1.00000
[07/15 16:44:40     95s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:44:40     95s] Using capacitance table file ...
[07/15 16:44:40     95s] 
[07/15 16:44:40     95s] Trim Metal Layers:
[07/15 16:44:40     95s] LayerId::1 widthSet size::4
[07/15 16:44:40     95s] LayerId::2 widthSet size::4
[07/15 16:44:40     95s] LayerId::3 widthSet size::4
[07/15 16:44:40     95s] LayerId::4 widthSet size::4
[07/15 16:44:40     95s] LayerId::5 widthSet size::4
[07/15 16:44:40     95s] LayerId::6 widthSet size::2
[07/15 16:44:40     95s] Updating RC grid for preRoute extraction ...
[07/15 16:44:40     95s] eee: pegSigSF::1.070000
[07/15 16:44:40     95s] Initializing multi-corner capacitance tables ... 
[07/15 16:44:40     95s] Initializing multi-corner resistance tables ...
[07/15 16:44:40     95s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:44:40     95s] eee: l::2 avDens::0.132567 usedTrk::593.899043 availTrk::4480.000000 sigTrk::593.899043
[07/15 16:44:40     95s] eee: l::3 avDens::0.162201 usedTrk::609.875002 availTrk::3760.000000 sigTrk::609.875002
[07/15 16:44:40     95s] eee: l::4 avDens::0.014248 usedTrk::42.175223 availTrk::2960.000000 sigTrk::42.175223
[07/15 16:44:40     95s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:44:40     95s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:44:40     95s] {RT max_rc 0 4 4 0}
[07/15 16:44:40     95s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.034573 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:44:40     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2461.527M)
[07/15 16:44:40     95s] Effort level <high> specified for reg2reg path_group
[07/15 16:44:40     95s] All LLGs are deleted
[07/15 16:44:40     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2506.5M, EPOCH TIME: 1721076280.308000
[07/15 16:44:40     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2506.5M, EPOCH TIME: 1721076280.308095
[07/15 16:44:40     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2506.5M, EPOCH TIME: 1721076280.308319
[07/15 16:44:40     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2506.5M, EPOCH TIME: 1721076280.308510
[07/15 16:44:40     95s] Max number of tech site patterns supported in site array is 256.
[07/15 16:44:40     95s] Core basic site is core_ji3v
[07/15 16:44:40     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2506.5M, EPOCH TIME: 1721076280.317238
[07/15 16:44:40     95s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:44:40     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:44:40     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2506.5M, EPOCH TIME: 1721076280.318567
[07/15 16:44:40     95s] Fast DP-INIT is on for default
[07/15 16:44:40     95s] Atter site array init, number of instance map data is 0.
[07/15 16:44:40     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2506.5M, EPOCH TIME: 1721076280.319018
[07/15 16:44:40     95s] 
[07/15 16:44:40     95s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:44:40     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2506.5M, EPOCH TIME: 1721076280.319301
[07/15 16:44:40     95s] All LLGs are deleted
[07/15 16:44:40     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:40     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2506.5M, EPOCH TIME: 1721076280.319719
[07/15 16:44:40     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2506.5M, EPOCH TIME: 1721076280.319782
[07/15 16:44:40     95s] Starting delay calculation for Setup views
[07/15 16:44:40     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:44:40     95s] #################################################################################
[07/15 16:44:40     95s] # Design Stage: PreRoute
[07/15 16:44:40     95s] # Design Name: aska_dig
[07/15 16:44:40     95s] # Design Mode: 180nm
[07/15 16:44:40     95s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:44:40     95s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:44:40     95s] # Signoff Settings: SI Off 
[07/15 16:44:40     95s] #################################################################################
[07/15 16:44:40     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2504.5M, InitMEM = 2504.5M)
[07/15 16:44:40     95s] Calculate delays in BcWc mode...
[07/15 16:44:40     95s] Start delay calculation (fullDC) (4 T). (MEM=2504.48)
[07/15 16:44:40     95s] End AAE Lib Interpolated Model. (MEM=2516 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:44:40     96s] Total number of fetched objects 1201
[07/15 16:44:40     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:44:40     96s] End delay calculation. (MEM=2674.77 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:44:40     96s] End delay calculation (fullDC). (MEM=2674.77 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:44:40     96s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2674.8M) ***
[07/15 16:44:40     96s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:36 mem=2708.8M)
[07/15 16:44:41     96s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.326 |  4.168  | -75.326 |
|           TNS (ns):|-26661.9 |  0.000  |-26661.9 |
|    Violating Paths:|   431   |    0    |   431   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.477   |     32 (32)      |
|   max_tran     |     32 (549)     |  -71.880   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:44:41     96s] All LLGs are deleted
[07/15 16:44:41     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2527.6M, EPOCH TIME: 1721076281.268496
[07/15 16:44:41     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2527.6M, EPOCH TIME: 1721076281.268586
[07/15 16:44:41     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2527.6M, EPOCH TIME: 1721076281.268788
[07/15 16:44:41     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2527.6M, EPOCH TIME: 1721076281.268973
[07/15 16:44:41     96s] Max number of tech site patterns supported in site array is 256.
[07/15 16:44:41     96s] Core basic site is core_ji3v
[07/15 16:44:41     96s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2527.6M, EPOCH TIME: 1721076281.277648
[07/15 16:44:41     96s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:44:41     96s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:44:41     96s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2527.6M, EPOCH TIME: 1721076281.278827
[07/15 16:44:41     96s] Fast DP-INIT is on for default
[07/15 16:44:41     96s] Atter site array init, number of instance map data is 0.
[07/15 16:44:41     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2527.6M, EPOCH TIME: 1721076281.279265
[07/15 16:44:41     96s] 
[07/15 16:44:41     96s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:44:41     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2527.6M, EPOCH TIME: 1721076281.279559
[07/15 16:44:41     96s] All LLGs are deleted
[07/15 16:44:41     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2527.6M, EPOCH TIME: 1721076281.279926
[07/15 16:44:41     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2527.6M, EPOCH TIME: 1721076281.279989
[07/15 16:44:41     96s] Density: 59.256%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:44:41     96s] All LLGs are deleted
[07/15 16:44:41     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2527.6M, EPOCH TIME: 1721076281.281318
[07/15 16:44:41     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2527.6M, EPOCH TIME: 1721076281.281396
[07/15 16:44:41     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2527.6M, EPOCH TIME: 1721076281.281585
[07/15 16:44:41     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2527.6M, EPOCH TIME: 1721076281.281722
[07/15 16:44:41     96s] Max number of tech site patterns supported in site array is 256.
[07/15 16:44:41     96s] Core basic site is core_ji3v
[07/15 16:44:41     96s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2527.6M, EPOCH TIME: 1721076281.290127
[07/15 16:44:41     96s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:44:41     96s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:44:41     96s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2527.6M, EPOCH TIME: 1721076281.291185
[07/15 16:44:41     96s] Fast DP-INIT is on for default
[07/15 16:44:41     96s] Atter site array init, number of instance map data is 0.
[07/15 16:44:41     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2527.6M, EPOCH TIME: 1721076281.291612
[07/15 16:44:41     96s] 
[07/15 16:44:41     96s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:44:41     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2527.6M, EPOCH TIME: 1721076281.291903
[07/15 16:44:41     96s] All LLGs are deleted
[07/15 16:44:41     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:44:41     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2527.6M, EPOCH TIME: 1721076281.292266
[07/15 16:44:41     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2527.6M, EPOCH TIME: 1721076281.292328
[07/15 16:44:41     96s] Reported timing to dir timingReports
[07/15 16:44:41     96s] Total CPU time: 0.55 sec
[07/15 16:44:41     96s] Total Real time: 1.0 sec
[07/15 16:44:41     96s] Total Memory Usage: 2527.621094 Mbytes
[07/15 16:44:41     96s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:44:41     96s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.6/0:00:01.1 (0.5), totSession cpu/real = 0:01:36.2/0:42:38.9 (0.0), mem = 2527.6M
[07/15 16:44:41     96s] 
[07/15 16:44:41     96s] =============================================================================================
[07/15 16:44:41     96s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[07/15 16:44:41     96s] =============================================================================================
[07/15 16:44:41     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:44:41     96s] ---------------------------------------------------------------------------------------------
[07/15 16:44:41     96s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:44:41     96s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.9 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 16:44:41     96s] [ DrvReport              ]      1   0:00:00.7  (  62.7 % )     0:00:00.7 /  0:00:00.0    0.0
[07/15 16:44:41     96s] [ ExtractRC              ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:44:41     96s] [ TimingUpdate           ]      1   0:00:00.1  (   8.8 % )     0:00:00.2 /  0:00:00.3    1.4
[07/15 16:44:41     96s] [ FullDelayCalc          ]      1   0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.2    1.6
[07/15 16:44:41     96s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:44:41     96s] [ GenerateReports        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    1.7
[07/15 16:44:41     96s] [ MISC                   ]          0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:44:41     96s] ---------------------------------------------------------------------------------------------
[07/15 16:44:41     96s]  timeDesign #3 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.6    0.5
[07/15 16:44:41     96s] ---------------------------------------------------------------------------------------------
[07/15 16:44:41     96s] 
[07/15 16:45:31     97s] <CMD> setEndCapMode -reset
[07/15 16:45:31     97s] <CMD> setEndCapMode -boundary_tap false
[07/15 16:45:31     97s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 16:45:31     97s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 16:45:31     97s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:45:31     97s] <CMD> optDesign -preCTS
[07/15 16:45:31     97s] Executing: place_opt_design -opt
[07/15 16:45:31     97s] **INFO: User settings:
[07/15 16:45:31     97s] setDesignMode -process                            180
[07/15 16:45:31     97s] setExtractRCMode -coupling_c_th                   3
[07/15 16:45:31     97s] setExtractRCMode -engine                          preRoute
[07/15 16:45:31     97s] setExtractRCMode -relative_c_th                   0.03
[07/15 16:45:31     97s] setExtractRCMode -total_c_th                      5
[07/15 16:45:31     97s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 16:45:31     97s] setUsefulSkewMode -noBoundary                     false
[07/15 16:45:31     97s] setDelayCalMode -enable_high_fanout               true
[07/15 16:45:31     97s] setDelayCalMode -engine                           aae
[07/15 16:45:31     97s] setDelayCalMode -ignoreNetLoad                    false
[07/15 16:45:31     97s] setDelayCalMode -socv_accuracy_mode               low
[07/15 16:45:31     97s] setOptMode -fixCap                                true
[07/15 16:45:31     97s] setOptMode -fixFanoutLoad                         false
[07/15 16:45:31     97s] setOptMode -fixTran                               true
[07/15 16:45:31     97s] setAnalysisMode -analysisType                     bcwc
[07/15 16:45:31     97s] setAnalysisMode -checkType                        setup
[07/15 16:45:31     97s] setAnalysisMode -clkSrcPath                       false
[07/15 16:45:31     97s] setAnalysisMode -clockPropagation                 forcedIdeal
[07/15 16:45:31     97s] setAnalysisMode -virtualIPO                       false
[07/15 16:45:31     97s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 16:45:31     97s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 16:45:31     97s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 16:45:31     97s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:37.8/0:43:29.1 (0.0), mem = 2532.4M
[07/15 16:45:31     97s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/15 16:45:31     97s] *** Starting GigaPlace ***
[07/15 16:45:31     97s] #optDebug: fT-E <X 2 3 1 0>
[07/15 16:45:31     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2532.4M, EPOCH TIME: 1721076331.554172
[07/15 16:45:31     97s] Processing tracks to init pin-track alignment.
[07/15 16:45:31     97s] z: 2, totalTracks: 1
[07/15 16:45:31     97s] z: 4, totalTracks: 1
[07/15 16:45:31     97s] z: 6, totalTracks: 1
[07/15 16:45:31     97s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:31     97s] All LLGs are deleted
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2532.4M, EPOCH TIME: 1721076331.555469
[07/15 16:45:31     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2532.2M, EPOCH TIME: 1721076331.555567
[07/15 16:45:31     97s] # Building aska_dig llgBox search-tree.
[07/15 16:45:31     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2532.2M, EPOCH TIME: 1721076331.555786
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2532.2M, EPOCH TIME: 1721076331.556139
[07/15 16:45:31     97s] Max number of tech site patterns supported in site array is 256.
[07/15 16:45:31     97s] Core basic site is core_ji3v
[07/15 16:45:31     97s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2532.2M, EPOCH TIME: 1721076331.564889
[07/15 16:45:31     97s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:45:31     97s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 16:45:31     97s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2532.2M, EPOCH TIME: 1721076331.566024
[07/15 16:45:31     97s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:45:31     97s] SiteArray: use 176,128 bytes
[07/15 16:45:31     97s] SiteArray: current memory after site array memory allocation 2532.4M
[07/15 16:45:31     97s] SiteArray: FP blocked sites are writable
[07/15 16:45:31     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:45:31     97s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2532.4M, EPOCH TIME: 1721076331.566501
[07/15 16:45:31     97s] Process 282 wires and vias for routing blockage analysis
[07/15 16:45:31     97s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:2532.4M, EPOCH TIME: 1721076331.569206
[07/15 16:45:31     97s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:45:31     97s] Atter site array init, number of instance map data is 0.
[07/15 16:45:31     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:2532.4M, EPOCH TIME: 1721076331.569473
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:31     97s] OPERPROF:     Starting CMU at level 3, MEM:2532.4M, EPOCH TIME: 1721076331.569672
[07/15 16:45:31     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2532.4M, EPOCH TIME: 1721076331.570657
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:31     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:2532.4M, EPOCH TIME: 1721076331.570817
[07/15 16:45:31     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2532.4M, EPOCH TIME: 1721076331.570860
[07/15 16:45:31     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2532.4M, EPOCH TIME: 1721076331.571625
[07/15 16:45:31     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2532.4MB).
[07/15 16:45:31     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2532.4M, EPOCH TIME: 1721076331.571997
[07/15 16:45:31     97s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2532.4M, EPOCH TIME: 1721076331.572038
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] All LLGs are deleted
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2524.4M, EPOCH TIME: 1721076331.573543
[07/15 16:45:31     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2524.4M, EPOCH TIME: 1721076331.573692
[07/15 16:45:31     97s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2520.4M, EPOCH TIME: 1721076331.574308
[07/15 16:45:31     97s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.8/0:43:29.2 (0.0), mem = 2520.4M
[07/15 16:45:31     97s] VSMManager cleared!
[07/15 16:45:31     97s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:37.8/0:43:29.2 (0.0), mem = 2520.4M
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] =============================================================================================
[07/15 16:45:31     97s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[07/15 16:45:31     97s] =============================================================================================
[07/15 16:45:31     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:31     97s] ---------------------------------------------------------------------------------------------
[07/15 16:45:31     97s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:31     97s] ---------------------------------------------------------------------------------------------
[07/15 16:45:31     97s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:31     97s] ---------------------------------------------------------------------------------------------
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] Enable CTE adjustment.
[07/15 16:45:31     97s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1778.9M, totSessionCpu=0:01:38 **
[07/15 16:45:31     97s] Info: 4 threads available for lower-level modules during optimization.
[07/15 16:45:31     97s] GigaOpt running with 4 threads.
[07/15 16:45:31     97s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.8/0:43:29.2 (0.0), mem = 2520.4M
[07/15 16:45:31     97s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 16:45:31     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2520.4M, EPOCH TIME: 1721076331.584816
[07/15 16:45:31     97s] Processing tracks to init pin-track alignment.
[07/15 16:45:31     97s] z: 2, totalTracks: 1
[07/15 16:45:31     97s] z: 4, totalTracks: 1
[07/15 16:45:31     97s] z: 6, totalTracks: 1
[07/15 16:45:31     97s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:31     97s] All LLGs are deleted
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2520.4M, EPOCH TIME: 1721076331.585903
[07/15 16:45:31     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2520.4M, EPOCH TIME: 1721076331.585976
[07/15 16:45:31     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2520.4M, EPOCH TIME: 1721076331.586155
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2520.4M, EPOCH TIME: 1721076331.586329
[07/15 16:45:31     97s] Max number of tech site patterns supported in site array is 256.
[07/15 16:45:31     97s] Core basic site is core_ji3v
[07/15 16:45:31     97s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2520.4M, EPOCH TIME: 1721076331.594737
[07/15 16:45:31     97s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:45:31     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:45:31     97s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2528.4M, EPOCH TIME: 1721076331.596112
[07/15 16:45:31     97s] Fast DP-INIT is on for default
[07/15 16:45:31     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:45:31     97s] Atter site array init, number of instance map data is 0.
[07/15 16:45:31     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2528.4M, EPOCH TIME: 1721076331.596575
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:31     97s] OPERPROF:     Starting CMU at level 3, MEM:2528.4M, EPOCH TIME: 1721076331.596769
[07/15 16:45:31     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2528.4M, EPOCH TIME: 1721076331.596867
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:31     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2528.4M, EPOCH TIME: 1721076331.597021
[07/15 16:45:31     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2528.4M, EPOCH TIME: 1721076331.597063
[07/15 16:45:31     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2528.4M, EPOCH TIME: 1721076331.597914
[07/15 16:45:31     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2528.4MB).
[07/15 16:45:31     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2528.4M, EPOCH TIME: 1721076331.598275
[07/15 16:45:31     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2528.4M, EPOCH TIME: 1721076331.598347
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:31     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2520.4M, EPOCH TIME: 1721076331.600115
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] Creating Lib Analyzer ...
[07/15 16:45:31     97s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:45:31     97s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:45:31     97s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:45:31     97s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:45:31     97s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:45:31     97s] 
[07/15 16:45:31     97s] {RT max_rc 0 4 4 0}
[07/15 16:45:32     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=2536.4M
[07/15 16:45:32     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=2536.4M
[07/15 16:45:32     98s] Creating Lib Analyzer, finished. 
[07/15 16:45:32     98s] #optDebug: fT-S <1 2 3 1 0>
[07/15 16:45:32     98s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1786.9M, totSessionCpu=0:01:39 **
[07/15 16:45:32     98s] *** optDesign -preCTS ***
[07/15 16:45:32     98s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 16:45:32     98s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 16:45:32     98s] Hold Target Slack: user slack 0
[07/15 16:45:32     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2536.4M, EPOCH TIME: 1721076332.301441
[07/15 16:45:32     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:32     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2536.4M, EPOCH TIME: 1721076332.311001
[07/15 16:45:32     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     98s] Multi-VT timing optimization disabled based on library information.
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:45:32     98s] Deleting Lib Analyzer.
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Deleting Cell Server End ...
[07/15 16:45:32     98s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:45:32     98s] Summary for sequential cells identification: 
[07/15 16:45:32     98s]   Identified SBFF number: 33
[07/15 16:45:32     98s]   Identified MBFF number: 0
[07/15 16:45:32     98s]   Identified SB Latch number: 0
[07/15 16:45:32     98s]   Identified MB Latch number: 0
[07/15 16:45:32     98s]   Not identified SBFF number: 0
[07/15 16:45:32     98s]   Not identified MBFF number: 0
[07/15 16:45:32     98s]   Not identified SB Latch number: 0
[07/15 16:45:32     98s]   Not identified MB Latch number: 0
[07/15 16:45:32     98s]   Number of sequential cells which are not FFs: 43
[07/15 16:45:32     98s]  Visiting view : slow_functional_mode
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:45:32     98s]  Visiting view : fast_functional_mode
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:45:32     98s] TLC MultiMap info (StdDelay):
[07/15 16:45:32     98s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 16:45:32     98s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 16:45:32     98s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 16:45:32     98s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 16:45:32     98s]  Setting StdDelay to: 91ps
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Deleting Cell Server End ...
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] Creating Lib Analyzer ...
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:45:32     98s] Summary for sequential cells identification: 
[07/15 16:45:32     98s]   Identified SBFF number: 33
[07/15 16:45:32     98s]   Identified MBFF number: 0
[07/15 16:45:32     98s]   Identified SB Latch number: 0
[07/15 16:45:32     98s]   Identified MB Latch number: 0
[07/15 16:45:32     98s]   Not identified SBFF number: 0
[07/15 16:45:32     98s]   Not identified MBFF number: 0
[07/15 16:45:32     98s]   Not identified SB Latch number: 0
[07/15 16:45:32     98s]   Not identified MB Latch number: 0
[07/15 16:45:32     98s]   Number of sequential cells which are not FFs: 43
[07/15 16:45:32     98s]  Visiting view : slow_functional_mode
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:45:32     98s]  Visiting view : fast_functional_mode
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:45:32     98s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:45:32     98s] TLC MultiMap info (StdDelay):
[07/15 16:45:32     98s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 16:45:32     98s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 16:45:32     98s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 16:45:32     98s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 16:45:32     98s]  Setting StdDelay to: 91ps
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:45:32     98s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:45:32     98s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:45:32     98s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:45:32     98s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:45:32     98s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:45:32     98s] 
[07/15 16:45:32     98s] {RT max_rc 0 4 4 0}
[07/15 16:45:32     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=2536.4M
[07/15 16:45:32     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=2536.4M
[07/15 16:45:32     99s] Creating Lib Analyzer, finished. 
[07/15 16:45:32     99s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2536.4M, EPOCH TIME: 1721076332.925577
[07/15 16:45:32     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     99s] All LLGs are deleted
[07/15 16:45:32     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:32     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2536.4M, EPOCH TIME: 1721076332.925652
[07/15 16:45:32     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2536.4M, EPOCH TIME: 1721076332.925701
[07/15 16:45:32     99s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2536.4M, EPOCH TIME: 1721076332.925934
[07/15 16:45:32     99s] {MMLU 0 0 1201}
[07/15 16:45:32     99s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=2536.4M
[07/15 16:45:32     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=2536.4M
[07/15 16:45:32     99s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2536.41 MB )
[07/15 16:45:32     99s] (I)      ============================ Layers =============================
[07/15 16:45:32     99s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:32     99s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:45:32     99s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:32     99s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:45:32     99s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:45:32     99s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:45:32     99s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:45:32     99s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:45:32     99s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:45:32     99s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:45:32     99s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:45:32     99s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:45:32     99s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:45:32     99s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:45:32     99s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:45:32     99s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:32     99s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:45:32     99s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:45:32     99s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:45:32     99s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:45:32     99s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:45:32     99s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:45:32     99s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:45:32     99s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:45:32     99s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:45:32     99s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:45:32     99s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:45:32     99s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:45:32     99s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:45:32     99s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:45:32     99s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:45:32     99s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:45:32     99s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:45:32     99s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:45:32     99s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:45:32     99s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:45:32     99s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:45:32     99s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:45:32     99s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:45:32     99s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:45:32     99s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:45:32     99s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:45:32     99s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:45:32     99s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:45:32     99s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:45:32     99s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:45:32     99s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:45:32     99s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:45:32     99s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:45:32     99s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:45:32     99s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:45:32     99s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:45:32     99s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:45:32     99s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:45:32     99s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:45:32     99s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:45:32     99s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:45:32     99s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:45:32     99s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:45:32     99s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:45:32     99s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:45:32     99s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:45:32     99s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:45:32     99s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:45:32     99s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:45:32     99s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:45:32     99s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:45:32     99s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:45:32     99s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:45:32     99s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:45:32     99s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:45:32     99s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:45:32     99s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:32     99s] (I)      Started Import and model ( Curr Mem: 2536.41 MB )
[07/15 16:45:32     99s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:32     99s] (I)      Number of ignored instance 0
[07/15 16:45:32     99s] (I)      Number of inbound cells 0
[07/15 16:45:32     99s] (I)      Number of opened ILM blockages 0
[07/15 16:45:32     99s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 16:45:32     99s] (I)      numMoveCells=1167, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 16:45:32     99s] (I)      cell height: 4480, count: 1167
[07/15 16:45:32     99s] (I)      Number of nets = 1201 ( 0 ignored )
[07/15 16:45:32     99s] (I)      Read rows... (mem=2536.4M)
[07/15 16:45:32     99s] (I)      Done Read rows (cpu=0.000s, mem=2536.4M)
[07/15 16:45:32     99s] (I)      Identified Clock instances: Flop 488, Clock buffer/inverter 0, Gate 0, Logic 0
[07/15 16:45:32     99s] (I)      Read module constraints... (mem=2536.4M)
[07/15 16:45:32     99s] (I)      Done Read module constraints (cpu=0.000s, mem=2536.4M)
[07/15 16:45:32     99s] (I)      == Non-default Options ==
[07/15 16:45:32     99s] (I)      Maximum routing layer                              : 4
[07/15 16:45:32     99s] (I)      Buffering-aware routing                            : true
[07/15 16:45:32     99s] (I)      Spread congestion away from blockages              : true
[07/15 16:45:32     99s] (I)      Number of threads                                  : 4
[07/15 16:45:32     99s] (I)      Overflow penalty cost                              : 10
[07/15 16:45:32     99s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 16:45:32     99s] (I)      Method to set GCell size                           : row
[07/15 16:45:32     99s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:45:32     99s] (I)      Use row-based GCell size
[07/15 16:45:32     99s] (I)      Use row-based GCell align
[07/15 16:45:32     99s] (I)      layer 0 area = 202000
[07/15 16:45:32     99s] (I)      layer 1 area = 202000
[07/15 16:45:32     99s] (I)      layer 2 area = 202000
[07/15 16:45:32     99s] (I)      layer 3 area = 202000
[07/15 16:45:32     99s] (I)      GCell unit size   : 4480
[07/15 16:45:32     99s] (I)      GCell multiplier  : 1
[07/15 16:45:32     99s] (I)      GCell row height  : 4480
[07/15 16:45:32     99s] (I)      Actual row height : 4480
[07/15 16:45:32     99s] (I)      GCell align ref   : 20160 20160
[07/15 16:45:32     99s] [NR-eGR] Track table information for default rule: 
[07/15 16:45:32     99s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:45:32     99s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:45:32     99s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:45:32     99s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:45:32     99s] [NR-eGR] METTP has single uniform track structure
[07/15 16:45:32     99s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:45:32     99s] (I)      ================= Default via ==================
[07/15 16:45:32     99s] (I)      +---+--------------------+---------------------+
[07/15 16:45:32     99s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:45:32     99s] (I)      +---+--------------------+---------------------+
[07/15 16:45:32     99s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:45:32     99s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:45:32     99s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:45:32     99s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:45:32     99s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:45:32     99s] (I)      +---+--------------------+---------------------+
[07/15 16:45:32     99s] [NR-eGR] Read 260 PG shapes
[07/15 16:45:32     99s] [NR-eGR] Read 0 clock shapes
[07/15 16:45:32     99s] [NR-eGR] Read 0 other shapes
[07/15 16:45:32     99s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:45:32     99s] [NR-eGR] #Instance Blockages : 0
[07/15 16:45:32     99s] [NR-eGR] #PG Blockages       : 260
[07/15 16:45:32     99s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:45:32     99s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:45:32     99s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:45:32     99s] [NR-eGR] #Other Blockages    : 0
[07/15 16:45:32     99s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:45:32     99s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:45:32     99s] [NR-eGR] Read 1201 nets ( ignored 0 )
[07/15 16:45:32     99s] (I)      early_global_route_priority property id does not exist.
[07/15 16:45:32     99s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:45:32     99s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:45:32     99s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:45:32     99s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:45:32     99s] (I)      Number of ignored nets                =      0
[07/15 16:45:32     99s] (I)      Number of connected nets              =      0
[07/15 16:45:32     99s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:45:32     99s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:45:32     99s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:45:32     99s] (I)      Constructing bin map
[07/15 16:45:32     99s] (I)      Initialize bin information with width=8960 height=8960
[07/15 16:45:32     99s] (I)      Done constructing bin map
[07/15 16:45:32     99s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:45:32     99s] (I)      Ndr track 0 does not exist
[07/15 16:45:32     99s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:45:32     99s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:45:32     99s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:45:32     99s] (I)      Site width          :   560  (dbu)
[07/15 16:45:32     99s] (I)      Row height          :  4480  (dbu)
[07/15 16:45:32     99s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:45:32     99s] (I)      GCell width         :  4480  (dbu)
[07/15 16:45:32     99s] (I)      GCell height        :  4480  (dbu)
[07/15 16:45:32     99s] (I)      Grid                :    99    54     4
[07/15 16:45:32     99s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:45:32     99s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:45:32     99s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:45:32     99s] (I)      Default wire width  :   230   280   280   280
[07/15 16:45:32     99s] (I)      Default wire space  :   230   280   280   280
[07/15 16:45:32     99s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:45:32     99s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:45:32     99s] (I)      First track coord   :   280   280   280   280
[07/15 16:45:32     99s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:45:32     99s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:45:32     99s] (I)      Num of masks        :     1     1     1     1
[07/15 16:45:32     99s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:45:32     99s] (I)      --------------------------------------------------------
[07/15 16:45:32     99s] 
[07/15 16:45:32     99s] [NR-eGR] ============ Routing rule table ============
[07/15 16:45:32     99s] [NR-eGR] Rule id: 0  Nets: 1201
[07/15 16:45:32     99s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:45:32     99s] (I)                    Layer    2    3    4 
[07/15 16:45:32     99s] (I)                    Pitch  560  560  560 
[07/15 16:45:32     99s] (I)             #Used tracks    1    1    1 
[07/15 16:45:32     99s] (I)       #Fully used tracks    1    1    1 
[07/15 16:45:32     99s] [NR-eGR] ========================================
[07/15 16:45:32     99s] [NR-eGR] 
[07/15 16:45:32     99s] (I)      =============== Blocked Tracks ===============
[07/15 16:45:32     99s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:32     99s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:45:32     99s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:32     99s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:45:32     99s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:45:32     99s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:45:32     99s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:45:32     99s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:32     99s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2536.41 MB )
[07/15 16:45:32     99s] (I)      Reset routing kernel
[07/15 16:45:32     99s] (I)      Started Global Routing ( Curr Mem: 2536.41 MB )
[07/15 16:45:32     99s] (I)      totalPins=4760  totalGlobalPin=4707 (98.89%)
[07/15 16:45:32     99s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:32     99s] (I)      #blocked areas for congestion spreading : 0
[07/15 16:45:32     99s] [NR-eGR] Layer group 1: route 1201 net(s) in layer range [2, 4]
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] (I)      ============  Phase 1a Route ============
[07/15 16:45:32     99s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:45:32     99s] (I)      Usage: 11439 = (6046 H, 5393 V) = (14.14% H, 6.76% V) = (2.709e+04um H, 2.416e+04um V)
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] (I)      ============  Phase 1b Route ============
[07/15 16:45:32     99s] (I)      Usage: 11439 = (6046 H, 5393 V) = (14.14% H, 6.76% V) = (2.709e+04um H, 2.416e+04um V)
[07/15 16:45:32     99s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 5.124672e+04um
[07/15 16:45:32     99s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[07/15 16:45:32     99s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] (I)      ============  Phase 1c Route ============
[07/15 16:45:32     99s] (I)      Level2 Grid: 20 x 11
[07/15 16:45:32     99s] (I)      Usage: 11439 = (6046 H, 5393 V) = (14.14% H, 6.76% V) = (2.709e+04um H, 2.416e+04um V)
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] (I)      ============  Phase 1d Route ============
[07/15 16:45:32     99s] (I)      Usage: 11440 = (6046 H, 5394 V) = (14.14% H, 6.76% V) = (2.709e+04um H, 2.417e+04um V)
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] (I)      ============  Phase 1e Route ============
[07/15 16:45:32     99s] (I)      Usage: 11440 = (6046 H, 5394 V) = (14.14% H, 6.76% V) = (2.709e+04um H, 2.417e+04um V)
[07/15 16:45:32     99s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.125120e+04um
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] (I)      ============  Phase 1l Route ============
[07/15 16:45:32     99s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:45:32     99s] (I)      Layer  2:      36109      6850         5        4016       37960    ( 9.57%) 
[07/15 16:45:32     99s] (I)      Layer  3:      42336      6092         0           0       42336    ( 0.00%) 
[07/15 16:45:32     99s] (I)      Layer  4:      42135       372         0           0       41976    ( 0.00%) 
[07/15 16:45:32     99s] (I)      Total:        120580     13314         5        4016      122272    ( 3.18%) 
[07/15 16:45:32     99s] (I)      
[07/15 16:45:32     99s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:45:32     99s] [NR-eGR]                        OverCon            
[07/15 16:45:32     99s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:45:32     99s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:45:32     99s] [NR-eGR] ----------------------------------------------
[07/15 16:45:32     99s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:32     99s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:45:32     99s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:32     99s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:32     99s] [NR-eGR] ----------------------------------------------
[07/15 16:45:32     99s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:45:32     99s] [NR-eGR] 
[07/15 16:45:32     99s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2536.41 MB )
[07/15 16:45:32     99s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:32     99s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:45:32     99s] (I)      ============= Track Assignment ============
[07/15 16:45:32     99s] (I)      Started Track Assignment (4T) ( Curr Mem: 2536.41 MB )
[07/15 16:45:32     99s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:45:32     99s] (I)      Run Multi-thread track assignment
[07/15 16:45:32     99s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2537.41 MB )
[07/15 16:45:32     99s] (I)      Started Export ( Curr Mem: 2537.41 MB )
[07/15 16:45:32     99s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:45:32     99s] [NR-eGR] -----------------------------------
[07/15 16:45:32     99s] [NR-eGR]  MET1    (1H)             0   4680 
[07/15 16:45:32     99s] [NR-eGR]  MET2    (2V)         24230   6812 
[07/15 16:45:32     99s] [NR-eGR]  MET3    (3H)         27660    342 
[07/15 16:45:32     99s] [NR-eGR]  MET4    (4V)          1949      0 
[07/15 16:45:32     99s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:45:32     99s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:45:32     99s] [NR-eGR] -----------------------------------
[07/15 16:45:32     99s] [NR-eGR]          Total        53839  11834 
[07/15 16:45:32     99s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:45:32     99s] [NR-eGR] Total half perimeter of net bounding box: 40796um
[07/15 16:45:32     99s] [NR-eGR] Total length: 53839um, number of vias: 11834
[07/15 16:45:32     99s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:45:32     99s] [NR-eGR] Total eGR-routed clock nets wire length: 4185um, number of vias: 996
[07/15 16:45:32     99s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:45:32     99s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2527.89 MB )
[07/15 16:45:33     99s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 2496.89 MB )
[07/15 16:45:33     99s] (I)      ============================================ Runtime Summary =============================================
[07/15 16:45:33     99s] (I)       Step                                                     %        Start       Finish      Real       CPU 
[07/15 16:45:33     99s] (I)      ----------------------------------------------------------------------------------------------------------
[07/15 16:45:33     99s] (I)       Early Global Route kernel                          100.00%  1072.69 sec  1072.77 sec  0.07 sec  0.09 sec 
[07/15 16:45:33     99s] (I)       +-Import and model                                  11.36%  1072.71 sec  1072.71 sec  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | +-Create place DB                                  3.29%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Import place data                              3.15%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read instances and placement                 0.86%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read nets                                    1.59%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Create route DB                                  5.59%  1072.71 sec  1072.71 sec  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | +-Import route data (4T)                         5.24%  1072.71 sec  1072.71 sec  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read blockages ( Layer 2-4 )                 1.27%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read routing blockages                     0.00%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read instance blockages                    0.18%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read PG blockages                          0.06%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read clock blockages                       0.02%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read other blockages                       0.02%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read halo blockages                        0.01%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Read boundary cut boxes                    0.00%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read blackboxes                              0.02%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read prerouted                               0.06%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read unlegalized nets                        0.05%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Read nets                                    0.38%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Set up via pillars                           0.01%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Initialize 3D grid graph                     0.05%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Model blockage capacity                      0.87%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Initialize 3D capacity                     0.67%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Read aux data                                    0.27%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Others data preparation                          0.09%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Create route kernel                              1.42%  1072.71 sec  1072.71 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       +-Global Routing                                    24.56%  1072.72 sec  1072.73 sec  0.02 sec  0.03 sec 
[07/15 16:45:33     99s] (I)       | +-Initialization                                   0.58%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Net group 1                                     22.73%  1072.72 sec  1072.73 sec  0.02 sec  0.02 sec 
[07/15 16:45:33     99s] (I)       | | +-Generate topology (4T)                         1.47%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Phase 1a                                       3.64%  1072.72 sec  1072.72 sec  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | | +-Pattern routing (4T)                         2.65%  1072.72 sec  1072.72 sec  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.27%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Add via demand to 2D                         0.25%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Phase 1b                                       1.29%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Monotonic routing (4T)                       1.07%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Phase 1c                                       0.78%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Two level Routing                            0.64%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Two Level Routing (Regular)                0.08%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Two Level Routing (Strong)                 0.09%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.04%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Phase 1d                                       3.50%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Detoured routing (4T)                        3.34%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Phase 1e                                       0.33%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | +-Route legalization                           0.15%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | | | +-Legalize Reach Aware Violations            0.02%  1072.72 sec  1072.72 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | | +-Phase 1l                                      10.26%  1072.72 sec  1072.73 sec  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | | +-Layer assignment (4T)                        9.90%  1072.73 sec  1072.73 sec  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | +-Clean cong LA                                    0.00%  1072.73 sec  1072.73 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       +-Export 3D cong map                                 0.77%  1072.73 sec  1072.73 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Export 2D cong map                               0.12%  1072.73 sec  1072.73 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       +-Extract Global 3D Wires                            0.22%  1072.73 sec  1072.73 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       +-Track Assignment (4T)                              7.87%  1072.73 sec  1072.74 sec  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | +-Initialization                                   0.05%  1072.73 sec  1072.73 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Track Assignment Kernel                          7.38%  1072.73 sec  1072.74 sec  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | +-Free Memory                                      0.00%  1072.74 sec  1072.74 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       +-Export                                            31.43%  1072.74 sec  1072.76 sec  0.02 sec  0.03 sec 
[07/15 16:45:33     99s] (I)       | +-Export DB wires                                  2.40%  1072.74 sec  1072.74 sec  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | +-Export all nets (4T)                           1.39%  1072.74 sec  1072.74 sec  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)       | | +-Set wire vias (4T)                             0.59%  1072.74 sec  1072.74 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Report wirelength                                2.10%  1072.74 sec  1072.74 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Update net boxes                                 1.50%  1072.74 sec  1072.74 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)       | +-Update timing                                   24.84%  1072.74 sec  1072.76 sec  0.02 sec  0.02 sec 
[07/15 16:45:33     99s] (I)       +-Postprocess design                                 3.89%  1072.76 sec  1072.77 sec  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)      ========================== Summary by functions ==========================
[07/15 16:45:33     99s] (I)       Lv  Step                                           %      Real       CPU 
[07/15 16:45:33     99s] (I)      --------------------------------------------------------------------------
[07/15 16:45:33     99s] (I)        0  Early Global Route kernel                100.00%  0.07 sec  0.09 sec 
[07/15 16:45:33     99s] (I)        1  Export                                    31.43%  0.02 sec  0.03 sec 
[07/15 16:45:33     99s] (I)        1  Global Routing                            24.56%  0.02 sec  0.03 sec 
[07/15 16:45:33     99s] (I)        1  Import and model                          11.36%  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        1  Track Assignment (4T)                      7.87%  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        1  Postprocess design                         3.89%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        1  Export 3D cong map                         0.77%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        1  Extract Global 3D Wires                    0.22%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Update timing                             24.84%  0.02 sec  0.02 sec 
[07/15 16:45:33     99s] (I)        2  Net group 1                               22.73%  0.02 sec  0.02 sec 
[07/15 16:45:33     99s] (I)        2  Track Assignment Kernel                    7.38%  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        2  Create route DB                            5.59%  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        2  Create place DB                            3.29%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Export DB wires                            2.40%  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        2  Report wirelength                          2.10%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Update net boxes                           1.50%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Create route kernel                        1.42%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Initialization                             0.63%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Read aux data                              0.27%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Export 2D cong map                         0.12%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Others data preparation                    0.09%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Phase 1l                                  10.26%  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        3  Import route data (4T)                     5.24%  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        3  Phase 1a                                   3.64%  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        3  Phase 1d                                   3.50%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Import place data                          3.15%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Generate topology (4T)                     1.47%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Export all nets (4T)                       1.39%  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        3  Phase 1b                                   1.29%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Phase 1c                                   0.78%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Set wire vias (4T)                         0.59%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        3  Phase 1e                                   0.33%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Layer assignment (4T)                      9.90%  0.01 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        4  Detoured routing (4T)                      3.34%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Pattern routing (4T)                       2.65%  0.00 sec  0.01 sec 
[07/15 16:45:33     99s] (I)        4  Read nets                                  1.97%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Read blockages ( Layer 2-4 )               1.27%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Monotonic routing (4T)                     1.07%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Model blockage capacity                    0.87%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Read instances and placement               0.86%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Two level Routing                          0.64%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Pattern Routing Avoiding Blockages         0.27%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Add via demand to 2D                       0.25%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Route legalization                         0.15%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Read prerouted                             0.06%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Read unlegalized nets                      0.05%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Initialize 3D grid graph                   0.05%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Read blackboxes                            0.02%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Initialize 3D capacity                     0.67%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read instance blockages                    0.18%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Two Level Routing (Strong)                 0.09%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Two Level Routing (Regular)                0.08%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read PG blockages                          0.06%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.04%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Legalize Reach Aware Violations            0.02%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read clock blockages                       0.02%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read other blockages                       0.02%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[07/15 16:45:33     99s] Extraction called for design 'aska_dig' of instances=1167 and nets=1228 using extraction engine 'preRoute' .
[07/15 16:45:33     99s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:45:33     99s] RC Extraction called in multi-corner(2) mode.
[07/15 16:45:33     99s] RCMode: PreRoute
[07/15 16:45:33     99s]       RC Corner Indexes            0       1   
[07/15 16:45:33     99s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:45:33     99s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:33     99s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:33     99s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:33     99s] Shrink Factor                : 1.00000
[07/15 16:45:33     99s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:45:33     99s] Using capacitance table file ...
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] Trim Metal Layers:
[07/15 16:45:33     99s] LayerId::1 widthSet size::4
[07/15 16:45:33     99s] LayerId::2 widthSet size::4
[07/15 16:45:33     99s] LayerId::3 widthSet size::4
[07/15 16:45:33     99s] LayerId::4 widthSet size::4
[07/15 16:45:33     99s] LayerId::5 widthSet size::4
[07/15 16:45:33     99s] LayerId::6 widthSet size::2
[07/15 16:45:33     99s] Updating RC grid for preRoute extraction ...
[07/15 16:45:33     99s] eee: pegSigSF::1.070000
[07/15 16:45:33     99s] Initializing multi-corner capacitance tables ... 
[07/15 16:45:33     99s] Initializing multi-corner resistance tables ...
[07/15 16:45:33     99s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:45:33     99s] eee: l::2 avDens::0.133804 usedTrk::599.444128 availTrk::4480.000000 sigTrk::599.444128
[07/15 16:45:33     99s] eee: l::3 avDens::0.164461 usedTrk::618.374993 availTrk::3760.000000 sigTrk::618.374993
[07/15 16:45:33     99s] eee: l::4 avDens::0.014330 usedTrk::44.710156 availTrk::3120.000000 sigTrk::44.710156
[07/15 16:45:33     99s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:45:33     99s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:45:33     99s] {RT max_rc 0 4 4 0}
[07/15 16:45:33     99s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036205 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:45:33     99s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2496.895M)
[07/15 16:45:33     99s] All LLGs are deleted
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2496.9M, EPOCH TIME: 1721076333.045222
[07/15 16:45:33     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2496.9M, EPOCH TIME: 1721076333.045355
[07/15 16:45:33     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2496.9M, EPOCH TIME: 1721076333.045703
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2496.9M, EPOCH TIME: 1721076333.046053
[07/15 16:45:33     99s] Max number of tech site patterns supported in site array is 256.
[07/15 16:45:33     99s] Core basic site is core_ji3v
[07/15 16:45:33     99s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2496.9M, EPOCH TIME: 1721076333.057077
[07/15 16:45:33     99s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:45:33     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:45:33     99s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2496.9M, EPOCH TIME: 1721076333.057986
[07/15 16:45:33     99s] Fast DP-INIT is on for default
[07/15 16:45:33     99s] Atter site array init, number of instance map data is 0.
[07/15 16:45:33     99s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2496.9M, EPOCH TIME: 1721076333.058457
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:33     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2496.9M, EPOCH TIME: 1721076333.058758
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] Starting delay calculation for Setup views
[07/15 16:45:33     99s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:45:33     99s] #################################################################################
[07/15 16:45:33     99s] # Design Stage: PreRoute
[07/15 16:45:33     99s] # Design Name: aska_dig
[07/15 16:45:33     99s] # Design Mode: 180nm
[07/15 16:45:33     99s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:45:33     99s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:45:33     99s] # Signoff Settings: SI Off 
[07/15 16:45:33     99s] #################################################################################
[07/15 16:45:33     99s] Topological Sorting (REAL = 0:00:00.0, MEM = 2525.0M, InitMEM = 2525.0M)
[07/15 16:45:33     99s] Calculate delays in BcWc mode...
[07/15 16:45:33     99s] Start delay calculation (fullDC) (4 T). (MEM=2527.04)
[07/15 16:45:33     99s] End AAE Lib Interpolated Model. (MEM=2538.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:45:33     99s] Total number of fetched objects 1201
[07/15 16:45:33     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:45:33     99s] End delay calculation. (MEM=2697.33 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:45:33     99s] End delay calculation (fullDC). (MEM=2697.33 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:45:33     99s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2697.3M) ***
[07/15 16:45:33     99s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:40 mem=2731.3M)
[07/15 16:45:33     99s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -75.338 |
|           TNS (ns):|-26864.5 |
|    Violating Paths:|   431   |
|          All Paths:|   772   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -5.529   |     32 (32)      |
|   max_tran     |     32 (549)     |  -72.178   |     32 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2729.3M, EPOCH TIME: 1721076333.371254
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:33     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2729.3M, EPOCH TIME: 1721076333.380838
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] Density: 59.256%
------------------------------------------------------------------

[07/15 16:45:33     99s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1808.2M, totSessionCpu=0:01:40 **
[07/15 16:45:33     99s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.8 (1.1), totSession cpu/real = 0:01:39.7/0:43:31.0 (0.0), mem = 2555.3M
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] =============================================================================================
[07/15 16:45:33     99s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[07/15 16:45:33     99s] =============================================================================================
[07/15 16:45:33     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:33     99s] ---------------------------------------------------------------------------------------------
[07/15 16:45:33     99s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:33     99s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.3
[07/15 16:45:33     99s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.9
[07/15 16:45:33     99s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:33     99s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  70.9 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 16:45:33     99s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:33     99s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:33     99s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:45:33     99s] [ ExtractRC              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:33     99s] [ TimingUpdate           ]      1   0:00:00.1  (   7.4 % )     0:00:00.3 /  0:00:00.4    1.3
[07/15 16:45:33     99s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.2    1.5
[07/15 16:45:33     99s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:33     99s] [ MISC                   ]          0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 16:45:33     99s] ---------------------------------------------------------------------------------------------
[07/15 16:45:33     99s]  InitOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.9    1.1
[07/15 16:45:33     99s] ---------------------------------------------------------------------------------------------
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/15 16:45:33     99s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:33     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2555.3M
[07/15 16:45:33     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2555.3M, EPOCH TIME: 1721076333.385288
[07/15 16:45:33     99s] Processing tracks to init pin-track alignment.
[07/15 16:45:33     99s] z: 2, totalTracks: 1
[07/15 16:45:33     99s] z: 4, totalTracks: 1
[07/15 16:45:33     99s] z: 6, totalTracks: 1
[07/15 16:45:33     99s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:33     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2555.3M, EPOCH TIME: 1721076333.386470
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:33     99s] OPERPROF:     Starting CMU at level 3, MEM:2555.3M, EPOCH TIME: 1721076333.395288
[07/15 16:45:33     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2555.3M, EPOCH TIME: 1721076333.395417
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:33     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2555.3M, EPOCH TIME: 1721076333.395575
[07/15 16:45:33     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2555.3M, EPOCH TIME: 1721076333.395617
[07/15 16:45:33     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2555.3M, EPOCH TIME: 1721076333.396438
[07/15 16:45:33     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2555.3MB).
[07/15 16:45:33     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2555.3M, EPOCH TIME: 1721076333.396622
[07/15 16:45:33     99s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 16:45:33     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2555.3M
[07/15 16:45:33     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2555.3M, EPOCH TIME: 1721076333.397727
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2547.3M, EPOCH TIME: 1721076333.399592
[07/15 16:45:33     99s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 16:45:33     99s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:33     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2547.3M
[07/15 16:45:33     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2547.3M, EPOCH TIME: 1721076333.399933
[07/15 16:45:33     99s] Processing tracks to init pin-track alignment.
[07/15 16:45:33     99s] z: 2, totalTracks: 1
[07/15 16:45:33     99s] z: 4, totalTracks: 1
[07/15 16:45:33     99s] z: 6, totalTracks: 1
[07/15 16:45:33     99s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:33     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2547.3M, EPOCH TIME: 1721076333.401034
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:33     99s] OPERPROF:     Starting CMU at level 3, MEM:2547.3M, EPOCH TIME: 1721076333.410427
[07/15 16:45:33     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2547.3M, EPOCH TIME: 1721076333.410574
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:33     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2547.3M, EPOCH TIME: 1721076333.410742
[07/15 16:45:33     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2547.3M, EPOCH TIME: 1721076333.410786
[07/15 16:45:33     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2555.3M, EPOCH TIME: 1721076333.411763
[07/15 16:45:33     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2555.3MB).
[07/15 16:45:33     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2555.3M, EPOCH TIME: 1721076333.411945
[07/15 16:45:33     99s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 16:45:33     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2555.3M
[07/15 16:45:33     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2555.3M, EPOCH TIME: 1721076333.412895
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2547.3M, EPOCH TIME: 1721076333.414614
[07/15 16:45:33     99s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 16:45:33     99s] *** Starting optimizing excluded clock nets MEM= 2547.3M) ***
[07/15 16:45:33     99s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2547.3M) ***
[07/15 16:45:33     99s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/15 16:45:33     99s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 16:45:33     99s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.8/0:43:31.0 (0.0), mem = 2547.3M
[07/15 16:45:33     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.1
[07/15 16:45:33     99s] ### Creating RouteCongInterface, started
[07/15 16:45:33     99s] ### Creating TopoMgr, started
[07/15 16:45:33     99s] ### Creating TopoMgr, finished
[07/15 16:45:33     99s] #optDebug: Start CG creation (mem=2547.3M)
[07/15 16:45:33     99s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 16:45:33     99s] (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgPrt (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgEgp (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgPbk (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgNrb(cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgObs (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgCon (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s]  ...processing cgPdm (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2623.9M)
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] #optDebug: {0, 1.000}
[07/15 16:45:33     99s] ### Creating RouteCongInterface, finished
[07/15 16:45:33     99s] Updated routing constraints on 0 nets.
[07/15 16:45:33     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.1
[07/15 16:45:33     99s] Bottom Preferred Layer:
[07/15 16:45:33     99s]     None
[07/15 16:45:33     99s] Via Pillar Rule:
[07/15 16:45:33     99s]     None
[07/15 16:45:33     99s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:01:39.8/0:43:31.0 (0.0), mem = 2631.9M
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] =============================================================================================
[07/15 16:45:33     99s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[07/15 16:45:33     99s] =============================================================================================
[07/15 16:45:33     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:33     99s] ---------------------------------------------------------------------------------------------
[07/15 16:45:33     99s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  93.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:45:33     99s] [ MISC                   ]          0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:33     99s] ---------------------------------------------------------------------------------------------
[07/15 16:45:33     99s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:33     99s] ---------------------------------------------------------------------------------------------
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] End: GigaOpt Route Type Constraints Refinement
[07/15 16:45:33     99s] The useful skew maximum allowed delay set by user is: 1
[07/15 16:45:33     99s] Deleting Lib Analyzer.
[07/15 16:45:33     99s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.9/0:43:31.1 (0.0), mem = 2631.9M
[07/15 16:45:33     99s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:33     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=2631.9M
[07/15 16:45:33     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=2631.9M
[07/15 16:45:33     99s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 16:45:33     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.2
[07/15 16:45:33     99s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:33     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2631.9M
[07/15 16:45:33     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2631.9M, EPOCH TIME: 1721076333.514386
[07/15 16:45:33     99s] Processing tracks to init pin-track alignment.
[07/15 16:45:33     99s] z: 2, totalTracks: 1
[07/15 16:45:33     99s] z: 4, totalTracks: 1
[07/15 16:45:33     99s] z: 6, totalTracks: 1
[07/15 16:45:33     99s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:33     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2631.9M, EPOCH TIME: 1721076333.515914
[07/15 16:45:33     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:33     99s] OPERPROF:     Starting CMU at level 3, MEM:2631.9M, EPOCH TIME: 1721076333.524678
[07/15 16:45:33     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2631.9M, EPOCH TIME: 1721076333.524789
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:33     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2631.9M, EPOCH TIME: 1721076333.524945
[07/15 16:45:33     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2631.9M, EPOCH TIME: 1721076333.524988
[07/15 16:45:33     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2631.9M, EPOCH TIME: 1721076333.525922
[07/15 16:45:33     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2631.9MB).
[07/15 16:45:33     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2631.9M, EPOCH TIME: 1721076333.526091
[07/15 16:45:33     99s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 16:45:33     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2631.9M
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] Footprint cell information for calculating maxBufDist
[07/15 16:45:33     99s] *info: There are 9 candidate Buffer cells
[07/15 16:45:33     99s] *info: There are 9 candidate Inverter cells
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] #optDebug: Start CG creation (mem=2631.9M)
[07/15 16:45:33     99s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 16:45:33     99s] (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgPrt (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgEgp (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgPbk (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgNrb(cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgObs (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgCon (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s]  ...processing cgPdm (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2639.7M)
[07/15 16:45:33     99s] ### Creating RouteCongInterface, started
[07/15 16:45:33     99s] 
[07/15 16:45:33     99s] Creating Lib Analyzer ...
[07/15 16:45:33    100s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:45:33    100s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:45:33    100s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:45:33    100s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:45:33    100s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:45:33    100s] 
[07/15 16:45:33    100s] {RT max_rc 0 4 4 0}
[07/15 16:45:34    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2639.7M
[07/15 16:45:34    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2639.7M
[07/15 16:45:34    100s] Creating Lib Analyzer, finished. 
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] #optDebug: {0, 1.000}
[07/15 16:45:34    100s] ### Creating RouteCongInterface, finished
[07/15 16:45:34    100s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2811.7M, EPOCH TIME: 1721076334.293167
[07/15 16:45:34    100s] Found 0 hard placement blockage before merging.
[07/15 16:45:34    100s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2811.7M, EPOCH TIME: 1721076334.293262
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] Netlist preparation processing... 
[07/15 16:45:34    100s] Removed 0 instance
[07/15 16:45:34    100s] *info: Marking 0 isolation instances dont touch
[07/15 16:45:34    100s] *info: Marking 0 level shifter instances dont touch
[07/15 16:45:34    100s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:34    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2792.3M, EPOCH TIME: 1721076334.299787
[07/15 16:45:34    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1167).
[07/15 16:45:34    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:34    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:34    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:34    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2586.3M, EPOCH TIME: 1721076334.302049
[07/15 16:45:34    100s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 16:45:34    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.2
[07/15 16:45:34    100s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:40.7/0:43:31.9 (0.0), mem = 2586.3M
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] =============================================================================================
[07/15 16:45:34    100s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[07/15 16:45:34    100s] =============================================================================================
[07/15 16:45:34    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:34    100s] ---------------------------------------------------------------------------------------------
[07/15 16:45:34    100s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  73.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:34    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:34    100s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:45:34    100s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:34    100s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:34    100s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:45:34    100s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:34    100s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:34    100s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:45:34    100s] ---------------------------------------------------------------------------------------------
[07/15 16:45:34    100s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:45:34    100s] ---------------------------------------------------------------------------------------------
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] Deleting Lib Analyzer.
[07/15 16:45:34    100s] Begin: GigaOpt high fanout net optimization
[07/15 16:45:34    100s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 16:45:34    100s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 16:45:34    100s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.7/0:43:31.9 (0.0), mem = 2594.3M
[07/15 16:45:34    100s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:34    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.3
[07/15 16:45:34    100s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:34    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=2594.3M
[07/15 16:45:34    100s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:45:34    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2594.3M, EPOCH TIME: 1721076334.325482
[07/15 16:45:34    100s] Processing tracks to init pin-track alignment.
[07/15 16:45:34    100s] z: 2, totalTracks: 1
[07/15 16:45:34    100s] z: 4, totalTracks: 1
[07/15 16:45:34    100s] z: 6, totalTracks: 1
[07/15 16:45:34    100s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:34    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2594.3M, EPOCH TIME: 1721076334.326757
[07/15 16:45:34    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:34    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:34    100s] OPERPROF:     Starting CMU at level 3, MEM:2594.3M, EPOCH TIME: 1721076334.335565
[07/15 16:45:34    100s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2594.3M, EPOCH TIME: 1721076334.335670
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:34    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2594.3M, EPOCH TIME: 1721076334.335825
[07/15 16:45:34    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2594.3M, EPOCH TIME: 1721076334.335868
[07/15 16:45:34    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2594.3M, EPOCH TIME: 1721076334.336647
[07/15 16:45:34    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2594.3MB).
[07/15 16:45:34    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2594.3M, EPOCH TIME: 1721076334.336828
[07/15 16:45:34    100s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 16:45:34    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=2594.3M
[07/15 16:45:34    100s] ### Creating RouteCongInterface, started
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] Creating Lib Analyzer ...
[07/15 16:45:34    100s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:45:34    100s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:45:34    100s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:45:34    100s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:45:34    100s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:45:34    100s] 
[07/15 16:45:34    100s] {RT max_rc 0 4 4 0}
[07/15 16:45:34    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2594.3M
[07/15 16:45:34    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2594.3M
[07/15 16:45:34    101s] Creating Lib Analyzer, finished. 
[07/15 16:45:34    101s] 
[07/15 16:45:34    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 16:45:34    101s] 
[07/15 16:45:34    101s] #optDebug: {0, 1.000}
[07/15 16:45:34    101s] ### Creating RouteCongInterface, finished
[07/15 16:45:35    101s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:35    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:45:35    101s] Total-nets :: 1201, Stn-nets :: 0, ratio :: 0 %, Total-len 53839.2, Stn-len 0
[07/15 16:45:35    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2689.7M, EPOCH TIME: 1721076335.022186
[07/15 16:45:35    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2586.7M, EPOCH TIME: 1721076335.024254
[07/15 16:45:35    101s] TotalInstCnt at PhyDesignMc Destruction: 1167
[07/15 16:45:35    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.3
[07/15 16:45:35    101s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:41.4/0:43:32.6 (0.0), mem = 2586.7M
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] =============================================================================================
[07/15 16:45:35    101s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[07/15 16:45:35    101s] =============================================================================================
[07/15 16:45:35    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:35    101s] ---------------------------------------------------------------------------------------------
[07/15 16:45:35    101s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  84.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:35    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:35    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:35    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ MISC                   ]          0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:35    101s] ---------------------------------------------------------------------------------------------
[07/15 16:45:35    101s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:45:35    101s] ---------------------------------------------------------------------------------------------
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 16:45:35    101s] End: GigaOpt high fanout net optimization
[07/15 16:45:35    101s] Begin: GigaOpt DRV Optimization
[07/15 16:45:35    101s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 16:45:35    101s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:41.4/0:43:32.6 (0.0), mem = 2586.7M
[07/15 16:45:35    101s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:35    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.4
[07/15 16:45:35    101s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:35    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=2586.7M
[07/15 16:45:35    101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:45:35    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2586.7M, EPOCH TIME: 1721076335.026947
[07/15 16:45:35    101s] Processing tracks to init pin-track alignment.
[07/15 16:45:35    101s] z: 2, totalTracks: 1
[07/15 16:45:35    101s] z: 4, totalTracks: 1
[07/15 16:45:35    101s] z: 6, totalTracks: 1
[07/15 16:45:35    101s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:35    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2586.7M, EPOCH TIME: 1721076335.028236
[07/15 16:45:35    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:35    101s] OPERPROF:     Starting CMU at level 3, MEM:2586.7M, EPOCH TIME: 1721076335.037376
[07/15 16:45:35    101s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2586.7M, EPOCH TIME: 1721076335.037498
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:35    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2586.7M, EPOCH TIME: 1721076335.037653
[07/15 16:45:35    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2586.7M, EPOCH TIME: 1721076335.037696
[07/15 16:45:35    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2594.7M, EPOCH TIME: 1721076335.038545
[07/15 16:45:35    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2594.7MB).
[07/15 16:45:35    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2594.7M, EPOCH TIME: 1721076335.038712
[07/15 16:45:35    101s] TotalInstCnt at PhyDesignMc Initialization: 1167
[07/15 16:45:35    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=2594.7M
[07/15 16:45:35    101s] ### Creating RouteCongInterface, started
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] #optDebug: {0, 1.000}
[07/15 16:45:35    101s] ### Creating RouteCongInterface, finished
[07/15 16:45:35    101s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 16:45:35    101s] [GPS-DRV] maxDensity (design): 0.95
[07/15 16:45:35    101s] [GPS-DRV] maxLocalDensity: 1.2
[07/15 16:45:35    101s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 16:45:35    101s] [GPS-DRV] All active and enabled setup views
[07/15 16:45:35    101s] [GPS-DRV]     slow_functional_mode
[07/15 16:45:35    101s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:45:35    101s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:45:35    101s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 16:45:35    101s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 16:45:35    101s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 16:45:35    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2785.8M, EPOCH TIME: 1721076335.124040
[07/15 16:45:35    101s] Found 0 hard placement blockage before merging.
[07/15 16:45:35    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2785.8M, EPOCH TIME: 1721076335.124112
[07/15 16:45:35    101s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:35    101s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 16:45:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:35    101s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 16:45:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:35    101s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:35    101s] Info: violation cost 12994.794922 (cap = 64.623962, tran = 12924.171875, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[07/15 16:45:35    101s] |    34|   583|   -73.43|    36|    36|    -5.61|     0|     0|     0|     0|   -75.34|-26864.49|       0|       0|       0| 59.26%|          |         |
[07/15 16:45:35    101s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:35    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:45:35    101s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.04|  -210.66|      40|       3|       5| 60.15%| 0:00:00.0|  2931.1M|
[07/15 16:45:35    101s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:35    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:45:35    101s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.04|  -210.66|       0|       0|       0| 60.15%| 0:00:00.0|  2931.1M|
[07/15 16:45:35    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2931.1M) ***
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:35    101s] Total-nets :: 1244, Stn-nets :: 0, ratio :: 0 %, Total-len 53848.8, Stn-len 0
[07/15 16:45:35    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2819.4M, EPOCH TIME: 1721076335.341567
[07/15 16:45:35    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1210).
[07/15 16:45:35    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2640.4M, EPOCH TIME: 1721076335.344254
[07/15 16:45:35    101s] TotalInstCnt at PhyDesignMc Destruction: 1210
[07/15 16:45:35    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.4
[07/15 16:45:35    101s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.3), totSession cpu/real = 0:01:41.8/0:43:32.9 (0.0), mem = 2640.4M
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] =============================================================================================
[07/15 16:45:35    101s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[07/15 16:45:35    101s] =============================================================================================
[07/15 16:45:35    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:35    101s] ---------------------------------------------------------------------------------------------
[07/15 16:45:35    101s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:45:35    101s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.3
[07/15 16:45:35    101s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.4
[07/15 16:45:35    101s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ OptEval                ]      3   0:00:00.1  (  18.0 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:35    101s] [ OptCommit              ]      3   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:45:35    101s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.5
[07/15 16:45:35    101s] [ IncrDelayCalc          ]     19   0:00:00.1  (  29.7 % )     0:00:00.1 /  0:00:00.1    1.6
[07/15 16:45:35    101s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:35    101s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:45:35    101s] [ MISC                   ]          0:00:00.1  (  26.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:45:35    101s] ---------------------------------------------------------------------------------------------
[07/15 16:45:35    101s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.3
[07/15 16:45:35    101s] ---------------------------------------------------------------------------------------------
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] End: GigaOpt DRV Optimization
[07/15 16:45:35    101s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/15 16:45:35    101s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1862.0M, totSessionCpu=0:01:42 **
[07/15 16:45:35    101s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] Active setup views:
[07/15 16:45:35    101s]  slow_functional_mode
[07/15 16:45:35    101s]   Dominating endpoints: 0
[07/15 16:45:35    101s]   Dominating TNS: -0.000
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:45:35    101s] Deleting Lib Analyzer.
[07/15 16:45:35    101s] Begin: GigaOpt Global Optimization
[07/15 16:45:35    101s] *info: use new DP (enabled)
[07/15 16:45:35    101s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 16:45:35    101s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:35    101s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:41.8/0:43:33.0 (0.0), mem = 2743.8M
[07/15 16:45:35    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.5
[07/15 16:45:35    101s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:35    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2743.8M
[07/15 16:45:35    101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:45:35    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2743.8M, EPOCH TIME: 1721076335.369005
[07/15 16:45:35    101s] Processing tracks to init pin-track alignment.
[07/15 16:45:35    101s] z: 2, totalTracks: 1
[07/15 16:45:35    101s] z: 4, totalTracks: 1
[07/15 16:45:35    101s] z: 6, totalTracks: 1
[07/15 16:45:35    101s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:35    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2743.8M, EPOCH TIME: 1721076335.370335
[07/15 16:45:35    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:35    101s] OPERPROF:     Starting CMU at level 3, MEM:2743.8M, EPOCH TIME: 1721076335.379341
[07/15 16:45:35    101s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2743.8M, EPOCH TIME: 1721076335.380109
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:35    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2743.8M, EPOCH TIME: 1721076335.380276
[07/15 16:45:35    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2743.8M, EPOCH TIME: 1721076335.380322
[07/15 16:45:35    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2743.8M, EPOCH TIME: 1721076335.381076
[07/15 16:45:35    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2743.8MB).
[07/15 16:45:35    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2743.8M, EPOCH TIME: 1721076335.381277
[07/15 16:45:35    101s] TotalInstCnt at PhyDesignMc Initialization: 1210
[07/15 16:45:35    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2743.8M
[07/15 16:45:35    101s] ### Creating RouteCongInterface, started
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] Creating Lib Analyzer ...
[07/15 16:45:35    101s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:45:35    101s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:45:35    101s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:45:35    101s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:45:35    101s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:45:35    101s] 
[07/15 16:45:35    101s] {RT max_rc 0 4 4 0}
[07/15 16:45:35    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2743.8M
[07/15 16:45:35    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2743.8M
[07/15 16:45:35    102s] Creating Lib Analyzer, finished. 
[07/15 16:45:35    102s] 
[07/15 16:45:35    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:45:35    102s] 
[07/15 16:45:35    102s] #optDebug: {0, 1.000}
[07/15 16:45:35    102s] ### Creating RouteCongInterface, finished
[07/15 16:45:36    102s] *info: 2 clock nets excluded
[07/15 16:45:36    102s] *info: 25 no-driver nets excluded.
[07/15 16:45:36    102s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2858.6M, EPOCH TIME: 1721076336.102075
[07/15 16:45:36    102s] Found 0 hard placement blockage before merging.
[07/15 16:45:36    102s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2858.6M, EPOCH TIME: 1721076336.102165
[07/15 16:45:36    102s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[07/15 16:45:36    102s] Info: End MT loop @oiCellDelayCachingJob.
[07/15 16:45:36    102s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:36    102s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:36    102s] ** GigaOpt Global Opt WNS Slack -9.037  TNS Slack -210.662 
[07/15 16:45:36    102s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:45:36    102s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 16:45:36    102s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:45:36    102s] |  -9.037|-210.662|   60.15%|   0:00:00.0| 2874.6M|slow_functional_mode|  default| DAC[5]                          |
[07/15 16:45:36    102s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:36    102s] |  -1.148| -10.127|   60.74%|   0:00:00.0| 2981.6M|slow_functional_mode|  default| DAC[2]                          |
[07/15 16:45:36    103s] |  -0.280|  -1.602|   61.01%|   0:00:00.0| 2984.1M|slow_functional_mode|  default| pulse_active                    |
[07/15 16:45:36    103s] |  -0.280|  -1.602|   61.01%|   0:00:00.0| 2984.1M|slow_functional_mode|  default| pulse_active                    |
[07/15 16:45:36    103s] |  -0.021|  -0.021|   61.16%|   0:00:00.0| 2984.1M|slow_functional_mode|  default| DAC[2]                          |
[07/15 16:45:36    103s] |  -0.021|  -0.021|   61.16%|   0:00:00.0| 2985.6M|slow_functional_mode|  default| DAC[2]                          |
[07/15 16:45:36    103s] |  -0.021|  -0.021|   61.16%|   0:00:00.0| 2985.6M|slow_functional_mode|  default| DAC[2]                          |
[07/15 16:45:36    103s] |  -0.021|  -0.021|   61.16%|   0:00:00.0| 2985.6M|slow_functional_mode|  default| DAC[2]                          |
[07/15 16:45:36    103s] |   0.000|   0.000|   61.14%|   0:00:00.0| 2989.3M|                  NA|       NA| NA                              |
[07/15 16:45:36    103s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2989.3M) ***
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2989.3M) ***
[07/15 16:45:36    103s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:36    103s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 16:45:36    103s] Total-nets :: 1255, Stn-nets :: 0, ratio :: 0 %, Total-len 53810.8, Stn-len 0
[07/15 16:45:36    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2877.6M, EPOCH TIME: 1721076336.536143
[07/15 16:45:36    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1221).
[07/15 16:45:36    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:36    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:36    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:36    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2693.6M, EPOCH TIME: 1721076336.539559
[07/15 16:45:36    103s] TotalInstCnt at PhyDesignMc Destruction: 1221
[07/15 16:45:36    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.5
[07/15 16:45:36    103s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.2 (1.1), totSession cpu/real = 0:01:43.2/0:43:34.1 (0.0), mem = 2693.6M
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] =============================================================================================
[07/15 16:45:36    103s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[07/15 16:45:36    103s] =============================================================================================
[07/15 16:45:36    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:36    103s] ---------------------------------------------------------------------------------------------
[07/15 16:45:36    103s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:36    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:36    103s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:36    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:45:36    103s] [ TransformInit          ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:45:36    103s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.5    1.4
[07/15 16:45:36    103s] [ OptGetWeight           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ OptEval                ]      8   0:00:00.2  (  14.3 % )     0:00:00.2 /  0:00:00.2    1.5
[07/15 16:45:36    103s] [ OptCommit              ]      8   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:45:36    103s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.3
[07/15 16:45:36    103s] [ IncrDelayCalc          ]     35   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.2    1.3
[07/15 16:45:36    103s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:36    103s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 16:45:36    103s] [ MISC                   ]          0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:45:36    103s] ---------------------------------------------------------------------------------------------
[07/15 16:45:36    103s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.3    1.1
[07/15 16:45:36    103s] ---------------------------------------------------------------------------------------------
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] End: GigaOpt Global Optimization
[07/15 16:45:36    103s] *** Timing Is met
[07/15 16:45:36    103s] *** Check timing (0:00:00.0)
[07/15 16:45:36    103s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:45:36    103s] Deleting Lib Analyzer.
[07/15 16:45:36    103s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 16:45:36    103s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:36    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2693.6M
[07/15 16:45:36    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2693.6M
[07/15 16:45:36    103s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 16:45:36    103s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:36    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2884.7M
[07/15 16:45:36    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2884.7M, EPOCH TIME: 1721076336.555066
[07/15 16:45:36    103s] Processing tracks to init pin-track alignment.
[07/15 16:45:36    103s] z: 2, totalTracks: 1
[07/15 16:45:36    103s] z: 4, totalTracks: 1
[07/15 16:45:36    103s] z: 6, totalTracks: 1
[07/15 16:45:36    103s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:36    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2884.7M, EPOCH TIME: 1721076336.556445
[07/15 16:45:36    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:36    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:36    103s] OPERPROF:     Starting CMU at level 3, MEM:2884.7M, EPOCH TIME: 1721076336.565258
[07/15 16:45:36    103s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2908.7M, EPOCH TIME: 1721076336.566537
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:36    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2908.7M, EPOCH TIME: 1721076336.566704
[07/15 16:45:36    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2908.7M, EPOCH TIME: 1721076336.566749
[07/15 16:45:36    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2908.7M, EPOCH TIME: 1721076336.567499
[07/15 16:45:36    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2908.7MB).
[07/15 16:45:36    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2908.7M, EPOCH TIME: 1721076336.567685
[07/15 16:45:36    103s] TotalInstCnt at PhyDesignMc Initialization: 1221
[07/15 16:45:36    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=2908.7M
[07/15 16:45:36    103s] Begin: Area Reclaim Optimization
[07/15 16:45:36    103s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:43.2/0:43:34.2 (0.0), mem = 2908.7M
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] Creating Lib Analyzer ...
[07/15 16:45:36    103s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:45:36    103s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:45:36    103s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:45:36    103s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:45:36    103s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:45:36    103s] 
[07/15 16:45:36    103s] {RT max_rc 0 4 4 0}
[07/15 16:45:37    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2910.7M
[07/15 16:45:37    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2910.7M
[07/15 16:45:37    103s] Creating Lib Analyzer, finished. 
[07/15 16:45:37    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.6
[07/15 16:45:37    103s] ### Creating RouteCongInterface, started
[07/15 16:45:37    103s] 
[07/15 16:45:37    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:45:37    103s] 
[07/15 16:45:37    103s] #optDebug: {0, 1.000}
[07/15 16:45:37    103s] ### Creating RouteCongInterface, finished
[07/15 16:45:37    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2910.7M, EPOCH TIME: 1721076337.273034
[07/15 16:45:37    103s] Found 0 hard placement blockage before merging.
[07/15 16:45:37    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2910.7M, EPOCH TIME: 1721076337.273111
[07/15 16:45:37    103s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:37    103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:37    103s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.14
[07/15 16:45:37    103s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:37    103s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 16:45:37    103s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:37    103s] |   61.14%|        -|   0.000|   0.000|   0:00:00.0| 2910.7M|
[07/15 16:45:37    103s] |   61.14%|        0|   0.000|   0.000|   0:00:00.0| 2910.7M|
[07/15 16:45:37    103s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:45:37    103s] |   61.14%|        0|   0.000|   0.000|   0:00:00.0| 2910.7M|
[07/15 16:45:37    103s] |   61.14%|        0|   0.000|   0.000|   0:00:00.0| 2910.7M|
[07/15 16:45:37    104s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:37    104s] |   60.26%|       48|   0.000|   0.000|   0:00:00.0| 2991.2M|
[07/15 16:45:37    104s] |   60.26%|        0|   0.000|   0.000|   0:00:00.0| 2991.2M|
[07/15 16:45:37    104s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:45:37    104s] |   60.26%|        0|   0.000|   0.000|   0:00:00.0| 2991.2M|
[07/15 16:45:37    104s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:37    104s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.26
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 48 **
[07/15 16:45:37    104s] --------------------------------------------------------------
[07/15 16:45:37    104s] |                                   | Total     | Sequential |
[07/15 16:45:37    104s] --------------------------------------------------------------
[07/15 16:45:37    104s] | Num insts resized                 |      48  |       1    |
[07/15 16:45:37    104s] | Num insts undone                  |       0  |       0    |
[07/15 16:45:37    104s] | Num insts Downsized               |      48  |       1    |
[07/15 16:45:37    104s] | Num insts Samesized               |       0  |       0    |
[07/15 16:45:37    104s] | Num insts Upsized                 |       0  |       0    |
[07/15 16:45:37    104s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 16:45:37    104s] --------------------------------------------------------------
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 16:45:37    104s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[07/15 16:45:37    104s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:37    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.6
[07/15 16:45:37    104s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:44.2/0:43:35.1 (0.0), mem = 2991.2M
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] =============================================================================================
[07/15 16:45:37    104s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[07/15 16:45:37    104s] =============================================================================================
[07/15 16:45:37    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:37    104s] ---------------------------------------------------------------------------------------------
[07/15 16:45:37    104s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  63.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 16:45:37    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.1
[07/15 16:45:37    104s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.1
[07/15 16:45:37    104s] [ OptGetWeight           ]     68   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ OptEval                ]     68   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 16:45:37    104s] [ OptCommit              ]     68   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:37    104s] [ PostCommitDelayUpdate  ]     68   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:37    104s] [ IncrDelayCalc          ]     33   0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:37    104s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.6
[07/15 16:45:37    104s] [ MISC                   ]          0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:45:37    104s] ---------------------------------------------------------------------------------------------
[07/15 16:45:37    104s]  AreaOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 16:45:37    104s] ---------------------------------------------------------------------------------------------
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] Executing incremental physical updates
[07/15 16:45:37    104s] Executing incremental physical updates
[07/15 16:45:37    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2879.5M, EPOCH TIME: 1721076337.551122
[07/15 16:45:37    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1221).
[07/15 16:45:37    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2700.5M, EPOCH TIME: 1721076337.553698
[07/15 16:45:37    104s] TotalInstCnt at PhyDesignMc Destruction: 1221
[07/15 16:45:37    104s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2700.48M, totSessionCpu=0:01:44).
[07/15 16:45:37    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2700.5M, EPOCH TIME: 1721076337.570146
[07/15 16:45:37    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:37    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2700.5M, EPOCH TIME: 1721076337.578902
[07/15 16:45:37    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] **INFO: Flow update: Design is easy to close.
[07/15 16:45:37    104s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:44.2/0:43:35.2 (0.0), mem = 2700.5M
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] *** Start incrementalPlace ***
[07/15 16:45:37    104s] User Input Parameters:
[07/15 16:45:37    104s] - Congestion Driven    : On
[07/15 16:45:37    104s] - Timing Driven        : On
[07/15 16:45:37    104s] - Area-Violation Based : On
[07/15 16:45:37    104s] - Start Rollback Level : -5
[07/15 16:45:37    104s] - Legalized            : On
[07/15 16:45:37    104s] - Window Based         : Off
[07/15 16:45:37    104s] - eDen incr mode       : Off
[07/15 16:45:37    104s] - Small incr mode      : Off
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] no activity file in design. spp won't run.
[07/15 16:45:37    104s] Effort level <high> specified for reg2reg path_group
[07/15 16:45:37    104s] No Views given, use default active views for adaptive view pruning
[07/15 16:45:37    104s] SKP will enable view:
[07/15 16:45:37    104s]   slow_functional_mode
[07/15 16:45:37    104s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2702.5M, EPOCH TIME: 1721076337.659705
[07/15 16:45:37    104s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2702.5M, EPOCH TIME: 1721076337.661163
[07/15 16:45:37    104s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2702.5M, EPOCH TIME: 1721076337.661226
[07/15 16:45:37    104s] Starting Early Global Route congestion estimation: mem = 2702.5M
[07/15 16:45:37    104s] (I)      ============================ Layers =============================
[07/15 16:45:37    104s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:37    104s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:45:37    104s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:37    104s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:45:37    104s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:45:37    104s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:45:37    104s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:45:37    104s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:45:37    104s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:45:37    104s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:45:37    104s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:45:37    104s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:45:37    104s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:45:37    104s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:45:37    104s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:45:37    104s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:37    104s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:45:37    104s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:45:37    104s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:45:37    104s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:45:37    104s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:45:37    104s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:45:37    104s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:45:37    104s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:45:37    104s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:45:37    104s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:45:37    104s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:45:37    104s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:45:37    104s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:45:37    104s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:45:37    104s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:45:37    104s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:45:37    104s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:45:37    104s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:45:37    104s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:45:37    104s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:45:37    104s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:45:37    104s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:45:37    104s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:45:37    104s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:45:37    104s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:45:37    104s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:45:37    104s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:45:37    104s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:45:37    104s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:45:37    104s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:45:37    104s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:45:37    104s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:45:37    104s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:45:37    104s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:45:37    104s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:45:37    104s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:45:37    104s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:45:37    104s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:45:37    104s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:45:37    104s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:45:37    104s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:45:37    104s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:45:37    104s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:45:37    104s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:45:37    104s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:45:37    104s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:45:37    104s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:45:37    104s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:45:37    104s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:45:37    104s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:45:37    104s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:45:37    104s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:45:37    104s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:45:37    104s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:45:37    104s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:45:37    104s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:45:37    104s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:37    104s] (I)      Started Import and model ( Curr Mem: 2702.48 MB )
[07/15 16:45:37    104s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:37    104s] (I)      == Non-default Options ==
[07/15 16:45:37    104s] (I)      Maximum routing layer                              : 4
[07/15 16:45:37    104s] (I)      Number of threads                                  : 4
[07/15 16:45:37    104s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 16:45:37    104s] (I)      Method to set GCell size                           : row
[07/15 16:45:37    104s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:45:37    104s] (I)      Use row-based GCell size
[07/15 16:45:37    104s] (I)      Use row-based GCell align
[07/15 16:45:37    104s] (I)      layer 0 area = 202000
[07/15 16:45:37    104s] (I)      layer 1 area = 202000
[07/15 16:45:37    104s] (I)      layer 2 area = 202000
[07/15 16:45:37    104s] (I)      layer 3 area = 202000
[07/15 16:45:37    104s] (I)      GCell unit size   : 4480
[07/15 16:45:37    104s] (I)      GCell multiplier  : 1
[07/15 16:45:37    104s] (I)      GCell row height  : 4480
[07/15 16:45:37    104s] (I)      Actual row height : 4480
[07/15 16:45:37    104s] (I)      GCell align ref   : 20160 20160
[07/15 16:45:37    104s] [NR-eGR] Track table information for default rule: 
[07/15 16:45:37    104s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:45:37    104s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:45:37    104s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:45:37    104s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:45:37    104s] [NR-eGR] METTP has single uniform track structure
[07/15 16:45:37    104s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:45:37    104s] (I)      ================= Default via ==================
[07/15 16:45:37    104s] (I)      +---+--------------------+---------------------+
[07/15 16:45:37    104s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:45:37    104s] (I)      +---+--------------------+---------------------+
[07/15 16:45:37    104s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:45:37    104s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:45:37    104s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:45:37    104s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:45:37    104s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:45:37    104s] (I)      +---+--------------------+---------------------+
[07/15 16:45:37    104s] [NR-eGR] Read 260 PG shapes
[07/15 16:45:37    104s] [NR-eGR] Read 0 clock shapes
[07/15 16:45:37    104s] [NR-eGR] Read 0 other shapes
[07/15 16:45:37    104s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:45:37    104s] [NR-eGR] #Instance Blockages : 0
[07/15 16:45:37    104s] [NR-eGR] #PG Blockages       : 260
[07/15 16:45:37    104s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:45:37    104s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:45:37    104s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:45:37    104s] [NR-eGR] #Other Blockages    : 0
[07/15 16:45:37    104s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:45:37    104s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:45:37    104s] [NR-eGR] Read 1255 nets ( ignored 0 )
[07/15 16:45:37    104s] (I)      early_global_route_priority property id does not exist.
[07/15 16:45:37    104s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:45:37    104s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:45:37    104s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:45:37    104s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:45:37    104s] (I)      Number of ignored nets                =      0
[07/15 16:45:37    104s] (I)      Number of connected nets              =      0
[07/15 16:45:37    104s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:45:37    104s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:45:37    104s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:45:37    104s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:45:37    104s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:45:37    104s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:45:37    104s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:45:37    104s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:45:37    104s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:45:37    104s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:45:37    104s] (I)      Ndr track 0 does not exist
[07/15 16:45:37    104s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:45:37    104s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:45:37    104s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:45:37    104s] (I)      Site width          :   560  (dbu)
[07/15 16:45:37    104s] (I)      Row height          :  4480  (dbu)
[07/15 16:45:37    104s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:45:37    104s] (I)      GCell width         :  4480  (dbu)
[07/15 16:45:37    104s] (I)      GCell height        :  4480  (dbu)
[07/15 16:45:37    104s] (I)      Grid                :    99    54     4
[07/15 16:45:37    104s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:45:37    104s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:45:37    104s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:45:37    104s] (I)      Default wire width  :   230   280   280   280
[07/15 16:45:37    104s] (I)      Default wire space  :   230   280   280   280
[07/15 16:45:37    104s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:45:37    104s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:45:37    104s] (I)      First track coord   :   280   280   280   280
[07/15 16:45:37    104s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:45:37    104s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:45:37    104s] (I)      Num of masks        :     1     1     1     1
[07/15 16:45:37    104s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:45:37    104s] (I)      --------------------------------------------------------
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] [NR-eGR] ============ Routing rule table ============
[07/15 16:45:37    104s] [NR-eGR] Rule id: 0  Nets: 1255
[07/15 16:45:37    104s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:45:37    104s] (I)                    Layer    2    3    4 
[07/15 16:45:37    104s] (I)                    Pitch  560  560  560 
[07/15 16:45:37    104s] (I)             #Used tracks    1    1    1 
[07/15 16:45:37    104s] (I)       #Fully used tracks    1    1    1 
[07/15 16:45:37    104s] [NR-eGR] ========================================
[07/15 16:45:37    104s] [NR-eGR] 
[07/15 16:45:37    104s] (I)      =============== Blocked Tracks ===============
[07/15 16:45:37    104s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:37    104s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:45:37    104s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:37    104s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:45:37    104s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:45:37    104s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:45:37    104s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:45:37    104s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:37    104s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2702.48 MB )
[07/15 16:45:37    104s] (I)      Reset routing kernel
[07/15 16:45:37    104s] (I)      Started Global Routing ( Curr Mem: 2702.48 MB )
[07/15 16:45:37    104s] (I)      totalPins=4868  totalGlobalPin=4770 (97.99%)
[07/15 16:45:37    104s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:37    104s] [NR-eGR] Layer group 1: route 1255 net(s) in layer range [2, 4]
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] (I)      ============  Phase 1a Route ============
[07/15 16:45:37    104s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/15 16:45:37    104s] (I)      Usage: 11351 = (5992 H, 5359 V) = (14.01% H, 6.72% V) = (2.684e+04um H, 2.401e+04um V)
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] (I)      ============  Phase 1b Route ============
[07/15 16:45:37    104s] (I)      Usage: 11351 = (5992 H, 5359 V) = (14.01% H, 6.72% V) = (2.684e+04um H, 2.401e+04um V)
[07/15 16:45:37    104s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 5.085248e+04um
[07/15 16:45:37    104s] (I)      Congestion metric : 0.03%H 0.00%V, 0.03%HV
[07/15 16:45:37    104s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] (I)      ============  Phase 1c Route ============
[07/15 16:45:37    104s] (I)      Level2 Grid: 20 x 11
[07/15 16:45:37    104s] (I)      Usage: 11351 = (5992 H, 5359 V) = (14.01% H, 6.72% V) = (2.684e+04um H, 2.401e+04um V)
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] (I)      ============  Phase 1d Route ============
[07/15 16:45:37    104s] (I)      Usage: 11354 = (5992 H, 5362 V) = (14.01% H, 6.72% V) = (2.684e+04um H, 2.402e+04um V)
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] (I)      ============  Phase 1e Route ============
[07/15 16:45:37    104s] (I)      Usage: 11354 = (5992 H, 5362 V) = (14.01% H, 6.72% V) = (2.684e+04um H, 2.402e+04um V)
[07/15 16:45:37    104s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.086592e+04um
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] (I)      ============  Phase 1l Route ============
[07/15 16:45:37    104s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:45:37    104s] (I)      Layer  2:      36109      6840         6        4016       37960    ( 9.57%) 
[07/15 16:45:37    104s] (I)      Layer  3:      42336      6052         0           0       42336    ( 0.00%) 
[07/15 16:45:37    104s] (I)      Layer  4:      42135       453         0           0       41976    ( 0.00%) 
[07/15 16:45:37    104s] (I)      Total:        120580     13345         6        4016      122272    ( 3.18%) 
[07/15 16:45:37    104s] (I)      
[07/15 16:45:37    104s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:45:37    104s] [NR-eGR]                        OverCon            
[07/15 16:45:37    104s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:45:37    104s] [NR-eGR]        Layer             (1-2)    OverCon
[07/15 16:45:37    104s] [NR-eGR] ----------------------------------------------
[07/15 16:45:37    104s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:37    104s] [NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[07/15 16:45:37    104s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:37    104s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:37    104s] [NR-eGR] ----------------------------------------------
[07/15 16:45:37    104s] [NR-eGR]        Total         6( 0.04%)   ( 0.04%) 
[07/15 16:45:37    104s] [NR-eGR] 
[07/15 16:45:37    104s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2710.49 MB )
[07/15 16:45:37    104s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:37    104s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:45:37    104s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 2710.5M
[07/15 16:45:37    104s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.046, MEM:2710.5M, EPOCH TIME: 1721076337.707107
[07/15 16:45:37    104s] OPERPROF: Starting HotSpotCal at level 1, MEM:2710.5M, EPOCH TIME: 1721076337.707148
[07/15 16:45:37    104s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:37    104s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:45:37    104s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:37    104s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:45:37    104s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:37    104s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:45:37    104s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:45:37    104s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2710.5M, EPOCH TIME: 1721076337.708463
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s] === incrementalPlace Internal Loop 1 ===
[07/15 16:45:37    104s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/15 16:45:37    104s] OPERPROF: Starting IPInitSPData at level 1, MEM:2710.5M, EPOCH TIME: 1721076337.708875
[07/15 16:45:37    104s] Processing tracks to init pin-track alignment.
[07/15 16:45:37    104s] z: 2, totalTracks: 1
[07/15 16:45:37    104s] z: 4, totalTracks: 1
[07/15 16:45:37    104s] z: 6, totalTracks: 1
[07/15 16:45:37    104s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:37    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2710.5M, EPOCH TIME: 1721076337.710613
[07/15 16:45:37    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:37    104s] 
[07/15 16:45:37    104s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:37    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2710.5M, EPOCH TIME: 1721076337.719426
[07/15 16:45:37    104s] OPERPROF:   Starting post-place ADS at level 2, MEM:2710.5M, EPOCH TIME: 1721076337.719482
[07/15 16:45:37    104s] ADSU 0.603 -> 0.603. site 32535.000 -> 32535.000. GS 35.840
[07/15 16:45:37    104s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:2710.5M, EPOCH TIME: 1721076337.721549
[07/15 16:45:37    104s] OPERPROF:   Starting spMPad at level 2, MEM:2710.5M, EPOCH TIME: 1721076337.721834
[07/15 16:45:37    104s] OPERPROF:     Starting spContextMPad at level 3, MEM:2710.5M, EPOCH TIME: 1721076337.721906
[07/15 16:45:37    104s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2710.5M, EPOCH TIME: 1721076337.721948
[07/15 16:45:37    104s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2710.5M, EPOCH TIME: 1721076337.722229
[07/15 16:45:37    104s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2710.5M, EPOCH TIME: 1721076337.722561
[07/15 16:45:37    104s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2710.5M, EPOCH TIME: 1721076337.722658
[07/15 16:45:37    104s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2710.5M, EPOCH TIME: 1721076337.722747
[07/15 16:45:37    104s] no activity file in design. spp won't run.
[07/15 16:45:37    104s] [spp] 0
[07/15 16:45:37    104s] [adp] 0:1:1:3
[07/15 16:45:37    104s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2710.5M, EPOCH TIME: 1721076337.722963
[07/15 16:45:37    104s] SP #FI/SF FL/PI 0/0 1221/0
[07/15 16:45:37    104s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.014, MEM:2710.5M, EPOCH TIME: 1721076337.723107
[07/15 16:45:37    104s] PP off. flexM 0
[07/15 16:45:37    104s] OPERPROF: Starting CDPad at level 1, MEM:2710.5M, EPOCH TIME: 1721076337.724282
[07/15 16:45:37    104s] 3DP is on.
[07/15 16:45:37    104s] 3DP OF M2 0.003, M4 0.000. Diff 0, Offset 0
[07/15 16:45:37    104s] design sh 0.109. rd 0.200
[07/15 16:45:37    104s] design sh 0.108. rd 0.200
[07/15 16:45:37    104s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/15 16:45:37    104s] design sh 0.101. rd 0.200
[07/15 16:45:37    104s] CDPadU 0.776 -> 0.684. R=0.602, N=1221, GS=4.480
[07/15 16:45:37    104s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:2710.5M, EPOCH TIME: 1721076337.733944
[07/15 16:45:37    104s] OPERPROF: Starting InitSKP at level 1, MEM:2710.5M, EPOCH TIME: 1721076337.734005
[07/15 16:45:37    104s] no activity file in design. spp won't run.
[07/15 16:45:37    104s] no activity file in design. spp won't run.
[07/15 16:45:38    105s] *** Finished SKP initialization (cpu=0:00:01.3, real=0:00:01.0)***
[07/15 16:45:38    105s] OPERPROF: Finished InitSKP at level 1, CPU:1.320, REAL:0.984, MEM:2758.5M, EPOCH TIME: 1721076338.718199
[07/15 16:45:38    105s] NP #FI/FS/SF FL/PI: 0/0/0 1221/0
[07/15 16:45:38    105s] no activity file in design. spp won't run.
[07/15 16:45:38    105s] 
[07/15 16:45:38    105s] AB Est...
[07/15 16:45:38    105s] OPERPROF: Starting npPlace at level 1, MEM:2758.5M, EPOCH TIME: 1721076338.720455
[07/15 16:45:38    105s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.019, MEM:2761.7M, EPOCH TIME: 1721076338.739513
[07/15 16:45:38    105s] Iteration  4: Skipped, with CDP Off
[07/15 16:45:38    105s] 
[07/15 16:45:38    105s] AB Est...
[07/15 16:45:38    105s] OPERPROF: Starting npPlace at level 1, MEM:2785.7M, EPOCH TIME: 1721076338.741344
[07/15 16:45:38    105s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.004, MEM:2761.7M, EPOCH TIME: 1721076338.745551
[07/15 16:45:38    105s] Iteration  5: Skipped, with CDP Off
[07/15 16:45:38    105s] OPERPROF: Starting npPlace at level 1, MEM:2825.7M, EPOCH TIME: 1721076338.751321
[07/15 16:45:38    105s] Iteration  6: Total net bbox = 3.528e+04 (1.94e+04 1.59e+04)
[07/15 16:45:38    105s]               Est.  stn bbox = 4.482e+04 (2.54e+04 1.94e+04)
[07/15 16:45:38    105s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2977.2M
[07/15 16:45:38    105s] OPERPROF: Finished npPlace at level 1, CPU:0.150, REAL:0.153, MEM:2945.2M, EPOCH TIME: 1721076338.903953
[07/15 16:45:38    105s] no activity file in design. spp won't run.
[07/15 16:45:38    105s] NP #FI/FS/SF FL/PI: 0/0/0 1221/0
[07/15 16:45:38    105s] no activity file in design. spp won't run.
[07/15 16:45:38    105s] OPERPROF: Starting npPlace at level 1, MEM:2913.2M, EPOCH TIME: 1721076338.916633
[07/15 16:45:39    106s] Iteration  7: Total net bbox = 3.582e+04 (1.96e+04 1.62e+04)
[07/15 16:45:39    106s]               Est.  stn bbox = 4.549e+04 (2.57e+04 1.98e+04)
[07/15 16:45:39    106s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2974.2M
[07/15 16:45:39    106s] OPERPROF: Finished npPlace at level 1, CPU:0.200, REAL:0.226, MEM:2942.2M, EPOCH TIME: 1721076339.142826
[07/15 16:45:39    106s] Legalizing MH Cells... 0 / 0 (level 5)
[07/15 16:45:39    106s] No instances found in the vector
[07/15 16:45:39    106s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2870.2M, DRC: 0)
[07/15 16:45:39    106s] 0 (out of 0) MH cells were successfully legalized.
[07/15 16:45:39    106s] no activity file in design. spp won't run.
[07/15 16:45:39    106s] NP #FI/FS/SF FL/PI: 0/0/0 1221/0
[07/15 16:45:39    106s] no activity file in design. spp won't run.
[07/15 16:45:39    106s] OPERPROF: Starting npPlace at level 1, MEM:2910.2M, EPOCH TIME: 1721076339.150890
[07/15 16:45:39    106s] Iteration  8: Total net bbox = 3.822e+04 (2.10e+04 1.72e+04)
[07/15 16:45:39    106s]               Est.  stn bbox = 4.828e+04 (2.73e+04 2.10e+04)
[07/15 16:45:39    106s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2974.2M
[07/15 16:45:39    106s] OPERPROF: Finished npPlace at level 1, CPU:0.620, REAL:0.500, MEM:2942.2M, EPOCH TIME: 1721076339.651093
[07/15 16:45:39    106s] Legalizing MH Cells... 0 / 0 (level 6)
[07/15 16:45:39    106s] No instances found in the vector
[07/15 16:45:39    106s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2870.2M, DRC: 0)
[07/15 16:45:39    106s] 0 (out of 0) MH cells were successfully legalized.
[07/15 16:45:39    106s] no activity file in design. spp won't run.
[07/15 16:45:39    106s] NP #FI/FS/SF FL/PI: 0/0/0 1221/0
[07/15 16:45:39    106s] no activity file in design. spp won't run.
[07/15 16:45:39    106s] OPERPROF: Starting npPlace at level 1, MEM:2910.2M, EPOCH TIME: 1721076339.659167
[07/15 16:45:40    107s] Iteration  9: Total net bbox = 4.124e+04 (2.28e+04 1.85e+04)
[07/15 16:45:40    107s]               Est.  stn bbox = 5.143e+04 (2.91e+04 2.24e+04)
[07/15 16:45:40    107s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2974.2M
[07/15 16:45:40    107s] OPERPROF: Finished npPlace at level 1, CPU:0.760, REAL:0.578, MEM:2942.2M, EPOCH TIME: 1721076340.237404
[07/15 16:45:40    107s] Legalizing MH Cells... 0 / 0 (level 7)
[07/15 16:45:40    107s] No instances found in the vector
[07/15 16:45:40    107s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2870.2M, DRC: 0)
[07/15 16:45:40    107s] 0 (out of 0) MH cells were successfully legalized.
[07/15 16:45:40    107s] no activity file in design. spp won't run.
[07/15 16:45:40    107s] NP #FI/FS/SF FL/PI: 0/0/0 1221/0
[07/15 16:45:40    107s] no activity file in design. spp won't run.
[07/15 16:45:40    107s] OPERPROF: Starting npPlace at level 1, MEM:2910.2M, EPOCH TIME: 1721076340.245113
[07/15 16:45:40    107s] GP RA stats: MHOnly 0 nrInst 1221 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/15 16:45:40    107s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3038.3M, EPOCH TIME: 1721076340.500802
[07/15 16:45:40    107s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3038.3M, EPOCH TIME: 1721076340.500883
[07/15 16:45:40    107s] Iteration 10: Total net bbox = 4.029e+04 (2.20e+04 1.83e+04)
[07/15 16:45:40    107s]               Est.  stn bbox = 5.037e+04 (2.82e+04 2.21e+04)
[07/15 16:45:40    107s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3006.3M
[07/15 16:45:40    107s] OPERPROF: Finished npPlace at level 1, CPU:0.300, REAL:0.257, MEM:2942.2M, EPOCH TIME: 1721076340.501969
[07/15 16:45:40    107s] Legalizing MH Cells... 0 / 0 (level 8)
[07/15 16:45:40    107s] No instances found in the vector
[07/15 16:45:40    107s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2870.2M, DRC: 0)
[07/15 16:45:40    107s] 0 (out of 0) MH cells were successfully legalized.
[07/15 16:45:40    107s] Move report: Timing Driven Placement moves 1221 insts, mean move: 12.93 um, max move: 55.03 um 
[07/15 16:45:40    107s] 	Max move on inst (g17222): (334.32, 172.48) --> (293.00, 158.76)
[07/15 16:45:40    107s] no activity file in design. spp won't run.
[07/15 16:45:40    107s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2870.2M, EPOCH TIME: 1721076340.504939
[07/15 16:45:40    107s] Saved padding area to DB
[07/15 16:45:40    107s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2870.2M, EPOCH TIME: 1721076340.505065
[07/15 16:45:40    107s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2870.2M, EPOCH TIME: 1721076340.505260
[07/15 16:45:40    107s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2870.2M, EPOCH TIME: 1721076340.505505
[07/15 16:45:40    107s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/15 16:45:40    107s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2870.2M, EPOCH TIME: 1721076340.505778
[07/15 16:45:40    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2870.2M, EPOCH TIME: 1721076340.506029
[07/15 16:45:40    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2870.2M, EPOCH TIME: 1721076340.506114
[07/15 16:45:40    107s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:2870.2M, EPOCH TIME: 1721076340.506498
[07/15 16:45:40    107s] 
[07/15 16:45:40    107s] Finished Incremental Placement (cpu=0:00:03.5, real=0:00:03.0, mem=2870.2M)
[07/15 16:45:40    107s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 16:45:40    107s] Type 'man IMPSP-9025' for more detail.
[07/15 16:45:40    107s] CongRepair sets shifter mode to gplace
[07/15 16:45:40    107s] TDRefine: refinePlace mode is spiral
[07/15 16:45:40    107s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2870.2M, EPOCH TIME: 1721076340.507437
[07/15 16:45:40    107s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2870.2M, EPOCH TIME: 1721076340.507492
[07/15 16:45:40    107s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2870.2M, EPOCH TIME: 1721076340.507569
[07/15 16:45:40    107s] Processing tracks to init pin-track alignment.
[07/15 16:45:40    107s] z: 2, totalTracks: 1
[07/15 16:45:40    107s] z: 4, totalTracks: 1
[07/15 16:45:40    107s] z: 6, totalTracks: 1
[07/15 16:45:40    107s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:40    107s] All LLGs are deleted
[07/15 16:45:40    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    107s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2870.2M, EPOCH TIME: 1721076340.508749
[07/15 16:45:40    107s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2870.2M, EPOCH TIME: 1721076340.508819
[07/15 16:45:40    107s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2870.2M, EPOCH TIME: 1721076340.509022
[07/15 16:45:40    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    107s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2870.2M, EPOCH TIME: 1721076340.509195
[07/15 16:45:40    107s] Max number of tech site patterns supported in site array is 256.
[07/15 16:45:40    107s] Core basic site is core_ji3v
[07/15 16:45:40    107s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2870.2M, EPOCH TIME: 1721076340.517603
[07/15 16:45:40    107s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:45:40    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:45:40    107s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.001, MEM:2878.2M, EPOCH TIME: 1721076340.519062
[07/15 16:45:40    107s] Fast DP-INIT is on for default
[07/15 16:45:40    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:45:40    107s] Atter site array init, number of instance map data is 0.
[07/15 16:45:40    107s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.017, MEM:2878.2M, EPOCH TIME: 1721076340.526693
[07/15 16:45:40    107s] 
[07/15 16:45:40    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:40    107s] OPERPROF:         Starting CMU at level 5, MEM:2878.2M, EPOCH TIME: 1721076340.526904
[07/15 16:45:40    107s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2878.2M, EPOCH TIME: 1721076340.527097
[07/15 16:45:40    107s] 
[07/15 16:45:40    107s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:40    107s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.018, MEM:2878.2M, EPOCH TIME: 1721076340.527267
[07/15 16:45:40    107s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2878.2M, EPOCH TIME: 1721076340.527312
[07/15 16:45:40    107s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2878.2M, EPOCH TIME: 1721076340.528606
[07/15 16:45:40    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2MB).
[07/15 16:45:40    107s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:2878.2M, EPOCH TIME: 1721076340.528799
[07/15 16:45:40    107s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:2878.2M, EPOCH TIME: 1721076340.528841
[07/15 16:45:40    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.2
[07/15 16:45:40    107s] OPERPROF:   Starting RefinePlace at level 2, MEM:2878.2M, EPOCH TIME: 1721076340.528899
[07/15 16:45:40    107s] *** Starting refinePlace (0:01:48 mem=2878.2M) ***
[07/15 16:45:40    107s] Total net bbox length = 4.408e+04 (2.562e+04 1.846e+04) (ext = 4.889e+03)
[07/15 16:45:40    107s] 
[07/15 16:45:40    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:40    107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:45:40    107s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:40    107s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:40    107s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2878.2M, EPOCH TIME: 1721076340.530272
[07/15 16:45:40    107s] Starting refinePlace ...
[07/15 16:45:40    107s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:40    107s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:40    107s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2910.2M, EPOCH TIME: 1721076340.532629
[07/15 16:45:40    107s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:45:40    107s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2910.2M, EPOCH TIME: 1721076340.532690
[07/15 16:45:40    107s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1721076340.532834
[07/15 16:45:40    107s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2910.2M, EPOCH TIME: 1721076340.532897
[07/15 16:45:40    107s] DDP markSite nrRow 45 nrJob 45
[07/15 16:45:40    107s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1721076340.533066
[07/15 16:45:40    107s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2910.2M, EPOCH TIME: 1721076340.533129
[07/15 16:45:40    107s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 16:45:40    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2878.2MB) @(0:01:48 - 0:01:48).
[07/15 16:45:40    107s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:45:40    107s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 16:45:40    107s] tweakage running in 4 threads.
[07/15 16:45:40    107s] Placement tweakage begins.
[07/15 16:45:40    107s] wire length = 5.348e+04
[07/15 16:45:40    107s] wire length = 5.051e+04
[07/15 16:45:40    107s] Placement tweakage ends.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfed964288.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 2 thread pools are available.
[07/15 16:45:40    107s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:45:40    107s] 
[07/15 16:45:40    107s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fcfec86e4b0.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 3 thread pools are available.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfed964288.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 3 thread pools are available.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:45:40    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:45:40    108s] Move report: legalization moves 1221 insts, mean move: 1.95 um, max move: 42.61 um spiral
[07/15 16:45:40    108s] 	Max move on inst (spi1_Rx_data_temp_reg[16]): (107.53, 97.50) --> (113.12, 60.48)
[07/15 16:45:40    108s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:40    108s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:40    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2989.5MB) @(0:01:48 - 0:01:48).
[07/15 16:45:40    108s] Move report: Detail placement moves 1221 insts, mean move: 1.95 um, max move: 42.61 um 
[07/15 16:45:40    108s] 	Max move on inst (spi1_Rx_data_temp_reg[16]): (107.53, 97.50) --> (113.12, 60.48)
[07/15 16:45:40    108s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2989.5MB
[07/15 16:45:40    108s] Statistics of distance of Instance movement in refine placement:
[07/15 16:45:40    108s]   maximum (X+Y) =        42.61 um
[07/15 16:45:40    108s]   inst (spi1_Rx_data_temp_reg[16]) with max move: (107.53, 97.498) -> (113.12, 60.48)
[07/15 16:45:40    108s]   mean    (X+Y) =         1.95 um
[07/15 16:45:40    108s] Summary Report:
[07/15 16:45:40    108s] Instances move: 1221 (out of 1221 movable)
[07/15 16:45:40    108s] Instances flipped: 0
[07/15 16:45:40    108s] Mean displacement: 1.95 um
[07/15 16:45:40    108s] Max displacement: 42.61 um (Instance: spi1_Rx_data_temp_reg[16]) (107.53, 97.498) -> (113.12, 60.48)
[07/15 16:45:40    108s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 16:45:40    108s] Total instances moved : 1221
[07/15 16:45:40    108s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.220, REAL:0.144, MEM:2989.5M, EPOCH TIME: 1721076340.674220
[07/15 16:45:40    108s] Total net bbox length = 4.200e+04 (2.326e+04 1.874e+04) (ext = 4.650e+03)
[07/15 16:45:40    108s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2989.5MB
[07/15 16:45:40    108s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2989.5MB) @(0:01:48 - 0:01:48).
[07/15 16:45:40    108s] *** Finished refinePlace (0:01:48 mem=2989.5M) ***
[07/15 16:45:40    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.2
[07/15 16:45:40    108s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.220, REAL:0.146, MEM:2989.5M, EPOCH TIME: 1721076340.674701
[07/15 16:45:40    108s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2989.5M, EPOCH TIME: 1721076340.674752
[07/15 16:45:40    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1221).
[07/15 16:45:40    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2998.5M, EPOCH TIME: 1721076340.678145
[07/15 16:45:40    108s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.240, REAL:0.171, MEM:2998.5M, EPOCH TIME: 1721076340.678207
[07/15 16:45:40    108s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2998.5M, EPOCH TIME: 1721076340.678595
[07/15 16:45:40    108s] Starting Early Global Route congestion estimation: mem = 2998.5M
[07/15 16:45:40    108s] (I)      ============================ Layers =============================
[07/15 16:45:40    108s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:40    108s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:45:40    108s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:40    108s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:45:40    108s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:45:40    108s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:45:40    108s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:45:40    108s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:45:40    108s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:45:40    108s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:45:40    108s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:45:40    108s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:45:40    108s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:45:40    108s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:45:40    108s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:45:40    108s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:40    108s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:45:40    108s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:45:40    108s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:45:40    108s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:45:40    108s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:45:40    108s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:45:40    108s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:45:40    108s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:45:40    108s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:45:40    108s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:45:40    108s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:45:40    108s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:45:40    108s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:45:40    108s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:45:40    108s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:45:40    108s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:45:40    108s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:45:40    108s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:45:40    108s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:45:40    108s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:45:40    108s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:45:40    108s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:45:40    108s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:45:40    108s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:45:40    108s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:45:40    108s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:45:40    108s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:45:40    108s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:45:40    108s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:45:40    108s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:45:40    108s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:45:40    108s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:45:40    108s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:45:40    108s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:45:40    108s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:45:40    108s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:45:40    108s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:45:40    108s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:45:40    108s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:45:40    108s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:45:40    108s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:45:40    108s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:45:40    108s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:45:40    108s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:45:40    108s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:45:40    108s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:45:40    108s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:45:40    108s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:45:40    108s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:45:40    108s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:45:40    108s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:45:40    108s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:45:40    108s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:45:40    108s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:45:40    108s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:45:40    108s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:45:40    108s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:40    108s] (I)      Started Import and model ( Curr Mem: 2998.54 MB )
[07/15 16:45:40    108s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:40    108s] (I)      == Non-default Options ==
[07/15 16:45:40    108s] (I)      Maximum routing layer                              : 4
[07/15 16:45:40    108s] (I)      Number of threads                                  : 4
[07/15 16:45:40    108s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 16:45:40    108s] (I)      Method to set GCell size                           : row
[07/15 16:45:40    108s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:45:40    108s] (I)      Use row-based GCell size
[07/15 16:45:40    108s] (I)      Use row-based GCell align
[07/15 16:45:40    108s] (I)      layer 0 area = 202000
[07/15 16:45:40    108s] (I)      layer 1 area = 202000
[07/15 16:45:40    108s] (I)      layer 2 area = 202000
[07/15 16:45:40    108s] (I)      layer 3 area = 202000
[07/15 16:45:40    108s] (I)      GCell unit size   : 4480
[07/15 16:45:40    108s] (I)      GCell multiplier  : 1
[07/15 16:45:40    108s] (I)      GCell row height  : 4480
[07/15 16:45:40    108s] (I)      Actual row height : 4480
[07/15 16:45:40    108s] (I)      GCell align ref   : 20160 20160
[07/15 16:45:40    108s] [NR-eGR] Track table information for default rule: 
[07/15 16:45:40    108s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:45:40    108s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:45:40    108s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:45:40    108s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:45:40    108s] [NR-eGR] METTP has single uniform track structure
[07/15 16:45:40    108s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:45:40    108s] (I)      ================= Default via ==================
[07/15 16:45:40    108s] (I)      +---+--------------------+---------------------+
[07/15 16:45:40    108s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:45:40    108s] (I)      +---+--------------------+---------------------+
[07/15 16:45:40    108s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:45:40    108s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:45:40    108s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:45:40    108s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:45:40    108s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:45:40    108s] (I)      +---+--------------------+---------------------+
[07/15 16:45:40    108s] [NR-eGR] Read 260 PG shapes
[07/15 16:45:40    108s] [NR-eGR] Read 0 clock shapes
[07/15 16:45:40    108s] [NR-eGR] Read 0 other shapes
[07/15 16:45:40    108s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:45:40    108s] [NR-eGR] #Instance Blockages : 0
[07/15 16:45:40    108s] [NR-eGR] #PG Blockages       : 260
[07/15 16:45:40    108s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:45:40    108s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:45:40    108s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:45:40    108s] [NR-eGR] #Other Blockages    : 0
[07/15 16:45:40    108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:45:40    108s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:45:40    108s] [NR-eGR] Read 1255 nets ( ignored 0 )
[07/15 16:45:40    108s] (I)      early_global_route_priority property id does not exist.
[07/15 16:45:40    108s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:45:40    108s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:45:40    108s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:45:40    108s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:45:40    108s] (I)      Number of ignored nets                =      0
[07/15 16:45:40    108s] (I)      Number of connected nets              =      0
[07/15 16:45:40    108s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:45:40    108s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:45:40    108s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:45:40    108s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:45:40    108s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:45:40    108s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:45:40    108s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:45:40    108s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:45:40    108s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:45:40    108s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:45:40    108s] (I)      Ndr track 0 does not exist
[07/15 16:45:40    108s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:45:40    108s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:45:40    108s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:45:40    108s] (I)      Site width          :   560  (dbu)
[07/15 16:45:40    108s] (I)      Row height          :  4480  (dbu)
[07/15 16:45:40    108s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:45:40    108s] (I)      GCell width         :  4480  (dbu)
[07/15 16:45:40    108s] (I)      GCell height        :  4480  (dbu)
[07/15 16:45:40    108s] (I)      Grid                :    99    54     4
[07/15 16:45:40    108s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:45:40    108s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:45:40    108s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:45:40    108s] (I)      Default wire width  :   230   280   280   280
[07/15 16:45:40    108s] (I)      Default wire space  :   230   280   280   280
[07/15 16:45:40    108s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:45:40    108s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:45:40    108s] (I)      First track coord   :   280   280   280   280
[07/15 16:45:40    108s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:45:40    108s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:45:40    108s] (I)      Num of masks        :     1     1     1     1
[07/15 16:45:40    108s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:45:40    108s] (I)      --------------------------------------------------------
[07/15 16:45:40    108s] 
[07/15 16:45:40    108s] [NR-eGR] ============ Routing rule table ============
[07/15 16:45:40    108s] [NR-eGR] Rule id: 0  Nets: 1255
[07/15 16:45:40    108s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:45:40    108s] (I)                    Layer    2    3    4 
[07/15 16:45:40    108s] (I)                    Pitch  560  560  560 
[07/15 16:45:40    108s] (I)             #Used tracks    1    1    1 
[07/15 16:45:40    108s] (I)       #Fully used tracks    1    1    1 
[07/15 16:45:40    108s] [NR-eGR] ========================================
[07/15 16:45:40    108s] [NR-eGR] 
[07/15 16:45:40    108s] (I)      =============== Blocked Tracks ===============
[07/15 16:45:40    108s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:40    108s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:45:40    108s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:40    108s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:45:40    108s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:45:40    108s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:45:40    108s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:45:40    108s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:40    108s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2998.54 MB )
[07/15 16:45:40    108s] (I)      Reset routing kernel
[07/15 16:45:40    108s] (I)      Started Global Routing ( Curr Mem: 2998.54 MB )
[07/15 16:45:40    108s] (I)      totalPins=4868  totalGlobalPin=4768 (97.95%)
[07/15 16:45:40    108s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:40    108s] [NR-eGR] Layer group 1: route 1255 net(s) in layer range [2, 4]
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] (I)      ============  Phase 1a Route ============
[07/15 16:45:40    108s] (I)      Usage: 11035 = (5837 H, 5198 V) = (13.65% H, 6.52% V) = (2.615e+04um H, 2.329e+04um V)
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] (I)      ============  Phase 1b Route ============
[07/15 16:45:40    108s] (I)      Usage: 11035 = (5837 H, 5198 V) = (13.65% H, 6.52% V) = (2.615e+04um H, 2.329e+04um V)
[07/15 16:45:40    108s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.943680e+04um
[07/15 16:45:40    108s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:45:40    108s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] (I)      ============  Phase 1c Route ============
[07/15 16:45:40    108s] (I)      Usage: 11035 = (5837 H, 5198 V) = (13.65% H, 6.52% V) = (2.615e+04um H, 2.329e+04um V)
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] (I)      ============  Phase 1d Route ============
[07/15 16:45:40    108s] (I)      Usage: 11035 = (5837 H, 5198 V) = (13.65% H, 6.52% V) = (2.615e+04um H, 2.329e+04um V)
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] (I)      ============  Phase 1e Route ============
[07/15 16:45:40    108s] (I)      Usage: 11035 = (5837 H, 5198 V) = (13.65% H, 6.52% V) = (2.615e+04um H, 2.329e+04um V)
[07/15 16:45:40    108s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.943680e+04um
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] (I)      ============  Phase 1l Route ============
[07/15 16:45:40    108s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:45:40    108s] (I)      Layer  2:      36109      6720         9        4016       37960    ( 9.57%) 
[07/15 16:45:40    108s] (I)      Layer  3:      42336      5897         0           0       42336    ( 0.00%) 
[07/15 16:45:40    108s] (I)      Layer  4:      42135       421         0           0       41976    ( 0.00%) 
[07/15 16:45:40    108s] (I)      Total:        120580     13038         9        4016      122272    ( 3.18%) 
[07/15 16:45:40    108s] (I)      
[07/15 16:45:40    108s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:45:40    108s] [NR-eGR]                        OverCon            
[07/15 16:45:40    108s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:45:40    108s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:45:40    108s] [NR-eGR] ----------------------------------------------
[07/15 16:45:40    108s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:40    108s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 16:45:40    108s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:40    108s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:40    108s] [NR-eGR] ----------------------------------------------
[07/15 16:45:40    108s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 16:45:40    108s] [NR-eGR] 
[07/15 16:45:40    108s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3006.54 MB )
[07/15 16:45:40    108s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:40    108s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:45:40    108s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3006.5M
[07/15 16:45:40    108s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.035, MEM:3006.5M, EPOCH TIME: 1721076340.713898
[07/15 16:45:40    108s] OPERPROF: Starting HotSpotCal at level 1, MEM:3006.5M, EPOCH TIME: 1721076340.713940
[07/15 16:45:40    108s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:40    108s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:45:40    108s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:40    108s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:45:40    108s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:40    108s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:45:40    108s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:45:40    108s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3006.5M, EPOCH TIME: 1721076340.715369
[07/15 16:45:40    108s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3006.5M, EPOCH TIME: 1721076340.715484
[07/15 16:45:40    108s] Starting Early Global Route wiring: mem = 3006.5M
[07/15 16:45:40    108s] (I)      ============= Track Assignment ============
[07/15 16:45:40    108s] (I)      Started Track Assignment (4T) ( Curr Mem: 3006.53 MB )
[07/15 16:45:40    108s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:45:40    108s] (I)      Run Multi-thread track assignment
[07/15 16:45:40    108s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3006.54 MB )
[07/15 16:45:40    108s] (I)      Started Export ( Curr Mem: 3006.54 MB )
[07/15 16:45:40    108s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:45:40    108s] [NR-eGR] -----------------------------------
[07/15 16:45:40    108s] [NR-eGR]  MET1    (1H)             0   4788 
[07/15 16:45:40    108s] [NR-eGR]  MET2    (2V)         23247   6779 
[07/15 16:45:40    108s] [NR-eGR]  MET3    (3H)         26765    306 
[07/15 16:45:40    108s] [NR-eGR]  MET4    (4V)          2118      0 
[07/15 16:45:40    108s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:45:40    108s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:45:40    108s] [NR-eGR] -----------------------------------
[07/15 16:45:40    108s] [NR-eGR]          Total        52130  11873 
[07/15 16:45:40    108s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:45:40    108s] [NR-eGR] Total half perimeter of net bounding box: 42004um
[07/15 16:45:40    108s] [NR-eGR] Total length: 52130um, number of vias: 11873
[07/15 16:45:40    108s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:45:40    108s] [NR-eGR] Total eGR-routed clock nets wire length: 3653um, number of vias: 928
[07/15 16:45:40    108s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:45:40    108s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3006.54 MB )
[07/15 16:45:40    108s] Early Global Route wiring runtime: 0.01 seconds, mem = 3006.5M
[07/15 16:45:40    108s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.012, MEM:3006.5M, EPOCH TIME: 1721076340.727053
[07/15 16:45:40    108s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:45:40    108s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:45:40    108s] 0 delay mode for cte disabled.
[07/15 16:45:40    108s] SKP cleared!
[07/15 16:45:40    108s] 
[07/15 16:45:40    108s] *** Finished incrementalPlace (cpu=0:00:03.9, real=0:00:03.0)***
[07/15 16:45:40    108s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2894.5M, EPOCH TIME: 1721076340.739252
[07/15 16:45:40    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] All LLGs are deleted
[07/15 16:45:40    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:40    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2894.5M, EPOCH TIME: 1721076340.739345
[07/15 16:45:40    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2894.5M, EPOCH TIME: 1721076340.739414
[07/15 16:45:40    108s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:2894.5M, EPOCH TIME: 1721076340.739807
[07/15 16:45:40    108s] Start to check current routing status for nets...
[07/15 16:45:40    108s] All nets are already routed correctly.
[07/15 16:45:40    108s] End to check current routing status for nets (mem=2894.5M)
[07/15 16:45:40    108s] Extraction called for design 'aska_dig' of instances=1221 and nets=1282 using extraction engine 'preRoute' .
[07/15 16:45:40    108s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:45:40    108s] RC Extraction called in multi-corner(2) mode.
[07/15 16:45:40    108s] RCMode: PreRoute
[07/15 16:45:40    108s]       RC Corner Indexes            0       1   
[07/15 16:45:40    108s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:45:40    108s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:40    108s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:40    108s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:40    108s] Shrink Factor                : 1.00000
[07/15 16:45:40    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:45:40    108s] Using capacitance table file ...
[07/15 16:45:40    108s] 
[07/15 16:45:40    108s] Trim Metal Layers:
[07/15 16:45:40    108s] LayerId::1 widthSet size::4
[07/15 16:45:40    108s] LayerId::2 widthSet size::4
[07/15 16:45:40    108s] LayerId::3 widthSet size::4
[07/15 16:45:40    108s] LayerId::4 widthSet size::4
[07/15 16:45:40    108s] LayerId::5 widthSet size::4
[07/15 16:45:40    108s] LayerId::6 widthSet size::2
[07/15 16:45:40    108s] Updating RC grid for preRoute extraction ...
[07/15 16:45:40    108s] eee: pegSigSF::1.070000
[07/15 16:45:40    108s] Initializing multi-corner capacitance tables ... 
[07/15 16:45:40    108s] Initializing multi-corner resistance tables ...
[07/15 16:45:40    108s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:45:40    108s] eee: l::2 avDens::0.128901 usedTrk::577.475494 availTrk::4480.000000 sigTrk::577.475494
[07/15 16:45:40    108s] eee: l::3 avDens::0.159154 usedTrk::598.418749 availTrk::3760.000000 sigTrk::598.418749
[07/15 16:45:40    108s] eee: l::4 avDens::0.017320 usedTrk::48.497098 availTrk::2800.000000 sigTrk::48.497098
[07/15 16:45:40    108s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:45:40    108s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:45:40    108s] {RT max_rc 0 4 4 0}
[07/15 16:45:40    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040631 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:45:40    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2894.500M)
[07/15 16:45:40    108s] Compute RC Scale Done ...
[07/15 16:45:40    108s] **optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1838.4M, totSessionCpu=0:01:48 **
[07/15 16:45:40    108s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:45:40    108s] #################################################################################
[07/15 16:45:40    108s] # Design Stage: PreRoute
[07/15 16:45:40    108s] # Design Name: aska_dig
[07/15 16:45:40    108s] # Design Mode: 180nm
[07/15 16:45:40    108s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:45:40    108s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:45:40    108s] # Signoff Settings: SI Off 
[07/15 16:45:40    108s] #################################################################################
[07/15 16:45:40    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 2874.6M, InitMEM = 2874.6M)
[07/15 16:45:40    108s] Calculate delays in BcWc mode...
[07/15 16:45:40    108s] Start delay calculation (fullDC) (4 T). (MEM=2874.63)
[07/15 16:45:40    108s] End AAE Lib Interpolated Model. (MEM=2886.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:45:41    108s] Total number of fetched objects 1255
[07/15 16:45:41    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:45:41    108s] End delay calculation. (MEM=3025.84 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 16:45:41    108s] End delay calculation (fullDC). (MEM=3025.84 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 16:45:41    108s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3025.8M) ***
[07/15 16:45:41    108s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:03.5 (1.2), totSession cpu/real = 0:01:48.6/0:43:38.7 (0.0), mem = 3059.8M
[07/15 16:45:41    108s] 
[07/15 16:45:41    108s] =============================================================================================
[07/15 16:45:41    108s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[07/15 16:45:41    108s] =============================================================================================
[07/15 16:45:41    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:41    108s] ---------------------------------------------------------------------------------------------
[07/15 16:45:41    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    108s] [ ExtractRC              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:41    108s] [ TimingUpdate           ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.2
[07/15 16:45:41    108s] [ FullDelayCalc          ]      1   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.2
[07/15 16:45:41    108s] [ MISC                   ]          0:00:03.3  (  92.7 % )     0:00:03.3 /  0:00:04.0    1.2
[07/15 16:45:41    108s] ---------------------------------------------------------------------------------------------
[07/15 16:45:41    108s]  IncrReplace #1 TOTAL               0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:04.3    1.2
[07/15 16:45:41    108s] ---------------------------------------------------------------------------------------------
[07/15 16:45:41    108s] 
[07/15 16:45:41    108s] *** Timing Is met
[07/15 16:45:41    108s] *** Check timing (0:00:00.0)
[07/15 16:45:41    108s] *** Timing Is met
[07/15 16:45:41    108s] *** Check timing (0:00:00.0)
[07/15 16:45:41    108s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 4 -preCTS
[07/15 16:45:41    108s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:41    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=3057.8M
[07/15 16:45:41    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=3057.8M
[07/15 16:45:41    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:41    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=3137.5M
[07/15 16:45:41    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:3137.5M, EPOCH TIME: 1721076341.178051
[07/15 16:45:41    108s] Processing tracks to init pin-track alignment.
[07/15 16:45:41    108s] z: 2, totalTracks: 1
[07/15 16:45:41    108s] z: 4, totalTracks: 1
[07/15 16:45:41    108s] z: 6, totalTracks: 1
[07/15 16:45:41    108s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:41    108s] All LLGs are deleted
[07/15 16:45:41    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3137.5M, EPOCH TIME: 1721076341.180050
[07/15 16:45:41    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3137.5M, EPOCH TIME: 1721076341.180147
[07/15 16:45:41    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3137.5M, EPOCH TIME: 1721076341.180403
[07/15 16:45:41    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3137.5M, EPOCH TIME: 1721076341.180627
[07/15 16:45:41    108s] Max number of tech site patterns supported in site array is 256.
[07/15 16:45:41    108s] Core basic site is core_ji3v
[07/15 16:45:41    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3137.5M, EPOCH TIME: 1721076341.189513
[07/15 16:45:41    108s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:45:41    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:45:41    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3169.6M, EPOCH TIME: 1721076341.190808
[07/15 16:45:41    108s] Fast DP-INIT is on for default
[07/15 16:45:41    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:45:41    108s] Atter site array init, number of instance map data is 0.
[07/15 16:45:41    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:3169.6M, EPOCH TIME: 1721076341.191305
[07/15 16:45:41    108s] 
[07/15 16:45:41    108s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:41    108s] OPERPROF:     Starting CMU at level 3, MEM:3169.6M, EPOCH TIME: 1721076341.191515
[07/15 16:45:41    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3169.6M, EPOCH TIME: 1721076341.191622
[07/15 16:45:41    108s] 
[07/15 16:45:41    108s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:41    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3169.6M, EPOCH TIME: 1721076341.191781
[07/15 16:45:41    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3169.6M, EPOCH TIME: 1721076341.191824
[07/15 16:45:41    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:3169.6M, EPOCH TIME: 1721076341.192854
[07/15 16:45:41    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3169.6MB).
[07/15 16:45:41    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:3169.6M, EPOCH TIME: 1721076341.193032
[07/15 16:45:41    108s] TotalInstCnt at PhyDesignMc Initialization: 1221
[07/15 16:45:41    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=3169.6M
[07/15 16:45:41    108s] Begin: Area Reclaim Optimization
[07/15 16:45:41    108s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.6/0:43:38.8 (0.0), mem = 3169.6M
[07/15 16:45:41    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.7
[07/15 16:45:41    108s] ### Creating RouteCongInterface, started
[07/15 16:45:41    108s] 
[07/15 16:45:41    108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 16:45:41    108s] 
[07/15 16:45:41    108s] #optDebug: {0, 1.000}
[07/15 16:45:41    108s] ### Creating RouteCongInterface, finished
[07/15 16:45:41    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=3169.6M
[07/15 16:45:41    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=3169.6M
[07/15 16:45:41    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3169.6M, EPOCH TIME: 1721076341.274348
[07/15 16:45:41    108s] Found 0 hard placement blockage before merging.
[07/15 16:45:41    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3169.6M, EPOCH TIME: 1721076341.274463
[07/15 16:45:41    108s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:41    108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:41    108s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.26
[07/15 16:45:41    108s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:41    108s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 16:45:41    108s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:41    108s] |   60.26%|        -|   0.000|   0.000|   0:00:00.0| 3169.6M|
[07/15 16:45:41    108s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:45:41    109s] |   60.21%|        5|   0.000|   0.000|   0:00:00.0| 3261.3M|
[07/15 16:45:41    109s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:45:41    109s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:41    109s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.21
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 16:45:41    109s] --------------------------------------------------------------
[07/15 16:45:41    109s] |                                   | Total     | Sequential |
[07/15 16:45:41    109s] --------------------------------------------------------------
[07/15 16:45:41    109s] | Num insts resized                 |       0  |       0    |
[07/15 16:45:41    109s] | Num insts undone                  |       0  |       0    |
[07/15 16:45:41    109s] | Num insts Downsized               |       0  |       0    |
[07/15 16:45:41    109s] | Num insts Samesized               |       0  |       0    |
[07/15 16:45:41    109s] | Num insts Upsized                 |       0  |       0    |
[07/15 16:45:41    109s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 16:45:41    109s] --------------------------------------------------------------
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 16:45:41    109s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:00.0) **
[07/15 16:45:41    109s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:41    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.7
[07/15 16:45:41    109s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.7 (1.5), totSession cpu/real = 0:01:49.7/0:43:39.5 (0.0), mem = 3261.3M
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] =============================================================================================
[07/15 16:45:41    109s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[07/15 16:45:41    109s] =============================================================================================
[07/15 16:45:41    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:41    109s] ---------------------------------------------------------------------------------------------
[07/15 16:45:41    109s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    109s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    109s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    109s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:01.0    1.6
[07/15 16:45:41    109s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.6 /  0:00:01.0    1.6
[07/15 16:45:41    109s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:41    109s] [ OptEval                ]     17   0:00:00.5  (  64.9 % )     0:00:00.5 /  0:00:00.8    1.7
[07/15 16:45:41    109s] [ OptCommit              ]     17   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.5
[07/15 16:45:41    109s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.2    1.5
[07/15 16:45:41    109s] [ IncrDelayCalc          ]     19   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    1.5
[07/15 16:45:41    109s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.1    1.1
[07/15 16:45:41    109s] [ MISC                   ]          0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:45:41    109s] ---------------------------------------------------------------------------------------------
[07/15 16:45:41    109s]  AreaOpt #2 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.1    1.5
[07/15 16:45:41    109s] ---------------------------------------------------------------------------------------------
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3149.6M, EPOCH TIME: 1721076341.935067
[07/15 16:45:41    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[07/15 16:45:41    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2926.6M, EPOCH TIME: 1721076341.938434
[07/15 16:45:41    109s] TotalInstCnt at PhyDesignMc Destruction: 1216
[07/15 16:45:41    109s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2926.58M, totSessionCpu=0:01:50).
[07/15 16:45:41    109s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 16:45:41    109s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:41    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2926.6M
[07/15 16:45:41    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2926.6M
[07/15 16:45:41    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:41    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=3117.7M
[07/15 16:45:41    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:3117.7M, EPOCH TIME: 1721076341.944880
[07/15 16:45:41    109s] Processing tracks to init pin-track alignment.
[07/15 16:45:41    109s] z: 2, totalTracks: 1
[07/15 16:45:41    109s] z: 4, totalTracks: 1
[07/15 16:45:41    109s] z: 6, totalTracks: 1
[07/15 16:45:41    109s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:41    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3117.7M, EPOCH TIME: 1721076341.946254
[07/15 16:45:41    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:41    109s] OPERPROF:     Starting CMU at level 3, MEM:3117.7M, EPOCH TIME: 1721076341.955136
[07/15 16:45:41    109s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:3133.7M, EPOCH TIME: 1721076341.955554
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:41    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3133.7M, EPOCH TIME: 1721076341.955718
[07/15 16:45:41    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3133.7M, EPOCH TIME: 1721076341.955763
[07/15 16:45:41    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3141.7M, EPOCH TIME: 1721076341.956567
[07/15 16:45:41    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3141.7MB).
[07/15 16:45:41    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:3141.7M, EPOCH TIME: 1721076341.956737
[07/15 16:45:41    109s] TotalInstCnt at PhyDesignMc Initialization: 1216
[07/15 16:45:41    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=3141.7M
[07/15 16:45:41    109s] Begin: Area Reclaim Optimization
[07/15 16:45:41    109s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:49.8/0:43:39.6 (0.0), mem = 3141.7M
[07/15 16:45:41    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.8
[07/15 16:45:41    109s] ### Creating RouteCongInterface, started
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:45:41    109s] 
[07/15 16:45:41    109s] #optDebug: {0, 1.000}
[07/15 16:45:41    109s] ### Creating RouteCongInterface, finished
[07/15 16:45:41    109s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=3141.7M
[07/15 16:45:41    109s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=3141.7M
[07/15 16:45:42    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3141.7M, EPOCH TIME: 1721076342.038191
[07/15 16:45:42    109s] Found 0 hard placement blockage before merging.
[07/15 16:45:42    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3141.7M, EPOCH TIME: 1721076342.038273
[07/15 16:45:42    109s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:42    109s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:42    109s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.21
[07/15 16:45:42    109s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:42    109s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 16:45:42    109s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:42    109s] |   60.21%|        -|   0.000|   0.000|   0:00:00.0| 3141.7M|
[07/15 16:45:42    109s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:45:42    109s] |   60.21%|        0|   0.000|   0.000|   0:00:00.0| 3141.7M|
[07/15 16:45:42    109s] |   60.21%|        0|   0.000|   0.000|   0:00:00.0| 3141.7M|
[07/15 16:45:42    109s] |   60.20%|        1|   0.000|   0.000|   0:00:00.0| 3180.8M|
[07/15 16:45:42    109s] |   60.20%|        0|   0.000|   0.000|   0:00:00.0| 3180.8M|
[07/15 16:45:42    109s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:45:42    109s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 16:45:42    109s] |   60.20%|        0|   0.000|   0.000|   0:00:00.0| 3180.8M|
[07/15 16:45:42    109s] +---------+---------+--------+--------+------------+--------+
[07/15 16:45:42    109s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.20
[07/15 16:45:42    109s] 
[07/15 16:45:42    109s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[07/15 16:45:42    109s] --------------------------------------------------------------
[07/15 16:45:42    109s] |                                   | Total     | Sequential |
[07/15 16:45:42    109s] --------------------------------------------------------------
[07/15 16:45:42    109s] | Num insts resized                 |       1  |       0    |
[07/15 16:45:42    109s] | Num insts undone                  |       0  |       0    |
[07/15 16:45:42    109s] | Num insts Downsized               |       1  |       0    |
[07/15 16:45:42    109s] | Num insts Samesized               |       0  |       0    |
[07/15 16:45:42    109s] | Num insts Upsized                 |       0  |       0    |
[07/15 16:45:42    109s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 16:45:42    109s] --------------------------------------------------------------
[07/15 16:45:42    109s] 
[07/15 16:45:42    109s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[07/15 16:45:42    109s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[07/15 16:45:42    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3180.8M, EPOCH TIME: 1721076342.118816
[07/15 16:45:42    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[07/15 16:45:42    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:3172.8M, EPOCH TIME: 1721076342.120883
[07/15 16:45:42    109s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3172.8M, EPOCH TIME: 1721076342.121761
[07/15 16:45:42    109s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3172.8M, EPOCH TIME: 1721076342.121856
[07/15 16:45:42    109s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3172.8M, EPOCH TIME: 1721076342.123041
[07/15 16:45:42    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    109s] 
[07/15 16:45:42    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:42    109s] OPERPROF:       Starting CMU at level 4, MEM:3172.8M, EPOCH TIME: 1721076342.132071
[07/15 16:45:42    109s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3172.8M, EPOCH TIME: 1721076342.132216
[07/15 16:45:42    109s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3172.8M, EPOCH TIME: 1721076342.132395
[07/15 16:45:42    109s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3172.8M, EPOCH TIME: 1721076342.132442
[07/15 16:45:42    109s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3180.8M, EPOCH TIME: 1721076342.133247
[07/15 16:45:42    109s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3180.8M, EPOCH TIME: 1721076342.133383
[07/15 16:45:42    109s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3180.8M, EPOCH TIME: 1721076342.133454
[07/15 16:45:42    109s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3180.8M, EPOCH TIME: 1721076342.133533
[07/15 16:45:42    109s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3180.8M, EPOCH TIME: 1721076342.133572
[07/15 16:45:42    109s] TDRefine: refinePlace mode is spiral
[07/15 16:45:42    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.3
[07/15 16:45:42    109s] OPERPROF: Starting RefinePlace at level 1, MEM:3180.8M, EPOCH TIME: 1721076342.133632
[07/15 16:45:42    109s] *** Starting refinePlace (0:01:50 mem=3180.8M) ***
[07/15 16:45:42    109s] Total net bbox length = 4.165e+04 (2.315e+04 1.850e+04) (ext = 4.649e+03)
[07/15 16:45:42    109s] 
[07/15 16:45:42    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:42    109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:45:42    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    109s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3180.8M, EPOCH TIME: 1721076342.134870
[07/15 16:45:42    109s] Starting refinePlace ...
[07/15 16:45:42    109s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    109s] One DDP V2 for no tweak run.
[07/15 16:45:42    109s] 
[07/15 16:45:42    109s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:45:42    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:45:42    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:45:42    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:45:42    109s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:45:42    109s] Move report: legalization moves 3 insts, mean move: 4.11 um, max move: 8.96 um spiral
[07/15 16:45:42    109s] 	Max move on inst (FE_OFC93_n_7): (153.44, 118.72) --> (153.44, 109.76)
[07/15 16:45:42    109s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:42    109s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:42    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3152.9MB) @(0:01:50 - 0:01:50).
[07/15 16:45:42    109s] Move report: Detail placement moves 3 insts, mean move: 4.11 um, max move: 8.96 um 
[07/15 16:45:42    109s] 	Max move on inst (FE_OFC93_n_7): (153.44, 118.72) --> (153.44, 109.76)
[07/15 16:45:42    109s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3152.9MB
[07/15 16:45:42    109s] Statistics of distance of Instance movement in refine placement:
[07/15 16:45:42    109s]   maximum (X+Y) =         8.96 um
[07/15 16:45:42    109s]   inst (FE_OFC93_n_7) with max move: (153.44, 118.72) -> (153.44, 109.76)
[07/15 16:45:42    109s]   mean    (X+Y) =         4.11 um
[07/15 16:45:42    109s] Total instances flipped for legalization: 1
[07/15 16:45:42    109s] Summary Report:
[07/15 16:45:42    109s] Instances move: 3 (out of 1216 movable)
[07/15 16:45:42    109s] Instances flipped: 1
[07/15 16:45:42    109s] Mean displacement: 4.11 um
[07/15 16:45:42    109s] Max displacement: 8.96 um (Instance: FE_OFC93_n_7) (153.44, 118.72) -> (153.44, 109.76)
[07/15 16:45:42    109s] 	Length: 7 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX3
[07/15 16:45:42    109s] Total instances moved : 3
[07/15 16:45:42    109s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.025, MEM:3152.9M, EPOCH TIME: 1721076342.160093
[07/15 16:45:42    109s] Total net bbox length = 4.165e+04 (2.315e+04 1.850e+04) (ext = 4.649e+03)
[07/15 16:45:42    109s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3152.9MB
[07/15 16:45:42    109s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3152.9MB) @(0:01:50 - 0:01:50).
[07/15 16:45:42    109s] *** Finished refinePlace (0:01:50 mem=3152.9M) ***
[07/15 16:45:42    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.3
[07/15 16:45:42    109s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:3152.9M, EPOCH TIME: 1721076342.160539
[07/15 16:45:42    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3152.9M, EPOCH TIME: 1721076342.164087
[07/15 16:45:42    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[07/15 16:45:42    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:3172.9M, EPOCH TIME: 1721076342.167254
[07/15 16:45:42    110s] *** maximum move = 8.96 um ***
[07/15 16:45:42    110s] *** Finished re-routing un-routed nets (3172.9M) ***
[07/15 16:45:42    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:3172.9M, EPOCH TIME: 1721076342.170477
[07/15 16:45:42    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3172.9M, EPOCH TIME: 1721076342.171700
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:42    110s] OPERPROF:     Starting CMU at level 3, MEM:3172.9M, EPOCH TIME: 1721076342.180801
[07/15 16:45:42    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3172.9M, EPOCH TIME: 1721076342.180922
[07/15 16:45:42    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3172.9M, EPOCH TIME: 1721076342.181079
[07/15 16:45:42    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3172.9M, EPOCH TIME: 1721076342.181125
[07/15 16:45:42    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3180.9M, EPOCH TIME: 1721076342.182240
[07/15 16:45:42    110s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3180.9M, EPOCH TIME: 1721076342.182372
[07/15 16:45:42    110s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3180.9M, EPOCH TIME: 1721076342.182443
[07/15 16:45:42    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3180.9M, EPOCH TIME: 1721076342.182546
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3180.9M) ***
[07/15 16:45:42    110s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:42    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.8
[07/15 16:45:42    110s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:01:50.0/0:43:39.8 (0.0), mem = 3180.9M
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] =============================================================================================
[07/15 16:45:42    110s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[07/15 16:45:42    110s] =============================================================================================
[07/15 16:45:42    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:42    110s] ---------------------------------------------------------------------------------------------
[07/15 16:45:42    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ OptimizationStep       ]      1   0:00:00.0  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:45:42    110s] [ OptSingleIteration     ]      5   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:45:42    110s] [ OptGetWeight           ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ OptEval                ]     51   0:00:00.0  (  17.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:45:42    110s] [ OptCommit              ]     51   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ RefinePlace            ]      1   0:00:00.1  (  29.5 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:42    110s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ MISC                   ]          0:00:00.1  (  33.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:45:42    110s] ---------------------------------------------------------------------------------------------
[07/15 16:45:42    110s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[07/15 16:45:42    110s] ---------------------------------------------------------------------------------------------
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3069.2M, EPOCH TIME: 1721076342.187639
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2928.2M, EPOCH TIME: 1721076342.189846
[07/15 16:45:42    110s] TotalInstCnt at PhyDesignMc Destruction: 1216
[07/15 16:45:42    110s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2928.18M, totSessionCpu=0:01:50).
[07/15 16:45:42    110s] **INFO: Flow update: Design timing is met.
[07/15 16:45:42    110s] OPTC: user 20.0
[07/15 16:45:42    110s] Begin: GigaOpt postEco DRV Optimization
[07/15 16:45:42    110s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/15 16:45:42    110s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.0/0:43:39.8 (0.0), mem = 2928.2M
[07/15 16:45:42    110s] Info: 2 clock nets excluded from IPO operation.
[07/15 16:45:42    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.9
[07/15 16:45:42    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:45:42    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=2928.2M
[07/15 16:45:42    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:2928.2M, EPOCH TIME: 1721076342.210538
[07/15 16:45:42    110s] Processing tracks to init pin-track alignment.
[07/15 16:45:42    110s] z: 2, totalTracks: 1
[07/15 16:45:42    110s] z: 4, totalTracks: 1
[07/15 16:45:42    110s] z: 6, totalTracks: 1
[07/15 16:45:42    110s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:42    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2928.2M, EPOCH TIME: 1721076342.211752
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:42    110s] OPERPROF:     Starting CMU at level 3, MEM:2928.2M, EPOCH TIME: 1721076342.220815
[07/15 16:45:42    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2928.2M, EPOCH TIME: 1721076342.220931
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:42    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2928.2M, EPOCH TIME: 1721076342.221091
[07/15 16:45:42    110s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2928.2M, EPOCH TIME: 1721076342.221136
[07/15 16:45:42    110s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2936.2M, EPOCH TIME: 1721076342.222071
[07/15 16:45:42    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2936.2MB).
[07/15 16:45:42    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2936.2M, EPOCH TIME: 1721076342.222246
[07/15 16:45:42    110s] TotalInstCnt at PhyDesignMc Initialization: 1216
[07/15 16:45:42    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2936.2M
[07/15 16:45:42    110s] ### Creating RouteCongInterface, started
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] #optDebug: {0, 1.000}
[07/15 16:45:42    110s] ### Creating RouteCongInterface, finished
[07/15 16:45:42    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=2936.2M
[07/15 16:45:42    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=2936.2M
[07/15 16:45:42    110s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 16:45:42    110s] [GPS-DRV] maxDensity (design): 0.95
[07/15 16:45:42    110s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 16:45:42    110s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 16:45:42    110s] [GPS-DRV] All active and enabled setup views
[07/15 16:45:42    110s] [GPS-DRV]     slow_functional_mode
[07/15 16:45:42    110s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:45:42    110s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:45:42    110s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 16:45:42    110s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 16:45:42    110s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 16:45:42    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3127.3M, EPOCH TIME: 1721076342.307742
[07/15 16:45:42    110s] Found 0 hard placement blockage before merging.
[07/15 16:45:42    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3127.3M, EPOCH TIME: 1721076342.307821
[07/15 16:45:42    110s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:42    110s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:42    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:42    110s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 16:45:42    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:42    110s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 16:45:42    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:42    110s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:42    110s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:42    110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:45:42    110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.20%|          |         |
[07/15 16:45:42    110s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:42    110s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:42    110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:45:42    110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       2|       0|       1| 60.23%| 0:00:00.0|  3225.2M|
[07/15 16:45:42    110s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:45:42    110s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:45:42    110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:45:42    110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.23%| 0:00:00.0|  3225.2M|
[07/15 16:45:42    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3225.2M) ***
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:45:42    110s] Total-nets :: 1252, Stn-nets :: 3, ratio :: 0.239617 %, Total-len 52040.4, Stn-len 1448.07
[07/15 16:45:42    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3113.5M, EPOCH TIME: 1721076342.440540
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2934.5M, EPOCH TIME: 1721076342.443020
[07/15 16:45:42    110s] TotalInstCnt at PhyDesignMc Destruction: 1218
[07/15 16:45:42    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.9
[07/15 16:45:42    110s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.1), totSession cpu/real = 0:01:50.3/0:43:40.0 (0.0), mem = 2934.5M
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] =============================================================================================
[07/15 16:45:42    110s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[07/15 16:45:42    110s] =============================================================================================
[07/15 16:45:42    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:42    110s] ---------------------------------------------------------------------------------------------
[07/15 16:45:42    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:45:42    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:45:42    110s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:45:42    110s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ OptEval                ]      1   0:00:00.0  (  19.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:45:42    110s] [ OptCommit              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:42    110s] [ IncrDelayCalc          ]      5   0:00:00.0  (  19.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:45:42    110s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:42    110s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:45:42    110s] [ MISC                   ]          0:00:00.1  (  36.0 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:42    110s] ---------------------------------------------------------------------------------------------
[07/15 16:45:42    110s]  DrvOpt #3 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.1
[07/15 16:45:42    110s] ---------------------------------------------------------------------------------------------
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] End: GigaOpt postEco DRV Optimization
[07/15 16:45:42    110s] **INFO: Flow update: Design timing is met.
[07/15 16:45:42    110s] Running refinePlace -preserveRouting true -hardFence false
[07/15 16:45:42    110s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2934.5M, EPOCH TIME: 1721076342.446100
[07/15 16:45:42    110s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2934.5M, EPOCH TIME: 1721076342.446163
[07/15 16:45:42    110s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2934.5M, EPOCH TIME: 1721076342.446241
[07/15 16:45:42    110s] Processing tracks to init pin-track alignment.
[07/15 16:45:42    110s] z: 2, totalTracks: 1
[07/15 16:45:42    110s] z: 4, totalTracks: 1
[07/15 16:45:42    110s] z: 6, totalTracks: 1
[07/15 16:45:42    110s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:45:42    110s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2934.5M, EPOCH TIME: 1721076342.447504
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:42    110s] OPERPROF:         Starting CMU at level 5, MEM:2934.5M, EPOCH TIME: 1721076342.456068
[07/15 16:45:42    110s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2934.5M, EPOCH TIME: 1721076342.456177
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:45:42    110s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2934.5M, EPOCH TIME: 1721076342.456336
[07/15 16:45:42    110s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2934.5M, EPOCH TIME: 1721076342.456380
[07/15 16:45:42    110s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2942.5M, EPOCH TIME: 1721076342.457515
[07/15 16:45:42    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2942.5MB).
[07/15 16:45:42    110s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2942.5M, EPOCH TIME: 1721076342.457693
[07/15 16:45:42    110s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2942.5M, EPOCH TIME: 1721076342.457733
[07/15 16:45:42    110s] TDRefine: refinePlace mode is spiral
[07/15 16:45:42    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.4
[07/15 16:45:42    110s] OPERPROF:   Starting RefinePlace at level 2, MEM:2942.5M, EPOCH TIME: 1721076342.457793
[07/15 16:45:42    110s] *** Starting refinePlace (0:01:50 mem=2942.5M) ***
[07/15 16:45:42    110s] Total net bbox length = 4.181e+04 (2.324e+04 1.857e+04) (ext = 4.649e+03)
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:42    110s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    110s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Starting Small incrNP...
[07/15 16:45:42    110s] User Input Parameters:
[07/15 16:45:42    110s] - Congestion Driven    : Off
[07/15 16:45:42    110s] - Timing Driven        : Off
[07/15 16:45:42    110s] - Area-Violation Based : Off
[07/15 16:45:42    110s] - Start Rollback Level : -5
[07/15 16:45:42    110s] - Legalized            : On
[07/15 16:45:42    110s] - Window Based         : Off
[07/15 16:45:42    110s] - eDen incr mode       : Off
[07/15 16:45:42    110s] - Small incr mode      : On
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2942.5M, EPOCH TIME: 1721076342.459266
[07/15 16:45:42    110s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2942.5M, EPOCH TIME: 1721076342.459474
[07/15 16:45:42    110s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:2942.5M, EPOCH TIME: 1721076342.460463
[07/15 16:45:42    110s] default core: bins with density > 0.750 =  8.00 % ( 4 / 50 )
[07/15 16:45:42    110s] Density distribution unevenness ratio = 10.648%
[07/15 16:45:42    110s] Density distribution unevenness ratio (U70) = 1.970%
[07/15 16:45:42    110s] Density distribution unevenness ratio (U80) = 0.000%
[07/15 16:45:42    110s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 16:45:42    110s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.001, MEM:2942.5M, EPOCH TIME: 1721076342.460537
[07/15 16:45:42    110s] cost 0.767500, thresh 1.000000
[07/15 16:45:42    110s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2942.5M)
[07/15 16:45:42    110s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:42    110s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2942.5M, EPOCH TIME: 1721076342.460669
[07/15 16:45:42    110s] Starting refinePlace ...
[07/15 16:45:42    110s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    110s] One DDP V2 for no tweak run.
[07/15 16:45:42    110s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:42    110s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2974.5M, EPOCH TIME: 1721076342.463007
[07/15 16:45:42    110s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:45:42    110s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2974.5M, EPOCH TIME: 1721076342.463067
[07/15 16:45:42    110s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2974.5M, EPOCH TIME: 1721076342.463155
[07/15 16:45:42    110s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2974.5M, EPOCH TIME: 1721076342.463204
[07/15 16:45:42    110s] DDP markSite nrRow 45 nrJob 45
[07/15 16:45:42    110s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2974.5M, EPOCH TIME: 1721076342.463312
[07/15 16:45:42    110s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2974.5M, EPOCH TIME: 1721076342.463359
[07/15 16:45:42    110s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 16:45:42    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2942.5MB) @(0:01:50 - 0:01:50).
[07/15 16:45:42    110s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:45:42    110s] wireLenOptFixPriorityInst 0 inst fixed
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:45:42    110s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:45:42    110s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:45:42    110s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:45:42    110s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:45:42    110s] Move report: legalization moves 5 insts, mean move: 5.49 um, max move: 10.64 um spiral
[07/15 16:45:42    110s] 	Max move on inst (FE_OFC95_n_7): (211.68, 154.56) --> (222.32, 154.56)
[07/15 16:45:42    110s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:42    110s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:45:42    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2916.6MB) @(0:01:50 - 0:01:50).
[07/15 16:45:42    110s] Move report: Detail placement moves 5 insts, mean move: 5.49 um, max move: 10.64 um 
[07/15 16:45:42    110s] 	Max move on inst (FE_OFC95_n_7): (211.68, 154.56) --> (222.32, 154.56)
[07/15 16:45:42    110s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2916.6MB
[07/15 16:45:42    110s] Statistics of distance of Instance movement in refine placement:
[07/15 16:45:42    110s]   maximum (X+Y) =        10.64 um
[07/15 16:45:42    110s]   inst (FE_OFC95_n_7) with max move: (211.68, 154.56) -> (222.32, 154.56)
[07/15 16:45:42    110s]   mean    (X+Y) =         5.49 um
[07/15 16:45:42    110s] Summary Report:
[07/15 16:45:42    110s] Instances move: 5 (out of 1218 movable)
[07/15 16:45:42    110s] Instances flipped: 0
[07/15 16:45:42    110s] Mean displacement: 5.49 um
[07/15 16:45:42    110s] Max displacement: 10.64 um (Instance: FE_OFC95_n_7) (211.68, 154.56) -> (222.32, 154.56)
[07/15 16:45:42    110s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 16:45:42    110s] Total instances moved : 5
[07/15 16:45:42    110s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.031, MEM:2916.6M, EPOCH TIME: 1721076342.491346
[07/15 16:45:42    110s] Total net bbox length = 4.182e+04 (2.325e+04 1.857e+04) (ext = 4.649e+03)
[07/15 16:45:42    110s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2916.6MB
[07/15 16:45:42    110s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2916.6MB) @(0:01:50 - 0:01:50).
[07/15 16:45:42    110s] *** Finished refinePlace (0:01:50 mem=2916.6M) ***
[07/15 16:45:42    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.4
[07/15 16:45:42    110s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.034, MEM:2916.6M, EPOCH TIME: 1721076342.491792
[07/15 16:45:42    110s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2916.6M, EPOCH TIME: 1721076342.491840
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:42    110s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2934.6M, EPOCH TIME: 1721076342.494423
[07/15 16:45:42    110s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.048, MEM:2934.6M, EPOCH TIME: 1721076342.494499
[07/15 16:45:42    110s] **INFO: Flow update: Design timing is met.
[07/15 16:45:42    110s] **INFO: Flow update: Design timing is met.
[07/15 16:45:42    110s] **INFO: Flow update: Design timing is met.
[07/15 16:45:42    110s] Register exp ratio and priority group on 0 nets on 1252 nets : 
[07/15 16:45:42    110s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:45:42    110s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Active setup views:
[07/15 16:45:42    110s]  slow_functional_mode
[07/15 16:45:42    110s]   Dominating endpoints: 0
[07/15 16:45:42    110s]   Dominating TNS: -0.000
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Extraction called for design 'aska_dig' of instances=1218 and nets=1279 using extraction engine 'preRoute' .
[07/15 16:45:42    110s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:45:42    110s] RC Extraction called in multi-corner(2) mode.
[07/15 16:45:42    110s] RCMode: PreRoute
[07/15 16:45:42    110s]       RC Corner Indexes            0       1   
[07/15 16:45:42    110s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:45:42    110s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:42    110s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:42    110s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:45:42    110s] Shrink Factor                : 1.00000
[07/15 16:45:42    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:45:42    110s] Using capacitance table file ...
[07/15 16:45:42    110s] RC Grid backup saved.
[07/15 16:45:42    110s] 
[07/15 16:45:42    110s] Trim Metal Layers:
[07/15 16:45:42    110s] LayerId::1 widthSet size::4
[07/15 16:45:42    110s] LayerId::2 widthSet size::4
[07/15 16:45:42    110s] LayerId::3 widthSet size::4
[07/15 16:45:42    110s] LayerId::4 widthSet size::4
[07/15 16:45:42    110s] LayerId::5 widthSet size::4
[07/15 16:45:42    110s] LayerId::6 widthSet size::2
[07/15 16:45:42    110s] Skipped RC grid update for preRoute extraction.
[07/15 16:45:42    110s] eee: pegSigSF::1.070000
[07/15 16:45:42    110s] Initializing multi-corner capacitance tables ... 
[07/15 16:45:42    110s] Initializing multi-corner resistance tables ...
[07/15 16:45:42    110s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:45:42    110s] eee: l::2 avDens::0.128901 usedTrk::577.475494 availTrk::4480.000000 sigTrk::577.475494
[07/15 16:45:42    110s] eee: l::3 avDens::0.159154 usedTrk::598.418749 availTrk::3760.000000 sigTrk::598.418749
[07/15 16:45:42    110s] eee: l::4 avDens::0.017320 usedTrk::48.497098 availTrk::2800.000000 sigTrk::48.497098
[07/15 16:45:42    110s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:45:42    110s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:45:42    110s] {RT max_rc 0 4 4 0}
[07/15 16:45:42    110s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:45:42    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2917.516M)
[07/15 16:45:42    110s] Skewing Data Summary (End_of_FINAL)
[07/15 16:45:42    110s] --------------------------------------------------
[07/15 16:45:42    110s]  Total skewed count:0
[07/15 16:45:42    110s] --------------------------------------------------
[07/15 16:45:42    110s] Starting delay calculation for Setup views
[07/15 16:45:42    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:45:42    110s] #################################################################################
[07/15 16:45:42    110s] # Design Stage: PreRoute
[07/15 16:45:42    110s] # Design Name: aska_dig
[07/15 16:45:42    110s] # Design Mode: 180nm
[07/15 16:45:42    110s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:45:42    110s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:45:42    110s] # Signoff Settings: SI Off 
[07/15 16:45:42    110s] #################################################################################
[07/15 16:45:42    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2913.5M, InitMEM = 2913.5M)
[07/15 16:45:42    110s] Calculate delays in BcWc mode...
[07/15 16:45:42    110s] Start delay calculation (fullDC) (4 T). (MEM=2913.54)
[07/15 16:45:42    110s] End AAE Lib Interpolated Model. (MEM=2925.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:45:42    110s] Total number of fetched objects 1252
[07/15 16:45:42    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:45:42    110s] End delay calculation. (MEM=3064.75 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:45:42    110s] End delay calculation (fullDC). (MEM=3064.75 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:45:42    110s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3064.8M) ***
[07/15 16:45:43    110s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:51 mem=3098.8M)
[07/15 16:45:43    110s] OPTC: user 20.0
[07/15 16:45:43    110s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3098.75 MB )
[07/15 16:45:43    110s] (I)      ============================ Layers =============================
[07/15 16:45:43    110s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:43    110s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:45:43    110s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:43    110s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:45:43    110s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:45:43    110s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:45:43    110s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:45:43    110s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:45:43    110s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:45:43    110s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:45:43    110s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:45:43    110s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:45:43    110s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:45:43    110s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:45:43    110s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:45:43    110s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:43    110s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:45:43    110s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:45:43    110s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:45:43    110s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:45:43    110s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:45:43    110s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:45:43    110s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:45:43    110s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:45:43    110s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:45:43    110s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:45:43    110s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:45:43    110s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:45:43    110s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:45:43    110s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:45:43    110s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:45:43    110s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:45:43    110s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:45:43    110s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:45:43    110s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:45:43    110s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:45:43    110s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:45:43    110s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:45:43    110s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:45:43    110s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:45:43    110s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:45:43    110s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:45:43    110s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:45:43    110s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:45:43    110s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:45:43    110s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:45:43    110s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:45:43    110s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:45:43    110s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:45:43    110s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:45:43    110s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:45:43    110s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:45:43    110s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:45:43    110s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:45:43    110s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:45:43    110s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:45:43    110s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:45:43    110s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:45:43    110s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:45:43    110s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:45:43    110s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:45:43    110s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:45:43    110s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:45:43    110s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:45:43    110s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:45:43    110s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:45:43    110s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:45:43    110s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:45:43    110s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:45:43    110s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:45:43    110s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:45:43    110s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:45:43    110s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:45:43    110s] (I)      Started Import and model ( Curr Mem: 3098.75 MB )
[07/15 16:45:43    110s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:45:43    110s] (I)      == Non-default Options ==
[07/15 16:45:43    110s] (I)      Build term to term wires                           : false
[07/15 16:45:43    110s] (I)      Maximum routing layer                              : 4
[07/15 16:45:43    110s] (I)      Number of threads                                  : 4
[07/15 16:45:43    110s] (I)      Method to set GCell size                           : row
[07/15 16:45:43    110s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:45:43    110s] (I)      Use row-based GCell size
[07/15 16:45:43    110s] (I)      Use row-based GCell align
[07/15 16:45:43    110s] (I)      layer 0 area = 202000
[07/15 16:45:43    110s] (I)      layer 1 area = 202000
[07/15 16:45:43    110s] (I)      layer 2 area = 202000
[07/15 16:45:43    110s] (I)      layer 3 area = 202000
[07/15 16:45:43    110s] (I)      GCell unit size   : 4480
[07/15 16:45:43    110s] (I)      GCell multiplier  : 1
[07/15 16:45:43    110s] (I)      GCell row height  : 4480
[07/15 16:45:43    110s] (I)      Actual row height : 4480
[07/15 16:45:43    110s] (I)      GCell align ref   : 20160 20160
[07/15 16:45:43    110s] [NR-eGR] Track table information for default rule: 
[07/15 16:45:43    110s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:45:43    110s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:45:43    110s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:45:43    110s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:45:43    110s] [NR-eGR] METTP has single uniform track structure
[07/15 16:45:43    110s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:45:43    110s] (I)      ================= Default via ==================
[07/15 16:45:43    110s] (I)      +---+--------------------+---------------------+
[07/15 16:45:43    110s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:45:43    110s] (I)      +---+--------------------+---------------------+
[07/15 16:45:43    110s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:45:43    110s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:45:43    110s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:45:43    110s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:45:43    110s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:45:43    110s] (I)      +---+--------------------+---------------------+
[07/15 16:45:43    110s] [NR-eGR] Read 260 PG shapes
[07/15 16:45:43    110s] [NR-eGR] Read 0 clock shapes
[07/15 16:45:43    110s] [NR-eGR] Read 0 other shapes
[07/15 16:45:43    110s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:45:43    110s] [NR-eGR] #Instance Blockages : 0
[07/15 16:45:43    110s] [NR-eGR] #PG Blockages       : 260
[07/15 16:45:43    110s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:45:43    110s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:45:43    110s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:45:43    110s] [NR-eGR] #Other Blockages    : 0
[07/15 16:45:43    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:45:43    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:45:43    110s] [NR-eGR] Read 1252 nets ( ignored 0 )
[07/15 16:45:43    110s] (I)      early_global_route_priority property id does not exist.
[07/15 16:45:43    110s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:45:43    110s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:45:43    110s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:45:43    110s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:45:43    110s] (I)      Number of ignored nets                =      0
[07/15 16:45:43    110s] (I)      Number of connected nets              =      0
[07/15 16:45:43    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:45:43    110s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:45:43    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:45:43    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:45:43    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:45:43    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:45:43    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:45:43    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:45:43    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:45:43    110s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:45:43    110s] (I)      Ndr track 0 does not exist
[07/15 16:45:43    110s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:45:43    110s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:45:43    110s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:45:43    110s] (I)      Site width          :   560  (dbu)
[07/15 16:45:43    110s] (I)      Row height          :  4480  (dbu)
[07/15 16:45:43    110s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:45:43    110s] (I)      GCell width         :  4480  (dbu)
[07/15 16:45:43    110s] (I)      GCell height        :  4480  (dbu)
[07/15 16:45:43    110s] (I)      Grid                :    99    54     4
[07/15 16:45:43    110s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:45:43    110s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:45:43    110s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:45:43    110s] (I)      Default wire width  :   230   280   280   280
[07/15 16:45:43    110s] (I)      Default wire space  :   230   280   280   280
[07/15 16:45:43    110s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:45:43    110s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:45:43    110s] (I)      First track coord   :   280   280   280   280
[07/15 16:45:43    110s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:45:43    110s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:45:43    110s] (I)      Num of masks        :     1     1     1     1
[07/15 16:45:43    110s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:45:43    110s] (I)      --------------------------------------------------------
[07/15 16:45:43    110s] 
[07/15 16:45:43    110s] [NR-eGR] ============ Routing rule table ============
[07/15 16:45:43    110s] [NR-eGR] Rule id: 0  Nets: 1252
[07/15 16:45:43    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:45:43    110s] (I)                    Layer    2    3    4 
[07/15 16:45:43    110s] (I)                    Pitch  560  560  560 
[07/15 16:45:43    110s] (I)             #Used tracks    1    1    1 
[07/15 16:45:43    110s] (I)       #Fully used tracks    1    1    1 
[07/15 16:45:43    110s] [NR-eGR] ========================================
[07/15 16:45:43    110s] [NR-eGR] 
[07/15 16:45:43    110s] (I)      =============== Blocked Tracks ===============
[07/15 16:45:43    110s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:43    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:45:43    110s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:43    110s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:45:43    110s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:45:43    110s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:45:43    110s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:45:43    110s] (I)      +-------+---------+----------+---------------+
[07/15 16:45:43    110s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3098.75 MB )
[07/15 16:45:43    110s] (I)      Reset routing kernel
[07/15 16:45:43    110s] (I)      Started Global Routing ( Curr Mem: 3098.75 MB )
[07/15 16:45:43    110s] (I)      totalPins=4862  totalGlobalPin=4761 (97.92%)
[07/15 16:45:43    110s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:43    110s] [NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 4]
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] (I)      ============  Phase 1a Route ============
[07/15 16:45:43    110s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] (I)      ============  Phase 1b Route ============
[07/15 16:45:43    110s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:45:43    110s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[07/15 16:45:43    110s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:45:43    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] (I)      ============  Phase 1c Route ============
[07/15 16:45:43    110s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] (I)      ============  Phase 1d Route ============
[07/15 16:45:43    110s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] (I)      ============  Phase 1e Route ============
[07/15 16:45:43    110s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:45:43    110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] (I)      ============  Phase 1l Route ============
[07/15 16:45:43    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:45:43    110s] (I)      Layer  2:      36109      6703         9        4016       37960    ( 9.57%) 
[07/15 16:45:43    110s] (I)      Layer  3:      42336      5899         0           0       42336    ( 0.00%) 
[07/15 16:45:43    110s] (I)      Layer  4:      42135       421         0           0       41976    ( 0.00%) 
[07/15 16:45:43    110s] (I)      Total:        120580     13023         9        4016      122272    ( 3.18%) 
[07/15 16:45:43    110s] (I)      
[07/15 16:45:43    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:45:43    110s] [NR-eGR]                        OverCon            
[07/15 16:45:43    110s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:45:43    110s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:45:43    110s] [NR-eGR] ----------------------------------------------
[07/15 16:45:43    110s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:43    110s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 16:45:43    110s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:43    110s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:45:43    110s] [NR-eGR] ----------------------------------------------
[07/15 16:45:43    110s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 16:45:43    110s] [NR-eGR] 
[07/15 16:45:43    110s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3096.77 MB )
[07/15 16:45:43    110s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:45:43    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:45:43    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3096.77 MB )
[07/15 16:45:43    110s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:45:43    110s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:45:43    110s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:45:43    110s] (I)       Early Global Route kernel             100.00%  1082.79 sec  1082.83 sec  0.04 sec  0.04 sec 
[07/15 16:45:43    110s] (I)       +-Import and model                     22.81%  1082.81 sec  1082.81 sec  0.01 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | +-Create place DB                     6.66%  1082.81 sec  1082.81 sec  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | | +-Import place data                 6.39%  1082.81 sec  1082.81 sec  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read instances and placement    1.75%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read nets                       4.10%  1082.81 sec  1082.81 sec  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | +-Create route DB                    11.53%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | +-Import route data (4T)           10.88%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.51%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read routing blockages        0.01%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read instance blockages       0.37%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read PG blockages             0.12%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read clock blockages          0.04%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read other blockages          0.05%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read halo blockages           0.03%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Read boundary cut boxes       0.01%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read blackboxes                 0.04%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read prerouted                  0.73%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read unlegalized nets           0.12%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Read nets                       0.93%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Set up via pillars              0.02%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Initialize 3D grid graph        0.10%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Model blockage capacity         1.73%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | | +-Initialize 3D capacity        1.34%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | +-Read aux data                       0.01%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | +-Others data preparation             0.19%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | +-Create route kernel                 2.97%  1082.81 sec  1082.81 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       +-Global Routing                       37.29%  1082.81 sec  1082.83 sec  0.01 sec  0.02 sec 
[07/15 16:45:43    110s] (I)       | +-Initialization                      1.08%  1082.81 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | +-Net group 1                        34.00%  1082.82 sec  1082.83 sec  0.01 sec  0.02 sec 
[07/15 16:45:43    110s] (I)       | | +-Generate topology (4T)            3.65%  1082.82 sec  1082.82 sec  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | | +-Phase 1a                          6.40%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Pattern routing (4T)            5.01%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Add via demand to 2D            0.57%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | +-Phase 1b                          0.15%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | +-Phase 1c                          0.04%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | +-Phase 1d                          0.04%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | +-Phase 1e                          0.36%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | | +-Route legalization              0.01%  1082.82 sec  1082.82 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | | +-Phase 1l                         20.47%  1082.82 sec  1082.83 sec  0.01 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | | | +-Layer assignment (4T)          19.85%  1082.82 sec  1082.83 sec  0.01 sec  0.01 sec 
[07/15 16:45:43    110s] (I)       | +-Clean cong LA                       0.01%  1082.83 sec  1082.83 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       +-Export 3D cong map                    1.28%  1082.83 sec  1082.83 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)       | +-Export 2D cong map                  0.23%  1082.83 sec  1082.83 sec  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)      ==================== Summary by functions =====================
[07/15 16:45:43    110s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:45:43    110s] (I)      ---------------------------------------------------------------
[07/15 16:45:43    110s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[07/15 16:45:43    110s] (I)        1  Global Routing                 37.29%  0.01 sec  0.02 sec 
[07/15 16:45:43    110s] (I)        1  Import and model               22.81%  0.01 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        1  Export 3D cong map              1.28%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Net group 1                    34.00%  0.01 sec  0.02 sec 
[07/15 16:45:43    110s] (I)        2  Create route DB                11.53%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Create place DB                 6.66%  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        2  Create route kernel             2.97%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Initialization                  1.08%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Others data preparation         0.19%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        3  Phase 1l                       20.47%  0.01 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        3  Import route data (4T)         10.88%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        3  Phase 1a                        6.40%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        3  Import place data               6.39%  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        3  Generate topology (4T)          3.65%  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        3  Phase 1e                        0.36%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        3  Phase 1b                        0.15%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Layer assignment (4T)          19.85%  0.01 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        4  Read nets                       5.04%  0.00 sec  0.01 sec 
[07/15 16:45:43    110s] (I)        4  Pattern routing (4T)            5.01%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Read blockages ( Layer 2-4 )    2.51%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Read instances and placement    1.75%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Model blockage capacity         1.73%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Read prerouted                  0.73%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Add via demand to 2D            0.57%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Read unlegalized nets           0.12%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Initialize 3D grid graph        0.10%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Read blackboxes                 0.04%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Initialize 3D capacity          1.34%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read instance blockages         0.37%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:45:43    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:3096.8M, EPOCH TIME: 1721076343.069708
[07/15 16:45:43    110s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:43    110s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:45:43    110s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:43    110s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:45:43    110s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:43    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:45:43    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:45:43    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3096.8M, EPOCH TIME: 1721076343.071533
[07/15 16:45:43    110s] [hotspot] Hotspot report including placement blocked areas
[07/15 16:45:43    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:3096.8M, EPOCH TIME: 1721076343.071659
[07/15 16:45:43    110s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:43    110s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:45:43    110s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:43    110s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:45:43    110s] [hotspot] +------------+---------------+---------------+
[07/15 16:45:43    110s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:45:43    110s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:45:43    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3096.8M, EPOCH TIME: 1721076343.072675
[07/15 16:45:43    110s] Reported timing to dir ./timingReports
[07/15 16:45:43    110s] **optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 1914.2M, totSessionCpu=0:01:51 **
[07/15 16:45:43    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2916.8M, EPOCH TIME: 1721076343.076863
[07/15 16:45:43    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    110s] 
[07/15 16:45:43    110s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:43    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2916.8M, EPOCH TIME: 1721076343.085831
[07/15 16:45:43    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  5.873  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2918.0M, EPOCH TIME: 1721076343.874627
[07/15 16:45:43    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:43    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2918.0M, EPOCH TIME: 1721076343.883618
[07/15 16:45:43    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:45:43    111s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2918.0M, EPOCH TIME: 1721076343.885440
[07/15 16:45:43    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:45:43    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2918.0M, EPOCH TIME: 1721076343.894315
[07/15 16:45:43    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] **optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 1914.4M, totSessionCpu=0:01:51 **
[07/15 16:45:43    111s] *** Finished optDesign ***
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.5 real=0:00:13.5)
[07/15 16:45:43    111s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/15 16:45:43    111s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.3 real=0:00:01.2)
[07/15 16:45:43    111s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[07/15 16:45:43    111s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.0 real=0:00:03.2)
[07/15 16:45:43    111s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 16:45:43    111s] Deleting Lib Analyzer.
[07/15 16:45:43    111s] clean pInstBBox. size 0
[07/15 16:45:43    111s] All LLGs are deleted
[07/15 16:45:43    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:45:43    111s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2918.0M, EPOCH TIME: 1721076343.916999
[07/15 16:45:43    111s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2918.0M, EPOCH TIME: 1721076343.917095
[07/15 16:45:43    111s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s] TimeStamp Deleting Cell Server End ...
[07/15 16:45:43    111s] Disable CTE adjustment.
[07/15 16:45:43    111s] #optDebug: fT-D <X 1 0 0 0>
[07/15 16:45:43    111s] VSMManager cleared!
[07/15 16:45:43    111s] **place_opt_design ... cpu = 0:00:13, real = 0:00:12, mem = 2875.0M **
[07/15 16:45:43    111s] *** Finished GigaPlace ***
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:45:43    111s] Severity  ID               Count  Summary                                  
[07/15 16:45:43    111s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 16:45:43    111s] *** Message Summary: 1 warning(s), 0 error(s)
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s] *** place_opt_design #1 [finish] : cpu/real = 0:00:13.3/0:00:12.4 (1.1), totSession cpu/real = 0:01:51.1/0:43:41.5 (0.0), mem = 2875.0M
[07/15 16:45:43    111s] 
[07/15 16:45:43    111s] =============================================================================================
[07/15 16:45:43    111s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[07/15 16:45:43    111s] =============================================================================================
[07/15 16:45:43    111s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:45:43    111s] ---------------------------------------------------------------------------------------------
[07/15 16:45:43    111s] [ InitOpt                ]      1   0:00:01.4  (  10.9 % )     0:00:01.8 /  0:00:01.9    1.1
[07/15 16:45:43    111s] [ GlobalOpt              ]      1   0:00:01.2  (   9.5 % )     0:00:01.2 /  0:00:01.3    1.1
[07/15 16:45:43    111s] [ DrvOpt                 ]      3   0:00:01.3  (  10.1 % )     0:00:01.3 /  0:00:01.4    1.1
[07/15 16:45:43    111s] [ SimplifyNetlist        ]      1   0:00:00.8  (   6.5 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:45:43    111s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:45:43    111s] [ AreaOpt                ]      3   0:00:01.9  (  15.1 % )     0:00:01.9 /  0:00:02.4    1.2
[07/15 16:45:43    111s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:45:43    111s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:01.2 /  0:00:00.6    0.5
[07/15 16:45:43    111s] [ DrvReport              ]      2   0:00:00.7  (   5.9 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 16:45:43    111s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:45:43    111s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 16:45:43    111s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:43    111s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:45:43    111s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:43    111s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:45:43    111s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:45:43    111s] [ IncrReplace            ]      1   0:00:03.3  (  26.5 % )     0:00:03.5 /  0:00:04.3    1.2
[07/15 16:45:43    111s] [ RefinePlace            ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:45:43    111s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.2
[07/15 16:45:43    111s] [ ExtractRC              ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:45:43    111s] [ TimingUpdate           ]     29   0:00:00.4  (   2.9 % )     0:00:00.7 /  0:00:00.8    1.1
[07/15 16:45:43    111s] [ FullDelayCalc          ]      3   0:00:00.6  (   4.5 % )     0:00:00.6 /  0:00:00.7    1.2
[07/15 16:45:43    111s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:45:43    111s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[07/15 16:45:43    111s] [ MISC                   ]          0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 16:45:43    111s] ---------------------------------------------------------------------------------------------
[07/15 16:45:43    111s]  place_opt_design #1 TOTAL          0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:13.3    1.1
[07/15 16:45:43    111s] ---------------------------------------------------------------------------------------------
[07/15 16:45:43    111s] 
[07/15 16:46:47    112s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed
[07/15 16:46:47    112s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 16:46:47    112s] #% Begin save design ... (date=07/15 16:46:47, mem=1866.1M)
[07/15 16:46:47    112s] ----- oaOut ---------------------------
[07/15 16:46:47    112s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed
[07/15 16:46:47    113s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:46:47    113s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 16:46:47    113s] Signal Routes: Created 6234 routes.
[07/15 16:46:47    113s] Created 1218 insts; 2436 instTerms; 1279 nets; 0 routes.
[07/15 16:46:47    113s] **WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
[07/15 16:46:47    113s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:46:47    113s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:46:47    113s] TIMER: oaOut total process: 0h 0m  0.10s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:46:47    113s] % Begin Save ccopt configuration ... (date=07/15 16:46:47, mem=1866.6M)
[07/15 16:46:47    113s] % End Save ccopt configuration ... (date=07/15 16:46:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
[07/15 16:46:47    113s] % Begin Save AAE data ... (date=07/15 16:46:47, mem=1866.8M)
[07/15 16:46:47    113s] Saving AAE Data ...
[07/15 16:46:47    113s] % End Save AAE data ... (date=07/15 16:46:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
[07/15 16:46:47    113s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 16:46:47    113s] Type 'man IMPCTE-104' for more detail.
[07/15 16:46:47    113s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/inn_data/gui.pref.tcl ...
[07/15 16:46:47    113s] Saving mode setting ...
[07/15 16:46:47    113s] Saving global file ...
[07/15 16:46:47    113s] Saving rc congestion map /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/aska_dig.congmap.gz ...
[07/15 16:46:47    113s] Saving thumbnail file...
[07/15 16:46:47    113s] % Begin Save power constraints data ... (date=07/15 16:46:47, mem=1867.5M)
[07/15 16:46:47    113s] % End Save power constraints data ... (date=07/15 16:46:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.5M, current mem=1867.5M)
[07/15 16:46:48    113s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:46:48    113s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed/inn_data/aska_dig.prop
[07/15 16:46:48    113s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2890.4M) ***
[07/15 16:46:48    113s] #% End save design ... (date=07/15 16:46:48, total cpu=0:00:00.5, real=0:00:01.0, peak res=1867.5M, current mem=1865.9M)
[07/15 16:46:48    113s] 
[07/15 16:46:48    113s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:46:48    113s] Severity  ID               Count  Summary                                  
[07/15 16:46:48    113s] WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
[07/15 16:46:48    113s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 16:46:48    113s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 16:46:48    113s] 
[07/15 16:48:02    115s] <CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[07/15 16:48:02    115s] <CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
[07/15 16:48:02    115s] <CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
[07/15 16:48:02    115s] <CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
[07/15 16:48:02    115s] <CMD> timeDesign -preCTS
[07/15 16:48:02    115s] #optDebug: fT-S <1 1 0 0 0>
[07/15 16:48:02    115s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:55.8/0:46:00.4 (0.0), mem = 2896.2M
[07/15 16:48:02    115s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2888.2M, EPOCH TIME: 1721076482.783406
[07/15 16:48:02    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] All LLGs are deleted
[07/15 16:48:02    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2888.2M, EPOCH TIME: 1721076482.783483
[07/15 16:48:02    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2888.2M, EPOCH TIME: 1721076482.783530
[07/15 16:48:02    115s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2888.2M, EPOCH TIME: 1721076482.783589
[07/15 16:48:02    115s] Start to check current routing status for nets...
[07/15 16:48:02    115s] All nets are already routed correctly.
[07/15 16:48:02    115s] End to check current routing status for nets (mem=2888.2M)
[07/15 16:48:02    115s] Effort level <high> specified for reg2reg path_group
[07/15 16:48:02    115s] All LLGs are deleted
[07/15 16:48:02    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2890.2M, EPOCH TIME: 1721076482.827716
[07/15 16:48:02    115s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2890.2M, EPOCH TIME: 1721076482.827808
[07/15 16:48:02    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2890.2M, EPOCH TIME: 1721076482.828093
[07/15 16:48:02    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2890.2M, EPOCH TIME: 1721076482.828288
[07/15 16:48:02    115s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:02    115s] Core basic site is core_ji3v
[07/15 16:48:02    115s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2890.2M, EPOCH TIME: 1721076482.836884
[07/15 16:48:02    115s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:02    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:02    115s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2890.2M, EPOCH TIME: 1721076482.838192
[07/15 16:48:02    115s] Fast DP-INIT is on for default
[07/15 16:48:02    115s] Atter site array init, number of instance map data is 0.
[07/15 16:48:02    115s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2890.2M, EPOCH TIME: 1721076482.838680
[07/15 16:48:02    115s] 
[07/15 16:48:02    115s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:02    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2890.2M, EPOCH TIME: 1721076482.838960
[07/15 16:48:02    115s] All LLGs are deleted
[07/15 16:48:02    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:02    115s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2890.2M, EPOCH TIME: 1721076482.839404
[07/15 16:48:02    115s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2890.2M, EPOCH TIME: 1721076482.839465
[07/15 16:48:03    116s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  5.873  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2888.5M, EPOCH TIME: 1721076483.597865
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1721076483.597957
[07/15 16:48:03    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2888.5M, EPOCH TIME: 1721076483.598191
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2888.5M, EPOCH TIME: 1721076483.598376
[07/15 16:48:03    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:03    116s] Core basic site is core_ji3v
[07/15 16:48:03    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2888.5M, EPOCH TIME: 1721076483.606967
[07/15 16:48:03    116s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:03    116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:03    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2888.5M, EPOCH TIME: 1721076483.607969
[07/15 16:48:03    116s] Fast DP-INIT is on for default
[07/15 16:48:03    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:03    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2888.5M, EPOCH TIME: 1721076483.608401
[07/15 16:48:03    116s] 
[07/15 16:48:03    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:03    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2888.5M, EPOCH TIME: 1721076483.608686
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2888.5M, EPOCH TIME: 1721076483.609058
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1721076483.609120
[07/15 16:48:03    116s] Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2888.5M, EPOCH TIME: 1721076483.610492
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1721076483.610567
[07/15 16:48:03    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2888.5M, EPOCH TIME: 1721076483.610817
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2888.5M, EPOCH TIME: 1721076483.610954
[07/15 16:48:03    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:03    116s] Core basic site is core_ji3v
[07/15 16:48:03    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2888.5M, EPOCH TIME: 1721076483.619251
[07/15 16:48:03    116s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:03    116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:03    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2888.5M, EPOCH TIME: 1721076483.620015
[07/15 16:48:03    116s] Fast DP-INIT is on for default
[07/15 16:48:03    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:03    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2888.5M, EPOCH TIME: 1721076483.620433
[07/15 16:48:03    116s] 
[07/15 16:48:03    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:03    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2888.5M, EPOCH TIME: 1721076483.620693
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2888.5M, EPOCH TIME: 1721076483.621051
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1721076483.621112
[07/15 16:48:03    116s] Reported timing to dir ./timingReports
[07/15 16:48:03    116s] Total CPU time: 0.21 sec
[07/15 16:48:03    116s] Total Real time: 1.0 sec
[07/15 16:48:03    116s] Total Memory Usage: 2888.460938 Mbytes
[07/15 16:48:03    116s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:48:03    116s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.2/0:00:00.9 (0.2), totSession cpu/real = 0:01:56.0/0:46:01.2 (0.0), mem = 2888.5M
[07/15 16:48:03    116s] 
[07/15 16:48:03    116s] =============================================================================================
[07/15 16:48:03    116s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[07/15 16:48:03    116s] =============================================================================================
[07/15 16:48:03    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:03    116s] ---------------------------------------------------------------------------------------------
[07/15 16:48:03    116s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:03    116s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.9 % )     0:00:00.8 /  0:00:00.2    0.2
[07/15 16:48:03    116s] [ DrvReport              ]      1   0:00:00.6  (  75.1 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 16:48:03    116s] [ TimingUpdate           ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 16:48:03    116s] [ TimingReport           ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:03    116s] [ GenerateReports        ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:03    116s] [ MISC                   ]          0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.0    0.9
[07/15 16:48:03    116s] ---------------------------------------------------------------------------------------------
[07/15 16:48:03    116s]  timeDesign #4 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.2    0.2
[07/15 16:48:03    116s] ---------------------------------------------------------------------------------------------
[07/15 16:48:03    116s] 
[07/15 16:48:03    116s] <CMD> timeDesign -preCTS -hold
[07/15 16:48:03    116s] *** timeDesign #5 [begin] : totSession cpu/real = 0:01:56.1/0:46:01.2 (0.0), mem = 2888.5M
[07/15 16:48:03    116s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2872.9M, EPOCH TIME: 1721076483.660840
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2872.9M, EPOCH TIME: 1721076483.660927
[07/15 16:48:03    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2872.9M, EPOCH TIME: 1721076483.660976
[07/15 16:48:03    116s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2872.9M, EPOCH TIME: 1721076483.661052
[07/15 16:48:03    116s] Start to check current routing status for nets...
[07/15 16:48:03    116s] All nets are already routed correctly.
[07/15 16:48:03    116s] End to check current routing status for nets (mem=2872.9M)
[07/15 16:48:03    116s] Effort level <high> specified for reg2reg path_group
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2899.1M, EPOCH TIME: 1721076483.715197
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2899.1M, EPOCH TIME: 1721076483.715292
[07/15 16:48:03    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2899.1M, EPOCH TIME: 1721076483.715561
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2899.1M, EPOCH TIME: 1721076483.715734
[07/15 16:48:03    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:03    116s] Core basic site is core_ji3v
[07/15 16:48:03    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2899.1M, EPOCH TIME: 1721076483.724320
[07/15 16:48:03    116s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:03    116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:03    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2899.1M, EPOCH TIME: 1721076483.725579
[07/15 16:48:03    116s] Fast DP-INIT is on for default
[07/15 16:48:03    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:03    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2899.1M, EPOCH TIME: 1721076483.726124
[07/15 16:48:03    116s] 
[07/15 16:48:03    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:03    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2899.1M, EPOCH TIME: 1721076483.726707
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2899.1M, EPOCH TIME: 1721076483.727132
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2899.1M, EPOCH TIME: 1721076483.727197
[07/15 16:48:03    116s] OPTC: user 20.0
[07/15 16:48:03    116s] Starting delay calculation for Hold views
[07/15 16:48:03    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:03    116s] #################################################################################
[07/15 16:48:03    116s] # Design Stage: PreRoute
[07/15 16:48:03    116s] # Design Name: aska_dig
[07/15 16:48:03    116s] # Design Mode: 180nm
[07/15 16:48:03    116s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:03    116s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:03    116s] # Signoff Settings: SI Off 
[07/15 16:48:03    116s] #################################################################################
[07/15 16:48:03    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 2897.1M, InitMEM = 2897.1M)
[07/15 16:48:03    116s] Calculate delays in BcWc mode...
[07/15 16:48:03    116s] Start delay calculation (fullDC) (4 T). (MEM=2897.05)
[07/15 16:48:03    116s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:48:03    116s] End AAE Lib Interpolated Model. (MEM=2908.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:03    116s] Total number of fetched objects 1252
[07/15 16:48:03    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:03    116s] End delay calculation. (MEM=3048.26 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:03    116s] End delay calculation (fullDC). (MEM=3048.26 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:03    116s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3048.3M) ***
[07/15 16:48:03    116s] Turning on fast DC mode.
[07/15 16:48:03    116s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:56 mem=3082.3M)
[07/15 16:48:03    116s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.178  | -0.228  | -2.178  |
|           TNS (ns):|-240.217 | -27.688 |-212.529 |
|    Violating Paths:|   473   |   172   |   301   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:48:03    116s] All LLGs are deleted
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2948.7M, EPOCH TIME: 1721076483.990506
[07/15 16:48:03    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2948.7M, EPOCH TIME: 1721076483.990608
[07/15 16:48:03    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2948.7M, EPOCH TIME: 1721076483.990909
[07/15 16:48:03    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:03    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2948.7M, EPOCH TIME: 1721076483.991088
[07/15 16:48:03    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:03    116s] Core basic site is core_ji3v
[07/15 16:48:03    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2948.7M, EPOCH TIME: 1721076483.999427
[07/15 16:48:04    116s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:04    116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:04    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.021, MEM:2972.7M, EPOCH TIME: 1721076484.020170
[07/15 16:48:04    116s] Fast DP-INIT is on for default
[07/15 16:48:04    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:04    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.030, MEM:2972.7M, EPOCH TIME: 1721076484.020968
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:04    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.030, MEM:2972.7M, EPOCH TIME: 1721076484.021340
[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2972.7M, EPOCH TIME: 1721076484.021730
[07/15 16:48:04    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1721076484.021791
[07/15 16:48:04    116s] Density: 60.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2972.7M, EPOCH TIME: 1721076484.023129
[07/15 16:48:04    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1721076484.023195
[07/15 16:48:04    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2972.7M, EPOCH TIME: 1721076484.023418
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2972.7M, EPOCH TIME: 1721076484.023561
[07/15 16:48:04    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:04    116s] Core basic site is core_ji3v
[07/15 16:48:04    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2972.7M, EPOCH TIME: 1721076484.032123
[07/15 16:48:04    116s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:04    116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:04    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1721076484.032502
[07/15 16:48:04    116s] Fast DP-INIT is on for default
[07/15 16:48:04    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:04    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:2972.7M, EPOCH TIME: 1721076484.032906
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:04    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:2972.7M, EPOCH TIME: 1721076484.033178
[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2972.7M, EPOCH TIME: 1721076484.033550
[07/15 16:48:04    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2972.7M, EPOCH TIME: 1721076484.033611
[07/15 16:48:04    116s] Reported timing to dir ./timingReports
[07/15 16:48:04    116s] Total CPU time: 0.55 sec
[07/15 16:48:04    116s] Total Real time: 1.0 sec
[07/15 16:48:04    116s] Total Memory Usage: 2885.207031 Mbytes
[07/15 16:48:04    116s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:01:56.6/0:46:01.7 (0.0), mem = 2885.2M
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] =============================================================================================
[07/15 16:48:04    116s]  Final TAT Report : timeDesign #5                                               21.18-s099_1
[07/15 16:48:04    116s] =============================================================================================
[07/15 16:48:04    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:04    116s] ---------------------------------------------------------------------------------------------
[07/15 16:48:04    116s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:04    116s] [ OptSummaryReport       ]      1   0:00:00.1  (  14.2 % )     0:00:00.3 /  0:00:00.4    1.3
[07/15 16:48:04    116s] [ TimingUpdate           ]      1   0:00:00.1  (  21.5 % )     0:00:00.2 /  0:00:00.3    1.4
[07/15 16:48:04    116s] [ FullDelayCalc          ]      1   0:00:00.1  (  24.5 % )     0:00:00.1 /  0:00:00.2    1.5
[07/15 16:48:04    116s] [ TimingReport           ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:04    116s] [ GenerateReports        ]      1   0:00:00.0  (   9.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:04    116s] [ MISC                   ]          0:00:00.1  (  25.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:04    116s] ---------------------------------------------------------------------------------------------
[07/15 16:48:04    116s]  timeDesign #5 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[07/15 16:48:04    116s] ---------------------------------------------------------------------------------------------
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] <CMD> delete_ccopt_clock_tree_spec
[07/15 16:48:04    116s] <CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
[07/15 16:48:04    116s] Creating clock tree spec for modes (timing configs): functional_mode
[07/15 16:48:04    116s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:04    116s] Summary for sequential cells identification: 
[07/15 16:48:04    116s]   Identified SBFF number: 33
[07/15 16:48:04    116s]   Identified MBFF number: 0
[07/15 16:48:04    116s]   Identified SB Latch number: 0
[07/15 16:48:04    116s]   Identified MB Latch number: 0
[07/15 16:48:04    116s]   Not identified SBFF number: 0
[07/15 16:48:04    116s]   Not identified MBFF number: 0
[07/15 16:48:04    116s]   Not identified SB Latch number: 0
[07/15 16:48:04    116s]   Not identified MB Latch number: 0
[07/15 16:48:04    116s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:04    116s]  Visiting view : slow_functional_mode
[07/15 16:48:04    116s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:04    116s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:04    116s]  Visiting view : fast_functional_mode
[07/15 16:48:04    116s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:04    116s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:04    116s] TLC MultiMap info (StdDelay):
[07/15 16:48:04    116s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:04    116s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:04    116s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:04    116s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:04    116s]  Setting StdDelay to: 91ps
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:04    116s] Reset timing graph...
[07/15 16:48:04    116s] Ignoring AAE DB Resetting ...
[07/15 16:48:04    116s] Reset timing graph done.
[07/15 16:48:04    116s] Ignoring AAE DB Resetting ...
[07/15 16:48:04    116s] Analyzing clock structure...
[07/15 16:48:04    116s] Analyzing clock structure done.
[07/15 16:48:04    116s] Reset timing graph...
[07/15 16:48:04    116s] Ignoring AAE DB Resetting ...
[07/15 16:48:04    116s] Reset timing graph done.
[07/15 16:48:04    116s] Wrote: output/ccopt.spec
[07/15 16:48:04    116s] <CMD> get_ccopt_clock_trees
[07/15 16:48:04    116s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[07/15 16:48:04    116s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
[07/15 16:48:04    116s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[07/15 16:48:04    116s] <CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
[07/15 16:48:04    116s] Extracting original clock gating for SPI_CLK...
[07/15 16:48:04    116s]   clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
[07/15 16:48:04    116s] Extracting original clock gating for SPI_CLK done.
[07/15 16:48:04    116s] <CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 16:48:04    116s] <CMD> set_ccopt_property clock_period -pin SPI_Clk 20
[07/15 16:48:04    116s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[07/15 16:48:04    116s] Extracting original clock gating for CLK...
[07/15 16:48:04    116s]   clock_tree CLK contains 322 sinks and 0 clock gates.
[07/15 16:48:04    116s] Extracting original clock gating for CLK done.
[07/15 16:48:04    116s] <CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
[07/15 16:48:04    116s] <CMD> set_ccopt_property clock_period -pin clk 20
[07/15 16:48:04    116s] <CMD> set_ccopt_property timing_connectivity_info {}
[07/15 16:48:04    116s] <CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
[07/15 16:48:04    116s] The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[07/15 16:48:04    116s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
[07/15 16:48:04    116s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
[07/15 16:48:04    116s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
[07/15 16:48:04    116s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
[07/15 16:48:04    116s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
[07/15 16:48:04    116s] <CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
[07/15 16:48:04    116s] The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[07/15 16:48:04    116s] <CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
[07/15 16:48:04    116s] <CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
[07/15 16:48:04    116s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
[07/15 16:48:04    116s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
[07/15 16:48:04    116s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
[07/15 16:48:04    116s] <CMD> check_ccopt_clock_tree_convergence
[07/15 16:48:04    116s] Checking clock tree convergence...
[07/15 16:48:04    116s] Checking clock tree convergence done.
[07/15 16:48:04    116s] <CMD> get_ccopt_property auto_design_state_for_ilms
[07/15 16:48:04    116s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[07/15 16:48:04    116s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[07/15 16:48:04    116s] Remove references to this property from any scripts.
[07/15 16:48:04    116s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 16:48:04    116s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 16:48:04    116s] <CMD> ccopt_design -cts
[07/15 16:48:04    116s] #% Begin ccopt_design (date=07/15 16:48:04, mem=1839.0M)
[07/15 16:48:04    116s] Turning off fast DC mode.
[07/15 16:48:04    116s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:56.7/0:46:01.8 (0.0), mem = 2885.2M
[07/15 16:48:04    116s] Runtime...
[07/15 16:48:04    116s] **INFO: User's settings:
[07/15 16:48:04    116s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 16:48:04    116s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 16:48:04    116s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 16:48:04    116s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 16:48:04    116s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 16:48:04    116s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 16:48:04    116s] setNanoRouteMode -timingEngine                      {}
[07/15 16:48:04    116s] setDesignMode -process                              180
[07/15 16:48:04    116s] setExtractRCMode -coupling_c_th                     3
[07/15 16:48:04    116s] setExtractRCMode -engine                            preRoute
[07/15 16:48:04    116s] setExtractRCMode -relative_c_th                     0.03
[07/15 16:48:04    116s] setExtractRCMode -total_c_th                        5
[07/15 16:48:04    116s] setDelayCalMode -enable_high_fanout                 true
[07/15 16:48:04    116s] setDelayCalMode -engine                             aae
[07/15 16:48:04    116s] setDelayCalMode -ignoreNetLoad                      false
[07/15 16:48:04    116s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 16:48:04    116s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/15 16:48:04    116s] setRouteMode -earlyGlobalMaxRouteLayer              4
[07/15 16:48:04    116s] setRouteMode -earlyGlobalMinRouteLayer              2
[07/15 16:48:04    116s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/15 16:48:04    116s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/15 16:48:04    116s] Set place::cacheFPlanSiteMark to 1
[07/15 16:48:04    116s] CCOpt::Phase::Initialization...
[07/15 16:48:04    116s] Check Prerequisites...
[07/15 16:48:04    116s] Leaving CCOpt scope - CheckPlace...
[07/15 16:48:04    116s] OPERPROF: Starting checkPlace at level 1, MEM:2885.2M, EPOCH TIME: 1721076484.209104
[07/15 16:48:04    116s] Processing tracks to init pin-track alignment.
[07/15 16:48:04    116s] z: 2, totalTracks: 1
[07/15 16:48:04    116s] z: 4, totalTracks: 1
[07/15 16:48:04    116s] z: 6, totalTracks: 1
[07/15 16:48:04    116s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2885.2M, EPOCH TIME: 1721076484.210625
[07/15 16:48:04    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2885.2M, EPOCH TIME: 1721076484.210709
[07/15 16:48:04    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2885.2M, EPOCH TIME: 1721076484.210777
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2885.2M, EPOCH TIME: 1721076484.210959
[07/15 16:48:04    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:04    116s] Core basic site is core_ji3v
[07/15 16:48:04    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2885.2M, EPOCH TIME: 1721076484.211067
[07/15 16:48:04    116s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:48:04    116s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:48:04    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2885.2M, EPOCH TIME: 1721076484.211483
[07/15 16:48:04    116s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:48:04    116s] SiteArray: use 176,128 bytes
[07/15 16:48:04    116s] SiteArray: current memory after site array memory allocation 2885.2M
[07/15 16:48:04    116s] SiteArray: FP blocked sites are writable
[07/15 16:48:04    116s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:48:04    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:04    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.212095
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:04    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.212275
[07/15 16:48:04    116s] Begin checking placement ... (start mem=2885.2M, init mem=2885.2M)
[07/15 16:48:04    116s] Begin checking exclusive groups violation ...
[07/15 16:48:04    116s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 16:48:04    116s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Running CheckPlace using 4 threads!...
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] ...checkPlace MT is done!
[07/15 16:48:04    116s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:04    116s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:04    116s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2853.2M, EPOCH TIME: 1721076484.220324
[07/15 16:48:04    116s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2853.2M, EPOCH TIME: 1721076484.220794
[07/15 16:48:04    116s] *info: Placed = 1218          
[07/15 16:48:04    116s] *info: Unplaced = 0           
[07/15 16:48:04    116s] Placement Density:60.23%(49162/81624)
[07/15 16:48:04    116s] Placement Density (including fixed std cells):60.23%(49162/81624)
[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2853.2M, EPOCH TIME: 1721076484.221133
[07/15 16:48:04    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2853.2M, EPOCH TIME: 1721076484.221205
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2853.2M)
[07/15 16:48:04    116s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.013, MEM:2853.2M, EPOCH TIME: 1721076484.221637
[07/15 16:48:04    116s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] Innovus will update I/O latencies
[07/15 16:48:04    116s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] Info: 4 threads available for lower-level modules during optimization.
[07/15 16:48:04    116s] Executing ccopt post-processing.
[07/15 16:48:04    116s] Synthesizing clock trees with CCOpt...
[07/15 16:48:04    116s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:56.7/0:46:01.8 (0.0), mem = 2853.2M
[07/15 16:48:04    116s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 16:48:04    116s] CCOpt::Phase::PreparingToBalance...
[07/15 16:48:04    116s] Leaving CCOpt scope - Initializing power interface...
[07/15 16:48:04    116s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Positive (advancing) pin insertion delays
[07/15 16:48:04    116s] =========================================
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Negative (delaying) pin insertion delays
[07/15 16:48:04    116s] ========================================
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
[07/15 16:48:04    116s] Notify start of optimization...
[07/15 16:48:04    116s] Notify start of optimization done.
[07/15 16:48:04    116s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/15 16:48:04    116s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2853.2M, EPOCH TIME: 1721076484.225274
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2853.2M, EPOCH TIME: 1721076484.225346
[07/15 16:48:04    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2853.2M, EPOCH TIME: 1721076484.225401
[07/15 16:48:04    116s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2853.2M, EPOCH TIME: 1721076484.225510
[07/15 16:48:04    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=2853.2M
[07/15 16:48:04    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=2853.2M
[07/15 16:48:04    116s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2853.22 MB )
[07/15 16:48:04    116s] (I)      ============================ Layers =============================
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:04    116s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:04    116s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:04    116s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:04    116s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:04    116s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:04    116s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:04    116s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:04    116s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:04    116s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:04    116s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:04    116s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:04    116s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:04    116s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:04    116s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:04    116s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:04    116s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:04    116s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:04    116s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:04    116s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:04    116s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:04    116s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:04    116s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:04    116s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:04    116s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:04    116s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:04    116s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:04    116s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:04    116s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:04    116s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:04    116s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:04    116s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:04    116s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:04    116s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:04    116s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:04    116s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:04    116s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:04    116s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:04    116s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:04    116s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:04    116s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:04    116s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:04    116s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:04    116s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      Started Import and model ( Curr Mem: 2853.22 MB )
[07/15 16:48:04    116s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:04    116s] (I)      == Non-default Options ==
[07/15 16:48:04    116s] (I)      Maximum routing layer                              : 4
[07/15 16:48:04    116s] (I)      Number of threads                                  : 4
[07/15 16:48:04    116s] (I)      Method to set GCell size                           : row
[07/15 16:48:04    116s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:04    116s] (I)      Use row-based GCell size
[07/15 16:48:04    116s] (I)      Use row-based GCell align
[07/15 16:48:04    116s] (I)      layer 0 area = 202000
[07/15 16:48:04    116s] (I)      layer 1 area = 202000
[07/15 16:48:04    116s] (I)      layer 2 area = 202000
[07/15 16:48:04    116s] (I)      layer 3 area = 202000
[07/15 16:48:04    116s] (I)      GCell unit size   : 4480
[07/15 16:48:04    116s] (I)      GCell multiplier  : 1
[07/15 16:48:04    116s] (I)      GCell row height  : 4480
[07/15 16:48:04    116s] (I)      Actual row height : 4480
[07/15 16:48:04    116s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:04    116s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:04    116s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:04    116s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:04    116s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:04    116s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:04    116s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:04    116s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:04    116s] (I)      ================= Default via ==================
[07/15 16:48:04    116s] (I)      +---+--------------------+---------------------+
[07/15 16:48:04    116s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:48:04    116s] (I)      +---+--------------------+---------------------+
[07/15 16:48:04    116s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:48:04    116s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:48:04    116s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:48:04    116s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:48:04    116s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:48:04    116s] (I)      +---+--------------------+---------------------+
[07/15 16:48:04    116s] [NR-eGR] Read 260 PG shapes
[07/15 16:48:04    116s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:04    116s] [NR-eGR] Read 0 other shapes
[07/15 16:48:04    116s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:04    116s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:04    116s] [NR-eGR] #PG Blockages       : 260
[07/15 16:48:04    116s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:04    116s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:04    116s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:04    116s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:04    116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:04    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:48:04    116s] [NR-eGR] Read 1252 nets ( ignored 0 )
[07/15 16:48:04    116s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:04    116s] (I)      Read Num Blocks=260  Num Prerouted Wires=0  Num CS=0
[07/15 16:48:04    116s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 0
[07/15 16:48:04    116s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:04    116s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:04    116s] (I)      Number of ignored nets                =      0
[07/15 16:48:04    116s] (I)      Number of connected nets              =      0
[07/15 16:48:04    116s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:48:04    116s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/15 16:48:04    116s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:04    116s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:04    116s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:04    116s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:04    116s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:04    116s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:04    116s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:04    116s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/15 16:48:04    116s] (I)      Ndr track 0 does not exist
[07/15 16:48:04    116s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:04    116s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:04    116s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:04    116s] (I)      Site width          :   560  (dbu)
[07/15 16:48:04    116s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:04    116s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:04    116s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:04    116s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:04    116s] (I)      Grid                :    99    54     4
[07/15 16:48:04    116s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:48:04    116s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:48:04    116s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:48:04    116s] (I)      Default wire width  :   230   280   280   280
[07/15 16:48:04    116s] (I)      Default wire space  :   230   280   280   280
[07/15 16:48:04    116s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:48:04    116s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:48:04    116s] (I)      First track coord   :   280   280   280   280
[07/15 16:48:04    116s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:48:04    116s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:48:04    116s] (I)      Num of masks        :     1     1     1     1
[07/15 16:48:04    116s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:48:04    116s] (I)      --------------------------------------------------------
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:04    116s] [NR-eGR] Rule id: 0  Nets: 1252
[07/15 16:48:04    116s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:04    116s] (I)                    Layer    2    3    4 
[07/15 16:48:04    116s] (I)                    Pitch  560  560  560 
[07/15 16:48:04    116s] (I)             #Used tracks    1    1    1 
[07/15 16:48:04    116s] (I)       #Fully used tracks    1    1    1 
[07/15 16:48:04    116s] [NR-eGR] ========================================
[07/15 16:48:04    116s] [NR-eGR] 
[07/15 16:48:04    116s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:04    116s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:04    116s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:04    116s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:04    116s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:04    116s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:04    116s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:04    116s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:04    116s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:04    116s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2853.22 MB )
[07/15 16:48:04    116s] (I)      Reset routing kernel
[07/15 16:48:04    116s] (I)      Started Global Routing ( Curr Mem: 2853.22 MB )
[07/15 16:48:04    116s] (I)      totalPins=4862  totalGlobalPin=4761 (97.92%)
[07/15 16:48:04    116s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:04    116s] [NR-eGR] Layer group 1: route 1252 net(s) in layer range [2, 4]
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] (I)      ============  Phase 1a Route ============
[07/15 16:48:04    116s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] (I)      ============  Phase 1b Route ============
[07/15 16:48:04    116s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:48:04    116s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[07/15 16:48:04    116s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:04    116s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] (I)      ============  Phase 1c Route ============
[07/15 16:48:04    116s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] (I)      ============  Phase 1d Route ============
[07/15 16:48:04    116s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] (I)      ============  Phase 1e Route ============
[07/15 16:48:04    116s] (I)      Usage: 11027 = (5838 H, 5189 V) = (13.65% H, 6.50% V) = (2.615e+04um H, 2.325e+04um V)
[07/15 16:48:04    116s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.940096e+04um
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] (I)      ============  Phase 1l Route ============
[07/15 16:48:04    116s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:48:04    116s] (I)      Layer  2:      36109      6703         9        4016       37960    ( 9.57%) 
[07/15 16:48:04    116s] (I)      Layer  3:      42336      5899         0           0       42336    ( 0.00%) 
[07/15 16:48:04    116s] (I)      Layer  4:      42135       421         0           0       41976    ( 0.00%) 
[07/15 16:48:04    116s] (I)      Total:        120580     13023         9        4016      122272    ( 3.18%) 
[07/15 16:48:04    116s] (I)      
[07/15 16:48:04    116s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:04    116s] [NR-eGR]                        OverCon            
[07/15 16:48:04    116s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:04    116s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:04    116s] [NR-eGR] ----------------------------------------------
[07/15 16:48:04    116s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:04    116s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 16:48:04    116s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:04    116s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:04    116s] [NR-eGR] ----------------------------------------------
[07/15 16:48:04    116s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 16:48:04    116s] [NR-eGR] 
[07/15 16:48:04    116s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2885.24 MB )
[07/15 16:48:04    116s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:04    116s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:04    116s] (I)      ============= Track Assignment ============
[07/15 16:48:04    116s] (I)      Started Track Assignment (4T) ( Curr Mem: 2885.24 MB )
[07/15 16:48:04    116s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:04    116s] (I)      Run Multi-thread track assignment
[07/15 16:48:04    116s] (I)      Finished Track Assignment (4T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2885.24 MB )
[07/15 16:48:04    116s] (I)      Started Export ( Curr Mem: 2885.24 MB )
[07/15 16:48:04    116s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:04    116s] [NR-eGR] -----------------------------------
[07/15 16:48:04    116s] [NR-eGR]  MET1    (1H)             0   4782 
[07/15 16:48:04    116s] [NR-eGR]  MET2    (2V)         23179   6762 
[07/15 16:48:04    116s] [NR-eGR]  MET3    (3H)         26780    306 
[07/15 16:48:04    116s] [NR-eGR]  MET4    (4V)          2124      0 
[07/15 16:48:04    116s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:04    116s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:04    116s] [NR-eGR] -----------------------------------
[07/15 16:48:04    116s] [NR-eGR]          Total        52084  11850 
[07/15 16:48:04    116s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:04    116s] [NR-eGR] Total half perimeter of net bounding box: 41821um
[07/15 16:48:04    116s] [NR-eGR] Total length: 52084um, number of vias: 11850
[07/15 16:48:04    116s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:04    116s] [NR-eGR] Total eGR-routed clock nets wire length: 3647um, number of vias: 930
[07/15 16:48:04    116s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:04    116s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2885.24 MB )
[07/15 16:48:04    116s] Saved RC grid cleaned up.
[07/15 16:48:04    116s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2885.24 MB )
[07/15 16:48:04    116s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:04    116s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:04    116s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:04    116s] (I)       Early Global Route kernel             100.00%  1223.99 sec  1224.05 sec  0.06 sec  0.07 sec 
[07/15 16:48:04    116s] (I)       +-Import and model                     13.68%  1224.01 sec  1224.02 sec  0.01 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Create place DB                     3.60%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Import place data                 3.42%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read instances and placement    0.96%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read nets                       2.12%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Create route DB                     7.16%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Import route data (4T)            6.76%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.63%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read routing blockages        0.01%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read instance blockages       0.25%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read PG blockages             0.08%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read clock blockages          0.03%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read other blockages          0.03%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read halo blockages           0.02%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Read boundary cut boxes       0.01%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read blackboxes                 0.02%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read prerouted                  0.17%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read unlegalized nets           0.08%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Read nets                       0.65%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Set up via pillars              0.01%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Initialize 3D grid graph        0.07%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Model blockage capacity         1.10%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | | +-Initialize 3D capacity        0.86%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Read aux data                       0.01%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Others data preparation             0.11%  1224.01 sec  1224.01 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Create route kernel                 1.88%  1224.01 sec  1224.02 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       +-Global Routing                       42.82%  1224.02 sec  1224.04 sec  0.03 sec  0.02 sec 
[07/15 16:48:04    116s] (I)       | +-Initialization                      0.65%  1224.02 sec  1224.02 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Net group 1                        40.68%  1224.02 sec  1224.04 sec  0.02 sec  0.02 sec 
[07/15 16:48:04    116s] (I)       | | +-Generate topology (4T)           10.84%  1224.02 sec  1224.02 sec  0.01 sec  0.01 sec 
[07/15 16:48:04    116s] (I)       | | +-Phase 1a                         15.23%  1224.02 sec  1224.03 sec  0.01 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Pattern routing (4T)           14.43%  1224.02 sec  1224.03 sec  0.01 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Add via demand to 2D            0.36%  1224.03 sec  1224.03 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Phase 1b                          0.09%  1224.03 sec  1224.03 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Phase 1c                          0.04%  1224.03 sec  1224.03 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Phase 1d                          0.03%  1224.03 sec  1224.03 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Phase 1e                          0.23%  1224.03 sec  1224.03 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | | +-Route legalization              0.01%  1224.03 sec  1224.03 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Phase 1l                         12.44%  1224.03 sec  1224.04 sec  0.01 sec  0.01 sec 
[07/15 16:48:04    116s] (I)       | | | +-Layer assignment (4T)          12.03%  1224.03 sec  1224.04 sec  0.01 sec  0.01 sec 
[07/15 16:48:04    116s] (I)       | +-Clean cong LA                       0.01%  1224.04 sec  1224.04 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       +-Export 3D cong map                    0.80%  1224.04 sec  1224.04 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Export 2D cong map                  0.16%  1224.04 sec  1224.04 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       +-Extract Global 3D Wires               0.30%  1224.04 sec  1224.04 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       +-Track Assignment (4T)                 6.79%  1224.04 sec  1224.05 sec  0.00 sec  0.02 sec 
[07/15 16:48:04    116s] (I)       | +-Initialization                      0.09%  1224.04 sec  1224.04 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Track Assignment Kernel             6.03%  1224.04 sec  1224.05 sec  0.00 sec  0.02 sec 
[07/15 16:48:04    116s] (I)       | +-Free Memory                         0.01%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       +-Export                                7.95%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Export DB wires                     2.75%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Export all nets (4T)              1.50%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | | +-Set wire vias (4T)                0.63%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Report wirelength                   2.64%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Update net boxes                    1.79%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       | +-Update timing                       0.01%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)       +-Postprocess design                    1.09%  1224.05 sec  1224.05 sec  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)      ==================== Summary by functions =====================
[07/15 16:48:04    116s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:04    116s] (I)      ---------------------------------------------------------------
[07/15 16:48:04    116s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.07 sec 
[07/15 16:48:04    116s] (I)        1  Global Routing                 42.82%  0.03 sec  0.02 sec 
[07/15 16:48:04    116s] (I)        1  Import and model               13.68%  0.01 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        1  Export                          7.95%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        1  Track Assignment (4T)           6.79%  0.00 sec  0.02 sec 
[07/15 16:48:04    116s] (I)        1  Postprocess design              1.09%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        1  Export 3D cong map              0.80%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        1  Extract Global 3D Wires         0.30%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Net group 1                    40.68%  0.02 sec  0.02 sec 
[07/15 16:48:04    116s] (I)        2  Create route DB                 7.16%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Track Assignment Kernel         6.03%  0.00 sec  0.02 sec 
[07/15 16:48:04    116s] (I)        2  Create place DB                 3.60%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Export DB wires                 2.75%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Report wirelength               2.64%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Create route kernel             1.88%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Update net boxes                1.79%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Initialization                  0.75%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Export 2D cong map              0.16%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Phase 1a                       15.23%  0.01 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Phase 1l                       12.44%  0.01 sec  0.01 sec 
[07/15 16:48:04    116s] (I)        3  Generate topology (4T)         10.84%  0.01 sec  0.01 sec 
[07/15 16:48:04    116s] (I)        3  Import route data (4T)          6.76%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Import place data               3.42%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Export all nets (4T)            1.50%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Set wire vias (4T)              0.63%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Phase 1e                        0.23%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Phase 1b                        0.09%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Pattern routing (4T)           14.43%  0.01 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Layer assignment (4T)          12.03%  0.01 sec  0.01 sec 
[07/15 16:48:04    116s] (I)        4  Read nets                       2.77%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Read blockages ( Layer 2-4 )    1.63%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Model blockage capacity         1.10%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Read instances and placement    0.96%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Add via demand to 2D            0.36%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Read prerouted                  0.17%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Read unlegalized nets           0.08%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Initialize 3D grid graph        0.07%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Initialize 3D capacity          0.86%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read instance blockages         0.25%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read PG blockages               0.08%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:48:04    116s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:04    116s] Legalization setup...
[07/15 16:48:04    116s] Using cell based legalization.
[07/15 16:48:04    116s] Initializing placement interface...
[07/15 16:48:04    116s]   Use check_library -place or consult logv if problems occur.
[07/15 16:48:04    116s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 16:48:04    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2885.2M, EPOCH TIME: 1721076484.293333
[07/15 16:48:04    116s] Processing tracks to init pin-track alignment.
[07/15 16:48:04    116s] z: 2, totalTracks: 1
[07/15 16:48:04    116s] z: 4, totalTracks: 1
[07/15 16:48:04    116s] z: 6, totalTracks: 1
[07/15 16:48:04    116s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:04    116s] All LLGs are deleted
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2885.2M, EPOCH TIME: 1721076484.294803
[07/15 16:48:04    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2885.2M, EPOCH TIME: 1721076484.294884
[07/15 16:48:04    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2885.2M, EPOCH TIME: 1721076484.295092
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2885.2M, EPOCH TIME: 1721076484.295279
[07/15 16:48:04    116s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:04    116s] Core basic site is core_ji3v
[07/15 16:48:04    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2885.2M, EPOCH TIME: 1721076484.303692
[07/15 16:48:04    116s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:48:04    116s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:48:04    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.304440
[07/15 16:48:04    116s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:48:04    116s] SiteArray: use 176,128 bytes
[07/15 16:48:04    116s] SiteArray: current memory after site array memory allocation 2885.2M
[07/15 16:48:04    116s] SiteArray: FP blocked sites are writable
[07/15 16:48:04    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:04    116s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2885.2M, EPOCH TIME: 1721076484.304933
[07/15 16:48:04    116s] Process 282 wires and vias for routing blockage analysis
[07/15 16:48:04    116s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:2885.2M, EPOCH TIME: 1721076484.306996
[07/15 16:48:04    116s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:48:04    116s] Atter site array init, number of instance map data is 0.
[07/15 16:48:04    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:2885.2M, EPOCH TIME: 1721076484.307249
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:04    116s] OPERPROF:     Starting CMU at level 3, MEM:2885.2M, EPOCH TIME: 1721076484.307453
[07/15 16:48:04    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.308922
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:04    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2885.2M, EPOCH TIME: 1721076484.309090
[07/15 16:48:04    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2885.2M, EPOCH TIME: 1721076484.309135
[07/15 16:48:04    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.309760
[07/15 16:48:04    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2885.2MB).
[07/15 16:48:04    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2885.2M, EPOCH TIME: 1721076484.310140
[07/15 16:48:04    116s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] Initializing placement interface done.
[07/15 16:48:04    116s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:48:04    116s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2885.2M, EPOCH TIME: 1721076484.310271
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2877.2M, EPOCH TIME: 1721076484.312018
[07/15 16:48:04    116s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] Leaving CCOpt scope - Initializing placement interface...
[07/15 16:48:04    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2877.2M, EPOCH TIME: 1721076484.313734
[07/15 16:48:04    116s] Processing tracks to init pin-track alignment.
[07/15 16:48:04    116s] z: 2, totalTracks: 1
[07/15 16:48:04    116s] z: 4, totalTracks: 1
[07/15 16:48:04    116s] z: 6, totalTracks: 1
[07/15 16:48:04    116s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:04    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2877.2M, EPOCH TIME: 1721076484.314912
[07/15 16:48:04    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:04    116s] OPERPROF:     Starting CMU at level 3, MEM:2877.2M, EPOCH TIME: 1721076484.324359
[07/15 16:48:04    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.325535
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:04    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2885.2M, EPOCH TIME: 1721076484.325706
[07/15 16:48:04    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2885.2M, EPOCH TIME: 1721076484.325751
[07/15 16:48:04    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2885.2M, EPOCH TIME: 1721076484.326338
[07/15 16:48:04    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2885.2MB).
[07/15 16:48:04    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2885.2M, EPOCH TIME: 1721076484.326527
[07/15 16:48:04    116s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:04    116s] (I)      Load db... (mem=2885.2M)
[07/15 16:48:04    116s] (I)      Read data from FE... (mem=2885.2M)
[07/15 16:48:04    116s] (I)      Number of ignored instance 0
[07/15 16:48:04    116s] (I)      Number of inbound cells 0
[07/15 16:48:04    116s] (I)      Number of opened ILM blockages 0
[07/15 16:48:04    116s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/15 16:48:04    116s] (I)      numMoveCells=1218, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 16:48:04    116s] (I)      cell height: 4480, count: 1218
[07/15 16:48:04    116s] (I)      Read rows... (mem=2885.2M)
[07/15 16:48:04    116s] (I)      Done Read rows (cpu=0.000s, mem=2885.2M)
[07/15 16:48:04    116s] (I)      Done Read data from FE (cpu=0.000s, mem=2885.2M)
[07/15 16:48:04    116s] (I)      Done Load db (cpu=0.000s, mem=2885.2M)
[07/15 16:48:04    116s] (I)      Constructing placeable region... (mem=2885.2M)
[07/15 16:48:04    116s] (I)      Constructing bin map
[07/15 16:48:04    116s] (I)      Initialize bin information with width=44800 height=44800
[07/15 16:48:04    116s] (I)      Done constructing bin map
[07/15 16:48:04    116s] (I)      Compute region effective width... (mem=2885.2M)
[07/15 16:48:04    116s] (I)      Done Compute region effective width (cpu=0.000s, mem=2885.2M)
[07/15 16:48:04    116s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2885.2M)
[07/15 16:48:04    116s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] Validating CTS configuration...
[07/15 16:48:04    116s] Checking module port directions...
[07/15 16:48:04    116s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:04    116s] Non-default CCOpt properties:
[07/15 16:48:04    116s]   Public non-default CCOpt properties:
[07/15 16:48:04    116s]     buffer_cells is set for at least one object
[07/15 16:48:04    116s]     inverter_cells is set for at least one object
[07/15 16:48:04    116s]     route_type is set for at least one object
[07/15 16:48:04    116s]     source_driver is set for at least one object
[07/15 16:48:04    116s]     target_insertion_delay is set for at least one object
[07/15 16:48:04    116s]   No private non-default CCOpt properties
[07/15 16:48:04    116s] 
[07/15 16:48:04    116s] Trim Metal Layers:
[07/15 16:48:04    116s] LayerId::1 widthSet size::4
[07/15 16:48:04    116s] LayerId::2 widthSet size::4
[07/15 16:48:04    116s] LayerId::3 widthSet size::4
[07/15 16:48:04    116s] LayerId::4 widthSet size::4
[07/15 16:48:04    116s] LayerId::5 widthSet size::4
[07/15 16:48:04    116s] LayerId::6 widthSet size::2
[07/15 16:48:04    116s] Updating RC grid for preRoute extraction ...
[07/15 16:48:04    116s] eee: pegSigSF::1.070000
[07/15 16:48:04    116s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:04    116s] Initializing multi-corner resistance tables ...
[07/15 16:48:04    116s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:48:04    116s] eee: l::2 avDens::0.128563 usedTrk::575.963217 availTrk::4480.000000 sigTrk::575.963217
[07/15 16:48:04    116s] eee: l::3 avDens::0.159247 usedTrk::598.768748 availTrk::3760.000000 sigTrk::598.768748
[07/15 16:48:04    116s] eee: l::4 avDens::0.017368 usedTrk::48.631474 availTrk::2800.000000 sigTrk::48.631474
[07/15 16:48:04    116s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:04    116s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:04    116s] {RT max_rc 0 4 4 0}
[07/15 16:48:04    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.040782 aWlH=0.000000 lMod=0 pMax=0.824100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:04    116s] Route type trimming info:
[07/15 16:48:04    116s]   No route type modifications were made.
[07/15 16:48:04    116s] End AAE Lib Interpolated Model. (MEM=2885.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] (I)      Initializing Steiner engine. 
[07/15 16:48:04    116s] (I)      ============================ Layers =============================
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:04    116s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:04    116s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:04    116s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:04    116s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:04    116s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:04    116s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:04    116s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:04    116s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:04    116s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:04    116s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:04    116s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:04    116s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:04    116s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:04    116s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:04    116s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:04    116s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:04    116s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:04    116s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:04    116s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:04    116s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:04    116s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:04    116s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:04    116s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:04    116s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:04    116s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:04    116s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:04    116s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:04    116s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:04    116s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:04    116s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:04    116s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:04    116s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:04    116s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:04    116s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:04    116s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:04    116s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:04    116s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:04    116s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:04    116s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:04    116s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:04    116s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:04    116s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:04    116s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:04    116s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:04    116s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:04    116s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:04    116s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:04    116s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:04    116s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:04    116s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:04    116s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 16:48:04    116s] Original list had 8 cells:
[07/15 16:48:04    116s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 16:48:04    116s] Library trimming was not able to trim any cells:
[07/15 16:48:04    116s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] Accumulated time to calculate placeable region: 0
[07/15 16:48:04    116s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 16:48:05    117s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 16:48:05    117s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 16:48:05    117s] Original list had 8 cells:
[07/15 16:48:05    117s] INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 16:48:05    117s] New trimmed list has 6 cells:
[07/15 16:48:05    117s] INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 16:48:05    117s] Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 16:48:05    117s] Non-default CCOpt properties:
[07/15 16:48:05    117s]   Public non-default CCOpt properties:
[07/15 16:48:05    117s]     route_type (leaf): LeafUnshield (default: default)
[07/15 16:48:05    117s]     route_type (top): default_route_type_nonleaf (default: default)
[07/15 16:48:05    117s]     route_type (trunk): TrunkUnshield (default: default)
[07/15 16:48:05    117s]     source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 16:48:05    117s]   No private non-default CCOpt properties
[07/15 16:48:05    117s] For power domain auto-default:
[07/15 16:48:05    117s]   Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 16:48:05    117s]   Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 16:48:05    117s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 16:48:05    117s] Top Routing info:
[07/15 16:48:05    117s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 16:48:05    117s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:48:05    117s] Trunk Routing info:
[07/15 16:48:05    117s]   Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:48:05    117s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:48:05    117s] Leaf Routing info:
[07/15 16:48:05    117s]   Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:48:05    117s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:48:05    117s] For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 16:48:05    117s]   Slew time target (leaf):    0.622ns
[07/15 16:48:05    117s]   Slew time target (trunk):   0.622ns
[07/15 16:48:05    117s]   Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
[07/15 16:48:05    117s]   Buffer unit delay: 0.286ns
[07/15 16:48:05    117s]   Buffer max distance: 2158.170um
[07/15 16:48:05    117s] Fastest wire driving cells and distances:
[07/15 16:48:05    117s]   Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
[07/15 16:48:05    117s]   Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Logic Sizing Table:
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] ----------------------------------------------------------
[07/15 16:48:05    117s] Cell    Instance count    Source    Eligible library cells
[07/15 16:48:05    117s] ----------------------------------------------------------
[07/15 16:48:05    117s]   (empty table)
[07/15 16:48:05    117s] ----------------------------------------------------------
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:05    117s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s] Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 16:48:05    117s]   Sources:                     pin clk
[07/15 16:48:05    117s]   Total number of sinks:       322
[07/15 16:48:05    117s]   Delay constrained sinks:     322
[07/15 16:48:05    117s]   Constrains:                  default
[07/15 16:48:05    117s]   Non-leaf sinks:              0
[07/15 16:48:05    117s]   Ignore pins:                 0
[07/15 16:48:05    117s]  Timing corner slow_corner:setup.late:
[07/15 16:48:05    117s]   Skew target:                 0.286ns
[07/15 16:48:05    117s]   Insertion delay target:      2.000ns
[07/15 16:48:05    117s] Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 16:48:05    117s]   Sources:                     pin SPI_Clk
[07/15 16:48:05    117s]   Total number of sinks:       46
[07/15 16:48:05    117s]   Delay constrained sinks:     46
[07/15 16:48:05    117s]   Constrains:                  default
[07/15 16:48:05    117s]   Non-leaf sinks:              0
[07/15 16:48:05    117s]   Ignore pins:                 0
[07/15 16:48:05    117s]  Timing corner slow_corner:setup.late:
[07/15 16:48:05    117s]   Skew target:                 0.286ns
[07/15 16:48:05    117s]   Insertion delay target:      2.000ns
[07/15 16:48:05    117s] Primary reporting skew groups are:
[07/15 16:48:05    117s] skew_group CLK/functional_mode with 322 clock sinks
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Clock DAG stats initial state:
[07/15 16:48:05    117s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 16:48:05    117s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    117s]   misc counts      : r=2, pp=0
[07/15 16:48:05    117s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 16:48:05    117s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 16:48:05    117s] Clock DAG hash initial state: 13493631225452927102 7035941814155305659
[07/15 16:48:05    117s] CTS services accumulated run-time stats initial state:
[07/15 16:48:05    117s]   delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 16:48:05    117s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 16:48:05    117s]   steiner router: calls=6211, total_wall_time=0.032s, mean_wall_time=0.005ms
[07/15 16:48:05    117s] Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:48:05    117s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Layer information for route type LeafUnshield:
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 16:48:05    117s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] MET1      N            H          0.469         0.287         0.135
[07/15 16:48:05    117s] MET2      Y            V          0.407         0.297         0.121
[07/15 16:48:05    117s] MET3      Y            H          0.407         0.298         0.121
[07/15 16:48:05    117s] MET4      Y            V          0.407         0.296         0.120
[07/15 16:48:05    117s] METTP     N            H          0.136         0.276         0.037
[07/15 16:48:05    117s] METTPL    N            V          0.004         0.371         0.002
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:48:05    117s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Layer information for route type TrunkUnshield:
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 16:48:05    117s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] MET1      N            H          0.469         0.287         0.135
[07/15 16:48:05    117s] MET2      Y            V          0.407         0.297         0.121
[07/15 16:48:05    117s] MET3      Y            H          0.407         0.298         0.121
[07/15 16:48:05    117s] MET4      Y            V          0.407         0.296         0.120
[07/15 16:48:05    117s] METTP     N            H          0.136         0.276         0.037
[07/15 16:48:05    117s] METTPL    N            V          0.004         0.371         0.002
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 16:48:05    117s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Layer information for route type default_route_type_nonleaf:
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] Layer     Preferred    Route    Res.          Cap.          RC
[07/15 16:48:05    117s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] MET1      N            H          0.469         0.287         0.135
[07/15 16:48:05    117s] MET2      N            V          0.407         0.297         0.121
[07/15 16:48:05    117s] MET3      Y            H          0.407         0.298         0.121
[07/15 16:48:05    117s] MET4      Y            V          0.407         0.296         0.120
[07/15 16:48:05    117s] METTP     N            H          0.136         0.276         0.037
[07/15 16:48:05    117s] METTPL    N            V          0.004         0.371         0.002
[07/15 16:48:05    117s] ---------------------------------------------------------------------
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Via selection for estimated routes (rule default):
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] -----------------------------------------------------------------------
[07/15 16:48:05    117s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 16:48:05    117s] Range                           (Ohm)    (fF)     (fs)     Only
[07/15 16:48:05    117s] -----------------------------------------------------------------------
[07/15 16:48:05    117s] MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[07/15 16:48:05    117s] MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[07/15 16:48:05    117s] MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[07/15 16:48:05    117s] MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[07/15 16:48:05    117s] METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[07/15 16:48:05    117s] -----------------------------------------------------------------------
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/15 16:48:05    117s] No ideal or dont_touch nets found in the clock tree
[07/15 16:48:05    117s] No dont_touch hnets found in the clock tree
[07/15 16:48:05    117s] No dont_touch hpins found in the clock network.
[07/15 16:48:05    117s] Checking for illegal sizes of clock logic instances...
[07/15 16:48:05    117s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Filtering reasons for cell type: inverter
[07/15 16:48:05    117s] =========================================
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] --------------------------------------------------------------------------
[07/15 16:48:05    117s] Clock trees    Power domain    Reason              Library cells
[07/15 16:48:05    117s] --------------------------------------------------------------------------
[07/15 16:48:05    117s] all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 16:48:05    117s] --------------------------------------------------------------------------
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 16:48:05    117s] CCOpt configuration status: all checks passed.
[07/15 16:48:05    117s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/15 16:48:05    117s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/15 16:48:05    117s]   No exclusion drivers are needed.
[07/15 16:48:05    117s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/15 16:48:05    117s] Antenna diode management...
[07/15 16:48:05    117s]   Found 0 antenna diodes in the clock trees.
[07/15 16:48:05    117s]   
[07/15 16:48:05    117s] Antenna diode management done.
[07/15 16:48:05    117s] Adding driver cells for primary IOs...
[07/15 16:48:05    117s]   
[07/15 16:48:05    117s]   ----------------------------------------------------------------------------------------------
[07/15 16:48:05    117s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/15 16:48:05    117s]   ----------------------------------------------------------------------------------------------
[07/15 16:48:05    117s]     (empty table)
[07/15 16:48:05    117s]   ----------------------------------------------------------------------------------------------
[07/15 16:48:05    117s]   
[07/15 16:48:05    117s]   
[07/15 16:48:05    117s] Adding driver cells for primary IOs done.
[07/15 16:48:05    117s] Adding driver cell for primary IO roots...
[07/15 16:48:05    117s] Adding driver cell for primary IO roots done.
[07/15 16:48:05    117s] Maximizing clock DAG abstraction...
[07/15 16:48:05    117s]   Removing clock DAG drivers
[07/15 16:48:05    117s] Maximizing clock DAG abstraction done.
[07/15 16:48:05    117s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.0)
[07/15 16:48:05    117s] Synthesizing clock trees...
[07/15 16:48:05    117s]   Preparing To Balance...
[07/15 16:48:05    117s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:48:05    117s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3034.9M, EPOCH TIME: 1721076485.212551
[07/15 16:48:05    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    117s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:3026.9M, EPOCH TIME: 1721076485.215445
[07/15 16:48:05    117s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 16:48:05    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3017.4M, EPOCH TIME: 1721076485.215669
[07/15 16:48:05    117s] Processing tracks to init pin-track alignment.
[07/15 16:48:05    117s] z: 2, totalTracks: 1
[07/15 16:48:05    117s] z: 4, totalTracks: 1
[07/15 16:48:05    117s] z: 6, totalTracks: 1
[07/15 16:48:05    117s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:05    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3017.4M, EPOCH TIME: 1721076485.217051
[07/15 16:48:05    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:05    117s] OPERPROF:     Starting CMU at level 3, MEM:3017.4M, EPOCH TIME: 1721076485.226175
[07/15 16:48:05    117s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3025.4M, EPOCH TIME: 1721076485.227447
[07/15 16:48:05    117s] 
[07/15 16:48:05    117s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:05    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3025.4M, EPOCH TIME: 1721076485.227627
[07/15 16:48:05    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3025.4M, EPOCH TIME: 1721076485.227673
[07/15 16:48:05    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3025.4M, EPOCH TIME: 1721076485.228284
[07/15 16:48:05    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3025.4MB).
[07/15 16:48:05    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:3025.4M, EPOCH TIME: 1721076485.228485
[07/15 16:48:05    117s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s]   Merging duplicate siblings in DAG...
[07/15 16:48:05    117s]     Clock DAG stats before merging:
[07/15 16:48:05    117s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 16:48:05    117s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    117s]       misc counts      : r=2, pp=0
[07/15 16:48:05    117s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 16:48:05    117s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 16:48:05    117s]     Clock DAG hash before merging: 13493631225452927102 7035941814155305659
[07/15 16:48:05    117s]     CTS services accumulated run-time stats before merging:
[07/15 16:48:05    117s]       delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 16:48:05    117s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 16:48:05    117s]       steiner router: calls=6211, total_wall_time=0.032s, mean_wall_time=0.005ms
[07/15 16:48:05    117s]     Resynthesising clock tree into netlist...
[07/15 16:48:05    117s]       Reset timing graph...
[07/15 16:48:05    117s] Ignoring AAE DB Resetting ...
[07/15 16:48:05    117s]       Reset timing graph done.
[07/15 16:48:05    117s]     Resynthesising clock tree into netlist done.
[07/15 16:48:05    117s]     Merging duplicate clock dag driver clones in DAG...
[07/15 16:48:05    117s]     Merging duplicate clock dag driver clones in DAG done.
[07/15 16:48:05    117s]     
[07/15 16:48:05    117s]     Disconnecting clock tree from netlist...
[07/15 16:48:05    117s]     Disconnecting clock tree from netlist done.
[07/15 16:48:05    117s]   Merging duplicate siblings in DAG done.
[07/15 16:48:05    117s]   Applying movement limits...
[07/15 16:48:05    117s]   Applying movement limits done.
[07/15 16:48:05    117s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s]   CCOpt::Phase::Construction...
[07/15 16:48:05    117s]   Stage::Clustering...
[07/15 16:48:05    117s]   Clustering...
[07/15 16:48:05    117s]     Clock DAG hash before 'Clustering': 13493631225452927102 7035941814155305659
[07/15 16:48:05    117s]     CTS services accumulated run-time stats before 'Clustering':
[07/15 16:48:05    117s]       delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 16:48:05    117s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 16:48:05    117s]       steiner router: calls=6211, total_wall_time=0.032s, mean_wall_time=0.005ms
[07/15 16:48:05    117s]     Initialize for clustering...
[07/15 16:48:05    117s]     Clock DAG stats before clustering:
[07/15 16:48:05    117s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/15 16:48:05    117s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    117s]       misc counts      : r=2, pp=0
[07/15 16:48:05    117s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/15 16:48:05    117s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/15 16:48:05    117s]     Clock DAG hash before clustering: 13493631225452927102 7035941814155305659
[07/15 16:48:05    117s]     CTS services accumulated run-time stats before clustering:
[07/15 16:48:05    117s]       delay calculator: calls=6210, total_wall_time=0.191s, mean_wall_time=0.031ms
[07/15 16:48:05    117s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/15 16:48:05    117s]       steiner router: calls=6211, total_wall_time=0.032s, mean_wall_time=0.005ms
[07/15 16:48:05    117s]     Computing max distances from locked parents...
[07/15 16:48:05    117s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/15 16:48:05    117s]     Computing max distances from locked parents done.
[07/15 16:48:05    117s]     Computing optimal clock node locations...
[07/15 16:48:05    117s]     : ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:05    117s]     Optimal path computation stats:
[07/15 16:48:05    117s]       Successful          : 1
[07/15 16:48:05    117s]       Unsuccessful        : 0
[07/15 16:48:05    117s]       Immovable           : 140531329925122
[07/15 16:48:05    117s]       lockedParentLocation: 0
[07/15 16:48:05    117s]       Region hash         : 9b63d8a4eba3eebd
[07/15 16:48:05    117s]     Unsuccessful details:
[07/15 16:48:05    117s]     
[07/15 16:48:05    117s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s] End AAE Lib Interpolated Model. (MEM=3025.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:05    117s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    117s]     Bottom-up phase...
[07/15 16:48:05    117s]     Clustering bottom-up starting from leaves...
[07/15 16:48:05    117s]       Clustering clock_tree CLK...
[07/15 16:48:05    117s] Clustering clock_tree SPI_CLK...
[07/15 16:48:05    117s] Clustering clock_tree SPI_CLK done.
[07/15 16:48:05    118s]       Clustering clock_tree CLK done.
[07/15 16:48:05    118s]     Clustering bottom-up starting from leaves done.
[07/15 16:48:05    118s]     Rebuilding the clock tree after clustering...
[07/15 16:48:05    118s]     Rebuilding the clock tree after clustering done.
[07/15 16:48:05    118s]     Clock DAG stats after bottom-up phase:
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG library cell distribution after bottom-up phase {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after bottom-up phase: 2909024118425101298 13056111534691416969
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after bottom-up phase:
[07/15 16:48:05    118s]       delay calculator: calls=6596, total_wall_time=0.260s, mean_wall_time=0.039ms
[07/15 16:48:05    118s]       legalizer: calls=28, total_wall_time=0.000s, mean_wall_time=0.018ms
[07/15 16:48:05    118s]       steiner router: calls=6578, total_wall_time=0.065s, mean_wall_time=0.010ms
[07/15 16:48:05    118s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/15 16:48:05    118s]     Legalizing clock trees...
[07/15 16:48:05    118s]     Resynthesising clock tree into netlist...
[07/15 16:48:05    118s]       Reset timing graph...
[07/15 16:48:05    118s] Ignoring AAE DB Resetting ...
[07/15 16:48:05    118s]       Reset timing graph done.
[07/15 16:48:05    118s]     Resynthesising clock tree into netlist done.
[07/15 16:48:05    118s]     Commiting net attributes....
[07/15 16:48:05    118s]     Commiting net attributes. done.
[07/15 16:48:05    118s]     Leaving CCOpt scope - ClockRefiner...
[07/15 16:48:05    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3139.9M, EPOCH TIME: 1721076485.343094
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2979.9M, EPOCH TIME: 1721076485.345271
[07/15 16:48:05    118s]     Assigned high priority to 372 instances.
[07/15 16:48:05    118s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/15 16:48:05    118s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/15 16:48:05    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2979.9M, EPOCH TIME: 1721076485.346575
[07/15 16:48:05    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2979.9M, EPOCH TIME: 1721076485.346680
[07/15 16:48:05    118s] Processing tracks to init pin-track alignment.
[07/15 16:48:05    118s] z: 2, totalTracks: 1
[07/15 16:48:05    118s] z: 4, totalTracks: 1
[07/15 16:48:05    118s] z: 6, totalTracks: 1
[07/15 16:48:05    118s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:05    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2979.9M, EPOCH TIME: 1721076485.347934
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:05    118s] OPERPROF:       Starting CMU at level 4, MEM:2979.9M, EPOCH TIME: 1721076485.356722
[07/15 16:48:05    118s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2987.9M, EPOCH TIME: 1721076485.357949
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:05    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2987.9M, EPOCH TIME: 1721076485.358135
[07/15 16:48:05    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2987.9M, EPOCH TIME: 1721076485.358185
[07/15 16:48:05    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2987.9M, EPOCH TIME: 1721076485.358831
[07/15 16:48:05    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2987.9MB).
[07/15 16:48:05    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2987.9M, EPOCH TIME: 1721076485.359009
[07/15 16:48:05    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2987.9M, EPOCH TIME: 1721076485.359050
[07/15 16:48:05    118s] TDRefine: refinePlace mode is spiral
[07/15 16:48:05    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.5
[07/15 16:48:05    118s] OPERPROF: Starting RefinePlace at level 1, MEM:2987.9M, EPOCH TIME: 1721076485.359111
[07/15 16:48:05    118s] *** Starting refinePlace (0:01:58 mem=2987.9M) ***
[07/15 16:48:05    118s] Total net bbox length = 4.250e+04 (2.363e+04 1.888e+04) (ext = 4.655e+03)
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:05    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:05    118s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:05    118s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:05    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2987.9M, EPOCH TIME: 1721076485.360407
[07/15 16:48:05    118s] Starting refinePlace ...
[07/15 16:48:05    118s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:05    118s] One DDP V2 for no tweak run.
[07/15 16:48:05    118s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:05    118s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3019.9M, EPOCH TIME: 1721076485.363081
[07/15 16:48:05    118s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:48:05    118s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3019.9M, EPOCH TIME: 1721076485.363147
[07/15 16:48:05    118s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3019.9M, EPOCH TIME: 1721076485.363251
[07/15 16:48:05    118s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3019.9M, EPOCH TIME: 1721076485.363307
[07/15 16:48:05    118s] DDP markSite nrRow 45 nrJob 45
[07/15 16:48:05    118s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3019.9M, EPOCH TIME: 1721076485.363443
[07/15 16:48:05    118s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3019.9M, EPOCH TIME: 1721076485.363496
[07/15 16:48:05    118s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 16:48:05    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2987.9MB) @(0:01:58 - 0:01:58).
[07/15 16:48:05    118s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:05    118s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:05    118s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:05    118s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:05    118s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:05    118s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:05    118s] Move report: legalization moves 22 insts, mean move: 7.03 um, max move: 28.56 um spiral
[07/15 16:48:05    118s] 	Max move on inst (spi1_conf1_asyn_reg[0]): (221.76, 203.84) --> (236.88, 217.28)
[07/15 16:48:05    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:05    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:05    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2968.1MB) @(0:01:58 - 0:01:58).
[07/15 16:48:05    118s] Move report: Detail placement moves 22 insts, mean move: 7.03 um, max move: 28.56 um 
[07/15 16:48:05    118s] 	Max move on inst (spi1_conf1_asyn_reg[0]): (221.76, 203.84) --> (236.88, 217.28)
[07/15 16:48:05    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2968.1MB
[07/15 16:48:05    118s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:05    118s]   maximum (X+Y) =        28.56 um
[07/15 16:48:05    118s]   inst (spi1_conf1_asyn_reg[0]) with max move: (221.76, 203.84) -> (236.88, 217.28)
[07/15 16:48:05    118s]   mean    (X+Y) =         7.03 um
[07/15 16:48:05    118s] Summary Report:
[07/15 16:48:05    118s] Instances move: 22 (out of 1222 movable)
[07/15 16:48:05    118s] Instances flipped: 0
[07/15 16:48:05    118s] Mean displacement: 7.03 um
[07/15 16:48:05    118s] Max displacement: 28.56 um (Instance: spi1_conf1_asyn_reg[0]) (221.76, 203.84) -> (236.88, 217.28)
[07/15 16:48:05    118s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 16:48:05    118s] Total instances moved : 22
[07/15 16:48:05    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.034, MEM:2968.1M, EPOCH TIME: 1721076485.394183
[07/15 16:48:05    118s] Total net bbox length = 4.264e+04 (2.370e+04 1.895e+04) (ext = 4.663e+03)
[07/15 16:48:05    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2968.1MB
[07/15 16:48:05    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2968.1MB) @(0:01:58 - 0:01:58).
[07/15 16:48:05    118s] *** Finished refinePlace (0:01:58 mem=2968.1M) ***
[07/15 16:48:05    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.5
[07/15 16:48:05    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.036, MEM:2968.1M, EPOCH TIME: 1721076485.394649
[07/15 16:48:05    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2968.1M, EPOCH TIME: 1721076485.394700
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1222).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2980.1M, EPOCH TIME: 1721076485.397513
[07/15 16:48:05    118s]     ClockRefiner summary
[07/15 16:48:05    118s]     All clock instances: Moved 9, flipped 6 and cell swapped 0 (out of a total of 372).
[07/15 16:48:05    118s]     The largest move was 11.2 um for spi1_conf0_reg[26].
[07/15 16:48:05    118s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[07/15 16:48:05    118s]     Clock sinks: Moved 9, flipped 6 and cell swapped 0 (out of a total of 368).
[07/15 16:48:05    118s]     The largest move was 11.2 um for spi1_conf0_reg[26].
[07/15 16:48:05    118s]     Revert refine place priority changes on 0 instances.
[07/15 16:48:05    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2980.1M, EPOCH TIME: 1721076485.398967
[07/15 16:48:05    118s] Processing tracks to init pin-track alignment.
[07/15 16:48:05    118s] z: 2, totalTracks: 1
[07/15 16:48:05    118s] z: 4, totalTracks: 1
[07/15 16:48:05    118s] z: 6, totalTracks: 1
[07/15 16:48:05    118s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:05    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2980.1M, EPOCH TIME: 1721076485.400227
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:05    118s] OPERPROF:     Starting CMU at level 3, MEM:2980.1M, EPOCH TIME: 1721076485.409147
[07/15 16:48:05    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2988.1M, EPOCH TIME: 1721076485.410582
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:05    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2988.1M, EPOCH TIME: 1721076485.410753
[07/15 16:48:05    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2988.1M, EPOCH TIME: 1721076485.410798
[07/15 16:48:05    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2988.1M, EPOCH TIME: 1721076485.411413
[07/15 16:48:05    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2988.1MB).
[07/15 16:48:05    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2988.1M, EPOCH TIME: 1721076485.411592
[07/15 16:48:05    118s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:05    118s]     Disconnecting clock tree from netlist...
[07/15 16:48:05    118s]     Disconnecting clock tree from netlist done.
[07/15 16:48:05    118s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:48:05    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2988.1M, EPOCH TIME: 1721076485.412145
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2980.1M, EPOCH TIME: 1721076485.413844
[07/15 16:48:05    118s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 16:48:05    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2980.1M, EPOCH TIME: 1721076485.414011
[07/15 16:48:05    118s] Processing tracks to init pin-track alignment.
[07/15 16:48:05    118s] z: 2, totalTracks: 1
[07/15 16:48:05    118s] z: 4, totalTracks: 1
[07/15 16:48:05    118s] z: 6, totalTracks: 1
[07/15 16:48:05    118s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:05    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2980.1M, EPOCH TIME: 1721076485.415265
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:05    118s] OPERPROF:     Starting CMU at level 3, MEM:2980.1M, EPOCH TIME: 1721076485.424751
[07/15 16:48:05    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2988.1M, EPOCH TIME: 1721076485.425883
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:05    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2988.1M, EPOCH TIME: 1721076485.426052
[07/15 16:48:05    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2988.1M, EPOCH TIME: 1721076485.426099
[07/15 16:48:05    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2988.1M, EPOCH TIME: 1721076485.426742
[07/15 16:48:05    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2988.1MB).
[07/15 16:48:05    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2988.1M, EPOCH TIME: 1721076485.426912
[07/15 16:48:05    118s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:05    118s] End AAE Lib Interpolated Model. (MEM=2988.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:05    118s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]     
[07/15 16:48:05    118s]     Clock tree legalization - Histogram:
[07/15 16:48:05    118s]     ====================================
[07/15 16:48:05    118s]     
[07/15 16:48:05    118s]     --------------------------------
[07/15 16:48:05    118s]     Movement (um)    Number of cells
[07/15 16:48:05    118s]     --------------------------------
[07/15 16:48:05    118s]       (empty table)
[07/15 16:48:05    118s]     --------------------------------
[07/15 16:48:05    118s]     
[07/15 16:48:05    118s]     
[07/15 16:48:05    118s]     Clock tree legalization - There are no Movements:
[07/15 16:48:05    118s]     =================================================
[07/15 16:48:05    118s]     
[07/15 16:48:05    118s]     ---------------------------------------------
[07/15 16:48:05    118s]     Movement (um)    Desired     Achieved    Node
[07/15 16:48:05    118s]                      location    location    
[07/15 16:48:05    118s]     ---------------------------------------------
[07/15 16:48:05    118s]       (empty table)
[07/15 16:48:05    118s]     ---------------------------------------------
[07/15 16:48:05    118s]     
[07/15 16:48:05    118s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:05    118s]     Clock DAG stats after 'Clustering':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.598pF, total=0.629pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Clustering': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.258ns sd=0.031ns min=0.205ns max=0.282ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Clustering' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Clustering': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Clustering':
[07/15 16:48:05    118s]       delay calculator: calls=6602, total_wall_time=0.261s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6584, total_wall_time=0.069s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Clustering':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.301, max=0.364, avg=0.341, sd=0.015], skew [0.063 vs 0.286], 100% {0.301, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_pause_ready_reg/C
[07/15 16:48:05    118s]     Skew group summary after 'Clustering':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.301, max=0.364, avg=0.341, sd=0.015], skew [0.063 vs 0.286], 100% {0.301, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.031 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.031) (gid=0.000 gs=0.000)
[07/15 16:48:05    118s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Clustering done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Post-Clustering Statistics Report
[07/15 16:48:05    118s]   =================================
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Fanout Statistics:
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   -------------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/15 16:48:05    118s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/15 16:48:05    118s]   -------------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   Trunk         2       3.000       2         4        1.414      {1 <= 2, 1 <= 4}
[07/15 16:48:05    118s]   Leaf          5      73.600      46        86       16.134      {1 <= 54, 2 <= 81, 2 <= 90}
[07/15 16:48:05    118s]   -------------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Clustering Failure Statistics:
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   --------------------------------
[07/15 16:48:05    118s]   Net Type    Clusters    Clusters
[07/15 16:48:05    118s]               Tried       Failed
[07/15 16:48:05    118s]   --------------------------------
[07/15 16:48:05    118s]   Leaf           4           0
[07/15 16:48:05    118s]   --------------------------------
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Clustering Partition Statistics:
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   -------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[07/15 16:48:05    118s]               Fraction    Fraction    Count        Size       Size    Size    Size
[07/15 16:48:05    118s]   -------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   Leaf         0.000       1.000          1        322.000    322     322       0.000
[07/15 16:48:05    118s]   -------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Longest 5 runtime clustering solutions:
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   ------------------------------------------------------------------------------
[07/15 16:48:05    118s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[07/15 16:48:05    118s]   ------------------------------------------------------------------------------
[07/15 16:48:05    118s]   104246.039     322         0                  0          CLK           CLK
[07/15 16:48:05    118s]    12791.252      46         0                  0          SPI_CLK       SPI_CLK
[07/15 16:48:05    118s]   ------------------------------------------------------------------------------
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Longest 10 runtime per clock tree:
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   ---------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   Wall Time     Mean          Min           Max           Std. Dev    Count    Clock Tree
[07/15 16:48:05    118s]   ---------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   104246.039    104246.039    104246.039    104246.039     0.000         2     CLK
[07/15 16:48:05    118s]    12791.252     12791.252     12791.252     12791.252     0.000         2     SPI_CLK
[07/15 16:48:05    118s]   ---------------------------------------------------------------------------------------
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Bottom-up runtime statistics:
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   ----------------------------------------------------------
[07/15 16:48:05    118s]   Mean         Min          Max           Std. Dev     Count
[07/15 16:48:05    118s]   ----------------------------------------------------------
[07/15 16:48:05    118s]   58518.646    12791.252    104246.039    64668.300       2
[07/15 16:48:05    118s]   ----------------------------------------------------------
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   
[07/15 16:48:05    118s]   Looking for fanout violations...
[07/15 16:48:05    118s]   Looking for fanout violations done.
[07/15 16:48:05    118s]   CongRepair After Initial Clustering...
[07/15 16:48:05    118s]   Reset timing graph...
[07/15 16:48:05    118s] Ignoring AAE DB Resetting ...
[07/15 16:48:05    118s]   Reset timing graph done.
[07/15 16:48:05    118s]   Leaving CCOpt scope - Early Global Route...
[07/15 16:48:05    118s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3140.7M, EPOCH TIME: 1721076485.444974
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] All LLGs are deleted
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3132.7M, EPOCH TIME: 1721076485.446533
[07/15 16:48:05    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3132.7M, EPOCH TIME: 1721076485.446620
[07/15 16:48:05    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:2979.7M, EPOCH TIME: 1721076485.447231
[07/15 16:48:05    118s]   Clock implementation routing...
[07/15 16:48:05    118s] Net route status summary:
[07/15 16:48:05    118s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:05    118s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:05    118s]     Routing using eGR only...
[07/15 16:48:05    118s]       Early Global Route - eGR only step...
[07/15 16:48:05    118s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[07/15 16:48:05    118s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[07/15 16:48:05    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:48:05    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:05    118s] (ccopt eGR): Start to route 6 all nets
[07/15 16:48:05    118s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2979.71 MB )
[07/15 16:48:05    118s] (I)      ============================ Layers =============================
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:05    118s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:05    118s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:05    118s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:05    118s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:05    118s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:05    118s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:05    118s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:05    118s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:05    118s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:05    118s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:05    118s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:05    118s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:05    118s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:05    118s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:05    118s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:05    118s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:05    118s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:05    118s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:05    118s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:05    118s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:05    118s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:05    118s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:05    118s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:05    118s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:05    118s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:05    118s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:05    118s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:05    118s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:05    118s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:05    118s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:05    118s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:05    118s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:05    118s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:05    118s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:05    118s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:05    118s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:05    118s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:05    118s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:05    118s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:05    118s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:05    118s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:05    118s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:05    118s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      Started Import and model ( Curr Mem: 2979.71 MB )
[07/15 16:48:05    118s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:05    118s] (I)      == Non-default Options ==
[07/15 16:48:05    118s] (I)      Clean congestion better                            : true
[07/15 16:48:05    118s] (I)      Estimate vias on DPT layer                         : true
[07/15 16:48:05    118s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 16:48:05    118s] (I)      Layer constraints as soft constraints              : true
[07/15 16:48:05    118s] (I)      Soft top layer                                     : true
[07/15 16:48:05    118s] (I)      Skip prospective layer relax nets                  : true
[07/15 16:48:05    118s] (I)      Better NDR handling                                : true
[07/15 16:48:05    118s] (I)      Improved NDR modeling in LA                        : true
[07/15 16:48:05    118s] (I)      Routing cost fix for NDR handling                  : true
[07/15 16:48:05    118s] (I)      Block tracks for preroutes                         : true
[07/15 16:48:05    118s] (I)      Assign IRoute by net group key                     : true
[07/15 16:48:05    118s] (I)      Block unroutable channels                          : true
[07/15 16:48:05    118s] (I)      Block unroutable channels 3D                       : true
[07/15 16:48:05    118s] (I)      Bound layer relaxed segment wl                     : true
[07/15 16:48:05    118s] (I)      Blocked pin reach length threshold                 : 2
[07/15 16:48:05    118s] (I)      Check blockage within NDR space in TA              : true
[07/15 16:48:05    118s] (I)      Skip must join for term with via pillar            : true
[07/15 16:48:05    118s] (I)      Model find APA for IO pin                          : true
[07/15 16:48:05    118s] (I)      On pin location for off pin term                   : true
[07/15 16:48:05    118s] (I)      Handle EOL spacing                                 : true
[07/15 16:48:05    118s] (I)      Merge PG vias by gap                               : true
[07/15 16:48:05    118s] (I)      Maximum routing layer                              : 6
[07/15 16:48:05    118s] (I)      Route selected nets only                           : true
[07/15 16:48:05    118s] (I)      Refine MST                                         : true
[07/15 16:48:05    118s] (I)      Honor PRL                                          : true
[07/15 16:48:05    118s] (I)      Strong congestion aware                            : true
[07/15 16:48:05    118s] (I)      Improved initial location for IRoutes              : true
[07/15 16:48:05    118s] (I)      Multi panel TA                                     : true
[07/15 16:48:05    118s] (I)      Penalize wire overlap                              : true
[07/15 16:48:05    118s] (I)      Expand small instance blockage                     : true
[07/15 16:48:05    118s] (I)      Reduce via in TA                                   : true
[07/15 16:48:05    118s] (I)      SS-aware routing                                   : true
[07/15 16:48:05    118s] (I)      Improve tree edge sharing                          : true
[07/15 16:48:05    118s] (I)      Improve 2D via estimation                          : true
[07/15 16:48:05    118s] (I)      Refine Steiner tree                                : true
[07/15 16:48:05    118s] (I)      Build spine tree                                   : true
[07/15 16:48:05    118s] (I)      Model pass through capacity                        : true
[07/15 16:48:05    118s] (I)      Extend blockages by a half GCell                   : true
[07/15 16:48:05    118s] (I)      Consider pin shapes                                : true
[07/15 16:48:05    118s] (I)      Consider pin shapes for all nodes                  : true
[07/15 16:48:05    118s] (I)      Consider NR APA                                    : true
[07/15 16:48:05    118s] (I)      Consider IO pin shape                              : true
[07/15 16:48:05    118s] (I)      Fix pin connection bug                             : true
[07/15 16:48:05    118s] (I)      Consider layer RC for local wires                  : true
[07/15 16:48:05    118s] (I)      Route to clock mesh pin                            : true
[07/15 16:48:05    118s] (I)      LA-aware pin escape length                         : 2
[07/15 16:48:05    118s] (I)      Connect multiple ports                             : true
[07/15 16:48:05    118s] (I)      Split for must join                                : true
[07/15 16:48:05    118s] (I)      Number of threads                                  : 4
[07/15 16:48:05    118s] (I)      Routing effort level                               : 10000
[07/15 16:48:05    118s] (I)      Prefer layer length threshold                      : 8
[07/15 16:48:05    118s] (I)      Overflow penalty cost                              : 10
[07/15 16:48:05    118s] (I)      A-star cost                                        : 0.300000
[07/15 16:48:05    118s] (I)      Misalignment cost                                  : 10.000000
[07/15 16:48:05    118s] (I)      Threshold for short IRoute                         : 6
[07/15 16:48:05    118s] (I)      Via cost during post routing                       : 1.000000
[07/15 16:48:05    118s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 16:48:05    118s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 16:48:05    118s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 16:48:05    118s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 16:48:05    118s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 16:48:05    118s] (I)      PG-aware similar topology routing                  : true
[07/15 16:48:05    118s] (I)      Maze routing via cost fix                          : true
[07/15 16:48:05    118s] (I)      Apply PRL on PG terms                              : true
[07/15 16:48:05    118s] (I)      Apply PRL on obs objects                           : true
[07/15 16:48:05    118s] (I)      Handle range-type spacing rules                    : true
[07/15 16:48:05    118s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 16:48:05    118s] (I)      Parallel spacing query fix                         : true
[07/15 16:48:05    118s] (I)      Force source to root IR                            : true
[07/15 16:48:05    118s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 16:48:05    118s] (I)      Do not relax to DPT layer                          : true
[07/15 16:48:05    118s] (I)      No DPT in post routing                             : true
[07/15 16:48:05    118s] (I)      Modeling PG via merging fix                        : true
[07/15 16:48:05    118s] (I)      Shield aware TA                                    : true
[07/15 16:48:05    118s] (I)      Strong shield aware TA                             : true
[07/15 16:48:05    118s] (I)      Overflow calculation fix in LA                     : true
[07/15 16:48:05    118s] (I)      Post routing fix                                   : true
[07/15 16:48:05    118s] (I)      Strong post routing                                : true
[07/15 16:48:05    118s] (I)      NDR via pillar fix                                 : true
[07/15 16:48:05    118s] (I)      Violation on path threshold                        : 1
[07/15 16:48:05    118s] (I)      Pass through capacity modeling                     : true
[07/15 16:48:05    118s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 16:48:05    118s] (I)      Select term pin box for io pin                     : true
[07/15 16:48:05    118s] (I)      Penalize NDR sharing                               : true
[07/15 16:48:05    118s] (I)      Enable special modeling                            : false
[07/15 16:48:05    118s] (I)      Keep fixed segments                                : true
[07/15 16:48:05    118s] (I)      Reorder net groups by key                          : true
[07/15 16:48:05    118s] (I)      Increase net scenic ratio                          : true
[07/15 16:48:05    118s] (I)      Method to set GCell size                           : row
[07/15 16:48:05    118s] (I)      Connect multiple ports and must join fix           : true
[07/15 16:48:05    118s] (I)      Avoid high resistance layers                       : true
[07/15 16:48:05    118s] (I)      Model find APA for IO pin fix                      : true
[07/15 16:48:05    118s] (I)      Avoid connecting non-metal layers                  : true
[07/15 16:48:05    118s] (I)      Use track pitch for NDR                            : true
[07/15 16:48:05    118s] (I)      Enable layer relax to lower layer                  : true
[07/15 16:48:05    118s] (I)      Enable layer relax to upper layer                  : true
[07/15 16:48:05    118s] (I)      Top layer relaxation fix                           : true
[07/15 16:48:05    118s] (I)      Handle non-default track width                     : false
[07/15 16:48:05    118s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:05    118s] (I)      Use row-based GCell size
[07/15 16:48:05    118s] (I)      Use row-based GCell align
[07/15 16:48:05    118s] (I)      layer 0 area = 202000
[07/15 16:48:05    118s] (I)      layer 1 area = 202000
[07/15 16:48:05    118s] (I)      layer 2 area = 202000
[07/15 16:48:05    118s] (I)      layer 3 area = 202000
[07/15 16:48:05    118s] (I)      layer 4 area = 562000
[07/15 16:48:05    118s] (I)      layer 5 area = 10000000
[07/15 16:48:05    118s] (I)      GCell unit size   : 4480
[07/15 16:48:05    118s] (I)      GCell multiplier  : 1
[07/15 16:48:05    118s] (I)      GCell row height  : 4480
[07/15 16:48:05    118s] (I)      Actual row height : 4480
[07/15 16:48:05    118s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:05    118s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:05    118s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:05    118s] (I)      ================= Default via ==================
[07/15 16:48:05    118s] (I)      +---+--------------------+---------------------+
[07/15 16:48:05    118s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:48:05    118s] (I)      +---+--------------------+---------------------+
[07/15 16:48:05    118s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:48:05    118s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:48:05    118s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:48:05    118s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:48:05    118s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:48:05    118s] (I)      +---+--------------------+---------------------+
[07/15 16:48:05    118s] [NR-eGR] Read 10 PG shapes
[07/15 16:48:05    118s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:05    118s] [NR-eGR] Read 0 other shapes
[07/15 16:48:05    118s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:05    118s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:05    118s] [NR-eGR] #PG Blockages       : 10
[07/15 16:48:05    118s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:05    118s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:05    118s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:05    118s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:05    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:05    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:48:05    118s] [NR-eGR] Read 1256 nets ( ignored 1250 )
[07/15 16:48:05    118s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 16:48:05    118s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:05    118s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 16:48:05    118s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 16:48:05    118s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:05    118s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:05    118s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:05    118s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:05    118s] (I)      Moved 2 terms for better access 
[07/15 16:48:05    118s] (I)      Number of ignored nets                =      0
[07/15 16:48:05    118s] (I)      Number of connected nets              =      0
[07/15 16:48:05    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 16:48:05    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:05    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:05    118s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[07/15 16:48:05    118s] (I)      Ndr track 0 does not exist
[07/15 16:48:05    118s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:05    118s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:05    118s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:05    118s] (I)      Site width          :   560  (dbu)
[07/15 16:48:05    118s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:05    118s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:05    118s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:05    118s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:05    118s] (I)      Grid                :    99    54     6
[07/15 16:48:05    118s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 16:48:05    118s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 16:48:05    118s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 16:48:05    118s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 16:48:05    118s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 16:48:05    118s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 16:48:05    118s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 16:48:05    118s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 16:48:05    118s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 16:48:05    118s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 16:48:05    118s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 16:48:05    118s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 16:48:05    118s] (I)      --------------------------------------------------------
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:05    118s] [NR-eGR] Rule id: 0  Nets: 6
[07/15 16:48:05    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:05    118s] (I)                    Layer    2    3    4     5     6 
[07/15 16:48:05    118s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 16:48:05    118s] (I)             #Used tracks    1    1    1     1     1 
[07/15 16:48:05    118s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 16:48:05    118s] [NR-eGR] ========================================
[07/15 16:48:05    118s] [NR-eGR] 
[07/15 16:48:05    118s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:05    118s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:05    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:05    118s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:05    118s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:05    118s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:05    118s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      Reset routing kernel
[07/15 16:48:05    118s] (I)      Started Global Routing ( Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      totalPins=378  totalGlobalPin=378 (100.00%)
[07/15 16:48:05    118s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:05    118s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 4]
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1a Route ============
[07/15 16:48:05    118s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1b Route ============
[07/15 16:48:05    118s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 16:48:05    118s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.933440e+03um
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1c Route ============
[07/15 16:48:05    118s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1d Route ============
[07/15 16:48:05    118s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1e Route ============
[07/15 16:48:05    118s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 16:48:05    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.933440e+03um
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1f Route ============
[07/15 16:48:05    118s] (I)      Usage: 878 = (400 H, 478 V) = (0.94% H, 0.60% V) = (1.792e+03um H, 2.141e+03um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1g Route ============
[07/15 16:48:05    118s] (I)      Usage: 877 = (397 H, 480 V) = (0.93% H, 0.60% V) = (1.779e+03um H, 2.150e+03um V)
[07/15 16:48:05    118s] (I)      #Nets         : 6
[07/15 16:48:05    118s] (I)      #Relaxed nets : 0
[07/15 16:48:05    118s] (I)      Wire length   : 877
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1h Route ============
[07/15 16:48:05    118s] (I)      Usage: 873 = (390 H, 483 V) = (0.91% H, 0.61% V) = (1.747e+03um H, 2.164e+03um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:05    118s] [NR-eGR]                        OverCon            
[07/15 16:48:05    118s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:05    118s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 16:48:05    118s] [NR-eGR] ----------------------------------------------
[07/15 16:48:05    118s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR] ----------------------------------------------
[07/15 16:48:05    118s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR] 
[07/15 16:48:05    118s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 16:48:05    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:05    118s] (I)      ============= Track Assignment ============
[07/15 16:48:05    118s] (I)      Started Track Assignment (4T) ( Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:05    118s] (I)      Run Multi-thread track assignment
[07/15 16:48:05    118s] (I)      Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      Started Export ( Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:05    118s] [NR-eGR] -----------------------------------
[07/15 16:48:05    118s] [NR-eGR]  MET1    (1H)             0   4790 
[07/15 16:48:05    118s] [NR-eGR]  MET2    (2V)         22842   6619 
[07/15 16:48:05    118s] [NR-eGR]  MET3    (3H)         26809    357 
[07/15 16:48:05    118s] [NR-eGR]  MET4    (4V)          2778      0 
[07/15 16:48:05    118s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:05    118s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:05    118s] [NR-eGR] -----------------------------------
[07/15 16:48:05    118s] [NR-eGR]          Total        52429  11766 
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Total half perimeter of net bounding box: 42641um
[07/15 16:48:05    118s] [NR-eGR] Total length: 52429um, number of vias: 11766
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Total eGR-routed clock nets wire length: 3992um, number of vias: 846
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Report for selected net(s) only.
[07/15 16:48:05    118s] [NR-eGR]                 Length (um)  Vias 
[07/15 16:48:05    118s] [NR-eGR] ----------------------------------
[07/15 16:48:05    118s] [NR-eGR]  MET1    (1H)             0   376 
[07/15 16:48:05    118s] [NR-eGR]  MET2    (2V)          1561   415 
[07/15 16:48:05    118s] [NR-eGR]  MET3    (3H)          1776    55 
[07/15 16:48:05    118s] [NR-eGR]  MET4    (4V)           655     0 
[07/15 16:48:05    118s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 16:48:05    118s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 16:48:05    118s] [NR-eGR] ----------------------------------
[07/15 16:48:05    118s] [NR-eGR]          Total         3992   846 
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Total half perimeter of net bounding box: 1693um
[07/15 16:48:05    118s] [NR-eGR] Total length: 3992um, number of vias: 846
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Total routed clock nets wire length: 3992um, number of vias: 846
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:05    118s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:05    118s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:05    118s] (I)       Early Global Route kernel             100.00%  1225.23 sec  1225.27 sec  0.04 sec  0.05 sec 
[07/15 16:48:05    118s] (I)       +-Import and model                     24.83%  1225.24 sec  1225.25 sec  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | +-Create place DB                     5.20%  1225.24 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Import place data                 4.96%  1225.24 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read instances and placement    1.42%  1225.24 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read nets                       3.03%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Create route DB                    14.56%  1225.25 sec  1225.25 sec  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | | +-Import route data (4T)           12.14%  1225.25 sec  1225.25 sec  0.00 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.45%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read routing blockages        0.01%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read instance blockages       0.35%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read PG blockages             0.17%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read clock blockages          0.05%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read other blockages          0.04%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read halo blockages           0.02%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Read boundary cut boxes       0.01%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read blackboxes                 0.03%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read prerouted                  0.68%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read unlegalized nets           0.11%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Read nets                       0.11%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Set up via pillars              0.01%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Initialize 3D grid graph        0.25%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Model blockage capacity         2.39%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | | +-Initialize 3D capacity        1.88%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Move terms for access (4T)      1.45%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Read aux data                       0.01%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Others data preparation             0.08%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Create route kernel                 3.67%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       +-Global Routing                       16.74%  1225.25 sec  1225.26 sec  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | +-Initialization                      0.12%  1225.25 sec  1225.25 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Net group 1                        14.83%  1225.25 sec  1225.26 sec  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | | +-Generate topology (4T)            3.29%  1225.25 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1a                          2.09%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Pattern routing (4T)            1.64%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1b                          0.26%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1c                          0.04%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1d                          0.04%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1e                          0.34%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Route legalization              0.01%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1f                          0.04%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1g                          1.28%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Post Routing                    0.97%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Phase 1h                          1.31%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | | +-Post Routing                    1.01%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Layer assignment (4T)             1.84%  1225.26 sec  1225.26 sec  0.00 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       +-Export 3D cong map                    1.25%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Export 2D cong map                  0.21%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       +-Extract Global 3D Wires               0.03%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       +-Track Assignment (4T)                 4.14%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Initialization                      0.05%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Track Assignment Kernel             3.33%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Free Memory                         0.01%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       +-Export                               12.63%  1225.26 sec  1225.27 sec  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | +-Export DB wires                     2.31%  1225.26 sec  1225.27 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Export all nets (4T)              0.96%  1225.26 sec  1225.26 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | | +-Set wire vias (4T)                0.79%  1225.26 sec  1225.27 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Report wirelength                   6.11%  1225.27 sec  1225.27 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       | +-Update net boxes                    3.12%  1225.27 sec  1225.27 sec  0.00 sec  0.01 sec 
[07/15 16:48:05    118s] (I)       | +-Update timing                       0.01%  1225.27 sec  1225.27 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)       +-Postprocess design                    0.65%  1225.27 sec  1225.27 sec  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)      ==================== Summary by functions =====================
[07/15 16:48:05    118s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:05    118s] (I)      ---------------------------------------------------------------
[07/15 16:48:05    118s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.05 sec 
[07/15 16:48:05    118s] (I)        1  Import and model               24.83%  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        1  Global Routing                 16.74%  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        1  Export                         12.63%  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        1  Track Assignment (4T)           4.14%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        1  Export 3D cong map              1.25%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        1  Postprocess design              0.65%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Net group 1                    14.83%  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        2  Create route DB                14.56%  0.01 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        2  Report wirelength               6.11%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Create place DB                 5.20%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Create route kernel             3.67%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Track Assignment Kernel         3.33%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Update net boxes                3.12%  0.00 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        2  Export DB wires                 2.31%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Export 2D cong map              0.21%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Import route data (4T)         12.14%  0.00 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        3  Import place data               4.96%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Generate topology (4T)          3.29%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1a                        2.09%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Layer assignment (4T)           1.84%  0.00 sec  0.01 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1h                        1.31%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1g                        1.28%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Export all nets (4T)            0.96%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Set wire vias (4T)              0.79%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1e                        0.34%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1b                        0.26%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Read nets                       3.15%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Read blockages ( Layer 2-6 )    2.45%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Model blockage capacity         2.39%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Post Routing                    1.98%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Pattern routing (4T)            1.64%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Move terms for access (4T)      1.45%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Read instances and placement    1.42%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Read prerouted                  0.68%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Initialize 3D grid graph        0.25%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Initialize 3D capacity          1.88%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read instance blockages         0.35%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read PG blockages               0.17%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:48:05    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:48:05    118s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:05    118s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:05    118s]     Routing using eGR only done.
[07/15 16:48:05    118s] Net route status summary:
[07/15 16:48:05    118s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:05    118s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] CCOPT: Done with clock implementation routing.
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]   Clock implementation routing done.
[07/15 16:48:05    118s]   Fixed 6 wires.
[07/15 16:48:05    118s]   CCOpt: Starting congestion repair using flow wrapper...
[07/15 16:48:05    118s]     Congestion Repair...
[07/15 16:48:05    118s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:58.2/0:46:03.1 (0.0), mem = 2987.7M
[07/15 16:48:05    118s] Info: Disable timing driven in postCTS congRepair.
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Starting congRepair ...
[07/15 16:48:05    118s] User Input Parameters:
[07/15 16:48:05    118s] - Congestion Driven    : On
[07/15 16:48:05    118s] - Timing Driven        : Off
[07/15 16:48:05    118s] - Area-Violation Based : On
[07/15 16:48:05    118s] - Start Rollback Level : -5
[07/15 16:48:05    118s] - Legalized            : On
[07/15 16:48:05    118s] - Window Based         : Off
[07/15 16:48:05    118s] - eDen incr mode       : Off
[07/15 16:48:05    118s] - Small incr mode      : Off
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2987.7M, EPOCH TIME: 1721076485.526144
[07/15 16:48:05    118s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:2987.7M, EPOCH TIME: 1721076485.527812
[07/15 16:48:05    118s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2987.7M, EPOCH TIME: 1721076485.527894
[07/15 16:48:05    118s] Starting Early Global Route congestion estimation: mem = 2987.7M
[07/15 16:48:05    118s] (I)      ============================ Layers =============================
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:05    118s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:05    118s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:05    118s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:05    118s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:05    118s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:05    118s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:05    118s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:05    118s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:05    118s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:05    118s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:05    118s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:05    118s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:05    118s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:05    118s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:05    118s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:05    118s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:05    118s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:05    118s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:05    118s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:05    118s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:05    118s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:05    118s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:05    118s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:05    118s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:05    118s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:05    118s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:05    118s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:05    118s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:05    118s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:05    118s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:05    118s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:05    118s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:05    118s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:05    118s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:05    118s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:05    118s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:05    118s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:05    118s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:05    118s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:05    118s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:05    118s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:05    118s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:05    118s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:05    118s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:05    118s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:05    118s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:05    118s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:05    118s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:05    118s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:05    118s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:05    118s] (I)      Started Import and model ( Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:05    118s] (I)      == Non-default Options ==
[07/15 16:48:05    118s] (I)      Maximum routing layer                              : 4
[07/15 16:48:05    118s] (I)      Number of threads                                  : 4
[07/15 16:48:05    118s] (I)      Use non-blocking free Dbs wires                    : false
[07/15 16:48:05    118s] (I)      Method to set GCell size                           : row
[07/15 16:48:05    118s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:05    118s] (I)      Use row-based GCell size
[07/15 16:48:05    118s] (I)      Use row-based GCell align
[07/15 16:48:05    118s] (I)      layer 0 area = 202000
[07/15 16:48:05    118s] (I)      layer 1 area = 202000
[07/15 16:48:05    118s] (I)      layer 2 area = 202000
[07/15 16:48:05    118s] (I)      layer 3 area = 202000
[07/15 16:48:05    118s] (I)      GCell unit size   : 4480
[07/15 16:48:05    118s] (I)      GCell multiplier  : 1
[07/15 16:48:05    118s] (I)      GCell row height  : 4480
[07/15 16:48:05    118s] (I)      Actual row height : 4480
[07/15 16:48:05    118s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:05    118s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:05    118s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:05    118s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:05    118s] (I)      ================= Default via ==================
[07/15 16:48:05    118s] (I)      +---+--------------------+---------------------+
[07/15 16:48:05    118s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:48:05    118s] (I)      +---+--------------------+---------------------+
[07/15 16:48:05    118s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:48:05    118s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:48:05    118s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:48:05    118s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:48:05    118s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:48:05    118s] (I)      +---+--------------------+---------------------+
[07/15 16:48:05    118s] [NR-eGR] Read 260 PG shapes
[07/15 16:48:05    118s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:05    118s] [NR-eGR] Read 0 other shapes
[07/15 16:48:05    118s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:05    118s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:05    118s] [NR-eGR] #PG Blockages       : 260
[07/15 16:48:05    118s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:05    118s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:05    118s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:05    118s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:05    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:05    118s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 724
[07/15 16:48:05    118s] [NR-eGR] Read 1256 nets ( ignored 6 )
[07/15 16:48:05    118s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:05    118s] (I)      Read Num Blocks=260  Num Prerouted Wires=724  Num CS=0
[07/15 16:48:05    118s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 491
[07/15 16:48:05    118s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 217
[07/15 16:48:05    118s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 16
[07/15 16:48:05    118s] (I)      Number of ignored nets                =      6
[07/15 16:48:05    118s] (I)      Number of connected nets              =      0
[07/15 16:48:05    118s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of clock nets                  =      6.  Ignored: No
[07/15 16:48:05    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:05    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:05    118s] (I)      Ndr track 0 does not exist
[07/15 16:48:05    118s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:05    118s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:05    118s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:05    118s] (I)      Site width          :   560  (dbu)
[07/15 16:48:05    118s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:05    118s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:05    118s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:05    118s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:05    118s] (I)      Grid                :    99    54     4
[07/15 16:48:05    118s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:48:05    118s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:48:05    118s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:48:05    118s] (I)      Default wire width  :   230   280   280   280
[07/15 16:48:05    118s] (I)      Default wire space  :   230   280   280   280
[07/15 16:48:05    118s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:48:05    118s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:48:05    118s] (I)      First track coord   :   280   280   280   280
[07/15 16:48:05    118s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:48:05    118s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:48:05    118s] (I)      Num of masks        :     1     1     1     1
[07/15 16:48:05    118s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:48:05    118s] (I)      --------------------------------------------------------
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:05    118s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 16:48:05    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:05    118s] (I)                    Layer    2    3    4 
[07/15 16:48:05    118s] (I)                    Pitch  560  560  560 
[07/15 16:48:05    118s] (I)             #Used tracks    1    1    1 
[07/15 16:48:05    118s] (I)       #Fully used tracks    1    1    1 
[07/15 16:48:05    118s] [NR-eGR] ========================================
[07/15 16:48:05    118s] [NR-eGR] 
[07/15 16:48:05    118s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:05    118s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:05    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:05    118s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:05    118s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:05    118s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:05    118s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:05    118s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      Reset routing kernel
[07/15 16:48:05    118s] (I)      Started Global Routing ( Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      totalPins=4492  totalGlobalPin=4389 (97.71%)
[07/15 16:48:05    118s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:05    118s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1a Route ============
[07/15 16:48:05    118s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1b Route ============
[07/15 16:48:05    118s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:05    118s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.604544e+04um
[07/15 16:48:05    118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:05    118s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1c Route ============
[07/15 16:48:05    118s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1d Route ============
[07/15 16:48:05    118s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1e Route ============
[07/15 16:48:05    118s] (I)      Usage: 10278 = (5473 H, 4805 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:05    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.604544e+04um
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] (I)      ============  Phase 1l Route ============
[07/15 16:48:05    118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:48:05    118s] (I)      Layer  2:      36109      6594         9        4016       37960    ( 9.57%) 
[07/15 16:48:05    118s] (I)      Layer  3:      42336      5954         0           0       42336    ( 0.00%) 
[07/15 16:48:05    118s] (I)      Layer  4:      42135       618         0           0       41976    ( 0.00%) 
[07/15 16:48:05    118s] (I)      Total:        120580     13166         9        4016      122272    ( 3.18%) 
[07/15 16:48:05    118s] (I)      
[07/15 16:48:05    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:05    118s] [NR-eGR]                        OverCon            
[07/15 16:48:05    118s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:05    118s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:05    118s] [NR-eGR] ----------------------------------------------
[07/15 16:48:05    118s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 16:48:05    118s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:05    118s] [NR-eGR] ----------------------------------------------
[07/15 16:48:05    118s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 16:48:05    118s] [NR-eGR] 
[07/15 16:48:05    118s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:05    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:05    118s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2987.7M
[07/15 16:48:05    118s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.037, MEM:2987.7M, EPOCH TIME: 1721076485.565029
[07/15 16:48:05    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:2987.7M, EPOCH TIME: 1721076485.565078
[07/15 16:48:05    118s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:05    118s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:48:05    118s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:05    118s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:48:05    118s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:05    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:48:05    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:48:05    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2987.7M, EPOCH TIME: 1721076485.566508
[07/15 16:48:05    118s] Skipped repairing congestion.
[07/15 16:48:05    118s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2987.7M, EPOCH TIME: 1721076485.566664
[07/15 16:48:05    118s] Starting Early Global Route wiring: mem = 2987.7M
[07/15 16:48:05    118s] (I)      ============= Track Assignment ============
[07/15 16:48:05    118s] (I)      Started Track Assignment (4T) ( Curr Mem: 2987.71 MB )
[07/15 16:48:05    118s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:05    118s] (I)      Run Multi-thread track assignment
[07/15 16:48:05    118s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] (I)      Started Export ( Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:05    118s] [NR-eGR] -----------------------------------
[07/15 16:48:05    118s] [NR-eGR]  MET1    (1H)             0   4790 
[07/15 16:48:05    118s] [NR-eGR]  MET2    (2V)         22714   6629 
[07/15 16:48:05    118s] [NR-eGR]  MET3    (3H)         26862    369 
[07/15 16:48:05    118s] [NR-eGR]  MET4    (4V)          2989      0 
[07/15 16:48:05    118s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:05    118s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:05    118s] [NR-eGR] -----------------------------------
[07/15 16:48:05    118s] [NR-eGR]          Total        52565  11788 
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Total half perimeter of net bounding box: 42641um
[07/15 16:48:05    118s] [NR-eGR] Total length: 52565um, number of vias: 11788
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 16:48:05    118s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:05    118s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2987.72 MB )
[07/15 16:48:05    118s] Early Global Route wiring runtime: 0.02 seconds, mem = 2987.7M
[07/15 16:48:05    118s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.017, MEM:2987.7M, EPOCH TIME: 1721076485.583672
[07/15 16:48:05    118s] Tdgp not successfully inited but do clear! skip clearing
[07/15 16:48:05    118s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[07/15 16:48:05    118s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:01:58.3/0:46:03.2 (0.0), mem = 2987.7M
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] =============================================================================================
[07/15 16:48:05    118s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[07/15 16:48:05    118s] =============================================================================================
[07/15 16:48:05    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:05    118s] ---------------------------------------------------------------------------------------------
[07/15 16:48:05    118s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:05    118s] ---------------------------------------------------------------------------------------------
[07/15 16:48:05    118s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:05    118s] ---------------------------------------------------------------------------------------------
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:05    118s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/15 16:48:05    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2987.7M, EPOCH TIME: 1721076485.590365
[07/15 16:48:05    118s] Processing tracks to init pin-track alignment.
[07/15 16:48:05    118s] z: 2, totalTracks: 1
[07/15 16:48:05    118s] z: 4, totalTracks: 1
[07/15 16:48:05    118s] z: 6, totalTracks: 1
[07/15 16:48:05    118s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:05    118s] All LLGs are deleted
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2987.7M, EPOCH TIME: 1721076485.591538
[07/15 16:48:05    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2987.7M, EPOCH TIME: 1721076485.591617
[07/15 16:48:05    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2987.7M, EPOCH TIME: 1721076485.591830
[07/15 16:48:05    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:05    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2987.7M, EPOCH TIME: 1721076485.592009
[07/15 16:48:05    118s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:05    118s] Core basic site is core_ji3v
[07/15 16:48:05    118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2987.7M, EPOCH TIME: 1721076485.600405
[07/15 16:48:05    118s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:05    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:05    118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2987.7M, EPOCH TIME: 1721076485.601252
[07/15 16:48:05    118s] Fast DP-INIT is on for default
[07/15 16:48:05    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:05    118s] Atter site array init, number of instance map data is 0.
[07/15 16:48:05    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2987.7M, EPOCH TIME: 1721076485.601731
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:05    118s] OPERPROF:     Starting CMU at level 3, MEM:2987.7M, EPOCH TIME: 1721076485.602331
[07/15 16:48:05    118s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2987.7M, EPOCH TIME: 1721076485.603439
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:05    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2987.7M, EPOCH TIME: 1721076485.603605
[07/15 16:48:05    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2987.7M, EPOCH TIME: 1721076485.603651
[07/15 16:48:05    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2987.7M, EPOCH TIME: 1721076485.604399
[07/15 16:48:05    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2987.7MB).
[07/15 16:48:05    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2987.7M, EPOCH TIME: 1721076485.604566
[07/15 16:48:05    118s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 16:48:05    118s]   Leaving CCOpt scope - extractRC...
[07/15 16:48:05    118s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 16:48:05    118s] Extraction called for design 'aska_dig' of instances=1222 and nets=1283 using extraction engine 'preRoute' .
[07/15 16:48:05    118s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:48:05    118s] RC Extraction called in multi-corner(2) mode.
[07/15 16:48:05    118s] RCMode: PreRoute
[07/15 16:48:05    118s]       RC Corner Indexes            0       1   
[07/15 16:48:05    118s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:48:05    118s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:05    118s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:05    118s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:05    118s] Shrink Factor                : 1.00000
[07/15 16:48:05    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:48:05    118s] Using capacitance table file ...
[07/15 16:48:05    118s] 
[07/15 16:48:05    118s] Trim Metal Layers:
[07/15 16:48:05    118s] LayerId::1 widthSet size::4
[07/15 16:48:05    118s] LayerId::2 widthSet size::4
[07/15 16:48:05    118s] LayerId::3 widthSet size::4
[07/15 16:48:05    118s] LayerId::4 widthSet size::4
[07/15 16:48:05    118s] LayerId::5 widthSet size::4
[07/15 16:48:05    118s] LayerId::6 widthSet size::2
[07/15 16:48:05    118s] Updating RC grid for preRoute extraction ...
[07/15 16:48:05    118s] eee: pegSigSF::1.070000
[07/15 16:48:05    118s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:05    118s] Initializing multi-corner resistance tables ...
[07/15 16:48:05    118s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:48:05    118s] eee: l::2 avDens::0.125726 usedTrk::563.254397 availTrk::4480.000000 sigTrk::563.254397
[07/15 16:48:05    118s] eee: l::3 avDens::0.159618 usedTrk::600.162496 availTrk::3760.000000 sigTrk::600.162496
[07/15 16:48:05    118s] eee: l::4 avDens::0.020909 usedTrk::70.254799 availTrk::3360.000000 sigTrk::70.254799
[07/15 16:48:05    118s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:05    118s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:05    118s] {RT max_rc 0 4 4 0}
[07/15 16:48:05    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.048052 aWlH=0.000000 lMod=0 pMax=0.825200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:05    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2987.715M)
[07/15 16:48:05    118s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 16:48:05    118s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:05    118s] End AAE Lib Interpolated Model. (MEM=2987.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:05    118s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Clock DAG stats after clustering cong repair call:
[07/15 16:48:05    118s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]     misc counts      : r=2, pp=0
[07/15 16:48:05    118s]     cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]     cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]     wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]   Clock DAG net violations after clustering cong repair call: none
[07/15 16:48:05    118s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/15 16:48:05    118s]     Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[07/15 16:48:05    118s]      Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]   Clock DAG hash after clustering cong repair call: 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/15 16:48:05    118s]     delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]     legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]     steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]   Primary reporting skew groups after clustering cong repair call:
[07/15 16:48:05    118s]     skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 16:48:05    118s]         min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]         max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]   Skew group summary after clustering cong repair call:
[07/15 16:48:05    118s]     skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 16:48:05    118s]     skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 16:48:05    118s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 16:48:05    118s]   Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.4)
[07/15 16:48:05    118s]   Stage::DRV Fixing...
[07/15 16:48:05    118s]   Fixing clock tree slew time and max cap violations...
[07/15 16:48:05    118s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:05    118s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:05    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/15 16:48:05    118s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:05    118s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364, avg=0.341, sd=0.015], skew [0.062 vs 0.286], 100% {0.302, 0.364} (wid=0.065 ws=0.051) (gid=0.315 gs=0.030)
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 16:48:05    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.2)
[07/15 16:48:05    118s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.2)
[07/15 16:48:05    118s]   Stage::Insertion Delay Reduction...
[07/15 16:48:05    118s]   Removing unnecessary root buffering...
[07/15 16:48:05    118s]     Clock DAG hash before 'Removing unnecessary root buffering': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Removing unnecessary root buffering': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]     Skew group summary after 'Removing unnecessary root buffering':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:05    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Removing unconstrained drivers...
[07/15 16:48:05    118s]     Clock DAG hash before 'Removing unconstrained drivers': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Removing unconstrained drivers': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]     Skew group summary after 'Removing unconstrained drivers':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:05    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Reducing insertion delay 1...
[07/15 16:48:05    118s]     Clock DAG hash before 'Reducing insertion delay 1': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/15 16:48:05    118s]       delay calculator: calls=6608, total_wall_time=0.262s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=40, total_wall_time=0.001s, mean_wall_time=0.015ms
[07/15 16:48:05    118s]       steiner router: calls=6596, total_wall_time=0.075s, mean_wall_time=0.011ms
[07/15 16:48:05    118s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Reducing insertion delay 1': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/15 16:48:05    118s]       delay calculator: calls=6678, total_wall_time=0.267s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.041ms
[07/15 16:48:05    118s]       steiner router: calls=6630, total_wall_time=0.078s, mean_wall_time=0.012ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]     Skew group summary after 'Reducing insertion delay 1':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:05    118s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Removing longest path buffering...
[07/15 16:48:05    118s]     Clock DAG hash before 'Removing longest path buffering': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/15 16:48:05    118s]       delay calculator: calls=6678, total_wall_time=0.267s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.041ms
[07/15 16:48:05    118s]       steiner router: calls=6630, total_wall_time=0.078s, mean_wall_time=0.012ms
[07/15 16:48:05    118s]     Clock DAG stats after 'Removing longest path buffering':
[07/15 16:48:05    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:05    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:05    118s]       misc counts      : r=2, pp=0
[07/15 16:48:05    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:05    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:05    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:05    118s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.604pF, total=0.636pF
[07/15 16:48:05    118s]       wire lengths     : top=0.000um, trunk=204.680um, leaf=3815.295um, total=4019.975um
[07/15 16:48:05    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:05    118s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/15 16:48:05    118s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/15 16:48:05    118s]       Trunk : target=0.622ns count=1 avg=0.133ns sd=0.000ns min=0.133ns max=0.133ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]       Leaf  : target=0.622ns count=5 avg=0.259ns sd=0.031ns min=0.205ns max=0.283ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:05    118s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[07/15 16:48:05    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:05    118s]     Clock DAG hash after 'Removing longest path buffering': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/15 16:48:05    118s]       delay calculator: calls=6678, total_wall_time=0.267s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.041ms
[07/15 16:48:05    118s]       steiner router: calls=6630, total_wall_time=0.078s, mean_wall_time=0.012ms
[07/15 16:48:05    118s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]           min path sink: spi1_conf1_meta_reg[0]/C
[07/15 16:48:05    118s]           max path sink: npg1_phase_up_count_reg[2]/C
[07/15 16:48:05    118s]     Skew group summary after 'Removing longest path buffering':
[07/15 16:48:05    118s]       skew_group CLK/functional_mode: insertion delay [min=0.302, max=0.364], skew [0.062 vs 0.286]
[07/15 16:48:05    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:05    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:05    118s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:05    118s]   Reducing insertion delay 2...
[07/15 16:48:05    118s]     Clock DAG hash before 'Reducing insertion delay 2': 9844404760201916531 8312006355684660928
[07/15 16:48:05    118s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[07/15 16:48:05    118s]       delay calculator: calls=6678, total_wall_time=0.267s, mean_wall_time=0.040ms
[07/15 16:48:05    118s]       legalizer: calls=56, total_wall_time=0.002s, mean_wall_time=0.041ms
[07/15 16:48:05    118s]       steiner router: calls=6630, total_wall_time=0.078s, mean_wall_time=0.012ms
[07/15 16:48:06    118s]     Path optimization required 190 stage delay updates 
[07/15 16:48:06    118s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/15 16:48:06    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]       misc counts      : r=2, pp=0
[07/15 16:48:06    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:06    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:06    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]       wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.598pF, total=0.640pF
[07/15 16:48:06    118s]       wire lengths     : top=0.000um, trunk=299.880um, leaf=3772.272um, total=4072.152um
[07/15 16:48:06    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/15 16:48:06    118s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/15 16:48:06    118s]       Trunk : target=0.622ns count=1 avg=0.138ns sd=0.000ns min=0.138ns max=0.138ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]       Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.029ns min=0.205ns max=0.276ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[07/15 16:48:06    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:06    118s]     Clock DAG hash after 'Reducing insertion delay 2': 350473645426759998 14301825853025135269
[07/15 16:48:06    118s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[07/15 16:48:06    118s]       delay calculator: calls=7040, total_wall_time=0.300s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/15 16:48:06    118s]       steiner router: calls=6820, total_wall_time=0.120s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358, avg=0.340, sd=0.013], skew [0.054 vs 0.286], 100% {0.303, 0.358} (wid=0.064 ws=0.053) (gid=0.321 gs=0.034)
[07/15 16:48:06    118s]           min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:06    118s]           max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:06    118s]     Skew group summary after 'Reducing insertion delay 2':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358, avg=0.340, sd=0.013], skew [0.054 vs 0.286], 100% {0.303, 0.358} (wid=0.064 ws=0.053) (gid=0.321 gs=0.034)
[07/15 16:48:06    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 16:48:06    118s]     Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    118s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/15 16:48:06    118s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/15 16:48:06    118s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:01.0)
[07/15 16:48:06    118s]   CCOpt::Phase::Implementation...
[07/15 16:48:06    118s]   Stage::Reducing Power...
[07/15 16:48:06    118s]   Improving clock tree routing...
[07/15 16:48:06    118s]     Clock DAG hash before 'Improving clock tree routing': 350473645426759998 14301825853025135269
[07/15 16:48:06    118s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/15 16:48:06    118s]       delay calculator: calls=7040, total_wall_time=0.300s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/15 16:48:06    118s]       steiner router: calls=6820, total_wall_time=0.120s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Iteration 1...
[07/15 16:48:06    118s]     Iteration 1 done.
[07/15 16:48:06    118s]     Clock DAG stats after 'Improving clock tree routing':
[07/15 16:48:06    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]       misc counts      : r=2, pp=0
[07/15 16:48:06    118s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[07/15 16:48:06    118s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[07/15 16:48:06    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]       wire capacitance : top=0.000pF, trunk=0.042pF, leaf=0.598pF, total=0.640pF
[07/15 16:48:06    118s]       wire lengths     : top=0.000um, trunk=299.880um, leaf=3772.272um, total=4072.152um
[07/15 16:48:06    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/15 16:48:06    118s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/15 16:48:06    118s]       Trunk : target=0.622ns count=1 avg=0.138ns sd=0.000ns min=0.138ns max=0.138ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]       Leaf  : target=0.622ns count=5 avg=0.256ns sd=0.029ns min=0.205ns max=0.276ns {5 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[07/15 16:48:06    118s]        Bufs: BUJI3VX16: 4 
[07/15 16:48:06    118s]     Clock DAG hash after 'Improving clock tree routing': 350473645426759998 14301825853025135269
[07/15 16:48:06    118s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/15 16:48:06    118s]       delay calculator: calls=7040, total_wall_time=0.300s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/15 16:48:06    118s]       steiner router: calls=6820, total_wall_time=0.120s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358], skew [0.054 vs 0.286]
[07/15 16:48:06    118s]           min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:06    118s]           max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:06    118s]     Skew group summary after 'Improving clock tree routing':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.303, max=0.358], skew [0.054 vs 0.286]
[07/15 16:48:06    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:06    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    118s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]   Reducing clock tree power 1...
[07/15 16:48:06    118s]     Clock DAG hash before 'Reducing clock tree power 1': 350473645426759998 14301825853025135269
[07/15 16:48:06    118s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/15 16:48:06    118s]       delay calculator: calls=7040, total_wall_time=0.300s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=160, total_wall_time=0.004s, mean_wall_time=0.024ms
[07/15 16:48:06    118s]       steiner router: calls=6820, total_wall_time=0.120s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Resizing gates: 
[07/15 16:48:06    118s]     Legalizer releasing space for clock trees
[07/15 16:48:06    118s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/15 16:48:06    118s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]     100% 
[07/15 16:48:06    118s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[07/15 16:48:06    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]       misc counts      : r=2, pp=0
[07/15 16:48:06    118s]       cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 16:48:06    118s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 16:48:06    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]       wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 16:48:06    118s]       wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 16:48:06    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[07/15 16:48:06    118s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[07/15 16:48:06    118s]       Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]       Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    118s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[07/15 16:48:06    118s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 16:48:06    118s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[07/15 16:48:06    118s]       delay calculator: calls=7086, total_wall_time=0.305s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=172, total_wall_time=0.004s, mean_wall_time=0.023ms
[07/15 16:48:06    118s]       steiner router: calls=6828, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 16:48:06    118s]           min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 16:48:06    118s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    118s]     Skew group summary after reducing clock tree power 1 iteration 1:
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 16:48:06    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:06    118s]     Resizing gates: 
[07/15 16:48:06    118s]     Legalizer releasing space for clock trees
[07/15 16:48:06    118s]     ...20% ...40% Legalizing clock trees...
[07/15 16:48:06    118s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]     ...60% ...80% ...100% 
[07/15 16:48:06    118s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/15 16:48:06    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]       misc counts      : r=2, pp=0
[07/15 16:48:06    118s]       cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 16:48:06    118s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 16:48:06    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]       wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 16:48:06    118s]       wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 16:48:06    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/15 16:48:06    118s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/15 16:48:06    118s]       Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]       Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    118s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[07/15 16:48:06    118s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 16:48:06    118s]     Clock DAG hash after 'Reducing clock tree power 1': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/15 16:48:06    118s]       delay calculator: calls=7108, total_wall_time=0.307s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]       steiner router: calls=6828, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 16:48:06    118s]           min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 16:48:06    118s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    118s]     Skew group summary after 'Reducing clock tree power 1':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569], skew [0.065 vs 0.286]
[07/15 16:48:06    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040], skew [0.032 vs 0.286]
[07/15 16:48:06    118s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    118s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:06    118s]   Reducing clock tree power 2...
[07/15 16:48:06    118s]     Clock DAG hash before 'Reducing clock tree power 2': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/15 16:48:06    118s]       delay calculator: calls=7108, total_wall_time=0.307s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]       steiner router: calls=6828, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Path optimization required 0 stage delay updates 
[07/15 16:48:06    118s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/15 16:48:06    118s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]       misc counts      : r=2, pp=0
[07/15 16:48:06    118s]       cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 16:48:06    118s]       cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 16:48:06    118s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]       wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 16:48:06    118s]       wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 16:48:06    118s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/15 16:48:06    118s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/15 16:48:06    118s]       Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]       Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    118s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[07/15 16:48:06    118s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 16:48:06    118s]     Clock DAG hash after 'Reducing clock tree power 2': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/15 16:48:06    118s]       delay calculator: calls=7108, total_wall_time=0.307s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]       steiner router: calls=6828, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569, avg=0.534, sd=0.019], skew [0.065 vs 0.286], 100% {0.504, 0.569} (wid=0.060 ws=0.051) (gid=0.509 gs=0.014)
[07/15 16:48:06    118s]           min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 16:48:06    118s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    118s]     Skew group summary after 'Reducing clock tree power 2':
[07/15 16:48:06    118s]       skew_group CLK/functional_mode: insertion delay [min=0.504, max=0.569, avg=0.534, sd=0.019], skew [0.065 vs 0.286], 100% {0.504, 0.569} (wid=0.060 ws=0.051) (gid=0.509 gs=0.014)
[07/15 16:48:06    118s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.008, max=0.040, avg=0.028, sd=0.009], skew [0.032 vs 0.286], 100% {0.008, 0.040} (wid=0.040 ws=0.032) (gid=0.000 gs=0.000)
[07/15 16:48:06    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    118s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:06    118s]   Stage::Balancing...
[07/15 16:48:06    118s]   Approximately balancing fragments step...
[07/15 16:48:06    118s]     Clock DAG hash before 'Approximately balancing fragments step': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/15 16:48:06    118s]       delay calculator: calls=7108, total_wall_time=0.307s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]       legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]       steiner router: calls=6828, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]     Resolve constraints - Approximately balancing fragments...
[07/15 16:48:06    118s]     Resolving skew group constraints...
[07/15 16:48:06    118s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 16:48:06    118s]     Resolving skew group constraints done.
[07/15 16:48:06    118s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/15 16:48:06    118s]     Trial balancer estimated the amount of delay to be added in balancing: 3.199ns
[07/15 16:48:06    118s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]     Approximately balancing fragments...
[07/15 16:48:06    118s]       Moving gates to improve sub-tree skew...
[07/15 16:48:06    118s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/15 16:48:06    118s]           delay calculator: calls=7140, total_wall_time=0.308s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]           steiner router: calls=6860, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]         Tried: 7 Succeeded: 0
[07/15 16:48:06    118s]         Topology Tried: 0 Succeeded: 0
[07/15 16:48:06    118s]         0 Succeeded with SS ratio
[07/15 16:48:06    118s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/15 16:48:06    118s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/15 16:48:06    118s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/15 16:48:06    118s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]           misc counts      : r=2, pp=0
[07/15 16:48:06    118s]           cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 16:48:06    118s]           cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 16:48:06    118s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]           wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 16:48:06    118s]           wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 16:48:06    118s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/15 16:48:06    118s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/15 16:48:06    118s]           Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]           Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    118s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[07/15 16:48:06    118s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 16:48:06    118s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/15 16:48:06    118s]           delay calculator: calls=7140, total_wall_time=0.308s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]           steiner router: calls=6860, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    118s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]       Approximately balancing fragments bottom up...
[07/15 16:48:06    118s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/15 16:48:06    118s]           delay calculator: calls=7140, total_wall_time=0.308s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]           steiner router: calls=6860, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:06    118s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/15 16:48:06    118s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[07/15 16:48:06    118s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    118s]           misc counts      : r=2, pp=0
[07/15 16:48:06    118s]           cell areas       : b=135.475um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=135.475um^2
[07/15 16:48:06    118s]           cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.061pF
[07/15 16:48:06    118s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    118s]           wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.598pF, total=0.638pF
[07/15 16:48:06    118s]           wire lengths     : top=0.000um, trunk=253.680um, leaf=3771.762um, total=4025.442um
[07/15 16:48:06    118s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1082.480um, total=1082.480um
[07/15 16:48:06    118s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/15 16:48:06    118s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/15 16:48:06    118s]           Trunk : target=0.622ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    118s]           Leaf  : target=0.622ns count=5 avg=0.481ns sd=0.166ns min=0.205ns max=0.620ns {1 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    118s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[07/15 16:48:06    118s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 2 
[07/15 16:48:06    118s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11458694822098659824 4975912162937898331
[07/15 16:48:06    118s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/15 16:48:06    118s]           delay calculator: calls=7162, total_wall_time=0.310s, mean_wall_time=0.043ms
[07/15 16:48:06    118s]           legalizer: calls=180, total_wall_time=0.004s, mean_wall_time=0.022ms
[07/15 16:48:06    118s]           steiner router: calls=6860, total_wall_time=0.122s, mean_wall_time=0.018ms
[07/15 16:48:06    118s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    118s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    118s]       Approximately balancing fragments, wire and cell delays...
[07/15 16:48:06    118s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/15 16:48:06    119s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 16:48:06    119s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]           misc counts      : r=2, pp=0
[07/15 16:48:06    119s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]           wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]           wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]           hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/15 16:48:06    119s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 16:48:06    119s]           Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]           Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[07/15 16:48:06    119s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/15 16:48:06    119s]           delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]           legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]           steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/15 16:48:06    119s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[07/15 16:48:06    119s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 16:48:06    119s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]           misc counts      : r=2, pp=0
[07/15 16:48:06    119s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]           wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]           wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]           hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[07/15 16:48:06    119s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 16:48:06    119s]           Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]           Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[07/15 16:48:06    119s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[07/15 16:48:06    119s]           delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]           legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]           steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[07/15 16:48:06    119s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/15 16:48:06    119s]     Approximately balancing fragments done.
[07/15 16:48:06    119s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/15 16:48:06    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]       misc counts      : r=2, pp=0
[07/15 16:48:06    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/15 16:48:06    119s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/15 16:48:06    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[07/15 16:48:06    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]     Clock DAG hash after 'Approximately balancing fragments step': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Legalizer API calls during this step: 499 succeeded with high effort: 499 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    119s]   Approximately balancing fragments step done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/15 16:48:06    119s]   Clock DAG stats after Approximately balancing fragments:
[07/15 16:48:06    119s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]     misc counts      : r=2, pp=0
[07/15 16:48:06    119s]     cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]     cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]     wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]     wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]     hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]   Clock DAG net violations after Approximately balancing fragments: none
[07/15 16:48:06    119s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/15 16:48:06    119s]     Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]     Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[07/15 16:48:06    119s]      Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]   Clock DAG hash after Approximately balancing fragments: 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[07/15 16:48:06    119s]     delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]     legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]     steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]   Primary reporting skew groups after Approximately balancing fragments:
[07/15 16:48:06    119s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]         min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:06    119s]         max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    119s]   Skew group summary after Approximately balancing fragments:
[07/15 16:48:06    119s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 16:48:06    119s]   Improving fragments clock skew...
[07/15 16:48:06    119s]     Clock DAG hash before 'Improving fragments clock skew': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Clock DAG stats after 'Improving fragments clock skew':
[07/15 16:48:06    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]       misc counts      : r=2, pp=0
[07/15 16:48:06    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/15 16:48:06    119s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/15 16:48:06    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[07/15 16:48:06    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]     Clock DAG hash after 'Improving fragments clock skew': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:06    119s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    119s]     Skew group summary after 'Improving fragments clock skew':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 16:48:06    119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    119s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]   Approximately balancing step...
[07/15 16:48:06    119s]     Clock DAG hash before 'Approximately balancing step': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Resolve constraints - Approximately balancing...
[07/15 16:48:06    119s]     Resolving skew group constraints...
[07/15 16:48:06    119s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 16:48:06    119s]     Resolving skew group constraints done.
[07/15 16:48:06    119s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]     Approximately balancing...
[07/15 16:48:06    119s]       Approximately balancing, wire and cell delays...
[07/15 16:48:06    119s]       Approximately balancing, wire and cell delays, iteration 1...
[07/15 16:48:06    119s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 16:48:06    119s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]           misc counts      : r=2, pp=0
[07/15 16:48:06    119s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]           wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]           wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]           hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/15 16:48:06    119s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/15 16:48:06    119s]           Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]           Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[07/15 16:48:06    119s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/15 16:48:06    119s]           delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]           legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]           steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/15 16:48:06    119s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]     Approximately balancing done.
[07/15 16:48:06    119s]     Clock DAG stats after 'Approximately balancing step':
[07/15 16:48:06    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]       misc counts      : r=2, pp=0
[07/15 16:48:06    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]     Clock DAG net violations after 'Approximately balancing step': none
[07/15 16:48:06    119s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/15 16:48:06    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[07/15 16:48:06    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]     Clock DAG hash after 'Approximately balancing step': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Primary reporting skew groups after 'Approximately balancing step':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:06    119s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    119s]     Skew group summary after 'Approximately balancing step':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 16:48:06    119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    119s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]   Fixing clock tree overload...
[07/15 16:48:06    119s]     Clock DAG hash before 'Fixing clock tree overload': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:06    119s]     Clock DAG stats after 'Fixing clock tree overload':
[07/15 16:48:06    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]       misc counts      : r=2, pp=0
[07/15 16:48:06    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/15 16:48:06    119s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/15 16:48:06    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[07/15 16:48:06    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]     Clock DAG hash after 'Fixing clock tree overload': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:06    119s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    119s]     Skew group summary after 'Fixing clock tree overload':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:06    119s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007], skew [0.027 vs 0.286]
[07/15 16:48:06    119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    119s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]   Approximately balancing paths...
[07/15 16:48:06    119s]     Clock DAG hash before 'Approximately balancing paths': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Added 0 buffers.
[07/15 16:48:06    119s]     Clock DAG stats after 'Approximately balancing paths':
[07/15 16:48:06    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]       misc counts      : r=2, pp=0
[07/15 16:48:06    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/15 16:48:06    119s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/15 16:48:06    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[07/15 16:48:06    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:06    119s]     Clock DAG hash after 'Approximately balancing paths': 1943222167662273449 15691273204984404072
[07/15 16:48:06    119s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/15 16:48:06    119s]       delay calculator: calls=8546, total_wall_time=0.394s, mean_wall_time=0.046ms
[07/15 16:48:06    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:06    119s]       steiner router: calls=7774, total_wall_time=0.192s, mean_wall_time=0.025ms
[07/15 16:48:06    119s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.991 gs=0.010)
[07/15 16:48:06    119s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:06    119s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:06    119s]     Skew group summary after 'Approximately balancing paths':
[07/15 16:48:06    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.071 ws=0.046) (gid=1.991 gs=0.010)
[07/15 16:48:06    119s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.007, avg=1.994, sd=0.011], skew [0.027 vs 0.286], 100% {1.981, 2.007} (wid=0.056 ws=0.027) (gid=1.951 gs=0.000)
[07/15 16:48:06    119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:06    119s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[07/15 16:48:06    119s]   Stage::Polishing...
[07/15 16:48:06    119s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:06    119s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:06    119s]   Clock DAG stats before polishing:
[07/15 16:48:06    119s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:06    119s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:06    119s]     misc counts      : r=2, pp=0
[07/15 16:48:06    119s]     cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:06    119s]     cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:06    119s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:06    119s]     wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:06    119s]     wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:06    119s]     hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:06    119s]   Clock DAG net violations before polishing: none
[07/15 16:48:06    119s]   Clock DAG primary half-corner transition distribution before polishing:
[07/15 16:48:06    119s]     Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:06    119s]     Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:06    119s]   Clock DAG library cell distribution before polishing {count}:
[07/15 16:48:07    119s]      Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    119s]   Clock DAG hash before polishing: 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]   CTS services accumulated run-time stats before polishing:
[07/15 16:48:07    119s]     delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]     legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]     steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]   Primary reporting skew groups before polishing:
[07/15 16:48:07    119s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:07    119s]         min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:07    119s]         max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    119s]   Skew group summary before polishing:
[07/15 16:48:07    119s]     skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:07    119s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.008], skew [0.027 vs 0.286]
[07/15 16:48:07    119s]   Merging balancing drivers for power...
[07/15 16:48:07    119s]     Clock DAG hash before 'Merging balancing drivers for power': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/15 16:48:07    119s]       delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]       steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]     Tried: 14 Succeeded: 0
[07/15 16:48:07    119s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/15 16:48:07    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    119s]       misc counts      : r=2, pp=0
[07/15 16:48:07    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:07    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:07    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:07    119s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/15 16:48:07    119s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/15 16:48:07    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    119s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[07/15 16:48:07    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    119s]     Clock DAG hash after 'Merging balancing drivers for power': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/15 16:48:07    119s]       delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]       steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/15 16:48:07    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:07    119s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:07    119s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    119s]     Skew group summary after 'Merging balancing drivers for power':
[07/15 16:48:07    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062], skew [0.056 vs 0.286]
[07/15 16:48:07    119s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.008], skew [0.027 vs 0.286]
[07/15 16:48:07    119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]   Improving clock skew...
[07/15 16:48:07    119s]     Clock DAG hash before 'Improving clock skew': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/15 16:48:07    119s]       delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]       steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]     Clock DAG stats after 'Improving clock skew':
[07/15 16:48:07    119s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    119s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    119s]       misc counts      : r=2, pp=0
[07/15 16:48:07    119s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    119s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    119s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    119s]       wire capacitance : top=0.000pF, trunk=0.328pF, leaf=0.627pF, total=0.955pF
[07/15 16:48:07    119s]       wire lengths     : top=0.000um, trunk=2125.395um, leaf=3943.318um, total=6068.713um
[07/15 16:48:07    119s]       hp wire lengths  : top=0.000um, trunk=1571.360um, leaf=1503.600um, total=3074.960um
[07/15 16:48:07    119s]     Clock DAG net violations after 'Improving clock skew': none
[07/15 16:48:07    119s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/15 16:48:07    119s]       Trunk : target=0.622ns count=8 avg=0.323ns sd=0.198ns min=0.054ns max=0.542ns {4 <= 0.373ns, 2 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    119s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    119s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[07/15 16:48:07    119s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    119s]     Clock DAG hash after 'Improving clock skew': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/15 16:48:07    119s]       delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]       steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]     Primary reporting skew groups after 'Improving clock skew':
[07/15 16:48:07    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.072 ws=0.047) (gid=1.990 gs=0.010)
[07/15 16:48:07    119s]           min path sink: spi1_conf0_meta_reg[15]/C
[07/15 16:48:07    119s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    119s]     Skew group summary after 'Improving clock skew':
[07/15 16:48:07    119s]       skew_group CLK/functional_mode: insertion delay [min=2.006, max=2.062, avg=2.031, sd=0.017], skew [0.056 vs 0.286], 100% {2.006, 2.062} (wid=0.072 ws=0.047) (gid=1.990 gs=0.010)
[07/15 16:48:07    119s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.981, max=2.008, avg=1.995, sd=0.011], skew [0.027 vs 0.286], 100% {1.981, 2.008} (wid=0.056 ws=0.027) (gid=1.951 gs=0.000)
[07/15 16:48:07    119s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]   Moving gates to reduce wire capacitance...
[07/15 16:48:07    119s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/15 16:48:07    119s]       delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]       legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]       steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/15 16:48:07    119s]     Iteration 1...
[07/15 16:48:07    119s]       Artificially removing short and long paths...
[07/15 16:48:07    119s]         Clock DAG hash before 'Artificially removing short and long paths': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 16:48:07    119s]           delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]           legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]           steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]         For skew_group CLK/functional_mode target band (2.006, 2.062)
[07/15 16:48:07    119s]         For skew_group SPI_CLK/functional_mode target band (1.981, 2.008)
[07/15 16:48:07    119s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/15 16:48:07    119s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1943222167662273449 15691273204984404072
[07/15 16:48:07    119s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/15 16:48:07    119s]           delay calculator: calls=8559, total_wall_time=0.395s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]           legalizer: calls=679, total_wall_time=0.010s, mean_wall_time=0.015ms
[07/15 16:48:07    119s]           steiner router: calls=7787, total_wall_time=0.195s, mean_wall_time=0.025ms
[07/15 16:48:07    119s]         Legalizer releasing space for clock trees
[07/15 16:48:07    119s]         Legalizing clock trees...
[07/15 16:48:07    119s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]         Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/15 16:48:07    119s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 373817850550992038 16651801420502742951
[07/15 16:48:07    119s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/15 16:48:07    119s]           delay calculator: calls=8617, total_wall_time=0.400s, mean_wall_time=0.046ms
[07/15 16:48:07    119s]           legalizer: calls=722, total_wall_time=0.012s, mean_wall_time=0.016ms
[07/15 16:48:07    119s]           steiner router: calls=7817, total_wall_time=0.200s, mean_wall_time=0.026ms
[07/15 16:48:07    119s]         Moving gates: 
[07/15 16:48:07    119s]         Legalizer releasing space for clock trees
[07/15 16:48:07    119s]         ...20% ...40% ...60% ..Legalizing clock trees...
[07/15 16:48:07    119s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]         .80% ...100% 
[07/15 16:48:07    119s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/15 16:48:07    119s]     Iteration 1 done.
[07/15 16:48:07    119s]     Iteration 2...
[07/15 16:48:07    119s]       Artificially removing short and long paths...
[07/15 16:48:07    119s]         Clock DAG hash before 'Artificially removing short and long paths': 11923553384577043418 13065972043453109059
[07/15 16:48:07    119s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 16:48:07    119s]           delay calculator: calls=8824, total_wall_time=0.412s, mean_wall_time=0.047ms
[07/15 16:48:07    119s]           legalizer: calls=876, total_wall_time=0.015s, mean_wall_time=0.018ms
[07/15 16:48:07    119s]           steiner router: calls=7989, total_wall_time=0.219s, mean_wall_time=0.027ms
[07/15 16:48:07    119s]         For skew_group CLK/functional_mode target band (1.857, 1.915)
[07/15 16:48:07    119s]         For skew_group SPI_CLK/functional_mode target band (1.860, 1.887)
[07/15 16:48:07    119s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[07/15 16:48:07    119s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 11923553384577043418 13065972043453109059
[07/15 16:48:07    119s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[07/15 16:48:07    119s]           delay calculator: calls=8824, total_wall_time=0.412s, mean_wall_time=0.047ms
[07/15 16:48:07    119s]           legalizer: calls=876, total_wall_time=0.015s, mean_wall_time=0.018ms
[07/15 16:48:07    119s]           steiner router: calls=7989, total_wall_time=0.219s, mean_wall_time=0.027ms
[07/15 16:48:07    119s]         Legalizer releasing space for clock trees
[07/15 16:48:07    119s]         Legalizing clock trees...
[07/15 16:48:07    119s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    119s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[07/15 16:48:07    119s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 11923553384577043418 13065972043453109059
[07/15 16:48:07    119s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[07/15 16:48:07    119s]           delay calculator: calls=8870, total_wall_time=0.416s, mean_wall_time=0.047ms
[07/15 16:48:07    119s]           legalizer: calls=918, total_wall_time=0.016s, mean_wall_time=0.018ms
[07/15 16:48:07    119s]           steiner router: calls=8017, total_wall_time=0.223s, mean_wall_time=0.028ms
[07/15 16:48:07    119s]         Moving gates: 
[07/15 16:48:07    119s]         Legalizer releasing space for clock trees
[07/15 16:48:07    119s]         ...20% ...40% ...60% Legalizing clock trees...
[07/15 16:48:07    120s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         ...80% ...100% 
[07/15 16:48:07    120s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/15 16:48:07    120s]     Iteration 2 done.
[07/15 16:48:07    120s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/15 16:48:07    120s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/15 16:48:07    120s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]       misc counts      : r=2, pp=0
[07/15 16:48:07    120s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.625pF, total=0.906pF
[07/15 16:48:07    120s]       wire lengths     : top=0.000um, trunk=1841.205um, leaf=3933.509um, total=5774.714um
[07/15 16:48:07    120s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/15 16:48:07    120s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/15 16:48:07    120s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.169ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    120s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[07/15 16:48:07    120s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/15 16:48:07    120s]       delay calculator: calls=9067, total_wall_time=0.428s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]       legalizer: calls=1072, total_wall_time=0.019s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]       steiner router: calls=8203, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]           min path sink: spi1_conf0_reg[15]/C
[07/15 16:48:07    120s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    120s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.884, avg=1.871, sd=0.011], skew [0.027 vs 0.286], 100% {1.857, 1.884} (wid=0.053 ws=0.027) (gid=1.831 gs=0.000)
[07/15 16:48:07    120s]     Legalizer API calls during this step: 393 succeeded with high effort: 393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.7 real=0:00:00.4)
[07/15 16:48:07    120s]   Reducing clock tree power 3...
[07/15 16:48:07    120s]     Clock DAG hash before 'Reducing clock tree power 3': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/15 16:48:07    120s]       delay calculator: calls=9067, total_wall_time=0.428s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]       legalizer: calls=1072, total_wall_time=0.019s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]       steiner router: calls=8203, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]     Artificially removing short and long paths...
[07/15 16:48:07    120s]       Clock DAG hash before 'Artificially removing short and long paths': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 16:48:07    120s]         delay calculator: calls=9067, total_wall_time=0.428s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]         legalizer: calls=1072, total_wall_time=0.019s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]         steiner router: calls=8203, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]       For skew_group CLK/functional_mode target band (1.857, 1.915)
[07/15 16:48:07    120s]       For skew_group SPI_CLK/functional_mode target band (1.857, 1.884)
[07/15 16:48:07    120s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]     Initial gate capacitance is (rise=1.429pF fall=1.447pF).
[07/15 16:48:07    120s]     Resizing gates: 
[07/15 16:48:07    120s]     Legalizer releasing space for clock trees
[07/15 16:48:07    120s]     ...20% ...40% ...60% ..Legalizing clock trees...
[07/15 16:48:07    120s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]     .80% ...100% 
[07/15 16:48:07    120s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/15 16:48:07    120s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]       misc counts      : r=2, pp=0
[07/15 16:48:07    120s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.625pF, total=0.906pF
[07/15 16:48:07    120s]       wire lengths     : top=0.000um, trunk=1841.205um, leaf=3933.509um, total=5774.714um
[07/15 16:48:07    120s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/15 16:48:07    120s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/15 16:48:07    120s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.169ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    120s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[07/15 16:48:07    120s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]     Clock DAG hash after 'Reducing clock tree power 3': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/15 16:48:07    120s]       delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]       legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]       steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]           min path sink: spi1_conf0_reg[15]/C
[07/15 16:48:07    120s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    120s]     Skew group summary after 'Reducing clock tree power 3':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.884, avg=1.871, sd=0.011], skew [0.027 vs 0.286], 100% {1.857, 1.884} (wid=0.053 ws=0.027) (gid=1.831 gs=0.000)
[07/15 16:48:07    120s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/15 16:48:07    120s]   Improving insertion delay...
[07/15 16:48:07    120s]     Clock DAG hash before 'Improving insertion delay': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/15 16:48:07    120s]       delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]       legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]       steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]     Clock DAG stats after 'Improving insertion delay':
[07/15 16:48:07    120s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]       misc counts      : r=2, pp=0
[07/15 16:48:07    120s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.625pF, total=0.906pF
[07/15 16:48:07    120s]       wire lengths     : top=0.000um, trunk=1841.205um, leaf=3933.509um, total=5774.714um
[07/15 16:48:07    120s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]     Clock DAG net violations after 'Improving insertion delay': none
[07/15 16:48:07    120s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/15 16:48:07    120s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.169ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    120s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[07/15 16:48:07    120s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]     Clock DAG hash after 'Improving insertion delay': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/15 16:48:07    120s]       delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]       legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]       steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]     Primary reporting skew groups after 'Improving insertion delay':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]           min path sink: spi1_conf0_reg[15]/C
[07/15 16:48:07    120s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    120s]     Skew group summary after 'Improving insertion delay':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.884, avg=1.871, sd=0.011], skew [0.027 vs 0.286], 100% {1.857, 1.884} (wid=0.053 ws=0.027) (gid=1.831 gs=0.000)
[07/15 16:48:07    120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]   Wire Opt OverFix...
[07/15 16:48:07    120s]     Clock DAG hash before 'Wire Opt OverFix': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/15 16:48:07    120s]       delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]       legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]       steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]     Wire Reduction extra effort...
[07/15 16:48:07    120s]       Clock DAG hash before 'Wire Reduction extra effort': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/15 16:48:07    120s]         delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]         legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]         steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/15 16:48:07    120s]       Artificially removing short and long paths...
[07/15 16:48:07    120s]         Clock DAG hash before 'Artificially removing short and long paths': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/15 16:48:07    120s]           delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]           legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]           steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]         For skew_group CLK/functional_mode target band (1.857, 1.915)
[07/15 16:48:07    120s]         For skew_group SPI_CLK/functional_mode target band (1.857, 1.884)
[07/15 16:48:07    120s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]       Global shorten wires A0...
[07/15 16:48:07    120s]         Clock DAG hash before 'Global shorten wires A0': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/15 16:48:07    120s]           delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]           legalizer: calls=1096, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]           steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]       Move For Wirelength - core...
[07/15 16:48:07    120s]         Clock DAG hash before 'Move For Wirelength - core': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 16:48:07    120s]           delay calculator: calls=9121, total_wall_time=0.433s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]           legalizer: calls=1102, total_wall_time=0.020s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]           steiner router: calls=8210, total_wall_time=0.252s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=6, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=43, accepted=0
[07/15 16:48:07    120s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 16:48:07    120s]         Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:07    120s]       Global shorten wires A1...
[07/15 16:48:07    120s]         Clock DAG hash before 'Global shorten wires A1': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/15 16:48:07    120s]           delay calculator: calls=9257, total_wall_time=0.440s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]           legalizer: calls=1157, total_wall_time=0.021s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]           steiner router: calls=8316, total_wall_time=0.262s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]       Move For Wirelength - core...
[07/15 16:48:07    120s]         Clock DAG hash before 'Move For Wirelength - core': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/15 16:48:07    120s]           delay calculator: calls=9260, total_wall_time=0.440s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]           legalizer: calls=1163, total_wall_time=0.022s, mean_wall_time=0.019ms
[07/15 16:48:07    120s]           steiner router: calls=8318, total_wall_time=0.262s, mean_wall_time=0.031ms
[07/15 16:48:07    120s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=5, computed=6, moveTooSmall=17, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=13, accepted=0
[07/15 16:48:07    120s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 16:48:07    120s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]       Global shorten wires B...
[07/15 16:48:07    120s]         Clock DAG hash before 'Global shorten wires B': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/15 16:48:07    120s]           delay calculator: calls=9315, total_wall_time=0.442s, mean_wall_time=0.047ms
[07/15 16:48:07    120s]           legalizer: calls=1177, total_wall_time=0.022s, mean_wall_time=0.019ms
[07/15 16:48:07    120s]           steiner router: calls=8354, total_wall_time=0.264s, mean_wall_time=0.032ms
[07/15 16:48:07    120s]         Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]       Move For Wirelength - branch...
[07/15 16:48:07    120s]         Clock DAG hash before 'Move For Wirelength - branch': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/15 16:48:07    120s]           delay calculator: calls=9359, total_wall_time=0.446s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]           legalizer: calls=1198, total_wall_time=0.022s, mean_wall_time=0.019ms
[07/15 16:48:07    120s]           steiner router: calls=8382, total_wall_time=0.268s, mean_wall_time=0.032ms
[07/15 16:48:07    120s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=23, accepted=0
[07/15 16:48:07    120s]         Max accepted move=0.000um, total accepted move=0.000um
[07/15 16:48:07    120s]         Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/15 16:48:07    120s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/15 16:48:07    120s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]         misc counts      : r=2, pp=0
[07/15 16:48:07    120s]         cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]         cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]         wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.625pF, total=0.906pF
[07/15 16:48:07    120s]         wire lengths     : top=0.000um, trunk=1841.205um, leaf=3933.509um, total=5774.714um
[07/15 16:48:07    120s]         hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/15 16:48:07    120s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/15 16:48:07    120s]         Trunk : target=0.622ns count=8 avg=0.284ns sd=0.169ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]         Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    120s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[07/15 16:48:07    120s]          Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]       Clock DAG hash after 'Wire Reduction extra effort': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/15 16:48:07    120s]         delay calculator: calls=9430, total_wall_time=0.449s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]         legalizer: calls=1221, total_wall_time=0.023s, mean_wall_time=0.019ms
[07/15 16:48:07    120s]         steiner router: calls=8430, total_wall_time=0.272s, mean_wall_time=0.032ms
[07/15 16:48:07    120s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/15 16:48:07    120s]         skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]             min path sink: spi1_conf0_reg[15]/C
[07/15 16:48:07    120s]             max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    120s]       Skew group summary after 'Wire Reduction extra effort':
[07/15 16:48:07    120s]         skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.884, avg=1.871, sd=0.011], skew [0.027 vs 0.286], 100% {1.857, 1.884} (wid=0.053 ws=0.027) (gid=1.831 gs=0.000)
[07/15 16:48:07    120s]       Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 16:48:07    120s]     Optimizing orientation...
[07/15 16:48:07    120s]     FlipOpt...
[07/15 16:48:07    120s]     Disconnecting clock tree from netlist...
[07/15 16:48:07    120s]     Disconnecting clock tree from netlist done.
[07/15 16:48:07    120s]     Performing Single Threaded FlipOpt
[07/15 16:48:07    120s]     Optimizing orientation on clock cells...
[07/15 16:48:07    120s]       Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 0 , Constraints Broken = 9 , CannotMove = 3 , Illegal = 2 , Other = 0
[07/15 16:48:07    120s]     Optimizing orientation on clock cells done.
[07/15 16:48:07    120s]     Resynthesising clock tree into netlist...
[07/15 16:48:07    120s]       Reset timing graph...
[07/15 16:48:07    120s] Ignoring AAE DB Resetting ...
[07/15 16:48:07    120s]       Reset timing graph done.
[07/15 16:48:07    120s]     Resynthesising clock tree into netlist done.
[07/15 16:48:07    120s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s] End AAE Lib Interpolated Model. (MEM=3152.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:07    120s]     Clock DAG stats after 'Wire Opt OverFix':
[07/15 16:48:07    120s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]       misc counts      : r=2, pp=0
[07/15 16:48:07    120s]       cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]       cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]       wire capacitance : top=0.000pF, trunk=0.281pF, leaf=0.625pF, total=0.906pF
[07/15 16:48:07    120s]       wire lengths     : top=0.000um, trunk=1841.205um, leaf=3933.509um, total=5774.714um
[07/15 16:48:07    120s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/15 16:48:07    120s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/15 16:48:07    120s]       Trunk : target=0.622ns count=8 avg=0.284ns sd=0.169ns min=0.054ns max=0.516ns {5 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]       Leaf  : target=0.622ns count=5 avg=0.542ns sd=0.066ns min=0.487ns max=0.622ns {0 <= 0.373ns, 2 <= 0.498ns, 1 <= 0.560ns, 0 <= 0.591ns, 2 <= 0.622ns}
[07/15 16:48:07    120s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[07/15 16:48:07    120s]        Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]     Clock DAG hash after 'Wire Opt OverFix': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/15 16:48:07    120s]       delay calculator: calls=9443, total_wall_time=0.450s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]       legalizer: calls=1221, total_wall_time=0.023s, mean_wall_time=0.019ms
[07/15 16:48:07    120s]       steiner router: calls=8469, total_wall_time=0.275s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]           min path sink: spi1_conf0_reg[15]/C
[07/15 16:48:07    120s]           max path sink: spi1_conf0_meta_reg[7]/C
[07/15 16:48:07    120s]     Skew group summary after 'Wire Opt OverFix':
[07/15 16:48:07    120s]       skew_group CLK/functional_mode: insertion delay [min=1.857, max=1.915, avg=1.884, sd=0.017], skew [0.058 vs 0.286], 100% {1.857, 1.915} (wid=0.067 ws=0.047) (gid=1.849 gs=0.011)
[07/15 16:48:07    120s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.884, avg=1.871, sd=0.011], skew [0.027 vs 0.286], 100% {1.857, 1.884} (wid=0.053 ws=0.027) (gid=1.831 gs=0.000)
[07/15 16:48:07    120s]     Legalizer API calls during this step: 125 succeeded with high effort: 125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 16:48:07    120s]   Total capacitance is (rise=2.335pF fall=2.353pF), of which (rise=0.906pF fall=0.906pF) is wire, and (rise=1.429pF fall=1.447pF) is gate.
[07/15 16:48:07    120s]   Stage::Polishing done. (took cpu=0:00:01.0 real=0:00:00.7)
[07/15 16:48:07    120s]   Stage::Updating netlist...
[07/15 16:48:07    120s]   Reset timing graph...
[07/15 16:48:07    120s] Ignoring AAE DB Resetting ...
[07/15 16:48:07    120s]   Reset timing graph done.
[07/15 16:48:07    120s]   Setting non-default rules before calling refine place.
[07/15 16:48:07    120s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:48:07    120s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3152.6M, EPOCH TIME: 1721076487.690554
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2989.6M, EPOCH TIME: 1721076487.693039
[07/15 16:48:07    120s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]   Leaving CCOpt scope - ClockRefiner...
[07/15 16:48:07    120s]   Assigned high priority to 11 instances.
[07/15 16:48:07    120s]   Soft fixed 11 clock instances.
[07/15 16:48:07    120s]   Performing Clock Only Refine Place.
[07/15 16:48:07    120s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/15 16:48:07    120s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2989.6M, EPOCH TIME: 1721076487.694390
[07/15 16:48:07    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2989.6M, EPOCH TIME: 1721076487.694495
[07/15 16:48:07    120s] Processing tracks to init pin-track alignment.
[07/15 16:48:07    120s] z: 2, totalTracks: 1
[07/15 16:48:07    120s] z: 4, totalTracks: 1
[07/15 16:48:07    120s] z: 6, totalTracks: 1
[07/15 16:48:07    120s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:07    120s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2989.6M, EPOCH TIME: 1721076487.695769
[07/15 16:48:07    120s] Info: 11 insts are soft-fixed.
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:07    120s] OPERPROF:       Starting CMU at level 4, MEM:2989.6M, EPOCH TIME: 1721076487.704667
[07/15 16:48:07    120s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2997.6M, EPOCH TIME: 1721076487.705762
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:07    120s] Info: 11 insts are soft-fixed.
[07/15 16:48:07    120s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2997.6M, EPOCH TIME: 1721076487.705969
[07/15 16:48:07    120s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2997.6M, EPOCH TIME: 1721076487.706015
[07/15 16:48:07    120s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.001, MEM:2997.6M, EPOCH TIME: 1721076487.706782
[07/15 16:48:07    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2997.6MB).
[07/15 16:48:07    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.012, MEM:2997.6M, EPOCH TIME: 1721076487.706960
[07/15 16:48:07    120s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:2997.6M, EPOCH TIME: 1721076487.707000
[07/15 16:48:07    120s] TDRefine: refinePlace mode is spiral
[07/15 16:48:07    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.6
[07/15 16:48:07    120s] OPERPROF: Starting RefinePlace at level 1, MEM:2997.6M, EPOCH TIME: 1721076487.707063
[07/15 16:48:07    120s] *** Starting refinePlace (0:02:01 mem=2997.6M) ***
[07/15 16:48:07    120s] Total net bbox length = 4.426e+04 (2.483e+04 1.943e+04) (ext = 5.084e+03)
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:07    120s] Info: 11 insts are soft-fixed.
[07/15 16:48:07    120s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2997.6M, EPOCH TIME: 1721076487.708647
[07/15 16:48:07    120s] Starting refinePlace ...
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] One DDP V2 for no tweak run.
[07/15 16:48:07    120s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2997.6MB
[07/15 16:48:07    120s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:07    120s]   maximum (X+Y) =         0.00 um
[07/15 16:48:07    120s]   mean    (X+Y) =         0.00 um
[07/15 16:48:07    120s] Summary Report:
[07/15 16:48:07    120s] Instances move: 0 (out of 1229 movable)
[07/15 16:48:07    120s] Instances flipped: 0
[07/15 16:48:07    120s] Mean displacement: 0.00 um
[07/15 16:48:07    120s] Max displacement: 0.00 um 
[07/15 16:48:07    120s] Total instances moved : 0
[07/15 16:48:07    120s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:2997.6M, EPOCH TIME: 1721076487.709301
[07/15 16:48:07    120s] Total net bbox length = 4.426e+04 (2.483e+04 1.943e+04) (ext = 5.084e+03)
[07/15 16:48:07    120s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2997.6MB
[07/15 16:48:07    120s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2997.6MB) @(0:02:01 - 0:02:01).
[07/15 16:48:07    120s] *** Finished refinePlace (0:02:01 mem=2997.6M) ***
[07/15 16:48:07    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.6
[07/15 16:48:07    120s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:2997.6M, EPOCH TIME: 1721076487.709741
[07/15 16:48:07    120s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2997.6M, EPOCH TIME: 1721076487.709789
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2989.6M, EPOCH TIME: 1721076487.711449
[07/15 16:48:07    120s]   ClockRefiner summary
[07/15 16:48:07    120s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 16:48:07    120s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 16:48:07    120s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 16:48:07    120s]   Restoring pStatusCts on 11 clock instances.
[07/15 16:48:07    120s]   Revert refine place priority changes on 0 instances.
[07/15 16:48:07    120s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.8 real=0:00:01.5)
[07/15 16:48:07    120s]   CCOpt::Phase::eGRPC...
[07/15 16:48:07    120s]   eGR Post Conditioning loop iteration 0...
[07/15 16:48:07    120s]     Clock implementation routing...
[07/15 16:48:07    120s]       Leaving CCOpt scope - Routing Tools...
[07/15 16:48:07    120s] Net route status summary:
[07/15 16:48:07    120s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:07    120s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:07    120s]       Routing using eGR only...
[07/15 16:48:07    120s]         Early Global Route - eGR only step...
[07/15 16:48:07    120s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 16:48:07    120s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 16:48:07    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:48:07    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:07    120s] (ccopt eGR): Start to route 13 all nets
[07/15 16:48:07    120s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2989.56 MB )
[07/15 16:48:07    120s] (I)      ============================ Layers =============================
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:07    120s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:07    120s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:07    120s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:07    120s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:07    120s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:07    120s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:07    120s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:07    120s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:07    120s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:07    120s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:07    120s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:07    120s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:07    120s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:07    120s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:07    120s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:07    120s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:07    120s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:07    120s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:07    120s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:07    120s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:07    120s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:07    120s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:07    120s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:07    120s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:07    120s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:07    120s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:07    120s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:07    120s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:07    120s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:07    120s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:07    120s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:07    120s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:07    120s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:07    120s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:07    120s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:07    120s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:07    120s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:07    120s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:07    120s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:07    120s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:07    120s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:07    120s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:07    120s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      Started Import and model ( Curr Mem: 2989.56 MB )
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] (I)      == Non-default Options ==
[07/15 16:48:07    120s] (I)      Clean congestion better                            : true
[07/15 16:48:07    120s] (I)      Estimate vias on DPT layer                         : true
[07/15 16:48:07    120s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 16:48:07    120s] (I)      Layer constraints as soft constraints              : true
[07/15 16:48:07    120s] (I)      Soft top layer                                     : true
[07/15 16:48:07    120s] (I)      Skip prospective layer relax nets                  : true
[07/15 16:48:07    120s] (I)      Better NDR handling                                : true
[07/15 16:48:07    120s] (I)      Improved NDR modeling in LA                        : true
[07/15 16:48:07    120s] (I)      Routing cost fix for NDR handling                  : true
[07/15 16:48:07    120s] (I)      Block tracks for preroutes                         : true
[07/15 16:48:07    120s] (I)      Assign IRoute by net group key                     : true
[07/15 16:48:07    120s] (I)      Block unroutable channels                          : true
[07/15 16:48:07    120s] (I)      Block unroutable channels 3D                       : true
[07/15 16:48:07    120s] (I)      Bound layer relaxed segment wl                     : true
[07/15 16:48:07    120s] (I)      Blocked pin reach length threshold                 : 2
[07/15 16:48:07    120s] (I)      Check blockage within NDR space in TA              : true
[07/15 16:48:07    120s] (I)      Skip must join for term with via pillar            : true
[07/15 16:48:07    120s] (I)      Model find APA for IO pin                          : true
[07/15 16:48:07    120s] (I)      On pin location for off pin term                   : true
[07/15 16:48:07    120s] (I)      Handle EOL spacing                                 : true
[07/15 16:48:07    120s] (I)      Merge PG vias by gap                               : true
[07/15 16:48:07    120s] (I)      Maximum routing layer                              : 6
[07/15 16:48:07    120s] (I)      Route selected nets only                           : true
[07/15 16:48:07    120s] (I)      Refine MST                                         : true
[07/15 16:48:07    120s] (I)      Honor PRL                                          : true
[07/15 16:48:07    120s] (I)      Strong congestion aware                            : true
[07/15 16:48:07    120s] (I)      Improved initial location for IRoutes              : true
[07/15 16:48:07    120s] (I)      Multi panel TA                                     : true
[07/15 16:48:07    120s] (I)      Penalize wire overlap                              : true
[07/15 16:48:07    120s] (I)      Expand small instance blockage                     : true
[07/15 16:48:07    120s] (I)      Reduce via in TA                                   : true
[07/15 16:48:07    120s] (I)      SS-aware routing                                   : true
[07/15 16:48:07    120s] (I)      Improve tree edge sharing                          : true
[07/15 16:48:07    120s] (I)      Improve 2D via estimation                          : true
[07/15 16:48:07    120s] (I)      Refine Steiner tree                                : true
[07/15 16:48:07    120s] (I)      Build spine tree                                   : true
[07/15 16:48:07    120s] (I)      Model pass through capacity                        : true
[07/15 16:48:07    120s] (I)      Extend blockages by a half GCell                   : true
[07/15 16:48:07    120s] (I)      Consider pin shapes                                : true
[07/15 16:48:07    120s] (I)      Consider pin shapes for all nodes                  : true
[07/15 16:48:07    120s] (I)      Consider NR APA                                    : true
[07/15 16:48:07    120s] (I)      Consider IO pin shape                              : true
[07/15 16:48:07    120s] (I)      Fix pin connection bug                             : true
[07/15 16:48:07    120s] (I)      Consider layer RC for local wires                  : true
[07/15 16:48:07    120s] (I)      Route to clock mesh pin                            : true
[07/15 16:48:07    120s] (I)      LA-aware pin escape length                         : 2
[07/15 16:48:07    120s] (I)      Connect multiple ports                             : true
[07/15 16:48:07    120s] (I)      Split for must join                                : true
[07/15 16:48:07    120s] (I)      Number of threads                                  : 4
[07/15 16:48:07    120s] (I)      Routing effort level                               : 10000
[07/15 16:48:07    120s] (I)      Prefer layer length threshold                      : 8
[07/15 16:48:07    120s] (I)      Overflow penalty cost                              : 10
[07/15 16:48:07    120s] (I)      A-star cost                                        : 0.300000
[07/15 16:48:07    120s] (I)      Misalignment cost                                  : 10.000000
[07/15 16:48:07    120s] (I)      Threshold for short IRoute                         : 6
[07/15 16:48:07    120s] (I)      Via cost during post routing                       : 1.000000
[07/15 16:48:07    120s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 16:48:07    120s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 16:48:07    120s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 16:48:07    120s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 16:48:07    120s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 16:48:07    120s] (I)      PG-aware similar topology routing                  : true
[07/15 16:48:07    120s] (I)      Maze routing via cost fix                          : true
[07/15 16:48:07    120s] (I)      Apply PRL on PG terms                              : true
[07/15 16:48:07    120s] (I)      Apply PRL on obs objects                           : true
[07/15 16:48:07    120s] (I)      Handle range-type spacing rules                    : true
[07/15 16:48:07    120s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 16:48:07    120s] (I)      Parallel spacing query fix                         : true
[07/15 16:48:07    120s] (I)      Force source to root IR                            : true
[07/15 16:48:07    120s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 16:48:07    120s] (I)      Do not relax to DPT layer                          : true
[07/15 16:48:07    120s] (I)      No DPT in post routing                             : true
[07/15 16:48:07    120s] (I)      Modeling PG via merging fix                        : true
[07/15 16:48:07    120s] (I)      Shield aware TA                                    : true
[07/15 16:48:07    120s] (I)      Strong shield aware TA                             : true
[07/15 16:48:07    120s] (I)      Overflow calculation fix in LA                     : true
[07/15 16:48:07    120s] (I)      Post routing fix                                   : true
[07/15 16:48:07    120s] (I)      Strong post routing                                : true
[07/15 16:48:07    120s] (I)      NDR via pillar fix                                 : true
[07/15 16:48:07    120s] (I)      Violation on path threshold                        : 1
[07/15 16:48:07    120s] (I)      Pass through capacity modeling                     : true
[07/15 16:48:07    120s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 16:48:07    120s] (I)      Select term pin box for io pin                     : true
[07/15 16:48:07    120s] (I)      Penalize NDR sharing                               : true
[07/15 16:48:07    120s] (I)      Enable special modeling                            : false
[07/15 16:48:07    120s] (I)      Keep fixed segments                                : true
[07/15 16:48:07    120s] (I)      Reorder net groups by key                          : true
[07/15 16:48:07    120s] (I)      Increase net scenic ratio                          : true
[07/15 16:48:07    120s] (I)      Method to set GCell size                           : row
[07/15 16:48:07    120s] (I)      Connect multiple ports and must join fix           : true
[07/15 16:48:07    120s] (I)      Avoid high resistance layers                       : true
[07/15 16:48:07    120s] (I)      Model find APA for IO pin fix                      : true
[07/15 16:48:07    120s] (I)      Avoid connecting non-metal layers                  : true
[07/15 16:48:07    120s] (I)      Use track pitch for NDR                            : true
[07/15 16:48:07    120s] (I)      Enable layer relax to lower layer                  : true
[07/15 16:48:07    120s] (I)      Enable layer relax to upper layer                  : true
[07/15 16:48:07    120s] (I)      Top layer relaxation fix                           : true
[07/15 16:48:07    120s] (I)      Handle non-default track width                     : false
[07/15 16:48:07    120s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:07    120s] (I)      Use row-based GCell size
[07/15 16:48:07    120s] (I)      Use row-based GCell align
[07/15 16:48:07    120s] (I)      layer 0 area = 202000
[07/15 16:48:07    120s] (I)      layer 1 area = 202000
[07/15 16:48:07    120s] (I)      layer 2 area = 202000
[07/15 16:48:07    120s] (I)      layer 3 area = 202000
[07/15 16:48:07    120s] (I)      layer 4 area = 562000
[07/15 16:48:07    120s] (I)      layer 5 area = 10000000
[07/15 16:48:07    120s] (I)      GCell unit size   : 4480
[07/15 16:48:07    120s] (I)      GCell multiplier  : 1
[07/15 16:48:07    120s] (I)      GCell row height  : 4480
[07/15 16:48:07    120s] (I)      Actual row height : 4480
[07/15 16:48:07    120s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:07    120s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:07    120s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:07    120s] (I)      ================= Default via ==================
[07/15 16:48:07    120s] (I)      +---+--------------------+---------------------+
[07/15 16:48:07    120s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:48:07    120s] (I)      +---+--------------------+---------------------+
[07/15 16:48:07    120s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:48:07    120s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:48:07    120s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:48:07    120s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:48:07    120s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:48:07    120s] (I)      +---+--------------------+---------------------+
[07/15 16:48:07    120s] [NR-eGR] Read 10 PG shapes
[07/15 16:48:07    120s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:07    120s] [NR-eGR] Read 0 other shapes
[07/15 16:48:07    120s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:07    120s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:07    120s] [NR-eGR] #PG Blockages       : 10
[07/15 16:48:07    120s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:07    120s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:07    120s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:07    120s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:07    120s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:07    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:48:07    120s] [NR-eGR] Read 1263 nets ( ignored 1250 )
[07/15 16:48:07    120s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 16:48:07    120s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:07    120s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 16:48:07    120s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Moved 2 terms for better access 
[07/15 16:48:07    120s] (I)      Number of ignored nets                =      0
[07/15 16:48:07    120s] (I)      Number of connected nets              =      0
[07/15 16:48:07    120s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 16:48:07    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:07    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:07    120s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 16:48:07    120s] (I)      Ndr track 0 does not exist
[07/15 16:48:07    120s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:07    120s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:07    120s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:07    120s] (I)      Site width          :   560  (dbu)
[07/15 16:48:07    120s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:07    120s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:07    120s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:07    120s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:07    120s] (I)      Grid                :    99    54     6
[07/15 16:48:07    120s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 16:48:07    120s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 16:48:07    120s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 16:48:07    120s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 16:48:07    120s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 16:48:07    120s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 16:48:07    120s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 16:48:07    120s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 16:48:07    120s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 16:48:07    120s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 16:48:07    120s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 16:48:07    120s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 16:48:07    120s] (I)      --------------------------------------------------------
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:07    120s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 16:48:07    120s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:07    120s] (I)                    Layer    2    3    4     5     6 
[07/15 16:48:07    120s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 16:48:07    120s] (I)             #Used tracks    1    1    1     1     1 
[07/15 16:48:07    120s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 16:48:07    120s] [NR-eGR] ========================================
[07/15 16:48:07    120s] [NR-eGR] 
[07/15 16:48:07    120s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:07    120s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:07    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:07    120s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:07    120s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:07    120s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:07    120s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] (I)      Reset routing kernel
[07/15 16:48:07    120s] (I)      Started Global Routing ( Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 16:48:07    120s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:07    120s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1a Route ============
[07/15 16:48:07    120s] (I)      Usage: 1278 = (680 H, 598 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1b Route ============
[07/15 16:48:07    120s] (I)      Usage: 1278 = (680 H, 598 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.725440e+03um
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1c Route ============
[07/15 16:48:07    120s] (I)      Usage: 1278 = (680 H, 598 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1d Route ============
[07/15 16:48:07    120s] (I)      Usage: 1278 = (680 H, 598 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1e Route ============
[07/15 16:48:07    120s] (I)      Usage: 1278 = (680 H, 598 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.725440e+03um
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1f Route ============
[07/15 16:48:07    120s] (I)      Usage: 1278 = (680 H, 598 V) = (1.59% H, 0.75% V) = (3.046e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1g Route ============
[07/15 16:48:07    120s] (I)      Usage: 1268 = (671 H, 597 V) = (1.57% H, 0.75% V) = (3.006e+03um H, 2.675e+03um V)
[07/15 16:48:07    120s] (I)      #Nets         : 13
[07/15 16:48:07    120s] (I)      #Relaxed nets : 1
[07/15 16:48:07    120s] (I)      Wire length   : 1104
[07/15 16:48:07    120s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 6]
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1h Route ============
[07/15 16:48:07    120s] (I)      Usage: 1265 = (669 H, 596 V) = (1.56% H, 0.75% V) = (2.997e+03um H, 2.670e+03um V)
[07/15 16:48:07    120s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 16:48:07    120s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 6]
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1a Route ============
[07/15 16:48:07    120s] (I)      Usage: 1439 = (742 H, 697 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.123e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1b Route ============
[07/15 16:48:07    120s] (I)      Usage: 1439 = (742 H, 697 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.123e+03um V)
[07/15 16:48:07    120s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.446720e+03um
[07/15 16:48:07    120s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:07    120s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1c Route ============
[07/15 16:48:07    120s] (I)      Usage: 1439 = (742 H, 697 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.123e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1d Route ============
[07/15 16:48:07    120s] (I)      Usage: 1439 = (742 H, 697 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.123e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1e Route ============
[07/15 16:48:07    120s] (I)      Usage: 1439 = (742 H, 697 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.123e+03um V)
[07/15 16:48:07    120s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.446720e+03um
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1f Route ============
[07/15 16:48:07    120s] (I)      Usage: 1439 = (742 H, 697 V) = (1.16% H, 0.83% V) = (3.324e+03um H, 3.123e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1g Route ============
[07/15 16:48:07    120s] (I)      Usage: 1438 = (740 H, 698 V) = (1.16% H, 0.83% V) = (3.315e+03um H, 3.127e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1h Route ============
[07/15 16:48:07    120s] (I)      Usage: 1438 = (740 H, 698 V) = (1.16% H, 0.83% V) = (3.315e+03um H, 3.127e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:07    120s] [NR-eGR]                        OverCon            
[07/15 16:48:07    120s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:07    120s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:07    120s] [NR-eGR] ----------------------------------------------
[07/15 16:48:07    120s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR] ----------------------------------------------
[07/15 16:48:07    120s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 16:48:07    120s] [NR-eGR] 
[07/15 16:48:07    120s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 16:48:07    120s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:07    120s] (I)      ============= Track Assignment ============
[07/15 16:48:07    120s] (I)      Started Track Assignment (4T) ( Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:07    120s] (I)      Run Multi-thread track assignment
[07/15 16:48:07    120s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] (I)      Started Export ( Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:07    120s] [NR-eGR] -----------------------------------
[07/15 16:48:07    120s] [NR-eGR]  MET1    (1H)             0   4804 
[07/15 16:48:07    120s] [NR-eGR]  MET2    (2V)         22741   6638 
[07/15 16:48:07    120s] [NR-eGR]  MET3    (3H)         28134    385 
[07/15 16:48:07    120s] [NR-eGR]  MET4    (4V)          3480      0 
[07/15 16:48:07    120s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:07    120s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:07    120s] [NR-eGR] -----------------------------------
[07/15 16:48:07    120s] [NR-eGR]          Total        54356  11827 
[07/15 16:48:07    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:07    120s] [NR-eGR] Total half perimeter of net bounding box: 44264um
[07/15 16:48:07    120s] [NR-eGR] Total length: 54356um, number of vias: 11827
[07/15 16:48:07    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:07    120s] [NR-eGR] Total eGR-routed clock nets wire length: 5783um, number of vias: 885
[07/15 16:48:07    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:07    120s] [NR-eGR] Report for selected net(s) only.
[07/15 16:48:07    120s] [NR-eGR]                 Length (um)  Vias 
[07/15 16:48:07    120s] [NR-eGR] ----------------------------------
[07/15 16:48:07    120s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 16:48:07    120s] [NR-eGR]  MET2    (2V)          1588   424 
[07/15 16:48:07    120s] [NR-eGR]  MET3    (3H)          3049    71 
[07/15 16:48:07    120s] [NR-eGR]  MET4    (4V)          1146     0 
[07/15 16:48:07    120s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 16:48:07    120s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 16:48:07    120s] [NR-eGR] ----------------------------------
[07/15 16:48:07    120s] [NR-eGR]          Total         5783   885 
[07/15 16:48:07    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:07    120s] [NR-eGR] Total half perimeter of net bounding box: 3316um
[07/15 16:48:07    120s] [NR-eGR] Total length: 5783um, number of vias: 885
[07/15 16:48:07    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:07    120s] [NR-eGR] Total routed clock nets wire length: 5783um, number of vias: 885
[07/15 16:48:07    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:07    120s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2997.56 MB )
[07/15 16:48:07    120s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:07    120s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:07    120s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:07    120s] (I)       Early Global Route kernel             100.00%  1227.49 sec  1227.54 sec  0.04 sec  0.04 sec 
[07/15 16:48:07    120s] (I)       +-Import and model                     22.25%  1227.51 sec  1227.52 sec  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | +-Create place DB                     4.73%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Import place data                 4.51%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read instances and placement    1.30%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read nets                       2.75%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Create route DB                    13.00%  1227.51 sec  1227.52 sec  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | | +-Import route data (4T)           10.88%  1227.51 sec  1227.52 sec  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read blockages ( Layer 2-6 )    2.23%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read routing blockages        0.01%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read instance blockages       0.32%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read PG blockages             0.14%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read clock blockages          0.04%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read other blockages          0.04%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read halo blockages           0.02%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Read boundary cut boxes       0.01%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read blackboxes                 0.03%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read prerouted                  0.58%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read unlegalized nets           0.10%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Read nets                       0.10%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Set up via pillars              0.01%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Initialize 3D grid graph        0.18%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Model blockage capacity         2.10%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | | +-Initialize 3D capacity        1.64%  1227.51 sec  1227.51 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Move terms for access (4T)      1.45%  1227.51 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Read aux data                       0.01%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Others data preparation             0.07%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Create route kernel                 3.21%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       +-Global Routing                       23.98%  1227.52 sec  1227.53 sec  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | +-Initialization                      0.10%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Net group 1                        12.38%  1227.52 sec  1227.52 sec  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | | +-Generate topology (4T)            2.10%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1a                          1.95%  1227.52 sec  1227.52 sec  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | | | +-Pattern routing (4T)            1.45%  1227.52 sec  1227.52 sec  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1b                          0.23%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1c                          0.04%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1d                          0.04%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1e                          0.31%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Route legalization              0.01%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1f                          0.04%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1g                          1.25%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Post Routing                    0.94%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1h                          1.18%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Post Routing                    0.90%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Layer assignment (4T)             1.77%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Net group 2                         9.68%  1227.52 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Generate topology (4T)            0.93%  1227.52 sec  1227.52 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1a                          2.08%  1227.52 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Pattern routing (4T)            1.39%  1227.52 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Add via demand to 2D            0.10%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1b                          0.14%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1c                          0.04%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1d                          0.03%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1e                          0.31%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Route legalization              0.01%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1f                          0.04%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1g                          0.49%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Post Routing                    0.24%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Phase 1h                          0.46%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | | +-Post Routing                    0.21%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Layer assignment (4T)             1.54%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       +-Export 3D cong map                    1.15%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Export 2D cong map                  0.19%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       +-Extract Global 3D Wires               0.04%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       +-Track Assignment (4T)                 4.28%  1227.53 sec  1227.53 sec  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | +-Initialization                      0.05%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Track Assignment Kernel             3.48%  1227.53 sec  1227.53 sec  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)       | +-Free Memory                         0.01%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       +-Export                               11.57%  1227.53 sec  1227.54 sec  0.01 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Export DB wires                     2.18%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Export all nets (4T)              0.96%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | | +-Set wire vias (4T)                0.68%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Report wirelength                   5.49%  1227.53 sec  1227.53 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Update net boxes                    2.83%  1227.53 sec  1227.54 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       | +-Update timing                       0.01%  1227.54 sec  1227.54 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)       +-Postprocess design                    0.71%  1227.54 sec  1227.54 sec  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)      ==================== Summary by functions =====================
[07/15 16:48:07    120s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:07    120s] (I)      ---------------------------------------------------------------
[07/15 16:48:07    120s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[07/15 16:48:07    120s] (I)        1  Global Routing                 23.98%  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        1  Import and model               22.25%  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        1  Export                         11.57%  0.01 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        1  Track Assignment (4T)           4.28%  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        1  Export 3D cong map              1.15%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        1  Postprocess design              0.71%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Create route DB                13.00%  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        2  Net group 1                    12.38%  0.01 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        2  Net group 2                     9.68%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Report wirelength               5.49%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Create place DB                 4.73%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Track Assignment Kernel         3.48%  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        2  Create route kernel             3.21%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Update net boxes                2.83%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Export DB wires                 2.18%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Export 2D cong map              0.19%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Import route data (4T)         10.88%  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        3  Import place data               4.51%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1a                        4.03%  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        3  Layer assignment (4T)           3.32%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Generate topology (4T)          3.03%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1g                        1.73%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1h                        1.64%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Export all nets (4T)            0.96%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Set wire vias (4T)              0.68%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1e                        0.62%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1b                        0.37%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1f                        0.07%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Read nets                       2.85%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Pattern routing (4T)            2.83%  0.00 sec  0.01 sec 
[07/15 16:48:07    120s] (I)        4  Post Routing                    2.29%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Read blockages ( Layer 2-6 )    2.23%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Model blockage capacity         2.10%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Move terms for access (4T)      1.45%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Read instances and placement    1.30%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Read prerouted                  0.58%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Initialize 3D grid graph        0.18%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Add via demand to 2D            0.10%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Read unlegalized nets           0.10%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Route legalization              0.02%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Initialize 3D capacity          1.64%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read instance blockages         0.32%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read PG blockages               0.14%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:48:07    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:48:07    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:07    120s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:07    120s]       Routing using eGR only done.
[07/15 16:48:07    120s] Net route status summary:
[07/15 16:48:07    120s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:07    120s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] CCOPT: Done with clock implementation routing.
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:07    120s]     Clock implementation routing done.
[07/15 16:48:07    120s]     Leaving CCOpt scope - extractRC...
[07/15 16:48:07    120s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 16:48:07    120s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 16:48:07    120s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:48:07    120s] RC Extraction called in multi-corner(2) mode.
[07/15 16:48:07    120s] RCMode: PreRoute
[07/15 16:48:07    120s]       RC Corner Indexes            0       1   
[07/15 16:48:07    120s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:48:07    120s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:07    120s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:07    120s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:07    120s] Shrink Factor                : 1.00000
[07/15 16:48:07    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:48:07    120s] Using capacitance table file ...
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] Trim Metal Layers:
[07/15 16:48:07    120s] LayerId::1 widthSet size::4
[07/15 16:48:07    120s] LayerId::2 widthSet size::4
[07/15 16:48:07    120s] LayerId::3 widthSet size::4
[07/15 16:48:07    120s] LayerId::4 widthSet size::4
[07/15 16:48:07    120s] LayerId::5 widthSet size::4
[07/15 16:48:07    120s] LayerId::6 widthSet size::2
[07/15 16:48:07    120s] Updating RC grid for preRoute extraction ...
[07/15 16:48:07    120s] eee: pegSigSF::1.070000
[07/15 16:48:07    120s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:07    120s] Initializing multi-corner resistance tables ...
[07/15 16:48:07    120s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:48:07    120s] eee: l::2 avDens::0.125860 usedTrk::563.853167 availTrk::4480.000000 sigTrk::563.853167
[07/15 16:48:07    120s] eee: l::3 avDens::0.167151 usedTrk::628.487499 availTrk::3760.000000 sigTrk::628.487499
[07/15 16:48:07    120s] eee: l::4 avDens::0.024176 usedTrk::81.232366 availTrk::3360.000000 sigTrk::81.232366
[07/15 16:48:07    120s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:07    120s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:07    120s] {RT max_rc 0 4 4 0}
[07/15 16:48:07    120s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.048052 aWlH=0.000000 lMod=0 pMax=0.825200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:07    120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2997.562M)
[07/15 16:48:07    120s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 16:48:07    120s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 16:48:07    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:2997.6M, EPOCH TIME: 1721076487.819242
[07/15 16:48:07    120s] Processing tracks to init pin-track alignment.
[07/15 16:48:07    120s] z: 2, totalTracks: 1
[07/15 16:48:07    120s] z: 4, totalTracks: 1
[07/15 16:48:07    120s] z: 6, totalTracks: 1
[07/15 16:48:07    120s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:07    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2997.6M, EPOCH TIME: 1721076487.820669
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:07    120s] OPERPROF:     Starting CMU at level 3, MEM:2997.6M, EPOCH TIME: 1721076487.829635
[07/15 16:48:07    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2997.6M, EPOCH TIME: 1721076487.830783
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:07    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2997.6M, EPOCH TIME: 1721076487.830959
[07/15 16:48:07    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2997.6M, EPOCH TIME: 1721076487.831004
[07/15 16:48:07    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2997.6M, EPOCH TIME: 1721076487.831766
[07/15 16:48:07    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2997.6MB).
[07/15 16:48:07    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2997.6M, EPOCH TIME: 1721076487.831955
[07/15 16:48:07    120s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]     Legalizer reserving space for clock trees
[07/15 16:48:07    120s]     Calling post conditioning for eGRPC...
[07/15 16:48:07    120s]       eGRPC...
[07/15 16:48:07    120s]         eGRPC active optimizations:
[07/15 16:48:07    120s]          - Move Down
[07/15 16:48:07    120s]          - Downsizing before DRV sizing
[07/15 16:48:07    120s]          - DRV fixing with sizing
[07/15 16:48:07    120s]          - Move to fanout
[07/15 16:48:07    120s]          - Cloning
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Currently running CTS, using active skew data
[07/15 16:48:07    120s]         Reset bufferability constraints...
[07/15 16:48:07    120s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/15 16:48:07    120s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:07    120s] End AAE Lib Interpolated Model. (MEM=2997.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:07    120s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         Clock DAG stats eGRPC initial state:
[07/15 16:48:07    120s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]           misc counts      : r=2, pp=0
[07/15 16:48:07    120s]           cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]           cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]           wire capacitance : top=0.000pF, trunk=0.300pF, leaf=0.687pF, total=0.986pF
[07/15 16:48:07    120s]           wire lengths     : top=0.000um, trunk=1843.095um, leaf=3940.165um, total=5783.260um
[07/15 16:48:07    120s]           hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]         Clock DAG net violations eGRPC initial state:
[07/15 16:48:07    120s]           Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
[07/15 16:48:07    120s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/15 16:48:07    120s]           Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]           Leaf  : target=0.622ns count=5 avg=0.556ns sd=0.070ns min=0.496ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 16:48:07    120s]         Clock DAG library cell distribution eGRPC initial state {count}:
[07/15 16:48:07    120s]            Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]         Clock DAG hash eGRPC initial state: 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]         CTS services accumulated run-time stats eGRPC initial state:
[07/15 16:48:07    120s]           delay calculator: calls=9456, total_wall_time=0.451s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]           legalizer: calls=1232, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]           steiner router: calls=8482, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]         Primary reporting skew groups eGRPC initial state:
[07/15 16:48:07    120s]           skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985, avg=1.956, sd=0.018], skew [0.058 vs 0.286], 100% {1.927, 1.985} (wid=0.059 ws=0.040) (gid=1.925 gs=0.018)
[07/15 16:48:07    120s]               min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 16:48:07    120s]               max path sink: spi1_ele2_meta_reg[4]/C
[07/15 16:48:07    120s]         Skew group summary eGRPC initial state:
[07/15 16:48:07    120s]           skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985, avg=1.956, sd=0.018], skew [0.058 vs 0.286], 100% {1.927, 1.985} (wid=0.059 ws=0.040) (gid=1.925 gs=0.018)
[07/15 16:48:07    120s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.918, max=1.928, avg=1.924, sd=0.003], skew [0.010 vs 0.286], 100% {1.918, 1.928} (wid=0.039 ws=0.010) (gid=1.889 gs=0.000)
[07/15 16:48:07    120s]         eGRPC Moving buffers...
[07/15 16:48:07    120s]           Clock DAG hash before 'eGRPC Moving buffers': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             delay calculator: calls=9456, total_wall_time=0.451s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]             legalizer: calls=1232, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]             steiner router: calls=8482, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]           Violation analysis...
[07/15 16:48:07    120s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]             misc counts      : r=2, pp=0
[07/15 16:48:07    120s]             cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]             cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]             wire capacitance : top=0.000pF, trunk=0.300pF, leaf=0.687pF, total=0.986pF
[07/15 16:48:07    120s]             wire lengths     : top=0.000um, trunk=1843.095um, leaf=3940.165um, total=5783.260um
[07/15 16:48:07    120s]             hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]           Clock DAG net violations after 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
[07/15 16:48:07    120s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]             Leaf  : target=0.622ns count=5 avg=0.556ns sd=0.070ns min=0.496ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 16:48:07    120s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[07/15 16:48:07    120s]              Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]           Clock DAG hash after 'eGRPC Moving buffers': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             delay calculator: calls=9456, total_wall_time=0.451s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]             legalizer: calls=1232, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]             steiner router: calls=8482, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 16:48:07    120s]                 min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 16:48:07    120s]                 max path sink: spi1_ele2_meta_reg[4]/C
[07/15 16:48:07    120s]           Skew group summary after 'eGRPC Moving buffers':
[07/15 16:48:07    120s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 16:48:07    120s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.918, max=1.928], skew [0.010 vs 0.286]
[07/15 16:48:07    120s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/15 16:48:07    120s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             delay calculator: calls=9456, total_wall_time=0.451s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]             legalizer: calls=1232, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]             steiner router: calls=8482, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]           Artificially removing long paths...
[07/15 16:48:07    120s]             Clock DAG hash before 'Artificially removing long paths': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[07/15 16:48:07    120s]               delay calculator: calls=9456, total_wall_time=0.451s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]               legalizer: calls=1232, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]               steiner router: calls=8482, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]           Modifying slew-target multiplier from 1 to 0.9
[07/15 16:48:07    120s]           Downsizing prefiltering...
[07/15 16:48:07    120s]           Downsizing prefiltering done.
[07/15 16:48:07    120s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:07    120s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 7
[07/15 16:48:07    120s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[07/15 16:48:07    120s]           Reverting slew-target multiplier from 0.9 to 1
[07/15 16:48:07    120s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]             misc counts      : r=2, pp=0
[07/15 16:48:07    120s]             cell areas       : b=253.389um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=253.389um^2
[07/15 16:48:07    120s]             cell capacitance : b=0.107pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.107pF
[07/15 16:48:07    120s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]             wire capacitance : top=0.000pF, trunk=0.300pF, leaf=0.687pF, total=0.986pF
[07/15 16:48:07    120s]             wire lengths     : top=0.000um, trunk=1843.095um, leaf=3940.165um, total=5783.260um
[07/15 16:48:07    120s]             hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             Remaining Transition : {count=2, worst=[0.015ns, 0.003ns]} avg=0.009ns sd=0.008ns sum=0.018ns
[07/15 16:48:07    120s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             Trunk : target=0.622ns count=8 avg=0.300ns sd=0.186ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]             Leaf  : target=0.622ns count=5 avg=0.556ns sd=0.070ns min=0.496ns max=0.637ns {0 <= 0.373ns, 1 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns} {2 <= 0.653ns, 0 <= 0.684ns, 0 <= 0.746ns, 0 <= 0.933ns, 0 > 0.933ns}
[07/15 16:48:07    120s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[07/15 16:48:07    120s]              Bufs: BUJI3VX8: 2 BUJI3VX6: 3 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             delay calculator: calls=9492, total_wall_time=0.452s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]             legalizer: calls=1234, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]             steiner router: calls=8514, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 16:48:07    120s]                 min path sink: npg1_DOWN_accumulator_reg[2]/C
[07/15 16:48:07    120s]                 max path sink: spi1_ele2_meta_reg[4]/C
[07/15 16:48:07    120s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/15 16:48:07    120s]             skew_group CLK/functional_mode: insertion delay [min=1.927, max=1.985], skew [0.058 vs 0.286]
[07/15 16:48:07    120s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.918, max=1.928], skew [0.010 vs 0.286]
[07/15 16:48:07    120s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         eGRPC Fixing DRVs...
[07/15 16:48:07    120s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7403627149271095611 5300959058190825826
[07/15 16:48:07    120s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/15 16:48:07    120s]             delay calculator: calls=9492, total_wall_time=0.452s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]             legalizer: calls=1234, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]             steiner router: calls=8514, total_wall_time=0.277s, mean_wall_time=0.033ms
[07/15 16:48:07    120s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:07    120s]           CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 2
[07/15 16:48:07    120s]           
[07/15 16:48:07    120s]           Statistics: Fix DRVs (cell sizing):
[07/15 16:48:07    120s]           ===================================
[07/15 16:48:07    120s]           
[07/15 16:48:07    120s]           Cell changes by Net Type:
[07/15 16:48:07    120s]           
[07/15 16:48:07    120s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:07    120s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[07/15 16:48:07    120s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:07    120s]           top                0                    0                    0            0                    0                    0
[07/15 16:48:07    120s]           trunk              0                    0                    0            0                    0                    0
[07/15 16:48:07    120s]           leaf               2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[07/15 16:48:07    120s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:07    120s]           Total              2 [100.0%]           2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
[07/15 16:48:07    120s]           ----------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:07    120s]           
[07/15 16:48:07    120s]           Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 15.053um^2 (5.941%)
[07/15 16:48:07    120s]           Max. move: 2.800um (CTS_ccl_a_buf_00004), Min. move: 0.000um, Avg. move: 1.400um
[07/15 16:48:07    120s]           
[07/15 16:48:07    120s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/15 16:48:07    120s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]             misc counts      : r=2, pp=0
[07/15 16:48:07    120s]             cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:07    120s]             cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:07    120s]             sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]             wire capacitance : top=0.000pF, trunk=0.300pF, leaf=0.687pF, total=0.986pF
[07/15 16:48:07    120s]             wire lengths     : top=0.000um, trunk=1843.095um, leaf=3940.165um, total=5783.260um
[07/15 16:48:07    120s]             hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/15 16:48:07    120s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/15 16:48:07    120s]             Trunk : target=0.622ns count=8 avg=0.302ns sd=0.185ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]             Leaf  : target=0.622ns count=5 avg=0.488ns sd=0.026ns min=0.456ns max=0.520ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[07/15 16:48:07    120s]              Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2916341126953146780 7814121632001832429
[07/15 16:48:07    120s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/15 16:48:07    120s]             delay calculator: calls=9538, total_wall_time=0.454s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]             legalizer: calls=1238, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]             steiner router: calls=8546, total_wall_time=0.278s, mean_wall_time=0.032ms
[07/15 16:48:07    120s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/15 16:48:07    120s]             skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974], skew [0.070 vs 0.286]
[07/15 16:48:07    120s]                 min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:07    120s]                 max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:07    120s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/15 16:48:07    120s]             skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974], skew [0.070 vs 0.286]
[07/15 16:48:07    120s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.918, max=1.928], skew [0.010 vs 0.286]
[07/15 16:48:07    120s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:07    120s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Slew Diagnostics: After DRV fixing
[07/15 16:48:07    120s]         ==================================
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Global Causes:
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         -------------------------------------
[07/15 16:48:07    120s]         Cause
[07/15 16:48:07    120s]         -------------------------------------
[07/15 16:48:07    120s]         DRV fixing with buffering is disabled
[07/15 16:48:07    120s]         -------------------------------------
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Top 5 overslews:
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         ---------------------------------
[07/15 16:48:07    120s]         Overslew    Causes    Driving Pin
[07/15 16:48:07    120s]         ---------------------------------
[07/15 16:48:07    120s]           (empty table)
[07/15 16:48:07    120s]         ---------------------------------
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         -------------------
[07/15 16:48:07    120s]         Cause    Occurences
[07/15 16:48:07    120s]         -------------------
[07/15 16:48:07    120s]           (empty table)
[07/15 16:48:07    120s]         -------------------
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         -------------------
[07/15 16:48:07    120s]         Cause    Occurences
[07/15 16:48:07    120s]         -------------------
[07/15 16:48:07    120s]           (empty table)
[07/15 16:48:07    120s]         -------------------
[07/15 16:48:07    120s]         
[07/15 16:48:07    120s]         Reconnecting optimized routes...
[07/15 16:48:07    120s]         Reset timing graph...
[07/15 16:48:07    120s] Ignoring AAE DB Resetting ...
[07/15 16:48:07    120s]         Reset timing graph done.
[07/15 16:48:07    120s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         Violation analysis...
[07/15 16:48:07    120s] End AAE Lib Interpolated Model. (MEM=2973.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:07    120s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]         Clock instances to consider for cloning: 0
[07/15 16:48:07    120s]         Reset timing graph...
[07/15 16:48:07    120s] Ignoring AAE DB Resetting ...
[07/15 16:48:07    120s]         Reset timing graph done.
[07/15 16:48:07    120s]         Set dirty flag on 2 instances, 4 nets
[07/15 16:48:07    120s]         Clock DAG stats before routing clock trees:
[07/15 16:48:07    120s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:07    120s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:07    120s]           misc counts      : r=2, pp=0
[07/15 16:48:07    120s]           cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:07    120s]           cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:07    120s]           sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:07    120s]           wire capacitance : top=0.000pF, trunk=0.300pF, leaf=0.687pF, total=0.986pF
[07/15 16:48:07    120s]           wire lengths     : top=0.000um, trunk=1843.095um, leaf=3940.165um, total=5783.260um
[07/15 16:48:07    120s]           hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:07    120s]         Clock DAG net violations before routing clock trees: none
[07/15 16:48:07    120s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/15 16:48:07    120s]           Trunk : target=0.622ns count=8 avg=0.302ns sd=0.185ns min=0.054ns max=0.565ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]           Leaf  : target=0.622ns count=5 avg=0.488ns sd=0.026ns min=0.456ns max=0.520ns {0 <= 0.373ns, 3 <= 0.498ns, 2 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:07    120s]         Clock DAG library cell distribution before routing clock trees {count}:
[07/15 16:48:07    120s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:07    120s]         Clock DAG hash before routing clock trees: 2916341126953146780 7814121632001832429
[07/15 16:48:07    120s]         CTS services accumulated run-time stats before routing clock trees:
[07/15 16:48:07    120s]           delay calculator: calls=9542, total_wall_time=0.454s, mean_wall_time=0.048ms
[07/15 16:48:07    120s]           legalizer: calls=1238, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:07    120s]           steiner router: calls=8546, total_wall_time=0.278s, mean_wall_time=0.032ms
[07/15 16:48:07    120s]         Primary reporting skew groups before routing clock trees:
[07/15 16:48:07    120s]           skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974, avg=1.946, sd=0.016], skew [0.070 vs 0.286], 100% {1.904, 1.974} (wid=0.060 ws=0.041) (gid=1.926 gs=0.042)
[07/15 16:48:07    120s]               min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:07    120s]               max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:07    120s]         Skew group summary before routing clock trees:
[07/15 16:48:07    120s]           skew_group CLK/functional_mode: insertion delay [min=1.904, max=1.974, avg=1.946, sd=0.016], skew [0.070 vs 0.286], 100% {1.904, 1.974} (wid=0.060 ws=0.041) (gid=1.926 gs=0.042)
[07/15 16:48:07    120s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.918, max=1.928, avg=1.924, sd=0.003], skew [0.010 vs 0.286], 100% {1.918, 1.928} (wid=0.039 ws=0.010) (gid=1.889 gs=0.000)
[07/15 16:48:07    120s]       eGRPC done.
[07/15 16:48:07    120s]     Calling post conditioning for eGRPC done.
[07/15 16:48:07    120s]   eGR Post Conditioning loop iteration 0 done.
[07/15 16:48:07    120s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/15 16:48:07    120s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:48:07    120s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2973.9M, EPOCH TIME: 1721076487.896836
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:2878.9M, EPOCH TIME: 1721076487.899960
[07/15 16:48:07    120s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:07    120s]   Leaving CCOpt scope - ClockRefiner...
[07/15 16:48:07    120s]   Assigned high priority to 0 instances.
[07/15 16:48:07    120s]   Soft fixed 11 clock instances.
[07/15 16:48:07    120s]   Performing Single Pass Refine Place.
[07/15 16:48:07    120s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/15 16:48:07    120s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2878.9M, EPOCH TIME: 1721076487.901354
[07/15 16:48:07    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2878.9M, EPOCH TIME: 1721076487.901489
[07/15 16:48:07    120s] Processing tracks to init pin-track alignment.
[07/15 16:48:07    120s] z: 2, totalTracks: 1
[07/15 16:48:07    120s] z: 4, totalTracks: 1
[07/15 16:48:07    120s] z: 6, totalTracks: 1
[07/15 16:48:07    120s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:07    120s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2878.9M, EPOCH TIME: 1721076487.902788
[07/15 16:48:07    120s] Info: 11 insts are soft-fixed.
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:07    120s] OPERPROF:       Starting CMU at level 4, MEM:2878.9M, EPOCH TIME: 1721076487.911483
[07/15 16:48:07    120s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2886.9M, EPOCH TIME: 1721076487.912966
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:07    120s] Info: 11 insts are soft-fixed.
[07/15 16:48:07    120s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2886.9M, EPOCH TIME: 1721076487.913167
[07/15 16:48:07    120s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2886.9M, EPOCH TIME: 1721076487.913212
[07/15 16:48:07    120s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2886.9M, EPOCH TIME: 1721076487.913843
[07/15 16:48:07    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2886.9MB).
[07/15 16:48:07    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2886.9M, EPOCH TIME: 1721076487.914024
[07/15 16:48:07    120s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2886.9M, EPOCH TIME: 1721076487.914064
[07/15 16:48:07    120s] TDRefine: refinePlace mode is spiral
[07/15 16:48:07    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.7
[07/15 16:48:07    120s] OPERPROF: Starting RefinePlace at level 1, MEM:2886.9M, EPOCH TIME: 1721076487.914127
[07/15 16:48:07    120s] *** Starting refinePlace (0:02:01 mem=2886.9M) ***
[07/15 16:48:07    120s] Total net bbox length = 4.427e+04 (2.483e+04 1.943e+04) (ext = 5.084e+03)
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:07    120s] Info: 11 insts are soft-fixed.
[07/15 16:48:07    120s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2886.9M, EPOCH TIME: 1721076487.915760
[07/15 16:48:07    120s] Starting refinePlace ...
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] One DDP V2 for no tweak run.
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2918.9M, EPOCH TIME: 1721076487.918201
[07/15 16:48:07    120s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:48:07    120s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2918.9M, EPOCH TIME: 1721076487.918262
[07/15 16:48:07    120s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2918.9M, EPOCH TIME: 1721076487.918350
[07/15 16:48:07    120s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2918.9M, EPOCH TIME: 1721076487.918435
[07/15 16:48:07    120s] DDP markSite nrRow 45 nrJob 45
[07/15 16:48:07    120s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2918.9M, EPOCH TIME: 1721076487.918550
[07/15 16:48:07    120s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2918.9M, EPOCH TIME: 1721076487.918599
[07/15 16:48:07    120s]   Spread Effort: high, standalone mode, useDDP on.
[07/15 16:48:07    120s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2886.9MB) @(0:02:01 - 0:02:01).
[07/15 16:48:07    120s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:07    120s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:07    120s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:07    120s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:07    120s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:07    120s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:07    120s] Move report: legalization moves 11 insts, mean move: 3.21 um, max move: 8.96 um spiral
[07/15 16:48:07    120s] 	Max move on inst (spi1_conf1_asyn_reg[14]): (128.80, 109.76) --> (133.28, 114.24)
[07/15 16:48:07    120s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:07    120s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:07    120s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2861.0MB) @(0:02:01 - 0:02:01).
[07/15 16:48:07    120s] Move report: Detail placement moves 11 insts, mean move: 3.21 um, max move: 8.96 um 
[07/15 16:48:07    120s] 	Max move on inst (spi1_conf1_asyn_reg[14]): (128.80, 109.76) --> (133.28, 114.24)
[07/15 16:48:07    120s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2861.0MB
[07/15 16:48:07    120s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:07    120s]   maximum (X+Y) =         8.96 um
[07/15 16:48:07    120s]   inst (spi1_conf1_asyn_reg[14]) with max move: (128.8, 109.76) -> (133.28, 114.24)
[07/15 16:48:07    120s]   mean    (X+Y) =         3.21 um
[07/15 16:48:07    120s] Summary Report:
[07/15 16:48:07    120s] Instances move: 11 (out of 1229 movable)
[07/15 16:48:07    120s] Instances flipped: 0
[07/15 16:48:07    120s] Mean displacement: 3.21 um
[07/15 16:48:07    120s] Max displacement: 8.96 um (Instance: spi1_conf1_asyn_reg[14]) (128.8, 109.76) -> (133.28, 114.24)
[07/15 16:48:07    120s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 16:48:07    120s] 	Violation at original loc: Placement Blockage Violation
[07/15 16:48:07    120s] Total instances moved : 11
[07/15 16:48:07    120s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.029, MEM:2861.0M, EPOCH TIME: 1721076487.944982
[07/15 16:48:07    120s] Total net bbox length = 4.428e+04 (2.484e+04 1.944e+04) (ext = 5.083e+03)
[07/15 16:48:07    120s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2861.0MB
[07/15 16:48:07    120s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2861.0MB) @(0:02:01 - 0:02:01).
[07/15 16:48:07    120s] *** Finished refinePlace (0:02:01 mem=2861.0M) ***
[07/15 16:48:07    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.7
[07/15 16:48:07    120s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.031, MEM:2861.0M, EPOCH TIME: 1721076487.945444
[07/15 16:48:07    120s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2861.0M, EPOCH TIME: 1721076487.945497
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:07    120s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2879.0M, EPOCH TIME: 1721076487.948084
[07/15 16:48:07    120s]   ClockRefiner summary
[07/15 16:48:07    120s]   All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 379).
[07/15 16:48:07    120s]   The largest move was 2.8 um for spi1_Rx_data_temp_reg[0].
[07/15 16:48:07    120s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[07/15 16:48:07    120s]   Clock sinks: Moved 1, flipped 0 and cell swapped 0 (out of a total of 368).
[07/15 16:48:07    120s]   The largest move was 2.8 um for spi1_Rx_data_temp_reg[0].
[07/15 16:48:07    120s]   Restoring pStatusCts on 11 clock instances.
[07/15 16:48:07    120s]   Revert refine place priority changes on 0 instances.
[07/15 16:48:07    120s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/15 16:48:07    120s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/15 16:48:07    120s]   CCOpt::Phase::Routing...
[07/15 16:48:07    120s]   Clock implementation routing...
[07/15 16:48:07    120s]     Leaving CCOpt scope - Routing Tools...
[07/15 16:48:07    120s] Net route status summary:
[07/15 16:48:07    120s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:07    120s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:07    120s]     Routing using eGR in eGR->NR Step...
[07/15 16:48:07    120s]       Early Global Route - eGR->Nr High Frequency step...
[07/15 16:48:07    120s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[07/15 16:48:07    120s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[07/15 16:48:07    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:48:07    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:07    120s] (ccopt eGR): Start to route 13 all nets
[07/15 16:48:07    120s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2878.97 MB )
[07/15 16:48:07    120s] (I)      ============================ Layers =============================
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:07    120s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:07    120s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:07    120s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:07    120s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:07    120s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:07    120s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:07    120s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:07    120s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:07    120s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:07    120s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:07    120s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:07    120s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:07    120s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:07    120s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:07    120s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:07    120s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:07    120s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:07    120s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:07    120s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:07    120s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:07    120s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:07    120s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:07    120s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:07    120s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:07    120s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:07    120s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:07    120s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:07    120s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:07    120s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:07    120s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:07    120s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:07    120s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:07    120s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:07    120s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:07    120s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:07    120s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:07    120s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:07    120s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:07    120s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:07    120s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:07    120s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:07    120s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:07    120s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:07    120s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:07    120s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:07    120s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:07    120s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:07    120s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:07    120s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:07    120s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:07    120s] (I)      Started Import and model ( Curr Mem: 2878.97 MB )
[07/15 16:48:07    120s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:07    120s] (I)      == Non-default Options ==
[07/15 16:48:07    120s] (I)      Clean congestion better                            : true
[07/15 16:48:07    120s] (I)      Estimate vias on DPT layer                         : true
[07/15 16:48:07    120s] (I)      Clean congestion layer assignment rounds           : 3
[07/15 16:48:07    120s] (I)      Layer constraints as soft constraints              : true
[07/15 16:48:07    120s] (I)      Soft top layer                                     : true
[07/15 16:48:07    120s] (I)      Skip prospective layer relax nets                  : true
[07/15 16:48:07    120s] (I)      Better NDR handling                                : true
[07/15 16:48:07    120s] (I)      Improved NDR modeling in LA                        : true
[07/15 16:48:07    120s] (I)      Routing cost fix for NDR handling                  : true
[07/15 16:48:07    120s] (I)      Block tracks for preroutes                         : true
[07/15 16:48:07    120s] (I)      Assign IRoute by net group key                     : true
[07/15 16:48:07    120s] (I)      Block unroutable channels                          : true
[07/15 16:48:07    120s] (I)      Block unroutable channels 3D                       : true
[07/15 16:48:07    120s] (I)      Bound layer relaxed segment wl                     : true
[07/15 16:48:07    120s] (I)      Blocked pin reach length threshold                 : 2
[07/15 16:48:07    120s] (I)      Check blockage within NDR space in TA              : true
[07/15 16:48:07    120s] (I)      Skip must join for term with via pillar            : true
[07/15 16:48:07    120s] (I)      Model find APA for IO pin                          : true
[07/15 16:48:07    120s] (I)      On pin location for off pin term                   : true
[07/15 16:48:07    120s] (I)      Handle EOL spacing                                 : true
[07/15 16:48:07    120s] (I)      Merge PG vias by gap                               : true
[07/15 16:48:07    120s] (I)      Maximum routing layer                              : 6
[07/15 16:48:07    120s] (I)      Route selected nets only                           : true
[07/15 16:48:07    120s] (I)      Refine MST                                         : true
[07/15 16:48:07    120s] (I)      Honor PRL                                          : true
[07/15 16:48:07    120s] (I)      Strong congestion aware                            : true
[07/15 16:48:07    120s] (I)      Improved initial location for IRoutes              : true
[07/15 16:48:07    120s] (I)      Multi panel TA                                     : true
[07/15 16:48:07    120s] (I)      Penalize wire overlap                              : true
[07/15 16:48:07    120s] (I)      Expand small instance blockage                     : true
[07/15 16:48:07    120s] (I)      Reduce via in TA                                   : true
[07/15 16:48:07    120s] (I)      SS-aware routing                                   : true
[07/15 16:48:07    120s] (I)      Improve tree edge sharing                          : true
[07/15 16:48:07    120s] (I)      Improve 2D via estimation                          : true
[07/15 16:48:07    120s] (I)      Refine Steiner tree                                : true
[07/15 16:48:07    120s] (I)      Build spine tree                                   : true
[07/15 16:48:07    120s] (I)      Model pass through capacity                        : true
[07/15 16:48:07    120s] (I)      Extend blockages by a half GCell                   : true
[07/15 16:48:07    120s] (I)      Consider pin shapes                                : true
[07/15 16:48:07    120s] (I)      Consider pin shapes for all nodes                  : true
[07/15 16:48:07    120s] (I)      Consider NR APA                                    : true
[07/15 16:48:07    120s] (I)      Consider IO pin shape                              : true
[07/15 16:48:07    120s] (I)      Fix pin connection bug                             : true
[07/15 16:48:07    120s] (I)      Consider layer RC for local wires                  : true
[07/15 16:48:07    120s] (I)      Route to clock mesh pin                            : true
[07/15 16:48:07    120s] (I)      LA-aware pin escape length                         : 2
[07/15 16:48:07    120s] (I)      Connect multiple ports                             : true
[07/15 16:48:07    120s] (I)      Split for must join                                : true
[07/15 16:48:07    120s] (I)      Number of threads                                  : 4
[07/15 16:48:07    120s] (I)      Routing effort level                               : 10000
[07/15 16:48:07    120s] (I)      Prefer layer length threshold                      : 8
[07/15 16:48:07    120s] (I)      Overflow penalty cost                              : 10
[07/15 16:48:07    120s] (I)      A-star cost                                        : 0.300000
[07/15 16:48:07    120s] (I)      Misalignment cost                                  : 10.000000
[07/15 16:48:07    120s] (I)      Threshold for short IRoute                         : 6
[07/15 16:48:07    120s] (I)      Via cost during post routing                       : 1.000000
[07/15 16:48:07    120s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/15 16:48:07    120s] (I)      Source-to-sink ratio                               : 0.300000
[07/15 16:48:07    120s] (I)      Scenic ratio bound                                 : 3.000000
[07/15 16:48:07    120s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/15 16:48:07    120s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/15 16:48:07    120s] (I)      PG-aware similar topology routing                  : true
[07/15 16:48:07    120s] (I)      Maze routing via cost fix                          : true
[07/15 16:48:07    120s] (I)      Apply PRL on PG terms                              : true
[07/15 16:48:07    120s] (I)      Apply PRL on obs objects                           : true
[07/15 16:48:07    120s] (I)      Handle range-type spacing rules                    : true
[07/15 16:48:07    120s] (I)      PG gap threshold multiplier                        : 10.000000
[07/15 16:48:07    120s] (I)      Parallel spacing query fix                         : true
[07/15 16:48:07    120s] (I)      Force source to root IR                            : true
[07/15 16:48:07    120s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/15 16:48:07    120s] (I)      Do not relax to DPT layer                          : true
[07/15 16:48:07    120s] (I)      No DPT in post routing                             : true
[07/15 16:48:07    120s] (I)      Modeling PG via merging fix                        : true
[07/15 16:48:07    120s] (I)      Shield aware TA                                    : true
[07/15 16:48:07    120s] (I)      Strong shield aware TA                             : true
[07/15 16:48:07    120s] (I)      Overflow calculation fix in LA                     : true
[07/15 16:48:07    120s] (I)      Post routing fix                                   : true
[07/15 16:48:07    120s] (I)      Strong post routing                                : true
[07/15 16:48:07    120s] (I)      NDR via pillar fix                                 : true
[07/15 16:48:07    120s] (I)      Violation on path threshold                        : 1
[07/15 16:48:07    120s] (I)      Pass through capacity modeling                     : true
[07/15 16:48:07    120s] (I)      Select the non-relaxed segments in post routing stage : true
[07/15 16:48:07    120s] (I)      Select term pin box for io pin                     : true
[07/15 16:48:07    120s] (I)      Penalize NDR sharing                               : true
[07/15 16:48:07    120s] (I)      Enable special modeling                            : false
[07/15 16:48:07    120s] (I)      Keep fixed segments                                : true
[07/15 16:48:07    120s] (I)      Reorder net groups by key                          : true
[07/15 16:48:07    120s] (I)      Increase net scenic ratio                          : true
[07/15 16:48:07    120s] (I)      Method to set GCell size                           : row
[07/15 16:48:07    120s] (I)      Connect multiple ports and must join fix           : true
[07/15 16:48:07    120s] (I)      Avoid high resistance layers                       : true
[07/15 16:48:07    120s] (I)      Model find APA for IO pin fix                      : true
[07/15 16:48:07    120s] (I)      Avoid connecting non-metal layers                  : true
[07/15 16:48:07    120s] (I)      Use track pitch for NDR                            : true
[07/15 16:48:07    120s] (I)      Enable layer relax to lower layer                  : true
[07/15 16:48:07    120s] (I)      Enable layer relax to upper layer                  : true
[07/15 16:48:07    120s] (I)      Top layer relaxation fix                           : true
[07/15 16:48:07    120s] (I)      Handle non-default track width                     : false
[07/15 16:48:07    120s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:07    120s] (I)      Use row-based GCell size
[07/15 16:48:07    120s] (I)      Use row-based GCell align
[07/15 16:48:07    120s] (I)      layer 0 area = 202000
[07/15 16:48:07    120s] (I)      layer 1 area = 202000
[07/15 16:48:07    120s] (I)      layer 2 area = 202000
[07/15 16:48:07    120s] (I)      layer 3 area = 202000
[07/15 16:48:07    120s] (I)      layer 4 area = 562000
[07/15 16:48:07    120s] (I)      layer 5 area = 10000000
[07/15 16:48:07    120s] (I)      GCell unit size   : 4480
[07/15 16:48:07    120s] (I)      GCell multiplier  : 1
[07/15 16:48:07    120s] (I)      GCell row height  : 4480
[07/15 16:48:07    120s] (I)      Actual row height : 4480
[07/15 16:48:07    120s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:07    120s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:07    120s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:07    120s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:07    120s] (I)      ================= Default via ==================
[07/15 16:48:07    120s] (I)      +---+--------------------+---------------------+
[07/15 16:48:07    120s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[07/15 16:48:07    120s] (I)      +---+--------------------+---------------------+
[07/15 16:48:07    120s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[07/15 16:48:07    120s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[07/15 16:48:07    120s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[07/15 16:48:07    120s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[07/15 16:48:07    120s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[07/15 16:48:07    120s] (I)      +---+--------------------+---------------------+
[07/15 16:48:07    120s] [NR-eGR] Read 10 PG shapes
[07/15 16:48:07    120s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:07    120s] [NR-eGR] Read 0 other shapes
[07/15 16:48:07    120s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:07    120s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:07    120s] [NR-eGR] #PG Blockages       : 10
[07/15 16:48:07    120s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:07    120s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:07    120s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:07    120s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:07    120s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:07    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/15 16:48:07    120s] [NR-eGR] Read 1263 nets ( ignored 1250 )
[07/15 16:48:07    120s] [NR-eGR] Connected 0 must-join pins/ports
[07/15 16:48:07    120s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:07    120s] (I)      Read Num Blocks=250  Num Prerouted Wires=0  Num CS=0
[07/15 16:48:07    120s] (I)      Layer 1 (V) : #blockages 250 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[07/15 16:48:07    120s] (I)      Moved 2 terms for better access 
[07/15 16:48:07    120s] (I)      Number of ignored nets                =      0
[07/15 16:48:07    120s] (I)      Number of connected nets              =      0
[07/15 16:48:07    120s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 16:48:07    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:07    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:07    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:07    120s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[07/15 16:48:07    120s] (I)      Ndr track 0 does not exist
[07/15 16:48:07    120s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:07    120s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:07    120s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:07    120s] (I)      Site width          :   560  (dbu)
[07/15 16:48:07    120s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:07    120s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:07    120s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:07    120s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:07    120s] (I)      Grid                :    99    54     6
[07/15 16:48:07    120s] (I)      Layer numbers       :     1     2     3     4     5     6
[07/15 16:48:07    120s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[07/15 16:48:07    120s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[07/15 16:48:07    120s] (I)      Default wire width  :   230   280   280   280   440  3000
[07/15 16:48:07    120s] (I)      Default wire space  :   230   280   280   280   460  2500
[07/15 16:48:07    120s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[07/15 16:48:07    120s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[07/15 16:48:07    120s] (I)      First track coord   :   280   280   280   280  1400  6160
[07/15 16:48:07    120s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[07/15 16:48:07    120s] (I)      Total num of tracks :   432   795   432   795   215    79
[07/15 16:48:07    120s] (I)      Num of masks        :     1     1     1     1     1     1
[07/15 16:48:07    120s] (I)      Num of trim masks   :     0     0     0     0     0     0
[07/15 16:48:07    120s] (I)      --------------------------------------------------------
[07/15 16:48:07    120s] 
[07/15 16:48:07    120s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:07    120s] [NR-eGR] Rule id: 0  Nets: 13
[07/15 16:48:07    120s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:07    120s] (I)                    Layer    2    3    4     5     6 
[07/15 16:48:07    120s] (I)                    Pitch  560  560  560  1120  5600 
[07/15 16:48:07    120s] (I)             #Used tracks    1    1    1     1     1 
[07/15 16:48:07    120s] (I)       #Fully used tracks    1    1    1     1     1 
[07/15 16:48:07    120s] [NR-eGR] ========================================
[07/15 16:48:07    120s] [NR-eGR] 
[07/15 16:48:07    120s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:07    120s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:07    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:07    120s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:07    120s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:07    120s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     5 |   21285 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      |     6 |    4266 |        0 |         0.00% |
[07/15 16:48:07    120s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:07    120s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2886.98 MB )
[07/15 16:48:07    120s] (I)      Reset routing kernel
[07/15 16:48:07    120s] (I)      Started Global Routing ( Curr Mem: 2886.98 MB )
[07/15 16:48:07    120s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[07/15 16:48:07    120s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:07    120s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 4]
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1a Route ============
[07/15 16:48:07    120s] (I)      Usage: 1275 = (677 H, 598 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1b Route ============
[07/15 16:48:07    120s] (I)      Usage: 1275 = (677 H, 598 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.712000e+03um
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1c Route ============
[07/15 16:48:07    120s] (I)      Usage: 1275 = (677 H, 598 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1d Route ============
[07/15 16:48:07    120s] (I)      Usage: 1275 = (677 H, 598 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1e Route ============
[07/15 16:48:07    120s] (I)      Usage: 1275 = (677 H, 598 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.712000e+03um
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1f Route ============
[07/15 16:48:07    120s] (I)      Usage: 1275 = (677 H, 598 V) = (1.58% H, 0.75% V) = (3.033e+03um H, 2.679e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1g Route ============
[07/15 16:48:07    120s] (I)      Usage: 1258 = (661 H, 597 V) = (1.55% H, 0.75% V) = (2.961e+03um H, 2.675e+03um V)
[07/15 16:48:07    120s] (I)      #Nets         : 13
[07/15 16:48:07    120s] (I)      #Relaxed nets : 2
[07/15 16:48:07    120s] (I)      Wire length   : 935
[07/15 16:48:07    120s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1h Route ============
[07/15 16:48:07    120s] (I)      Usage: 1255 = (659 H, 596 V) = (1.54% H, 0.75% V) = (2.952e+03um H, 2.670e+03um V)
[07/15 16:48:07    120s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 16:48:07    120s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 6]
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1a Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1b Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.145600e+03um
[07/15 16:48:07    120s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:07    120s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1c Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1d Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1e Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.145600e+03um
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1f Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1g Route ============
[07/15 16:48:07    120s] (I)      Usage: 1594 = (812 H, 782 V) = (1.27% H, 0.93% V) = (3.638e+03um H, 3.503e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] (I)      ============  Phase 1h Route ============
[07/15 16:48:07    120s] (I)      Usage: 1595 = (815 H, 780 V) = (1.27% H, 0.93% V) = (3.651e+03um H, 3.494e+03um V)
[07/15 16:48:07    120s] (I)      
[07/15 16:48:07    120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:07    120s] [NR-eGR]                        OverCon            
[07/15 16:48:07    120s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:07    120s] [NR-eGR]        Layer             (1-0)    OverCon
[07/15 16:48:08    120s] [NR-eGR] ----------------------------------------------
[07/15 16:48:08    120s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR] ----------------------------------------------
[07/15 16:48:08    120s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/15 16:48:08    120s] [NR-eGR] 
[07/15 16:48:08    120s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2886.98 MB )
[07/15 16:48:08    120s] (I)      total 2D Cap : 148089 = (64053 H, 84036 V)
[07/15 16:48:08    120s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:08    120s] (I)      ============= Track Assignment ============
[07/15 16:48:08    120s] (I)      Started Track Assignment (4T) ( Curr Mem: 2886.98 MB )
[07/15 16:48:08    120s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:08    120s] (I)      Run Multi-thread track assignment
[07/15 16:48:08    120s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2886.98 MB )
[07/15 16:48:08    120s] (I)      Started Export ( Curr Mem: 2886.98 MB )
[07/15 16:48:08    120s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:08    120s] [NR-eGR] -----------------------------------
[07/15 16:48:08    120s] [NR-eGR]  MET1    (1H)             0   4804 
[07/15 16:48:08    120s] [NR-eGR]  MET2    (2V)         22711   6644 
[07/15 16:48:08    120s] [NR-eGR]  MET3    (3H)         28139    388 
[07/15 16:48:08    120s] [NR-eGR]  MET4    (4V)          3502      0 
[07/15 16:48:08    120s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:08    120s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:08    120s] [NR-eGR] -----------------------------------
[07/15 16:48:08    120s] [NR-eGR]          Total        54352  11836 
[07/15 16:48:08    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:08    120s] [NR-eGR] Total half perimeter of net bounding box: 44280um
[07/15 16:48:08    120s] [NR-eGR] Total length: 54352um, number of vias: 11836
[07/15 16:48:08    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:08    120s] [NR-eGR] Total eGR-routed clock nets wire length: 5779um, number of vias: 894
[07/15 16:48:08    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:08    120s] [NR-eGR] Report for selected net(s) only.
[07/15 16:48:08    120s] [NR-eGR]                 Length (um)  Vias 
[07/15 16:48:08    120s] [NR-eGR] ----------------------------------
[07/15 16:48:08    120s] [NR-eGR]  MET1    (1H)             0   390 
[07/15 16:48:08    120s] [NR-eGR]  MET2    (2V)          1558   430 
[07/15 16:48:08    120s] [NR-eGR]  MET3    (3H)          3053    74 
[07/15 16:48:08    120s] [NR-eGR]  MET4    (4V)          1168     0 
[07/15 16:48:08    120s] [NR-eGR]  METTP   (5H)             0     0 
[07/15 16:48:08    120s] [NR-eGR]  METTPL  (6V)             0     0 
[07/15 16:48:08    120s] [NR-eGR] ----------------------------------
[07/15 16:48:08    120s] [NR-eGR]          Total         5779   894 
[07/15 16:48:08    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:08    120s] [NR-eGR] Total half perimeter of net bounding box: 3317um
[07/15 16:48:08    120s] [NR-eGR] Total length: 5779um, number of vias: 894
[07/15 16:48:08    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:08    120s] [NR-eGR] Total routed clock nets wire length: 5779um, number of vias: 894
[07/15 16:48:08    120s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:08    120s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2886.98 MB )
[07/15 16:48:08    120s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2886.98 MB )
[07/15 16:48:08    120s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:08    120s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:08    120s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:08    120s] (I)       Early Global Route kernel             100.00%  1227.73 sec  1227.78 sec  0.05 sec  0.04 sec 
[07/15 16:48:08    120s] (I)       +-Import and model                     20.24%  1227.75 sec  1227.76 sec  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)       | +-Create place DB                     4.54%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Import place data                 4.34%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read instances and placement    1.23%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read nets                       2.68%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Create route DB                    11.58%  1227.75 sec  1227.75 sec  0.01 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Import route data (4T)            9.69%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.99%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read routing blockages        0.01%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read instance blockages       0.29%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read PG blockages             0.12%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read clock blockages          0.08%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read other blockages          0.03%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read halo blockages           0.02%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Read boundary cut boxes       0.01%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read blackboxes                 0.03%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read prerouted                  0.49%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read unlegalized nets           0.14%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Read nets                       0.10%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Set up via pillars              0.01%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Initialize 3D grid graph        0.16%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Model blockage capacity         1.90%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | | +-Initialize 3D capacity        1.49%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Move terms for access (4T)      1.19%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Read aux data                       0.01%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Others data preparation             0.07%  1227.75 sec  1227.75 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Create route kernel                 2.93%  1227.75 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       +-Global Routing                       19.11%  1227.76 sec  1227.76 sec  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)       | +-Initialization                      0.09%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Net group 1                         9.49%  1227.76 sec  1227.76 sec  0.00 sec  0.01 sec 
[07/15 16:48:08    120s] (I)       | | +-Generate topology (4T)            1.47%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1a                          1.32%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Pattern routing (4T)            0.94%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1b                          0.22%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1c                          0.03%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1d                          0.03%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1e                          0.28%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Route legalization              0.01%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1f                          0.03%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1g                          1.05%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Post Routing                    0.81%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1h                          0.80%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Post Routing                    0.57%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Layer assignment (4T)             1.14%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Net group 2                         8.01%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Generate topology (4T)            0.90%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1a                          1.44%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Pattern routing (4T)            0.83%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Add via demand to 2D            0.07%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1b                          0.15%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1c                          0.03%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1d                          0.03%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1e                          0.28%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Route legalization              0.01%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1f                          0.03%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1g                          0.59%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Post Routing                    0.35%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Phase 1h                          0.53%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | | +-Post Routing                    0.31%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Layer assignment (4T)             0.72%  1227.76 sec  1227.76 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       +-Export 3D cong map                    1.09%  1227.76 sec  1227.77 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Export 2D cong map                  0.18%  1227.77 sec  1227.77 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       +-Extract Global 3D Wires               0.03%  1227.77 sec  1227.77 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       +-Track Assignment (4T)                17.52%  1227.77 sec  1227.77 sec  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)       | +-Initialization                      0.04%  1227.77 sec  1227.77 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Track Assignment Kernel            16.83%  1227.77 sec  1227.77 sec  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)       | +-Free Memory                         0.01%  1227.77 sec  1227.77 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       +-Export                                9.56%  1227.77 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Export DB wires                     1.21%  1227.77 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Export all nets (4T)              0.49%  1227.77 sec  1227.77 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | | +-Set wire vias (4T)                0.29%  1227.77 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Report wirelength                   4.92%  1227.78 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Update net boxes                    2.53%  1227.78 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       | +-Update timing                       0.01%  1227.78 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)       +-Postprocess design                    0.53%  1227.78 sec  1227.78 sec  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)      ==================== Summary by functions =====================
[07/15 16:48:08    120s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:08    120s] (I)      ---------------------------------------------------------------
[07/15 16:48:08    120s] (I)        0  Early Global Route kernel     100.00%  0.05 sec  0.04 sec 
[07/15 16:48:08    120s] (I)        1  Import and model               20.24%  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)        1  Global Routing                 19.11%  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)        1  Track Assignment (4T)          17.52%  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)        1  Export                          9.56%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        1  Export 3D cong map              1.09%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        1  Postprocess design              0.53%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Track Assignment Kernel        16.83%  0.01 sec  0.01 sec 
[07/15 16:48:08    120s] (I)        2  Create route DB                11.58%  0.01 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Net group 1                     9.49%  0.00 sec  0.01 sec 
[07/15 16:48:08    120s] (I)        2  Net group 2                     8.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Report wirelength               4.92%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Create place DB                 4.54%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Create route kernel             2.93%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Update net boxes                2.53%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Export DB wires                 1.21%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Export 2D cong map              0.18%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Initialization                  0.13%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Import route data (4T)          9.69%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Import place data               4.34%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1a                        2.76%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Generate topology (4T)          2.36%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Layer assignment (4T)           1.85%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1g                        1.64%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1h                        1.33%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1e                        0.56%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Export all nets (4T)            0.49%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1b                        0.37%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Set wire vias (4T)              0.29%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1c                        0.06%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        3  Phase 1f                        0.06%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Read nets                       2.78%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Post Routing                    2.03%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Read blockages ( Layer 2-6 )    1.99%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Model blockage capacity         1.90%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Pattern routing (4T)            1.77%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Read instances and placement    1.23%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Move terms for access (4T)      1.19%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Read prerouted                  0.49%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Initialize 3D grid graph        0.16%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Read unlegalized nets           0.14%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Add via demand to 2D            0.07%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Initialize 3D capacity          1.49%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read instance blockages         0.29%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read clock blockages            0.08%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:48:08    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 16:48:08    120s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:08    120s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:08    120s]     Routing using eGR in eGR->NR Step done.
[07/15 16:48:08    120s]     Routing using NR in eGR->NR Step...
[07/15 16:48:08    120s] 
[07/15 16:48:08    120s] CCOPT: Preparing to route 13 clock nets with NanoRoute.
[07/15 16:48:08    120s]   All net are default rule.
[07/15 16:48:08    120s]   Preferred NanoRoute mode settings: Current
[07/15 16:48:08    120s] -droutePostRouteSpreadWire auto
[07/15 16:48:08    120s] -droutePostRouteWidenWireRule ""
[07/15 16:48:08    120s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 16:48:08    120s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[07/15 16:48:08    120s] To increase the message display limit, refer to the product command reference manual.
[07/15 16:48:08    120s]       Clock detailed routing...
[07/15 16:48:08    120s]         NanoRoute...
[07/15 16:48:08    120s] % Begin globalDetailRoute (date=07/15 16:48:08, mem=1853.2M)
[07/15 16:48:08    120s] 
[07/15 16:48:08    120s] globalDetailRoute
[07/15 16:48:08    120s] 
[07/15 16:48:08    120s] #Start globalDetailRoute on Mon Jul 15 16:48:08 2024
[07/15 16:48:08    120s] #
[07/15 16:48:08    120s] ### Time Record (globalDetailRoute) is installed.
[07/15 16:48:08    120s] ### Time Record (Pre Callback) is installed.
[07/15 16:48:08    120s] ### Time Record (Pre Callback) is uninstalled.
[07/15 16:48:08    120s] ### Time Record (DB Import) is installed.
[07/15 16:48:08    120s] ### Time Record (Timing Data Generation) is installed.
[07/15 16:48:08    120s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 16:48:08    120s] ### Net info: total nets: 1290
[07/15 16:48:08    120s] ### Net info: dirty nets: 0
[07/15 16:48:08    120s] ### Net info: marked as disconnected nets: 0
[07/15 16:48:08    120s] #num needed restored net=0
[07/15 16:48:08    120s] #need_extraction net=0 (total=1290)
[07/15 16:48:08    120s] ### Net info: fully routed nets: 13
[07/15 16:48:08    120s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 16:48:08    120s] ### Net info: unrouted nets: 1250
[07/15 16:48:08    120s] ### Net info: re-extraction nets: 0
[07/15 16:48:08    120s] ### Net info: selected nets: 13
[07/15 16:48:08    120s] ### Net info: ignored nets: 0
[07/15 16:48:08    120s] ### Net info: skip routing nets: 0
[07/15 16:48:08    120s] ### import design signature (11): route=1853739503 fixed_route=2013898697 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=948281220 dirty_area=0 del_dirty_area=0 cell=674521846 placement=2095758615 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 16:48:08    120s] ### Time Record (DB Import) is uninstalled.
[07/15 16:48:08    120s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 16:48:08    120s] #
[07/15 16:48:08    120s] #Wire/Via statistics before line assignment ...
[07/15 16:48:08    120s] #Total wire length = 5779 um.
[07/15 16:48:08    120s] #Total half perimeter of net bounding box = 3338 um.
[07/15 16:48:08    120s] #Total wire length on LAYER MET1 = 0 um.
[07/15 16:48:08    120s] #Total wire length on LAYER MET2 = 1558 um.
[07/15 16:48:08    120s] #Total wire length on LAYER MET3 = 3053 um.
[07/15 16:48:08    120s] #Total wire length on LAYER MET4 = 1168 um.
[07/15 16:48:08    120s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:48:08    120s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:48:08    120s] #Total number of vias = 894
[07/15 16:48:08    120s] #Up-Via Summary (total 894):
[07/15 16:48:08    120s] #           
[07/15 16:48:08    120s] #-----------------------
[07/15 16:48:08    120s] # MET1              390
[07/15 16:48:08    120s] # MET2              430
[07/15 16:48:08    120s] # MET3               74
[07/15 16:48:08    120s] #-----------------------
[07/15 16:48:08    120s] #                   894 
[07/15 16:48:08    120s] #
[07/15 16:48:08    120s] ### Time Record (Data Preparation) is installed.
[07/15 16:48:08    120s] #Start routing data preparation on Mon Jul 15 16:48:08 2024
[07/15 16:48:08    120s] #
[07/15 16:48:08    120s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[07/15 16:48:08    121s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:48:08    121s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:48:08    121s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 16:48:08    121s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:48:08    121s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:48:08    121s] #Build and mark too close pins for the same net.
[07/15 16:48:08    121s] ### Time Record (Cell Pin Access) is installed.
[07/15 16:48:08    121s] #Initial pin access analysis.
[07/15 16:48:08    122s] #Detail pin access analysis.
[07/15 16:48:08    122s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 16:48:08    122s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 16:48:08    122s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:48:08    122s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:48:08    122s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:48:08    122s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 16:48:08    122s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 16:48:08    122s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 16:48:08    122s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
[07/15 16:48:08    122s] #pin_access_rlayer=2(MET2)
[07/15 16:48:08    122s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 16:48:08    122s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 16:48:08    122s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.97 (MB), peak = 2047.14 (MB)
[07/15 16:48:08    122s] #Regenerating Ggrids automatically.
[07/15 16:48:08    122s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[07/15 16:48:08    122s] #Using automatically generated G-grids.
[07/15 16:48:10    123s] #Done routing data preparation.
[07/15 16:48:10    123s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1866.11 (MB), peak = 2047.14 (MB)
[07/15 16:48:10    123s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:48:10    123s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:48:10    123s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:48:10    123s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 16:48:10    123s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:48:10    123s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:48:10    123s] 
[07/15 16:48:10    123s] Trim Metal Layers:
[07/15 16:48:10    123s] LayerId::1 widthSet size::4
[07/15 16:48:10    123s] LayerId::2 widthSet size::4
[07/15 16:48:10    123s] LayerId::3 widthSet size::4
[07/15 16:48:10    123s] LayerId::4 widthSet size::4
[07/15 16:48:10    123s] LayerId::5 widthSet size::4
[07/15 16:48:10    123s] LayerId::6 widthSet size::2
[07/15 16:48:10    123s] Updating RC grid for preRoute extraction ...
[07/15 16:48:10    123s] eee: pegSigSF::1.070000
[07/15 16:48:10    123s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:10    123s] Initializing multi-corner resistance tables ...
[07/15 16:48:10    123s] eee: l::1 avDens::0.108776 usedTrk::522.126518 availTrk::4800.000000 sigTrk::522.126518
[07/15 16:48:10    123s] eee: l::2 avDens::0.022942 usedTrk::55.061763 availTrk::2400.000000 sigTrk::55.061763
[07/15 16:48:10    123s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:10    123s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:10    123s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:10    123s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:10    123s] {RT max_rc 0 4 4 0}
[07/15 16:48:10    123s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.817600 pMod=83 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:10    123s] ### Successfully loaded pre-route RC model
[07/15 16:48:10    123s] ### Time Record (Line Assignment) is installed.
[07/15 16:48:10    123s] #
[07/15 16:48:10    123s] #Distribution of nets:
[07/15 16:48:10    123s] #  
[07/15 16:48:10    123s] # #pin range           #net       %
[07/15 16:48:10    123s] #------------------------------------
[07/15 16:48:10    123s] #          2             612 ( 47.4%)
[07/15 16:48:10    123s] #          3             445 ( 34.5%)
[07/15 16:48:10    123s] #          4              63 (  4.9%)
[07/15 16:48:10    123s] #          5              46 (  3.6%)
[07/15 16:48:10    123s] #          6              20 (  1.6%)
[07/15 16:48:10    123s] #          7              36 (  2.8%)
[07/15 16:48:10    123s] #          8               6 (  0.5%)
[07/15 16:48:10    123s] #          9               2 (  0.2%)
[07/15 16:48:10    123s] #  10  -  19              10 (  0.8%)
[07/15 16:48:10    123s] #  20  -  29               1 (  0.1%)
[07/15 16:48:10    123s] #  30  -  39               4 (  0.3%)
[07/15 16:48:10    123s] #  40  -  49               6 (  0.5%)
[07/15 16:48:10    123s] #  50  -  59               4 (  0.3%)
[07/15 16:48:10    123s] #  60  -  69               1 (  0.1%)
[07/15 16:48:10    123s] #  70  -  79               4 (  0.3%)
[07/15 16:48:10    123s] #  80  -  89               3 (  0.2%)
[07/15 16:48:10    123s] #     >=2000               0 (  0.0%)
[07/15 16:48:10    123s] #
[07/15 16:48:10    123s] #Total: 1290 nets, 1263 non-trivial nets
[07/15 16:48:10    123s] #                              #net       %
[07/15 16:48:10    123s] #-------------------------------------------
[07/15 16:48:10    123s] #  Fully global routed           13 ( 1.0%)
[07/15 16:48:10    124s] #  Clock                         13
[07/15 16:48:10    124s] #  Prefer layer range            13
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #Nets in 1 layer range:
[07/15 16:48:10    124s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[07/15 16:48:10    124s] #---------------------------------------------------------
[07/15 16:48:10    124s] #           2 MET2           4 MET4            13 (  1.0%)
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #13 nets selected.
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] ### 
[07/15 16:48:10    124s] ### Net length summary before Line Assignment:
[07/15 16:48:10    124s] ### Layer      H-Len   V-Len         Total       #Up-Via
[07/15 16:48:10    124s] ### ----------------------------------------------------
[07/15 16:48:10    124s] ### 1 MET1         0       0       0(  0%)     390( 43%)
[07/15 16:48:10    124s] ### 2 MET2         0    1557    1557( 27%)     446( 49%)
[07/15 16:48:10    124s] ### 3 MET3      3054       0    3054( 53%)      74(  8%)
[07/15 16:48:10    124s] ### 4 MET4         0    1167    1167( 20%)       0(  0%)
[07/15 16:48:10    124s] ### 5 METTP        0       0       0(  0%)       0(  0%)
[07/15 16:48:10    124s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[07/15 16:48:10    124s] ### ----------------------------------------------------
[07/15 16:48:10    124s] ###             3054    2725    5779           910      
[07/15 16:48:10    124s] ### 
[07/15 16:48:10    124s] ### Net length and overlap summary after Line Assignment:
[07/15 16:48:10    124s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/15 16:48:10    124s] ### -----------------------------------------------------------------------------
[07/15 16:48:10    124s] ### 1 MET1        22       0      22(  0%)     390( 48%)    0(  0%)     0(  0.0%)
[07/15 16:48:10    124s] ### 2 MET2         0    1598    1598( 28%)     355( 44%)    0(  0%)     0(  0.0%)
[07/15 16:48:10    124s] ### 3 MET3      3011       0    3011( 52%)      66(  8%)    0(  0%)     0(  0.0%)
[07/15 16:48:10    124s] ### 4 MET4         0    1163    1163( 20%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 16:48:10    124s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 16:48:10    124s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/15 16:48:10    124s] ### -----------------------------------------------------------------------------
[07/15 16:48:10    124s] ###             3033    2762    5795           811          0           0        
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #Line Assignment statistics:
[07/15 16:48:10    124s] #Cpu time = 00:00:00
[07/15 16:48:10    124s] #Elapsed time = 00:00:00
[07/15 16:48:10    124s] #Increased memory = 2.73 (MB)
[07/15 16:48:10    124s] #Total memory = 1875.98 (MB)
[07/15 16:48:10    124s] #Peak memory = 2047.14 (MB)
[07/15 16:48:10    124s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.97 [4]--
[07/15 16:48:10    124s] ### Time Record (Line Assignment) is uninstalled.
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #Wire/Via statistics after line assignment ...
[07/15 16:48:10    124s] #Total wire length = 5796 um.
[07/15 16:48:10    124s] #Total half perimeter of net bounding box = 3338 um.
[07/15 16:48:10    124s] #Total wire length on LAYER MET1 = 22 um.
[07/15 16:48:10    124s] #Total wire length on LAYER MET2 = 1599 um.
[07/15 16:48:10    124s] #Total wire length on LAYER MET3 = 3011 um.
[07/15 16:48:10    124s] #Total wire length on LAYER MET4 = 1164 um.
[07/15 16:48:10    124s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:48:10    124s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:48:10    124s] #Total number of vias = 811
[07/15 16:48:10    124s] #Up-Via Summary (total 811):
[07/15 16:48:10    124s] #           
[07/15 16:48:10    124s] #-----------------------
[07/15 16:48:10    124s] # MET1              390
[07/15 16:48:10    124s] # MET2              355
[07/15 16:48:10    124s] # MET3               66
[07/15 16:48:10    124s] #-----------------------
[07/15 16:48:10    124s] #                   811 
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #Routing data preparation, pin analysis, line assignment statistics:
[07/15 16:48:10    124s] #Cpu time = 00:00:03
[07/15 16:48:10    124s] #Elapsed time = 00:00:03
[07/15 16:48:10    124s] #Increased memory = 14.27 (MB)
[07/15 16:48:10    124s] #Total memory = 1869.02 (MB)
[07/15 16:48:10    124s] #Peak memory = 2047.14 (MB)
[07/15 16:48:10    124s] #RTESIG:78da9593cb4ec330104559f31523d345917878eca6b6176c106c01f1da56a671ab88d446
[07/15 16:48:10    124s] #       b603eadf332a08a95588dbec9c9cdc99b9777c327abd7d0426f002f579e2c6cc10ee1e85
[07/15 16:48:10    124s] #       e48aab733455752970469f5eaed9f1c9e8fee15900039b52b3f4b355a8ddd5bc0df377c8
[07/15 16:48:10    124s] #       cdaaf1cb9f37c8609c72a4f31974c945482e673a9dfe0a28c8b173307e0ba1ed25948685
[07/15 16:48:10    124s] #       6dd31f52afbd5d3573a8ddc2766ddea17132d9c6fb6a4a0382c3b8f1d92d5dec6524e787
[07/15 16:48:10    124s] #       9495245998a3d21a580e1fa10dcb35b4810cfa6aa21bb6477103ac60a1c20ad867137317
[07/15 16:48:10    124s] #       52b8f969efc9e5eea3f01b39c56c970361d9456fe3ba9733bb8e1602e0288b09204abde5
[07/15 16:48:10    124s] #       5741132b7918ae0ec2f59492219e9c70be5bf5b72c26b21431d59d82c10bbe7960bc6883
[07/15 16:48:10    124s] #       cdfda4a2b5661b9b86534245cd51c083cb4a0320ad802c4869c381a56c7d6d633d38ab36
[07/15 16:48:10    124s] #       a4e7831f7444a0d02547044ea67bcd29d0f0f2c54553de2d21b8d807aaf680e856b37ffb
[07/15 16:48:10    124s] #       3efa06f84d9e51
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #Skip comparing routing design signature in db-snapshot flow
[07/15 16:48:10    124s] #Using multithreading with 4 threads.
[07/15 16:48:10    124s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:48:10    124s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:48:10    124s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 16:48:10    124s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:48:10    124s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:48:10    124s] ### Time Record (Detail Routing) is installed.
[07/15 16:48:10    124s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:48:10    124s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:48:10    124s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 16:48:10    124s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:48:10    124s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:48:10    124s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:48:10    124s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:48:10    124s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 16:48:10    124s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:48:10    124s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:48:10    124s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:48:10    124s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:48:10    124s] #Voltage range [0.000 - 3.600] has 1288 nets.
[07/15 16:48:10    124s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:48:10    124s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:48:10    124s] ### drc_pitch = 6170 (  6.1700 um) drc_range = 4335 (  4.3350 um) route_pitch = 6170 (  6.1700 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[07/15 16:48:10    124s] #
[07/15 16:48:10    124s] #Start Detail Routing..
[07/15 16:48:10    124s] #start initial detail routing ...
[07/15 16:48:10    124s] ### Design has 15 dirty nets
[07/15 16:48:11    125s] ### Gcell dirty-map stats: routing = 92.45%
[07/15 16:48:11    125s] #   number of violations = 118
[07/15 16:48:11    125s] #
[07/15 16:48:11    125s] #    By Layer and Type :
[07/15 16:48:11    125s] #	         MetSpc    Short   Totals
[07/15 16:48:11    125s] #	MET1         46       72      118
[07/15 16:48:11    125s] #	Totals       46       72      118
[07/15 16:48:11    125s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1884.36 (MB), peak = 2047.14 (MB)
[07/15 16:48:11    125s] #start 1st optimization iteration ...
[07/15 16:48:11    125s] ### Gcell dirty-map stats: routing = 92.45%
[07/15 16:48:11    125s] #   number of violations = 0
[07/15 16:48:11    125s] #    number of process antenna violations = 12
[07/15 16:48:11    125s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1884.55 (MB), peak = 2047.14 (MB)
[07/15 16:48:11    125s] #Complete Detail Routing.
[07/15 16:48:11    125s] #Total wire length = 6321 um.
[07/15 16:48:11    125s] #Total half perimeter of net bounding box = 3338 um.
[07/15 16:48:11    125s] #Total wire length on LAYER MET1 = 1 um.
[07/15 16:48:11    125s] #Total wire length on LAYER MET2 = 1976 um.
[07/15 16:48:11    125s] #Total wire length on LAYER MET3 = 3128 um.
[07/15 16:48:11    125s] #Total wire length on LAYER MET4 = 1216 um.
[07/15 16:48:11    125s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:48:11    125s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:48:11    125s] #Total number of vias = 697
[07/15 16:48:11    125s] #Up-Via Summary (total 697):
[07/15 16:48:11    125s] #           
[07/15 16:48:11    125s] #-----------------------
[07/15 16:48:11    125s] # MET1              390
[07/15 16:48:11    125s] # MET2              242
[07/15 16:48:11    125s] # MET3               65
[07/15 16:48:11    125s] #-----------------------
[07/15 16:48:11    125s] #                   697 
[07/15 16:48:11    125s] #
[07/15 16:48:11    125s] #Total number of DRC violations = 0
[07/15 16:48:11    125s] ### Time Record (Detail Routing) is uninstalled.
[07/15 16:48:11    125s] #Cpu time = 00:00:02
[07/15 16:48:11    125s] #Elapsed time = 00:00:01
[07/15 16:48:11    125s] #Increased memory = 15.54 (MB)
[07/15 16:48:11    125s] #Total memory = 1884.56 (MB)
[07/15 16:48:11    125s] #Peak memory = 2047.14 (MB)
[07/15 16:48:11    125s] #Skip updating routing design signature in db-snapshot flow
[07/15 16:48:11    125s] #detailRoute Statistics:
[07/15 16:48:11    125s] #Cpu time = 00:00:02
[07/15 16:48:11    125s] #Elapsed time = 00:00:01
[07/15 16:48:11    125s] #Increased memory = 15.55 (MB)
[07/15 16:48:11    125s] #Total memory = 1884.57 (MB)
[07/15 16:48:11    125s] #Peak memory = 2047.14 (MB)
[07/15 16:48:11    125s] ### Time Record (DB Export) is installed.
[07/15 16:48:11    125s] ### export design design signature (18): route=1201354201 fixed_route=2013898697 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1679648184 dirty_area=0 del_dirty_area=0 cell=674521846 placement=2095758615 pin_access=1619654433 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:48:11    125s] ### Time Record (DB Export) is uninstalled.
[07/15 16:48:11    125s] ### Time Record (Post Callback) is installed.
[07/15 16:48:11    125s] ### Time Record (Post Callback) is uninstalled.
[07/15 16:48:11    125s] #
[07/15 16:48:11    125s] #globalDetailRoute statistics:
[07/15 16:48:11    125s] #Cpu time = 00:00:05
[07/15 16:48:11    125s] #Elapsed time = 00:00:03
[07/15 16:48:11    125s] #Increased memory = 37.38 (MB)
[07/15 16:48:11    125s] #Total memory = 1890.64 (MB)
[07/15 16:48:11    125s] #Peak memory = 2047.14 (MB)
[07/15 16:48:11    125s] #Number of warnings = 0
[07/15 16:48:11    125s] #Total number of warnings = 0
[07/15 16:48:11    125s] #Number of fails = 0
[07/15 16:48:11    125s] #Total number of fails = 0
[07/15 16:48:11    125s] #Complete globalDetailRoute on Mon Jul 15 16:48:11 2024
[07/15 16:48:11    125s] #
[07/15 16:48:11    125s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1619654433 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:48:11    125s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 16:48:11    125s] ### 
[07/15 16:48:11    125s] ###   Scalability Statistics
[07/15 16:48:11    125s] ### 
[07/15 16:48:11    125s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:48:11    125s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 16:48:11    125s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:48:11    125s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[07/15 16:48:11    125s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[07/15 16:48:11    125s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[07/15 16:48:11    125s] ###   Entire Command                |        00:00:05|        00:00:03|             1.4|
[07/15 16:48:11    125s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:48:11    125s] ### 
[07/15 16:48:11    125s] % End globalDetailRoute (date=07/15 16:48:11, total cpu=0:00:04.8, real=0:00:03.0, peak res=1885.9M, current mem=1885.9M)
[07/15 16:48:11    125s]         NanoRoute done. (took cpu=0:00:04.8 real=0:00:03.4)
[07/15 16:48:11    125s]       Clock detailed routing done.
[07/15 16:48:11    125s] Skipping check of guided vs. routed net lengths.
[07/15 16:48:11    125s] Set FIXED routing status on 13 net(s)
[07/15 16:48:11    125s] Set FIXED placed status on 11 instance(s)
[07/15 16:48:11    125s]       Route Remaining Unrouted Nets...
[07/15 16:48:11    125s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/15 16:48:11    125s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2917.8M, EPOCH TIME: 1721076491.506709
[07/15 16:48:11    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] All LLGs are deleted
[07/15 16:48:11    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2917.8M, EPOCH TIME: 1721076491.506792
[07/15 16:48:11    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2917.8M, EPOCH TIME: 1721076491.506843
[07/15 16:48:11    125s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2917.8M, EPOCH TIME: 1721076491.506943
[07/15 16:48:11    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=2917.8M
[07/15 16:48:11    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=2917.8M
[07/15 16:48:11    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      ============================ Layers =============================
[07/15 16:48:11    125s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:11    125s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:11    125s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:11    125s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:11    125s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:11    125s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:11    125s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:11    125s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:11    125s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:11    125s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:11    125s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:11    125s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:11    125s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:11    125s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:11    125s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:11    125s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:11    125s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:11    125s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:11    125s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:11    125s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:11    125s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:11    125s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:11    125s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:11    125s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:11    125s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:11    125s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:11    125s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:11    125s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:11    125s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:11    125s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:11    125s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:11    125s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:11    125s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:11    125s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:11    125s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:11    125s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:11    125s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:11    125s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:11    125s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:11    125s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:11    125s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:11    125s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:11    125s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:11    125s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:11    125s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:11    125s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:11    125s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:11    125s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:11    125s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:11    125s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:11    125s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:11    125s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:11    125s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:11    125s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:11    125s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:11    125s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:11    125s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:11    125s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:11    125s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:11    125s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:11    125s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:11    125s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:11    125s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:11    125s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:11    125s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:11    125s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:11    125s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:11    125s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:11    125s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:11    125s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:11    125s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:11    125s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:11    125s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:11    125s] (I)      Started Import and model ( Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:11    125s] (I)      == Non-default Options ==
[07/15 16:48:11    125s] (I)      Maximum routing layer                              : 4
[07/15 16:48:11    125s] (I)      Number of threads                                  : 4
[07/15 16:48:11    125s] (I)      Method to set GCell size                           : row
[07/15 16:48:11    125s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:11    125s] (I)      Use row-based GCell size
[07/15 16:48:11    125s] (I)      Use row-based GCell align
[07/15 16:48:11    125s] (I)      layer 0 area = 202000
[07/15 16:48:11    125s] (I)      layer 1 area = 202000
[07/15 16:48:11    125s] (I)      layer 2 area = 202000
[07/15 16:48:11    125s] (I)      layer 3 area = 202000
[07/15 16:48:11    125s] (I)      GCell unit size   : 4480
[07/15 16:48:11    125s] (I)      GCell multiplier  : 1
[07/15 16:48:11    125s] (I)      GCell row height  : 4480
[07/15 16:48:11    125s] (I)      Actual row height : 4480
[07/15 16:48:11    125s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:11    125s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:11    125s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:11    125s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:11    125s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:11    125s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:11    125s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:11    125s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:11    125s] (I)      ================= Default via =================
[07/15 16:48:11    125s] (I)      +---+--------------------+--------------------+
[07/15 16:48:11    125s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 16:48:11    125s] (I)      +---+--------------------+--------------------+
[07/15 16:48:11    125s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 16:48:11    125s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 16:48:11    125s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 16:48:11    125s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 16:48:11    125s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 16:48:11    125s] (I)      +---+--------------------+--------------------+
[07/15 16:48:11    125s] [NR-eGR] Read 260 PG shapes
[07/15 16:48:11    125s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:11    125s] [NR-eGR] Read 0 other shapes
[07/15 16:48:11    125s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:11    125s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:11    125s] [NR-eGR] #PG Blockages       : 260
[07/15 16:48:11    125s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:11    125s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:11    125s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:11    125s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:11    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:11    125s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 893
[07/15 16:48:11    125s] [NR-eGR] Read 1263 nets ( ignored 13 )
[07/15 16:48:11    125s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:11    125s] (I)      Read Num Blocks=260  Num Prerouted Wires=893  Num CS=0
[07/15 16:48:11    125s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 604
[07/15 16:48:11    125s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 16:48:11    125s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 42
[07/15 16:48:11    125s] (I)      Number of ignored nets                =     13
[07/15 16:48:11    125s] (I)      Number of connected nets              =      0
[07/15 16:48:11    125s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 16:48:11    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:11    125s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:11    125s] (I)      Ndr track 0 does not exist
[07/15 16:48:11    125s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:11    125s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:11    125s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:11    125s] (I)      Site width          :   560  (dbu)
[07/15 16:48:11    125s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:11    125s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:11    125s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:11    125s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:11    125s] (I)      Grid                :    99    54     4
[07/15 16:48:11    125s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:48:11    125s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:48:11    125s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:48:11    125s] (I)      Default wire width  :   230   280   280   280
[07/15 16:48:11    125s] (I)      Default wire space  :   230   280   280   280
[07/15 16:48:11    125s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:48:11    125s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:48:11    125s] (I)      First track coord   :   280   280   280   280
[07/15 16:48:11    125s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:48:11    125s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:48:11    125s] (I)      Num of masks        :     1     1     1     1
[07/15 16:48:11    125s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:48:11    125s] (I)      --------------------------------------------------------
[07/15 16:48:11    125s] 
[07/15 16:48:11    125s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:11    125s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 16:48:11    125s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:11    125s] (I)                    Layer    2    3    4 
[07/15 16:48:11    125s] (I)                    Pitch  560  560  560 
[07/15 16:48:11    125s] (I)             #Used tracks    1    1    1 
[07/15 16:48:11    125s] (I)       #Fully used tracks    1    1    1 
[07/15 16:48:11    125s] [NR-eGR] ========================================
[07/15 16:48:11    125s] [NR-eGR] 
[07/15 16:48:11    125s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:11    125s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:11    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:11    125s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:11    125s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:11    125s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:11    125s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:11    125s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:11    125s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:11    125s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      Reset routing kernel
[07/15 16:48:11    125s] (I)      Started Global Routing ( Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      totalPins=4492  totalGlobalPin=4390 (97.73%)
[07/15 16:48:11    125s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:11    125s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] (I)      ============  Phase 1a Route ============
[07/15 16:48:11    125s] (I)      Usage: 10280 = (5474 H, 4806 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] (I)      ============  Phase 1b Route ============
[07/15 16:48:11    125s] (I)      Usage: 10280 = (5474 H, 4806 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:11    125s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.605440e+04um
[07/15 16:48:11    125s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:11    125s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] (I)      ============  Phase 1c Route ============
[07/15 16:48:11    125s] (I)      Usage: 10280 = (5474 H, 4806 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] (I)      ============  Phase 1d Route ============
[07/15 16:48:11    125s] (I)      Usage: 10280 = (5474 H, 4806 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] (I)      ============  Phase 1e Route ============
[07/15 16:48:11    125s] (I)      Usage: 10280 = (5474 H, 4806 V) = (12.80% H, 6.02% V) = (2.452e+04um H, 2.153e+04um V)
[07/15 16:48:11    125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.605440e+04um
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] (I)      ============  Phase 1l Route ============
[07/15 16:48:11    125s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:48:11    125s] (I)      Layer  2:      36109      6704         9        4016       37960    ( 9.57%) 
[07/15 16:48:11    125s] (I)      Layer  3:      42336      6246         0           0       42336    ( 0.00%) 
[07/15 16:48:11    125s] (I)      Layer  4:      42135       716         0           0       41976    ( 0.00%) 
[07/15 16:48:11    125s] (I)      Total:        120580     13666         9        4016      122272    ( 3.18%) 
[07/15 16:48:11    125s] (I)      
[07/15 16:48:11    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:11    125s] [NR-eGR]                        OverCon            
[07/15 16:48:11    125s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:11    125s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:11    125s] [NR-eGR] ----------------------------------------------
[07/15 16:48:11    125s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:11    125s] [NR-eGR]    MET2 ( 2)         9( 0.19%)   ( 0.19%) 
[07/15 16:48:11    125s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:11    125s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:11    125s] [NR-eGR] ----------------------------------------------
[07/15 16:48:11    125s] [NR-eGR]        Total         9( 0.06%)   ( 0.06%) 
[07/15 16:48:11    125s] [NR-eGR] 
[07/15 16:48:11    125s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:11    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:11    125s] (I)      ============= Track Assignment ============
[07/15 16:48:11    125s] (I)      Started Track Assignment (4T) ( Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:11    125s] (I)      Run Multi-thread track assignment
[07/15 16:48:11    125s] (I)      Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      Started Export ( Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:11    125s] [NR-eGR] -----------------------------------
[07/15 16:48:11    125s] [NR-eGR]  MET1    (1H)             1   4804 
[07/15 16:48:11    125s] [NR-eGR]  MET2    (2V)         23227   6462 
[07/15 16:48:11    125s] [NR-eGR]  MET3    (3H)         28201    382 
[07/15 16:48:11    125s] [NR-eGR]  MET4    (4V)          3443      0 
[07/15 16:48:11    125s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:11    125s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:11    125s] [NR-eGR] -----------------------------------
[07/15 16:48:11    125s] [NR-eGR]          Total        54872  11648 
[07/15 16:48:11    125s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:11    125s] [NR-eGR] Total half perimeter of net bounding box: 44280um
[07/15 16:48:11    125s] [NR-eGR] Total length: 54872um, number of vias: 11648
[07/15 16:48:11    125s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:11    125s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 16:48:11    125s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:11    125s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2917.81 MB )
[07/15 16:48:11    125s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:11    125s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:11    125s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:11    125s] (I)       Early Global Route kernel             100.00%  1231.27 sec  1231.35 sec  0.08 sec  0.06 sec 
[07/15 16:48:11    125s] (I)       +-Import and model                     11.42%  1231.29 sec  1231.30 sec  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | +-Create place DB                     2.81%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Import place data                 2.69%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read instances and placement    0.77%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read nets                       1.67%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Create route DB                     5.15%  1231.29 sec  1231.29 sec  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | | +-Import route data (4T)            4.86%  1231.29 sec  1231.29 sec  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.20%  1231.29 sec  1231.29 sec  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read routing blockages        0.00%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read instance blockages       0.18%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read PG blockages             0.06%  1231.29 sec  1231.29 sec  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read clock blockages          0.02%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read other blockages          0.03%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read halo blockages           0.01%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Read boundary cut boxes       0.00%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read blackboxes                 0.02%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read prerouted                  0.22%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read unlegalized nets           0.06%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Read nets                       0.33%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Set up via pillars              0.01%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Initialize 3D grid graph        0.02%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Model blockage capacity         0.84%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | | +-Initialize 3D capacity        0.65%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Read aux data                       0.00%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Others data preparation             0.06%  1231.29 sec  1231.29 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Create route kernel                 2.72%  1231.29 sec  1231.30 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       +-Global Routing                       22.21%  1231.30 sec  1231.31 sec  0.02 sec  0.02 sec 
[07/15 16:48:11    125s] (I)       | +-Initialization                      0.44%  1231.30 sec  1231.30 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Net group 1                        20.70%  1231.30 sec  1231.31 sec  0.02 sec  0.02 sec 
[07/15 16:48:11    125s] (I)       | | +-Generate topology (4T)            6.71%  1231.30 sec  1231.30 sec  0.01 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Phase 1a                          2.79%  1231.30 sec  1231.30 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Pattern routing (4T)            2.24%  1231.30 sec  1231.30 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Add via demand to 2D            0.23%  1231.30 sec  1231.30 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Phase 1b                          0.07%  1231.30 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Phase 1c                          0.02%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Phase 1d                          0.02%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Phase 1e                          0.17%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | | +-Route legalization              0.00%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Phase 1l                          9.62%  1231.31 sec  1231.31 sec  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | | | +-Layer assignment (4T)           9.32%  1231.31 sec  1231.31 sec  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | +-Clean cong LA                       0.00%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       +-Export 3D cong map                    0.58%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Export 2D cong map                  0.11%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       +-Extract Global 3D Wires               0.18%  1231.31 sec  1231.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       +-Track Assignment (4T)                10.51%  1231.31 sec  1231.32 sec  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | +-Initialization                      0.06%  1231.31 sec  1231.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Track Assignment Kernel             9.96%  1231.32 sec  1231.32 sec  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | +-Free Memory                         0.01%  1231.32 sec  1231.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       +-Export                               35.35%  1231.32 sec  1231.35 sec  0.03 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | +-Export DB wires                    31.33%  1231.32 sec  1231.35 sec  0.02 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Export all nets (4T)              5.30%  1231.32 sec  1231.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | | +-Set wire vias (4T)               25.60%  1231.33 sec  1231.35 sec  0.02 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Report wirelength                   2.07%  1231.35 sec  1231.35 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       | +-Update net boxes                    1.36%  1231.35 sec  1231.35 sec  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)       | +-Update timing                       0.01%  1231.35 sec  1231.35 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)       +-Postprocess design                    0.33%  1231.35 sec  1231.35 sec  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)      ==================== Summary by functions =====================
[07/15 16:48:11    125s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:11    125s] (I)      ---------------------------------------------------------------
[07/15 16:48:11    125s] (I)        0  Early Global Route kernel     100.00%  0.08 sec  0.06 sec 
[07/15 16:48:11    125s] (I)        1  Export                         35.35%  0.03 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        1  Global Routing                 22.21%  0.02 sec  0.02 sec 
[07/15 16:48:11    125s] (I)        1  Import and model               11.42%  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        1  Track Assignment (4T)          10.51%  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        1  Export 3D cong map              0.58%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        1  Postprocess design              0.33%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        1  Extract Global 3D Wires         0.18%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Export DB wires                31.33%  0.02 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Net group 1                    20.70%  0.02 sec  0.02 sec 
[07/15 16:48:11    125s] (I)        2  Track Assignment Kernel         9.96%  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        2  Create route DB                 5.15%  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        2  Create place DB                 2.81%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Create route kernel             2.72%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Report wirelength               2.07%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Update net boxes                1.36%  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        2  Initialization                  0.50%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Others data preparation         0.06%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Set wire vias (4T)             25.60%  0.02 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Phase 1l                        9.62%  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        3  Generate topology (4T)          6.71%  0.01 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Export all nets (4T)            5.30%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Import route data (4T)          4.86%  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        3  Phase 1a                        2.79%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Import place data               2.69%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Phase 1e                        0.17%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Phase 1b                        0.07%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Layer assignment (4T)           9.32%  0.01 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        4  Pattern routing (4T)            2.24%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Read nets                       1.99%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Read blockages ( Layer 2-4 )    1.20%  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        4  Model blockage capacity         0.84%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Read instances and placement    0.77%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Add via demand to 2D            0.23%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Read prerouted                  0.22%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Initialize 3D capacity          0.65%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Read instance blockages         0.18%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Read PG blockages               0.06%  0.00 sec  0.01 sec 
[07/15 16:48:11    125s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 16:48:11    125s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/15 16:48:11    125s]     Routing using NR in eGR->NR Step done.
[07/15 16:48:11    125s] Net route status summary:
[07/15 16:48:11    125s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:11    125s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:11    125s] 
[07/15 16:48:11    125s] CCOPT: Done with clock implementation routing.
[07/15 16:48:11    125s] 
[07/15 16:48:11    125s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.0 real=0:00:03.6)
[07/15 16:48:11    125s]   Clock implementation routing done.
[07/15 16:48:11    125s]   Leaving CCOpt scope - extractRC...
[07/15 16:48:11    125s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/15 16:48:11    125s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 16:48:11    125s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:48:11    125s] RC Extraction called in multi-corner(2) mode.
[07/15 16:48:11    125s] RCMode: PreRoute
[07/15 16:48:11    125s]       RC Corner Indexes            0       1   
[07/15 16:48:11    125s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:48:11    125s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:11    125s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:11    125s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:11    125s] Shrink Factor                : 1.00000
[07/15 16:48:11    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:48:11    125s] Using capacitance table file ...
[07/15 16:48:11    125s] 
[07/15 16:48:11    125s] Trim Metal Layers:
[07/15 16:48:11    125s] LayerId::1 widthSet size::4
[07/15 16:48:11    125s] LayerId::2 widthSet size::4
[07/15 16:48:11    125s] LayerId::3 widthSet size::4
[07/15 16:48:11    125s] LayerId::4 widthSet size::4
[07/15 16:48:11    125s] LayerId::5 widthSet size::4
[07/15 16:48:11    125s] LayerId::6 widthSet size::2
[07/15 16:48:11    125s] Updating RC grid for preRoute extraction ...
[07/15 16:48:11    125s] eee: pegSigSF::1.070000
[07/15 16:48:11    125s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:11    125s] Initializing multi-corner resistance tables ...
[07/15 16:48:11    125s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 16:48:11    125s] eee: l::2 avDens::0.128414 usedTrk::575.295808 availTrk::4480.000000 sigTrk::575.295808
[07/15 16:48:11    125s] eee: l::3 avDens::0.167596 usedTrk::630.162495 availTrk::3760.000000 sigTrk::630.162495
[07/15 16:48:11    125s] eee: l::4 avDens::0.023752 usedTrk::79.806250 availTrk::3360.000000 sigTrk::79.806250
[07/15 16:48:11    125s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:11    125s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:11    125s] {RT max_rc 0 4 4 0}
[07/15 16:48:11    125s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.045864 aWlH=0.000000 lMod=0 pMax=0.824800 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:11    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2917.812M)
[07/15 16:48:11    125s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/15 16:48:11    125s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:11    125s] End AAE Lib Interpolated Model. (MEM=2917.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:11    125s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]   Clock DAG stats after routing clock trees:
[07/15 16:48:11    125s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:11    125s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:11    125s]     misc counts      : r=2, pp=0
[07/15 16:48:11    125s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:11    125s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:11    125s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:11    125s]     wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:11    125s]     wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:11    125s]     hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:11    125s]   Clock DAG net violations after routing clock trees: none
[07/15 16:48:11    125s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/15 16:48:11    125s]     Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]     Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]   Clock DAG library cell distribution after routing clock trees {count}:
[07/15 16:48:11    125s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:11    125s]   Clock DAG hash after routing clock trees: 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]   CTS services accumulated run-time stats after routing clock trees:
[07/15 16:48:11    125s]     delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]     legalizer: calls=1238, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]     steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]   Primary reporting skew groups after routing clock trees:
[07/15 16:48:11    125s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:11    125s]         min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:11    125s]         max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:11    125s]   Skew group summary after routing clock trees:
[07/15 16:48:11    125s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:11    125s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942, avg=1.939, sd=0.002], skew [0.008 vs 0.286], 100% {1.935, 1.942} (wid=0.037 ws=0.008) (gid=1.906 gs=0.000)
[07/15 16:48:11    125s]   CCOpt::Phase::Routing done. (took cpu=0:00:05.1 real=0:00:03.7)
[07/15 16:48:11    125s]   CCOpt::Phase::PostConditioning...
[07/15 16:48:11    125s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 16:48:11    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:3210.6M, EPOCH TIME: 1721076491.661589
[07/15 16:48:11    125s] Processing tracks to init pin-track alignment.
[07/15 16:48:11    125s] z: 2, totalTracks: 1
[07/15 16:48:11    125s] z: 4, totalTracks: 1
[07/15 16:48:11    125s] z: 6, totalTracks: 1
[07/15 16:48:11    125s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:11    125s] All LLGs are deleted
[07/15 16:48:11    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3210.6M, EPOCH TIME: 1721076491.662827
[07/15 16:48:11    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3210.6M, EPOCH TIME: 1721076491.662910
[07/15 16:48:11    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3210.6M, EPOCH TIME: 1721076491.663119
[07/15 16:48:11    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:11    125s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3210.6M, EPOCH TIME: 1721076491.663300
[07/15 16:48:11    125s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:11    125s] Core basic site is core_ji3v
[07/15 16:48:11    125s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3210.6M, EPOCH TIME: 1721076491.671735
[07/15 16:48:11    125s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:11    125s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:11    125s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:3210.6M, EPOCH TIME: 1721076491.672154
[07/15 16:48:11    125s] Fast DP-INIT is on for default
[07/15 16:48:11    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:11    125s] Atter site array init, number of instance map data is 0.
[07/15 16:48:11    125s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3210.6M, EPOCH TIME: 1721076491.672594
[07/15 16:48:11    125s] 
[07/15 16:48:11    125s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:11    125s] OPERPROF:     Starting CMU at level 3, MEM:3210.6M, EPOCH TIME: 1721076491.673206
[07/15 16:48:11    125s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:3210.6M, EPOCH TIME: 1721076491.674501
[07/15 16:48:11    125s] 
[07/15 16:48:11    125s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:11    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:3210.6M, EPOCH TIME: 1721076491.674673
[07/15 16:48:11    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3210.6M, EPOCH TIME: 1721076491.674718
[07/15 16:48:11    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3210.6M, EPOCH TIME: 1721076491.675305
[07/15 16:48:11    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3210.6MB).
[07/15 16:48:11    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:3210.6M, EPOCH TIME: 1721076491.675487
[07/15 16:48:11    125s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]   Removing CTS place status from clock tree and sinks.
[07/15 16:48:11    125s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 16:48:11    125s]   Legalizer reserving space for clock trees
[07/15 16:48:11    125s]   PostConditioning...
[07/15 16:48:11    125s]     PostConditioning active optimizations:
[07/15 16:48:11    125s]      - DRV fixing with initial upsizing, sizing and buffering
[07/15 16:48:11    125s]      - Skew fixing with sizing
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     Currently running CTS, using active skew data
[07/15 16:48:11    125s]     Reset bufferability constraints...
[07/15 16:48:11    125s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/15 16:48:11    125s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]     PostConditioning Upsizing To Fix DRVs...
[07/15 16:48:11    125s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/15 16:48:11    125s]         delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]         legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]         steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:11    125s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Statistics: Fix DRVs (initial upsizing):
[07/15 16:48:11    125s]       ========================================
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Cell changes by Net Type:
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       top                0            0           0            0                    0                0
[07/15 16:48:11    125s]       trunk              0            0           0            0                    0                0
[07/15 16:48:11    125s]       leaf               0            0           0            0                    0                0
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       Total              0            0           0            0                    0                0
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 16:48:11    125s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 16:48:11    125s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:11    125s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:11    125s]         misc counts      : r=2, pp=0
[07/15 16:48:11    125s]         cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:11    125s]         cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:11    125s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:11    125s]         wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:11    125s]         wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:11    125s]         hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:11    125s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/15 16:48:11    125s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/15 16:48:11    125s]         Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]         Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[07/15 16:48:11    125s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:11    125s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/15 16:48:11    125s]         delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]         legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]         steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/15 16:48:11    125s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 16:48:11    125s]             min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:11    125s]             max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:11    125s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/15 16:48:11    125s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 16:48:11    125s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942], skew [0.008 vs 0.286]
[07/15 16:48:11    125s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:11    125s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/15 16:48:11    125s]     Recomputing CTS skew targets...
[07/15 16:48:11    125s]     Resolving skew group constraints...
[07/15 16:48:11    125s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 16:48:11    125s]     Resolving skew group constraints done.
[07/15 16:48:11    125s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]     PostConditioning Fixing DRVs...
[07/15 16:48:11    125s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/15 16:48:11    125s]         delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]         legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]         steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:11    125s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Statistics: Fix DRVs (cell sizing):
[07/15 16:48:11    125s]       ===================================
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Cell changes by Net Type:
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       top                0            0           0            0                    0                0
[07/15 16:48:11    125s]       trunk              0            0           0            0                    0                0
[07/15 16:48:11    125s]       leaf               0            0           0            0                    0                0
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       Total              0            0           0            0                    0                0
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 16:48:11    125s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/15 16:48:11    125s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:11    125s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:11    125s]         misc counts      : r=2, pp=0
[07/15 16:48:11    125s]         cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:11    125s]         cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:11    125s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:11    125s]         wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:11    125s]         wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:11    125s]         hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:11    125s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/15 16:48:11    125s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/15 16:48:11    125s]         Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]         Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[07/15 16:48:11    125s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:11    125s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/15 16:48:11    125s]         delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]         legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]         steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/15 16:48:11    125s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 16:48:11    125s]             min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:11    125s]             max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:11    125s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/15 16:48:11    125s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992], skew [0.074 vs 0.286]
[07/15 16:48:11    125s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942], skew [0.008 vs 0.286]
[07/15 16:48:11    125s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:11    125s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]     Buffering to fix DRVs...
[07/15 16:48:11    125s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/15 16:48:11    125s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:48:11    125s]     Inserted 0 buffers and inverters.
[07/15 16:48:11    125s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/15 16:48:11    125s]     CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/15 16:48:11    125s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/15 16:48:11    125s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:11    125s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:11    125s]       misc counts      : r=2, pp=0
[07/15 16:48:11    125s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:11    125s]       cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:11    125s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:11    125s]       wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:11    125s]       wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:11    125s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:11    125s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/15 16:48:11    125s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/15 16:48:11    125s]       Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]       Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[07/15 16:48:11    125s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:11    125s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/15 16:48:11    125s]       delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]       legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]       steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/15 16:48:11    125s]       skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:11    125s]           min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:11    125s]           max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:11    125s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/15 16:48:11    125s]       skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:11    125s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942, avg=1.939, sd=0.002], skew [0.008 vs 0.286], 100% {1.935, 1.942} (wid=0.037 ws=0.008) (gid=1.906 gs=0.000)
[07/15 16:48:11    125s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     Slew Diagnostics: After DRV fixing
[07/15 16:48:11    125s]     ==================================
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     Global Causes:
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     -----
[07/15 16:48:11    125s]     Cause
[07/15 16:48:11    125s]     -----
[07/15 16:48:11    125s]       (empty table)
[07/15 16:48:11    125s]     -----
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     Top 5 overslews:
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     ---------------------------------
[07/15 16:48:11    125s]     Overslew    Causes    Driving Pin
[07/15 16:48:11    125s]     ---------------------------------
[07/15 16:48:11    125s]       (empty table)
[07/15 16:48:11    125s]     ---------------------------------
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     -------------------
[07/15 16:48:11    125s]     Cause    Occurences
[07/15 16:48:11    125s]     -------------------
[07/15 16:48:11    125s]       (empty table)
[07/15 16:48:11    125s]     -------------------
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     -------------------
[07/15 16:48:11    125s]     Cause    Occurences
[07/15 16:48:11    125s]     -------------------
[07/15 16:48:11    125s]       (empty table)
[07/15 16:48:11    125s]     -------------------
[07/15 16:48:11    125s]     
[07/15 16:48:11    125s]     PostConditioning Fixing Skew by cell sizing...
[07/15 16:48:11    125s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/15 16:48:11    125s]         delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]         legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]         steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]       Path optimization required 0 stage delay updates 
[07/15 16:48:11    125s]       Resized 0 clock insts to decrease delay.
[07/15 16:48:11    125s]       Fixing short paths with downsize only
[07/15 16:48:11    125s]       Path optimization required 0 stage delay updates 
[07/15 16:48:11    125s]       Resized 0 clock insts to increase delay.
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Statistics: Fix Skew (cell sizing):
[07/15 16:48:11    125s]       ===================================
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Cell changes by Net Type:
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       top                0            0           0            0                    0                0
[07/15 16:48:11    125s]       trunk              0            0           0            0                    0                0
[07/15 16:48:11    125s]       leaf               0            0           0            0                    0                0
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       Total              0            0           0            0                    0                0
[07/15 16:48:11    125s]       -------------------------------------------------------------------------------------------------
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 16:48:11    125s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 16:48:11    125s]       
[07/15 16:48:11    125s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 16:48:11    125s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:11    125s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:11    125s]         misc counts      : r=2, pp=0
[07/15 16:48:11    125s]         cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:11    125s]         cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:11    125s]         sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:11    125s]         wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:11    125s]         wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:11    125s]         hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:11    125s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/15 16:48:11    125s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/15 16:48:11    125s]         Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]         Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:11    125s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[07/15 16:48:11    125s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:11    125s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 16740100954189423217 14632858895486681656
[07/15 16:48:11    125s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/15 16:48:11    125s]         delay calculator: calls=9555, total_wall_time=0.455s, mean_wall_time=0.048ms
[07/15 16:48:11    125s]         legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:11    125s]         steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:11    125s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/15 16:48:11    125s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:11    125s]             min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:11    125s]             max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:12    125s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/15 16:48:12    125s]         skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:12    125s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942, avg=1.939, sd=0.002], skew [0.008 vs 0.286], 100% {1.935, 1.942} (wid=0.037 ws=0.008) (gid=1.906 gs=0.000)
[07/15 16:48:12    125s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:48:12    125s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.2)
[07/15 16:48:12    125s]     Reconnecting optimized routes...
[07/15 16:48:12    125s]     Reset timing graph...
[07/15 16:48:12    125s] Ignoring AAE DB Resetting ...
[07/15 16:48:12    125s]     Reset timing graph done.
[07/15 16:48:12    125s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:12    125s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/15 16:48:12    125s]     Set dirty flag on 0 instances, 0 nets
[07/15 16:48:12    125s]   PostConditioning done.
[07/15 16:48:12    125s] Net route status summary:
[07/15 16:48:12    125s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:12    125s]   Non-clock:  1277 (unrouted=27, trialRouted=1250, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:48:12    125s]   Update timing and DAG stats after post-conditioning...
[07/15 16:48:12    125s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:12    125s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:48:12    125s] End AAE Lib Interpolated Model. (MEM=3072.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:12    125s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:12    125s]   Clock DAG stats after post-conditioning:
[07/15 16:48:12    125s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:12    125s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:12    125s]     misc counts      : r=2, pp=0
[07/15 16:48:12    125s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:12    125s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:12    125s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:12    125s]     wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:12    125s]     wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:12    125s]     hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:12    125s]   Clock DAG net violations after post-conditioning: none
[07/15 16:48:12    125s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/15 16:48:12    125s]     Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:12    125s]     Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:12    125s]   Clock DAG library cell distribution after post-conditioning {count}:
[07/15 16:48:12    125s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:12    125s]   Clock DAG hash after post-conditioning: 16740100954189423217 14632858895486681656
[07/15 16:48:12    125s]   CTS services accumulated run-time stats after post-conditioning:
[07/15 16:48:12    125s]     delay calculator: calls=9568, total_wall_time=0.456s, mean_wall_time=0.048ms
[07/15 16:48:12    125s]     legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:12    125s]     steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:12    125s]   Primary reporting skew groups after post-conditioning:
[07/15 16:48:12    125s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:12    125s]         min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:12    125s]         max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:12    125s]   Skew group summary after post-conditioning:
[07/15 16:48:12    125s]     skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:12    125s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942, avg=1.939, sd=0.002], skew [0.008 vs 0.286], 100% {1.935, 1.942} (wid=0.037 ws=0.008) (gid=1.906 gs=0.000)
[07/15 16:48:12    125s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.4)
[07/15 16:48:12    125s]   Setting CTS place status to fixed for clock tree and sinks.
[07/15 16:48:12    125s]   numClockCells = 14, numClockCellsFixed = 14, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 16:48:12    125s]   Post-balance tidy up or trial balance steps...
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG stats at end of CTS:
[07/15 16:48:12    125s]   ==============================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   ---------------------------------------------------------
[07/15 16:48:12    125s]   Cell type                 Count    Area       Capacitance
[07/15 16:48:12    125s]   ---------------------------------------------------------
[07/15 16:48:12    125s]   Buffers                    11      268.442       0.117
[07/15 16:48:12    125s]   Inverters                   0        0.000       0.000
[07/15 16:48:12    125s]   Integrated Clock Gates      0        0.000       0.000
[07/15 16:48:12    125s]   Discrete Clock Gates        0        0.000       0.000
[07/15 16:48:12    125s]   Clock Logic                 0        0.000       0.000
[07/15 16:48:12    125s]   All                        11      268.442       0.117
[07/15 16:48:12    125s]   ---------------------------------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG sink counts at end of CTS:
[07/15 16:48:12    125s]   ====================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   -------------------------
[07/15 16:48:12    125s]   Sink type           Count
[07/15 16:48:12    125s]   -------------------------
[07/15 16:48:12    125s]   Regular              368
[07/15 16:48:12    125s]   Enable Latch           0
[07/15 16:48:12    125s]   Load Capacitance       0
[07/15 16:48:12    125s]   Antenna Diode          0
[07/15 16:48:12    125s]   Node Sink              0
[07/15 16:48:12    125s]   Total                368
[07/15 16:48:12    125s]   -------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG wire lengths at end of CTS:
[07/15 16:48:12    125s]   =====================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   --------------------
[07/15 16:48:12    125s]   Type     Wire Length
[07/15 16:48:12    125s]   --------------------
[07/15 16:48:12    125s]   Top          0.000
[07/15 16:48:12    125s]   Trunk     1856.960
[07/15 16:48:12    125s]   Leaf      4464.360
[07/15 16:48:12    125s]   Total     6321.320
[07/15 16:48:12    125s]   --------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG hp wire lengths at end of CTS:
[07/15 16:48:12    125s]   ========================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   -----------------------
[07/15 16:48:12    125s]   Type     hp Wire Length
[07/15 16:48:12    125s]   -----------------------
[07/15 16:48:12    125s]   Top            0.000
[07/15 16:48:12    125s]   Trunk       1349.600
[07/15 16:48:12    125s]   Leaf        1503.600
[07/15 16:48:12    125s]   Total       2853.200
[07/15 16:48:12    125s]   -----------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG capacitances at end of CTS:
[07/15 16:48:12    125s]   =====================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   --------------------------------
[07/15 16:48:12    125s]   Type     Gate     Wire     Total
[07/15 16:48:12    125s]   --------------------------------
[07/15 16:48:12    125s]   Top      0.000    0.000    0.000
[07/15 16:48:12    125s]   Trunk    0.118    0.301    0.419
[07/15 16:48:12    125s]   Leaf     1.339    0.768    2.107
[07/15 16:48:12    125s]   Total    1.457    1.069    2.526
[07/15 16:48:12    125s]   --------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG sink capacitances at end of CTS:
[07/15 16:48:12    125s]   ==========================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   -----------------------------------------------
[07/15 16:48:12    125s]   Total    Average    Std. Dev.    Min      Max
[07/15 16:48:12    125s]   -----------------------------------------------
[07/15 16:48:12    125s]   1.339     0.004       0.000      0.004    0.004
[07/15 16:48:12    125s]   -----------------------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG net violations at end of CTS:
[07/15 16:48:12    125s]   =======================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   None
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/15 16:48:12    125s]   ====================================================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/15 16:48:12    125s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   Trunk       0.622       8       0.303       0.186      0.054    0.568    {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}         -
[07/15 16:48:12    125s]   Leaf        0.622       5       0.502       0.032      0.461    0.533    {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
[07/15 16:48:12    125s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG library cell distribution at end of CTS:
[07/15 16:48:12    125s]   ==================================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   -----------------------------------------
[07/15 16:48:12    125s]   Name        Type      Inst     Inst Area 
[07/15 16:48:12    125s]                         Count    (um^2)
[07/15 16:48:12    125s]   -----------------------------------------
[07/15 16:48:12    125s]   BUJI3VX8    buffer      4       150.528
[07/15 16:48:12    125s]   BUJI3VX6    buffer      1        30.106
[07/15 16:48:12    125s]   BUJI3VX4    buffer      1        25.088
[07/15 16:48:12    125s]   BUJI3VX1    buffer      5        62.720
[07/15 16:48:12    125s]   -----------------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Clock DAG hash at end of CTS: 16740100954189423217 14632858895486681656
[07/15 16:48:12    125s]   CTS services accumulated run-time stats at end of CTS:
[07/15 16:48:12    125s]     delay calculator: calls=9568, total_wall_time=0.456s, mean_wall_time=0.048ms
[07/15 16:48:12    125s]     legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:12    125s]     steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Primary reporting skew groups summary at end of CTS:
[07/15 16:48:12    125s]   ====================================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 16:48:12    125s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   slow_corner:setup.late    CLK/functional_mode    1.917     1.992     0.074       0.286         0.036           0.036           1.960        0.021     100% {1.917, 1.992}
[07/15 16:48:12    125s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Skew group summary at end of CTS:
[07/15 16:48:12    125s]   =================================
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/15 16:48:12    125s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   slow_corner:setup.late    CLK/functional_mode        1.917     1.992     0.074       0.286         0.036           0.036           1.960        0.021     100% {1.917, 1.992}
[07/15 16:48:12    125s]   slow_corner:setup.late    SPI_CLK/functional_mode    1.935     1.942     0.008       0.286         0.008           0.008           1.939        0.002     100% {1.935, 1.942}
[07/15 16:48:12    125s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Found a total of 0 clock tree pins with a slew violation.
[07/15 16:48:12    125s]   
[07/15 16:48:12    125s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:12    125s] Synthesizing clock trees done.
[07/15 16:48:12    125s] Tidy Up And Update Timing...
[07/15 16:48:12    125s] External - Set all clocks to propagated mode...
[07/15 16:48:12    125s] Innovus updating I/O latencies
[07/15 16:48:12    126s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:12    126s] #################################################################################
[07/15 16:48:12    126s] # Design Stage: PreRoute
[07/15 16:48:12    126s] # Design Name: aska_dig
[07/15 16:48:12    126s] # Design Mode: 180nm
[07/15 16:48:12    126s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:12    126s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:12    126s] # Signoff Settings: SI Off 
[07/15 16:48:12    126s] #################################################################################
[07/15 16:48:12    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 3175.1M, InitMEM = 3175.1M)
[07/15 16:48:12    126s] Start delay calculation (fullDC) (4 T). (MEM=3175.05)
[07/15 16:48:12    126s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 16:48:12    126s] End AAE Lib Interpolated Model. (MEM=3186.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:12    126s] Total number of fetched objects 1263
[07/15 16:48:12    126s] Total number of fetched objects 1263
[07/15 16:48:12    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:12    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:12    126s] End delay calculation. (MEM=3359.9 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:12    126s] End delay calculation (fullDC). (MEM=3359.9 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:12    126s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3359.9M) ***
[07/15 16:48:12    126s] Setting all clocks to propagated mode.
[07/15 16:48:12    126s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.5 real=0:00:00.4)
[07/15 16:48:12    126s] Clock DAG stats after update timingGraph:
[07/15 16:48:12    126s]   cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:48:12    126s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:48:12    126s]   misc counts      : r=2, pp=0
[07/15 16:48:12    126s]   cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:48:12    126s]   cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:48:12    126s]   sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:48:12    126s]   wire capacitance : top=0.000pF, trunk=0.301pF, leaf=0.768pF, total=1.069pF
[07/15 16:48:12    126s]   wire lengths     : top=0.000um, trunk=1856.960um, leaf=4464.360um, total=6321.320um
[07/15 16:48:12    126s]   hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1503.600um, total=2853.200um
[07/15 16:48:12    126s] Clock DAG net violations after update timingGraph: none
[07/15 16:48:12    126s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/15 16:48:12    126s]   Trunk : target=0.622ns count=8 avg=0.303ns sd=0.186ns min=0.054ns max=0.568ns {5 <= 0.373ns, 2 <= 0.498ns, 0 <= 0.560ns, 1 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:12    126s]   Leaf  : target=0.622ns count=5 avg=0.502ns sd=0.032ns min=0.461ns max=0.533ns {0 <= 0.373ns, 2 <= 0.498ns, 3 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
[07/15 16:48:12    126s] Clock DAG library cell distribution after update timingGraph {count}:
[07/15 16:48:12    126s]    Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:48:12    126s] Clock DAG hash after update timingGraph: 16740100954189423217 14632858895486681656
[07/15 16:48:12    126s] CTS services accumulated run-time stats after update timingGraph:
[07/15 16:48:12    126s]   delay calculator: calls=9568, total_wall_time=0.456s, mean_wall_time=0.048ms
[07/15 16:48:12    126s]   legalizer: calls=1249, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:48:12    126s]   steiner router: calls=8559, total_wall_time=0.280s, mean_wall_time=0.033ms
[07/15 16:48:12    126s] Primary reporting skew groups after update timingGraph:
[07/15 16:48:12    126s]   skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:12    126s]       min path sink: spi1_conf0_reg[26]/C
[07/15 16:48:12    126s]       max path sink: spi1_conf0_reg[23]/C
[07/15 16:48:12    126s] Skew group summary after update timingGraph:
[07/15 16:48:12    126s]   skew_group CLK/functional_mode: insertion delay [min=1.917, max=1.992, avg=1.960, sd=0.021], skew [0.074 vs 0.286], 100% {1.917, 1.992} (wid=0.051 ws=0.036) (gid=1.951 gs=0.049)
[07/15 16:48:12    126s]   skew_group SPI_CLK/functional_mode: insertion delay [min=1.935, max=1.942, avg=1.939, sd=0.002], skew [0.008 vs 0.286], 100% {1.935, 1.942} (wid=0.037 ws=0.008) (gid=1.906 gs=0.000)
[07/15 16:48:12    126s] Logging CTS constraint violations...
[07/15 16:48:12    126s]   No violations found.
[07/15 16:48:12    126s] Logging CTS constraint violations done.
[07/15 16:48:12    126s] Tidy Up And Update Timing done. (took cpu=0:00:00.5 real=0:00:00.5)
[07/15 16:48:12    126s] Runtime done. (took cpu=0:00:09.8 real=0:00:08.3)
[07/15 16:48:12    126s] Runtime Report Coverage % = 99.9
[07/15 16:48:12    126s] Runtime Summary
[07/15 16:48:12    126s] ===============
[07/15 16:48:12    126s] Clock Runtime:  (45%) Core CTS           3.79 (Init 0.94, Construction 0.73, Implementation 1.47, eGRPC 0.09, PostConditioning 0.40, Other 0.16)
[07/15 16:48:12    126s] Clock Runtime:  (46%) CTS services       3.83 (RefinePlace 0.13, EarlyGlobalClock 0.16, NanoRoute 3.44, ExtractRC 0.10, TimingAnalysis 0.00)
[07/15 16:48:12    126s] Clock Runtime:   (8%) Other CTS          0.68 (Init 0.08, CongRepair/EGR-DP 0.16, TimingUpdate 0.45, Other 0.00)
[07/15 16:48:12    126s] Clock Runtime: (100%) Total              8.30
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] Runtime Summary:
[07/15 16:48:12    126s] ================
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] wall  % time  children  called  name
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] 8.31  100.00    8.31      0       
[07/15 16:48:12    126s] 8.31  100.00    8.30      1     Runtime
[07/15 16:48:12    126s] 0.01    0.16    0.01      1     CCOpt::Phase::Initialization
[07/15 16:48:12    126s] 0.01    0.16    0.01      1       Check Prerequisites
[07/15 16:48:12    126s] 0.01    0.16    0.00      1         Leaving CCOpt scope - CheckPlace
[07/15 16:48:12    126s] 0.99   11.87    0.98      1     CCOpt::Phase::PreparingToBalance
[07/15 16:48:12    126s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/15 16:48:12    126s] 0.07    0.82    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/15 16:48:12    126s] 0.04    0.42    0.03      1       Legalization setup
[07/15 16:48:12    126s] 0.03    0.36    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/15 16:48:12    126s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 16:48:12    126s] 0.88   10.59    0.00      1       Validating CTS configuration
[07/15 16:48:12    126s] 0.00    0.00    0.00      1         Checking module port directions
[07/15 16:48:12    126s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/15 16:48:12    126s] 0.02    0.23    0.02      1     Preparing To Balance
[07/15 16:48:12    126s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 16:48:12    126s] 0.01    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 16:48:12    126s] 0.99   11.91    0.99      1     CCOpt::Phase::Construction
[07/15 16:48:12    126s] 0.42    5.02    0.42      1       Stage::Clustering
[07/15 16:48:12    126s] 0.21    2.54    0.20      1         Clustering
[07/15 16:48:12    126s] 0.00    0.02    0.00      1           Initialize for clustering
[07/15 16:48:12    126s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[07/15 16:48:12    126s] 0.11    1.29    0.00      1           Bottom-up phase
[07/15 16:48:12    126s] 0.09    1.12    0.09      1           Legalizing clock trees
[07/15 16:48:12    126s] 0.07    0.82    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/15 16:48:12    126s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/15 16:48:12    126s] 0.01    0.16    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/15 16:48:12    126s] 0.00    0.06    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.21    2.47    0.20      1         CongRepair After Initial Clustering
[07/15 16:48:12    126s] 0.16    1.92    0.13      1           Leaving CCOpt scope - Early Global Route
[07/15 16:48:12    126s] 0.07    0.79    0.00      1             Early Global Route - eGR only step
[07/15 16:48:12    126s] 0.07    0.83    0.00      1             Congestion Repair
[07/15 16:48:12    126s] 0.03    0.38    0.00      1           Leaving CCOpt scope - extractRC
[07/15 16:48:12    126s] 0.00    0.06    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.21    2.48    0.21      1       Stage::DRV Fixing
[07/15 16:48:12    126s] 0.00    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[07/15 16:48:12    126s] 0.20    2.43    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/15 16:48:12    126s] 0.37    4.40    0.37      1       Stage::Insertion Delay Reduction
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[07/15 16:48:12    126s] 0.04    0.53    0.00      1         Reducing insertion delay 1
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Removing longest path buffering
[07/15 16:48:12    126s] 0.31    3.75    0.00      1         Reducing insertion delay 2
[07/15 16:48:12    126s] 1.49   17.93    1.49      1     CCOpt::Phase::Implementation
[07/15 16:48:12    126s] 0.06    0.77    0.06      1       Stage::Reducing Power
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Improving clock tree routing
[07/15 16:48:12    126s] 0.06    0.67    0.00      1         Reducing clock tree power 1
[07/15 16:48:12    126s] 0.00    0.00    0.00      2           Legalizing clock trees
[07/15 16:48:12    126s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[07/15 16:48:12    126s] 0.69    8.28    0.68      1       Stage::Balancing
[07/15 16:48:12    126s] 0.65    7.84    0.65      1         Approximately balancing fragments step
[07/15 16:48:12    126s] 0.02    0.21    0.00      1           Resolve constraints - Approximately balancing fragments
[07/15 16:48:12    126s] 0.01    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/15 16:48:12    126s] 0.00    0.05    0.00      1           Moving gates to improve sub-tree skew
[07/15 16:48:12    126s] 0.01    0.17    0.00      1           Approximately balancing fragments bottom up
[07/15 16:48:12    126s] 0.61    7.32    0.00      1           Approximately balancing fragments, wire and cell delays
[07/15 16:48:12    126s] 0.01    0.07    0.00      1         Improving fragments clock skew
[07/15 16:48:12    126s] 0.02    0.20    0.01      1         Approximately balancing step
[07/15 16:48:12    126s] 0.01    0.11    0.00      1           Resolve constraints - Approximately balancing
[07/15 16:48:12    126s] 0.00    0.05    0.00      1           Approximately balancing, wire and cell delays
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Fixing clock tree overload
[07/15 16:48:12    126s] 0.00    0.06    0.00      1         Approximately balancing paths
[07/15 16:48:12    126s] 0.72    8.60    0.69      1       Stage::Polishing
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[07/15 16:48:12    126s] 0.01    0.06    0.00      1         Improving clock skew
[07/15 16:48:12    126s] 0.44    5.34    0.44      1         Moving gates to reduce wire capacitance
[07/15 16:48:12    126s] 0.00    0.04    0.00      2           Artificially removing short and long paths
[07/15 16:48:12    126s] 0.07    0.87    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/15 16:48:12    126s] 0.00    0.05    0.00      1             Legalizing clock trees
[07/15 16:48:12    126s] 0.12    1.43    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/15 16:48:12    126s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/15 16:48:12    126s] 0.04    0.53    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[07/15 16:48:12    126s] 0.00    0.05    0.00      1             Legalizing clock trees
[07/15 16:48:12    126s] 0.20    2.37    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[07/15 16:48:12    126s] 0.00    0.01    0.00      1             Legalizing clock trees
[07/15 16:48:12    126s] 0.04    0.45    0.00      1         Reducing clock tree power 3
[07/15 16:48:12    126s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[07/15 16:48:12    126s] 0.00    0.01    0.00      1           Legalizing clock trees
[07/15 16:48:12    126s] 0.01    0.06    0.00      1         Improving insertion delay
[07/15 16:48:12    126s] 0.19    2.28    0.17      1         Wire Opt OverFix
[07/15 16:48:12    126s] 0.17    2.01    0.16      1           Wire Reduction extra effort
[07/15 16:48:12    126s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[07/15 16:48:12    126s] 0.00    0.02    0.00      1             Global shorten wires A0
[07/15 16:48:12    126s] 0.09    1.09    0.00      2             Move For Wirelength - core
[07/15 16:48:12    126s] 0.00    0.02    0.00      1             Global shorten wires A1
[07/15 16:48:12    126s] 0.04    0.43    0.00      1             Global shorten wires B
[07/15 16:48:12    126s] 0.03    0.35    0.00      1             Move For Wirelength - branch
[07/15 16:48:12    126s] 0.01    0.09    0.01      1           Optimizing orientation
[07/15 16:48:12    126s] 0.01    0.09    0.00      1             FlipOpt
[07/15 16:48:12    126s] 0.02    0.27    0.02      1       Stage::Updating netlist
[07/15 16:48:12    126s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/15 16:48:12    126s] 0.02    0.21    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/15 16:48:12    126s] 0.24    2.85    0.22      1     CCOpt::Phase::eGRPC
[07/15 16:48:12    126s] 0.07    0.88    0.07      1       Leaving CCOpt scope - Routing Tools
[07/15 16:48:12    126s] 0.07    0.82    0.00      1         Early Global Route - eGR only step
[07/15 16:48:12    126s] 0.03    0.38    0.00      1       Leaving CCOpt scope - extractRC
[07/15 16:48:12    126s] 0.01    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 16:48:12    126s] 0.00    0.06    0.00      1       Reset bufferability constraints
[07/15 16:48:12    126s] 0.00    0.06    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.00    0.06    0.00      1       eGRPC Moving buffers
[07/15 16:48:12    126s] 0.00    0.02    0.00      1         Violation analysis
[07/15 16:48:12    126s] 0.02    0.20    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/15 16:48:12    126s] 0.00    0.01    0.00      1         Artificially removing long paths
[07/15 16:48:12    126s] 0.02    0.23    0.00      1       eGRPC Fixing DRVs
[07/15 16:48:12    126s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[07/15 16:48:12    126s] 0.00    0.05    0.00      1       Violation analysis
[07/15 16:48:12    126s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/15 16:48:12    126s] 0.05    0.57    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/15 16:48:12    126s] 3.71   44.64    3.70      1     CCOpt::Phase::Routing
[07/15 16:48:12    126s] 3.64   43.82    3.60      1       Leaving CCOpt scope - Routing Tools
[07/15 16:48:12    126s] 0.07    0.88    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/15 16:48:12    126s] 3.44   41.40    0.00      1         NanoRoute
[07/15 16:48:12    126s] 0.09    1.04    0.00      1         Route Remaining Unrouted Nets
[07/15 16:48:12    126s] 0.03    0.38    0.00      1       Leaving CCOpt scope - extractRC
[07/15 16:48:12    126s] 0.03    0.34    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.40    4.78    0.39      1     CCOpt::Phase::PostConditioning
[07/15 16:48:12    126s] 0.01    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/15 16:48:12    126s] 0.00    0.00    0.00      1       Reset bufferability constraints
[07/15 16:48:12    126s] 0.12    1.47    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/15 16:48:12    126s] 0.02    0.28    0.00      1       Recomputing CTS skew targets
[07/15 16:48:12    126s] 0.00    0.05    0.00      1       PostConditioning Fixing DRVs
[07/15 16:48:12    126s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[07/15 16:48:12    126s] 0.19    2.26    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/15 16:48:12    126s] 0.00    0.04    0.00      1       Reconnecting optimized routes
[07/15 16:48:12    126s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/15 16:48:12    126s] 0.03    0.33    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[07/15 16:48:12    126s] 0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[07/15 16:48:12    126s] 0.45    5.43    0.45      1     Tidy Up And Update Timing
[07/15 16:48:12    126s] 0.45    5.35    0.00      1       External - Set all clocks to propagated mode
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/15 16:48:12    126s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:48:12    126s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3321.7M, EPOCH TIME: 1721076492.526594
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:3029.7M, EPOCH TIME: 1721076492.531734
[07/15 16:48:12    126s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:48:12    126s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.8/0:00:08.3 (1.2), totSession cpu/real = 0:02:06.5/0:46:10.1 (0.0), mem = 3029.7M
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] =============================================================================================
[07/15 16:48:12    126s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[07/15 16:48:12    126s] =============================================================================================
[07/15 16:48:12    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:12    126s] [ IncrReplace            ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:12    126s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 16:48:12    126s] [ DetailRoute            ]      1   0:00:00.8  (   9.2 % )     0:00:00.8 /  0:00:01.6    2.0
[07/15 16:48:12    126s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:12    126s] [ FullDelayCalc          ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.4
[07/15 16:48:12    126s] [ MISC                   ]          0:00:06.9  (  83.2 % )     0:00:06.9 /  0:00:07.5    1.1
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------
[07/15 16:48:12    126s]  CTS #1 TOTAL                       0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:09.8    1.2
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] Synthesizing clock trees with CCOpt done.
[07/15 16:48:12    126s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/15 16:48:12    126s] Type 'man IMPSP-9025' for more detail.
[07/15 16:48:12    126s] Set place::cacheFPlanSiteMark to 0
[07/15 16:48:12    126s] All LLGs are deleted
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2937.7M, EPOCH TIME: 1721076492.535842
[07/15 16:48:12    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2937.7M, EPOCH TIME: 1721076492.535917
[07/15 16:48:12    126s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:48:12    126s] Severity  ID               Count  Summary                                  
[07/15 16:48:12    126s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/15 16:48:12    126s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/15 16:48:12    126s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/15 16:48:12    126s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[07/15 16:48:12    126s] *** Message Summary: 17 warning(s), 0 error(s)
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] *** ccopt_design #1 [finish] : cpu/real = 0:00:09.8/0:00:08.4 (1.2), totSession cpu/real = 0:02:06.5/0:46:10.1 (0.0), mem = 2937.7M
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] =============================================================================================
[07/15 16:48:12    126s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[07/15 16:48:12    126s] =============================================================================================
[07/15 16:48:12    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:12    126s] [ IncrReplace            ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:12    126s] [ CTS                    ]      1   0:00:07.7  (  92.0 % )     0:00:08.3 /  0:00:09.8    1.2
[07/15 16:48:12    126s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 16:48:12    126s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:12    126s] [ FullDelayCalc          ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.4
[07/15 16:48:12    126s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------
[07/15 16:48:12    126s]  ccopt_design #1 TOTAL              0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:09.8    1.2
[07/15 16:48:12    126s] ---------------------------------------------------------------------------------------------
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] #% End ccopt_design (date=07/15 16:48:12, total cpu=0:00:09.8, real=0:00:08.0, peak res=1907.8M, current mem=1907.8M)
[07/15 16:48:12    126s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[07/15 16:48:12    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:48:12    126s] <CMD> optDesign -postCTS
[07/15 16:48:12    126s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1907.8M, totSessionCpu=0:02:07 **
[07/15 16:48:12    126s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:06.6/0:46:10.2 (0.0), mem = 2937.7M
[07/15 16:48:12    126s] Info: 4 threads available for lower-level modules during optimization.
[07/15 16:48:12    126s] GigaOpt running with 4 threads.
[07/15 16:48:12    126s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:06.6/0:46:10.2 (0.0), mem = 2937.7M
[07/15 16:48:12    126s] **INFO: User settings:
[07/15 16:48:12    126s] setDesignMode -process                            180
[07/15 16:48:12    126s] setExtractRCMode -coupling_c_th                   3
[07/15 16:48:12    126s] setExtractRCMode -engine                          preRoute
[07/15 16:48:12    126s] setExtractRCMode -relative_c_th                   0.03
[07/15 16:48:12    126s] setExtractRCMode -total_c_th                      5
[07/15 16:48:12    126s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 16:48:12    126s] setUsefulSkewMode -noBoundary                     false
[07/15 16:48:12    126s] setDelayCalMode -enable_high_fanout               true
[07/15 16:48:12    126s] setDelayCalMode -engine                           aae
[07/15 16:48:12    126s] setDelayCalMode -ignoreNetLoad                    false
[07/15 16:48:12    126s] setDelayCalMode -socv_accuracy_mode               low
[07/15 16:48:12    126s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 16:48:12    126s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 16:48:12    126s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 16:48:12    126s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 16:48:12    126s] setOptMode -drcMargin                             0
[07/15 16:48:12    126s] setOptMode -fixCap                                true
[07/15 16:48:12    126s] setOptMode -fixDrc                                true
[07/15 16:48:12    126s] setOptMode -fixFanoutLoad                         false
[07/15 16:48:12    126s] setOptMode -fixTran                               true
[07/15 16:48:12    126s] setOptMode -optimizeFF                            true
[07/15 16:48:12    126s] setOptMode -preserveAllSequential                 false
[07/15 16:48:12    126s] setOptMode -setupTargetSlack                      0
[07/15 16:48:12    126s] setAnalysisMode -analysisType                     bcwc
[07/15 16:48:12    126s] setAnalysisMode -checkType                        setup
[07/15 16:48:12    126s] setAnalysisMode -clkSrcPath                       true
[07/15 16:48:12    126s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 16:48:12    126s] setAnalysisMode -usefulSkew                       true
[07/15 16:48:12    126s] setAnalysisMode -virtualIPO                       false
[07/15 16:48:12    126s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 16:48:12    126s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 16:48:12    126s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 16:48:12    126s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 16:48:12    126s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 16:48:12    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2964.5M, EPOCH TIME: 1721076492.626139
[07/15 16:48:12    126s] Processing tracks to init pin-track alignment.
[07/15 16:48:12    126s] z: 2, totalTracks: 1
[07/15 16:48:12    126s] z: 4, totalTracks: 1
[07/15 16:48:12    126s] z: 6, totalTracks: 1
[07/15 16:48:12    126s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:12    126s] All LLGs are deleted
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2964.5M, EPOCH TIME: 1721076492.628324
[07/15 16:48:12    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2964.5M, EPOCH TIME: 1721076492.628439
[07/15 16:48:12    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2964.5M, EPOCH TIME: 1721076492.628715
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2964.5M, EPOCH TIME: 1721076492.628923
[07/15 16:48:12    126s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:12    126s] Core basic site is core_ji3v
[07/15 16:48:12    126s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2964.5M, EPOCH TIME: 1721076492.637601
[07/15 16:48:12    126s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:12    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:12    126s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2962.5M, EPOCH TIME: 1721076492.639009
[07/15 16:48:12    126s] Fast DP-INIT is on for default
[07/15 16:48:12    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:12    126s] Atter site array init, number of instance map data is 0.
[07/15 16:48:12    126s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2962.5M, EPOCH TIME: 1721076492.639505
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:12    126s] OPERPROF:     Starting CMU at level 3, MEM:2962.5M, EPOCH TIME: 1721076492.639847
[07/15 16:48:12    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2962.5M, EPOCH TIME: 1721076492.641199
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:12    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2962.5M, EPOCH TIME: 1721076492.641371
[07/15 16:48:12    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2962.5M, EPOCH TIME: 1721076492.641417
[07/15 16:48:12    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2962.5M, EPOCH TIME: 1721076492.642055
[07/15 16:48:12    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2962.5MB).
[07/15 16:48:12    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2962.5M, EPOCH TIME: 1721076492.642235
[07/15 16:48:12    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2962.5M, EPOCH TIME: 1721076492.642307
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:12    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2954.5M, EPOCH TIME: 1721076492.644381
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] Creating Lib Analyzer ...
[07/15 16:48:12    126s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:12    126s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:12    126s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:12    126s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:12    126s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:12    126s] 
[07/15 16:48:12    126s] {RT max_rc 0 4 4 0}
[07/15 16:48:13    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=2970.6M
[07/15 16:48:13    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=2970.6M
[07/15 16:48:13    127s] Creating Lib Analyzer, finished. 
[07/15 16:48:13    127s] Effort level <high> specified for reg2reg path_group
[07/15 16:48:13    127s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1967.6M, totSessionCpu=0:02:07 **
[07/15 16:48:13    127s] *** optDesign -postCTS ***
[07/15 16:48:13    127s] DRC Margin: user margin 0.0; extra margin 0.2
[07/15 16:48:13    127s] Hold Target Slack: user slack 0
[07/15 16:48:13    127s] Setup Target Slack: user slack 0; extra slack 0.0
[07/15 16:48:13    127s] setUsefulSkewMode -ecoRoute false
[07/15 16:48:13    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2972.6M, EPOCH TIME: 1721076493.411313
[07/15 16:48:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:13    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2972.6M, EPOCH TIME: 1721076493.420406
[07/15 16:48:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] Multi-VT timing optimization disabled based on library information.
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:13    127s] Deleting Lib Analyzer.
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:13    127s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:13    127s] Summary for sequential cells identification: 
[07/15 16:48:13    127s]   Identified SBFF number: 33
[07/15 16:48:13    127s]   Identified MBFF number: 0
[07/15 16:48:13    127s]   Identified SB Latch number: 0
[07/15 16:48:13    127s]   Identified MB Latch number: 0
[07/15 16:48:13    127s]   Not identified SBFF number: 0
[07/15 16:48:13    127s]   Not identified MBFF number: 0
[07/15 16:48:13    127s]   Not identified SB Latch number: 0
[07/15 16:48:13    127s]   Not identified MB Latch number: 0
[07/15 16:48:13    127s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:13    127s]  Visiting view : slow_functional_mode
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:13    127s]  Visiting view : fast_functional_mode
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:13    127s] TLC MultiMap info (StdDelay):
[07/15 16:48:13    127s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:13    127s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:13    127s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:13    127s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:13    127s]  Setting StdDelay to: 91ps
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:13    127s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2972.6M, EPOCH TIME: 1721076493.454975
[07/15 16:48:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] All LLGs are deleted
[07/15 16:48:13    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:13    127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2972.6M, EPOCH TIME: 1721076493.455064
[07/15 16:48:13    127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2972.6M, EPOCH TIME: 1721076493.455125
[07/15 16:48:13    127s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2964.6M, EPOCH TIME: 1721076493.455510
[07/15 16:48:13    127s] Start to check current routing status for nets...
[07/15 16:48:13    127s] All nets are already routed correctly.
[07/15 16:48:13    127s] End to check current routing status for nets (mem=2964.6M)
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] Creating Lib Analyzer ...
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:13    127s] Summary for sequential cells identification: 
[07/15 16:48:13    127s]   Identified SBFF number: 33
[07/15 16:48:13    127s]   Identified MBFF number: 0
[07/15 16:48:13    127s]   Identified SB Latch number: 0
[07/15 16:48:13    127s]   Identified MB Latch number: 0
[07/15 16:48:13    127s]   Not identified SBFF number: 0
[07/15 16:48:13    127s]   Not identified MBFF number: 0
[07/15 16:48:13    127s]   Not identified SB Latch number: 0
[07/15 16:48:13    127s]   Not identified MB Latch number: 0
[07/15 16:48:13    127s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:13    127s]  Visiting view : slow_functional_mode
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:13    127s]  Visiting view : fast_functional_mode
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:13    127s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:13    127s] TLC MultiMap info (StdDelay):
[07/15 16:48:13    127s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:13    127s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:13    127s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:13    127s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:13    127s]  Setting StdDelay to: 91ps
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:13    127s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:13    127s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:13    127s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:13    127s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:13    127s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:13    127s] 
[07/15 16:48:13    127s] {RT max_rc 0 4 4 0}
[07/15 16:48:14    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=2972.6M
[07/15 16:48:14    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=2972.6M
[07/15 16:48:14    128s] Creating Lib Analyzer, finished. 
[07/15 16:48:14    128s] #optDebug: Start CG creation (mem=3001.2M)
[07/15 16:48:14    128s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 16:48:14    128s] (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgPrt (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgEgp (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgPbk (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgNrb(cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgObs (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgCon (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s]  ...processing cgPdm (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3077.8M)
[07/15 16:48:14    128s] Compute RC Scale Done ...
[07/15 16:48:14    128s] All LLGs are deleted
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3068.2M, EPOCH TIME: 1721076494.124368
[07/15 16:48:14    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3068.2M, EPOCH TIME: 1721076494.124458
[07/15 16:48:14    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3068.2M, EPOCH TIME: 1721076494.124678
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3068.2M, EPOCH TIME: 1721076494.124886
[07/15 16:48:14    128s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:14    128s] Core basic site is core_ji3v
[07/15 16:48:14    128s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3068.2M, EPOCH TIME: 1721076494.133242
[07/15 16:48:14    128s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:14    128s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:14    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3068.2M, EPOCH TIME: 1721076494.134460
[07/15 16:48:14    128s] Fast DP-INIT is on for default
[07/15 16:48:14    128s] Atter site array init, number of instance map data is 0.
[07/15 16:48:14    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3068.2M, EPOCH TIME: 1721076494.134893
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:14    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3068.2M, EPOCH TIME: 1721076494.135248
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] Starting delay calculation for Setup views
[07/15 16:48:14    128s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:14    128s] #################################################################################
[07/15 16:48:14    128s] # Design Stage: PreRoute
[07/15 16:48:14    128s] # Design Name: aska_dig
[07/15 16:48:14    128s] # Design Mode: 180nm
[07/15 16:48:14    128s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:14    128s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:14    128s] # Signoff Settings: SI Off 
[07/15 16:48:14    128s] #################################################################################
[07/15 16:48:14    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 3066.2M, InitMEM = 3066.2M)
[07/15 16:48:14    128s] Calculate delays in BcWc mode...
[07/15 16:48:14    128s] Start delay calculation (fullDC) (4 T). (MEM=3066.23)
[07/15 16:48:14    128s] End AAE Lib Interpolated Model. (MEM=3077.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:14    128s] Total number of fetched objects 1263
[07/15 16:48:14    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:14    128s] End delay calculation. (MEM=3160.2 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:14    128s] End delay calculation (fullDC). (MEM=3160.2 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:14    128s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3160.2M) ***
[07/15 16:48:14    128s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:08 mem=3194.2M)
[07/15 16:48:14    128s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.130  |  5.783  | -0.130  |
|           TNS (ns):| -0.657  |  0.000  | -0.657  |
|    Violating Paths:|    7    |    0    |    7    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3192.2M, EPOCH TIME: 1721076494.413313
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:14    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3192.2M, EPOCH TIME: 1721076494.422406
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] Density: 60.559%
------------------------------------------------------------------

[07/15 16:48:14    128s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2029.8M, totSessionCpu=0:02:08 **
[07/15 16:48:14    128s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:08.5/0:46:12.0 (0.0), mem = 3025.2M
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] =============================================================================================
[07/15 16:48:14    128s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 16:48:14    128s] =============================================================================================
[07/15 16:48:14    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:14    128s] ---------------------------------------------------------------------------------------------
[07/15 16:48:14    128s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.4    1.2
[07/15 16:48:14    128s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:14    128s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  69.8 % )     0:00:01.3 /  0:00:01.3    1.0
[07/15 16:48:14    128s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:14    128s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] [ TimingUpdate           ]      1   0:00:00.1  (   6.1 % )     0:00:00.2 /  0:00:00.3    1.2
[07/15 16:48:14    128s] [ FullDelayCalc          ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.2    1.4
[07/15 16:48:14    128s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:14    128s] [ MISC                   ]          0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 16:48:14    128s] ---------------------------------------------------------------------------------------------
[07/15 16:48:14    128s]  InitOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[07/15 16:48:14    128s] ---------------------------------------------------------------------------------------------
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] ** INFO : this run is activating low effort ccoptDesign flow
[07/15 16:48:14    128s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:14    128s] ### Creating PhyDesignMc. totSessionCpu=0:02:08 mem=3025.2M
[07/15 16:48:14    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:3025.2M, EPOCH TIME: 1721076494.425834
[07/15 16:48:14    128s] Processing tracks to init pin-track alignment.
[07/15 16:48:14    128s] z: 2, totalTracks: 1
[07/15 16:48:14    128s] z: 4, totalTracks: 1
[07/15 16:48:14    128s] z: 6, totalTracks: 1
[07/15 16:48:14    128s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:14    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3025.2M, EPOCH TIME: 1721076494.427007
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:14    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3025.2M, EPOCH TIME: 1721076494.435839
[07/15 16:48:14    128s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3025.2M, EPOCH TIME: 1721076494.435892
[07/15 16:48:14    128s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3025.2M, EPOCH TIME: 1721076494.436599
[07/15 16:48:14    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3025.2MB).
[07/15 16:48:14    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3025.2M, EPOCH TIME: 1721076494.436779
[07/15 16:48:14    128s] InstCnt mismatch: prevInstCnt = 1218, ttlInstCnt = 1229
[07/15 16:48:14    128s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:14    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=3025.2M
[07/15 16:48:14    128s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3025.2M, EPOCH TIME: 1721076494.437828
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3017.2M, EPOCH TIME: 1721076494.439811
[07/15 16:48:14    128s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:14    128s] OPTC: m1 20.0 20.0
[07/15 16:48:14    128s] #optDebug: fT-E <X 2 0 0 1>
[07/15 16:48:14    128s] -congRepairInPostCTS false                 # bool, default=false, private
[07/15 16:48:14    128s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[07/15 16:48:14    128s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 16:48:14    128s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:08.5/0:46:12.1 (0.0), mem = 3029.2M
[07/15 16:48:14    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.10
[07/15 16:48:14    128s] ### Creating RouteCongInterface, started
[07/15 16:48:14    128s] {MMLU 13 13 1263}
[07/15 16:48:14    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=3029.2M
[07/15 16:48:14    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=3029.2M
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] #optDebug: {0, 1.000}
[07/15 16:48:14    128s] ### Creating RouteCongInterface, finished
[07/15 16:48:14    128s] Updated routing constraints on 0 nets.
[07/15 16:48:14    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.10
[07/15 16:48:14    128s] Bottom Preferred Layer:
[07/15 16:48:14    128s] +-------------+------------+----------+
[07/15 16:48:14    128s] |    Layer    |    CLK     |   Rule   |
[07/15 16:48:14    128s] +-------------+------------+----------+
[07/15 16:48:14    128s] | MET2 (z=2)  |         13 | default  |
[07/15 16:48:14    128s] +-------------+------------+----------+
[07/15 16:48:14    128s] Via Pillar Rule:
[07/15 16:48:14    128s]     None
[07/15 16:48:14    128s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.0), totSession cpu/real = 0:02:08.6/0:46:12.1 (0.0), mem = 3027.2M
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] =============================================================================================
[07/15 16:48:14    128s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[07/15 16:48:14    128s] =============================================================================================
[07/15 16:48:14    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:14    128s] ---------------------------------------------------------------------------------------------
[07/15 16:48:14    128s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  80.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] [ MISC                   ]          0:00:00.0  (  20.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] ---------------------------------------------------------------------------------------------
[07/15 16:48:14    128s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:14    128s] ---------------------------------------------------------------------------------------------
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] End: GigaOpt Route Type Constraints Refinement
[07/15 16:48:14    128s] Deleting Lib Analyzer.
[07/15 16:48:14    128s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:08.6/0:46:12.1 (0.0), mem = 3027.2M
[07/15 16:48:14    128s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:14    128s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:14    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:14    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:14    128s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 16:48:14    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.11
[07/15 16:48:14    128s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:14    128s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:14    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:3027.2M, EPOCH TIME: 1721076494.505252
[07/15 16:48:14    128s] Processing tracks to init pin-track alignment.
[07/15 16:48:14    128s] z: 2, totalTracks: 1
[07/15 16:48:14    128s] z: 4, totalTracks: 1
[07/15 16:48:14    128s] z: 6, totalTracks: 1
[07/15 16:48:14    128s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:14    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3027.2M, EPOCH TIME: 1721076494.506556
[07/15 16:48:14    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:14    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3027.2M, EPOCH TIME: 1721076494.515533
[07/15 16:48:14    128s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3027.2M, EPOCH TIME: 1721076494.515586
[07/15 16:48:14    128s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3027.2M, EPOCH TIME: 1721076494.516693
[07/15 16:48:14    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3027.2MB).
[07/15 16:48:14    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3027.2M, EPOCH TIME: 1721076494.516873
[07/15 16:48:14    128s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:14    128s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:14    128s] ### Creating RouteCongInterface, started
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] Creating Lib Analyzer ...
[07/15 16:48:14    128s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:14    128s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:14    128s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:14    128s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:14    128s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:14    128s] 
[07/15 16:48:14    128s] {RT max_rc 0 4 4 0}
[07/15 16:48:15    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:15    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:15    129s] Creating Lib Analyzer, finished. 
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] #optDebug: {0, 1.000}
[07/15 16:48:15    129s] ### Creating RouteCongInterface, finished
[07/15 16:48:15    129s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:15    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=3027.2M
[07/15 16:48:15    129s] Usable buffer cells for single buffer setup transform:
[07/15 16:48:15    129s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 16:48:15    129s] Number of usable buffer cells above: 9
[07/15 16:48:15    129s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3218.3M, EPOCH TIME: 1721076495.276603
[07/15 16:48:15    129s] Found 0 hard placement blockage before merging.
[07/15 16:48:15    129s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3218.3M, EPOCH TIME: 1721076495.276701
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] Netlist preparation processing... 
[07/15 16:48:15    129s] Removed 0 instance
[07/15 16:48:15    129s] *info: Marking 0 isolation instances dont touch
[07/15 16:48:15    129s] *info: Marking 0 level shifter instances dont touch
[07/15 16:48:15    129s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:15    129s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3198.9M, EPOCH TIME: 1721076495.282946
[07/15 16:48:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:3019.9M, EPOCH TIME: 1721076495.285398
[07/15 16:48:15    129s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:15    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.11
[07/15 16:48:15    129s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:09.4/0:46:12.9 (0.0), mem = 3019.9M
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] =============================================================================================
[07/15 16:48:15    129s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[07/15 16:48:15    129s] =============================================================================================
[07/15 16:48:15    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:15    129s] ---------------------------------------------------------------------------------------------
[07/15 16:48:15    129s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  84.9 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:15    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:15    129s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:15    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ MISC                   ]          0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:15    129s] ---------------------------------------------------------------------------------------------
[07/15 16:48:15    129s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:48:15    129s] ---------------------------------------------------------------------------------------------
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] *** Starting optimizing excluded clock nets MEM= 3019.9M) ***
[07/15 16:48:15    129s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3019.9M) ***
[07/15 16:48:15    129s] *** Starting optimizing excluded clock nets MEM= 3019.9M) ***
[07/15 16:48:15    129s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3019.9M) ***
[07/15 16:48:15    129s] Info: Done creating the CCOpt slew target map.
[07/15 16:48:15    129s] Begin: GigaOpt high fanout net optimization
[07/15 16:48:15    129s] GigaOpt HFN: use maxLocalDensity 1.2
[07/15 16:48:15    129s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/15 16:48:15    129s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:09.4/0:46:12.9 (0.0), mem = 3019.9M
[07/15 16:48:15    129s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:15    129s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:15    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.12
[07/15 16:48:15    129s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:15    129s] ### Creating PhyDesignMc. totSessionCpu=0:02:09 mem=3019.9M
[07/15 16:48:15    129s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:48:15    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:3019.9M, EPOCH TIME: 1721076495.292516
[07/15 16:48:15    129s] Processing tracks to init pin-track alignment.
[07/15 16:48:15    129s] z: 2, totalTracks: 1
[07/15 16:48:15    129s] z: 4, totalTracks: 1
[07/15 16:48:15    129s] z: 6, totalTracks: 1
[07/15 16:48:15    129s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:15    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3019.9M, EPOCH TIME: 1721076495.293883
[07/15 16:48:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:15    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.009, MEM:3019.9M, EPOCH TIME: 1721076495.303273
[07/15 16:48:15    129s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3019.9M, EPOCH TIME: 1721076495.303330
[07/15 16:48:15    129s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:3027.9M, EPOCH TIME: 1721076495.304284
[07/15 16:48:15    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3027.9MB).
[07/15 16:48:15    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:3027.9M, EPOCH TIME: 1721076495.304479
[07/15 16:48:15    129s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:15    129s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=3027.9M
[07/15 16:48:15    129s] ### Creating RouteCongInterface, started
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] #optDebug: {0, 1.000}
[07/15 16:48:15    129s] ### Creating RouteCongInterface, finished
[07/15 16:48:15    129s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=3027.9M
[07/15 16:48:15    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=3027.9M
[07/15 16:48:15    129s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:48:15    129s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:48:15    129s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:48:15    129s] Total-nets :: 1263, Stn-nets :: 0, ratio :: 0 %, Total-len 54871.7, Stn-len 0
[07/15 16:48:15    129s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3123.3M, EPOCH TIME: 1721076495.392160
[07/15 16:48:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3020.3M, EPOCH TIME: 1721076495.393955
[07/15 16:48:15    129s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:15    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.12
[07/15 16:48:15    129s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:02:09.5/0:46:13.0 (0.0), mem = 3020.3M
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] =============================================================================================
[07/15 16:48:15    129s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[07/15 16:48:15    129s] =============================================================================================
[07/15 16:48:15    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:15    129s] ---------------------------------------------------------------------------------------------
[07/15 16:48:15    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  14.8 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:15    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:15    129s] [ MISC                   ]          0:00:00.1  (  80.9 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:48:15    129s] ---------------------------------------------------------------------------------------------
[07/15 16:48:15    129s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:48:15    129s] ---------------------------------------------------------------------------------------------
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/15 16:48:15    129s] End: GigaOpt high fanout net optimization
[07/15 16:48:15    129s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:48:15    129s] Deleting Lib Analyzer.
[07/15 16:48:15    129s] Begin: GigaOpt Global Optimization
[07/15 16:48:15    129s] *info: use new DP (enabled)
[07/15 16:48:15    129s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/15 16:48:15    129s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:15    129s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:15    129s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:09.5/0:46:13.0 (0.0), mem = 3028.3M
[07/15 16:48:15    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.13
[07/15 16:48:15    129s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:15    129s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=3028.3M
[07/15 16:48:15    129s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:48:15    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:3028.3M, EPOCH TIME: 1721076495.419003
[07/15 16:48:15    129s] Processing tracks to init pin-track alignment.
[07/15 16:48:15    129s] z: 2, totalTracks: 1
[07/15 16:48:15    129s] z: 4, totalTracks: 1
[07/15 16:48:15    129s] z: 6, totalTracks: 1
[07/15 16:48:15    129s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:15    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3028.3M, EPOCH TIME: 1721076495.420359
[07/15 16:48:15    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:15    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3028.3M, EPOCH TIME: 1721076495.429924
[07/15 16:48:15    129s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3028.3M, EPOCH TIME: 1721076495.429980
[07/15 16:48:15    129s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3028.3M, EPOCH TIME: 1721076495.430719
[07/15 16:48:15    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3028.3MB).
[07/15 16:48:15    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:3028.3M, EPOCH TIME: 1721076495.430897
[07/15 16:48:15    129s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:15    129s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=3028.3M
[07/15 16:48:15    129s] ### Creating RouteCongInterface, started
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] Creating Lib Analyzer ...
[07/15 16:48:15    129s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:15    129s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:15    129s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:15    129s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:15    129s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:15    129s] 
[07/15 16:48:15    129s] {RT max_rc 0 4 4 0}
[07/15 16:48:16    130s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:10 mem=3028.3M
[07/15 16:48:16    130s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:10 mem=3028.3M
[07/15 16:48:16    130s] Creating Lib Analyzer, finished. 
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] #optDebug: {0, 1.000}
[07/15 16:48:16    130s] ### Creating RouteCongInterface, finished
[07/15 16:48:16    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=3028.3M
[07/15 16:48:16    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=3028.3M
[07/15 16:48:16    130s] *info: 13 clock nets excluded
[07/15 16:48:16    130s] *info: 25 no-driver nets excluded.
[07/15 16:48:16    130s] *info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:16    130s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3238.4M, EPOCH TIME: 1721076496.227054
[07/15 16:48:16    130s] Found 0 hard placement blockage before merging.
[07/15 16:48:16    130s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3238.4M, EPOCH TIME: 1721076496.227147
[07/15 16:48:16    130s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[07/15 16:48:16    130s] Info: End MT loop @oiCellDelayCachingJob.
[07/15 16:48:16    130s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:16    130s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:16    130s] ** GigaOpt Global Opt WNS Slack -0.130  TNS Slack -0.657 
[07/15 16:48:16    130s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:48:16    130s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 16:48:16    130s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:48:16    130s] |  -0.130|  -0.657|   60.56%|   0:00:00.0| 3255.4M|slow_functional_mode|  default| pulse_active                    |
[07/15 16:48:16    130s] |  -0.130|  -0.657|   60.56%|   0:00:00.0| 3354.5M|slow_functional_mode|  default| pulse_active                    |
[07/15 16:48:16    130s] |  -0.130|  -0.657|   60.56%|   0:00:00.0| 3354.5M|slow_functional_mode|  default| pulse_active                    |
[07/15 16:48:16    130s] |  -0.130|  -0.657|   60.56%|   0:00:00.0| 3354.5M|slow_functional_mode|  default| pulse_active                    |
[07/15 16:48:16    130s] |   0.000|   0.000|   60.57%|   0:00:00.0| 3355.5M|                  NA|       NA| NA                              |
[07/15 16:48:16    130s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3355.5M) ***
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3355.5M) ***
[07/15 16:48:16    130s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:16    130s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/15 16:48:16    130s] Total-nets :: 1263, Stn-nets :: 0, ratio :: 0 %, Total-len 54871.7, Stn-len 0
[07/15 16:48:16    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3243.8M, EPOCH TIME: 1721076496.339891
[07/15 16:48:16    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:16    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:3059.8M, EPOCH TIME: 1721076496.343989
[07/15 16:48:16    130s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:16    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.13
[07/15 16:48:16    130s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:00.9 (1.0), totSession cpu/real = 0:02:10.5/0:46:13.9 (0.0), mem = 3059.8M
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] =============================================================================================
[07/15 16:48:16    130s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[07/15 16:48:16    130s] =============================================================================================
[07/15 16:48:16    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:16    130s] ---------------------------------------------------------------------------------------------
[07/15 16:48:16    130s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  72.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:16    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:16    130s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:16    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:16    130s] [ TransformInit          ]      1   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:16    130s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:16    130s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ OptEval                ]      4   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.6
[07/15 16:48:16    130s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:48:16    130s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:16    130s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:16    130s] [ MISC                   ]          0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:16    130s] ---------------------------------------------------------------------------------------------
[07/15 16:48:16    130s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.0
[07/15 16:48:16    130s] ---------------------------------------------------------------------------------------------
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] End: GigaOpt Global Optimization
[07/15 16:48:16    130s] *** Timing Is met
[07/15 16:48:16    130s] *** Check timing (0:00:00.0)
[07/15 16:48:16    130s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:48:16    130s] Deleting Lib Analyzer.
[07/15 16:48:16    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/15 16:48:16    130s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:16    130s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:16    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=3059.8M
[07/15 16:48:16    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=3059.8M
[07/15 16:48:16    130s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/15 16:48:16    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3059.8M, EPOCH TIME: 1721076496.353960
[07/15 16:48:16    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:16    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3059.8M, EPOCH TIME: 1721076496.363092
[07/15 16:48:16    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:16    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] **INFO: Flow update: Design timing is met.
[07/15 16:48:16    130s] **INFO: Flow update: Design timing is met.
[07/15 16:48:16    130s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 4 -postCTS
[07/15 16:48:16    130s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:16    130s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:16    130s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=3063.8M
[07/15 16:48:16    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=3063.8M
[07/15 16:48:16    130s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:16    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=3238.9M
[07/15 16:48:16    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:3238.9M, EPOCH TIME: 1721076496.416769
[07/15 16:48:16    130s] Processing tracks to init pin-track alignment.
[07/15 16:48:16    130s] z: 2, totalTracks: 1
[07/15 16:48:16    130s] z: 4, totalTracks: 1
[07/15 16:48:16    130s] z: 6, totalTracks: 1
[07/15 16:48:16    130s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:16    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3238.9M, EPOCH TIME: 1721076496.418064
[07/15 16:48:16    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:16    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3238.9M, EPOCH TIME: 1721076496.427083
[07/15 16:48:16    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3238.9M, EPOCH TIME: 1721076496.427136
[07/15 16:48:16    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:3270.9M, EPOCH TIME: 1721076496.428740
[07/15 16:48:16    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3270.9MB).
[07/15 16:48:16    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3270.9M, EPOCH TIME: 1721076496.428916
[07/15 16:48:16    130s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:16    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=3270.9M
[07/15 16:48:16    130s] Begin: Area Reclaim Optimization
[07/15 16:48:16    130s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:10.6/0:46:14.0 (0.0), mem = 3270.9M
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] Creating Lib Analyzer ...
[07/15 16:48:16    130s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:16    130s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:16    130s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:16    130s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:16    130s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:16    130s] 
[07/15 16:48:16    130s] {RT max_rc 0 4 4 0}
[07/15 16:48:17    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=3276.9M
[07/15 16:48:17    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=3276.9M
[07/15 16:48:17    131s] Creating Lib Analyzer, finished. 
[07/15 16:48:17    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.14
[07/15 16:48:17    131s] ### Creating RouteCongInterface, started
[07/15 16:48:17    131s] 
[07/15 16:48:17    131s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[07/15 16:48:17    131s] 
[07/15 16:48:17    131s] #optDebug: {0, 1.000}
[07/15 16:48:17    131s] ### Creating RouteCongInterface, finished
[07/15 16:48:17    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=3276.9M
[07/15 16:48:17    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=3276.9M
[07/15 16:48:17    131s] Usable buffer cells for single buffer setup transform:
[07/15 16:48:17    131s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 16:48:17    131s] Number of usable buffer cells above: 9
[07/15 16:48:17    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3276.9M, EPOCH TIME: 1721076497.222358
[07/15 16:48:17    131s] Found 0 hard placement blockage before merging.
[07/15 16:48:17    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3276.9M, EPOCH TIME: 1721076497.222434
[07/15 16:48:17    131s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:17    131s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:17    131s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.57
[07/15 16:48:17    131s] +---------+---------+--------+--------+------------+--------+
[07/15 16:48:17    131s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 16:48:17    131s] +---------+---------+--------+--------+------------+--------+
[07/15 16:48:17    131s] |   60.57%|        -|   0.000|   0.000|   0:00:00.0| 3276.9M|
[07/15 16:48:17    131s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:48:17    132s] |   60.53%|        4|   0.000|   0.000|   0:00:00.0| 3431.6M|
[07/15 16:48:17    132s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:48:17    132s] +---------+---------+--------+--------+------------+--------+
[07/15 16:48:17    132s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.53
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 16:48:17    132s] --------------------------------------------------------------
[07/15 16:48:17    132s] |                                   | Total     | Sequential |
[07/15 16:48:17    132s] --------------------------------------------------------------
[07/15 16:48:17    132s] | Num insts resized                 |       0  |       0    |
[07/15 16:48:17    132s] | Num insts undone                  |       0  |       0    |
[07/15 16:48:17    132s] | Num insts Downsized               |       0  |       0    |
[07/15 16:48:17    132s] | Num insts Samesized               |       0  |       0    |
[07/15 16:48:17    132s] | Num insts Upsized                 |       0  |       0    |
[07/15 16:48:17    132s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 16:48:17    132s] --------------------------------------------------------------
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 16:48:17    132s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
[07/15 16:48:17    132s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:17    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.14
[07/15 16:48:17    132s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.4 (1.1), totSession cpu/real = 0:02:12.2/0:46:15.5 (0.0), mem = 3431.6M
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s] =============================================================================================
[07/15 16:48:17    132s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 16:48:17    132s] =============================================================================================
[07/15 16:48:17    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:17    132s] ---------------------------------------------------------------------------------------------
[07/15 16:48:17    132s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:17    132s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  48.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:17    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:17    132s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:17    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:17    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:17    132s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.9    1.3
[07/15 16:48:17    132s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.9    1.3
[07/15 16:48:17    132s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:17    132s] [ OptEval                ]     17   0:00:00.5  (  32.8 % )     0:00:00.5 /  0:00:00.7    1.4
[07/15 16:48:17    132s] [ OptCommit              ]     17   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:17    132s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:17    132s] [ IncrDelayCalc          ]     14   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:17    132s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:17    132s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:17    132s] ---------------------------------------------------------------------------------------------
[07/15 16:48:17    132s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.1
[07/15 16:48:17    132s] ---------------------------------------------------------------------------------------------
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3319.9M, EPOCH TIME: 1721076497.886234
[07/15 16:48:17    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:17    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:17    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:17    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:17    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:3107.9M, EPOCH TIME: 1721076497.890133
[07/15 16:48:17    132s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:17    132s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3107.85M, totSessionCpu=0:02:12).
[07/15 16:48:17    132s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/15 16:48:17    132s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:17    132s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:17    132s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=3107.9M
[07/15 16:48:17    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=3107.9M
[07/15 16:48:17    132s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:17    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=3298.9M
[07/15 16:48:17    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:3298.9M, EPOCH TIME: 1721076497.898034
[07/15 16:48:17    132s] Processing tracks to init pin-track alignment.
[07/15 16:48:17    132s] z: 2, totalTracks: 1
[07/15 16:48:17    132s] z: 4, totalTracks: 1
[07/15 16:48:17    132s] z: 6, totalTracks: 1
[07/15 16:48:17    132s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:17    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3298.9M, EPOCH TIME: 1721076497.899294
[07/15 16:48:17    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:17    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:17    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3298.9M, EPOCH TIME: 1721076497.908425
[07/15 16:48:17    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3298.9M, EPOCH TIME: 1721076497.908479
[07/15 16:48:17    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3323.0M, EPOCH TIME: 1721076497.909560
[07/15 16:48:17    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3323.0MB).
[07/15 16:48:17    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3323.0M, EPOCH TIME: 1721076497.909748
[07/15 16:48:17    132s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:17    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=3323.0M
[07/15 16:48:17    132s] Begin: Area Reclaim Optimization
[07/15 16:48:17    132s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:12.3/0:46:15.5 (0.0), mem = 3323.0M
[07/15 16:48:17    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.15
[07/15 16:48:17    132s] ### Creating RouteCongInterface, started
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:17    132s] 
[07/15 16:48:17    132s] #optDebug: {0, 1.000}
[07/15 16:48:17    132s] ### Creating RouteCongInterface, finished
[07/15 16:48:17    132s] ### Creating LA Mngr. totSessionCpu=0:02:12 mem=3323.0M
[07/15 16:48:17    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=3323.0M
[07/15 16:48:17    132s] Usable buffer cells for single buffer setup transform:
[07/15 16:48:17    132s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[07/15 16:48:17    132s] Number of usable buffer cells above: 9
[07/15 16:48:17    132s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3323.0M, EPOCH TIME: 1721076497.997179
[07/15 16:48:17    132s] Found 0 hard placement blockage before merging.
[07/15 16:48:17    132s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3323.0M, EPOCH TIME: 1721076497.997259
[07/15 16:48:18    132s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:18    132s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:18    132s] Reclaim Optimization WNS Slack 0.006  TNS Slack 0.000 Density 60.53
[07/15 16:48:18    132s] +---------+---------+--------+--------+------------+--------+
[07/15 16:48:18    132s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/15 16:48:18    132s] +---------+---------+--------+--------+------------+--------+
[07/15 16:48:18    132s] |   60.53%|        -|   0.006|   0.000|   0:00:00.0| 3323.0M|
[07/15 16:48:18    132s] |   60.53%|        0|   0.007|   0.000|   0:00:00.0| 3323.0M|
[07/15 16:48:18    132s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:48:18    132s] |   60.53%|        0|   0.007|   0.000|   0:00:00.0| 3323.0M|
[07/15 16:48:18    132s] |   60.53%|        0|   0.007|   0.000|   0:00:00.0| 3323.0M|
[07/15 16:48:18    132s] |   60.53%|        0|   0.007|   0.000|   0:00:00.0| 3323.0M|
[07/15 16:48:18    132s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[07/15 16:48:18    132s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[07/15 16:48:18    132s] |   60.53%|        0|   0.007|   0.000|   0:00:00.0| 3323.0M|
[07/15 16:48:18    132s] +---------+---------+--------+--------+------------+--------+
[07/15 16:48:18    132s] Reclaim Optimization End WNS Slack 0.006  TNS Slack 0.000 Density 60.53
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/15 16:48:18    132s] --------------------------------------------------------------
[07/15 16:48:18    132s] |                                   | Total     | Sequential |
[07/15 16:48:18    132s] --------------------------------------------------------------
[07/15 16:48:18    132s] | Num insts resized                 |       0  |       0    |
[07/15 16:48:18    132s] | Num insts undone                  |       0  |       0    |
[07/15 16:48:18    132s] | Num insts Downsized               |       0  |       0    |
[07/15 16:48:18    132s] | Num insts Samesized               |       0  |       0    |
[07/15 16:48:18    132s] | Num insts Upsized                 |       0  |       0    |
[07/15 16:48:18    132s] | Num multiple commits+uncommits    |       0  |       -    |
[07/15 16:48:18    132s] --------------------------------------------------------------
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/15 16:48:18    132s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[07/15 16:48:18    132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3323.0M, EPOCH TIME: 1721076498.093774
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3315.0M, EPOCH TIME: 1721076498.096015
[07/15 16:48:18    132s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3315.0M, EPOCH TIME: 1721076498.096912
[07/15 16:48:18    132s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3315.0M, EPOCH TIME: 1721076498.097008
[07/15 16:48:18    132s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3315.0M, EPOCH TIME: 1721076498.098201
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:18    132s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3315.0M, EPOCH TIME: 1721076498.107067
[07/15 16:48:18    132s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3315.0M, EPOCH TIME: 1721076498.107121
[07/15 16:48:18    132s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3323.0M, EPOCH TIME: 1721076498.108074
[07/15 16:48:18    132s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3323.0M, EPOCH TIME: 1721076498.108219
[07/15 16:48:18    132s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3323.0M, EPOCH TIME: 1721076498.108292
[07/15 16:48:18    132s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:3323.0M, EPOCH TIME: 1721076498.108374
[07/15 16:48:18    132s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3323.0M, EPOCH TIME: 1721076498.108426
[07/15 16:48:18    132s] TDRefine: refinePlace mode is spiral
[07/15 16:48:18    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.8
[07/15 16:48:18    132s] OPERPROF: Starting RefinePlace at level 1, MEM:3323.0M, EPOCH TIME: 1721076498.108489
[07/15 16:48:18    132s] *** Starting refinePlace (0:02:12 mem=3323.0M) ***
[07/15 16:48:18    132s] Total net bbox length = 4.416e+04 (2.471e+04 1.945e+04) (ext = 5.083e+03)
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:18    132s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:18    132s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:18    132s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:18    132s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3323.0M, EPOCH TIME: 1721076498.109750
[07/15 16:48:18    132s] Starting refinePlace ...
[07/15 16:48:18    132s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:18    132s] One DDP V2 for no tweak run.
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:18    132s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:18    132s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:18    132s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:18    132s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:18    132s] Move report: legalization moves 8 insts, mean move: 4.76 um, max move: 8.96 um spiral
[07/15 16:48:18    132s] 	Max move on inst (FE_OFC106_n_7): (151.20, 100.80) --> (151.20, 109.76)
[07/15 16:48:18    132s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:18    132s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:18    132s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3303.2MB) @(0:02:12 - 0:02:12).
[07/15 16:48:18    132s] Move report: Detail placement moves 8 insts, mean move: 4.76 um, max move: 8.96 um 
[07/15 16:48:18    132s] 	Max move on inst (FE_OFC106_n_7): (151.20, 100.80) --> (151.20, 109.76)
[07/15 16:48:18    132s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3303.2MB
[07/15 16:48:18    132s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:18    132s]   maximum (X+Y) =         8.96 um
[07/15 16:48:18    132s]   inst (FE_OFC106_n_7) with max move: (151.2, 100.8) -> (151.2, 109.76)
[07/15 16:48:18    132s]   mean    (X+Y) =         4.76 um
[07/15 16:48:18    132s] Summary Report:
[07/15 16:48:18    132s] Instances move: 8 (out of 1218 movable)
[07/15 16:48:18    132s] Instances flipped: 0
[07/15 16:48:18    132s] Mean displacement: 4.76 um
[07/15 16:48:18    132s] Max displacement: 8.96 um (Instance: FE_OFC106_n_7) (151.2, 100.8) -> (151.2, 109.76)
[07/15 16:48:18    132s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[07/15 16:48:18    132s] Total instances moved : 8
[07/15 16:48:18    132s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.032, MEM:3303.2M, EPOCH TIME: 1721076498.141716
[07/15 16:48:18    132s] Total net bbox length = 4.416e+04 (2.471e+04 1.945e+04) (ext = 5.083e+03)
[07/15 16:48:18    132s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3303.2MB
[07/15 16:48:18    132s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3303.2MB) @(0:02:12 - 0:02:12).
[07/15 16:48:18    132s] *** Finished refinePlace (0:02:12 mem=3303.2M) ***
[07/15 16:48:18    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.8
[07/15 16:48:18    132s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.034, MEM:3303.2M, EPOCH TIME: 1721076498.142158
[07/15 16:48:18    132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3303.2M, EPOCH TIME: 1721076498.145688
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3315.2M, EPOCH TIME: 1721076498.148475
[07/15 16:48:18    132s] *** maximum move = 8.96 um ***
[07/15 16:48:18    132s] *** Finished re-routing un-routed nets (3315.2M) ***
[07/15 16:48:18    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:3315.2M, EPOCH TIME: 1721076498.149566
[07/15 16:48:18    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3315.2M, EPOCH TIME: 1721076498.150782
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:18    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3315.2M, EPOCH TIME: 1721076498.159740
[07/15 16:48:18    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3315.2M, EPOCH TIME: 1721076498.159795
[07/15 16:48:18    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3323.2M, EPOCH TIME: 1721076498.161036
[07/15 16:48:18    132s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3323.2M, EPOCH TIME: 1721076498.161167
[07/15 16:48:18    132s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3323.2M, EPOCH TIME: 1721076498.161235
[07/15 16:48:18    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3323.2M, EPOCH TIME: 1721076498.161314
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3323.2M) ***
[07/15 16:48:18    132s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:18    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.15
[07/15 16:48:18    132s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.0), totSession cpu/real = 0:02:12.5/0:46:15.8 (0.0), mem = 3323.2M
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s] =============================================================================================
[07/15 16:48:18    132s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.18-s099_1
[07/15 16:48:18    132s] =============================================================================================
[07/15 16:48:18    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:18    132s] ---------------------------------------------------------------------------------------------
[07/15 16:48:18    132s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ OptimizationStep       ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:18    132s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:18    132s] [ OptGetWeight           ]     51   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ OptEval                ]     51   0:00:00.1  (  24.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:18    132s] [ OptCommit              ]     51   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ PostCommitDelayUpdate  ]     51   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ RefinePlace            ]      1   0:00:00.1  (  29.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:18    132s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:18    132s] [ MISC                   ]          0:00:00.1  (  31.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:18    132s] ---------------------------------------------------------------------------------------------
[07/15 16:48:18    132s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.0
[07/15 16:48:18    132s] ---------------------------------------------------------------------------------------------
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3211.5M, EPOCH TIME: 1721076498.166723
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3108.5M, EPOCH TIME: 1721076498.168947
[07/15 16:48:18    132s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:18    132s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=3108.46M, totSessionCpu=0:02:13).
[07/15 16:48:18    132s] postCtsLateCongRepair #1 0
[07/15 16:48:18    132s] postCtsLateCongRepair #1 0
[07/15 16:48:18    132s] postCtsLateCongRepair #1 0
[07/15 16:48:18    132s] postCtsLateCongRepair #1 0
[07/15 16:48:18    132s] Starting local wire reclaim
[07/15 16:48:18    132s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3108.5M, EPOCH TIME: 1721076498.189832
[07/15 16:48:18    132s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3108.5M, EPOCH TIME: 1721076498.189899
[07/15 16:48:18    132s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3108.5M, EPOCH TIME: 1721076498.189973
[07/15 16:48:18    132s] Processing tracks to init pin-track alignment.
[07/15 16:48:18    132s] z: 2, totalTracks: 1
[07/15 16:48:18    132s] z: 4, totalTracks: 1
[07/15 16:48:18    132s] z: 6, totalTracks: 1
[07/15 16:48:18    132s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:18    132s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3108.5M, EPOCH TIME: 1721076498.191213
[07/15 16:48:18    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:18    132s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:3108.5M, EPOCH TIME: 1721076498.200272
[07/15 16:48:18    132s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3108.5M, EPOCH TIME: 1721076498.200330
[07/15 16:48:18    132s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3116.5M, EPOCH TIME: 1721076498.201465
[07/15 16:48:18    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3116.5MB).
[07/15 16:48:18    132s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:3116.5M, EPOCH TIME: 1721076498.201643
[07/15 16:48:18    132s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.012, MEM:3116.5M, EPOCH TIME: 1721076498.201683
[07/15 16:48:18    132s] TDRefine: refinePlace mode is spiral
[07/15 16:48:18    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.9
[07/15 16:48:18    132s] OPERPROF:   Starting RefinePlace at level 2, MEM:3116.5M, EPOCH TIME: 1721076498.201741
[07/15 16:48:18    132s] *** Starting refinePlace (0:02:13 mem=3116.5M) ***
[07/15 16:48:18    132s] Total net bbox length = 4.416e+04 (2.471e+04 1.945e+04) (ext = 5.083e+03)
[07/15 16:48:18    132s] 
[07/15 16:48:18    132s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:18    132s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:18    132s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:18    132s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3116.5M, EPOCH TIME: 1721076498.203041
[07/15 16:48:18    132s] Starting refinePlace ...
[07/15 16:48:18    132s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:18    132s] One DDP V2 for no tweak run.
[07/15 16:48:18    132s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3116.5M, EPOCH TIME: 1721076498.203496
[07/15 16:48:18    132s] OPERPROF:         Starting spMPad at level 5, MEM:3116.5M, EPOCH TIME: 1721076498.204579
[07/15 16:48:18    132s] OPERPROF:           Starting spContextMPad at level 6, MEM:3116.5M, EPOCH TIME: 1721076498.204658
[07/15 16:48:18    132s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3116.5M, EPOCH TIME: 1721076498.204702
[07/15 16:48:18    132s] MP Top (1218): mp=1.050. U=0.604.
[07/15 16:48:18    132s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:3116.5M, EPOCH TIME: 1721076498.204971
[07/15 16:48:18    132s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3116.5M, EPOCH TIME: 1721076498.205105
[07/15 16:48:18    132s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3116.5M, EPOCH TIME: 1721076498.205148
[07/15 16:48:18    132s] OPERPROF:             Starting InitSKP at level 7, MEM:3116.5M, EPOCH TIME: 1721076498.205301
[07/15 16:48:18    132s] no activity file in design. spp won't run.
[07/15 16:48:18    132s] no activity file in design. spp won't run.
[07/15 16:48:18    133s] *** Finished SKP initialization (cpu=0:00:00.8, real=0:00:00.0)***
[07/15 16:48:18    133s] OPERPROF:             Finished InitSKP at level 7, CPU:0.840, REAL:0.737, MEM:3148.5M, EPOCH TIME: 1721076498.942614
[07/15 16:48:18    133s] Wait...
[07/15 16:48:18    133s] Timing cost in AAE based: 44.9095459201962512
[07/15 16:48:18    133s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.850, REAL:0.744, MEM:3164.5M, EPOCH TIME: 1721076498.949066
[07/15 16:48:18    133s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.850, REAL:0.744, MEM:3164.5M, EPOCH TIME: 1721076498.949192
[07/15 16:48:18    133s] SKP cleared!
[07/15 16:48:18    133s] AAE Timing clean up.
[07/15 16:48:18    133s] Tweakage: fix icg 1, fix clk 0.
[07/15 16:48:18    133s] Tweakage: density cost 1, scale 0.4.
[07/15 16:48:18    133s] Tweakage: activity cost 0, scale 1.0.
[07/15 16:48:18    133s] Tweakage: timing cost on, scale 1.0.
[07/15 16:48:18    133s] OPERPROF:         Starting CoreOperation at level 5, MEM:3164.5M, EPOCH TIME: 1721076498.950868
[07/15 16:48:18    133s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3164.5M, EPOCH TIME: 1721076498.951297
[07/15 16:48:18    133s] Tweakage swap 0 pairs.
[07/15 16:48:18    133s] Tweakage swap 0 pairs.
[07/15 16:48:18    133s] Tweakage swap 100 pairs.
[07/15 16:48:18    133s] Tweakage swap 35 pairs.
[07/15 16:48:18    133s] Tweakage swap 0 pairs.
[07/15 16:48:18    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 4 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 17 pairs.
[07/15 16:48:19    133s] Tweakage swap 1 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage swap 0 pairs.
[07/15 16:48:19    133s] Tweakage move 0 insts.
[07/15 16:48:19    133s] Tweakage move 0 insts.
[07/15 16:48:19    133s] Tweakage move 84 insts.
[07/15 16:48:19    133s] Tweakage move 24 insts.
[07/15 16:48:19    133s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.160, REAL:0.159, MEM:3180.5M, EPOCH TIME: 1721076499.110421
[07/15 16:48:19    133s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.160, REAL:0.160, MEM:3180.5M, EPOCH TIME: 1721076499.110563
[07/15 16:48:19    133s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.010, REAL:0.908, MEM:3116.5M, EPOCH TIME: 1721076499.110996
[07/15 16:48:19    133s] Move report: Congestion aware Tweak moves 273 insts, mean move: 6.84 um, max move: 32.48 um 
[07/15 16:48:19    133s] 	Max move on inst (spi1_ele2_asyn_reg[18]): (113.12, 91.84) --> (85.12, 96.32)
[07/15 16:48:19    133s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.0, real=0:00:01.0, mem=3116.5mb) @(0:02:13 - 0:02:14).
[07/15 16:48:19    133s] 
[07/15 16:48:19    133s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:19    133s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:19    133s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:19    133s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:19    133s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:19    133s] Move report: legalization moves 17 insts, mean move: 5.01 um, max move: 8.96 um spiral
[07/15 16:48:19    133s] 	Max move on inst (g11843__6131): (106.96, 24.64) --> (102.48, 20.16)
[07/15 16:48:19    133s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:19    133s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:19    133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3096.7MB) @(0:02:14 - 0:02:14).
[07/15 16:48:19    133s] Move report: Detail placement moves 265 insts, mean move: 7.02 um, max move: 32.48 um 
[07/15 16:48:19    133s] 	Max move on inst (spi1_ele2_asyn_reg[18]): (113.12, 91.84) --> (85.12, 96.32)
[07/15 16:48:19    133s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3096.7MB
[07/15 16:48:19    133s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:19    133s]   maximum (X+Y) =        32.48 um
[07/15 16:48:19    133s]   inst (spi1_ele2_asyn_reg[18]) with max move: (113.12, 91.84) -> (85.12, 96.32)
[07/15 16:48:19    133s]   mean    (X+Y) =         7.02 um
[07/15 16:48:19    133s] Summary Report:
[07/15 16:48:19    133s] Instances move: 265 (out of 1218 movable)
[07/15 16:48:19    133s] Instances flipped: 0
[07/15 16:48:19    133s] Mean displacement: 7.02 um
[07/15 16:48:19    133s] Max displacement: 32.48 um (Instance: spi1_ele2_asyn_reg[18]) (113.12, 91.84) -> (85.12, 96.32)
[07/15 16:48:19    133s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[07/15 16:48:19    133s] Total instances moved : 265
[07/15 16:48:19    133s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.050, REAL:0.945, MEM:3096.7M, EPOCH TIME: 1721076499.148229
[07/15 16:48:19    133s] Total net bbox length = 4.376e+04 (2.451e+04 1.925e+04) (ext = 5.073e+03)
[07/15 16:48:19    133s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3096.7MB
[07/15 16:48:19    133s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3096.7MB) @(0:02:13 - 0:02:14).
[07/15 16:48:19    133s] *** Finished refinePlace (0:02:14 mem=3096.7M) ***
[07/15 16:48:19    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.9
[07/15 16:48:19    133s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.050, REAL:0.947, MEM:3096.7M, EPOCH TIME: 1721076499.148699
[07/15 16:48:19    133s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3096.7M, EPOCH TIME: 1721076499.148749
[07/15 16:48:19    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:19    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    133s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.006, MEM:3108.7M, EPOCH TIME: 1721076499.154818
[07/15 16:48:19    133s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.070, REAL:0.965, MEM:3108.7M, EPOCH TIME: 1721076499.154882
[07/15 16:48:19    133s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:19    133s] #################################################################################
[07/15 16:48:19    133s] # Design Stage: PreRoute
[07/15 16:48:19    133s] # Design Name: aska_dig
[07/15 16:48:19    133s] # Design Mode: 180nm
[07/15 16:48:19    133s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:19    133s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:19    133s] # Signoff Settings: SI Off 
[07/15 16:48:19    133s] #################################################################################
[07/15 16:48:19    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 3097.2M, InitMEM = 3097.2M)
[07/15 16:48:19    133s] Calculate delays in BcWc mode...
[07/15 16:48:19    133s] Start delay calculation (fullDC) (4 T). (MEM=3097.17)
[07/15 16:48:19    133s] End AAE Lib Interpolated Model. (MEM=3108.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:19    133s] Total number of fetched objects 1263
[07/15 16:48:19    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:19    133s] End delay calculation. (MEM=3275.45 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:19    133s] End delay calculation (fullDC). (MEM=3275.45 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:19    133s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3275.5M) ***
[07/15 16:48:19    134s] eGR doReRoute: optGuide
[07/15 16:48:19    134s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3309.5M, EPOCH TIME: 1721076499.522178
[07/15 16:48:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] All LLGs are deleted
[07/15 16:48:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3309.5M, EPOCH TIME: 1721076499.522264
[07/15 16:48:19    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3309.5M, EPOCH TIME: 1721076499.522323
[07/15 16:48:19    134s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:3087.5M, EPOCH TIME: 1721076499.524194
[07/15 16:48:19    134s] {MMLU 0 13 1263}
[07/15 16:48:19    134s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=3087.5M
[07/15 16:48:19    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=3087.5M
[07/15 16:48:19    134s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3087.46 MB )
[07/15 16:48:19    134s] (I)      ============================ Layers =============================
[07/15 16:48:19    134s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:19    134s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:19    134s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:19    134s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:19    134s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:19    134s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:19    134s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:19    134s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:19    134s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:19    134s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:19    134s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:19    134s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:19    134s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:19    134s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:19    134s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:19    134s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:19    134s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:19    134s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:19    134s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:19    134s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:19    134s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:19    134s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:19    134s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:19    134s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:19    134s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:19    134s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:19    134s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:19    134s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:19    134s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:19    134s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:19    134s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:19    134s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:19    134s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:19    134s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:19    134s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:19    134s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:19    134s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:19    134s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:19    134s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:19    134s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:19    134s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:19    134s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:19    134s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:19    134s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:19    134s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:19    134s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:19    134s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:19    134s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:19    134s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:19    134s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:19    134s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:19    134s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:19    134s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:19    134s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:19    134s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:19    134s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:19    134s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:19    134s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:19    134s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:19    134s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:19    134s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:19    134s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:19    134s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:19    134s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:19    134s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:19    134s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:19    134s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:19    134s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:19    134s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:19    134s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:19    134s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:19    134s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:19    134s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:19    134s] (I)      Started Import and model ( Curr Mem: 3087.46 MB )
[07/15 16:48:19    134s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:19    134s] (I)      == Non-default Options ==
[07/15 16:48:19    134s] (I)      Maximum routing layer                              : 4
[07/15 16:48:19    134s] (I)      Number of threads                                  : 4
[07/15 16:48:19    134s] (I)      Method to set GCell size                           : row
[07/15 16:48:19    134s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:19    134s] (I)      Use row-based GCell size
[07/15 16:48:19    134s] (I)      Use row-based GCell align
[07/15 16:48:19    134s] (I)      layer 0 area = 202000
[07/15 16:48:19    134s] (I)      layer 1 area = 202000
[07/15 16:48:19    134s] (I)      layer 2 area = 202000
[07/15 16:48:19    134s] (I)      layer 3 area = 202000
[07/15 16:48:19    134s] (I)      GCell unit size   : 4480
[07/15 16:48:19    134s] (I)      GCell multiplier  : 1
[07/15 16:48:19    134s] (I)      GCell row height  : 4480
[07/15 16:48:19    134s] (I)      Actual row height : 4480
[07/15 16:48:19    134s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:19    134s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:19    134s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:19    134s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:19    134s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:19    134s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:19    134s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:19    134s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:19    134s] (I)      ================= Default via =================
[07/15 16:48:19    134s] (I)      +---+--------------------+--------------------+
[07/15 16:48:19    134s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 16:48:19    134s] (I)      +---+--------------------+--------------------+
[07/15 16:48:19    134s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 16:48:19    134s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 16:48:19    134s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 16:48:19    134s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 16:48:19    134s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 16:48:19    134s] (I)      +---+--------------------+--------------------+
[07/15 16:48:19    134s] [NR-eGR] Read 260 PG shapes
[07/15 16:48:19    134s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:19    134s] [NR-eGR] Read 0 other shapes
[07/15 16:48:19    134s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:19    134s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:19    134s] [NR-eGR] #PG Blockages       : 260
[07/15 16:48:19    134s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:19    134s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:19    134s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:19    134s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:19    134s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:19    134s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 893
[07/15 16:48:19    134s] [NR-eGR] Read 1263 nets ( ignored 13 )
[07/15 16:48:19    134s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:19    134s] (I)      Read Num Blocks=260  Num Prerouted Wires=893  Num CS=0
[07/15 16:48:19    134s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 604
[07/15 16:48:19    134s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 16:48:19    134s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 42
[07/15 16:48:19    134s] (I)      Number of ignored nets                =     13
[07/15 16:48:19    134s] (I)      Number of connected nets              =      0
[07/15 16:48:19    134s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 16:48:19    134s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:19    134s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:19    134s] (I)      Ndr track 0 does not exist
[07/15 16:48:19    134s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:19    134s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:19    134s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:19    134s] (I)      Site width          :   560  (dbu)
[07/15 16:48:19    134s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:19    134s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:19    134s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:19    134s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:19    134s] (I)      Grid                :    99    54     4
[07/15 16:48:19    134s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:48:19    134s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:48:19    134s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:48:19    134s] (I)      Default wire width  :   230   280   280   280
[07/15 16:48:19    134s] (I)      Default wire space  :   230   280   280   280
[07/15 16:48:19    134s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:48:19    134s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:48:19    134s] (I)      First track coord   :   280   280   280   280
[07/15 16:48:19    134s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:48:19    134s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:48:19    134s] (I)      Num of masks        :     1     1     1     1
[07/15 16:48:19    134s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:48:19    134s] (I)      --------------------------------------------------------
[07/15 16:48:19    134s] 
[07/15 16:48:19    134s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:19    134s] [NR-eGR] Rule id: 0  Nets: 1250
[07/15 16:48:19    134s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:19    134s] (I)                    Layer    2    3    4 
[07/15 16:48:19    134s] (I)                    Pitch  560  560  560 
[07/15 16:48:19    134s] (I)             #Used tracks    1    1    1 
[07/15 16:48:19    134s] (I)       #Fully used tracks    1    1    1 
[07/15 16:48:19    134s] [NR-eGR] ========================================
[07/15 16:48:19    134s] [NR-eGR] 
[07/15 16:48:19    134s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:19    134s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:19    134s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:19    134s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:19    134s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:19    134s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:19    134s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:19    134s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:19    134s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:19    134s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3087.46 MB )
[07/15 16:48:19    134s] (I)      Reset routing kernel
[07/15 16:48:19    134s] (I)      Started Global Routing ( Curr Mem: 3087.46 MB )
[07/15 16:48:19    134s] (I)      totalPins=4492  totalGlobalPin=4376 (97.42%)
[07/15 16:48:19    134s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:19    134s] [NR-eGR] Layer group 1: route 1250 net(s) in layer range [2, 4]
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] (I)      ============  Phase 1a Route ============
[07/15 16:48:19    134s] (I)      Usage: 10140 = (5379 H, 4761 V) = (12.58% H, 5.97% V) = (2.410e+04um H, 2.133e+04um V)
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] (I)      ============  Phase 1b Route ============
[07/15 16:48:19    134s] (I)      Usage: 10140 = (5379 H, 4761 V) = (12.58% H, 5.97% V) = (2.410e+04um H, 2.133e+04um V)
[07/15 16:48:19    134s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.542720e+04um
[07/15 16:48:19    134s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:19    134s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] (I)      ============  Phase 1c Route ============
[07/15 16:48:19    134s] (I)      Usage: 10140 = (5379 H, 4761 V) = (12.58% H, 5.97% V) = (2.410e+04um H, 2.133e+04um V)
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] (I)      ============  Phase 1d Route ============
[07/15 16:48:19    134s] (I)      Usage: 10140 = (5379 H, 4761 V) = (12.58% H, 5.97% V) = (2.410e+04um H, 2.133e+04um V)
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] (I)      ============  Phase 1e Route ============
[07/15 16:48:19    134s] (I)      Usage: 10140 = (5379 H, 4761 V) = (12.58% H, 5.97% V) = (2.410e+04um H, 2.133e+04um V)
[07/15 16:48:19    134s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.542720e+04um
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] (I)      ============  Phase 1l Route ============
[07/15 16:48:19    134s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:48:19    134s] (I)      Layer  2:      36109      6610         5        4016       37960    ( 9.57%) 
[07/15 16:48:19    134s] (I)      Layer  3:      42336      6150         0           0       42336    ( 0.00%) 
[07/15 16:48:19    134s] (I)      Layer  4:      42135       742         0           0       41976    ( 0.00%) 
[07/15 16:48:19    134s] (I)      Total:        120580     13502         5        4016      122272    ( 3.18%) 
[07/15 16:48:19    134s] (I)      
[07/15 16:48:19    134s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:19    134s] [NR-eGR]                        OverCon            
[07/15 16:48:19    134s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:19    134s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:19    134s] [NR-eGR] ----------------------------------------------
[07/15 16:48:19    134s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:19    134s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:48:19    134s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:19    134s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:19    134s] [NR-eGR] ----------------------------------------------
[07/15 16:48:19    134s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:48:19    134s] [NR-eGR] 
[07/15 16:48:19    134s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3085.47 MB )
[07/15 16:48:19    134s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:19    134s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:19    134s] (I)      ============= Track Assignment ============
[07/15 16:48:19    134s] (I)      Started Track Assignment (4T) ( Curr Mem: 3085.47 MB )
[07/15 16:48:19    134s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[07/15 16:48:19    134s] (I)      Run Multi-thread track assignment
[07/15 16:48:19    134s] (I)      Finished Track Assignment (4T) ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 3085.47 MB )
[07/15 16:48:19    134s] (I)      Started Export ( Curr Mem: 3085.47 MB )
[07/15 16:48:19    134s] [NR-eGR]                 Length (um)   Vias 
[07/15 16:48:19    134s] [NR-eGR] -----------------------------------
[07/15 16:48:19    134s] [NR-eGR]  MET1    (1H)             1   4804 
[07/15 16:48:19    134s] [NR-eGR]  MET2    (2V)         22889   6363 
[07/15 16:48:19    134s] [NR-eGR]  MET3    (3H)         27786    360 
[07/15 16:48:19    134s] [NR-eGR]  MET4    (4V)          3504      0 
[07/15 16:48:19    134s] [NR-eGR]  METTP   (5H)             0      0 
[07/15 16:48:19    134s] [NR-eGR]  METTPL  (6V)             0      0 
[07/15 16:48:19    134s] [NR-eGR] -----------------------------------
[07/15 16:48:19    134s] [NR-eGR]          Total        54180  11527 
[07/15 16:48:19    134s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:19    134s] [NR-eGR] Total half perimeter of net bounding box: 43758um
[07/15 16:48:19    134s] [NR-eGR] Total length: 54180um, number of vias: 11527
[07/15 16:48:19    134s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:19    134s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/15 16:48:19    134s] [NR-eGR] --------------------------------------------------------------------------
[07/15 16:48:19    134s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3075.95 MB )
[07/15 16:48:19    134s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 3059.95 MB )
[07/15 16:48:19    134s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:19    134s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:19    134s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:19    134s] (I)       Early Global Route kernel             100.00%  1239.29 sec  1239.36 sec  0.07 sec  0.09 sec 
[07/15 16:48:19    134s] (I)       +-Import and model                     12.59%  1239.30 sec  1239.31 sec  0.01 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | +-Create place DB                     3.29%  1239.30 sec  1239.31 sec  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | | +-Import place data                 3.14%  1239.30 sec  1239.31 sec  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read instances and placement    0.95%  1239.30 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read nets                       1.90%  1239.31 sec  1239.31 sec  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | +-Create route DB                     6.65%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Import route data (4T)            6.30%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read blockages ( Layer 2-4 )    1.35%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read routing blockages        0.01%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read instance blockages       0.21%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read PG blockages             0.07%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read clock blockages          0.02%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read other blockages          0.02%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read halo blockages           0.01%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Read boundary cut boxes       0.00%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read blackboxes                 0.02%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read prerouted                  0.78%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read unlegalized nets           0.06%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Read nets                       0.46%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Set up via pillars              0.01%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Initialize 3D grid graph        0.05%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Model blockage capacity         1.06%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | | +-Initialize 3D capacity        0.85%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Read aux data                       0.01%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Others data preparation             0.07%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Create route kernel                 1.75%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       +-Global Routing                       19.28%  1239.31 sec  1239.33 sec  0.01 sec  0.02 sec 
[07/15 16:48:19    134s] (I)       | +-Initialization                      0.56%  1239.31 sec  1239.31 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Net group 1                        17.43%  1239.31 sec  1239.33 sec  0.01 sec  0.02 sec 
[07/15 16:48:19    134s] (I)       | | +-Generate topology (4T)            1.75%  1239.31 sec  1239.32 sec  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | | +-Phase 1a                          3.44%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Pattern routing (4T)            2.79%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Add via demand to 2D            0.27%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Phase 1b                          0.08%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Phase 1c                          0.02%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Phase 1d                          0.02%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Phase 1e                          0.19%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | | +-Route legalization              0.01%  1239.32 sec  1239.32 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Phase 1l                         10.50%  1239.32 sec  1239.33 sec  0.01 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | | | +-Layer assignment (4T)          10.12%  1239.32 sec  1239.33 sec  0.01 sec  0.01 sec 
[07/15 16:48:19    134s] (I)       | +-Clean cong LA                       0.00%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       +-Export 3D cong map                    0.64%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Export 2D cong map                  0.12%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       +-Extract Global 3D Wires               0.27%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       +-Track Assignment (4T)                 5.35%  1239.33 sec  1239.33 sec  0.00 sec  0.02 sec 
[07/15 16:48:19    134s] (I)       | +-Initialization                      0.06%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Track Assignment Kernel             4.76%  1239.33 sec  1239.33 sec  0.00 sec  0.02 sec 
[07/15 16:48:19    134s] (I)       | +-Free Memory                         0.01%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       +-Export                               35.49%  1239.33 sec  1239.36 sec  0.03 sec  0.02 sec 
[07/15 16:48:19    134s] (I)       | +-Export DB wires                     2.43%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Export all nets (4T)              1.59%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | | +-Set wire vias (4T)                0.36%  1239.33 sec  1239.33 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Report wirelength                   2.29%  1239.34 sec  1239.34 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Update net boxes                    1.97%  1239.34 sec  1239.34 sec  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)       | +-Update timing                      28.17%  1239.34 sec  1239.36 sec  0.02 sec  0.02 sec 
[07/15 16:48:19    134s] (I)       +-Postprocess design                    3.05%  1239.36 sec  1239.36 sec  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)      ==================== Summary by functions =====================
[07/15 16:48:19    134s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:19    134s] (I)      ---------------------------------------------------------------
[07/15 16:48:19    134s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.09 sec 
[07/15 16:48:19    134s] (I)        1  Export                         35.49%  0.03 sec  0.02 sec 
[07/15 16:48:19    134s] (I)        1  Global Routing                 19.28%  0.01 sec  0.02 sec 
[07/15 16:48:19    134s] (I)        1  Import and model               12.59%  0.01 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        1  Track Assignment (4T)           5.35%  0.00 sec  0.02 sec 
[07/15 16:48:19    134s] (I)        1  Postprocess design              3.05%  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        1  Export 3D cong map              0.64%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        1  Extract Global 3D Wires         0.27%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Update timing                  28.17%  0.02 sec  0.02 sec 
[07/15 16:48:19    134s] (I)        2  Net group 1                    17.43%  0.01 sec  0.02 sec 
[07/15 16:48:19    134s] (I)        2  Create route DB                 6.65%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Track Assignment Kernel         4.76%  0.00 sec  0.02 sec 
[07/15 16:48:19    134s] (I)        2  Create place DB                 3.29%  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        2  Export DB wires                 2.43%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Report wirelength               2.29%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Update net boxes                1.97%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Create route kernel             1.75%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Initialization                  0.62%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Phase 1l                       10.50%  0.01 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        3  Import route data (4T)          6.30%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Phase 1a                        3.44%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Import place data               3.14%  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        3  Generate topology (4T)          1.75%  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        3  Export all nets (4T)            1.59%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Set wire vias (4T)              0.36%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Phase 1e                        0.19%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Phase 1b                        0.08%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Layer assignment (4T)          10.12%  0.01 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        4  Pattern routing (4T)            2.79%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Read nets                       2.36%  0.00 sec  0.01 sec 
[07/15 16:48:19    134s] (I)        4  Read blockages ( Layer 2-4 )    1.35%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Model blockage capacity         1.06%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Read instances and placement    0.95%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Read prerouted                  0.78%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Add via demand to 2D            0.27%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Read unlegalized nets           0.06%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Initialize 3D capacity          0.85%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read instance blockages         0.21%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read PG blockages               0.07%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[07/15 16:48:19    134s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 16:48:19    134s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:48:19    134s] RC Extraction called in multi-corner(2) mode.
[07/15 16:48:19    134s] RCMode: PreRoute
[07/15 16:48:19    134s]       RC Corner Indexes            0       1   
[07/15 16:48:19    134s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:48:19    134s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:19    134s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:19    134s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:19    134s] Shrink Factor                : 1.00000
[07/15 16:48:19    134s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:48:19    134s] Using capacitance table file ...
[07/15 16:48:19    134s] 
[07/15 16:48:19    134s] Trim Metal Layers:
[07/15 16:48:19    134s] LayerId::1 widthSet size::4
[07/15 16:48:19    134s] LayerId::2 widthSet size::4
[07/15 16:48:19    134s] LayerId::3 widthSet size::4
[07/15 16:48:19    134s] LayerId::4 widthSet size::4
[07/15 16:48:19    134s] LayerId::5 widthSet size::4
[07/15 16:48:19    134s] LayerId::6 widthSet size::2
[07/15 16:48:19    134s] Updating RC grid for preRoute extraction ...
[07/15 16:48:19    134s] eee: pegSigSF::1.070000
[07/15 16:48:19    134s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:19    134s] Initializing multi-corner resistance tables ...
[07/15 16:48:19    134s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 16:48:19    134s] eee: l::2 avDens::0.126732 usedTrk::567.759087 availTrk::4480.000000 sigTrk::567.759087
[07/15 16:48:19    134s] eee: l::3 avDens::0.165130 usedTrk::620.887497 availTrk::3760.000000 sigTrk::620.887497
[07/15 16:48:19    134s] eee: l::4 avDens::0.024158 usedTrk::81.172098 availTrk::3360.000000 sigTrk::81.172098
[07/15 16:48:19    134s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:19    134s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:19    134s] {RT max_rc 0 4 4 0}
[07/15 16:48:19    134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.047805 aWlH=0.000000 lMod=0 pMax=0.825100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:19    134s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3059.953M)
[07/15 16:48:19    134s] Compute RC Scale Done ...
[07/15 16:48:19    134s] OPERPROF: Starting HotSpotCal at level 1, MEM:3079.0M, EPOCH TIME: 1721076499.653764
[07/15 16:48:19    134s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:19    134s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:48:19    134s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:19    134s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:48:19    134s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:19    134s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:48:19    134s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:48:19    134s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:3079.0M, EPOCH TIME: 1721076499.655615
[07/15 16:48:19    134s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[07/15 16:48:19    134s] Begin: GigaOpt Route Type Constraints Refinement
[07/15 16:48:19    134s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:14.2/0:46:17.2 (0.0), mem = 3079.0M
[07/15 16:48:19    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.16
[07/15 16:48:19    134s] ### Creating RouteCongInterface, started
[07/15 16:48:19    134s] 
[07/15 16:48:19    134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:19    134s] 
[07/15 16:48:19    134s] #optDebug: {0, 1.000}
[07/15 16:48:19    134s] ### Creating RouteCongInterface, finished
[07/15 16:48:19    134s] Updated routing constraints on 0 nets.
[07/15 16:48:19    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.16
[07/15 16:48:19    134s] Bottom Preferred Layer:
[07/15 16:48:19    134s] +-------------+------------+----------+
[07/15 16:48:19    134s] |    Layer    |    CLK     |   Rule   |
[07/15 16:48:19    134s] +-------------+------------+----------+
[07/15 16:48:19    134s] | MET2 (z=2)  |         13 | default  |
[07/15 16:48:19    134s] +-------------+------------+----------+
[07/15 16:48:19    134s] Via Pillar Rule:
[07/15 16:48:19    134s]     None
[07/15 16:48:19    134s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:14.2/0:46:17.3 (0.0), mem = 3079.0M
[07/15 16:48:19    134s] 
[07/15 16:48:19    134s] =============================================================================================
[07/15 16:48:19    134s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[07/15 16:48:19    134s] =============================================================================================
[07/15 16:48:19    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:19    134s] ---------------------------------------------------------------------------------------------
[07/15 16:48:19    134s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  60.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:19    134s] [ MISC                   ]          0:00:00.0  (  40.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:19    134s] ---------------------------------------------------------------------------------------------
[07/15 16:48:19    134s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:19    134s] ---------------------------------------------------------------------------------------------
[07/15 16:48:19    134s] 
[07/15 16:48:19    134s] End: GigaOpt Route Type Constraints Refinement
[07/15 16:48:19    134s] skip EGR on cluster skew clock nets.
[07/15 16:48:19    134s] OPTC: user 20.0
[07/15 16:48:19    134s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:19    134s] #################################################################################
[07/15 16:48:19    134s] # Design Stage: PreRoute
[07/15 16:48:19    134s] # Design Name: aska_dig
[07/15 16:48:19    134s] # Design Mode: 180nm
[07/15 16:48:19    134s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:19    134s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:19    134s] # Signoff Settings: SI Off 
[07/15 16:48:19    134s] #################################################################################
[07/15 16:48:19    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 3080.5M, InitMEM = 3080.5M)
[07/15 16:48:19    134s] Calculate delays in BcWc mode...
[07/15 16:48:19    134s] Start delay calculation (fullDC) (4 T). (MEM=3080.54)
[07/15 16:48:19    134s] End AAE Lib Interpolated Model. (MEM=3092.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:19    134s] Total number of fetched objects 1263
[07/15 16:48:19    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:19    134s] End delay calculation. (MEM=3250.83 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:19    134s] End delay calculation (fullDC). (MEM=3250.83 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:19    134s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3250.8M) ***
[07/15 16:48:19    134s] Begin: GigaOpt postEco DRV Optimization
[07/15 16:48:19    134s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/15 16:48:19    134s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:14.6/0:46:17.6 (0.0), mem = 3284.8M
[07/15 16:48:19    134s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:19    134s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:19    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.17
[07/15 16:48:19    134s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:19    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=3284.8M
[07/15 16:48:19    134s] OPERPROF: Starting DPlace-Init at level 1, MEM:3284.8M, EPOCH TIME: 1721076499.988652
[07/15 16:48:19    134s] Processing tracks to init pin-track alignment.
[07/15 16:48:19    134s] z: 2, totalTracks: 1
[07/15 16:48:19    134s] z: 4, totalTracks: 1
[07/15 16:48:19    134s] z: 6, totalTracks: 1
[07/15 16:48:19    134s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:19    134s] All LLGs are deleted
[07/15 16:48:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3284.8M, EPOCH TIME: 1721076499.990675
[07/15 16:48:19    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3284.8M, EPOCH TIME: 1721076499.990756
[07/15 16:48:19    134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3284.8M, EPOCH TIME: 1721076499.990980
[07/15 16:48:19    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:19    134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3284.8M, EPOCH TIME: 1721076499.991174
[07/15 16:48:19    134s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:19    134s] Core basic site is core_ji3v
[07/15 16:48:19    134s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3284.8M, EPOCH TIME: 1721076499.999875
[07/15 16:48:20    134s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:20    134s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:20    134s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3282.8M, EPOCH TIME: 1721076500.001321
[07/15 16:48:20    134s] Fast DP-INIT is on for default
[07/15 16:48:20    134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:20    134s] Atter site array init, number of instance map data is 0.
[07/15 16:48:20    134s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:3282.8M, EPOCH TIME: 1721076500.001889
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:20    134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3282.8M, EPOCH TIME: 1721076500.002386
[07/15 16:48:20    134s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3282.8M, EPOCH TIME: 1721076500.002436
[07/15 16:48:20    134s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.030, REAL:0.022, MEM:3282.8M, EPOCH TIME: 1721076500.024894
[07/15 16:48:20    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3282.8MB).
[07/15 16:48:20    134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:3282.8M, EPOCH TIME: 1721076500.025073
[07/15 16:48:20    134s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:20    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=3282.8M
[07/15 16:48:20    134s] ### Creating RouteCongInterface, started
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] #optDebug: {0, 1.000}
[07/15 16:48:20    134s] ### Creating RouteCongInterface, finished
[07/15 16:48:20    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=3282.8M
[07/15 16:48:20    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=3282.8M
[07/15 16:48:20    134s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 16:48:20    134s] [GPS-DRV] maxDensity (design): 0.95
[07/15 16:48:20    134s] [GPS-DRV] maxLocalDensity: 0.98
[07/15 16:48:20    134s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 16:48:20    134s] [GPS-DRV] All active and enabled setup views
[07/15 16:48:20    134s] [GPS-DRV]     slow_functional_mode
[07/15 16:48:20    134s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:48:20    134s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:48:20    134s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/15 16:48:20    134s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/15 16:48:20    134s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 16:48:20    134s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3378.5M, EPOCH TIME: 1721076500.111200
[07/15 16:48:20    134s] Found 0 hard placement blockage before merging.
[07/15 16:48:20    134s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3378.5M, EPOCH TIME: 1721076500.111308
[07/15 16:48:20    134s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:20    134s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:20    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:48:20    134s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/15 16:48:20    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:48:20    134s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 16:48:20    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:48:20    134s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:48:20    134s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:48:20    134s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:48:20    134s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.53%|          |         |
[07/15 16:48:20    134s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:48:20    134s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:48:20    134s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:48:20    134s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.53%| 0:00:00.0|  3394.5M|
[07/15 16:48:20    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3394.6M) ***
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:20    134s] Total-nets :: 1263, Stn-nets :: 0, ratio :: 0 %, Total-len 54179.8, Stn-len 0
[07/15 16:48:20    134s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3282.8M, EPOCH TIME: 1721076500.141905
[07/15 16:48:20    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:20    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:3091.8M, EPOCH TIME: 1721076500.145571
[07/15 16:48:20    134s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:20    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.17
[07/15 16:48:20    134s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:02:14.8/0:46:17.7 (0.0), mem = 3091.8M
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] =============================================================================================
[07/15 16:48:20    134s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[07/15 16:48:20    134s] =============================================================================================
[07/15 16:48:20    134s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:20    134s] ---------------------------------------------------------------------------------------------
[07/15 16:48:20    134s] [ SlackTraversorInit     ]      1   0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:20    134s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  24.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:20    134s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:20    134s] [ MISC                   ]          0:00:00.1  (  54.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:20    134s] ---------------------------------------------------------------------------------------------
[07/15 16:48:20    134s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.1
[07/15 16:48:20    134s] ---------------------------------------------------------------------------------------------
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] End: GigaOpt postEco DRV Optimization
[07/15 16:48:20    134s] **INFO: Flow update: Design timing is met.
[07/15 16:48:20    134s] Running refinePlace -preserveRouting true -hardFence false
[07/15 16:48:20    134s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3091.8M, EPOCH TIME: 1721076500.147866
[07/15 16:48:20    134s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3091.8M, EPOCH TIME: 1721076500.147922
[07/15 16:48:20    134s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3091.8M, EPOCH TIME: 1721076500.147995
[07/15 16:48:20    134s] Processing tracks to init pin-track alignment.
[07/15 16:48:20    134s] z: 2, totalTracks: 1
[07/15 16:48:20    134s] z: 4, totalTracks: 1
[07/15 16:48:20    134s] z: 6, totalTracks: 1
[07/15 16:48:20    134s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:20    134s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3091.8M, EPOCH TIME: 1721076500.149241
[07/15 16:48:20    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:20    134s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:3091.8M, EPOCH TIME: 1721076500.158436
[07/15 16:48:20    134s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3091.8M, EPOCH TIME: 1721076500.158492
[07/15 16:48:20    134s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3099.8M, EPOCH TIME: 1721076500.159740
[07/15 16:48:20    134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3099.8MB).
[07/15 16:48:20    134s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:3099.8M, EPOCH TIME: 1721076500.159921
[07/15 16:48:20    134s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:3099.8M, EPOCH TIME: 1721076500.159961
[07/15 16:48:20    134s] TDRefine: refinePlace mode is spiral
[07/15 16:48:20    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.10
[07/15 16:48:20    134s] OPERPROF:   Starting RefinePlace at level 2, MEM:3099.8M, EPOCH TIME: 1721076500.160023
[07/15 16:48:20    134s] *** Starting refinePlace (0:02:15 mem=3099.8M) ***
[07/15 16:48:20    134s] Total net bbox length = 4.376e+04 (2.451e+04 1.925e+04) (ext = 5.073e+03)
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:20    134s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:20    134s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] Starting Small incrNP...
[07/15 16:48:20    134s] User Input Parameters:
[07/15 16:48:20    134s] - Congestion Driven    : Off
[07/15 16:48:20    134s] - Timing Driven        : Off
[07/15 16:48:20    134s] - Area-Violation Based : Off
[07/15 16:48:20    134s] - Start Rollback Level : -5
[07/15 16:48:20    134s] - Legalized            : On
[07/15 16:48:20    134s] - Window Based         : Off
[07/15 16:48:20    134s] - eDen incr mode       : Off
[07/15 16:48:20    134s] - Small incr mode      : On
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3099.8M, EPOCH TIME: 1721076500.161404
[07/15 16:48:20    134s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3099.8M, EPOCH TIME: 1721076500.161582
[07/15 16:48:20    134s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.005, MEM:3099.8M, EPOCH TIME: 1721076500.166780
[07/15 16:48:20    134s] default core: bins with density > 0.750 =  4.00 % ( 2 / 50 )
[07/15 16:48:20    134s] Density distribution unevenness ratio = 10.493%
[07/15 16:48:20    134s] Density distribution unevenness ratio (U70) = 1.868%
[07/15 16:48:20    134s] Density distribution unevenness ratio (U80) = 0.000%
[07/15 16:48:20    134s] Density distribution unevenness ratio (U90) = 0.000%
[07/15 16:48:20    134s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:3099.8M, EPOCH TIME: 1721076500.166866
[07/15 16:48:20    134s] cost 0.777500, thresh 1.000000
[07/15 16:48:20    134s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3099.8M)
[07/15 16:48:20    134s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:20    134s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3099.8M, EPOCH TIME: 1721076500.167004
[07/15 16:48:20    134s] Starting refinePlace ...
[07/15 16:48:20    134s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:20    134s] One DDP V2 for no tweak run.
[07/15 16:48:20    134s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:20    134s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3131.8M, EPOCH TIME: 1721076500.170412
[07/15 16:48:20    134s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:48:20    134s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3131.8M, EPOCH TIME: 1721076500.170479
[07/15 16:48:20    134s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3131.8M, EPOCH TIME: 1721076500.170553
[07/15 16:48:20    134s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3131.8M, EPOCH TIME: 1721076500.170599
[07/15 16:48:20    134s] DDP markSite nrRow 45 nrJob 45
[07/15 16:48:20    134s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3131.8M, EPOCH TIME: 1721076500.170675
[07/15 16:48:20    134s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3131.8M, EPOCH TIME: 1721076500.170718
[07/15 16:48:20    134s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 16:48:20    134s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3099.8MB) @(0:02:15 - 0:02:15).
[07/15 16:48:20    134s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:20    134s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:20    134s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:20    134s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:20    134s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:20    134s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:20    134s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 16:48:20    134s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:20    134s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:20    134s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3067.8MB) @(0:02:15 - 0:02:15).
[07/15 16:48:20    134s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:20    134s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3067.8MB
[07/15 16:48:20    134s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:20    134s]   maximum (X+Y) =         0.00 um
[07/15 16:48:20    134s]   mean    (X+Y) =         0.00 um
[07/15 16:48:20    134s] Summary Report:
[07/15 16:48:20    134s] Instances move: 0 (out of 1218 movable)
[07/15 16:48:20    134s] Instances flipped: 0
[07/15 16:48:20    134s] Mean displacement: 0.00 um
[07/15 16:48:20    134s] Max displacement: 0.00 um 
[07/15 16:48:20    134s] Total instances moved : 0
[07/15 16:48:20    134s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.034, MEM:3067.8M, EPOCH TIME: 1721076500.201146
[07/15 16:48:20    134s] Total net bbox length = 4.376e+04 (2.451e+04 1.925e+04) (ext = 5.073e+03)
[07/15 16:48:20    134s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3067.8MB
[07/15 16:48:20    134s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3067.8MB) @(0:02:15 - 0:02:15).
[07/15 16:48:20    134s] *** Finished refinePlace (0:02:15 mem=3067.8M) ***
[07/15 16:48:20    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.10
[07/15 16:48:20    134s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.042, MEM:3067.8M, EPOCH TIME: 1721076500.201604
[07/15 16:48:20    134s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3067.8M, EPOCH TIME: 1721076500.201653
[07/15 16:48:20    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1229).
[07/15 16:48:20    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    134s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:3091.8M, EPOCH TIME: 1721076500.204320
[07/15 16:48:20    134s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.057, MEM:3091.8M, EPOCH TIME: 1721076500.204381
[07/15 16:48:20    134s] **INFO: Flow update: Design timing is met.
[07/15 16:48:20    134s] **INFO: Flow update: Design timing is met.
[07/15 16:48:20    134s] **INFO: Flow update: Design timing is met.
[07/15 16:48:20    134s] #optDebug: fT-D <X 1 0 0 0>
[07/15 16:48:20    134s] Register exp ratio and priority group on 0 nets on 1263 nets : 
[07/15 16:48:20    134s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:20    134s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] Active setup views:
[07/15 16:48:20    134s]  slow_functional_mode
[07/15 16:48:20    134s]   Dominating endpoints: 0
[07/15 16:48:20    134s]   Dominating TNS: -0.000
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] Extraction called for design 'aska_dig' of instances=1229 and nets=1290 using extraction engine 'preRoute' .
[07/15 16:48:20    134s] PreRoute RC Extraction called for design aska_dig.
[07/15 16:48:20    134s] RC Extraction called in multi-corner(2) mode.
[07/15 16:48:20    134s] RCMode: PreRoute
[07/15 16:48:20    134s]       RC Corner Indexes            0       1   
[07/15 16:48:20    134s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:48:20    134s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:20    134s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:20    134s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:48:20    134s] Shrink Factor                : 1.00000
[07/15 16:48:20    134s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/15 16:48:20    134s] Using capacitance table file ...
[07/15 16:48:20    134s] 
[07/15 16:48:20    134s] Trim Metal Layers:
[07/15 16:48:20    134s] LayerId::1 widthSet size::4
[07/15 16:48:20    134s] LayerId::2 widthSet size::4
[07/15 16:48:20    134s] LayerId::3 widthSet size::4
[07/15 16:48:20    134s] LayerId::4 widthSet size::4
[07/15 16:48:20    134s] LayerId::5 widthSet size::4
[07/15 16:48:20    134s] LayerId::6 widthSet size::2
[07/15 16:48:20    134s] Updating RC grid for preRoute extraction ...
[07/15 16:48:20    134s] eee: pegSigSF::1.070000
[07/15 16:48:20    134s] Initializing multi-corner capacitance tables ... 
[07/15 16:48:20    134s] Initializing multi-corner resistance tables ...
[07/15 16:48:20    134s] eee: l::1 avDens::0.108779 usedTrk::522.139018 availTrk::4800.000000 sigTrk::522.139018
[07/15 16:48:20    134s] eee: l::2 avDens::0.126732 usedTrk::567.759087 availTrk::4480.000000 sigTrk::567.759087
[07/15 16:48:20    134s] eee: l::3 avDens::0.165130 usedTrk::620.887497 availTrk::3760.000000 sigTrk::620.887497
[07/15 16:48:20    134s] eee: l::4 avDens::0.024158 usedTrk::81.172098 availTrk::3360.000000 sigTrk::81.172098
[07/15 16:48:20    134s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:20    134s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:48:20    134s] {RT max_rc 0 4 4 0}
[07/15 16:48:20    134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.047805 aWlH=0.000000 lMod=0 pMax=0.825100 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:48:20    134s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3070.711M)
[07/15 16:48:20    134s] Starting delay calculation for Setup views
[07/15 16:48:20    134s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:20    134s] #################################################################################
[07/15 16:48:20    134s] # Design Stage: PreRoute
[07/15 16:48:20    134s] # Design Name: aska_dig
[07/15 16:48:20    134s] # Design Mode: 180nm
[07/15 16:48:20    134s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:20    134s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:20    134s] # Signoff Settings: SI Off 
[07/15 16:48:20    134s] #################################################################################
[07/15 16:48:20    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 3094.1M, InitMEM = 3094.1M)
[07/15 16:48:20    135s] Calculate delays in BcWc mode...
[07/15 16:48:20    135s] Start delay calculation (fullDC) (4 T). (MEM=3094.07)
[07/15 16:48:20    135s] End AAE Lib Interpolated Model. (MEM=3105.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:20    135s] Total number of fetched objects 1263
[07/15 16:48:20    135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:20    135s] End delay calculation. (MEM=3264.36 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:20    135s] End delay calculation (fullDC). (MEM=3264.36 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:20    135s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3264.4M) ***
[07/15 16:48:20    135s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:15 mem=3298.4M)
[07/15 16:48:20    135s] OPTC: user 20.0
[07/15 16:48:20    135s] Reported timing to dir ./timingReports
[07/15 16:48:20    135s] **optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 2075.0M, totSessionCpu=0:02:15 **
[07/15 16:48:20    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3114.4M, EPOCH TIME: 1721076500.618832
[07/15 16:48:20    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:20    135s] 
[07/15 16:48:20    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:20    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3114.4M, EPOCH TIME: 1721076500.628050
[07/15 16:48:20    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:20    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3114.6M, EPOCH TIME: 1721076501.395272
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:21    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:3114.6M, EPOCH TIME: 1721076501.412769
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] Density: 60.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:48:21    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3114.6M, EPOCH TIME: 1721076501.414696
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:21    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3114.6M, EPOCH TIME: 1721076501.423359
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2076.1M, totSessionCpu=0:02:15 **
[07/15 16:48:21    135s] *** Finished optDesign ***
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.0 real=0:00:10.9)
[07/15 16:48:21    135s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.0 real=0:00:00.9)
[07/15 16:48:21    135s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[07/15 16:48:21    135s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.5)
[07/15 16:48:21    135s] Deleting Lib Analyzer.
[07/15 16:48:21    135s] Info: Destroy the CCOpt slew target map.
[07/15 16:48:21    135s] clean pInstBBox. size 0
[07/15 16:48:21    135s] All LLGs are deleted
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3114.6M, EPOCH TIME: 1721076501.453198
[07/15 16:48:21    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3114.6M, EPOCH TIME: 1721076501.453311
[07/15 16:48:21    135s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:48:21    135s] *** optDesign #1 [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 0:02:15.5/0:46:19.0 (0.0), mem = 3114.6M
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] =============================================================================================
[07/15 16:48:21    135s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/15 16:48:21    135s] =============================================================================================
[07/15 16:48:21    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:21    135s] ---------------------------------------------------------------------------------------------
[07/15 16:48:21    135s] [ InitOpt                ]      1   0:00:01.6  (  17.6 % )     0:00:01.9 /  0:00:01.9    1.0
[07/15 16:48:21    135s] [ GlobalOpt              ]      1   0:00:00.9  (  10.4 % )     0:00:00.9 /  0:00:01.0    1.0
[07/15 16:48:21    135s] [ DrvOpt                 ]      2   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.1
[07/15 16:48:21    135s] [ SimplifyNetlist        ]      1   0:00:00.8  (   9.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:48:21    135s] [ AreaOpt                ]      2   0:00:01.6  (  18.3 % )     0:00:01.7 /  0:00:01.9    1.1
[07/15 16:48:21    135s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 16:48:21    135s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.8 % )     0:00:01.1 /  0:00:00.5    0.5
[07/15 16:48:21    135s] [ DrvReport              ]      2   0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 16:48:21    135s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:21    135s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:21    135s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:21    135s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:21    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:21    135s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:21    135s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:21    135s] [ RefinePlace            ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:21    135s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:48:21    135s] [ ExtractRC              ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:21    135s] [ TimingUpdate           ]     25   0:00:00.3  (   3.7 % )     0:00:00.6 /  0:00:00.8    1.2
[07/15 16:48:21    135s] [ FullDelayCalc          ]      4   0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.9    1.3
[07/15 16:48:21    135s] [ TimingReport           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:21    135s] [ GenerateReports        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:21    135s] [ MISC                   ]          0:00:01.5  (  16.6 % )     0:00:01.5 /  0:00:01.6    1.1
[07/15 16:48:21    135s] ---------------------------------------------------------------------------------------------
[07/15 16:48:21    135s]  optDesign #1 TOTAL                 0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.9    1.0
[07/15 16:48:21    135s] ---------------------------------------------------------------------------------------------
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:21    135s] <CMD> optDesign -postCTS -hold
[07/15 16:48:21    135s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2029.5M, totSessionCpu=0:02:16 **
[07/15 16:48:21    135s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:15.5/0:46:19.0 (0.0), mem = 3080.6M
[07/15 16:48:21    135s] Info: 4 threads available for lower-level modules during optimization.
[07/15 16:48:21    135s] GigaOpt running with 4 threads.
[07/15 16:48:21    135s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:15.5/0:46:19.0 (0.0), mem = 3080.6M
[07/15 16:48:21    135s] **INFO: User settings:
[07/15 16:48:21    135s] setDesignMode -process                            180
[07/15 16:48:21    135s] setExtractRCMode -coupling_c_th                   3
[07/15 16:48:21    135s] setExtractRCMode -engine                          preRoute
[07/15 16:48:21    135s] setExtractRCMode -relative_c_th                   0.03
[07/15 16:48:21    135s] setExtractRCMode -total_c_th                      5
[07/15 16:48:21    135s] setUsefulSkewMode -ecoRoute                       false
[07/15 16:48:21    135s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 16:48:21    135s] setUsefulSkewMode -noBoundary                     false
[07/15 16:48:21    135s] setDelayCalMode -enable_high_fanout               true
[07/15 16:48:21    135s] setDelayCalMode -engine                           aae
[07/15 16:48:21    135s] setDelayCalMode -ignoreNetLoad                    false
[07/15 16:48:21    135s] setDelayCalMode -socv_accuracy_mode               low
[07/15 16:48:21    135s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 16:48:21    135s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 16:48:21    135s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 16:48:21    135s] setOptMode -drcMargin                             0
[07/15 16:48:21    135s] setOptMode -fixCap                                true
[07/15 16:48:21    135s] setOptMode -fixDrc                                true
[07/15 16:48:21    135s] setOptMode -fixFanoutLoad                         false
[07/15 16:48:21    135s] setOptMode -fixTran                               true
[07/15 16:48:21    135s] setOptMode -optimizeFF                            true
[07/15 16:48:21    135s] setOptMode -preserveAllSequential                 false
[07/15 16:48:21    135s] setOptMode -setupTargetSlack                      0
[07/15 16:48:21    135s] setAnalysisMode -analysisType                     bcwc
[07/15 16:48:21    135s] setAnalysisMode -checkType                        setup
[07/15 16:48:21    135s] setAnalysisMode -clkSrcPath                       true
[07/15 16:48:21    135s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 16:48:21    135s] setAnalysisMode -usefulSkew                       true
[07/15 16:48:21    135s] setAnalysisMode -virtualIPO                       false
[07/15 16:48:21    135s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 16:48:21    135s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 16:48:21    135s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 16:48:21    135s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 16:48:21    135s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:21    135s] Summary for sequential cells identification: 
[07/15 16:48:21    135s]   Identified SBFF number: 33
[07/15 16:48:21    135s]   Identified MBFF number: 0
[07/15 16:48:21    135s]   Identified SB Latch number: 0
[07/15 16:48:21    135s]   Identified MB Latch number: 0
[07/15 16:48:21    135s]   Not identified SBFF number: 0
[07/15 16:48:21    135s]   Not identified MBFF number: 0
[07/15 16:48:21    135s]   Not identified SB Latch number: 0
[07/15 16:48:21    135s]   Not identified MB Latch number: 0
[07/15 16:48:21    135s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:21    135s]  Visiting view : slow_functional_mode
[07/15 16:48:21    135s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:21    135s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:21    135s]  Visiting view : fast_functional_mode
[07/15 16:48:21    135s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:21    135s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:21    135s] TLC MultiMap info (StdDelay):
[07/15 16:48:21    135s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:21    135s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:21    135s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:21    135s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:21    135s]  Setting StdDelay to: 91ps
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:21    135s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 16:48:21    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:3082.6M, EPOCH TIME: 1721076501.497756
[07/15 16:48:21    135s] Processing tracks to init pin-track alignment.
[07/15 16:48:21    135s] z: 2, totalTracks: 1
[07/15 16:48:21    135s] z: 4, totalTracks: 1
[07/15 16:48:21    135s] z: 6, totalTracks: 1
[07/15 16:48:21    135s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:21    135s] All LLGs are deleted
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3082.6M, EPOCH TIME: 1721076501.499880
[07/15 16:48:21    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3082.6M, EPOCH TIME: 1721076501.499964
[07/15 16:48:21    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3082.6M, EPOCH TIME: 1721076501.500204
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3082.6M, EPOCH TIME: 1721076501.500417
[07/15 16:48:21    135s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:21    135s] Core basic site is core_ji3v
[07/15 16:48:21    135s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3082.6M, EPOCH TIME: 1721076501.509097
[07/15 16:48:21    135s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:21    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:21    135s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3082.6M, EPOCH TIME: 1721076501.510580
[07/15 16:48:21    135s] Fast DP-INIT is on for default
[07/15 16:48:21    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:21    135s] Atter site array init, number of instance map data is 0.
[07/15 16:48:21    135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:3082.6M, EPOCH TIME: 1721076501.511051
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:21    135s] OPERPROF:     Starting CMU at level 3, MEM:3082.6M, EPOCH TIME: 1721076501.511391
[07/15 16:48:21    135s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:3082.6M, EPOCH TIME: 1721076501.512781
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:21    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3082.6M, EPOCH TIME: 1721076501.512953
[07/15 16:48:21    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3082.6M, EPOCH TIME: 1721076501.512997
[07/15 16:48:21    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3082.6M, EPOCH TIME: 1721076501.513750
[07/15 16:48:21    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3082.6MB).
[07/15 16:48:21    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:3082.6M, EPOCH TIME: 1721076501.514124
[07/15 16:48:21    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3082.6M, EPOCH TIME: 1721076501.514196
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:21    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3072.6M, EPOCH TIME: 1721076501.516283
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] Creating Lib Analyzer ...
[07/15 16:48:21    135s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:21    135s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:21    135s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:21    135s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:21    135s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:21    135s] 
[07/15 16:48:21    135s] {RT max_rc 0 4 4 0}
[07/15 16:48:22    136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=3088.7M
[07/15 16:48:22    136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=3088.7M
[07/15 16:48:22    136s] Creating Lib Analyzer, finished. 
[07/15 16:48:22    136s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2037.6M, totSessionCpu=0:02:16 **
[07/15 16:48:22    136s] *** optDesign -postCTS ***
[07/15 16:48:22    136s] DRC Margin: user margin 0.0
[07/15 16:48:22    136s] Hold Target Slack: user slack 0
[07/15 16:48:22    136s] Setup Target Slack: user slack 0;
[07/15 16:48:22    136s] setUsefulSkewMode -ecoRoute false
[07/15 16:48:22    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3088.7M, EPOCH TIME: 1721076502.233862
[07/15 16:48:22    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:22    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3088.7M, EPOCH TIME: 1721076502.242713
[07/15 16:48:22    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:22    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:22    136s] Deleting Lib Analyzer.
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:22    136s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:22    136s] Summary for sequential cells identification: 
[07/15 16:48:22    136s]   Identified SBFF number: 33
[07/15 16:48:22    136s]   Identified MBFF number: 0
[07/15 16:48:22    136s]   Identified SB Latch number: 0
[07/15 16:48:22    136s]   Identified MB Latch number: 0
[07/15 16:48:22    136s]   Not identified SBFF number: 0
[07/15 16:48:22    136s]   Not identified MBFF number: 0
[07/15 16:48:22    136s]   Not identified SB Latch number: 0
[07/15 16:48:22    136s]   Not identified MB Latch number: 0
[07/15 16:48:22    136s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:22    136s]  Visiting view : slow_functional_mode
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:22    136s]  Visiting view : fast_functional_mode
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:22    136s] TLC MultiMap info (StdDelay):
[07/15 16:48:22    136s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:22    136s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:22    136s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:22    136s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:22    136s]  Setting StdDelay to: 91ps
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:22    136s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3088.7M, EPOCH TIME: 1721076502.261887
[07/15 16:48:22    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] All LLGs are deleted
[07/15 16:48:22    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3088.7M, EPOCH TIME: 1721076502.261968
[07/15 16:48:22    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3088.7M, EPOCH TIME: 1721076502.262018
[07/15 16:48:22    136s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3080.7M, EPOCH TIME: 1721076502.262405
[07/15 16:48:22    136s] Start to check current routing status for nets...
[07/15 16:48:22    136s] All nets are already routed correctly.
[07/15 16:48:22    136s] End to check current routing status for nets (mem=3080.7M)
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] Creating Lib Analyzer ...
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:22    136s] Summary for sequential cells identification: 
[07/15 16:48:22    136s]   Identified SBFF number: 33
[07/15 16:48:22    136s]   Identified MBFF number: 0
[07/15 16:48:22    136s]   Identified SB Latch number: 0
[07/15 16:48:22    136s]   Identified MB Latch number: 0
[07/15 16:48:22    136s]   Not identified SBFF number: 0
[07/15 16:48:22    136s]   Not identified MBFF number: 0
[07/15 16:48:22    136s]   Not identified SB Latch number: 0
[07/15 16:48:22    136s]   Not identified MB Latch number: 0
[07/15 16:48:22    136s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:22    136s]  Visiting view : slow_functional_mode
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:22    136s]  Visiting view : fast_functional_mode
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:22    136s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:22    136s] TLC MultiMap info (StdDelay):
[07/15 16:48:22    136s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:22    136s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:22    136s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:22    136s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:22    136s]  Setting StdDelay to: 91ps
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:22    136s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:22    136s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:22    136s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:22    136s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:22    136s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:22    136s] 
[07/15 16:48:22    136s] {RT max_rc 0 4 4 0}
[07/15 16:48:22    136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:17 mem=3088.7M
[07/15 16:48:22    136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:17 mem=3088.7M
[07/15 16:48:22    136s] Creating Lib Analyzer, finished. 
[07/15 16:48:22    136s] #optDebug: Start CG creation (mem=3117.3M)
[07/15 16:48:22    136s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 16:48:22    137s] (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgPrt (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgEgp (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgPbk (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgNrb(cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgObs (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgCon (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s]  ...processing cgPdm (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3184.5M)
[07/15 16:48:22    137s] Compute RC Scale Done ...
[07/15 16:48:22    137s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:17.1/0:46:20.6 (0.0), mem = 3175.0M
[07/15 16:48:22    137s] 
[07/15 16:48:22    137s] =============================================================================================
[07/15 16:48:22    137s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 16:48:22    137s] =============================================================================================
[07/15 16:48:22    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:22    137s] ---------------------------------------------------------------------------------------------
[07/15 16:48:22    137s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:22    137s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  89.4 % )     0:00:01.4 /  0:00:01.4    1.0
[07/15 16:48:22    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:22    137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:22    137s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:22    137s] [ MISC                   ]          0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:22    137s] ---------------------------------------------------------------------------------------------
[07/15 16:48:22    137s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 16:48:22    137s] ---------------------------------------------------------------------------------------------
[07/15 16:48:22    137s] 
[07/15 16:48:22    137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:22    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=3175.0M
[07/15 16:48:22    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:3175.0M, EPOCH TIME: 1721076502.986460
[07/15 16:48:22    137s] Processing tracks to init pin-track alignment.
[07/15 16:48:22    137s] z: 2, totalTracks: 1
[07/15 16:48:22    137s] z: 4, totalTracks: 1
[07/15 16:48:22    137s] z: 6, totalTracks: 1
[07/15 16:48:22    137s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:22    137s] All LLGs are deleted
[07/15 16:48:22    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    137s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3175.0M, EPOCH TIME: 1721076502.987820
[07/15 16:48:22    137s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3175.0M, EPOCH TIME: 1721076502.987900
[07/15 16:48:22    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3175.0M, EPOCH TIME: 1721076502.988121
[07/15 16:48:22    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:22    137s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3175.0M, EPOCH TIME: 1721076502.988302
[07/15 16:48:22    137s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:22    137s] Core basic site is core_ji3v
[07/15 16:48:22    137s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3175.0M, EPOCH TIME: 1721076502.996888
[07/15 16:48:22    137s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:22    137s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:22    137s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3175.0M, EPOCH TIME: 1721076502.998058
[07/15 16:48:22    137s] Fast DP-INIT is on for default
[07/15 16:48:22    137s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:22    137s] Atter site array init, number of instance map data is 0.
[07/15 16:48:22    137s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3175.0M, EPOCH TIME: 1721076502.998522
[07/15 16:48:22    137s] 
[07/15 16:48:22    137s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:22    137s] 
[07/15 16:48:22    137s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:22    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3175.0M, EPOCH TIME: 1721076502.998912
[07/15 16:48:22    137s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3175.0M, EPOCH TIME: 1721076502.998967
[07/15 16:48:23    137s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3175.0M, EPOCH TIME: 1721076502.999983
[07/15 16:48:23    137s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3175.0MB).
[07/15 16:48:23    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:3175.0M, EPOCH TIME: 1721076503.000167
[07/15 16:48:23    137s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:23    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=3175.0M
[07/15 16:48:23    137s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3175.0M, EPOCH TIME: 1721076503.001245
[07/15 16:48:23    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:23    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:23    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:23    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:23    137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3109.0M, EPOCH TIME: 1721076503.003254
[07/15 16:48:23    137s] TotalInstCnt at PhyDesignMc Destruction: 1229
[07/15 16:48:23    137s] GigaOpt Hold Optimizer is used
[07/15 16:48:23    137s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 4 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 16:48:23    137s] Deleting Lib Analyzer.
[07/15 16:48:23    137s] End AAE Lib Interpolated Model. (MEM=3108.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:23    137s] 
[07/15 16:48:23    137s] Creating Lib Analyzer ...
[07/15 16:48:23    137s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:23    137s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:23    137s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:23    137s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:23    137s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:23    137s] 
[07/15 16:48:23    137s] {RT max_rc 0 4 4 0}
[07/15 16:48:23    137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=3117.0M
[07/15 16:48:23    137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=3117.0M
[07/15 16:48:23    137s] Creating Lib Analyzer, finished. 
[07/15 16:48:23    137s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:18 mem=3117.0M ***
[07/15 16:48:23    137s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:17.7/0:46:21.3 (0.0), mem = 3117.0M
[07/15 16:48:23    137s] Effort level <high> specified for reg2reg path_group
[07/15 16:48:23    137s] Saving timing graph ...
[07/15 16:48:23    137s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_30983_phoenix_saul_jLYdi9/opt_timing_graph_HR7xBs
[07/15 16:48:23    137s] Disk Usage:
[07/15 16:48:23    137s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 16:48:23    137s] /dev/mapper/centos-home 357512644 130576248 226936396  37% /home
[07/15 16:48:23    137s] Done save timing graph
[07/15 16:48:23    137s] Disk Usage:
[07/15 16:48:23    137s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 16:48:23    137s] /dev/mapper/centos-home 357512644 130579396 226933248  37% /home
[07/15 16:48:23    137s] OPTC: user 20.0
[07/15 16:48:23    137s] 
[07/15 16:48:23    137s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:23    137s] Deleting Lib Analyzer.
[07/15 16:48:23    137s] 
[07/15 16:48:23    137s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:23    138s] Starting delay calculation for Hold views
[07/15 16:48:24    138s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:24    138s] #################################################################################
[07/15 16:48:24    138s] # Design Stage: PreRoute
[07/15 16:48:24    138s] # Design Name: aska_dig
[07/15 16:48:24    138s] # Design Mode: 180nm
[07/15 16:48:24    138s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:24    138s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:24    138s] # Signoff Settings: SI Off 
[07/15 16:48:24    138s] #################################################################################
[07/15 16:48:24    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 3270.1M, InitMEM = 3270.1M)
[07/15 16:48:24    138s] Calculate delays in BcWc mode...
[07/15 16:48:24    138s] Start delay calculation (fullDC) (4 T). (MEM=3236.05)
[07/15 16:48:24    138s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:48:24    138s] End AAE Lib Interpolated Model. (MEM=3247.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:24    138s] Total number of fetched objects 1263
[07/15 16:48:24    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:24    138s] End delay calculation. (MEM=3277.72 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:24    138s] End delay calculation (fullDC). (MEM=3277.72 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:24    138s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3277.7M) ***
[07/15 16:48:24    138s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:18 mem=3311.7M)
[07/15 16:48:24    138s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:24    138s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] Active hold views:
[07/15 16:48:24    138s]  fast_functional_mode
[07/15 16:48:24    138s]   Dominating endpoints: 0
[07/15 16:48:24    138s]   Dominating TNS: -0.000
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:18 mem=3309.7M ***
[07/15 16:48:24    138s] OPTC: user 20.0
[07/15 16:48:24    138s] Done building hold timer [3930 node(s), 5844 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:19 mem=3309.7M ***
[07/15 16:48:24    138s] Restoring timing graph ...
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:24    138s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:24    138s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 16:48:24    138s] To increase the message display limit, refer to the product command reference manual.
[07/15 16:48:24    138s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 16:48:24    138s] Done restore timing graph
[07/15 16:48:24    138s] Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:19 mem=3309.7M ***
[07/15 16:48:24    138s] *info: category slack lower bound [L 0.0] default
[07/15 16:48:24    138s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 16:48:24    138s] --------------------------------------------------- 
[07/15 16:48:24    138s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 16:48:24    138s] --------------------------------------------------- 
[07/15 16:48:24    138s]          WNS    reg2regWNS
[07/15 16:48:24    138s]     0.008 ns      5.816 ns
[07/15 16:48:24    138s] --------------------------------------------------- 
[07/15 16:48:24    138s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:24    138s] Summary for sequential cells identification: 
[07/15 16:48:24    138s]   Identified SBFF number: 33
[07/15 16:48:24    138s]   Identified MBFF number: 0
[07/15 16:48:24    138s]   Identified SB Latch number: 0
[07/15 16:48:24    138s]   Identified MB Latch number: 0
[07/15 16:48:24    138s]   Not identified SBFF number: 0
[07/15 16:48:24    138s]   Not identified MBFF number: 0
[07/15 16:48:24    138s]   Not identified SB Latch number: 0
[07/15 16:48:24    138s]   Not identified MB Latch number: 0
[07/15 16:48:24    138s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:24    138s]  Visiting view : slow_functional_mode
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:24    138s]  Visiting view : fast_functional_mode
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:24    138s] TLC MultiMap info (StdDelay):
[07/15 16:48:24    138s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:24    138s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:24    138s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:24    138s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:24    138s]  Setting StdDelay to: 91ps
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] Creating Lib Analyzer ...
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:24    138s] Summary for sequential cells identification: 
[07/15 16:48:24    138s]   Identified SBFF number: 33
[07/15 16:48:24    138s]   Identified MBFF number: 0
[07/15 16:48:24    138s]   Identified SB Latch number: 0
[07/15 16:48:24    138s]   Identified MB Latch number: 0
[07/15 16:48:24    138s]   Not identified SBFF number: 0
[07/15 16:48:24    138s]   Not identified MBFF number: 0
[07/15 16:48:24    138s]   Not identified SB Latch number: 0
[07/15 16:48:24    138s]   Not identified MB Latch number: 0
[07/15 16:48:24    138s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:24    138s]  Visiting view : slow_functional_mode
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:24    138s]  Visiting view : fast_functional_mode
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:24    138s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:24    138s] TLC MultiMap info (StdDelay):
[07/15 16:48:24    138s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:24    138s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:24    138s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:24    138s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:24    138s]  Setting StdDelay to: 91ps
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:24    138s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:24    138s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:24    138s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:24    138s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:24    138s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:24    138s] 
[07/15 16:48:24    138s] {RT max_rc 0 4 4 0}
[07/15 16:48:25    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=3309.7M
[07/15 16:48:25    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=3309.7M
[07/15 16:48:25    139s] Creating Lib Analyzer, finished. 
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 16:48:25    139s] *Info: worst delay setup view: slow_functional_mode
[07/15 16:48:25    139s] Footprint list for hold buffering (delay unit: ps)
[07/15 16:48:25    139s] =================================================================
[07/15 16:48:25    139s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 16:48:25    139s] ------------------------------------------------------------------
[07/15 16:48:25    139s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 16:48:25    139s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 16:48:25    139s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 16:48:25    139s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 16:48:25    139s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 16:48:25    139s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 16:48:25    139s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 16:48:25    139s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 16:48:25    139s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 16:48:25    139s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 16:48:25    139s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 16:48:25    139s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 16:48:25    139s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 16:48:25    139s] =================================================================
[07/15 16:48:25    139s] Hold Timer stdDelay = 44.3ps
[07/15 16:48:25    139s]  Visiting view : fast_functional_mode
[07/15 16:48:25    139s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:25    139s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:25    139s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 16:48:25    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3309.7M, EPOCH TIME: 1721076505.346606
[07/15 16:48:25    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:25    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3309.7M, EPOCH TIME: 1721076505.355616
[07/15 16:48:25    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:25    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.203  | -0.213  | -2.203  |
|           TNS (ns):|-212.566 | -25.205 |-187.360 |
|    Violating Paths:|   422   |   154   |   268   |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3309.7M, EPOCH TIME: 1721076505.368362
[07/15 16:48:25    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:25    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3309.7M, EPOCH TIME: 1721076505.377631
[07/15 16:48:25    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:25    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] Density: 60.535%
------------------------------------------------------------------

[07/15 16:48:25    139s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2088.0M, totSessionCpu=0:02:20 **
[07/15 16:48:25    139s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.7 (1.1), totSession cpu/real = 0:02:19.6/0:46:23.0 (0.1), mem = 3113.7M
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] =============================================================================================
[07/15 16:48:25    139s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[07/15 16:48:25    139s] =============================================================================================
[07/15 16:48:25    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:25    139s] ---------------------------------------------------------------------------------------------
[07/15 16:48:25    139s] [ ViewPruning            ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:25    139s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:25    139s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:25    139s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:48:25    139s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:25    139s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  38.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:25    139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:25    139s] [ HoldTimerInit          ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.8
[07/15 16:48:25    139s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:25    139s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:25    139s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:25    139s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:25    139s] [ TimingUpdate           ]     11   0:00:00.1  (   6.9 % )     0:00:00.2 /  0:00:00.3    1.4
[07/15 16:48:25    139s] [ FullDelayCalc          ]      2   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.2    1.4
[07/15 16:48:25    139s] [ TimingReport           ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:48:25    139s] [ SaveTimingGraph        ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:25    139s] [ RestoreTimingGraph     ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.1
[07/15 16:48:25    139s] [ MISC                   ]          0:00:00.3  (  19.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/15 16:48:25    139s] ---------------------------------------------------------------------------------------------
[07/15 16:48:25    139s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.9    1.1
[07/15 16:48:25    139s] ---------------------------------------------------------------------------------------------
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:19.6/0:46:23.0 (0.1), mem = 3113.7M
[07/15 16:48:25    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.18
[07/15 16:48:25    139s] {MMLU 0 13 1263}
[07/15 16:48:25    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=3113.7M
[07/15 16:48:25    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=3113.7M
[07/15 16:48:25    139s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:25    139s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[07/15 16:48:25    139s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:25    139s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:25    139s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:25    139s] *info: Run optDesign holdfix with 4 threads.
[07/15 16:48:25    139s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:25    139s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:25    139s] --------------------------------------------------- 
[07/15 16:48:25    139s]    Hold Timing Summary  - Initial 
[07/15 16:48:25    139s] --------------------------------------------------- 
[07/15 16:48:25    139s]  Target slack:       0.0000 ns
[07/15 16:48:25    139s]  View: fast_functional_mode 
[07/15 16:48:25    139s]    WNS:      -2.2026
[07/15 16:48:25    139s]    TNS:    -212.5655
[07/15 16:48:25    139s]    VP :          422
[07/15 16:48:25    139s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[07/15 16:48:25    139s] --------------------------------------------------- 
[07/15 16:48:25    139s] Info: Done creating the CCOpt slew target map.
[07/15 16:48:25    139s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:25    139s] ### Creating PhyDesignMc. totSessionCpu=0:02:20 mem=3288.8M
[07/15 16:48:25    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:3288.8M, EPOCH TIME: 1721076505.393521
[07/15 16:48:25    139s] Processing tracks to init pin-track alignment.
[07/15 16:48:25    139s] z: 2, totalTracks: 1
[07/15 16:48:25    139s] z: 4, totalTracks: 1
[07/15 16:48:25    139s] z: 6, totalTracks: 1
[07/15 16:48:25    139s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:25    139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3288.8M, EPOCH TIME: 1721076505.395087
[07/15 16:48:25    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:25    139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3288.8M, EPOCH TIME: 1721076505.403878
[07/15 16:48:25    139s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3288.8M, EPOCH TIME: 1721076505.403930
[07/15 16:48:25    139s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3320.8M, EPOCH TIME: 1721076505.405273
[07/15 16:48:25    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3320.8MB).
[07/15 16:48:25    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3320.8M, EPOCH TIME: 1721076505.405465
[07/15 16:48:25    139s] TotalInstCnt at PhyDesignMc Initialization: 1229
[07/15 16:48:25    139s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:20 mem=3321.8M
[07/15 16:48:25    139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3321.8M, EPOCH TIME: 1721076505.415778
[07/15 16:48:25    139s] Found 0 hard placement blockage before merging.
[07/15 16:48:25    139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3321.8M, EPOCH TIME: 1721076505.415868
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] *** Starting Core Fixing (fixHold) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:02:20 mem=3321.8M density=60.535% ***
[07/15 16:48:25    139s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 16:48:25    139s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:25    139s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:25    139s] ### Creating RouteCongInterface, started
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] #optDebug: {0, 0.900}
[07/15 16:48:25    139s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 60.535%
------------------------------------------------------------------
[07/15 16:48:25    139s] *info: Hold Batch Commit is enabled
[07/15 16:48:25    139s] *info: Levelized Batch Commit is enabled
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] Phase I ......
[07/15 16:48:25    139s] Executing transform: ECO Safe Resize
[07/15 16:48:25    139s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:25    139s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 16:48:25    139s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:25    139s] Worst hold path end point:
[07/15 16:48:25    139s]   spi1_Rx_data_temp_reg[0]/D
[07/15 16:48:25    139s]     net: SPI_MOSI (nrTerm=2)
[07/15 16:48:25    139s] |   0|  -2.203|  -212.57|     422|          0|       0(     0)|   60.53%|   0:00:00.0|  3397.3M|
[07/15 16:48:25    139s] Worst hold path end point:
[07/15 16:48:25    139s]   spi1_Rx_data_temp_reg[0]/D
[07/15 16:48:25    139s]     net: SPI_MOSI (nrTerm=2)
[07/15 16:48:25    139s] |   1|  -2.203|  -212.57|     422|          0|       0(     0)|   60.53%|   0:00:00.0|  3397.3M|
[07/15 16:48:25    139s] 
[07/15 16:48:25    139s] Capturing REF for hold ...
[07/15 16:48:25    139s]    Hold Timing Snapshot: (REF)
[07/15 16:48:25    139s]              All PG WNS: -2.203
[07/15 16:48:25    139s]              All PG TNS: -212.566
[07/15 16:48:25    139s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:25    139s] Executing transform: AddBuffer + LegalResize
[07/15 16:48:25    139s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:25    139s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 16:48:25    139s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:25    139s] Worst hold path end point:
[07/15 16:48:25    139s]   spi1_Rx_data_temp_reg[0]/D
[07/15 16:48:25    139s]     net: SPI_MOSI (nrTerm=2)
[07/15 16:48:25    139s] |   0|  -2.203|  -212.57|     422|          0|       0(     0)|   60.53%|   0:00:00.0|  3397.3M|
[07/15 16:48:25    140s] Worst hold path end point:
[07/15 16:48:25    140s]   spi1_Rx_data_temp_reg[0]/SE
[07/15 16:48:25    140s]     net: SPI_CS (nrTerm=49)
[07/15 16:48:25    140s] |   1|  -1.439|  -132.64|     237|        149|       8(     8)|   64.83%|   0:00:00.0|  3492.5M|
[07/15 16:48:25    140s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:25    140s] Worst hold path end point:
[07/15 16:48:25    140s]   npg1_UP_accumulator_reg[3]/RN
[07/15 16:48:25    140s]     net: n_7 (nrTerm=62)
[07/15 16:48:25    140s] |   2|  -1.304|  -110.77|     225|          3|       0(     0)|   64.91%|   0:00:00.0|  3492.5M|
[07/15 16:48:26    140s] Worst hold path end point:
[07/15 16:48:26    140s]   npg1_UP_accumulator_reg[3]/RN
[07/15 16:48:26    140s]     net: n_7 (nrTerm=62)
[07/15 16:48:26    140s] |   3|  -1.215|   -82.97|     225|          2|       0(     0)|   64.95%|   0:00:01.0|  3492.5M|
[07/15 16:48:26    140s] Worst hold path end point:
[07/15 16:48:26    140s]   npg1_UP_accumulator_reg[3]/RN
[07/15 16:48:26    140s]     net: FE_PHN262_n_7 (nrTerm=62)
[07/15 16:48:26    140s] |   4|  -1.150|   -70.31|     144|          2|       0(     0)|   64.99%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |   5|  -0.958|  -165.98|     230|          2|       0(     0)|   65.02%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |   6|  -0.514|   -66.45|     164|          1|       0(     0)|   65.05%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |   7|  -0.426|   -51.99|     164|          1|       0(     0)|   65.07%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |   8|  -0.290|   -30.44|     146|          1|       0(     0)|   65.16%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |   9|  -0.179|   -14.30|     135|          1|       0(     0)|   65.17%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |  10|  -0.095|    -5.26|     106|          1|       0(     0)|   65.19%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] Worst hold path end point:
[07/15 16:48:26    141s]   spi1_conf1_meta_reg[1]/RN
[07/15 16:48:26    141s]     net: FE_OFN54_n_7 (nrTerm=56)
[07/15 16:48:26    141s] |  11|  -0.024|    -0.13|      12|          2|       0(     0)|   65.23%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] |  12|   0.000|     0.00|       0|          1|       0(     0)|   65.25%|   0:00:00.0|  3501.5M|
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] Capturing REF for hold ...
[07/15 16:48:26    141s]    Hold Timing Snapshot: (REF)
[07/15 16:48:26    141s]              All PG WNS: 0.000
[07/15 16:48:26    141s]              All PG TNS: 0.000
[07/15 16:48:26    141s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] *info:    Total 166 cells added for Phase I
[07/15 16:48:26    141s] *info:        in which 0 is ripple commits (0.000%)
[07/15 16:48:26    141s] *info:    Total 8 instances resized for Phase I
[07/15 16:48:26    141s] *info:        in which 8 FF resizing 
[07/15 16:48:26    141s] *info:        in which 0 ripple resizing (0.000%)
[07/15 16:48:26    141s] --------------------------------------------------- 
[07/15 16:48:26    141s]    Hold Timing Summary  - Phase I 
[07/15 16:48:26    141s] --------------------------------------------------- 
[07/15 16:48:26    141s]  Target slack:       0.0000 ns
[07/15 16:48:26    141s]  View: fast_functional_mode 
[07/15 16:48:26    141s]    WNS:       0.0000
[07/15 16:48:26    141s]    TNS:       0.0000
[07/15 16:48:26    141s]    VP :            0
[07/15 16:48:26    141s]    Worst hold path end point: npg1_phase_up_count_reg[1]/D 
[07/15 16:48:26    141s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.250%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] *** Finished Core Fixing (fixHold) cpu=0:00:04.0 real=0:00:03.0 totSessionCpu=0:02:22 mem=3547.3M density=65.250% ***
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] *info:
[07/15 16:48:26    141s] *info: Added a total of 166 cells to fix/reduce hold violation
[07/15 16:48:26    141s] *info:          in which 144 termBuffering
[07/15 16:48:26    141s] *info:          in which 0 dummyBuffering
[07/15 16:48:26    141s] *info:
[07/15 16:48:26    141s] *info: Summary: 
[07/15 16:48:26    141s] *info:           32 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 16:48:26    141s] *info:            1 cell  of type 'BUJI3VX1' (5.0, 	57.524) used
[07/15 16:48:26    141s] *info:            1 cell  of type 'BUJI3VX16' (29.0, 	3.719) used
[07/15 16:48:26    141s] *info:            6 cells of type 'BUJI3VX2' (6.0, 	30.366) used
[07/15 16:48:26    141s] *info:            1 cell  of type 'BUJI3VX3' (7.0, 	20.195) used
[07/15 16:48:26    141s] *info:          123 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[07/15 16:48:26    141s] *info:            2 cells of type 'DLY4JI3VX1' (15.0, 	61.557) used
[07/15 16:48:26    141s] *info:
[07/15 16:48:26    141s] *info: Total 8 instances resized
[07/15 16:48:26    141s] *info:       in which 8 FF resizing
[07/15 16:48:26    141s] *info:
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3547.3M, EPOCH TIME: 1721076506.827287
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1395).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3446.3M, EPOCH TIME: 1721076506.830608
[07/15 16:48:26    141s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3446.3M, EPOCH TIME: 1721076506.831057
[07/15 16:48:26    141s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3446.3M, EPOCH TIME: 1721076506.831144
[07/15 16:48:26    141s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3446.3M, EPOCH TIME: 1721076506.832511
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:26    141s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3446.3M, EPOCH TIME: 1721076506.841536
[07/15 16:48:26    141s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3446.3M, EPOCH TIME: 1721076506.841591
[07/15 16:48:26    141s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3454.3M, EPOCH TIME: 1721076506.842462
[07/15 16:48:26    141s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3454.3M, EPOCH TIME: 1721076506.842610
[07/15 16:48:26    141s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3454.3M, EPOCH TIME: 1721076506.842688
[07/15 16:48:26    141s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3454.3M, EPOCH TIME: 1721076506.842768
[07/15 16:48:26    141s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3454.3M, EPOCH TIME: 1721076506.842806
[07/15 16:48:26    141s] TDRefine: refinePlace mode is spiral
[07/15 16:48:26    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.11
[07/15 16:48:26    141s] OPERPROF: Starting RefinePlace at level 1, MEM:3454.3M, EPOCH TIME: 1721076506.842871
[07/15 16:48:26    141s] *** Starting refinePlace (0:02:22 mem=3454.3M) ***
[07/15 16:48:26    141s] Total net bbox length = 4.724e+04 (2.640e+04 2.084e+04) (ext = 5.080e+03)
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:26    141s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:26    141s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:26    141s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:26    141s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3454.3M, EPOCH TIME: 1721076506.844225
[07/15 16:48:26    141s] Starting refinePlace ...
[07/15 16:48:26    141s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:26    141s] One DDP V2 for no tweak run.
[07/15 16:48:26    141s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:26    141s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3486.3M, EPOCH TIME: 1721076506.846787
[07/15 16:48:26    141s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:48:26    141s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3486.3M, EPOCH TIME: 1721076506.846849
[07/15 16:48:26    141s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3486.3M, EPOCH TIME: 1721076506.846937
[07/15 16:48:26    141s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3486.3M, EPOCH TIME: 1721076506.846984
[07/15 16:48:26    141s] DDP markSite nrRow 45 nrJob 45
[07/15 16:48:26    141s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3486.3M, EPOCH TIME: 1721076506.847099
[07/15 16:48:26    141s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3486.3M, EPOCH TIME: 1721076506.847145
[07/15 16:48:26    141s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 16:48:26    141s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3454.3MB) @(0:02:22 - 0:02:22).
[07/15 16:48:26    141s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:26    141s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:26    141s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:26    141s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:26    141s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:26    141s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:26    141s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 16:48:26    141s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:26    141s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:26    141s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3422.3MB) @(0:02:22 - 0:02:22).
[07/15 16:48:26    141s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:26    141s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3422.3MB
[07/15 16:48:26    141s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:26    141s]   maximum (X+Y) =         0.00 um
[07/15 16:48:26    141s]   mean    (X+Y) =         0.00 um
[07/15 16:48:26    141s] Summary Report:
[07/15 16:48:26    141s] Instances move: 0 (out of 1384 movable)
[07/15 16:48:26    141s] Instances flipped: 0
[07/15 16:48:26    141s] Mean displacement: 0.00 um
[07/15 16:48:26    141s] Max displacement: 0.00 um 
[07/15 16:48:26    141s] Total instances moved : 0
[07/15 16:48:26    141s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.030, MEM:3422.3M, EPOCH TIME: 1721076506.874235
[07/15 16:48:26    141s] Total net bbox length = 4.724e+04 (2.640e+04 2.084e+04) (ext = 5.080e+03)
[07/15 16:48:26    141s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3422.3MB
[07/15 16:48:26    141s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3422.3MB) @(0:02:22 - 0:02:22).
[07/15 16:48:26    141s] *** Finished refinePlace (0:02:22 mem=3422.3M) ***
[07/15 16:48:26    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.11
[07/15 16:48:26    141s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.032, MEM:3422.3M, EPOCH TIME: 1721076506.874710
[07/15 16:48:26    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3422.3M, EPOCH TIME: 1721076506.878499
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1395).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3446.3M, EPOCH TIME: 1721076506.886028
[07/15 16:48:26    141s] *** maximum move = 0.00 um ***
[07/15 16:48:26    141s] *** Finished re-routing un-routed nets (3446.3M) ***
[07/15 16:48:26    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:3446.3M, EPOCH TIME: 1721076506.886586
[07/15 16:48:26    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3446.3M, EPOCH TIME: 1721076506.887930
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:26    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3446.3M, EPOCH TIME: 1721076506.897049
[07/15 16:48:26    141s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3446.3M, EPOCH TIME: 1721076506.897103
[07/15 16:48:26    141s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3454.3M, EPOCH TIME: 1721076506.898220
[07/15 16:48:26    141s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3454.3M, EPOCH TIME: 1721076506.898362
[07/15 16:48:26    141s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3454.3M, EPOCH TIME: 1721076506.898459
[07/15 16:48:26    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:3454.3M, EPOCH TIME: 1721076506.898550
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3454.3M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.250%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 16:48:26    141s] *** Finish Post CTS Hold Fixing (cpu=0:00:04.1 real=0:00:03.0 totSessionCpu=0:02:22 mem=3525.8M density=65.250%) ***
[07/15 16:48:26    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.18
[07/15 16:48:26    141s] **INFO: total 608 insts, 610 nets marked don't touch
[07/15 16:48:26    141s] **INFO: total 608 insts, 610 nets marked don't touch DB property
[07/15 16:48:26    141s] **INFO: total 608 insts, 610 nets unmarked don't touch
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:26    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3414.1M, EPOCH TIME: 1721076506.931424
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:3150.1M, EPOCH TIME: 1721076506.935286
[07/15 16:48:26    141s] TotalInstCnt at PhyDesignMc Destruction: 1395
[07/15 16:48:26    141s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.3/0:00:01.6 (1.5), totSession cpu/real = 0:02:21.9/0:46:24.5 (0.1), mem = 3150.1M
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] =============================================================================================
[07/15 16:48:26    141s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[07/15 16:48:26    141s] =============================================================================================
[07/15 16:48:26    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:26    141s] ---------------------------------------------------------------------------------------------
[07/15 16:48:26    141s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:26    141s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:26    141s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:02.1    1.5
[07/15 16:48:26    141s] [ OptSingleIteration     ]     15   0:00:00.0  (   1.0 % )     0:00:01.3 /  0:00:02.1    1.5
[07/15 16:48:26    141s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ OptEval                ]     13   0:00:00.7  (  42.6 % )     0:00:00.7 /  0:00:01.2    1.8
[07/15 16:48:26    141s] [ OptCommit              ]     13   0:00:00.0  (   2.6 % )     0:00:00.6 /  0:00:00.8    1.2
[07/15 16:48:26    141s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.3    1.1
[07/15 16:48:26    141s] [ IncrDelayCalc          ]     62   0:00:00.2  (  12.8 % )     0:00:00.2 /  0:00:00.2    1.2
[07/15 16:48:26    141s] [ HoldReEval             ]     16   0:00:00.2  (  13.1 % )     0:00:00.2 /  0:00:00.3    1.3
[07/15 16:48:26    141s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldCollectNode        ]     16   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 16:48:26    141s] [ HoldSortNodeList       ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldBottleneckCount    ]     14   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:48:26    141s] [ HoldCacheNodeWeight    ]     13   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldBuildSlackGraph    ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ HoldDBCommit           ]     20   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:26    141s] [ HoldTimerCalcSummary   ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ RefinePlace            ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:26    141s] [ TimingUpdate           ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:26    141s] [ TimingReport           ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.2
[07/15 16:48:26    141s] [ IncrTimingUpdate       ]     29   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:48:26    141s] [ MISC                   ]          0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:48:26    141s] ---------------------------------------------------------------------------------------------
[07/15 16:48:26    141s]  HoldOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.3    1.5
[07/15 16:48:26    141s] ---------------------------------------------------------------------------------------------
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3150.1M, EPOCH TIME: 1721076506.937238
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:26    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3150.1M, EPOCH TIME: 1721076506.946440
[07/15 16:48:26    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:26    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:26    141s] *** Steiner Routed Nets: 22.253%; Threshold: 100; Threshold for Hold: 100
[07/15 16:48:26    141s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=3150.1M
[07/15 16:48:26    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=3150.1M
[07/15 16:48:26    141s] Re-routed 0 nets
[07/15 16:48:26    141s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:26    141s] Deleting Lib Analyzer.
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:26    141s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:26    141s] Summary for sequential cells identification: 
[07/15 16:48:26    141s]   Identified SBFF number: 33
[07/15 16:48:26    141s]   Identified MBFF number: 0
[07/15 16:48:26    141s]   Identified SB Latch number: 0
[07/15 16:48:26    141s]   Identified MB Latch number: 0
[07/15 16:48:26    141s]   Not identified SBFF number: 0
[07/15 16:48:26    141s]   Not identified MBFF number: 0
[07/15 16:48:26    141s]   Not identified SB Latch number: 0
[07/15 16:48:26    141s]   Not identified MB Latch number: 0
[07/15 16:48:26    141s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:26    141s]  Visiting view : slow_functional_mode
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:26    141s]  Visiting view : fast_functional_mode
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:26    141s] TLC MultiMap info (StdDelay):
[07/15 16:48:26    141s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:26    141s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:26    141s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:26    141s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:26    141s]  Setting StdDelay to: 91ps
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:26    141s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 16:48:26    141s] OPTC: user 20.0
[07/15 16:48:26    141s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:26    141s] Summary for sequential cells identification: 
[07/15 16:48:26    141s]   Identified SBFF number: 33
[07/15 16:48:26    141s]   Identified MBFF number: 0
[07/15 16:48:26    141s]   Identified SB Latch number: 0
[07/15 16:48:26    141s]   Identified MB Latch number: 0
[07/15 16:48:26    141s]   Not identified SBFF number: 0
[07/15 16:48:26    141s]   Not identified MBFF number: 0
[07/15 16:48:26    141s]   Not identified SB Latch number: 0
[07/15 16:48:26    141s]   Not identified MB Latch number: 0
[07/15 16:48:26    141s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:26    141s]  Visiting view : slow_functional_mode
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:26    141s]  Visiting view : fast_functional_mode
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:26    141s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:26    141s] TLC MultiMap info (StdDelay):
[07/15 16:48:26    141s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:26    141s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:26    141s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:26    141s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:26    141s]  Setting StdDelay to: 91ps
[07/15 16:48:26    141s] 
[07/15 16:48:26    141s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:26    141s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 16:48:26    141s] GigaOpt: WNS bump threshold: 0.0455
[07/15 16:48:26    141s] GigaOpt: Skipping postEco optimization
[07/15 16:48:26    141s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 16:48:27    141s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 16:48:27    141s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:27    141s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:27    141s] 
[07/15 16:48:27    141s] Active setup views:
[07/15 16:48:27    141s]  slow_functional_mode
[07/15 16:48:27    141s]   Dominating endpoints: 0
[07/15 16:48:27    141s]   Dominating TNS: -0.000
[07/15 16:48:27    141s] 
[07/15 16:48:27    141s] OPTC: user 20.0
[07/15 16:48:27    141s] OPTC: user 20.0
[07/15 16:48:27    141s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3253.45 MB )
[07/15 16:48:27    141s] (I)      ============================ Layers =============================
[07/15 16:48:27    141s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:27    141s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:27    141s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:27    141s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:27    141s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:27    141s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:27    141s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:27    141s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:27    141s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:27    141s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:27    141s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:27    141s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:27    141s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:27    141s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:27    141s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:27    141s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:27    141s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:27    141s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:27    141s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:27    141s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:27    141s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:27    141s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:27    141s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:27    141s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:27    141s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:27    141s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:27    141s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:27    141s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:27    141s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:27    141s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:27    141s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:27    141s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:27    141s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:27    141s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:27    141s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:27    141s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:27    141s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:27    141s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:27    141s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:27    141s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:27    141s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:27    141s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:27    141s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:27    141s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:27    141s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:27    141s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:27    141s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:27    141s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:27    141s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:27    142s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:27    142s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:27    142s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:27    142s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:27    142s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:27    142s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:27    142s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:27    142s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:27    142s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:27    142s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:27    142s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:27    142s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:27    142s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:27    142s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:27    142s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:27    142s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:27    142s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:27    142s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:27    142s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:27    142s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:27    142s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:27    142s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:27    142s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:27    142s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:27    142s] (I)      Started Import and model ( Curr Mem: 3253.45 MB )
[07/15 16:48:27    142s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:27    142s] (I)      == Non-default Options ==
[07/15 16:48:27    142s] (I)      Build term to term wires                           : false
[07/15 16:48:27    142s] (I)      Maximum routing layer                              : 4
[07/15 16:48:27    142s] (I)      Number of threads                                  : 4
[07/15 16:48:27    142s] (I)      Method to set GCell size                           : row
[07/15 16:48:27    142s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:27    142s] (I)      Use row-based GCell size
[07/15 16:48:27    142s] (I)      Use row-based GCell align
[07/15 16:48:27    142s] (I)      layer 0 area = 202000
[07/15 16:48:27    142s] (I)      layer 1 area = 202000
[07/15 16:48:27    142s] (I)      layer 2 area = 202000
[07/15 16:48:27    142s] (I)      layer 3 area = 202000
[07/15 16:48:27    142s] (I)      GCell unit size   : 4480
[07/15 16:48:27    142s] (I)      GCell multiplier  : 1
[07/15 16:48:27    142s] (I)      GCell row height  : 4480
[07/15 16:48:27    142s] (I)      Actual row height : 4480
[07/15 16:48:27    142s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:27    142s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:27    142s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:27    142s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:27    142s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:27    142s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:27    142s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:27    142s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:27    142s] (I)      ================= Default via =================
[07/15 16:48:27    142s] (I)      +---+--------------------+--------------------+
[07/15 16:48:27    142s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 16:48:27    142s] (I)      +---+--------------------+--------------------+
[07/15 16:48:27    142s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 16:48:27    142s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 16:48:27    142s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 16:48:27    142s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 16:48:27    142s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 16:48:27    142s] (I)      +---+--------------------+--------------------+
[07/15 16:48:27    142s] [NR-eGR] Read 260 PG shapes
[07/15 16:48:27    142s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:27    142s] [NR-eGR] Read 0 other shapes
[07/15 16:48:27    142s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:27    142s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:27    142s] [NR-eGR] #PG Blockages       : 260
[07/15 16:48:27    142s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:27    142s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:27    142s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:27    142s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:27    142s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:27    142s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 893
[07/15 16:48:27    142s] [NR-eGR] Read 1429 nets ( ignored 13 )
[07/15 16:48:27    142s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:27    142s] (I)      Read Num Blocks=260  Num Prerouted Wires=893  Num CS=0
[07/15 16:48:27    142s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 604
[07/15 16:48:27    142s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 16:48:27    142s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 42
[07/15 16:48:27    142s] (I)      Number of ignored nets                =     13
[07/15 16:48:27    142s] (I)      Number of connected nets              =      0
[07/15 16:48:27    142s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 16:48:27    142s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:27    142s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:27    142s] (I)      Ndr track 0 does not exist
[07/15 16:48:27    142s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:27    142s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:27    142s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:27    142s] (I)      Site width          :   560  (dbu)
[07/15 16:48:27    142s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:27    142s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:27    142s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:27    142s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:27    142s] (I)      Grid                :    99    54     4
[07/15 16:48:27    142s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:48:27    142s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:48:27    142s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:48:27    142s] (I)      Default wire width  :   230   280   280   280
[07/15 16:48:27    142s] (I)      Default wire space  :   230   280   280   280
[07/15 16:48:27    142s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:48:27    142s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:48:27    142s] (I)      First track coord   :   280   280   280   280
[07/15 16:48:27    142s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:48:27    142s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:48:27    142s] (I)      Num of masks        :     1     1     1     1
[07/15 16:48:27    142s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:48:27    142s] (I)      --------------------------------------------------------
[07/15 16:48:27    142s] 
[07/15 16:48:27    142s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:27    142s] [NR-eGR] Rule id: 0  Nets: 1416
[07/15 16:48:27    142s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:27    142s] (I)                    Layer    2    3    4 
[07/15 16:48:27    142s] (I)                    Pitch  560  560  560 
[07/15 16:48:27    142s] (I)             #Used tracks    1    1    1 
[07/15 16:48:27    142s] (I)       #Fully used tracks    1    1    1 
[07/15 16:48:27    142s] [NR-eGR] ========================================
[07/15 16:48:27    142s] [NR-eGR] 
[07/15 16:48:27    142s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:27    142s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:27    142s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:27    142s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:27    142s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:27    142s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:27    142s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:27    142s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:27    142s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:27    142s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3253.45 MB )
[07/15 16:48:27    142s] (I)      Reset routing kernel
[07/15 16:48:27    142s] (I)      Started Global Routing ( Curr Mem: 3253.45 MB )
[07/15 16:48:27    142s] (I)      totalPins=4824  totalGlobalPin=4704 (97.51%)
[07/15 16:48:27    142s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:27    142s] [NR-eGR] Layer group 1: route 1416 net(s) in layer range [2, 4]
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] (I)      ============  Phase 1a Route ============
[07/15 16:48:27    142s] (I)      Usage: 10902 = (5803 H, 5099 V) = (13.57% H, 6.39% V) = (2.600e+04um H, 2.284e+04um V)
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] (I)      ============  Phase 1b Route ============
[07/15 16:48:27    142s] (I)      Usage: 10902 = (5803 H, 5099 V) = (13.57% H, 6.39% V) = (2.600e+04um H, 2.284e+04um V)
[07/15 16:48:27    142s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884096e+04um
[07/15 16:48:27    142s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:27    142s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] (I)      ============  Phase 1c Route ============
[07/15 16:48:27    142s] (I)      Usage: 10902 = (5803 H, 5099 V) = (13.57% H, 6.39% V) = (2.600e+04um H, 2.284e+04um V)
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] (I)      ============  Phase 1d Route ============
[07/15 16:48:27    142s] (I)      Usage: 10902 = (5803 H, 5099 V) = (13.57% H, 6.39% V) = (2.600e+04um H, 2.284e+04um V)
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] (I)      ============  Phase 1e Route ============
[07/15 16:48:27    142s] (I)      Usage: 10902 = (5803 H, 5099 V) = (13.57% H, 6.39% V) = (2.600e+04um H, 2.284e+04um V)
[07/15 16:48:27    142s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.884096e+04um
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] (I)      ============  Phase 1l Route ============
[07/15 16:48:27    142s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:48:27    142s] (I)      Layer  2:      36109      7124         5        4016       37960    ( 9.57%) 
[07/15 16:48:27    142s] (I)      Layer  3:      42336      6578         0           0       42336    ( 0.00%) 
[07/15 16:48:27    142s] (I)      Layer  4:      42135       764         0           0       41976    ( 0.00%) 
[07/15 16:48:27    142s] (I)      Total:        120580     14466         5        4016      122272    ( 3.18%) 
[07/15 16:48:27    142s] (I)      
[07/15 16:48:27    142s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:27    142s] [NR-eGR]                        OverCon            
[07/15 16:48:27    142s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:27    142s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:27    142s] [NR-eGR] ----------------------------------------------
[07/15 16:48:27    142s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:27    142s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:48:27    142s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:27    142s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:27    142s] [NR-eGR] ----------------------------------------------
[07/15 16:48:27    142s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:48:27    142s] [NR-eGR] 
[07/15 16:48:27    142s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3253.45 MB )
[07/15 16:48:27    142s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:27    142s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:27    142s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3253.45 MB )
[07/15 16:48:27    142s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:27    142s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:27    142s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:27    142s] (I)       Early Global Route kernel             100.00%  1246.79 sec  1246.83 sec  0.04 sec  0.04 sec 
[07/15 16:48:27    142s] (I)       +-Import and model                     20.88%  1246.80 sec  1246.81 sec  0.01 sec  0.01 sec 
[07/15 16:48:27    142s] (I)       | +-Create place DB                     5.60%  1246.80 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Import place data                 5.35%  1246.80 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read instances and placement    1.58%  1246.80 sec  1246.80 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read nets                       3.16%  1246.80 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | +-Create route DB                    11.22%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Import route data (4T)           10.64%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.41%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read routing blockages        0.01%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read instance blockages       0.37%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read PG blockages             0.17%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read clock blockages          0.04%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read other blockages          0.04%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read halo blockages           0.02%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Read boundary cut boxes       0.01%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read blackboxes                 0.03%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read prerouted                  1.36%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read unlegalized nets           0.11%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Read nets                       0.75%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Set up via pillars              0.02%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Initialize 3D grid graph        0.05%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Model blockage capacity         1.58%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | | +-Initialize 3D capacity        1.23%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | +-Read aux data                       0.01%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | +-Others data preparation             0.12%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | +-Create route kernel                 2.65%  1246.81 sec  1246.81 sec  0.00 sec  0.01 sec 
[07/15 16:48:27    142s] (I)       +-Global Routing                       42.70%  1246.81 sec  1246.83 sec  0.02 sec  0.01 sec 
[07/15 16:48:27    142s] (I)       | +-Initialization                      0.93%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | +-Net group 1                        39.65%  1246.81 sec  1246.83 sec  0.02 sec  0.01 sec 
[07/15 16:48:27    142s] (I)       | | +-Generate topology (4T)            3.87%  1246.81 sec  1246.81 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Phase 1a                         16.29%  1246.81 sec  1246.82 sec  0.01 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Pattern routing (4T)           15.24%  1246.81 sec  1246.82 sec  0.01 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Add via demand to 2D            0.48%  1246.82 sec  1246.82 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Phase 1b                          0.13%  1246.82 sec  1246.82 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Phase 1c                          0.04%  1246.82 sec  1246.82 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Phase 1d                          0.04%  1246.82 sec  1246.82 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Phase 1e                          0.33%  1246.82 sec  1246.82 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | | +-Route legalization              0.01%  1246.82 sec  1246.82 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | | +-Phase 1l                         16.52%  1246.82 sec  1246.83 sec  0.01 sec  0.01 sec 
[07/15 16:48:27    142s] (I)       | | | +-Layer assignment (4T)          15.95%  1246.82 sec  1246.83 sec  0.01 sec  0.01 sec 
[07/15 16:48:27    142s] (I)       | +-Clean cong LA                       0.01%  1246.83 sec  1246.83 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       +-Export 3D cong map                    1.07%  1246.83 sec  1246.83 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)       | +-Export 2D cong map                  0.20%  1246.83 sec  1246.83 sec  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)      ==================== Summary by functions =====================
[07/15 16:48:27    142s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:27    142s] (I)      ---------------------------------------------------------------
[07/15 16:48:27    142s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[07/15 16:48:27    142s] (I)        1  Global Routing                 42.70%  0.02 sec  0.01 sec 
[07/15 16:48:27    142s] (I)        1  Import and model               20.88%  0.01 sec  0.01 sec 
[07/15 16:48:27    142s] (I)        1  Export 3D cong map              1.07%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Net group 1                    39.65%  0.02 sec  0.01 sec 
[07/15 16:48:27    142s] (I)        2  Create route DB                11.22%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Create place DB                 5.60%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Create route kernel             2.65%  0.00 sec  0.01 sec 
[07/15 16:48:27    142s] (I)        2  Initialization                  0.93%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Export 2D cong map              0.20%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Others data preparation         0.12%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Phase 1l                       16.52%  0.01 sec  0.01 sec 
[07/15 16:48:27    142s] (I)        3  Phase 1a                       16.29%  0.01 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Import route data (4T)         10.64%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Import place data               5.35%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Generate topology (4T)          3.87%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Phase 1e                        0.33%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Phase 1b                        0.13%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Layer assignment (4T)          15.95%  0.01 sec  0.01 sec 
[07/15 16:48:27    142s] (I)        4  Pattern routing (4T)           15.24%  0.01 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Read nets                       3.91%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Read blockages ( Layer 2-4 )    2.41%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Model blockage capacity         1.58%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Read instances and placement    1.58%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Read prerouted                  1.36%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Add via demand to 2D            0.48%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Initialize 3D capacity          1.23%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read instance blockages         0.37%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read PG blockages               0.17%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:48:27    142s] OPERPROF: Starting HotSpotCal at level 1, MEM:3253.4M, EPOCH TIME: 1721076507.070663
[07/15 16:48:27    142s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:27    142s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:48:27    142s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:27    142s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:48:27    142s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:27    142s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:48:27    142s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:48:27    142s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3253.4M, EPOCH TIME: 1721076507.071849
[07/15 16:48:27    142s] [hotspot] Hotspot report including placement blocked areas
[07/15 16:48:27    142s] OPERPROF: Starting HotSpotCal at level 1, MEM:3253.4M, EPOCH TIME: 1721076507.071965
[07/15 16:48:27    142s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:27    142s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:48:27    142s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:27    142s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:48:27    142s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:27    142s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:48:27    142s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:48:27    142s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:3253.4M, EPOCH TIME: 1721076507.072878
[07/15 16:48:27    142s] Reported timing to dir ./timingReports
[07/15 16:48:27    142s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2011.5M, totSessionCpu=0:02:22 **
[07/15 16:48:27    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3113.9M, EPOCH TIME: 1721076507.093611
[07/15 16:48:27    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:27    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:27    142s] 
[07/15 16:48:27    142s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:27    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3113.9M, EPOCH TIME: 1721076507.102626
[07/15 16:48:27    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:27    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:27    142s] 
[07/15 16:48:27    142s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:27    142s] 
[07/15 16:48:27    142s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:27    142s] Starting delay calculation for Hold views
[07/15 16:48:27    142s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:27    142s] #################################################################################
[07/15 16:48:27    142s] # Design Stage: PreRoute
[07/15 16:48:27    142s] # Design Name: aska_dig
[07/15 16:48:27    142s] # Design Mode: 180nm
[07/15 16:48:27    142s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:27    142s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:27    142s] # Signoff Settings: SI Off 
[07/15 16:48:27    142s] #################################################################################
[07/15 16:48:27    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 3094.0M, InitMEM = 3094.0M)
[07/15 16:48:27    142s] Calculate delays in BcWc mode...
[07/15 16:48:27    142s] Start delay calculation (fullDC) (4 T). (MEM=3093.96)
[07/15 16:48:27    142s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:48:27    142s] End AAE Lib Interpolated Model. (MEM=3105.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:27    142s] Total number of fetched objects 1429
[07/15 16:48:27    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:27    142s] End delay calculation. (MEM=3245.17 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:27    142s] End delay calculation (fullDC). (MEM=3245.17 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:27    142s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3245.2M) ***
[07/15 16:48:27    142s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:22 mem=3279.2M)
[07/15 16:48:27    142s] Starting delay calculation for Setup views
[07/15 16:48:27    142s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:27    142s] #################################################################################
[07/15 16:48:27    142s] # Design Stage: PreRoute
[07/15 16:48:27    142s] # Design Name: aska_dig
[07/15 16:48:27    142s] # Design Mode: 180nm
[07/15 16:48:27    142s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:27    142s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:27    142s] # Signoff Settings: SI Off 
[07/15 16:48:27    142s] #################################################################################
[07/15 16:48:27    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 3143.1M, InitMEM = 3143.1M)
[07/15 16:48:27    142s] Calculate delays in BcWc mode...
[07/15 16:48:27    142s] Start delay calculation (fullDC) (4 T). (MEM=3143.11)
[07/15 16:48:27    142s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 16:48:27    142s] End AAE Lib Interpolated Model. (MEM=3154.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:27    142s] Total number of fetched objects 1429
[07/15 16:48:27    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:27    142s] End delay calculation. (MEM=3299.25 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:27    142s] End delay calculation (fullDC). (MEM=3299.25 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:27    142s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3299.2M) ***
[07/15 16:48:27    142s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:23 mem=3333.3M)
[07/15 16:48:28    143s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  |  0.000  | -0.295  |
|           TNS (ns):| -6.384  |  0.000  | -6.384  |
|    Violating Paths:|   22    |    0    |   22    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:48:28    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3139.1M, EPOCH TIME: 1721076508.572701
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] 
[07/15 16:48:28    143s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:28    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3139.1M, EPOCH TIME: 1721076508.582054
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] Density: 65.250%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:48:28    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3139.1M, EPOCH TIME: 1721076508.584029
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] 
[07/15 16:48:28    143s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:28    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3139.1M, EPOCH TIME: 1721076508.592873
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3139.1M, EPOCH TIME: 1721076508.594594
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] 
[07/15 16:48:28    143s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:28    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3139.1M, EPOCH TIME: 1721076508.603260
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] *** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:01.0, MEM=3139.1M
[07/15 16:48:28    143s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2091.6M, totSessionCpu=0:02:23 **
[07/15 16:48:28    143s] *** Finished optDesign ***
[07/15 16:48:28    143s] 
[07/15 16:48:28    143s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.5 real=0:00:07.1)
[07/15 16:48:28    143s] Info: Destroy the CCOpt slew target map.
[07/15 16:48:28    143s] clean pInstBBox. size 0
[07/15 16:48:28    143s] All LLGs are deleted
[07/15 16:48:28    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:28    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3139.1M, EPOCH TIME: 1721076508.627936
[07/15 16:48:28    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3139.1M, EPOCH TIME: 1721076508.628027
[07/15 16:48:28    143s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:48:28    143s] *** optDesign #2 [finish] : cpu/real = 0:00:07.6/0:00:07.2 (1.1), totSession cpu/real = 0:02:23.1/0:46:26.2 (0.1), mem = 3139.1M
[07/15 16:48:28    143s] 
[07/15 16:48:28    143s] =============================================================================================
[07/15 16:48:28    143s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[07/15 16:48:28    143s] =============================================================================================
[07/15 16:48:28    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:28    143s] ---------------------------------------------------------------------------------------------
[07/15 16:48:28    143s] [ InitOpt                ]      1   0:00:01.5  (  21.3 % )     0:00:01.5 /  0:00:01.5    1.0
[07/15 16:48:28    143s] [ HoldOpt                ]      1   0:00:01.4  (  19.7 % )     0:00:01.6 /  0:00:02.3    1.5
[07/15 16:48:28    143s] [ ViewPruning            ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:28    143s] [ BuildHoldData          ]      1   0:00:01.4  (  19.2 % )     0:00:01.7 /  0:00:01.9    1.1
[07/15 16:48:28    143s] [ OptSummaryReport       ]      5   0:00:00.2  (   3.4 % )     0:00:01.6 /  0:00:01.1    0.7
[07/15 16:48:28    143s] [ DrvReport              ]      2   0:00:00.6  (   9.0 % )     0:00:00.6 /  0:00:00.0    0.1
[07/15 16:48:28    143s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:48:28    143s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:28    143s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:28    143s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:28    143s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:28    143s] [ RefinePlace            ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:28    143s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[07/15 16:48:28    143s] [ TimingUpdate           ]     28   0:00:00.4  (   5.0 % )     0:00:00.8 /  0:00:01.0    1.3
[07/15 16:48:28    143s] [ FullDelayCalc          ]      4   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.6    1.4
[07/15 16:48:28    143s] [ TimingReport           ]      7   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:48:28    143s] [ GenerateReports        ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:28    143s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:28    143s] ---------------------------------------------------------------------------------------------
[07/15 16:48:28    143s]  optDesign #2 TOTAL                 0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:07.6    1.1
[07/15 16:48:28    143s] ---------------------------------------------------------------------------------------------
[07/15 16:48:28    143s] 
[07/15 16:48:53    143s] <CMD> optDesign -postCTS -hold
[07/15 16:48:53    143s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2053.7M, totSessionCpu=0:02:24 **
[07/15 16:48:53    143s] *** optDesign #3 [begin] : totSession cpu/real = 0:02:24.0/0:46:51.1 (0.1), mem = 3116.1M
[07/15 16:48:53    143s] Info: 4 threads available for lower-level modules during optimization.
[07/15 16:48:53    143s] GigaOpt running with 4 threads.
[07/15 16:48:53    143s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:24.0/0:46:51.1 (0.1), mem = 3116.1M
[07/15 16:48:53    143s] **INFO: User settings:
[07/15 16:48:53    143s] setDesignMode -process                            180
[07/15 16:48:53    143s] setExtractRCMode -coupling_c_th                   3
[07/15 16:48:53    143s] setExtractRCMode -engine                          preRoute
[07/15 16:48:53    143s] setExtractRCMode -relative_c_th                   0.03
[07/15 16:48:53    143s] setExtractRCMode -total_c_th                      5
[07/15 16:48:53    143s] setUsefulSkewMode -ecoRoute                       false
[07/15 16:48:53    143s] setUsefulSkewMode -maxAllowedDelay                1
[07/15 16:48:53    143s] setUsefulSkewMode -noBoundary                     false
[07/15 16:48:53    143s] setDelayCalMode -enable_high_fanout               true
[07/15 16:48:53    143s] setDelayCalMode -engine                           aae
[07/15 16:48:53    143s] setDelayCalMode -ignoreNetLoad                    false
[07/15 16:48:53    143s] setDelayCalMode -socv_accuracy_mode               low
[07/15 16:48:53    143s] setOptMode -activeHoldViews                       { fast_functional_mode }
[07/15 16:48:53    143s] setOptMode -activeSetupViews                      { slow_functional_mode }
[07/15 16:48:53    143s] setOptMode -autoHoldViews                         { fast_functional_mode}
[07/15 16:48:53    143s] setOptMode -autoSetupViews                        { slow_functional_mode}
[07/15 16:48:53    143s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[07/15 16:48:53    143s] setOptMode -autoViewHoldTargetSlack               0
[07/15 16:48:53    143s] setOptMode -drcMargin                             0
[07/15 16:48:53    143s] setOptMode -fixCap                                true
[07/15 16:48:53    143s] setOptMode -fixDrc                                true
[07/15 16:48:53    143s] setOptMode -fixFanoutLoad                         false
[07/15 16:48:53    143s] setOptMode -fixTran                               true
[07/15 16:48:53    143s] setOptMode -optimizeFF                            true
[07/15 16:48:53    143s] setOptMode -preserveAllSequential                 false
[07/15 16:48:53    143s] setOptMode -setupTargetSlack                      0
[07/15 16:48:53    143s] setAnalysisMode -analysisType                     bcwc
[07/15 16:48:53    143s] setAnalysisMode -checkType                        setup
[07/15 16:48:53    143s] setAnalysisMode -clkSrcPath                       true
[07/15 16:48:53    143s] setAnalysisMode -clockPropagation                 sdcControl
[07/15 16:48:53    143s] setAnalysisMode -usefulSkew                       true
[07/15 16:48:53    143s] setAnalysisMode -virtualIPO                       false
[07/15 16:48:53    143s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[07/15 16:48:53    143s] setRouteMode -earlyGlobalMaxRouteLayer            4
[07/15 16:48:53    143s] setRouteMode -earlyGlobalMinRouteLayer            2
[07/15 16:48:53    143s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[07/15 16:48:53    143s] 
[07/15 16:48:53    143s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 16:48:53    143s] 
[07/15 16:48:53    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:53    143s] Summary for sequential cells identification: 
[07/15 16:48:53    143s]   Identified SBFF number: 33
[07/15 16:48:53    143s]   Identified MBFF number: 0
[07/15 16:48:53    143s]   Identified SB Latch number: 0
[07/15 16:48:53    143s]   Identified MB Latch number: 0
[07/15 16:48:53    143s]   Not identified SBFF number: 0
[07/15 16:48:53    143s]   Not identified MBFF number: 0
[07/15 16:48:53    143s]   Not identified SB Latch number: 0
[07/15 16:48:53    143s]   Not identified MB Latch number: 0
[07/15 16:48:53    143s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:53    143s]  Visiting view : slow_functional_mode
[07/15 16:48:53    143s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:53    143s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:53    143s]  Visiting view : fast_functional_mode
[07/15 16:48:53    143s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:53    143s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:53    143s] TLC MultiMap info (StdDelay):
[07/15 16:48:53    143s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:53    143s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:53    143s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:53    143s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:53    143s]  Setting StdDelay to: 91ps
[07/15 16:48:53    143s] 
[07/15 16:48:53    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:53    143s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 16:48:53    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:3118.1M, EPOCH TIME: 1721076533.602777
[07/15 16:48:53    144s] Processing tracks to init pin-track alignment.
[07/15 16:48:53    144s] z: 2, totalTracks: 1
[07/15 16:48:53    144s] z: 4, totalTracks: 1
[07/15 16:48:53    144s] z: 6, totalTracks: 1
[07/15 16:48:53    144s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:53    144s] All LLGs are deleted
[07/15 16:48:53    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3118.1M, EPOCH TIME: 1721076533.604944
[07/15 16:48:53    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3118.1M, EPOCH TIME: 1721076533.605026
[07/15 16:48:53    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3118.1M, EPOCH TIME: 1721076533.605273
[07/15 16:48:53    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3118.1M, EPOCH TIME: 1721076533.605503
[07/15 16:48:53    144s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:53    144s] Core basic site is core_ji3v
[07/15 16:48:53    144s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3118.1M, EPOCH TIME: 1721076533.614201
[07/15 16:48:53    144s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:53    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:53    144s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:3118.1M, EPOCH TIME: 1721076533.615785
[07/15 16:48:53    144s] Fast DP-INIT is on for default
[07/15 16:48:53    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:53    144s] Atter site array init, number of instance map data is 0.
[07/15 16:48:53    144s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:3118.1M, EPOCH TIME: 1721076533.616284
[07/15 16:48:53    144s] 
[07/15 16:48:53    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:53    144s] OPERPROF:     Starting CMU at level 3, MEM:3118.1M, EPOCH TIME: 1721076533.616635
[07/15 16:48:53    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3118.1M, EPOCH TIME: 1721076533.617875
[07/15 16:48:53    144s] 
[07/15 16:48:53    144s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:48:53    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3118.1M, EPOCH TIME: 1721076533.618056
[07/15 16:48:53    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3118.1M, EPOCH TIME: 1721076533.618100
[07/15 16:48:53    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3118.1M, EPOCH TIME: 1721076533.618944
[07/15 16:48:53    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3118.1MB).
[07/15 16:48:53    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:3118.1M, EPOCH TIME: 1721076533.619341
[07/15 16:48:53    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3118.1M, EPOCH TIME: 1721076533.619435
[07/15 16:48:53    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:53    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:53    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:3108.1M, EPOCH TIME: 1721076533.621483
[07/15 16:48:53    144s] 
[07/15 16:48:53    144s] Creating Lib Analyzer ...
[07/15 16:48:53    144s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:53    144s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:53    144s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:53    144s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:53    144s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:53    144s] 
[07/15 16:48:53    144s] {RT max_rc 0 4 4 0}
[07/15 16:48:54    144s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:25 mem=3124.1M
[07/15 16:48:54    144s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:25 mem=3124.1M
[07/15 16:48:54    144s] Creating Lib Analyzer, finished. 
[07/15 16:48:54    144s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2061.6M, totSessionCpu=0:02:25 **
[07/15 16:48:54    144s] *** optDesign -postCTS ***
[07/15 16:48:54    144s] DRC Margin: user margin 0.0
[07/15 16:48:54    144s] Hold Target Slack: user slack 0
[07/15 16:48:54    144s] Setup Target Slack: user slack 0;
[07/15 16:48:54    144s] setUsefulSkewMode -ecoRoute false
[07/15 16:48:54    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3124.1M, EPOCH TIME: 1721076534.294518
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:54    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3124.1M, EPOCH TIME: 1721076534.303544
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:54    144s] Deleting Lib Analyzer.
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:54    144s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:54    144s] Summary for sequential cells identification: 
[07/15 16:48:54    144s]   Identified SBFF number: 33
[07/15 16:48:54    144s]   Identified MBFF number: 0
[07/15 16:48:54    144s]   Identified SB Latch number: 0
[07/15 16:48:54    144s]   Identified MB Latch number: 0
[07/15 16:48:54    144s]   Not identified SBFF number: 0
[07/15 16:48:54    144s]   Not identified MBFF number: 0
[07/15 16:48:54    144s]   Not identified SB Latch number: 0
[07/15 16:48:54    144s]   Not identified MB Latch number: 0
[07/15 16:48:54    144s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:54    144s]  Visiting view : slow_functional_mode
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:54    144s]  Visiting view : fast_functional_mode
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:54    144s] TLC MultiMap info (StdDelay):
[07/15 16:48:54    144s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:54    144s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:54    144s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:54    144s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:54    144s]  Setting StdDelay to: 91ps
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:54    144s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3124.1M, EPOCH TIME: 1721076534.322864
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] All LLGs are deleted
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3124.1M, EPOCH TIME: 1721076534.322943
[07/15 16:48:54    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3124.1M, EPOCH TIME: 1721076534.322992
[07/15 16:48:54    144s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3116.1M, EPOCH TIME: 1721076534.323396
[07/15 16:48:54    144s] Start to check current routing status for nets...
[07/15 16:48:54    144s] All nets are already routed correctly.
[07/15 16:48:54    144s] End to check current routing status for nets (mem=3116.1M)
[07/15 16:48:54    144s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:24.7/0:46:51.9 (0.1), mem = 3116.1M
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] =============================================================================================
[07/15 16:48:54    144s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 16:48:54    144s] =============================================================================================
[07/15 16:48:54    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:54    144s] ---------------------------------------------------------------------------------------------
[07/15 16:48:54    144s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:54    144s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  84.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:54    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:54    144s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:54    144s] [ MISC                   ]          0:00:00.1  (  14.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:54    144s] ---------------------------------------------------------------------------------------------
[07/15 16:48:54    144s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:48:54    144s] ---------------------------------------------------------------------------------------------
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:54    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=3116.1M
[07/15 16:48:54    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:3116.1M, EPOCH TIME: 1721076534.327537
[07/15 16:48:54    144s] Processing tracks to init pin-track alignment.
[07/15 16:48:54    144s] z: 2, totalTracks: 1
[07/15 16:48:54    144s] z: 4, totalTracks: 1
[07/15 16:48:54    144s] z: 6, totalTracks: 1
[07/15 16:48:54    144s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:54    144s] All LLGs are deleted
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3116.1M, EPOCH TIME: 1721076534.328774
[07/15 16:48:54    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3116.1M, EPOCH TIME: 1721076534.328852
[07/15 16:48:54    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3116.1M, EPOCH TIME: 1721076534.329085
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3116.1M, EPOCH TIME: 1721076534.329271
[07/15 16:48:54    144s] Max number of tech site patterns supported in site array is 256.
[07/15 16:48:54    144s] Core basic site is core_ji3v
[07/15 16:48:54    144s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3116.1M, EPOCH TIME: 1721076534.337865
[07/15 16:48:54    144s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:48:54    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:48:54    144s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:3116.1M, EPOCH TIME: 1721076534.339094
[07/15 16:48:54    144s] Fast DP-INIT is on for default
[07/15 16:48:54    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:48:54    144s] Atter site array init, number of instance map data is 0.
[07/15 16:48:54    144s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:3116.1M, EPOCH TIME: 1721076534.339571
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:54    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3116.1M, EPOCH TIME: 1721076534.339943
[07/15 16:48:54    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3116.1M, EPOCH TIME: 1721076534.339991
[07/15 16:48:54    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3116.1M, EPOCH TIME: 1721076534.341149
[07/15 16:48:54    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3116.1MB).
[07/15 16:48:54    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:3116.1M, EPOCH TIME: 1721076534.341339
[07/15 16:48:54    144s] TotalInstCnt at PhyDesignMc Initialization: 1395
[07/15 16:48:54    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=3116.1M
[07/15 16:48:54    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3116.1M, EPOCH TIME: 1721076534.342597
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:54    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3108.1M, EPOCH TIME: 1721076534.344348
[07/15 16:48:54    144s] TotalInstCnt at PhyDesignMc Destruction: 1395
[07/15 16:48:54    144s] GigaOpt Hold Optimizer is used
[07/15 16:48:54    144s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 4 -nativePathGroupFlow -viewPruneEffortLevel 1
[07/15 16:48:54    144s] End AAE Lib Interpolated Model. (MEM=3108.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] Creating Lib Analyzer ...
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:54    144s] Summary for sequential cells identification: 
[07/15 16:48:54    144s]   Identified SBFF number: 33
[07/15 16:48:54    144s]   Identified MBFF number: 0
[07/15 16:48:54    144s]   Identified SB Latch number: 0
[07/15 16:48:54    144s]   Identified MB Latch number: 0
[07/15 16:48:54    144s]   Not identified SBFF number: 0
[07/15 16:48:54    144s]   Not identified MBFF number: 0
[07/15 16:48:54    144s]   Not identified SB Latch number: 0
[07/15 16:48:54    144s]   Not identified MB Latch number: 0
[07/15 16:48:54    144s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:54    144s]  Visiting view : slow_functional_mode
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:54    144s]  Visiting view : fast_functional_mode
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:54    144s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:54    144s] TLC MultiMap info (StdDelay):
[07/15 16:48:54    144s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:54    144s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:54    144s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:54    144s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:54    144s]  Setting StdDelay to: 91ps
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:54    144s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:54    144s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:54    144s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:54    144s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:54    144s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:54    144s] 
[07/15 16:48:54    144s] {RT max_rc 0 4 4 0}
[07/15 16:48:55    145s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:25 mem=3124.1M
[07/15 16:48:55    145s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:25 mem=3124.1M
[07/15 16:48:55    145s] Creating Lib Analyzer, finished. 
[07/15 16:48:55    145s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:25 mem=3124.1M ***
[07/15 16:48:55    145s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:25.4/0:46:52.6 (0.1), mem = 3124.1M
[07/15 16:48:55    145s] Effort level <high> specified for reg2reg path_group
[07/15 16:48:55    145s] Saving timing graph ...
[07/15 16:48:55    145s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/innovus_temp_30983_phoenix_saul_jLYdi9/opt_timing_graph_daolBm
[07/15 16:48:55    145s] Disk Usage:
[07/15 16:48:55    145s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 16:48:55    145s] /dev/mapper/centos-home 357512644 130576484 226936160  37% /home
[07/15 16:48:55    145s] Done save timing graph
[07/15 16:48:55    145s] Disk Usage:
[07/15 16:48:55    145s] Filesystem              1K-blocks      Used Available Use% Mounted on
[07/15 16:48:55    145s] /dev/mapper/centos-home 357512644 130579648 226932996  37% /home
[07/15 16:48:55    145s] OPTC: user 20.0
[07/15 16:48:55    145s] 
[07/15 16:48:55    145s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:55    145s] Deleting Lib Analyzer.
[07/15 16:48:55    145s] 
[07/15 16:48:55    145s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:55    145s] Starting delay calculation for Hold views
[07/15 16:48:55    145s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:55    145s] #################################################################################
[07/15 16:48:55    145s] # Design Stage: PreRoute
[07/15 16:48:55    145s] # Design Name: aska_dig
[07/15 16:48:55    145s] # Design Mode: 180nm
[07/15 16:48:55    145s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:55    145s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:55    145s] # Signoff Settings: SI Off 
[07/15 16:48:55    145s] #################################################################################
[07/15 16:48:55    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 3287.8M, InitMEM = 3287.8M)
[07/15 16:48:55    145s] Calculate delays in BcWc mode...
[07/15 16:48:55    145s] Start delay calculation (fullDC) (4 T). (MEM=3253.75)
[07/15 16:48:55    145s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:48:55    145s] End AAE Lib Interpolated Model. (MEM=3265.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:55    146s] Total number of fetched objects 1429
[07/15 16:48:55    146s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:55    146s] End delay calculation. (MEM=3276.34 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:55    146s] End delay calculation (fullDC). (MEM=3276.34 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:55    146s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3276.3M) ***
[07/15 16:48:55    146s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:26 mem=3310.3M)
[07/15 16:48:55    146s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:26 mem=3310.3M ***
[07/15 16:48:55    146s] OPTC: user 20.0
[07/15 16:48:55    146s] Done building hold timer [2413 node(s), 3339 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:26 mem=3308.3M ***
[07/15 16:48:55    146s] Restoring timing graph ...
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 16:48:55    146s] Type 'man IMPCTE-290' for more detail.
[07/15 16:48:55    146s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 16:48:55    146s] To increase the message display limit, refer to the product command reference manual.
[07/15 16:48:56    146s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[07/15 16:48:56    146s] Done restore timing graph
[07/15 16:48:56    146s] Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:27 mem=3308.3M ***
[07/15 16:48:56    146s] *info: category slack lower bound [L 0.0] default
[07/15 16:48:56    146s] *info: category slack lower bound [H 0.0] reg2reg 
[07/15 16:48:56    146s] --------------------------------------------------- 
[07/15 16:48:56    146s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/15 16:48:56    146s] --------------------------------------------------- 
[07/15 16:48:56    146s]          WNS    reg2regWNS
[07/15 16:48:56    146s]     0.008 ns      5.816 ns
[07/15 16:48:56    146s] --------------------------------------------------- 
[07/15 16:48:56    146s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:56    146s] Summary for sequential cells identification: 
[07/15 16:48:56    146s]   Identified SBFF number: 33
[07/15 16:48:56    146s]   Identified MBFF number: 0
[07/15 16:48:56    146s]   Identified SB Latch number: 0
[07/15 16:48:56    146s]   Identified MB Latch number: 0
[07/15 16:48:56    146s]   Not identified SBFF number: 0
[07/15 16:48:56    146s]   Not identified MBFF number: 0
[07/15 16:48:56    146s]   Not identified SB Latch number: 0
[07/15 16:48:56    146s]   Not identified MB Latch number: 0
[07/15 16:48:56    146s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:56    146s]  Visiting view : slow_functional_mode
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:56    146s]  Visiting view : fast_functional_mode
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:56    146s] TLC MultiMap info (StdDelay):
[07/15 16:48:56    146s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:56    146s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:56    146s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:56    146s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:56    146s]  Setting StdDelay to: 91ps
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] Creating Lib Analyzer ...
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:56    146s] Summary for sequential cells identification: 
[07/15 16:48:56    146s]   Identified SBFF number: 33
[07/15 16:48:56    146s]   Identified MBFF number: 0
[07/15 16:48:56    146s]   Identified SB Latch number: 0
[07/15 16:48:56    146s]   Identified MB Latch number: 0
[07/15 16:48:56    146s]   Not identified SBFF number: 0
[07/15 16:48:56    146s]   Not identified MBFF number: 0
[07/15 16:48:56    146s]   Not identified SB Latch number: 0
[07/15 16:48:56    146s]   Not identified MB Latch number: 0
[07/15 16:48:56    146s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:56    146s]  Visiting view : slow_functional_mode
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:56    146s]  Visiting view : fast_functional_mode
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:56    146s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:56    146s] TLC MultiMap info (StdDelay):
[07/15 16:48:56    146s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:56    146s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:56    146s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:56    146s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:56    146s]  Setting StdDelay to: 91ps
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:56    146s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:48:56    146s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:48:56    146s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:48:56    146s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:48:56    146s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:48:56    146s] 
[07/15 16:48:56    146s] {RT max_rc 0 4 4 0}
[07/15 16:48:56    147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:27 mem=3308.3M
[07/15 16:48:56    147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:27 mem=3308.3M
[07/15 16:48:56    147s] Creating Lib Analyzer, finished. 
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[07/15 16:48:56    147s] *Info: worst delay setup view: slow_functional_mode
[07/15 16:48:56    147s] Footprint list for hold buffering (delay unit: ps)
[07/15 16:48:56    147s] =================================================================
[07/15 16:48:56    147s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[07/15 16:48:56    147s] ------------------------------------------------------------------
[07/15 16:48:56    147s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[07/15 16:48:56    147s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[07/15 16:48:56    147s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[07/15 16:48:56    147s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[07/15 16:48:56    147s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[07/15 16:48:56    147s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[07/15 16:48:56    147s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[07/15 16:48:56    147s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[07/15 16:48:56    147s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[07/15 16:48:56    147s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[07/15 16:48:56    147s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[07/15 16:48:56    147s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[07/15 16:48:56    147s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[07/15 16:48:56    147s] =================================================================
[07/15 16:48:56    147s] Hold Timer stdDelay = 44.3ps
[07/15 16:48:56    147s]  Visiting view : fast_functional_mode
[07/15 16:48:56    147s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:56    147s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:56    147s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[07/15 16:48:56    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3308.3M, EPOCH TIME: 1721076536.790275
[07/15 16:48:56    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:56    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3308.3M, EPOCH TIME: 1721076536.799511
[07/15 16:48:56    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:56    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.295  |  0.000  | -0.295  |
|           TNS (ns):| -6.384  |  0.000  | -6.384  |
|    Violating Paths:|   22    |    0    |   22    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3308.3M, EPOCH TIME: 1721076536.813175
[07/15 16:48:56    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:56    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3308.3M, EPOCH TIME: 1721076536.822070
[07/15 16:48:56    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:56    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] Density: 65.250%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:48:56    147s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2074.3M, totSessionCpu=0:02:27 **
[07/15 16:48:56    147s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:01.8 (1.1), totSession cpu/real = 0:02:27.4/0:46:54.4 (0.1), mem = 3131.3M
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] =============================================================================================
[07/15 16:48:56    147s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.18-s099_1
[07/15 16:48:56    147s] =============================================================================================
[07/15 16:48:56    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:56    147s] ---------------------------------------------------------------------------------------------
[07/15 16:48:56    147s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:56    147s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:56    147s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  39.9 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:56    147s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.6
[07/15 16:48:56    147s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:56    147s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:48:56    147s] [ TimingUpdate           ]     10   0:00:00.1  (   7.0 % )     0:00:00.2 /  0:00:00.4    1.5
[07/15 16:48:56    147s] [ FullDelayCalc          ]      2   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.2    1.5
[07/15 16:48:56    147s] [ TimingReport           ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:56    147s] [ SaveTimingGraph        ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:56    147s] [ RestoreTimingGraph     ]      1   0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 16:48:56    147s] [ MISC                   ]          0:00:00.3  (  19.3 % )     0:00:00.3 /  0:00:00.3    0.9
[07/15 16:48:56    147s] ---------------------------------------------------------------------------------------------
[07/15 16:48:56    147s]  BuildHoldData #1 TOTAL             0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.9    1.1
[07/15 16:48:56    147s] ---------------------------------------------------------------------------------------------
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:27.4/0:46:54.4 (0.1), mem = 3131.3M
[07/15 16:48:56    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.19
[07/15 16:48:56    147s] #optDebug: Start CG creation (mem=3131.3M)
[07/15 16:48:56    147s]  ...initializing CG  maxDriveDist 2849.668000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 284.966000 
[07/15 16:48:56    147s] (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgPrt (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgEgp (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgPbk (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgNrb(cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgObs (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgCon (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s]  ...processing cgPdm (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3206.3M)
[07/15 16:48:56    147s] {MMLU 0 13 1429}
[07/15 16:48:56    147s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=3206.3M
[07/15 16:48:56    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=3206.3M
[07/15 16:48:56    147s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:56    147s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:56    147s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:56    147s] HoldSingleBuffer minRootGain=0.000
[07/15 16:48:56    147s] *info: Run optDesign holdfix with 4 threads.
[07/15 16:48:56    147s] Info: 13 nets with fixed/cover wires excluded.
[07/15 16:48:56    147s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:48:56    147s] --------------------------------------------------- 
[07/15 16:48:56    147s]    Hold Timing Summary  - Initial 
[07/15 16:48:56    147s] --------------------------------------------------- 
[07/15 16:48:56    147s]  Target slack:       0.0000 ns
[07/15 16:48:56    147s]  View: fast_functional_mode 
[07/15 16:48:56    147s]    WNS:      -0.2948
[07/15 16:48:56    147s]    TNS:      -6.3838
[07/15 16:48:56    147s]    VP :           22
[07/15 16:48:56    147s]    Worst hold path end point: spi1_Rx_data_temp_reg[39]/SE 
[07/15 16:48:56    147s] --------------------------------------------------- 
[07/15 16:48:56    147s] Info: Done creating the CCOpt slew target map.
[07/15 16:48:56    147s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:48:56    147s] ### Creating PhyDesignMc. totSessionCpu=0:02:27 mem=3362.4M
[07/15 16:48:56    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:3362.4M, EPOCH TIME: 1721076536.875425
[07/15 16:48:56    147s] Processing tracks to init pin-track alignment.
[07/15 16:48:56    147s] z: 2, totalTracks: 1
[07/15 16:48:56    147s] z: 4, totalTracks: 1
[07/15 16:48:56    147s] z: 6, totalTracks: 1
[07/15 16:48:56    147s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:48:56    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3362.4M, EPOCH TIME: 1721076536.877075
[07/15 16:48:56    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:48:56    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3362.4M, EPOCH TIME: 1721076536.886223
[07/15 16:48:56    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3362.4M, EPOCH TIME: 1721076536.886279
[07/15 16:48:56    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3394.4M, EPOCH TIME: 1721076536.887239
[07/15 16:48:56    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3394.4MB).
[07/15 16:48:56    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3394.4M, EPOCH TIME: 1721076536.887454
[07/15 16:48:56    147s] TotalInstCnt at PhyDesignMc Initialization: 1395
[07/15 16:48:56    147s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:27 mem=3394.4M
[07/15 16:48:56    147s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3394.4M, EPOCH TIME: 1721076536.905204
[07/15 16:48:56    147s] Found 0 hard placement blockage before merging.
[07/15 16:48:56    147s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3394.4M, EPOCH TIME: 1721076536.905301
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] *** Starting Core Fixing (fixHold) cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:02:27 mem=3394.4M density=65.250% ***
[07/15 16:48:56    147s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[07/15 16:48:56    147s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:56    147s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:56    147s] ### Creating RouteCongInterface, started
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] #optDebug: {0, 0.900}
[07/15 16:48:56    147s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.250%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 16:48:56    147s] *info: Hold Batch Commit is enabled
[07/15 16:48:56    147s] *info: Levelized Batch Commit is enabled
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] Phase I ......
[07/15 16:48:56    147s] Executing transform: ECO Safe Resize
[07/15 16:48:56    147s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:56    147s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 16:48:56    147s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:56    147s] Worst hold path end point:
[07/15 16:48:56    147s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 16:48:56    147s]     net: FE_PHN255_SPI_CS (nrTerm=26)
[07/15 16:48:56    147s] |   0|  -0.295|    -6.38|      22|          0|       0(     0)|   65.25%|   0:00:00.0|  3447.8M|
[07/15 16:48:56    147s] Worst hold path end point:
[07/15 16:48:56    147s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 16:48:56    147s]     net: FE_PHN255_SPI_CS (nrTerm=26)
[07/15 16:48:56    147s] |   1|  -0.295|    -6.38|      22|          0|       0(     0)|   65.25%|   0:00:00.0|  3447.8M|
[07/15 16:48:56    147s] 
[07/15 16:48:56    147s] Capturing REF for hold ...
[07/15 16:48:56    147s]    Hold Timing Snapshot: (REF)
[07/15 16:48:56    147s]              All PG WNS: -0.295
[07/15 16:48:56    147s]              All PG TNS: -6.384
[07/15 16:48:56    147s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:56    147s] Executing transform: AddBuffer + LegalResize
[07/15 16:48:56    147s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:56    147s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[07/15 16:48:56    147s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:56    147s] Worst hold path end point:
[07/15 16:48:56    147s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 16:48:56    147s]     net: FE_PHN255_SPI_CS (nrTerm=26)
[07/15 16:48:56    147s] |   0|  -0.295|    -6.38|      22|          0|       0(     0)|   65.25%|   0:00:00.0|  3447.8M|
[07/15 16:48:56    147s] Worst hold path end point:
[07/15 16:48:56    147s]   spi1_Rx_data_temp_reg[39]/SE
[07/15 16:48:56    147s]     net: FE_PHN255_SPI_CS (nrTerm=26)
[07/15 16:48:56    147s] |   1|  -0.200|    -4.29|      22|          1|       0(     0)|   65.27%|   0:00:00.0|  3505.0M|
[07/15 16:48:57    147s] Worst hold path end point:
[07/15 16:48:57    147s]   spi1_Rx_count_reg[4]/RN
[07/15 16:48:57    147s]     net: spi1_n_2270 (nrTerm=7)
[07/15 16:48:57    147s] |   2|  -0.061|    -0.32|       6|          1|       0(     0)|   65.28%|   0:00:01.0|  3505.0M|
[07/15 16:48:57    147s] |   3|   0.000|     0.00|       0|          1|       0(     0)|   65.30%|   0:00:00.0|  3505.0M|
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] Capturing REF for hold ...
[07/15 16:48:57    147s]    Hold Timing Snapshot: (REF)
[07/15 16:48:57    147s]              All PG WNS: 0.000
[07/15 16:48:57    147s]              All PG TNS: 0.000
[07/15 16:48:57    147s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] *info:    Total 3 cells added for Phase I
[07/15 16:48:57    147s] *info:        in which 0 is ripple commits (0.000%)
[07/15 16:48:57    147s] --------------------------------------------------- 
[07/15 16:48:57    147s]    Hold Timing Summary  - Phase I 
[07/15 16:48:57    147s] --------------------------------------------------- 
[07/15 16:48:57    147s]  Target slack:       0.0000 ns
[07/15 16:48:57    147s]  View: fast_functional_mode 
[07/15 16:48:57    147s]    WNS:       0.0000
[07/15 16:48:57    147s]    TNS:       0.0000
[07/15 16:48:57    147s]    VP :            0
[07/15 16:48:57    147s]    Worst hold path end point: npg1_phase_up_count_reg[1]/D 
[07/15 16:48:57    147s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.302%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] *** Finished Core Fixing (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:28 mem=3535.5M density=65.302% ***
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] *info:
[07/15 16:48:57    147s] *info: Added a total of 3 cells to fix/reduce hold violation
[07/15 16:48:57    147s] *info:          in which 2 termBuffering
[07/15 16:48:57    147s] *info:          in which 0 dummyBuffering
[07/15 16:48:57    147s] *info:
[07/15 16:48:57    147s] *info: Summary: 
[07/15 16:48:57    147s] *info:            2 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[07/15 16:48:57    147s] *info:            1 cell  of type 'BUJI3VX3' (7.0, 	20.195) used
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3535.5M, EPOCH TIME: 1721076537.111453
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:3434.5M, EPOCH TIME: 1721076537.120342
[07/15 16:48:57    147s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3434.5M, EPOCH TIME: 1721076537.120810
[07/15 16:48:57    147s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3434.5M, EPOCH TIME: 1721076537.120897
[07/15 16:48:57    147s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3434.5M, EPOCH TIME: 1721076537.122207
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:57    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3434.5M, EPOCH TIME: 1721076537.131210
[07/15 16:48:57    147s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3434.5M, EPOCH TIME: 1721076537.131264
[07/15 16:48:57    147s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3442.5M, EPOCH TIME: 1721076537.132256
[07/15 16:48:57    147s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3442.5M, EPOCH TIME: 1721076537.132422
[07/15 16:48:57    147s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3442.5M, EPOCH TIME: 1721076537.132503
[07/15 16:48:57    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3442.5M, EPOCH TIME: 1721076537.132583
[07/15 16:48:57    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3442.5M, EPOCH TIME: 1721076537.132622
[07/15 16:48:57    147s] TDRefine: refinePlace mode is spiral
[07/15 16:48:57    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.12
[07/15 16:48:57    147s] OPERPROF: Starting RefinePlace at level 1, MEM:3442.5M, EPOCH TIME: 1721076537.132684
[07/15 16:48:57    147s] *** Starting refinePlace (0:02:28 mem=3442.5M) ***
[07/15 16:48:57    147s] Total net bbox length = 4.753e+04 (2.657e+04 2.096e+04) (ext = 5.080e+03)
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:57    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:57    147s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:57    147s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:57    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3442.5M, EPOCH TIME: 1721076537.134051
[07/15 16:48:57    147s] Starting refinePlace ...
[07/15 16:48:57    147s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:57    147s] One DDP V2 for no tweak run.
[07/15 16:48:57    147s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:57    147s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3474.6M, EPOCH TIME: 1721076537.137413
[07/15 16:48:57    147s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:48:57    147s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3474.6M, EPOCH TIME: 1721076537.137475
[07/15 16:48:57    147s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3474.6M, EPOCH TIME: 1721076537.137541
[07/15 16:48:57    147s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3474.6M, EPOCH TIME: 1721076537.137588
[07/15 16:48:57    147s] DDP markSite nrRow 45 nrJob 45
[07/15 16:48:57    147s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3474.6M, EPOCH TIME: 1721076537.137668
[07/15 16:48:57    147s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:3474.6M, EPOCH TIME: 1721076537.137713
[07/15 16:48:57    147s]   Spread Effort: high, pre-route mode, useDDP on.
[07/15 16:48:57    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3442.5MB) @(0:02:28 - 0:02:28).
[07/15 16:48:57    147s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:57    147s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:48:57    147s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:48:57    147s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:48:57    147s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:48:57    147s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:48:57    147s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 16:48:57    147s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:57    147s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:48:57    147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3410.5MB) @(0:02:28 - 0:02:28).
[07/15 16:48:57    147s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:48:57    147s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3410.5MB
[07/15 16:48:57    147s] Statistics of distance of Instance movement in refine placement:
[07/15 16:48:57    147s]   maximum (X+Y) =         0.00 um
[07/15 16:48:57    147s]   mean    (X+Y) =         0.00 um
[07/15 16:48:57    147s] Summary Report:
[07/15 16:48:57    147s] Instances move: 0 (out of 1387 movable)
[07/15 16:48:57    147s] Instances flipped: 0
[07/15 16:48:57    147s] Mean displacement: 0.00 um
[07/15 16:48:57    147s] Max displacement: 0.00 um 
[07/15 16:48:57    147s] Total instances moved : 0
[07/15 16:48:57    147s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.047, MEM:3410.5M, EPOCH TIME: 1721076537.181266
[07/15 16:48:57    147s] Total net bbox length = 4.753e+04 (2.657e+04 2.096e+04) (ext = 5.080e+03)
[07/15 16:48:57    147s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3410.5MB
[07/15 16:48:57    147s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3410.5MB) @(0:02:28 - 0:02:28).
[07/15 16:48:57    147s] *** Finished refinePlace (0:02:28 mem=3410.5M) ***
[07/15 16:48:57    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.12
[07/15 16:48:57    147s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.049, MEM:3410.5M, EPOCH TIME: 1721076537.181764
[07/15 16:48:57    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3410.5M, EPOCH TIME: 1721076537.185569
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3434.6M, EPOCH TIME: 1721076537.188059
[07/15 16:48:57    147s] *** maximum move = 0.00 um ***
[07/15 16:48:57    147s] *** Finished re-routing un-routed nets (3434.6M) ***
[07/15 16:48:57    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:3434.6M, EPOCH TIME: 1721076537.188600
[07/15 16:48:57    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3434.6M, EPOCH TIME: 1721076537.190071
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:57    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3434.6M, EPOCH TIME: 1721076537.199273
[07/15 16:48:57    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3434.6M, EPOCH TIME: 1721076537.199329
[07/15 16:48:57    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3442.5M, EPOCH TIME: 1721076537.200691
[07/15 16:48:57    147s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3442.5M, EPOCH TIME: 1721076537.200836
[07/15 16:48:57    147s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3442.5M, EPOCH TIME: 1721076537.200918
[07/15 16:48:57    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3442.5M, EPOCH TIME: 1721076537.200997
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3442.6M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Density: 65.302%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[07/15 16:48:57    147s] *** Finish Post CTS Hold Fixing (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:28 mem=3508.0M density=65.302%) ***
[07/15 16:48:57    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.19
[07/15 16:48:57    147s] **INFO: total 419 insts, 283 nets marked don't touch
[07/15 16:48:57    147s] **INFO: total 419 insts, 283 nets marked don't touch DB property
[07/15 16:48:57    147s] **INFO: total 419 insts, 283 nets unmarked don't touch
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:48:57    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3396.3M, EPOCH TIME: 1721076537.246629
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:3135.3M, EPOCH TIME: 1721076537.250016
[07/15 16:48:57    147s] TotalInstCnt at PhyDesignMc Destruction: 1398
[07/15 16:48:57    147s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:02:27.8/0:46:54.8 (0.1), mem = 3135.3M
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] =============================================================================================
[07/15 16:48:57    147s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.18-s099_1
[07/15 16:48:57    147s] =============================================================================================
[07/15 16:48:57    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:57    147s] ---------------------------------------------------------------------------------------------
[07/15 16:48:57    147s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:57    147s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 16:48:57    147s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:57    147s] [ OptimizationStep       ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:57    147s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:57    147s] [ OptGetWeight           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ OptEval                ]      4   0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:57    147s] [ OptCommit              ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:48:57    147s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:48:57    147s] [ IncrDelayCalc          ]     11   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:48:57    147s] [ HoldReEval             ]      3   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 16:48:57    147s] [ HoldCollectNode        ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ HoldBottleneckCount    ]      5   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 16:48:57    147s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ HoldDBCommit           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ RefinePlace            ]      1   0:00:00.1  (  26.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:57    147s] [ TimingUpdate           ]      7   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:57    147s] [ TimingReport           ]      3   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:57    147s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:48:57    147s] [ MISC                   ]          0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 16:48:57    147s] ---------------------------------------------------------------------------------------------
[07/15 16:48:57    147s]  HoldOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 16:48:57    147s] ---------------------------------------------------------------------------------------------
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3135.3M, EPOCH TIME: 1721076537.251989
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:57    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3135.3M, EPOCH TIME: 1721076537.261188
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] *** Steiner Routed Nets: 22.416%; Threshold: 100; Threshold for Hold: 100
[07/15 16:48:57    147s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=3135.3M
[07/15 16:48:57    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=3135.3M
[07/15 16:48:57    147s] Re-routed 0 nets
[07/15 16:48:57    147s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:57    147s] Deleting Lib Analyzer.
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:57    147s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:57    147s] Summary for sequential cells identification: 
[07/15 16:48:57    147s]   Identified SBFF number: 33
[07/15 16:48:57    147s]   Identified MBFF number: 0
[07/15 16:48:57    147s]   Identified SB Latch number: 0
[07/15 16:48:57    147s]   Identified MB Latch number: 0
[07/15 16:48:57    147s]   Not identified SBFF number: 0
[07/15 16:48:57    147s]   Not identified MBFF number: 0
[07/15 16:48:57    147s]   Not identified SB Latch number: 0
[07/15 16:48:57    147s]   Not identified MB Latch number: 0
[07/15 16:48:57    147s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:57    147s]  Visiting view : slow_functional_mode
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:57    147s]  Visiting view : fast_functional_mode
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:57    147s] TLC MultiMap info (StdDelay):
[07/15 16:48:57    147s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:57    147s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:57    147s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:57    147s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:57    147s]  Setting StdDelay to: 91ps
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:57    147s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[07/15 16:48:57    147s] OPTC: user 20.0
[07/15 16:48:57    147s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:48:57    147s] Summary for sequential cells identification: 
[07/15 16:48:57    147s]   Identified SBFF number: 33
[07/15 16:48:57    147s]   Identified MBFF number: 0
[07/15 16:48:57    147s]   Identified SB Latch number: 0
[07/15 16:48:57    147s]   Identified MB Latch number: 0
[07/15 16:48:57    147s]   Not identified SBFF number: 0
[07/15 16:48:57    147s]   Not identified MBFF number: 0
[07/15 16:48:57    147s]   Not identified SB Latch number: 0
[07/15 16:48:57    147s]   Not identified MB Latch number: 0
[07/15 16:48:57    147s]   Number of sequential cells which are not FFs: 43
[07/15 16:48:57    147s]  Visiting view : slow_functional_mode
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:48:57    147s]  Visiting view : fast_functional_mode
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:48:57    147s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:48:57    147s] TLC MultiMap info (StdDelay):
[07/15 16:48:57    147s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:48:57    147s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:48:57    147s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:48:57    147s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:48:57    147s]  Setting StdDelay to: 91ps
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:48:57    147s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/15 16:48:57    147s] GigaOpt: WNS bump threshold: 0.0455
[07/15 16:48:57    147s] GigaOpt: Skipping postEco optimization
[07/15 16:48:57    147s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/15 16:48:57    147s] GigaOpt: Skipping nonLegal postEco optimization
[07/15 16:48:57    147s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:48:57    147s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] Active setup views:
[07/15 16:48:57    147s]  slow_functional_mode
[07/15 16:48:57    147s]   Dominating endpoints: 0
[07/15 16:48:57    147s]   Dominating TNS: -0.000
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] OPTC: user 20.0
[07/15 16:48:57    147s] OPTC: user 20.0
[07/15 16:48:57    147s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3238.66 MB )
[07/15 16:48:57    147s] (I)      ============================ Layers =============================
[07/15 16:48:57    147s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:57    147s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:48:57    147s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:57    147s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:48:57    147s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:48:57    147s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:48:57    147s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:48:57    147s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:48:57    147s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:48:57    147s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:48:57    147s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:48:57    147s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:48:57    147s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:48:57    147s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:48:57    147s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:48:57    147s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:57    147s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:48:57    147s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:48:57    147s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:48:57    147s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:48:57    147s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:48:57    147s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:48:57    147s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:48:57    147s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:48:57    147s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:48:57    147s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:48:57    147s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:48:57    147s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:48:57    147s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:48:57    147s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:48:57    147s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:48:57    147s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:48:57    147s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:48:57    147s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:48:57    147s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:48:57    147s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:48:57    147s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:48:57    147s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:48:57    147s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:48:57    147s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:48:57    147s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:48:57    147s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:48:57    147s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:48:57    147s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:48:57    147s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:48:57    147s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:48:57    147s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:48:57    147s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:48:57    147s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:48:57    147s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:48:57    147s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:48:57    147s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:48:57    147s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:48:57    147s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:48:57    147s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:48:57    147s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:48:57    147s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:48:57    147s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:48:57    147s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:48:57    147s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:48:57    147s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:48:57    147s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:48:57    147s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:48:57    147s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:48:57    147s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:48:57    147s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:48:57    147s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:48:57    147s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:48:57    147s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:48:57    147s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:48:57    147s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:48:57    147s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:48:57    147s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:48:57    147s] (I)      Started Import and model ( Curr Mem: 3238.66 MB )
[07/15 16:48:57    147s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:48:57    147s] (I)      == Non-default Options ==
[07/15 16:48:57    147s] (I)      Build term to term wires                           : false
[07/15 16:48:57    147s] (I)      Maximum routing layer                              : 4
[07/15 16:48:57    147s] (I)      Number of threads                                  : 4
[07/15 16:48:57    147s] (I)      Method to set GCell size                           : row
[07/15 16:48:57    147s] (I)      Counted 402 PG shapes. We will not process PG shapes layer by layer.
[07/15 16:48:57    147s] (I)      Use row-based GCell size
[07/15 16:48:57    147s] (I)      Use row-based GCell align
[07/15 16:48:57    147s] (I)      layer 0 area = 202000
[07/15 16:48:57    147s] (I)      layer 1 area = 202000
[07/15 16:48:57    147s] (I)      layer 2 area = 202000
[07/15 16:48:57    147s] (I)      layer 3 area = 202000
[07/15 16:48:57    147s] (I)      GCell unit size   : 4480
[07/15 16:48:57    147s] (I)      GCell multiplier  : 1
[07/15 16:48:57    147s] (I)      GCell row height  : 4480
[07/15 16:48:57    147s] (I)      Actual row height : 4480
[07/15 16:48:57    147s] (I)      GCell align ref   : 20160 20160
[07/15 16:48:57    147s] [NR-eGR] Track table information for default rule: 
[07/15 16:48:57    147s] [NR-eGR] MET1 has single uniform track structure
[07/15 16:48:57    147s] [NR-eGR] MET2 has single uniform track structure
[07/15 16:48:57    147s] [NR-eGR] MET3 has single uniform track structure
[07/15 16:48:57    147s] [NR-eGR] MET4 has single uniform track structure
[07/15 16:48:57    147s] [NR-eGR] METTP has single uniform track structure
[07/15 16:48:57    147s] [NR-eGR] METTPL has single uniform track structure
[07/15 16:48:57    147s] (I)      ================= Default via =================
[07/15 16:48:57    147s] (I)      +---+--------------------+--------------------+
[07/15 16:48:57    147s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[07/15 16:48:57    147s] (I)      +---+--------------------+--------------------+
[07/15 16:48:57    147s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[07/15 16:48:57    147s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[07/15 16:48:57    147s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[07/15 16:48:57    147s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[07/15 16:48:57    147s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[07/15 16:48:57    147s] (I)      +---+--------------------+--------------------+
[07/15 16:48:57    147s] [NR-eGR] Read 260 PG shapes
[07/15 16:48:57    147s] [NR-eGR] Read 0 clock shapes
[07/15 16:48:57    147s] [NR-eGR] Read 0 other shapes
[07/15 16:48:57    147s] [NR-eGR] #Routing Blockages  : 0
[07/15 16:48:57    147s] [NR-eGR] #Instance Blockages : 0
[07/15 16:48:57    147s] [NR-eGR] #PG Blockages       : 260
[07/15 16:48:57    147s] [NR-eGR] #Halo Blockages     : 0
[07/15 16:48:57    147s] [NR-eGR] #Boundary Blockages : 0
[07/15 16:48:57    147s] [NR-eGR] #Clock Blockages    : 0
[07/15 16:48:57    147s] [NR-eGR] #Other Blockages    : 0
[07/15 16:48:57    147s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/15 16:48:57    147s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 893
[07/15 16:48:57    147s] [NR-eGR] Read 1432 nets ( ignored 13 )
[07/15 16:48:57    147s] (I)      early_global_route_priority property id does not exist.
[07/15 16:48:57    147s] (I)      Read Num Blocks=260  Num Prerouted Wires=893  Num CS=0
[07/15 16:48:57    147s] (I)      Layer 1 (V) : #blockages 260 : #preroutes 604
[07/15 16:48:57    147s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 247
[07/15 16:48:57    147s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 42
[07/15 16:48:57    147s] (I)      Number of ignored nets                =     13
[07/15 16:48:57    147s] (I)      Number of connected nets              =      0
[07/15 16:48:57    147s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Number of clock nets                  =     13.  Ignored: No
[07/15 16:48:57    147s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/15 16:48:57    147s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/15 16:48:57    147s] (I)      Ndr track 0 does not exist
[07/15 16:48:57    147s] (I)      ---------------------Grid Graph Info--------------------
[07/15 16:48:57    147s] (I)      Routing area        : (0, 0) - (445200, 241920)
[07/15 16:48:57    147s] (I)      Core area           : (20160, 20160) - (425040, 221760)
[07/15 16:48:57    147s] (I)      Site width          :   560  (dbu)
[07/15 16:48:57    147s] (I)      Row height          :  4480  (dbu)
[07/15 16:48:57    147s] (I)      GCell row height    :  4480  (dbu)
[07/15 16:48:57    147s] (I)      GCell width         :  4480  (dbu)
[07/15 16:48:57    147s] (I)      GCell height        :  4480  (dbu)
[07/15 16:48:57    147s] (I)      Grid                :    99    54     4
[07/15 16:48:57    147s] (I)      Layer numbers       :     1     2     3     4
[07/15 16:48:57    147s] (I)      Vertical capacity   :     0  4480     0  4480
[07/15 16:48:57    147s] (I)      Horizontal capacity :     0     0  4480     0
[07/15 16:48:57    147s] (I)      Default wire width  :   230   280   280   280
[07/15 16:48:57    147s] (I)      Default wire space  :   230   280   280   280
[07/15 16:48:57    147s] (I)      Default wire pitch  :   460   560   560   560
[07/15 16:48:57    147s] (I)      Default pitch size  :   460   560   560   560
[07/15 16:48:57    147s] (I)      First track coord   :   280   280   280   280
[07/15 16:48:57    147s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[07/15 16:48:57    147s] (I)      Total num of tracks :   432   795   432   795
[07/15 16:48:57    147s] (I)      Num of masks        :     1     1     1     1
[07/15 16:48:57    147s] (I)      Num of trim masks   :     0     0     0     0
[07/15 16:48:57    147s] (I)      --------------------------------------------------------
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] [NR-eGR] ============ Routing rule table ============
[07/15 16:48:57    147s] [NR-eGR] Rule id: 0  Nets: 1419
[07/15 16:48:57    147s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/15 16:48:57    147s] (I)                    Layer    2    3    4 
[07/15 16:48:57    147s] (I)                    Pitch  560  560  560 
[07/15 16:48:57    147s] (I)             #Used tracks    1    1    1 
[07/15 16:48:57    147s] (I)       #Fully used tracks    1    1    1 
[07/15 16:48:57    147s] [NR-eGR] ========================================
[07/15 16:48:57    147s] [NR-eGR] 
[07/15 16:48:57    147s] (I)      =============== Blocked Tracks ===============
[07/15 16:48:57    147s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:57    147s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/15 16:48:57    147s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:57    147s] (I)      |     1 |       0 |        0 |         0.00% |
[07/15 16:48:57    147s] (I)      |     2 |   42930 |     6090 |        14.19% |
[07/15 16:48:57    147s] (I)      |     3 |   42768 |        0 |         0.00% |
[07/15 16:48:57    147s] (I)      |     4 |   42930 |        0 |         0.00% |
[07/15 16:48:57    147s] (I)      +-------+---------+----------+---------------+
[07/15 16:48:57    147s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3238.66 MB )
[07/15 16:48:57    147s] (I)      Reset routing kernel
[07/15 16:48:57    147s] (I)      Started Global Routing ( Curr Mem: 3238.66 MB )
[07/15 16:48:57    147s] (I)      totalPins=4830  totalGlobalPin=4708 (97.47%)
[07/15 16:48:57    147s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:57    147s] [NR-eGR] Layer group 1: route 1419 net(s) in layer range [2, 4]
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] (I)      ============  Phase 1a Route ============
[07/15 16:48:57    147s] (I)      Usage: 10968 = (5838 H, 5130 V) = (13.65% H, 6.43% V) = (2.615e+04um H, 2.298e+04um V)
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] (I)      ============  Phase 1b Route ============
[07/15 16:48:57    147s] (I)      Usage: 10968 = (5838 H, 5130 V) = (13.65% H, 6.43% V) = (2.615e+04um H, 2.298e+04um V)
[07/15 16:48:57    147s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.913664e+04um
[07/15 16:48:57    147s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/15 16:48:57    147s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] (I)      ============  Phase 1c Route ============
[07/15 16:48:57    147s] (I)      Usage: 10968 = (5838 H, 5130 V) = (13.65% H, 6.43% V) = (2.615e+04um H, 2.298e+04um V)
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] (I)      ============  Phase 1d Route ============
[07/15 16:48:57    147s] (I)      Usage: 10968 = (5838 H, 5130 V) = (13.65% H, 6.43% V) = (2.615e+04um H, 2.298e+04um V)
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] (I)      ============  Phase 1e Route ============
[07/15 16:48:57    147s] (I)      Usage: 10968 = (5838 H, 5130 V) = (13.65% H, 6.43% V) = (2.615e+04um H, 2.298e+04um V)
[07/15 16:48:57    147s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.913664e+04um
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] (I)      ============  Phase 1l Route ============
[07/15 16:48:57    147s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/15 16:48:57    147s] (I)      Layer  2:      36109      7141         5        4016       37960    ( 9.57%) 
[07/15 16:48:57    147s] (I)      Layer  3:      42336      6612         0           0       42336    ( 0.00%) 
[07/15 16:48:57    147s] (I)      Layer  4:      42135       781         0           0       41976    ( 0.00%) 
[07/15 16:48:57    147s] (I)      Total:        120580     14534         5        4016      122272    ( 3.18%) 
[07/15 16:48:57    147s] (I)      
[07/15 16:48:57    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/15 16:48:57    147s] [NR-eGR]                        OverCon            
[07/15 16:48:57    147s] [NR-eGR]                         #Gcell     %Gcell
[07/15 16:48:57    147s] [NR-eGR]        Layer               (1)    OverCon
[07/15 16:48:57    147s] [NR-eGR] ----------------------------------------------
[07/15 16:48:57    147s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:57    147s] [NR-eGR]    MET2 ( 2)         5( 0.11%)   ( 0.11%) 
[07/15 16:48:57    147s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:57    147s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/15 16:48:57    147s] [NR-eGR] ----------------------------------------------
[07/15 16:48:57    147s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[07/15 16:48:57    147s] [NR-eGR] 
[07/15 16:48:57    147s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3238.66 MB )
[07/15 16:48:57    147s] (I)      total 2D Cap : 122538 = (42768 H, 79770 V)
[07/15 16:48:57    147s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/15 16:48:57    147s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3238.66 MB )
[07/15 16:48:57    147s] (I)      ====================================== Runtime Summary ======================================
[07/15 16:48:57    147s] (I)       Step                                        %        Start       Finish      Real       CPU 
[07/15 16:48:57    147s] (I)      ---------------------------------------------------------------------------------------------
[07/15 16:48:57    147s] (I)       Early Global Route kernel             100.00%  1277.10 sec  1277.15 sec  0.05 sec  0.04 sec 
[07/15 16:48:57    147s] (I)       +-Import and model                     18.67%  1277.12 sec  1277.13 sec  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | +-Create place DB                     4.96%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Import place data                 4.76%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read instances and placement    1.30%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read nets                       3.03%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | +-Create route DB                    10.00%  1277.12 sec  1277.13 sec  0.00 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | | +-Import route data (4T)            9.49%  1277.12 sec  1277.13 sec  0.00 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.08%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read routing blockages        0.01%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read instance blockages       0.35%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read PG blockages             0.10%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read clock blockages          0.04%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read other blockages          0.03%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read halo blockages           0.02%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Read boundary cut boxes       0.01%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read blackboxes                 0.03%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read prerouted                  1.31%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read unlegalized nets           0.10%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Read nets                       0.72%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Set up via pillars              0.03%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Initialize 3D grid graph        0.05%  1277.12 sec  1277.12 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Model blockage capacity         1.45%  1277.12 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | | +-Initialize 3D capacity        1.12%  1277.12 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | +-Read aux data                       0.01%  1277.13 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | +-Others data preparation             0.11%  1277.13 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | +-Create route kernel                 2.47%  1277.13 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       +-Global Routing                       49.65%  1277.13 sec  1277.15 sec  0.02 sec  0.02 sec 
[07/15 16:48:57    147s] (I)       | +-Initialization                      0.82%  1277.13 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | +-Net group 1                        47.02%  1277.13 sec  1277.15 sec  0.02 sec  0.02 sec 
[07/15 16:48:57    147s] (I)       | | +-Generate topology (4T)            3.39%  1277.13 sec  1277.13 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Phase 1a                         13.96%  1277.13 sec  1277.14 sec  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | | | +-Pattern routing (4T)           12.99%  1277.13 sec  1277.14 sec  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | | | +-Add via demand to 2D            0.46%  1277.14 sec  1277.14 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Phase 1b                          0.11%  1277.14 sec  1277.14 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Phase 1c                          0.03%  1277.14 sec  1277.14 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Phase 1d                          0.03%  1277.14 sec  1277.14 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Phase 1e                          0.38%  1277.14 sec  1277.14 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | | +-Route legalization              0.01%  1277.14 sec  1277.14 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | | +-Phase 1l                         26.95%  1277.14 sec  1277.15 sec  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | | | +-Layer assignment (4T)          26.44%  1277.14 sec  1277.15 sec  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)       | +-Clean cong LA                       0.01%  1277.15 sec  1277.15 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       +-Export 3D cong map                    1.01%  1277.15 sec  1277.15 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)       | +-Export 2D cong map                  0.18%  1277.15 sec  1277.15 sec  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)      ==================== Summary by functions =====================
[07/15 16:48:57    147s] (I)       Lv  Step                                %      Real       CPU 
[07/15 16:48:57    147s] (I)      ---------------------------------------------------------------
[07/15 16:48:57    147s] (I)        0  Early Global Route kernel     100.00%  0.05 sec  0.04 sec 
[07/15 16:48:57    147s] (I)        1  Global Routing                 49.65%  0.02 sec  0.02 sec 
[07/15 16:48:57    147s] (I)        1  Import and model               18.67%  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        1  Export 3D cong map              1.01%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Net group 1                    47.02%  0.02 sec  0.02 sec 
[07/15 16:48:57    147s] (I)        2  Create route DB                10.00%  0.00 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        2  Create place DB                 4.96%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Create route kernel             2.47%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Initialization                  0.82%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Export 2D cong map              0.18%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        3  Phase 1l                       26.95%  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        3  Phase 1a                       13.96%  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        3  Import route data (4T)          9.49%  0.00 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        3  Import place data               4.76%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        3  Generate topology (4T)          3.39%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        3  Phase 1e                        0.38%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        3  Phase 1b                        0.11%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Layer assignment (4T)          26.44%  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        4  Pattern routing (4T)           12.99%  0.01 sec  0.01 sec 
[07/15 16:48:57    147s] (I)        4  Read nets                       3.75%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Read blockages ( Layer 2-4 )    2.08%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Model blockage capacity         1.45%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Read prerouted                  1.31%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Read instances and placement    1.30%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Add via demand to 2D            0.46%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Read unlegalized nets           0.10%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Initialize 3D grid graph        0.05%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Initialize 3D capacity          1.12%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read instance blockages         0.35%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[07/15 16:48:57    147s] OPERPROF: Starting HotSpotCal at level 1, MEM:3238.7M, EPOCH TIME: 1721076537.391610
[07/15 16:48:57    147s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:57    147s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:48:57    147s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:57    147s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:48:57    147s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:57    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:48:57    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:48:57    147s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3238.7M, EPOCH TIME: 1721076537.393893
[07/15 16:48:57    147s] [hotspot] Hotspot report including placement blocked areas
[07/15 16:48:57    147s] OPERPROF: Starting HotSpotCal at level 1, MEM:3238.7M, EPOCH TIME: 1721076537.394009
[07/15 16:48:57    147s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:57    147s] [hotspot] |            |   max hotspot | total hotspot |
[07/15 16:48:57    147s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:57    147s] [hotspot] | normalized |          0.00 |          0.00 |
[07/15 16:48:57    147s] [hotspot] +------------+---------------+---------------+
[07/15 16:48:57    147s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:48:57    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:48:57    147s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:3238.7M, EPOCH TIME: 1721076537.400697
[07/15 16:48:57    147s] Reported timing to dir ./timingReports
[07/15 16:48:57    147s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2034.2M, totSessionCpu=0:02:28 **
[07/15 16:48:57    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3113.1M, EPOCH TIME: 1721076537.420673
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:57    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3113.1M, EPOCH TIME: 1721076537.430062
[07/15 16:48:57    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:57    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:48:57    147s] 
[07/15 16:48:57    147s] TimeStamp Deleting Cell Server End ...
[07/15 16:48:57    148s] Starting delay calculation for Hold views
[07/15 16:48:57    148s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:57    148s] #################################################################################
[07/15 16:48:57    148s] # Design Stage: PreRoute
[07/15 16:48:57    148s] # Design Name: aska_dig
[07/15 16:48:57    148s] # Design Mode: 180nm
[07/15 16:48:57    148s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:57    148s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:57    148s] # Signoff Settings: SI Off 
[07/15 16:48:57    148s] #################################################################################
[07/15 16:48:57    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 3123.2M, InitMEM = 3123.2M)
[07/15 16:48:57    148s] Calculate delays in BcWc mode...
[07/15 16:48:57    148s] Start delay calculation (fullDC) (4 T). (MEM=3123.17)
[07/15 16:48:57    148s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:48:57    148s] End AAE Lib Interpolated Model. (MEM=3134.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:57    148s] Total number of fetched objects 1432
[07/15 16:48:57    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:57    148s] End delay calculation. (MEM=3293.46 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:48:57    148s] End delay calculation (fullDC). (MEM=3293.46 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:48:57    148s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3293.5M) ***
[07/15 16:48:57    148s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:28 mem=3327.5M)
[07/15 16:48:57    148s] Starting delay calculation for Setup views
[07/15 16:48:57    148s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/15 16:48:57    148s] #################################################################################
[07/15 16:48:57    148s] # Design Stage: PreRoute
[07/15 16:48:57    148s] # Design Name: aska_dig
[07/15 16:48:57    148s] # Design Mode: 180nm
[07/15 16:48:57    148s] # Analysis Mode: MMMC Non-OCV 
[07/15 16:48:57    148s] # Parasitics Mode: No SPEF/RCDB 
[07/15 16:48:57    148s] # Signoff Settings: SI Off 
[07/15 16:48:57    148s] #################################################################################
[07/15 16:48:57    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 3185.4M, InitMEM = 3185.4M)
[07/15 16:48:57    148s] Calculate delays in BcWc mode...
[07/15 16:48:57    148s] Start delay calculation (fullDC) (4 T). (MEM=3185.4)
[07/15 16:48:57    148s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 16:48:57    148s] End AAE Lib Interpolated Model. (MEM=3196.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:58    148s] Total number of fetched objects 1432
[07/15 16:48:58    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:48:58    148s] End delay calculation. (MEM=3360.62 CPU=0:00:00.1 REAL=0:00:01.0)
[07/15 16:48:58    148s] End delay calculation (fullDC). (MEM=3360.62 CPU=0:00:00.2 REAL=0:00:01.0)
[07/15 16:48:58    148s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 3360.6M) ***
[07/15 16:48:58    148s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:29 mem=3394.6M)
[07/15 16:48:58    148s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.008  |  5.816  |  0.008  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:48:58    148s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3206.5M, EPOCH TIME: 1721076538.863593
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] 
[07/15 16:48:58    148s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:58    148s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3206.5M, EPOCH TIME: 1721076538.873085
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] Density: 65.302%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/15 16:48:58    148s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3206.5M, EPOCH TIME: 1721076538.875084
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] 
[07/15 16:48:58    148s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:58    148s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3206.5M, EPOCH TIME: 1721076538.883972
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3206.5M, EPOCH TIME: 1721076538.885711
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] 
[07/15 16:48:58    148s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:48:58    148s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3206.5M, EPOCH TIME: 1721076538.894847
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] *** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:01.0, MEM=3206.5M
[07/15 16:48:58    148s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2148.3M, totSessionCpu=0:02:29 **
[07/15 16:48:58    148s] *** Finished optDesign ***
[07/15 16:48:58    148s] 
[07/15 16:48:58    148s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:04.9 real=0:00:05.3)
[07/15 16:48:58    148s] Info: Destroy the CCOpt slew target map.
[07/15 16:48:58    148s] clean pInstBBox. size 0
[07/15 16:48:58    148s] All LLGs are deleted
[07/15 16:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:48:58    148s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3206.5M, EPOCH TIME: 1721076538.919188
[07/15 16:48:58    148s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3206.5M, EPOCH TIME: 1721076538.919279
[07/15 16:48:58    148s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:48:58    148s] *** optDesign #3 [finish] : cpu/real = 0:00:05.0/0:00:05.4 (0.9), totSession cpu/real = 0:02:29.0/0:46:56.5 (0.1), mem = 3206.5M
[07/15 16:48:58    148s] 
[07/15 16:48:58    148s] =============================================================================================
[07/15 16:48:58    148s]  Final TAT Report : optDesign #3                                                21.18-s099_1
[07/15 16:48:58    148s] =============================================================================================
[07/15 16:48:58    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:48:58    148s] ---------------------------------------------------------------------------------------------
[07/15 16:48:58    148s] [ InitOpt                ]      1   0:00:00.8  (  14.6 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:48:58    148s] [ HoldOpt                ]      1   0:00:00.2  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[07/15 16:48:58    148s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:48:58    148s] [ BuildHoldData          ]      1   0:00:01.5  (  27.2 % )     0:00:01.8 /  0:00:01.9    1.1
[07/15 16:48:58    148s] [ OptSummaryReport       ]      5   0:00:00.2  (   4.6 % )     0:00:01.6 /  0:00:01.1    0.7
[07/15 16:48:58    148s] [ DrvReport              ]      2   0:00:00.7  (  13.0 % )     0:00:00.7 /  0:00:00.0    0.1
[07/15 16:48:58    148s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:48:58    148s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:58    148s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  12.8 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:48:58    148s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:58    148s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:48:58    148s] [ RefinePlace            ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:48:58    148s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.8
[07/15 16:48:58    148s] [ TimingUpdate           ]     27   0:00:00.3  (   6.1 % )     0:00:00.7 /  0:00:01.0    1.4
[07/15 16:48:58    148s] [ FullDelayCalc          ]      4   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.6    1.5
[07/15 16:48:58    148s] [ TimingReport           ]      7   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:58    148s] [ GenerateReports        ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:48:58    148s] [ MISC                   ]          0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:48:58    148s] ---------------------------------------------------------------------------------------------
[07/15 16:48:58    148s]  optDesign #3 TOTAL                 0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.0    0.9
[07/15 16:48:58    148s] ---------------------------------------------------------------------------------------------
[07/15 16:48:58    148s] 
[07/15 16:50:31    152s] <CMD> getCTSMode -engine -quiet
[07/15 16:50:46    152s] <CMD> ctd_win -side none -id ctd_window
[07/15 16:50:46    152s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:50:46    152s] End AAE Lib Interpolated Model. (MEM=3206.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:50:46    152s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/15 16:50:55    152s] 
[07/15 16:50:55    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:50:55    152s] Summary for sequential cells identification: 
[07/15 16:50:55    152s]   Identified SBFF number: 33
[07/15 16:50:55    152s]   Identified MBFF number: 0
[07/15 16:50:55    152s]   Identified SB Latch number: 0
[07/15 16:50:55    152s]   Identified MB Latch number: 0
[07/15 16:50:55    152s]   Not identified SBFF number: 0
[07/15 16:50:55    152s]   Not identified MBFF number: 0
[07/15 16:50:55    152s]   Not identified SB Latch number: 0
[07/15 16:50:55    152s]   Not identified MB Latch number: 0
[07/15 16:50:55    152s]   Number of sequential cells which are not FFs: 43
[07/15 16:50:55    152s]  Visiting view : slow_functional_mode
[07/15 16:50:55    152s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:50:55    152s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:50:55    152s]  Visiting view : fast_functional_mode
[07/15 16:50:55    152s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:50:55    152s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:50:55    152s] TLC MultiMap info (StdDelay):
[07/15 16:50:55    152s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:50:55    152s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:50:55    152s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:50:55    152s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:50:55    152s]  Setting StdDelay to: 91ps
[07/15 16:50:55    152s] 
[07/15 16:50:55    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:51:48    155s] <CMD> selectObject IO_Pin clk
[07/15 16:51:48    155s] <CMD> zoomSelected
[07/15 16:52:05    155s] <CMD> deselectObject IO_Pin clk
[07/15 16:52:05    155s] <CMD> selectInst CTS_cdb_buf_00026
[07/15 16:52:05    155s] <CMD> zoomSelected
[07/15 16:52:13    156s] <CMD> deselectInst CTS_cdb_buf_00026
[07/15 16:52:13    156s] <CMD> selectObject IO_Pin SPI_Clk
[07/15 16:52:13    156s] <CMD> zoomSelected
[07/15 16:52:18    156s] <CMD> deselectObject IO_Pin SPI_Clk
[07/15 16:52:39    156s] <CMD> fit
[07/15 16:52:47    156s] <CMD> zoomBox -22.26000 -66.89300 467.46000 308.81200
[07/15 16:53:26    156s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed_cts
[07/15 16:53:26    156s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 16:53:26    156s] #% Begin save design ... (date=07/15 16:53:26, mem=2118.7M)
[07/15 16:53:26    156s] ----- oaOut ---------------------------
[07/15 16:53:26    156s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed_cts
[07/15 16:53:26    156s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 16:53:26    156s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 16:53:26    156s] Signal Routes: Created 6520 routes.
[07/15 16:53:26    156s] Created 1398 insts; 2796 instTerms; 1459 nets; 0 routes.
[07/15 16:53:26    156s] **WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
[07/15 16:53:26    156s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:53:26    156s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:53:26    156s] TIMER: oaOut total process: 0h 0m  0.12s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 16:53:26    156s] % Begin Save ccopt configuration ... (date=07/15 16:53:26, mem=2118.9M)
[07/15 16:53:26    156s] % End Save ccopt configuration ... (date=07/15 16:53:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2118.9M, current mem=2108.3M)
[07/15 16:53:26    156s] % Begin Save AAE data ... (date=07/15 16:53:26, mem=2108.3M)
[07/15 16:53:26    156s] Saving AAE Data ...
[07/15 16:53:26    156s] % End Save AAE data ... (date=07/15 16:53:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2108.3M, current mem=2108.3M)
[07/15 16:53:26    156s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 16:53:26    156s] Type 'man IMPCTE-104' for more detail.
[07/15 16:53:26    156s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts/inn_data/gui.pref.tcl ...
[07/15 16:53:26    156s] Saving mode setting ...
[07/15 16:53:26    156s] Saving global file ...
[07/15 16:53:26    156s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts/inn_data/aska_dig.apa ...
[07/15 16:53:26    157s] #
[07/15 16:53:26    157s] Saving rc congestion map /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts/aska_dig.congmap.gz ...
[07/15 16:53:26    157s] Saving thumbnail file...
[07/15 16:53:28    157s] % Begin Save power constraints data ... (date=07/15 16:53:28, mem=2108.4M)
[07/15 16:53:28    157s] % End Save power constraints data ... (date=07/15 16:53:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2108.4M, current mem=2108.4M)
[07/15 16:53:28    157s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 16:53:28    157s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts/inn_data/aska_dig.prop
[07/15 16:53:28    157s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3195.7M) ***
[07/15 16:53:28    157s] #% End save design ... (date=07/15 16:53:28, total cpu=0:00:00.6, real=0:00:02.0, peak res=2118.9M, current mem=2107.7M)
[07/15 16:53:28    157s] 
[07/15 16:53:28    157s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:53:28    157s] Severity  ID               Count  Summary                                  
[07/15 16:53:28    157s] WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
[07/15 16:53:28    157s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 16:53:28    157s] *** Message Summary: 2 warning(s), 0 error(s)
[07/15 16:53:28    157s] 
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[07/15 16:54:51    159s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[07/15 16:54:51    159s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/15 16:54:51    159s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[07/15 16:54:51    159s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[07/15 16:54:51    159s] <CMD> routeDesign -globalDetail
[07/15 16:54:51    159s] #% Begin routeDesign (date=07/15 16:54:51, mem=2107.4M)
[07/15 16:54:51    159s] ### Time Record (routeDesign) is installed.
[07/15 16:54:51    159s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2107.44 (MB), peak = 2307.29 (MB)
[07/15 16:54:51    159s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/15 16:54:51    159s] #**INFO: setDesignMode -flowEffort standard
[07/15 16:54:51    159s] #**INFO: setDesignMode -powerEffort none
[07/15 16:54:51    159s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/15 16:54:51    159s] **INFO: User settings:
[07/15 16:54:51    159s] setNanoRouteMode -droutePostRouteSpreadWire         1
[07/15 16:54:51    159s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[07/15 16:54:51    159s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[07/15 16:54:51    159s] setNanoRouteMode -extractThirdPartyCompatible       false
[07/15 16:54:51    159s] setNanoRouteMode -grouteExpTdStdDelay               91
[07/15 16:54:51    159s] setNanoRouteMode -routeBottomRoutingLayer           1
[07/15 16:54:51    159s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[07/15 16:54:51    159s] setNanoRouteMode -routeTopRoutingLayer              4
[07/15 16:54:51    159s] setNanoRouteMode -routeWithSiDriven                 false
[07/15 16:54:51    159s] setNanoRouteMode -routeWithSiPostRouteFix           false
[07/15 16:54:51    159s] setNanoRouteMode -routeWithTimingDriven             false
[07/15 16:54:51    159s] setNanoRouteMode -timingEngine                      {}
[07/15 16:54:51    159s] setDesignMode -process                              180
[07/15 16:54:51    159s] setExtractRCMode -coupling_c_th                     3
[07/15 16:54:51    159s] setExtractRCMode -engine                            preRoute
[07/15 16:54:51    159s] setExtractRCMode -relative_c_th                     0.03
[07/15 16:54:51    159s] setExtractRCMode -total_c_th                        5
[07/15 16:54:51    159s] setDelayCalMode -enable_high_fanout                 true
[07/15 16:54:51    159s] setDelayCalMode -engine                             aae
[07/15 16:54:51    159s] setDelayCalMode -ignoreNetLoad                      false
[07/15 16:54:51    159s] setDelayCalMode -socv_accuracy_mode                 low
[07/15 16:54:51    159s] setSIMode -separate_delta_delay_on_data             true
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/15 16:54:51    159s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/15 16:54:51    159s] OPERPROF: Starting checkPlace at level 1, MEM:3192.5M, EPOCH TIME: 1721076891.671962
[07/15 16:54:51    159s] Processing tracks to init pin-track alignment.
[07/15 16:54:51    159s] z: 2, totalTracks: 1
[07/15 16:54:51    159s] z: 4, totalTracks: 1
[07/15 16:54:51    159s] z: 6, totalTracks: 1
[07/15 16:54:51    159s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:54:51    159s] All LLGs are deleted
[07/15 16:54:51    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3192.5M, EPOCH TIME: 1721076891.673344
[07/15 16:54:51    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3192.5M, EPOCH TIME: 1721076891.673744
[07/15 16:54:51    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3192.5M, EPOCH TIME: 1721076891.673824
[07/15 16:54:51    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3192.5M, EPOCH TIME: 1721076891.674001
[07/15 16:54:51    159s] Max number of tech site patterns supported in site array is 256.
[07/15 16:54:51    159s] Core basic site is core_ji3v
[07/15 16:54:51    159s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3192.5M, EPOCH TIME: 1721076891.674120
[07/15 16:54:51    159s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:54:51    159s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:54:51    159s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:3190.5M, EPOCH TIME: 1721076891.675390
[07/15 16:54:51    159s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:54:51    159s] SiteArray: use 176,128 bytes
[07/15 16:54:51    159s] SiteArray: current memory after site array memory allocation 3190.5M
[07/15 16:54:51    159s] SiteArray: FP blocked sites are writable
[07/15 16:54:51    159s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:54:51    159s] Atter site array init, number of instance map data is 0.
[07/15 16:54:51    159s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:3190.5M, EPOCH TIME: 1721076891.676017
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:54:51    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:3190.5M, EPOCH TIME: 1721076891.676182
[07/15 16:54:51    159s] Begin checking placement ... (start mem=3192.5M, init mem=3190.5M)
[07/15 16:54:51    159s] Begin checking exclusive groups violation ...
[07/15 16:54:51    159s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 16:54:51    159s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s] Running CheckPlace using 4 threads!...
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s] ...checkPlace MT is done!
[07/15 16:54:51    159s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:54:51    159s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:54:51    159s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3158.5M, EPOCH TIME: 1721076891.711050
[07/15 16:54:51    159s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:3158.5M, EPOCH TIME: 1721076891.711570
[07/15 16:54:51    159s] *info: Placed = 1398           (Fixed = 11)
[07/15 16:54:51    159s] *info: Unplaced = 0           
[07/15 16:54:51    159s] Placement Density:65.30%(53302/81624)
[07/15 16:54:51    159s] Placement Density (including fixed std cells):65.30%(53302/81624)
[07/15 16:54:51    159s] All LLGs are deleted
[07/15 16:54:51    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:54:51    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3158.5M, EPOCH TIME: 1721076891.711959
[07/15 16:54:51    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3158.5M, EPOCH TIME: 1721076891.712039
[07/15 16:54:51    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:51    159s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3158.5M)
[07/15 16:54:51    159s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.040, MEM:3158.5M, EPOCH TIME: 1721076891.712461
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/15 16:54:51    159s] *** Changed status on (13) nets in Clock.
[07/15 16:54:51    159s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3158.5M) ***
[07/15 16:54:51    159s] % Begin globalDetailRoute (date=07/15 16:54:51, mem=2107.6M)
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s] globalDetailRoute
[07/15 16:54:51    159s] 
[07/15 16:54:51    159s] #Start globalDetailRoute on Mon Jul 15 16:54:51 2024
[07/15 16:54:51    159s] #
[07/15 16:54:51    159s] ### Time Record (globalDetailRoute) is installed.
[07/15 16:54:51    159s] ### Time Record (Pre Callback) is installed.
[07/15 16:54:51    159s] RC Grid backup saved.
[07/15 16:54:51    159s] ### Time Record (Pre Callback) is uninstalled.
[07/15 16:54:51    159s] ### Time Record (DB Import) is installed.
[07/15 16:54:51    159s] ### Time Record (Timing Data Generation) is installed.
[07/15 16:54:51    159s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 16:54:51    159s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/15 16:54:51    159s] ### Net info: total nets: 1459
[07/15 16:54:51    159s] ### Net info: dirty nets: 321
[07/15 16:54:51    159s] ### Net info: marked as disconnected nets: 0
[07/15 16:54:51    159s] #num needed restored net=0
[07/15 16:54:51    159s] #need_extraction net=0 (total=1459)
[07/15 16:54:51    159s] ### Net info: fully routed nets: 13
[07/15 16:54:51    159s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 16:54:51    159s] ### Net info: unrouted nets: 1419
[07/15 16:54:51    159s] ### Net info: re-extraction nets: 0
[07/15 16:54:51    159s] ### Net info: ignored nets: 0
[07/15 16:54:51    159s] ### Net info: skip routing nets: 0
[07/15 16:54:51    159s] ### import design signature (20): route=783800143 fixed_route=1767176552 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1447158102 dirty_area=0 del_dirty_area=0 cell=617033167 placement=2008668878 pin_access=1619654433 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:54:51    159s] ### Time Record (DB Import) is uninstalled.
[07/15 16:54:51    159s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 16:54:51    159s] #RTESIG:78da95d14d4f0321100660cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[07/15 16:54:51    159s] #       f061d27f2f694f35eb7e708487e19d6136ff785a0361b8c272e9a9525b84e735e35452b9
[07/15 16:54:51    159s] #       4425c43dc36d3ada3c90dbd9fce5f55d96b0d38d37907db66db380ea64f5b1fe82caec74
[07/15 16:54:51    159s] #       6c027813426df77717cd299dc2f3820385acb6c1ec8d5b40f4c6fd21922a204820f3c1a5
[07/15 16:54:51    159s] #       dd6e8302c84fed426c7dfb7879e9cd84f83d702dcf81e818dac4827156bb53a753c94d68
[07/15 16:54:51    159s] #       0a29f26bdf51139197105c1c5b13059fc6e5142e64010a57f4bc20db35ad0eddb10b3aa2
[07/15 16:54:51    159s] #       b7a2a4c3482a04ecfffb640a20877a7fe8ff482c1505e283b6957655b2c6c6e37f1281d8
[07/15 16:54:51    159s] #       d69a3ec59089abf1759a3c653b77d91f8e61c920ef6f94319a620dd461940d4e35a17c0c
[07/15 16:54:51    159s] #       122310573d916e7e011749534e
[07/15 16:54:51    159s] #
[07/15 16:54:51    159s] ### Time Record (Data Preparation) is installed.
[07/15 16:54:51    159s] #RTESIG:78da95d24b4f0321100060cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[07/15 16:54:51    159s] #       f030e9bf97b4a79a751f1ce1639807b3f9c7d31a08c315964b4f95da223caf19a792ca25
[07/15 16:54:51    159s] #       2a21ee196ed3d1e681dccee62fafefb2849d6ebc81ecb36d9b055427ab8ff5175466a763
[07/15 16:54:51    159s] #       13c09b106abbbfbb684ee9149e171c2864b50d666fdc02a237ee0f9154014102990f2eed
[07/15 16:54:51    159s] #       761b14407e6a1762ebdbc7cb4b6f26c4ef816b790e44c7d026168cb3da9d3a9d4a6e4251
[07/15 16:54:51    159s] #       48915ffb8e9888bc84e0e2d89828f8342ea770210b50b8a2e705d9ae6975e84ebba0236a
[07/15 16:54:51    159s] #       2b4a3a8ca442c0fed927530039d4fb43ff20b15414880fda56da55c91a1b8fff4904625b
[07/15 16:54:51    159s] #       6b7a95e2e9439d2be87f982113577dee3479313258c920efef086334e53f10875136d8fe
[07/15 16:54:51    159s] #       84f231488c405cf5a474f30ba56e6004
[07/15 16:54:51    159s] #
[07/15 16:54:51    159s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:54:51    159s] ### Time Record (Global Routing) is installed.
[07/15 16:54:51    159s] ### Time Record (Global Routing) is uninstalled.
[07/15 16:54:51    159s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 16:54:51    159s] #Total number of routable nets = 1432.
[07/15 16:54:51    159s] #Total number of nets in the design = 1459.
[07/15 16:54:51    159s] #1422 routable nets do not have any wires.
[07/15 16:54:51    159s] #10 routable nets have routed wires.
[07/15 16:54:51    159s] #1422 nets will be global routed.
[07/15 16:54:51    159s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 16:54:51    159s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 16:54:51    159s] #Using multithreading with 4 threads.
[07/15 16:54:51    159s] ### Time Record (Data Preparation) is installed.
[07/15 16:54:51    159s] #Start routing data preparation on Mon Jul 15 16:54:51 2024
[07/15 16:54:51    159s] #
[07/15 16:54:51    159s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:51    159s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:51    159s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:51    159s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:51    159s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:51    159s] #Build and mark too close pins for the same net.
[07/15 16:54:51    159s] ### Time Record (Cell Pin Access) is installed.
[07/15 16:54:51    159s] #Rebuild pin access data for design.
[07/15 16:54:51    159s] #Initial pin access analysis.
[07/15 16:54:52    160s] #Detail pin access analysis.
[07/15 16:54:52    160s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 16:54:52    160s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 16:54:52    160s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:54:52    160s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:54:52    160s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:54:52    160s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 16:54:52    160s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 16:54:52    160s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 16:54:52    160s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 16:54:52    160s] #pin_access_rlayer=2(MET2)
[07/15 16:54:52    160s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 16:54:52    160s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 16:54:52    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2120.04 (MB), peak = 2307.29 (MB)
[07/15 16:54:52    160s] #Regenerating Ggrids automatically.
[07/15 16:54:52    160s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 16:54:52    160s] #Using automatically generated G-grids.
[07/15 16:54:53    162s] #Done routing data preparation.
[07/15 16:54:53    162s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2129.49 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:53    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:53    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:53    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:53    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Finished routing data preparation on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Cpu time = 00:00:02
[07/15 16:54:53    162s] #Elapsed time = 00:00:02
[07/15 16:54:53    162s] #Increased memory = 16.12 (MB)
[07/15 16:54:53    162s] #Total memory = 2129.55 (MB)
[07/15 16:54:53    162s] #Peak memory = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:54:53    162s] ### Time Record (Global Routing) is installed.
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Start global routing on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Start global routing initialization on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Number of eco nets is 3
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Start global routing data preparation on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### build_merged_routing_blockage_rect_list starts on Mon Jul 15 16:54:53 2024 with memory = 2129.60 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] #Start routing resource analysis on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### init_is_bin_blocked starts on Mon Jul 15 16:54:53 2024 with memory = 2129.61 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul 15 16:54:53 2024 with memory = 2129.73 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.45 [4]--
[07/15 16:54:53    162s] ### adjust_flow_cap starts on Mon Jul 15 16:54:53 2024 with memory = 2130.32 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.07 [4]--
[07/15 16:54:53    162s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 16:54:53 2024 with memory = 2133.49 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### set_via_blocked starts on Mon Jul 15 16:54:53 2024 with memory = 2133.49 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.24 [4]--
[07/15 16:54:53    162s] ### copy_flow starts on Mon Jul 15 16:54:53 2024 with memory = 2133.50 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.82 [4]--
[07/15 16:54:53    162s] #Routing resource analysis is done on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### report_flow_cap starts on Mon Jul 15 16:54:53 2024 with memory = 2133.50 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #  Resource Analysis:
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/15 16:54:53    162s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/15 16:54:53    162s] #  --------------------------------------------------------------
[07/15 16:54:53    162s] #  MET1           H          75         357        1537    53.16%
[07/15 16:54:53    162s] #  MET2           V         672         123        1537     7.29%
[07/15 16:54:53    162s] #  MET3           H         424           8        1537     0.00%
[07/15 16:54:53    162s] #  MET4           V         790           5        1537     0.00%
[07/15 16:54:53    162s] #  --------------------------------------------------------------
[07/15 16:54:53    162s] #  Total                   1962      25.12%        6148    15.11%
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.21 [4]--
[07/15 16:54:53    162s] ### analyze_m2_tracks starts on Mon Jul 15 16:54:53 2024 with memory = 2133.51 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### report_initial_resource starts on Mon Jul 15 16:54:53 2024 with memory = 2133.52 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### mark_pg_pins_accessibility starts on Mon Jul 15 16:54:53 2024 with memory = 2133.52 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### set_net_region starts on Mon Jul 15 16:54:53 2024 with memory = 2133.52 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Global routing data preparation is done on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2133.53 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### prepare_level starts on Mon Jul 15 16:54:53 2024 with memory = 2133.54 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init level 1 starts on Mon Jul 15 16:54:53 2024 with memory = 2133.55 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### Level 1 hgrid = 53 X 29
[07/15 16:54:53    162s] ### prepare_level_flow starts on Mon Jul 15 16:54:53 2024 with memory = 2133.59 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Global routing initialization is done on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2133.59 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #start global routing iteration 1...
[07/15 16:54:53    162s] ### init_flow_edge starts on Mon Jul 15 16:54:53 2024 with memory = 2133.64 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.21 [4]--
[07/15 16:54:53    162s] ### routing at level 1 (topmost level) iter 0
[07/15 16:54:53    162s] ### measure_qor starts on Mon Jul 15 16:54:53 2024 with memory = 2135.63 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### measure_congestion starts on Mon Jul 15 16:54:53 2024 with memory = 2135.63 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.21 [4]--
[07/15 16:54:53    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2135.64 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #start global routing iteration 2...
[07/15 16:54:53    162s] ### routing at level 1 (topmost level) iter 1
[07/15 16:54:53    162s] ### measure_qor starts on Mon Jul 15 16:54:53 2024 with memory = 2136.11 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### measure_congestion starts on Mon Jul 15 16:54:53 2024 with memory = 2136.11 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.17 [4]--
[07/15 16:54:53    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2136.11 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #start global routing iteration 3...
[07/15 16:54:53    162s] ### routing at level 1 (topmost level) iter 2
[07/15 16:54:53    162s] ### measure_qor starts on Mon Jul 15 16:54:53 2024 with memory = 2136.13 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### measure_congestion starts on Mon Jul 15 16:54:53 2024 with memory = 2136.13 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.17 [4]--
[07/15 16:54:53    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2136.13 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### route_end starts on Mon Jul 15 16:54:53 2024 with memory = 2136.13 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 16:54:53    162s] #Total number of routable nets = 1432.
[07/15 16:54:53    162s] #Total number of nets in the design = 1459.
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #1432 routable nets have routed wires.
[07/15 16:54:53    162s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 16:54:53    162s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Routed nets constraints summary:
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #        Rules   Pref Layer   Unconstrained  
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #      Default            3            1419  
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #        Total            3            1419  
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Routing constraints summary of the whole design:
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #        Rules   Pref Layer   Unconstrained  
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #      Default           13            1419  
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #        Total           13            1419  
[07/15 16:54:53    162s] #------------------------------------------
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 16:54:53 2024 with memory = 2136.15 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### cal_base_flow starts on Mon Jul 15 16:54:53 2024 with memory = 2136.15 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init_flow_edge starts on Mon Jul 15 16:54:53 2024 with memory = 2136.15 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.56 [4]--
[07/15 16:54:53    162s] ### cal_flow starts on Mon Jul 15 16:54:53 2024 with memory = 2136.19 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.79 [4]--
[07/15 16:54:53    162s] ### report_overcon starts on Mon Jul 15 16:54:53 2024 with memory = 2136.21 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #                 OverCon          
[07/15 16:54:53    162s] #                  #Gcell    %Gcell
[07/15 16:54:53    162s] #     Layer           (1)   OverCon  Flow/Cap
[07/15 16:54:53    162s] #  ----------------------------------------------
[07/15 16:54:53    162s] #  MET1          0(0.00%)   (0.00%)     0.73  
[07/15 16:54:53    162s] #  MET2          0(0.00%)   (0.00%)     0.29  
[07/15 16:54:53    162s] #  MET3          0(0.00%)   (0.00%)     0.23  
[07/15 16:54:53    162s] #  MET4          0(0.00%)   (0.00%)     0.02  
[07/15 16:54:53    162s] #  ----------------------------------------------
[07/15 16:54:53    162s] #     Total      0(0.00%)   (0.00%)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/15 16:54:53    162s] #  Overflow after GR: 0.00% H + 0.00% V
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### cal_base_flow starts on Mon Jul 15 16:54:53 2024 with memory = 2136.22 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init_flow_edge starts on Mon Jul 15 16:54:53 2024 with memory = 2136.22 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.26 [4]--
[07/15 16:54:53    162s] ### cal_flow starts on Mon Jul 15 16:54:53 2024 with memory = 2136.22 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.53 [4]--
[07/15 16:54:53    162s] ### generate_cong_map_content starts on Mon Jul 15 16:54:53 2024 with memory = 2136.22 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### Sync with Inovus CongMap starts on Mon Jul 15 16:54:53 2024 with memory = 2136.23 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #Hotspot report including placement blocked areas
[07/15 16:54:53    162s] OPERPROF: Starting HotSpotCal at level 1, MEM:3235.8M, EPOCH TIME: 1721076893.819454
[07/15 16:54:53    162s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 16:54:53    162s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/15 16:54:53    162s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 16:54:53    162s] [hotspot] |     MET1(H)    |              1.00 |              2.00 |   125.44   143.35   143.35   161.28 |
[07/15 16:54:53    162s] [hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[07/15 16:54:53    162s] [hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[07/15 16:54:53    162s] [hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[07/15 16:54:53    162s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 16:54:53    162s] [hotspot] |      worst     |   (MET1)     1.00 |   (MET1)     2.00 |                                     |
[07/15 16:54:53    162s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 16:54:53    162s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/15 16:54:53    162s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/15 16:54:53    162s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:54:53    162s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/15 16:54:53    162s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/15 16:54:53    162s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.028, MEM:3235.8M, EPOCH TIME: 1721076893.847418
[07/15 16:54:53    162s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.20 [4]--
[07/15 16:54:53    162s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.20 [4]--
[07/15 16:54:53    162s] ### update starts on Mon Jul 15 16:54:53 2024 with memory = 2135.65 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #Complete Global Routing.
[07/15 16:54:53    162s] #Total wire length = 54890 um.
[07/15 16:54:53    162s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:53    162s] #Total wire length on LAYER MET1 = 1 um.
[07/15 16:54:53    162s] #Total wire length on LAYER MET2 = 23229 um.
[07/15 16:54:53    162s] #Total wire length on LAYER MET3 = 28421 um.
[07/15 16:54:53    162s] #Total wire length on LAYER MET4 = 3240 um.
[07/15 16:54:53    162s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:53    162s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:53    162s] #Total number of vias = 8254
[07/15 16:54:53    162s] #Up-Via Summary (total 8254):
[07/15 16:54:53    162s] #           
[07/15 16:54:53    162s] #-----------------------
[07/15 16:54:53    162s] # MET1             5000
[07/15 16:54:53    162s] # MET2             3002
[07/15 16:54:53    162s] # MET3              252
[07/15 16:54:53    162s] #-----------------------
[07/15 16:54:53    162s] #                  8254 
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.10 [4]--
[07/15 16:54:53    162s] ### report_overcon starts on Mon Jul 15 16:54:53 2024 with memory = 2135.65 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:54:53    162s] ### report_overcon starts on Mon Jul 15 16:54:53 2024 with memory = 2135.65 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #Max overcon = 0 track.
[07/15 16:54:53    162s] #Total overcon = 0.00%.
[07/15 16:54:53    162s] #Worst layer Gcell overcon rate = 0.00%.
[07/15 16:54:53    162s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:53    162s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.42 [4]--
[07/15 16:54:53    162s] ### global_route design signature (23): route=1073228798 net_attr=832931310
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Global routing statistics:
[07/15 16:54:53    162s] #Cpu time = 00:00:00
[07/15 16:54:53    162s] #Elapsed time = 00:00:00
[07/15 16:54:53    162s] #Increased memory = 6.11 (MB)
[07/15 16:54:53    162s] #Total memory = 2135.66 (MB)
[07/15 16:54:53    162s] #Peak memory = 2307.29 (MB)
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #Finished global routing on Mon Jul 15 16:54:53 2024
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] #
[07/15 16:54:53    162s] ### Time Record (Global Routing) is uninstalled.
[07/15 16:54:53    162s] ### Time Record (Data Preparation) is installed.
[07/15 16:54:53    162s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:54:53    162s] ### track-assign external-init starts on Mon Jul 15 16:54:53 2024 with memory = 2135.60 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### Time Record (Track Assignment) is installed.
[07/15 16:54:53    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:53    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:53    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:53    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:53    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:53    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:53    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:53    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:53    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:53    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:53    162s] ### Time Record (Track Assignment) is uninstalled.
[07/15 16:54:53    162s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.97 [4]--
[07/15 16:54:53    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2135.60 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### track-assign engine-init starts on Mon Jul 15 16:54:53 2024 with memory = 2135.61 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] ### Time Record (Track Assignment) is installed.
[07/15 16:54:53    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:53    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:53    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:53    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:53    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:53    162s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.98 [4]--
[07/15 16:54:53    162s] ### track-assign core-engine starts on Mon Jul 15 16:54:53 2024 with memory = 2135.66 (MB), peak = 2307.29 (MB)
[07/15 16:54:53    162s] #Start Track Assignment.
[07/15 16:54:53    162s] #Done with 1857 horizontal wires in 1 hboxes and 2066 vertical wires in 2 hboxes.
[07/15 16:54:54    162s] #Done with 378 horizontal wires in 1 hboxes and 382 vertical wires in 2 hboxes.
[07/15 16:54:54    162s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[07/15 16:54:54    162s] #
[07/15 16:54:54    162s] #Track assignment summary:
[07/15 16:54:54    162s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/15 16:54:54    162s] #------------------------------------------------------------------------
[07/15 16:54:54    162s] # MET1           0.00 	  0.00%  	  0.00% 	  0.00%
[07/15 16:54:54    162s] # MET2       21198.12 	  0.03%  	  0.00% 	  0.00%
[07/15 16:54:54    162s] # MET3       25026.40 	  0.04%  	  0.00% 	  0.01%
[07/15 16:54:54    162s] # MET4        1987.75 	  0.00%  	  0.00% 	  0.00%
[07/15 16:54:54    162s] #------------------------------------------------------------------------
[07/15 16:54:54    162s] # All       48212.27  	  0.03% 	  0.00% 	  0.00%
[07/15 16:54:54    162s] #Complete Track Assignment.
[07/15 16:54:54    162s] #Total wire length = 54013 um.
[07/15 16:54:54    162s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:54    162s] #Total wire length on LAYER MET1 = 1 um.
[07/15 16:54:54    162s] #Total wire length on LAYER MET2 = 22860 um.
[07/15 16:54:54    162s] #Total wire length on LAYER MET3 = 27973 um.
[07/15 16:54:54    162s] #Total wire length on LAYER MET4 = 3179 um.
[07/15 16:54:54    162s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:54    162s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:54    162s] #Total number of vias = 8254
[07/15 16:54:54    162s] #Up-Via Summary (total 8254):
[07/15 16:54:54    162s] #           
[07/15 16:54:54    162s] #-----------------------
[07/15 16:54:54    162s] # MET1             5000
[07/15 16:54:54    162s] # MET2             3002
[07/15 16:54:54    162s] # MET3              252
[07/15 16:54:54    162s] #-----------------------
[07/15 16:54:54    162s] #                  8254 
[07/15 16:54:54    162s] #
[07/15 16:54:54    162s] ### track_assign design signature (26): route=133832667
[07/15 16:54:54    162s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:54:54    162s] ### Time Record (Track Assignment) is uninstalled.
[07/15 16:54:54    162s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2137.45 (MB), peak = 2307.29 (MB)
[07/15 16:54:54    162s] #
[07/15 16:54:54    162s] #number of short segments in preferred routing layers
[07/15 16:54:54    162s] #	MET3      Total 
[07/15 16:54:54    162s] #	2         2         
[07/15 16:54:54    162s] #
[07/15 16:54:54    162s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 16:54:54    162s] #Cpu time = 00:00:03
[07/15 16:54:54    162s] #Elapsed time = 00:00:02
[07/15 16:54:54    162s] #Increased memory = 24.02 (MB)
[07/15 16:54:54    162s] #Total memory = 2137.45 (MB)
[07/15 16:54:54    162s] #Peak memory = 2307.29 (MB)
[07/15 16:54:54    162s] #Using multithreading with 4 threads.
[07/15 16:54:54    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:54    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:54    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:54    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:54    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:54    162s] ### Time Record (Detail Routing) is installed.
[07/15 16:54:54    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:54    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:54    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:54    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:54    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:54    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:54    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:54    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:54    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:54    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:54    162s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:54    162s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:54    162s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:54    162s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:54    162s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:54    162s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:54:54    162s] #
[07/15 16:54:54    162s] #Start Detail Routing..
[07/15 16:54:54    162s] #start initial detail routing ...
[07/15 16:54:54    162s] ### Design has 0 dirty nets, 1508 dirty-areas)
[07/15 16:54:55    167s] #   number of violations = 81
[07/15 16:54:55    167s] #
[07/15 16:54:55    167s] #    By Layer and Type :
[07/15 16:54:55    167s] #	         MetSpc    Short      Mar   Totals
[07/15 16:54:55    167s] #	MET1         12        1        0       13
[07/15 16:54:55    167s] #	MET2          9       49        6       64
[07/15 16:54:55    167s] #	MET3          0        4        0        4
[07/15 16:54:55    167s] #	Totals       21       54        6       81
[07/15 16:54:55    167s] #464 out of 1398 instances (33.2%) need to be verified(marked ipoed), dirty area = 11.1%.
[07/15 16:54:56    167s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.22%
[07/15 16:54:56    167s] #   number of violations = 81
[07/15 16:54:56    167s] #
[07/15 16:54:56    167s] #    By Layer and Type :
[07/15 16:54:56    167s] #	         MetSpc    Short      Mar   Totals
[07/15 16:54:56    167s] #	MET1         12        1        0       13
[07/15 16:54:56    167s] #	MET2          9       49        6       64
[07/15 16:54:56    167s] #	MET3          0        4        0        4
[07/15 16:54:56    167s] #	Totals       21       54        6       81
[07/15 16:54:56    167s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2169.66 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    167s] #start 1st optimization iteration ...
[07/15 16:54:56    168s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.22%
[07/15 16:54:56    168s] #   number of violations = 27
[07/15 16:54:56    168s] #
[07/15 16:54:56    168s] #    By Layer and Type :
[07/15 16:54:56    168s] #	         MetSpc    Short      Mar   WreExt      Enc   Totals
[07/15 16:54:56    168s] #	MET1          2        0        0        0        1        3
[07/15 16:54:56    168s] #	MET2          4       15        2        1        1       23
[07/15 16:54:56    168s] #	MET3          0        1        0        0        0        1
[07/15 16:54:56    168s] #	Totals        6       16        2        1        2       27
[07/15 16:54:56    168s] #    number of process antenna violations = 12
[07/15 16:54:56    168s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2168.73 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    168s] #start 2nd optimization iteration ...
[07/15 16:54:56    168s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.22%
[07/15 16:54:56    168s] #   number of violations = 23
[07/15 16:54:56    168s] #
[07/15 16:54:56    168s] #    By Layer and Type :
[07/15 16:54:56    168s] #	         MetSpc    Short      Mar   WreExt      Enc   Totals
[07/15 16:54:56    168s] #	MET1          1        0        0        0        1        2
[07/15 16:54:56    168s] #	MET2          4       13        2        1        1       21
[07/15 16:54:56    168s] #	Totals        5       13        2        1        2       23
[07/15 16:54:56    168s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.49 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    168s] #start 3rd optimization iteration ...
[07/15 16:54:56    169s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.22%
[07/15 16:54:56    169s] #   number of violations = 1
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #    By Layer and Type :
[07/15 16:54:56    169s] #	         MetSpc   Totals
[07/15 16:54:56    169s] #	MET1          0        0
[07/15 16:54:56    169s] #	MET2          1        1
[07/15 16:54:56    169s] #	Totals        1        1
[07/15 16:54:56    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.97 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    169s] #start 4th optimization iteration ...
[07/15 16:54:56    169s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.22%
[07/15 16:54:56    169s] #   number of violations = 0
[07/15 16:54:56    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.72 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    169s] #Complete Detail Routing.
[07/15 16:54:56    169s] #Total wire length = 58002 um.
[07/15 16:54:56    169s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET2 = 25136 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET3 = 25760 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET4 = 3135 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:56    169s] #Total number of vias = 8080
[07/15 16:54:56    169s] #Up-Via Summary (total 8080):
[07/15 16:54:56    169s] #           
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] # MET1             4940
[07/15 16:54:56    169s] # MET2             2910
[07/15 16:54:56    169s] # MET3              230
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] #                  8080 
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Total number of DRC violations = 0
[07/15 16:54:56    169s] ### Time Record (Detail Routing) is uninstalled.
[07/15 16:54:56    169s] #Cpu time = 00:00:07
[07/15 16:54:56    169s] #Elapsed time = 00:00:03
[07/15 16:54:56    169s] #Increased memory = 30.28 (MB)
[07/15 16:54:56    169s] #Total memory = 2167.73 (MB)
[07/15 16:54:56    169s] #Peak memory = 2315.29 (MB)
[07/15 16:54:56    169s] ### Time Record (Antenna Fixing) is installed.
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #start routing for process antenna violation fix ...
[07/15 16:54:56    169s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:56    169s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:56    169s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:56    169s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:56    169s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:56    169s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:56    169s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:56    169s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:56    169s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:56    169s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:56    169s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:54:56    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.70 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Total wire length = 58009 um.
[07/15 16:54:56    169s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET2 = 25136 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET3 = 25760 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET4 = 3142 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:56    169s] #Total number of vias = 8100
[07/15 16:54:56    169s] #Up-Via Summary (total 8100):
[07/15 16:54:56    169s] #           
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] # MET1             4940
[07/15 16:54:56    169s] # MET2             2910
[07/15 16:54:56    169s] # MET3              250
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] #                  8100 
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Total number of DRC violations = 0
[07/15 16:54:56    169s] #Total number of process antenna violations = 1
[07/15 16:54:56    169s] #Total number of net violated process antenna rule = 1
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #start delete and reroute for process antenna violation fix ...
[07/15 16:54:56    169s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2165.98 (MB), peak = 2315.29 (MB)
[07/15 16:54:56    169s] #Total wire length = 58009 um.
[07/15 16:54:56    169s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET2 = 25136 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET3 = 25760 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET4 = 3142 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:56    169s] #Total number of vias = 8100
[07/15 16:54:56    169s] #Up-Via Summary (total 8100):
[07/15 16:54:56    169s] #           
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] # MET1             4940
[07/15 16:54:56    169s] # MET2             2910
[07/15 16:54:56    169s] # MET3              250
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] #                  8100 
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Total number of DRC violations = 0
[07/15 16:54:56    169s] #Total number of process antenna violations = 1
[07/15 16:54:56    169s] #Total number of net violated process antenna rule = 1
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Total wire length = 58009 um.
[07/15 16:54:56    169s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET2 = 25136 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET3 = 25760 um.
[07/15 16:54:56    169s] #Total wire length on LAYER MET4 = 3142 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:56    169s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:56    169s] #Total number of vias = 8100
[07/15 16:54:56    169s] #Up-Via Summary (total 8100):
[07/15 16:54:56    169s] #           
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] # MET1             4940
[07/15 16:54:56    169s] # MET2             2910
[07/15 16:54:56    169s] # MET3              250
[07/15 16:54:56    169s] #-----------------------
[07/15 16:54:56    169s] #                  8100 
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Total number of DRC violations = 0
[07/15 16:54:56    169s] #Total number of process antenna violations = 1
[07/15 16:54:56    169s] #Total number of net violated process antenna rule = 1
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 72.22%
[07/15 16:54:56    169s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 16:54:56    169s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:56    169s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:56    169s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:56    169s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:56    169s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:56    169s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:56    169s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:56    169s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:56    169s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:56    169s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:56    169s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 16:54:56    169s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Start Post Route wire spreading..
[07/15 16:54:56    169s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:56    169s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:56    169s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:56    169s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:56    169s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:56    169s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:56    169s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:56    169s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:56    169s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:56    169s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:56    169s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:54:56    169s] #
[07/15 16:54:56    169s] #Start DRC checking..
[07/15 16:54:57    170s] #   number of violations = 0
[07/15 16:54:57    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2166.84 (MB), peak = 2315.29 (MB)
[07/15 16:54:57    170s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 16:54:57    170s] #Total number of DRC violations = 0
[07/15 16:54:57    170s] #Total number of process antenna violations = 1
[07/15 16:54:57    170s] #Total number of net violated process antenna rule = 1
[07/15 16:54:57    170s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:57    170s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:57    170s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:57    170s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:57    170s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:57    170s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:57    170s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:57    170s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:57    170s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:57    170s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #Start data preparation for wire spreading...
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #Data preparation is done on Mon Jul 15 16:54:57 2024
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] ### track-assign engine-init starts on Mon Jul 15 16:54:57 2024 with memory = 2166.84 (MB), peak = 2315.29 (MB)
[07/15 16:54:57    170s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:57    170s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:57    170s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:57    170s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:57    170s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:57    170s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB --0.92 [4]--
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #Start Post Route Wire Spread.
[07/15 16:54:57    170s] #Done with 419 horizontal wires in 2 hboxes and 295 vertical wires in 3 hboxes.
[07/15 16:54:57    170s] #Complete Post Route Wire Spread.
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #Total wire length = 58784 um.
[07/15 16:54:57    170s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET1 = 3994 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET2 = 25430 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET3 = 26210 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:54:57    170s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:57    170s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:57    170s] #Total number of vias = 8100
[07/15 16:54:57    170s] #Up-Via Summary (total 8100):
[07/15 16:54:57    170s] #           
[07/15 16:54:57    170s] #-----------------------
[07/15 16:54:57    170s] # MET1             4940
[07/15 16:54:57    170s] # MET2             2910
[07/15 16:54:57    170s] # MET3              250
[07/15 16:54:57    170s] #-----------------------
[07/15 16:54:57    170s] #                  8100 
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:57    170s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:57    170s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:57    170s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:57    170s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:57    170s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:54:57    170s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:54:57    170s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:54:57    170s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:54:57    170s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:54:57    170s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #Start DRC checking..
[07/15 16:54:57    170s] #   number of violations = 0
[07/15 16:54:57    170s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2167.59 (MB), peak = 2315.29 (MB)
[07/15 16:54:57    170s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 16:54:57    170s] #Total number of DRC violations = 0
[07/15 16:54:57    170s] #Total number of process antenna violations = 1
[07/15 16:54:57    170s] #Total number of net violated process antenna rule = 1
[07/15 16:54:57    170s] #   number of violations = 0
[07/15 16:54:57    170s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2166.98 (MB), peak = 2315.29 (MB)
[07/15 16:54:57    170s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 16:54:57    170s] #Total number of DRC violations = 0
[07/15 16:54:57    170s] #Total number of process antenna violations = 1
[07/15 16:54:57    170s] #Total number of net violated process antenna rule = 1
[07/15 16:54:57    170s] #Post Route wire spread is done.
[07/15 16:54:57    170s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 16:54:57    170s] #Total wire length = 58784 um.
[07/15 16:54:57    170s] #Total half perimeter of net bounding box = 50519 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET1 = 3994 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET2 = 25430 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET3 = 26210 um.
[07/15 16:54:57    170s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:54:57    170s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:54:57    170s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:54:57    170s] #Total number of vias = 8100
[07/15 16:54:57    170s] #Up-Via Summary (total 8100):
[07/15 16:54:57    170s] #           
[07/15 16:54:57    170s] #-----------------------
[07/15 16:54:57    170s] # MET1             4940
[07/15 16:54:57    170s] # MET2             2910
[07/15 16:54:57    170s] # MET3              250
[07/15 16:54:57    170s] #-----------------------
[07/15 16:54:57    170s] #                  8100 
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #detailRoute Statistics:
[07/15 16:54:57    170s] #Cpu time = 00:00:08
[07/15 16:54:57    170s] #Elapsed time = 00:00:03
[07/15 16:54:57    170s] #Increased memory = 29.54 (MB)
[07/15 16:54:57    170s] #Total memory = 2166.98 (MB)
[07/15 16:54:57    170s] #Peak memory = 2315.29 (MB)
[07/15 16:54:57    170s] ### global_detail_route design signature (69): route=1775127616 flt_obj=0 vio=968552369 shield_wire=1
[07/15 16:54:57    170s] ### Time Record (DB Export) is installed.
[07/15 16:54:57    170s] ### export design design signature (70): route=1775127616 fixed_route=1767176552 flt_obj=0 vio=968552369 swire=282492057 shield_wire=1 net_attr=1230762684 dirty_area=0 del_dirty_area=0 cell=617033167 placement=2008668878 pin_access=1942026625 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:54:57    170s] ### Time Record (DB Export) is uninstalled.
[07/15 16:54:57    170s] ### Time Record (Post Callback) is installed.
[07/15 16:54:57    170s] ### Time Record (Post Callback) is uninstalled.
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] #globalDetailRoute statistics:
[07/15 16:54:57    170s] #Cpu time = 00:00:11
[07/15 16:54:57    170s] #Elapsed time = 00:00:06
[07/15 16:54:57    170s] #Increased memory = 2.17 (MB)
[07/15 16:54:57    170s] #Total memory = 2109.80 (MB)
[07/15 16:54:57    170s] #Peak memory = 2315.29 (MB)
[07/15 16:54:57    170s] #Number of warnings = 1
[07/15 16:54:57    170s] #Total number of warnings = 4
[07/15 16:54:57    170s] #Number of fails = 0
[07/15 16:54:57    170s] #Total number of fails = 0
[07/15 16:54:57    170s] #Complete globalDetailRoute on Mon Jul 15 16:54:57 2024
[07/15 16:54:57    170s] #
[07/15 16:54:57    170s] ### import design signature (71): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1942026625 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:54:57    170s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 16:54:57    170s] % End globalDetailRoute (date=07/15 16:54:57, total cpu=0:00:11.1, real=0:00:06.0, peak res=2315.3M, current mem=2104.9M)
[07/15 16:54:57    170s] #Default setup view is reset to slow_functional_mode.
[07/15 16:54:57    170s] #Default setup view is reset to slow_functional_mode.
[07/15 16:54:57    170s] AAE_INFO: Post Route call back at the end of routeDesign
[07/15 16:54:57    170s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:06, memory = 2088.57 (MB), peak = 2315.29 (MB)
[07/15 16:54:57    170s] 
[07/15 16:54:57    170s] *** Summary of all messages that are not suppressed in this session:
[07/15 16:54:57    170s] Severity  ID               Count  Summary                                  
[07/15 16:54:57    170s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[07/15 16:54:57    170s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[07/15 16:54:57    170s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[07/15 16:54:57    170s] *** Message Summary: 3 warning(s), 0 error(s)
[07/15 16:54:57    170s] 
[07/15 16:54:57    170s] ### Time Record (routeDesign) is uninstalled.
[07/15 16:54:57    170s] ### 
[07/15 16:54:57    170s] ###   Scalability Statistics
[07/15 16:54:57    170s] ### 
[07/15 16:54:57    170s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:54:57    170s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/15 16:54:57    170s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:54:57    170s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 16:54:57    170s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Detail Routing                |        00:00:07|        00:00:03|             2.5|
[07/15 16:54:57    170s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 16:54:57    170s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[07/15 16:54:57    170s] ###   Entire Command                |        00:00:11|        00:00:06|             1.9|
[07/15 16:54:57    170s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:54:57    170s] ### 
[07/15 16:54:57    170s] #% End routeDesign (date=07/15 16:54:57, total cpu=0:00:11.3, real=0:00:06.0, peak res=2315.3M, current mem=2088.6M)
[07/15 16:54:57    170s] <CMD> setAnalysisMode -analysisType onChipVariation
[07/15 16:54:57    170s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 16:54:57    170s] AAE_INFO: switching -siAware from false to true ...
[07/15 16:54:57    170s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 16:54:57    170s] <CMD> timeDesign -postRoute
[07/15 16:54:57    170s] *** timeDesign #6 [begin] : totSession cpu/real = 0:02:50.9/0:52:55.2 (0.1), mem = 3236.8M
[07/15 16:54:57    170s]  Reset EOS DB
[07/15 16:54:57    170s] Ignoring AAE DB Resetting ...
[07/15 16:54:57    170s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:54:57    170s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:54:57    170s] RC Extraction called in multi-corner(2) mode.
[07/15 16:54:57    170s] Process corner(s) are loaded.
[07/15 16:54:57    170s]  Corner: max_rc
[07/15 16:54:57    170s]  Corner: min_rc
[07/15 16:54:57    170s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d  -extended
[07/15 16:54:57    170s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:54:57    170s]       RC Corner Indexes            0       1   
[07/15 16:54:57    170s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:54:57    170s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:54:57    170s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:54:57    170s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:54:57    170s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:54:57    170s] Shrink Factor                : 1.00000
[07/15 16:54:57    170s] 
[07/15 16:54:57    170s] Trim Metal Layers:
[07/15 16:54:57    170s] Saved RC grid cleaned up.
[07/15 16:54:57    170s] LayerId::1 widthSet size::4
[07/15 16:54:57    170s] LayerId::2 widthSet size::4
[07/15 16:54:57    170s] LayerId::3 widthSet size::4
[07/15 16:54:57    170s] LayerId::4 widthSet size::4
[07/15 16:54:57    170s] LayerId::5 widthSet size::4
[07/15 16:54:57    170s] LayerId::6 widthSet size::2
[07/15 16:54:57    170s] eee: pegSigSF::1.070000
[07/15 16:54:57    170s] Initializing multi-corner capacitance tables ... 
[07/15 16:54:57    170s] Initializing multi-corner resistance tables ...
[07/15 16:54:57    170s] eee: l::1 avDens::0.127352 usedTrk::611.288682 availTrk::4800.000000 sigTrk::611.288682
[07/15 16:54:57    170s] eee: l::2 avDens::0.139795 usedTrk::626.281407 availTrk::4480.000000 sigTrk::626.281407
[07/15 16:54:57    170s] eee: l::3 avDens::0.155835 usedTrk::585.939731 availTrk::3760.000000 sigTrk::585.939731
[07/15 16:54:57    170s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:54:57    170s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:54:57    170s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:54:57    170s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035971 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:54:57    170s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3236.8M)
[07/15 16:54:57    170s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:54:57    170s] Extracted 10.0102% (CPU Time= 0:00:00.0  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 20.0132% (CPU Time= 0:00:00.0  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 30.0088% (CPU Time= 0:00:00.0  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 40.0117% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 50.0146% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 60.0102% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 70.0132% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 80.0088% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 90.0117% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3272.8M)
[07/15 16:54:57    170s] Number of Extracted Resistors     : 22357
[07/15 16:54:57    170s] Number of Extracted Ground Cap.   : 23172
[07/15 16:54:57    170s] Number of Extracted Coupling Cap. : 38280
[07/15 16:54:57    170s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3256.785M)
[07/15 16:54:57    170s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:54:57    170s]  Corner: max_rc
[07/15 16:54:57    170s]  Corner: min_rc
[07/15 16:54:57    170s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3256.8M)
[07/15 16:54:57    171s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:54:57    171s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3264.785M)
[07/15 16:54:57    171s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3264.785M)
[07/15 16:54:57    171s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3264.785M)
[07/15 16:54:57    171s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:54:58    171s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3264.785M)
[07/15 16:54:58    171s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3264.785M)
[07/15 16:54:58    171s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3264.785M)
[07/15 16:54:58    171s] Starting delay calculation for Setup views
[07/15 16:54:58    171s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:54:58    171s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/15 16:54:58    171s] AAE DB initialization (MEM=3262.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 16:54:58    171s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 16:54:58    171s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:54:58    172s] #################################################################################
[07/15 16:54:58    172s] # Design Stage: PostRoute
[07/15 16:54:58    172s] # Design Name: aska_dig
[07/15 16:54:58    172s] # Design Mode: 180nm
[07/15 16:54:58    172s] # Analysis Mode: MMMC OCV 
[07/15 16:54:58    172s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:54:58    172s] # Signoff Settings: SI On 
[07/15 16:54:58    172s] #################################################################################
[07/15 16:54:58    172s] Topological Sorting (REAL = 0:00:00.0, MEM = 3282.3M, InitMEM = 3282.3M)
[07/15 16:54:58    172s] Setting infinite Tws ...
[07/15 16:54:58    172s] First Iteration Infinite Tw... 
[07/15 16:54:58    172s] Calculate early delays in OCV mode...
[07/15 16:54:58    172s] Calculate late delays in OCV mode...
[07/15 16:54:58    172s] Start delay calculation (fullDC) (4 T). (MEM=3282.34)
[07/15 16:54:58    172s] 
[07/15 16:54:58    172s] Trim Metal Layers:
[07/15 16:54:58    172s] LayerId::1 widthSet size::4
[07/15 16:54:58    172s] LayerId::2 widthSet size::4
[07/15 16:54:58    172s] LayerId::3 widthSet size::4
[07/15 16:54:58    172s] LayerId::4 widthSet size::4
[07/15 16:54:58    172s] LayerId::5 widthSet size::4
[07/15 16:54:58    172s] LayerId::6 widthSet size::2
[07/15 16:54:58    172s] eee: pegSigSF::1.070000
[07/15 16:54:58    172s] Initializing multi-corner capacitance tables ... 
[07/15 16:54:58    172s] Initializing multi-corner resistance tables ...
[07/15 16:54:58    172s] eee: l::1 avDens::0.127352 usedTrk::611.288682 availTrk::4800.000000 sigTrk::611.288682
[07/15 16:54:58    172s] eee: l::2 avDens::0.139795 usedTrk::626.281407 availTrk::4480.000000 sigTrk::626.281407
[07/15 16:54:58    172s] eee: l::3 avDens::0.155835 usedTrk::585.939731 availTrk::3760.000000 sigTrk::585.939731
[07/15 16:54:58    172s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:54:58    172s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:54:58    172s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:54:58    172s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035971 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:54:58    172s] Start AAE Lib Loading. (MEM=3293.95)
[07/15 16:54:59    172s] End AAE Lib Loading. (MEM=3313.03 CPU=0:00:00.0 Real=0:00:01.0)
[07/15 16:54:59    172s] End AAE Lib Interpolated Model. (MEM=3313.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:54:59    172s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3313.027M)
[07/15 16:54:59    172s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3313.0M)
[07/15 16:54:59    172s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:54:59    172s] Total number of fetched objects 1432
[07/15 16:54:59    172s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:54:59    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:54:59    172s] End delay calculation. (MEM=3522.87 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:54:59    172s] End delay calculation (fullDC). (MEM=3433.64 CPU=0:00:00.4 REAL=0:00:01.0)
[07/15 16:54:59    172s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 3433.6M) ***
[07/15 16:54:59    172s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3467.6M)
[07/15 16:54:59    172s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:54:59    172s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3433.6M)
[07/15 16:54:59    172s] Starting SI iteration 2
[07/15 16:54:59    172s] Calculate early delays in OCV mode...
[07/15 16:54:59    172s] Calculate late delays in OCV mode...
[07/15 16:54:59    172s] Start delay calculation (fullDC) (4 T). (MEM=3300.76)
[07/15 16:54:59    172s] End AAE Lib Interpolated Model. (MEM=3300.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:54:59    172s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 16:54:59    172s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:54:59    172s] Total number of fetched objects 1432
[07/15 16:54:59    172s] AAE_INFO-618: Total number of nets in the design is 1459,  13.9 percent of the nets selected for SI analysis
[07/15 16:54:59    172s] End delay calculation. (MEM=3459.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:54:59    172s] End delay calculation (fullDC). (MEM=3459.41 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:54:59    172s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3459.4M) ***
[07/15 16:54:59    172s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:53 mem=3491.4M)
[07/15 16:54:59    172s] Effort level <high> specified for reg2reg path_group
[07/15 16:54:59    172s] All LLGs are deleted
[07/15 16:54:59    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:59    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:59    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3341.4M, EPOCH TIME: 1721076899.554508
[07/15 16:54:59    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3341.4M, EPOCH TIME: 1721076899.554622
[07/15 16:54:59    172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3341.4M, EPOCH TIME: 1721076899.554924
[07/15 16:54:59    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:59    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:59    172s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3341.4M, EPOCH TIME: 1721076899.555097
[07/15 16:54:59    172s] Max number of tech site patterns supported in site array is 256.
[07/15 16:54:59    172s] Core basic site is core_ji3v
[07/15 16:54:59    172s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3341.4M, EPOCH TIME: 1721076899.563769
[07/15 16:54:59    172s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:54:59    172s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:54:59    172s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3339.4M, EPOCH TIME: 1721076899.565022
[07/15 16:54:59    172s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:54:59    172s] SiteArray: use 176,128 bytes
[07/15 16:54:59    172s] SiteArray: current memory after site array memory allocation 3339.4M
[07/15 16:54:59    172s] SiteArray: FP blocked sites are writable
[07/15 16:54:59    172s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3339.4M, EPOCH TIME: 1721076899.565582
[07/15 16:54:59    172s] Process 282 wires and vias for routing blockage analysis
[07/15 16:54:59    172s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:3339.4M, EPOCH TIME: 1721076899.567883
[07/15 16:54:59    172s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:54:59    172s] Atter site array init, number of instance map data is 0.
[07/15 16:54:59    172s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3339.4M, EPOCH TIME: 1721076899.568139
[07/15 16:54:59    172s] 
[07/15 16:54:59    172s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:54:59    172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:3339.4M, EPOCH TIME: 1721076899.568617
[07/15 16:54:59    172s] All LLGs are deleted
[07/15 16:54:59    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:54:59    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:54:59    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3339.4M, EPOCH TIME: 1721076899.569081
[07/15 16:54:59    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:3339.4M, EPOCH TIME: 1721076899.569143
[07/15 16:55:00    172s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.131  |  5.901  | -0.131  |
|           TNS (ns):| -0.328  |  0.000  | -0.328  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:55:00    173s] All LLGs are deleted
[07/15 16:55:00    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3349.4M, EPOCH TIME: 1721076900.264987
[07/15 16:55:00    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3349.4M, EPOCH TIME: 1721076900.265079
[07/15 16:55:00    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3349.4M, EPOCH TIME: 1721076900.265346
[07/15 16:55:00    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3349.4M, EPOCH TIME: 1721076900.265543
[07/15 16:55:00    173s] Max number of tech site patterns supported in site array is 256.
[07/15 16:55:00    173s] Core basic site is core_ji3v
[07/15 16:55:00    173s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3349.4M, EPOCH TIME: 1721076900.274160
[07/15 16:55:00    173s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:55:00    173s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:55:00    173s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3349.4M, EPOCH TIME: 1721076900.275202
[07/15 16:55:00    173s] Fast DP-INIT is on for default
[07/15 16:55:00    173s] Atter site array init, number of instance map data is 0.
[07/15 16:55:00    173s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:3349.4M, EPOCH TIME: 1721076900.280562
[07/15 16:55:00    173s] 
[07/15 16:55:00    173s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:00    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:3349.4M, EPOCH TIME: 1721076900.280982
[07/15 16:55:00    173s] All LLGs are deleted
[07/15 16:55:00    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:00    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3349.4M, EPOCH TIME: 1721076900.281433
[07/15 16:55:00    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3349.4M, EPOCH TIME: 1721076900.281497
[07/15 16:55:00    173s] Density: 65.302%
------------------------------------------------------------------

[07/15 16:55:00    173s] All LLGs are deleted
[07/15 16:55:00    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3349.4M, EPOCH TIME: 1721076900.282967
[07/15 16:55:00    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3349.4M, EPOCH TIME: 1721076900.283035
[07/15 16:55:00    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3349.4M, EPOCH TIME: 1721076900.283275
[07/15 16:55:00    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3349.4M, EPOCH TIME: 1721076900.283420
[07/15 16:55:00    173s] Max number of tech site patterns supported in site array is 256.
[07/15 16:55:00    173s] Core basic site is core_ji3v
[07/15 16:55:00    173s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3349.4M, EPOCH TIME: 1721076900.291950
[07/15 16:55:00    173s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:55:00    173s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:55:00    173s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3349.4M, EPOCH TIME: 1721076900.292712
[07/15 16:55:00    173s] Fast DP-INIT is on for default
[07/15 16:55:00    173s] Atter site array init, number of instance map data is 0.
[07/15 16:55:00    173s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3349.4M, EPOCH TIME: 1721076900.293168
[07/15 16:55:00    173s] 
[07/15 16:55:00    173s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:00    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3349.4M, EPOCH TIME: 1721076900.293505
[07/15 16:55:00    173s] All LLGs are deleted
[07/15 16:55:00    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:00    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:00    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3349.4M, EPOCH TIME: 1721076900.293910
[07/15 16:55:00    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3349.4M, EPOCH TIME: 1721076900.293973
[07/15 16:55:00    173s] Reported timing to dir ./timingReports
[07/15 16:55:00    173s] Total CPU time: 2.15 sec
[07/15 16:55:00    173s] Total Real time: 3.0 sec
[07/15 16:55:00    173s] Total Memory Usage: 3349.359375 Mbytes
[07/15 16:55:00    173s] Reset AAE Options
[07/15 16:55:00    173s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:55:00    173s] *** timeDesign #6 [finish] : cpu/real = 0:00:02.2/0:00:02.7 (0.8), totSession cpu/real = 0:02:53.0/0:52:57.9 (0.1), mem = 3349.4M
[07/15 16:55:00    173s] 
[07/15 16:55:00    173s] =============================================================================================
[07/15 16:55:00    173s]  Final TAT Report : timeDesign #6                                               21.18-s099_1
[07/15 16:55:00    173s] =============================================================================================
[07/15 16:55:00    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:00    173s] ---------------------------------------------------------------------------------------------
[07/15 16:55:00    173s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:00    173s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:00.7 /  0:00:00.2    0.2
[07/15 16:55:00    173s] [ DrvReport              ]      1   0:00:00.6  (  23.0 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 16:55:00    173s] [ ExtractRC              ]      1   0:00:01.2  (  43.2 % )     0:00:01.2 /  0:00:01.0    0.8
[07/15 16:55:00    173s] [ TimingUpdate           ]      2   0:00:00.3  (  12.8 % )     0:00:00.8 /  0:00:00.9    1.3
[07/15 16:55:00    173s] [ FullDelayCalc          ]      2   0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.5    1.4
[07/15 16:55:00    173s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:55:00    173s] [ GenerateReports        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.6
[07/15 16:55:00    173s] [ MISC                   ]          0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:55:00    173s] ---------------------------------------------------------------------------------------------
[07/15 16:55:00    173s]  timeDesign #6 TOTAL                0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.2    0.8
[07/15 16:55:00    173s] ---------------------------------------------------------------------------------------------
[07/15 16:55:00    173s] 
[07/15 16:55:41    174s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 16:55:41    174s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 16:55:41    174s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[07/15 16:55:41    174s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 16:55:41    174s] <CMD> optDesign -postRout
[07/15 16:55:41    174s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2223.0M, totSessionCpu=0:02:55 **
[07/15 16:55:41    174s] *** optDesign #4 [begin] : totSession cpu/real = 0:02:54.5/0:53:39.1 (0.1), mem = 3349.1M
[07/15 16:55:41    174s] Info: 4 threads available for lower-level modules during optimization.
[07/15 16:55:41    174s] GigaOpt running with 4 threads.
[07/15 16:55:41    174s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:54.5/0:53:39.1 (0.1), mem = 3349.1M
[07/15 16:55:41    174s] **INFO: User settings:
[07/15 16:55:41    174s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 16:55:41    174s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 16:55:41    174s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 16:55:41    174s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 16:55:41    174s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 16:55:41    174s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/15 16:55:41    174s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 16:55:41    174s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 16:55:41    174s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 16:55:41    174s] setNanoRouteMode -routeWithSiDriven                             false
[07/15 16:55:41    174s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[07/15 16:55:41    174s] setNanoRouteMode -routeWithTimingDriven                         false
[07/15 16:55:41    174s] setNanoRouteMode -timingEngine                                  {}
[07/15 16:55:41    174s] setDesignMode -process                                          180
[07/15 16:55:41    174s] setExtractRCMode -coupled                                       true
[07/15 16:55:41    174s] setExtractRCMode -coupling_c_th                                 3
[07/15 16:55:41    174s] setExtractRCMode -engine                                        postRoute
[07/15 16:55:41    174s] setExtractRCMode -relative_c_th                                 0.03
[07/15 16:55:41    174s] setExtractRCMode -total_c_th                                    5
[07/15 16:55:41    174s] setUsefulSkewMode -ecoRoute                                     false
[07/15 16:55:41    174s] setUsefulSkewMode -maxAllowedDelay                              1
[07/15 16:55:41    174s] setUsefulSkewMode -noBoundary                                   false
[07/15 16:55:41    174s] setDelayCalMode -enable_high_fanout                             true
[07/15 16:55:41    174s] setDelayCalMode -engine                                         aae
[07/15 16:55:41    174s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 16:55:41    174s] setDelayCalMode -SIAware                                        true
[07/15 16:55:41    174s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 16:55:41    174s] setOptMode -activeHoldViews                                     { fast_functional_mode }
[07/15 16:55:41    174s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[07/15 16:55:41    174s] setOptMode -autoHoldViews                                       { fast_functional_mode}
[07/15 16:55:41    174s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[07/15 16:55:41    174s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[07/15 16:55:41    174s] setOptMode -autoViewHoldTargetSlack                             0
[07/15 16:55:41    174s] setOptMode -drcMargin                                           0
[07/15 16:55:41    174s] setOptMode -fixCap                                              true
[07/15 16:55:41    174s] setOptMode -fixDrc                                              true
[07/15 16:55:41    174s] setOptMode -fixFanoutLoad                                       false
[07/15 16:55:41    174s] setOptMode -fixTran                                             true
[07/15 16:55:41    174s] setOptMode -optimizeFF                                          true
[07/15 16:55:41    174s] setOptMode -preserveAllSequential                               false
[07/15 16:55:41    174s] setOptMode -setupTargetSlack                                    0
[07/15 16:55:41    174s] setSIMode -separate_delta_delay_on_data                         true
[07/15 16:55:41    174s] setAnalysisMode -analysisType                                   onChipVariation
[07/15 16:55:41    174s] setAnalysisMode -checkType                                      setup
[07/15 16:55:41    174s] setAnalysisMode -clkSrcPath                                     true
[07/15 16:55:41    174s] setAnalysisMode -clockPropagation                               sdcControl
[07/15 16:55:41    174s] setAnalysisMode -skew                                           true
[07/15 16:55:41    174s] setAnalysisMode -usefulSkew                                     true
[07/15 16:55:41    174s] setAnalysisMode -virtualIPO                                     false
[07/15 16:55:41    174s] 
[07/15 16:55:41    174s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 16:55:41    174s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/15 16:55:41    174s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 16:55:41    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:3349.1M, EPOCH TIME: 1721076941.605089
[07/15 16:55:41    174s] Processing tracks to init pin-track alignment.
[07/15 16:55:41    174s] z: 2, totalTracks: 1
[07/15 16:55:41    174s] z: 4, totalTracks: 1
[07/15 16:55:41    174s] z: 6, totalTracks: 1
[07/15 16:55:41    174s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:55:41    174s] All LLGs are deleted
[07/15 16:55:41    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3349.1M, EPOCH TIME: 1721076941.607448
[07/15 16:55:41    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3349.1M, EPOCH TIME: 1721076941.607539
[07/15 16:55:41    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3349.1M, EPOCH TIME: 1721076941.607844
[07/15 16:55:41    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3349.1M, EPOCH TIME: 1721076941.608053
[07/15 16:55:41    174s] Max number of tech site patterns supported in site array is 256.
[07/15 16:55:41    174s] Core basic site is core_ji3v
[07/15 16:55:41    174s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3349.1M, EPOCH TIME: 1721076941.617415
[07/15 16:55:41    174s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:55:41    174s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:55:41    174s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.008, MEM:3349.1M, EPOCH TIME: 1721076941.625431
[07/15 16:55:41    174s] Fast DP-INIT is on for default
[07/15 16:55:41    174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:55:41    174s] Atter site array init, number of instance map data is 0.
[07/15 16:55:41    174s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:3349.1M, EPOCH TIME: 1721076941.625919
[07/15 16:55:41    174s] 
[07/15 16:55:41    174s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:41    174s] OPERPROF:     Starting CMU at level 3, MEM:3349.1M, EPOCH TIME: 1721076941.626279
[07/15 16:55:41    174s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3349.1M, EPOCH TIME: 1721076941.627348
[07/15 16:55:41    174s] 
[07/15 16:55:41    174s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 16:55:41    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.020, MEM:3349.1M, EPOCH TIME: 1721076941.627553
[07/15 16:55:41    174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3349.1M, EPOCH TIME: 1721076941.627599
[07/15 16:55:41    174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:3349.1M, EPOCH TIME: 1721076941.630160
[07/15 16:55:41    174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3349.1MB).
[07/15 16:55:41    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.026, MEM:3349.1M, EPOCH TIME: 1721076941.630597
[07/15 16:55:41    174s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3349.1M, EPOCH TIME: 1721076941.630673
[07/15 16:55:41    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:41    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:41    174s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:3341.1M, EPOCH TIME: 1721076941.633119
[07/15 16:55:41    174s] 
[07/15 16:55:41    174s] Creating Lib Analyzer ...
[07/15 16:55:41    174s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[07/15 16:55:41    174s] Type 'man IMPOPT-7077' for more detail.
[07/15 16:55:41    174s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:55:41    174s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:55:41    174s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:55:41    174s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:55:41    174s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:55:41    174s] 
[07/15 16:55:41    174s] {RT max_rc 0 3 3 0}
[07/15 16:55:42    175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:55 mem=3357.1M
[07/15 16:55:42    175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:55 mem=3357.1M
[07/15 16:55:42    175s] Creating Lib Analyzer, finished. 
[07/15 16:55:42    175s] Effort level <high> specified for reg2reg path_group
[07/15 16:55:42    175s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[07/15 16:55:42    175s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2238.7M, totSessionCpu=0:02:55 **
[07/15 16:55:42    175s] Existing Dirty Nets : 0
[07/15 16:55:42    175s] New Signature Flow (optDesignCheckOptions) ....
[07/15 16:55:42    175s] #Taking db snapshot
[07/15 16:55:42    175s] #Taking db snapshot ... done
[07/15 16:55:42    175s] OPERPROF: Starting checkPlace at level 1, MEM:3361.1M, EPOCH TIME: 1721076942.455612
[07/15 16:55:42    175s] Processing tracks to init pin-track alignment.
[07/15 16:55:42    175s] z: 2, totalTracks: 1
[07/15 16:55:42    175s] z: 4, totalTracks: 1
[07/15 16:55:42    175s] z: 6, totalTracks: 1
[07/15 16:55:42    175s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:55:42    175s] All LLGs are deleted
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3361.1M, EPOCH TIME: 1721076942.457751
[07/15 16:55:42    175s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3361.1M, EPOCH TIME: 1721076942.457843
[07/15 16:55:42    175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3361.1M, EPOCH TIME: 1721076942.457896
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3361.1M, EPOCH TIME: 1721076942.458073
[07/15 16:55:42    175s] Max number of tech site patterns supported in site array is 256.
[07/15 16:55:42    175s] Core basic site is core_ji3v
[07/15 16:55:42    175s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3361.1M, EPOCH TIME: 1721076942.466874
[07/15 16:55:42    175s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:55:42    175s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:55:42    175s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.009, MEM:3359.2M, EPOCH TIME: 1721076942.475429
[07/15 16:55:42    175s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:55:42    175s] SiteArray: use 176,128 bytes
[07/15 16:55:42    175s] SiteArray: current memory after site array memory allocation 3359.2M
[07/15 16:55:42    175s] SiteArray: FP blocked sites are writable
[07/15 16:55:42    175s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 16:55:42    175s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3359.2M, EPOCH TIME: 1721076942.475979
[07/15 16:55:42    175s] Process 282 wires and vias for routing blockage analysis
[07/15 16:55:42    175s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:3359.2M, EPOCH TIME: 1721076942.478332
[07/15 16:55:42    175s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:55:42    175s] Atter site array init, number of instance map data is 0.
[07/15 16:55:42    175s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.021, MEM:3359.2M, EPOCH TIME: 1721076942.478577
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:42    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.021, MEM:3359.2M, EPOCH TIME: 1721076942.478901
[07/15 16:55:42    175s] Begin checking placement ... (start mem=3361.1M, init mem=3359.2M)
[07/15 16:55:42    175s] Begin checking exclusive groups violation ...
[07/15 16:55:42    175s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 16:55:42    175s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] Running CheckPlace using 4 threads!...
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] ...checkPlace MT is done!
[07/15 16:55:42    175s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:55:42    175s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:55:42    175s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3327.1M, EPOCH TIME: 1721076942.492410
[07/15 16:55:42    175s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3327.1M, EPOCH TIME: 1721076942.492910
[07/15 16:55:42    175s] *info: Placed = 1398           (Fixed = 11)
[07/15 16:55:42    175s] *info: Unplaced = 0           
[07/15 16:55:42    175s] Placement Density:65.30%(53302/81624)
[07/15 16:55:42    175s] Placement Density (including fixed std cells):65.30%(53302/81624)
[07/15 16:55:42    175s] All LLGs are deleted
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3327.1M, EPOCH TIME: 1721076942.493408
[07/15 16:55:42    175s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3327.1M, EPOCH TIME: 1721076942.493479
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3327.1M)
[07/15 16:55:42    175s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.038, MEM:3327.1M, EPOCH TIME: 1721076942.493932
[07/15 16:55:42    175s]  Initial DC engine is -> aae
[07/15 16:55:42    175s]  
[07/15 16:55:42    175s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/15 16:55:42    175s]  
[07/15 16:55:42    175s]  
[07/15 16:55:42    175s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/15 16:55:42    175s]  
[07/15 16:55:42    175s] Reset EOS DB
[07/15 16:55:42    175s] Ignoring AAE DB Resetting ...
[07/15 16:55:42    175s]  Set Options for AAE Based Opt flow 
[07/15 16:55:42    175s] *** optDesign -postRoute ***
[07/15 16:55:42    175s] DRC Margin: user margin 0.0; extra margin 0
[07/15 16:55:42    175s] Setup Target Slack: user slack 0
[07/15 16:55:42    175s] Hold Target Slack: user slack 0
[07/15 16:55:42    175s] All LLGs are deleted
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3327.1M, EPOCH TIME: 1721076942.498443
[07/15 16:55:42    175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3327.1M, EPOCH TIME: 1721076942.498526
[07/15 16:55:42    175s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3327.1M, EPOCH TIME: 1721076942.498779
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3327.1M, EPOCH TIME: 1721076942.498965
[07/15 16:55:42    175s] Max number of tech site patterns supported in site array is 256.
[07/15 16:55:42    175s] Core basic site is core_ji3v
[07/15 16:55:42    175s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3327.1M, EPOCH TIME: 1721076942.507310
[07/15 16:55:42    175s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 16:55:42    175s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 16:55:42    175s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3359.2M, EPOCH TIME: 1721076942.508411
[07/15 16:55:42    175s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 16:55:42    175s] SiteArray: use 176,128 bytes
[07/15 16:55:42    175s] SiteArray: current memory after site array memory allocation 3359.2M
[07/15 16:55:42    175s] SiteArray: FP blocked sites are writable
[07/15 16:55:42    175s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3359.2M, EPOCH TIME: 1721076942.508879
[07/15 16:55:42    175s] Process 282 wires and vias for routing blockage analysis
[07/15 16:55:42    175s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:3359.2M, EPOCH TIME: 1721076942.511213
[07/15 16:55:42    175s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 16:55:42    175s] Atter site array init, number of instance map data is 0.
[07/15 16:55:42    175s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3359.2M, EPOCH TIME: 1721076942.511495
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:42    175s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:3359.2M, EPOCH TIME: 1721076942.511941
[07/15 16:55:42    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:42    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:42    175s] Multi-VT timing optimization disabled based on library information.
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:55:42    175s] Deleting Lib Analyzer.
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] TimeStamp Deleting Cell Server End ...
[07/15 16:55:42    175s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:55:42    175s] Summary for sequential cells identification: 
[07/15 16:55:42    175s]   Identified SBFF number: 33
[07/15 16:55:42    175s]   Identified MBFF number: 0
[07/15 16:55:42    175s]   Identified SB Latch number: 0
[07/15 16:55:42    175s]   Identified MB Latch number: 0
[07/15 16:55:42    175s]   Not identified SBFF number: 0
[07/15 16:55:42    175s]   Not identified MBFF number: 0
[07/15 16:55:42    175s]   Not identified SB Latch number: 0
[07/15 16:55:42    175s]   Not identified MB Latch number: 0
[07/15 16:55:42    175s]   Number of sequential cells which are not FFs: 43
[07/15 16:55:42    175s]  Visiting view : slow_functional_mode
[07/15 16:55:42    175s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:55:42    175s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:55:42    175s]  Visiting view : fast_functional_mode
[07/15 16:55:42    175s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:55:42    175s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:55:42    175s] TLC MultiMap info (StdDelay):
[07/15 16:55:42    175s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:55:42    175s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:55:42    175s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:55:42    175s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:55:42    175s]  Setting StdDelay to: 91ps
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] TimeStamp Deleting Cell Server End ...
[07/15 16:55:42    175s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:02:55.5/0:53:40.1 (0.1), mem = 3359.2M
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] =============================================================================================
[07/15 16:55:42    175s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.18-s099_1
[07/15 16:55:42    175s] =============================================================================================
[07/15 16:55:42    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:42    175s] ---------------------------------------------------------------------------------------------
[07/15 16:55:42    175s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:42    175s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  73.3 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:55:42    175s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:42    175s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:42    175s] [ CheckPlace             ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:55:42    175s] [ TimingUpdate           ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:55:42    175s] [ MISC                   ]          0:00:00.2  (  19.8 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 16:55:42    175s] ---------------------------------------------------------------------------------------------
[07/15 16:55:42    175s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 16:55:42    175s] ---------------------------------------------------------------------------------------------
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] ** INFO : this run is activating 'postRoute' automaton
[07/15 16:55:42    175s] **INFO: flowCheckPoint #1 InitialSummary
[07/15 16:55:42    175s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3359.152M)
[07/15 16:55:42    175s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:55:42    175s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:55:42    175s] RC Extraction called in multi-corner(2) mode.
[07/15 16:55:42    175s] Process corner(s) are loaded.
[07/15 16:55:42    175s]  Corner: max_rc
[07/15 16:55:42    175s]  Corner: min_rc
[07/15 16:55:42    175s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:55:42    175s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:55:42    175s]       RC Corner Indexes            0       1   
[07/15 16:55:42    175s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:55:42    175s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:55:42    175s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:55:42    175s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:55:42    175s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:55:42    175s] Shrink Factor                : 1.00000
[07/15 16:55:42    175s] 
[07/15 16:55:42    175s] Trim Metal Layers:
[07/15 16:55:42    175s] LayerId::1 widthSet size::4
[07/15 16:55:42    175s] LayerId::2 widthSet size::4
[07/15 16:55:42    175s] LayerId::3 widthSet size::4
[07/15 16:55:42    175s] LayerId::4 widthSet size::4
[07/15 16:55:42    175s] LayerId::5 widthSet size::4
[07/15 16:55:42    175s] LayerId::6 widthSet size::2
[07/15 16:55:42    175s] eee: pegSigSF::1.070000
[07/15 16:55:42    175s] Initializing multi-corner capacitance tables ... 
[07/15 16:55:42    175s] Initializing multi-corner resistance tables ...
[07/15 16:55:42    175s] eee: l::1 avDens::0.127352 usedTrk::611.288682 availTrk::4800.000000 sigTrk::611.288682
[07/15 16:55:42    175s] eee: l::2 avDens::0.139795 usedTrk::626.281407 availTrk::4480.000000 sigTrk::626.281407
[07/15 16:55:42    175s] eee: l::3 avDens::0.155835 usedTrk::585.939731 availTrk::3760.000000 sigTrk::585.939731
[07/15 16:55:42    175s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:55:42    175s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:42    175s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:42    175s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035971 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:55:42    175s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3349.2M)
[07/15 16:55:42    175s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:55:42    175s] Extracted 10.0102% (CPU Time= 0:00:00.0  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 20.0132% (CPU Time= 0:00:00.0  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 30.0088% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 40.0117% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 50.0146% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 60.0102% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 70.0132% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 80.0088% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 90.0117% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3385.2M)
[07/15 16:55:42    175s] Number of Extracted Resistors     : 22357
[07/15 16:55:42    175s] Number of Extracted Ground Cap.   : 23172
[07/15 16:55:42    175s] Number of Extracted Coupling Cap. : 38280
[07/15 16:55:42    175s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3369.152M)
[07/15 16:55:42    175s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:55:42    175s]  Corner: max_rc
[07/15 16:55:42    175s]  Corner: min_rc
[07/15 16:55:42    175s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3369.2M)
[07/15 16:55:42    175s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:55:42    175s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3377.152M)
[07/15 16:55:42    175s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3377.152M)
[07/15 16:55:42    175s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3377.152M)
[07/15 16:55:42    175s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:55:43    176s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3377.152M)
[07/15 16:55:43    176s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=3377.152M)
[07/15 16:55:43    176s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3377.152M)
[07/15 16:55:43    176s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3343.418M)
[07/15 16:55:43    176s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3343.4M)
[07/15 16:55:43    176s] 
[07/15 16:55:43    176s] Trim Metal Layers:
[07/15 16:55:43    176s] LayerId::1 widthSet size::4
[07/15 16:55:43    176s] LayerId::2 widthSet size::4
[07/15 16:55:43    176s] LayerId::3 widthSet size::4
[07/15 16:55:43    176s] LayerId::4 widthSet size::4
[07/15 16:55:43    176s] LayerId::5 widthSet size::4
[07/15 16:55:43    176s] LayerId::6 widthSet size::2
[07/15 16:55:43    176s] eee: pegSigSF::1.070000
[07/15 16:55:43    176s] Initializing multi-corner capacitance tables ... 
[07/15 16:55:43    176s] Initializing multi-corner resistance tables ...
[07/15 16:55:43    176s] eee: l::1 avDens::0.127352 usedTrk::611.288682 availTrk::4800.000000 sigTrk::611.288682
[07/15 16:55:43    176s] eee: l::2 avDens::0.139795 usedTrk::626.281407 availTrk::4480.000000 sigTrk::626.281407
[07/15 16:55:43    176s] eee: l::3 avDens::0.155835 usedTrk::585.939731 availTrk::3760.000000 sigTrk::585.939731
[07/15 16:55:43    176s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:55:43    176s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:43    176s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:43    176s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035971 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:55:43    176s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:56.7/0:53:41.6 (0.1), mem = 3372.0M
[07/15 16:55:43    176s] AAE_INFO: switching -siAware from true to false ...
[07/15 16:55:43    176s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[07/15 16:55:43    176s] OPTC: user 20.0
[07/15 16:55:44    176s] Starting delay calculation for Hold views
[07/15 16:55:44    176s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:55:44    176s] #################################################################################
[07/15 16:55:44    176s] # Design Stage: PostRoute
[07/15 16:55:44    176s] # Design Name: aska_dig
[07/15 16:55:44    176s] # Design Mode: 180nm
[07/15 16:55:44    176s] # Analysis Mode: MMMC OCV 
[07/15 16:55:44    176s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:55:44    176s] # Signoff Settings: SI Off 
[07/15 16:55:44    176s] #################################################################################
[07/15 16:55:44    176s] Topological Sorting (REAL = 0:00:00.0, MEM = 3368.0M, InitMEM = 3368.0M)
[07/15 16:55:44    176s] Calculate late delays in OCV mode...
[07/15 16:55:44    176s] Calculate early delays in OCV mode...
[07/15 16:55:44    176s] Start delay calculation (fullDC) (4 T). (MEM=3368.04)
[07/15 16:55:44    176s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:55:44    176s] End AAE Lib Interpolated Model. (MEM=3387.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:44    177s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 16:55:44    177s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:55:44    177s] Total number of fetched objects 1432
[07/15 16:55:44    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:44    177s] End delay calculation. (MEM=3546.53 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:55:44    177s] End delay calculation (fullDC). (MEM=3546.53 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:55:44    177s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3546.5M) ***
[07/15 16:55:44    177s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:57 mem=3580.5M)
[07/15 16:55:44    177s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:57 mem=3580.5M ***
[07/15 16:55:44    177s] AAE_INFO: switching -siAware from false to true ...
[07/15 16:55:44    177s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 16:55:44    177s] Starting delay calculation for Setup views
[07/15 16:55:44    177s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:55:44    177s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 16:55:44    177s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:55:44    177s] #################################################################################
[07/15 16:55:44    177s] # Design Stage: PostRoute
[07/15 16:55:44    177s] # Design Name: aska_dig
[07/15 16:55:44    177s] # Design Mode: 180nm
[07/15 16:55:44    177s] # Analysis Mode: MMMC OCV 
[07/15 16:55:44    177s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:55:44    177s] # Signoff Settings: SI On 
[07/15 16:55:44    177s] #################################################################################
[07/15 16:55:44    177s] Topological Sorting (REAL = 0:00:00.0, MEM = 3558.8M, InitMEM = 3558.8M)
[07/15 16:55:44    177s] Setting infinite Tws ...
[07/15 16:55:44    177s] First Iteration Infinite Tw... 
[07/15 16:55:44    177s] Calculate early delays in OCV mode...
[07/15 16:55:44    177s] Calculate late delays in OCV mode...
[07/15 16:55:44    177s] Start delay calculation (fullDC) (4 T). (MEM=3558.81)
[07/15 16:55:44    177s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 16:55:44    177s] End AAE Lib Interpolated Model. (MEM=3570.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:44    177s] Total number of fetched objects 1432
[07/15 16:55:44    177s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:55:44    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:44    177s] End delay calculation. (MEM=3538.41 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:55:44    177s] End delay calculation (fullDC). (MEM=3538.41 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:55:44    177s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3538.4M) ***
[07/15 16:55:44    177s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3572.4M)
[07/15 16:55:44    177s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:55:44    177s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3538.4M)
[07/15 16:55:44    177s] 
[07/15 16:55:44    177s] Executing IPO callback for view pruning ..
[07/15 16:55:44    177s] Starting SI iteration 2
[07/15 16:55:44    177s] Calculate early delays in OCV mode...
[07/15 16:55:44    177s] Calculate late delays in OCV mode...
[07/15 16:55:44    177s] Start delay calculation (fullDC) (4 T). (MEM=3339.54)
[07/15 16:55:44    177s] End AAE Lib Interpolated Model. (MEM=3339.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:44    177s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 16:55:44    177s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:55:44    177s] Total number of fetched objects 1432
[07/15 16:55:44    177s] AAE_INFO-618: Total number of nets in the design is 1459,  13.9 percent of the nets selected for SI analysis
[07/15 16:55:44    177s] End delay calculation. (MEM=3502.21 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:55:44    177s] End delay calculation (fullDC). (MEM=3502.21 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:55:44    177s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3502.2M) ***
[07/15 16:55:44    177s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:58 mem=3534.2M)
[07/15 16:55:44    177s] End AAE Lib Interpolated Model. (MEM=3534.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:44    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3534.2M, EPOCH TIME: 1721076944.959469
[07/15 16:55:44    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:44    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:44    177s] 
[07/15 16:55:44    177s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:44    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3534.2M, EPOCH TIME: 1721076944.968850
[07/15 16:55:44    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:44    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:45    177s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.131  |  5.901  | -0.131  |
|           TNS (ns):| -0.328  |  0.000  | -0.328  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3532.2M, EPOCH TIME: 1721076945.014818
[07/15 16:55:45    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:45    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:45    177s] 
[07/15 16:55:45    177s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:45    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3532.2M, EPOCH TIME: 1721076945.023944
[07/15 16:55:45    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:45    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:45    177s] Density: 65.302%
------------------------------------------------------------------

[07/15 16:55:45    177s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:01.2/0:00:01.1 (1.2), totSession cpu/real = 0:02:57.9/0:53:42.6 (0.1), mem = 3532.2M
[07/15 16:55:45    177s] 
[07/15 16:55:45    177s] =============================================================================================
[07/15 16:55:45    177s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.18-s099_1
[07/15 16:55:45    177s] =============================================================================================
[07/15 16:55:45    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:45    177s] ---------------------------------------------------------------------------------------------
[07/15 16:55:45    177s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:45    177s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:55:45    177s] [ DrvReport              ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:55:45    177s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:45    177s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:45    177s] [ TimingUpdate           ]      4   0:00:00.4  (  36.1 % )     0:00:00.8 /  0:00:01.0    1.3
[07/15 16:55:45    177s] [ FullDelayCalc          ]      3   0:00:00.4  (  38.0 % )     0:00:00.4 /  0:00:00.6    1.4
[07/15 16:55:45    177s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:55:45    177s] [ MISC                   ]          0:00:00.2  (  18.2 % )     0:00:00.2 /  0:00:00.2    0.9
[07/15 16:55:45    177s] ---------------------------------------------------------------------------------------------
[07/15 16:55:45    177s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.2    1.2
[07/15 16:55:45    177s] ---------------------------------------------------------------------------------------------
[07/15 16:55:45    177s] 
[07/15 16:55:45    177s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2221.1M, totSessionCpu=0:02:58 **
[07/15 16:55:45    177s] OPTC: m1 20.0 20.0
[07/15 16:55:45    177s] Setting latch borrow mode to budget during optimization.
[07/15 16:55:45    177s] Info: Done creating the CCOpt slew target map.
[07/15 16:55:45    177s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/15 16:55:45    177s] Glitch fixing enabled
[07/15 16:55:45    177s] *** ClockDrv #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:58.0/0:53:42.6 (0.1), mem = 3381.2M
[07/15 16:55:45    177s] Running CCOpt-PRO on entire clock network
[07/15 16:55:45    177s] Net route status summary:
[07/15 16:55:45    177s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:55:45    177s]   Non-clock:  1446 (unrouted=27, trialRouted=0, noStatus=0, routed=1419, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:55:45    177s] Clock tree cells fixed by user: 0 out of 11 (0%)
[07/15 16:55:45    177s] PRO...
[07/15 16:55:45    177s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/15 16:55:45    177s] Initializing clock structures...
[07/15 16:55:45    177s]   Creating own balancer
[07/15 16:55:45    177s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/15 16:55:45    177s]   Removing CTS place status from clock tree and sinks.
[07/15 16:55:45    177s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 16:55:45    177s]   Initializing legalizer
[07/15 16:55:45    177s]   Using cell based legalization.
[07/15 16:55:45    177s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 16:55:45    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:3381.2M, EPOCH TIME: 1721076945.058339
[07/15 16:55:45    177s] Processing tracks to init pin-track alignment.
[07/15 16:55:45    177s] z: 2, totalTracks: 1
[07/15 16:55:45    177s] z: 4, totalTracks: 1
[07/15 16:55:45    177s] z: 6, totalTracks: 1
[07/15 16:55:45    177s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:55:45    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3381.2M, EPOCH TIME: 1721076945.059705
[07/15 16:55:45    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:45    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:45    178s] 
[07/15 16:55:45    178s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:45    178s] 
[07/15 16:55:45    178s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:55:45    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3381.2M, EPOCH TIME: 1721076945.069455
[07/15 16:55:45    178s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3381.2M, EPOCH TIME: 1721076945.069511
[07/15 16:55:45    178s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:3379.2M, EPOCH TIME: 1721076945.070542
[07/15 16:55:45    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3379.2MB).
[07/15 16:55:45    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:3379.2M, EPOCH TIME: 1721076945.070728
[07/15 16:55:45    178s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:55:45    178s] (I)      Load db... (mem=3379.2M)
[07/15 16:55:45    178s] (I)      Read data from FE... (mem=3379.2M)
[07/15 16:55:45    178s] (I)      Number of ignored instance 0
[07/15 16:55:45    178s] (I)      Number of inbound cells 0
[07/15 16:55:45    178s] (I)      Number of opened ILM blockages 0
[07/15 16:55:45    178s] (I)      Number of instances temporarily fixed by detailed placement 368
[07/15 16:55:45    178s] (I)      numMoveCells=1030, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 16:55:45    178s] (I)      cell height: 4480, count: 1398
[07/15 16:55:45    178s] (I)      Read rows... (mem=3379.2M)
[07/15 16:55:45    178s] (I)      Done Read rows (cpu=0.000s, mem=3379.2M)
[07/15 16:55:45    178s] (I)      Done Read data from FE (cpu=0.000s, mem=3379.2M)
[07/15 16:55:45    178s] (I)      Done Load db (cpu=0.000s, mem=3379.2M)
[07/15 16:55:45    178s] (I)      Constructing placeable region... (mem=3379.2M)
[07/15 16:55:45    178s] (I)      Constructing bin map
[07/15 16:55:45    178s] (I)      Initialize bin information with width=44800 height=44800
[07/15 16:55:45    178s] (I)      Done constructing bin map
[07/15 16:55:45    178s] (I)      Compute region effective width... (mem=3379.2M)
[07/15 16:55:45    178s] (I)      Done Compute region effective width (cpu=0.000s, mem=3379.2M)
[07/15 16:55:45    178s] (I)      Done Constructing placeable region (cpu=0.000s, mem=3379.2M)
[07/15 16:55:45    178s]   Legalizer reserving space for clock trees
[07/15 16:55:45    178s]   Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]   Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]   Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]   Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]   Reconstructing clock tree datastructures, skew aware...
[07/15 16:55:45    178s]     Validating CTS configuration...
[07/15 16:55:45    178s]     Checking module port directions...
[07/15 16:55:45    178s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s]     Non-default CCOpt properties:
[07/15 16:55:45    178s]       Public non-default CCOpt properties:
[07/15 16:55:45    178s]         adjacent_rows_legal: true (default: false)
[07/15 16:55:45    178s]         buffer_cells is set for at least one object
[07/15 16:55:45    178s]         cell_density is set for at least one object
[07/15 16:55:45    178s]         cell_halo_rows: 0 (default: 1)
[07/15 16:55:45    178s]         cell_halo_sites: 0 (default: 4)
[07/15 16:55:45    178s]         inverter_cells is set for at least one object
[07/15 16:55:45    178s]         primary_delay_corner: slow_corner (default: )
[07/15 16:55:45    178s]         route_type is set for at least one object
[07/15 16:55:45    178s]         source_driver is set for at least one object
[07/15 16:55:45    178s]         target_insertion_delay is set for at least one object
[07/15 16:55:45    178s]         target_skew is set for at least one object
[07/15 16:55:45    178s]         target_skew_wire is set for at least one object
[07/15 16:55:45    178s]       Private non-default CCOpt properties:
[07/15 16:55:45    178s]         allow_non_fterm_identical_swaps: 0 (default: true)
[07/15 16:55:45    178s]         clock_nets_detailed_routed: 1 (default: false)
[07/15 16:55:45    178s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/15 16:55:45    178s]         force_design_routing_status: 1 (default: auto)
[07/15 16:55:45    178s]         pro_enable_post_commit_delay_update: 1 (default: false)
[07/15 16:55:45    178s]     Route type trimming info:
[07/15 16:55:45    178s]       No route type modifications were made.
[07/15 16:55:45    178s] End AAE Lib Interpolated Model. (MEM=3379.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:45    178s]     Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]     Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]     Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]     Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] (I)      Initializing Steiner engine. 
[07/15 16:55:45    178s] (I)      ============================ Layers =============================
[07/15 16:55:45    178s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:55:45    178s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 16:55:45    178s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:55:45    178s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 16:55:45    178s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 16:55:45    178s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 16:55:45    178s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 16:55:45    178s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 16:55:45    178s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 16:55:45    178s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 16:55:45    178s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 16:55:45    178s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 16:55:45    178s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 16:55:45    178s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 16:55:45    178s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 16:55:45    178s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:55:45    178s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 16:55:45    178s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 16:55:45    178s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 16:55:45    178s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 16:55:45    178s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 16:55:45    178s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 16:55:45    178s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 16:55:45    178s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 16:55:45    178s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 16:55:45    178s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 16:55:45    178s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 16:55:45    178s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 16:55:45    178s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 16:55:45    178s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 16:55:45    178s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 16:55:45    178s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 16:55:45    178s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 16:55:45    178s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 16:55:45    178s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 16:55:45    178s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 16:55:45    178s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 16:55:45    178s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 16:55:45    178s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 16:55:45    178s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 16:55:45    178s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 16:55:45    178s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 16:55:45    178s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 16:55:45    178s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 16:55:45    178s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 16:55:45    178s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 16:55:45    178s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 16:55:45    178s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 16:55:45    178s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 16:55:45    178s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 16:55:45    178s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 16:55:45    178s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 16:55:45    178s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 16:55:45    178s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 16:55:45    178s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 16:55:45    178s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 16:55:45    178s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 16:55:45    178s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 16:55:45    178s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 16:55:45    178s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 16:55:45    178s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 16:55:45    178s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 16:55:45    178s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 16:55:45    178s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 16:55:45    178s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 16:55:45    178s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 16:55:45    178s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 16:55:45    178s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 16:55:45    178s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 16:55:45    178s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 16:55:45    178s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 16:55:45    178s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 16:55:45    178s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 16:55:45    178s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[07/15 16:55:45    178s] To increase the message display limit, refer to the product command reference manual.
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 16:55:45    178s]     Original list had 8 cells:
[07/15 16:55:45    178s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 16:55:45    178s]     Library trimming was not able to trim any cells:
[07/15 16:55:45    178s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 16:55:45    178s]     Accumulated time to calculate placeable region: 0
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 16:55:45    178s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 16:55:45    178s]     Original list had 8 cells:
[07/15 16:55:45    178s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 16:55:45    178s]     New trimmed list has 6 cells:
[07/15 16:55:45    178s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 16:55:45    178s]     Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 16:55:45    178s]     Non-default CCOpt properties:
[07/15 16:55:45    178s]       Public non-default CCOpt properties:
[07/15 16:55:45    178s]         cell_density: 1 (default: 0.75)
[07/15 16:55:45    178s]         route_type (leaf): LeafUnshield (default: default)
[07/15 16:55:45    178s]         route_type (top): default_route_type_nonleaf (default: default)
[07/15 16:55:45    178s]         route_type (trunk): TrunkUnshield (default: default)
[07/15 16:55:45    178s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 16:55:45    178s]       No private non-default CCOpt properties
[07/15 16:55:45    178s]     For power domain auto-default:
[07/15 16:55:45    178s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 16:55:45    178s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 16:55:45    178s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 16:55:45    178s]     Top Routing info:
[07/15 16:55:45    178s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 16:55:45    178s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:55:45    178s]     Trunk Routing info:
[07/15 16:55:45    178s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:55:45    178s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:55:45    178s]     Leaf Routing info:
[07/15 16:55:45    178s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:55:45    178s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:55:45    178s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 16:55:45    178s]       Slew time target (leaf):    0.634ns
[07/15 16:55:45    178s]       Slew time target (trunk):   0.634ns
[07/15 16:55:45    178s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[07/15 16:55:45    178s]       Buffer unit delay: 0.289ns
[07/15 16:55:45    178s]       Buffer max distance: 2187.394um
[07/15 16:55:45    178s]     Fastest wire driving cells and distances:
[07/15 16:55:45    178s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
[07/15 16:55:45    178s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Logic Sizing Table:
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     ----------------------------------------------------------
[07/15 16:55:45    178s]     Cell    Instance count    Source    Eligible library cells
[07/15 16:55:45    178s]     ----------------------------------------------------------
[07/15 16:55:45    178s]       (empty table)
[07/15 16:55:45    178s]     ----------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:55:45    178s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 16:55:45    178s]       Sources:                     pin clk
[07/15 16:55:45    178s]       Total number of sinks:       322
[07/15 16:55:45    178s]       Delay constrained sinks:     322
[07/15 16:55:45    178s]       Constrains:                  default
[07/15 16:55:45    178s]       Non-leaf sinks:              0
[07/15 16:55:45    178s]       Ignore pins:                 0
[07/15 16:55:45    178s]      Timing corner slow_corner:setup.late:
[07/15 16:55:45    178s]       Skew target:                 0.289ns
[07/15 16:55:45    178s]       Insertion delay target:      2.000ns
[07/15 16:55:45    178s]     Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 16:55:45    178s]       Sources:                     pin SPI_Clk
[07/15 16:55:45    178s]       Total number of sinks:       46
[07/15 16:55:45    178s]       Delay constrained sinks:     46
[07/15 16:55:45    178s]       Constrains:                  default
[07/15 16:55:45    178s]       Non-leaf sinks:              0
[07/15 16:55:45    178s]       Ignore pins:                 0
[07/15 16:55:45    178s]      Timing corner slow_corner:setup.late:
[07/15 16:55:45    178s]       Skew target:                 0.289ns
[07/15 16:55:45    178s]       Insertion delay target:      2.000ns
[07/15 16:55:45    178s]     Primary reporting skew groups are:
[07/15 16:55:45    178s]     skew_group CLK/functional_mode with 322 clock sinks
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Clock DAG stats initial state:
[07/15 16:55:45    178s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:55:45    178s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:55:45    178s]       misc counts      : r=2, pp=0
[07/15 16:55:45    178s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:55:45    178s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 16:55:45    178s]     Clock DAG library cell distribution initial state {count}:
[07/15 16:55:45    178s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:55:45    178s]     Clock DAG hash initial state: 7025651386410928605 943610710332956692
[07/15 16:55:45    178s]     CTS services accumulated run-time stats initial state:
[07/15 16:55:45    178s]       delay calculator: calls=15842, total_wall_time=0.649s, mean_wall_time=0.041ms
[07/15 16:55:45    178s]       legalizer: calls=1260, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:55:45    178s]       steiner router: calls=14809, total_wall_time=0.309s, mean_wall_time=0.021ms
[07/15 16:55:45    178s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:55:45    178s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Layer information for route type LeafUnshield:
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 16:55:45    178s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     MET1      N            H          0.469         0.287         0.135
[07/15 16:55:45    178s]     MET2      Y            V          0.407         0.297         0.121
[07/15 16:55:45    178s]     MET3      Y            H          0.407         0.298         0.121
[07/15 16:55:45    178s]     MET4      Y            V          0.407         0.296         0.120
[07/15 16:55:45    178s]     METTP     N            H          0.136         0.276         0.037
[07/15 16:55:45    178s]     METTPL    N            V          0.004         0.371         0.002
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 16:55:45    178s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Layer information for route type TrunkUnshield:
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 16:55:45    178s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     MET1      N            H          0.469         0.287         0.135
[07/15 16:55:45    178s]     MET2      Y            V          0.407         0.297         0.121
[07/15 16:55:45    178s]     MET3      Y            H          0.407         0.298         0.121
[07/15 16:55:45    178s]     MET4      Y            V          0.407         0.296         0.120
[07/15 16:55:45    178s]     METTP     N            H          0.136         0.276         0.037
[07/15 16:55:45    178s]     METTPL    N            V          0.004         0.371         0.002
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 16:55:45    178s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Layer information for route type default_route_type_nonleaf:
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 16:55:45    178s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     MET1      N            H          0.469         0.287         0.135
[07/15 16:55:45    178s]     MET2      N            V          0.407         0.297         0.121
[07/15 16:55:45    178s]     MET3      Y            H          0.407         0.298         0.121
[07/15 16:55:45    178s]     MET4      Y            V          0.407         0.296         0.120
[07/15 16:55:45    178s]     METTP     N            H          0.136         0.276         0.037
[07/15 16:55:45    178s]     METTPL    N            V          0.004         0.371         0.002
[07/15 16:55:45    178s]     ---------------------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Via selection for estimated routes (rule default):
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     -----------------------------------------------------------------------
[07/15 16:55:45    178s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 16:55:45    178s]     Range                           (Ohm)    (fF)     (fs)     Only
[07/15 16:55:45    178s]     -----------------------------------------------------------------------
[07/15 16:55:45    178s]     MET1-MET2       VIA1_X_so       6.735    0.030    0.204    false
[07/15 16:55:45    178s]     MET2-MET3       VIA2_so         6.735    0.022    0.147    false
[07/15 16:55:45    178s]     MET3-MET4       VIA3_so         6.735    0.022    0.146    false
[07/15 16:55:45    178s]     MET4-METTP      VIATPne_Y_so    3.191    0.101    0.322    false
[07/15 16:55:45    178s]     METTP-METTPL    VIATPL_so       1.795    0.366    0.657    false
[07/15 16:55:45    178s]     -----------------------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/15 16:55:45    178s]     No ideal or dont_touch nets found in the clock tree
[07/15 16:55:45    178s]     No dont_touch hnets found in the clock tree
[07/15 16:55:45    178s]     No dont_touch hpins found in the clock network.
[07/15 16:55:45    178s]     Checking for illegal sizes of clock logic instances...
[07/15 16:55:45    178s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Filtering reasons for cell type: inverter
[07/15 16:55:45    178s]     =========================================
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     --------------------------------------------------------------------------
[07/15 16:55:45    178s]     Clock trees    Power domain    Reason              Library cells
[07/15 16:55:45    178s]     --------------------------------------------------------------------------
[07/15 16:55:45    178s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 16:55:45    178s]     --------------------------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[07/15 16:55:45    178s] Type 'man IMPCCOPT-1261' for more detail.
[07/15 16:55:45    178s] **WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group SPI_CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[07/15 16:55:45    178s] Type 'man IMPCCOPT-1261' for more detail.
[07/15 16:55:45    178s]     CCOpt configuration status: all checks passed.
[07/15 16:55:45    178s]   Reconstructing clock tree datastructures, skew aware done.
[07/15 16:55:45    178s] Initializing clock structures done.
[07/15 16:55:45    178s] PRO...
[07/15 16:55:45    178s]   PRO active optimizations:
[07/15 16:55:45    178s]    - DRV fixing with sizing
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Detected clock skew data from CTS
[07/15 16:55:45    178s]   Clock DAG stats PRO initial state:
[07/15 16:55:45    178s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:55:45    178s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:55:45    178s]     misc counts      : r=2, pp=0
[07/15 16:55:45    178s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:55:45    178s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:55:45    178s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:55:45    178s]     wire capacitance : top=0.000pF, trunk=0.280pF, leaf=0.693pF, total=0.973pF
[07/15 16:55:45    178s]     wire lengths     : top=0.000um, trunk=1863.680um, leaf=4476.890um, total=6340.570um
[07/15 16:55:45    178s]     hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 16:55:45    178s]   Clock DAG net violations PRO initial state: none
[07/15 16:55:45    178s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/15 16:55:45    178s]     Trunk : target=0.634ns count=8 avg=0.291ns sd=0.183ns min=0.053ns max=0.597ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 16:55:45    178s]     Leaf  : target=0.634ns count=5 avg=0.484ns sd=0.028ns min=0.447ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 16:55:45    178s]   Clock DAG library cell distribution PRO initial state {count}:
[07/15 16:55:45    178s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:55:45    178s]   Clock DAG hash PRO initial state: 7025651386410928605 943610710332956692
[07/15 16:55:45    178s]   CTS services accumulated run-time stats PRO initial state:
[07/15 16:55:45    178s]     delay calculator: calls=15842, total_wall_time=0.649s, mean_wall_time=0.041ms
[07/15 16:55:45    178s]     legalizer: calls=1260, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:55:45    178s]     steiner router: calls=14809, total_wall_time=0.309s, mean_wall_time=0.021ms
[07/15 16:55:45    178s]   Primary reporting skew groups PRO initial state:
[07/15 16:55:45    178s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 16:55:45    178s]         min path sink: spi1_conf0_reg[26]/C
[07/15 16:55:45    178s]         max path sink: spi1_conf0_reg[23]/C
[07/15 16:55:45    178s]   Skew group summary PRO initial state:
[07/15 16:55:45    178s]     skew_group CLK/functional_mode: insertion delay [min=1.956, max=2.027, avg=1.998, sd=0.020], skew [0.071 vs 0.289], 100% {1.956, 2.027} (wid=0.051 ws=0.035) (gid=1.985 gs=0.045)
[07/15 16:55:45    178s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.789, max=1.795, avg=1.792, sd=0.002], skew [0.006 vs 0.289], 100% {1.789, 1.795} (wid=0.033 ws=0.006) (gid=1.762 gs=0.000)
[07/15 16:55:45    178s]   Recomputing CTS skew targets...
[07/15 16:55:45    178s]   Resolving skew group constraints...
[07/15 16:55:45    178s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 16:55:45    178s]   Resolving skew group constraints done.
[07/15 16:55:45    178s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s]   PRO Fixing DRVs...
[07/15 16:55:45    178s]     Clock DAG hash before 'PRO Fixing DRVs': 7025651386410928605 943610710332956692
[07/15 16:55:45    178s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[07/15 16:55:45    178s]       delay calculator: calls=15866, total_wall_time=0.650s, mean_wall_time=0.041ms
[07/15 16:55:45    178s]       legalizer: calls=1260, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:55:45    178s]       steiner router: calls=14833, total_wall_time=0.309s, mean_wall_time=0.021ms
[07/15 16:55:45    178s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 16:55:45    178s]     CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Statistics: Fix DRVs (cell sizing):
[07/15 16:55:45    178s]     ===================================
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Cell changes by Net Type:
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     -------------------------------------------------------------------------------------------------
[07/15 16:55:45    178s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 16:55:45    178s]     -------------------------------------------------------------------------------------------------
[07/15 16:55:45    178s]     top                0            0           0            0                    0                0
[07/15 16:55:45    178s]     trunk              0            0           0            0                    0                0
[07/15 16:55:45    178s]     leaf               0            0           0            0                    0                0
[07/15 16:55:45    178s]     -------------------------------------------------------------------------------------------------
[07/15 16:55:45    178s]     Total              0            0           0            0                    0                0
[07/15 16:55:45    178s]     -------------------------------------------------------------------------------------------------
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 16:55:45    178s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 16:55:45    178s]     
[07/15 16:55:45    178s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/15 16:55:45    178s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:55:45    178s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:55:45    178s]       misc counts      : r=2, pp=0
[07/15 16:55:45    178s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:55:45    178s]       cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:55:45    178s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:55:45    178s]       wire capacitance : top=0.000pF, trunk=0.280pF, leaf=0.693pF, total=0.973pF
[07/15 16:55:45    178s]       wire lengths     : top=0.000um, trunk=1863.680um, leaf=4476.890um, total=6340.570um
[07/15 16:55:45    178s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 16:55:45    178s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[07/15 16:55:45    178s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/15 16:55:45    178s]       Trunk : target=0.634ns count=8 avg=0.291ns sd=0.183ns min=0.053ns max=0.597ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 16:55:45    178s]       Leaf  : target=0.634ns count=5 avg=0.484ns sd=0.028ns min=0.447ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 16:55:45    178s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/15 16:55:45    178s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:55:45    178s]     Clock DAG hash after 'PRO Fixing DRVs': 7025651386410928605 943610710332956692
[07/15 16:55:45    178s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[07/15 16:55:45    178s]       delay calculator: calls=15866, total_wall_time=0.650s, mean_wall_time=0.041ms
[07/15 16:55:45    178s]       legalizer: calls=1260, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:55:45    178s]       steiner router: calls=14833, total_wall_time=0.309s, mean_wall_time=0.021ms
[07/15 16:55:45    178s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/15 16:55:45    178s]       skew_group default.CLK/functional_mode: unconstrained
[07/15 16:55:45    178s]           min path sink: spi1_conf0_reg[26]/C
[07/15 16:55:45    178s]           max path sink: spi1_conf0_reg[23]/C
[07/15 16:55:45    178s]     Skew group summary after 'PRO Fixing DRVs':
[07/15 16:55:45    178s]       skew_group CLK/functional_mode: insertion delay [min=1.956, max=2.027], skew [0.071 vs 0.289]
[07/15 16:55:45    178s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.789, max=1.795], skew [0.006 vs 0.289]
[07/15 16:55:45    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 16:55:45    178s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Slew Diagnostics: After DRV fixing
[07/15 16:55:45    178s]   ==================================
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Global Causes:
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   -------------------------------------
[07/15 16:55:45    178s]   Cause
[07/15 16:55:45    178s]   -------------------------------------
[07/15 16:55:45    178s]   DRV fixing with buffering is disabled
[07/15 16:55:45    178s]   -------------------------------------
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Top 5 overslews:
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   ---------------------------------
[07/15 16:55:45    178s]   Overslew    Causes    Driving Pin
[07/15 16:55:45    178s]   ---------------------------------
[07/15 16:55:45    178s]     (empty table)
[07/15 16:55:45    178s]   ---------------------------------
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   -------------------
[07/15 16:55:45    178s]   Cause    Occurences
[07/15 16:55:45    178s]   -------------------
[07/15 16:55:45    178s]     (empty table)
[07/15 16:55:45    178s]   -------------------
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Violation diagnostics counts from the 0 nodes that have violations:
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   -------------------
[07/15 16:55:45    178s]   Cause    Occurences
[07/15 16:55:45    178s]   -------------------
[07/15 16:55:45    178s]     (empty table)
[07/15 16:55:45    178s]   -------------------
[07/15 16:55:45    178s]   
[07/15 16:55:45    178s]   Reconnecting optimized routes...
[07/15 16:55:45    178s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:45    178s]   Set dirty flag on 0 instances, 0 nets
[07/15 16:55:45    178s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 16:55:45    178s] End AAE Lib Interpolated Model. (MEM=3535.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:46    178s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:46    178s]   Clock DAG stats PRO final:
[07/15 16:55:46    178s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 16:55:46    178s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 16:55:46    178s]     misc counts      : r=2, pp=0
[07/15 16:55:46    178s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 16:55:46    178s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 16:55:46    178s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 16:55:46    178s]     wire capacitance : top=0.000pF, trunk=0.280pF, leaf=0.693pF, total=0.973pF
[07/15 16:55:46    178s]     wire lengths     : top=0.000um, trunk=1863.680um, leaf=4476.890um, total=6340.570um
[07/15 16:55:46    178s]     hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 16:55:46    178s]   Clock DAG net violations PRO final: none
[07/15 16:55:46    178s]   Clock DAG primary half-corner transition distribution PRO final:
[07/15 16:55:46    178s]     Trunk : target=0.634ns count=8 avg=0.291ns sd=0.183ns min=0.053ns max=0.597ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 1 <= 0.602ns, 0 <= 0.634ns}
[07/15 16:55:46    178s]     Leaf  : target=0.634ns count=5 avg=0.484ns sd=0.028ns min=0.447ns max=0.510ns {0 <= 0.380ns, 4 <= 0.507ns, 1 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 16:55:46    178s]   Clock DAG library cell distribution PRO final {count}:
[07/15 16:55:46    178s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 16:55:46    178s]   Clock DAG hash PRO final: 7025651386410928605 943610710332956692
[07/15 16:55:46    178s]   CTS services accumulated run-time stats PRO final:
[07/15 16:55:46    178s]     delay calculator: calls=15879, total_wall_time=0.651s, mean_wall_time=0.041ms
[07/15 16:55:46    178s]     legalizer: calls=1260, total_wall_time=0.023s, mean_wall_time=0.018ms
[07/15 16:55:46    178s]     steiner router: calls=14833, total_wall_time=0.309s, mean_wall_time=0.021ms
[07/15 16:55:46    178s]   Primary reporting skew groups PRO final:
[07/15 16:55:46    178s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 16:55:46    178s]         min path sink: spi1_conf0_reg[26]/C
[07/15 16:55:46    178s]         max path sink: spi1_conf0_reg[23]/C
[07/15 16:55:46    178s]   Skew group summary PRO final:
[07/15 16:55:46    178s]     skew_group CLK/functional_mode: insertion delay [min=1.956, max=2.027, avg=1.998, sd=0.020], skew [0.071 vs 0.289], 100% {1.956, 2.027} (wid=0.051 ws=0.035) (gid=1.985 gs=0.045)
[07/15 16:55:46    178s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.789, max=1.795, avg=1.792, sd=0.002], skew [0.006 vs 0.289], 100% {1.789, 1.795} (wid=0.033 ws=0.006) (gid=1.762 gs=0.000)
[07/15 16:55:46    178s] PRO done.
[07/15 16:55:46    178s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/15 16:55:46    178s] numClockCells = 14, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 16:55:46    178s] Net route status summary:
[07/15 16:55:46    178s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:55:46    178s]   Non-clock:  1446 (unrouted=27, trialRouted=0, noStatus=0, routed=1419, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 16:55:46    178s] Updating delays...
[07/15 16:55:46    179s] Updating delays done.
[07/15 16:55:46    179s] PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
[07/15 16:55:46    179s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 16:55:46    179s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3826.6M, EPOCH TIME: 1721076946.029183
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:3483.6M, EPOCH TIME: 1721076946.032303
[07/15 16:55:46    179s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 16:55:46    179s] *** ClockDrv #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.1), totSession cpu/real = 0:02:59.0/0:53:43.6 (0.1), mem = 3391.6M
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] =============================================================================================
[07/15 16:55:46    179s]  Step TAT Report : ClockDrv #1 / optDesign #4                                   21.18-s099_1
[07/15 16:55:46    179s] =============================================================================================
[07/15 16:55:46    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:46    179s] ---------------------------------------------------------------------------------------------
[07/15 16:55:46    179s] [ OptimizationStep       ]      1   0:00:01.0  (  98.2 % )     0:00:01.0 /  0:00:01.0    1.1
[07/15 16:55:46    179s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:55:46    179s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 16:55:46    179s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] ---------------------------------------------------------------------------------------------
[07/15 16:55:46    179s]  ClockDrv #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.1
[07/15 16:55:46    179s] ---------------------------------------------------------------------------------------------
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:55:46    179s] **INFO: Start fixing DRV (Mem = 3391.62M) ...
[07/15 16:55:46    179s] Begin: GigaOpt DRV Optimization
[07/15 16:55:46    179s] Glitch fixing enabled
[07/15 16:55:46    179s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[07/15 16:55:46    179s] *** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:02:59.0/0:53:43.6 (0.1), mem = 3391.6M
[07/15 16:55:46    179s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:55:46    179s] End AAE Lib Interpolated Model. (MEM=3391.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:46    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.20
[07/15 16:55:46    179s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:55:46    179s] ### Creating PhyDesignMc. totSessionCpu=0:02:59 mem=3391.6M
[07/15 16:55:46    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:3391.6M, EPOCH TIME: 1721076946.055802
[07/15 16:55:46    179s] Processing tracks to init pin-track alignment.
[07/15 16:55:46    179s] z: 2, totalTracks: 1
[07/15 16:55:46    179s] z: 4, totalTracks: 1
[07/15 16:55:46    179s] z: 6, totalTracks: 1
[07/15 16:55:46    179s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:55:46    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3391.6M, EPOCH TIME: 1721076946.057242
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:55:46    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3391.6M, EPOCH TIME: 1721076946.066314
[07/15 16:55:46    179s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3391.6M, EPOCH TIME: 1721076946.066392
[07/15 16:55:46    179s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3389.6M, EPOCH TIME: 1721076946.067581
[07/15 16:55:46    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3389.6MB).
[07/15 16:55:46    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3389.6M, EPOCH TIME: 1721076946.067788
[07/15 16:55:46    179s] TotalInstCnt at PhyDesignMc Initialization: 1398
[07/15 16:55:46    179s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:59 mem=3389.6M
[07/15 16:55:46    179s] #optDebug: Start CG creation (mem=3389.6M)
[07/15 16:55:46    179s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 16:55:46    179s] (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgPrt (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgEgp (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgPbk (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgNrb(cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgObs (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgCon (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s]  ...processing cgPdm (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3449.0M)
[07/15 16:55:46    179s] ### Creating RouteCongInterface, started
[07/15 16:55:46    179s] {MMLU 0 13 1432}
[07/15 16:55:46    179s] ### Creating LA Mngr. totSessionCpu=0:02:59 mem=3449.0M
[07/15 16:55:46    179s] ### Creating LA Mngr, finished. totSessionCpu=0:02:59 mem=3449.0M
[07/15 16:55:46    179s] ### Creating RouteCongInterface, finished
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] Creating Lib Analyzer ...
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 16:55:46    179s] Summary for sequential cells identification: 
[07/15 16:55:46    179s]   Identified SBFF number: 33
[07/15 16:55:46    179s]   Identified MBFF number: 0
[07/15 16:55:46    179s]   Identified SB Latch number: 0
[07/15 16:55:46    179s]   Identified MB Latch number: 0
[07/15 16:55:46    179s]   Not identified SBFF number: 0
[07/15 16:55:46    179s]   Not identified MBFF number: 0
[07/15 16:55:46    179s]   Not identified SB Latch number: 0
[07/15 16:55:46    179s]   Not identified MB Latch number: 0
[07/15 16:55:46    179s]   Number of sequential cells which are not FFs: 43
[07/15 16:55:46    179s]  Visiting view : slow_functional_mode
[07/15 16:55:46    179s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 16:55:46    179s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 16:55:46    179s]  Visiting view : fast_functional_mode
[07/15 16:55:46    179s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 16:55:46    179s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 16:55:46    179s] TLC MultiMap info (StdDelay):
[07/15 16:55:46    179s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[07/15 16:55:46    179s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[07/15 16:55:46    179s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[07/15 16:55:46    179s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[07/15 16:55:46    179s]  Setting StdDelay to: 91ps
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 16:55:46    179s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:55:46    179s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:55:46    179s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:55:46    179s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:55:46    179s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] {RT max_rc 0 3 3 0}
[07/15 16:55:46    179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:00 mem=3449.0M
[07/15 16:55:46    179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:00 mem=3449.0M
[07/15 16:55:46    179s] Creating Lib Analyzer, finished. 
[07/15 16:55:46    179s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/15 16:55:46    179s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 16:55:46    179s] [GPS-DRV] maxDensity (design): 0.95
[07/15 16:55:46    179s] [GPS-DRV] maxLocalDensity: 0.96
[07/15 16:55:46    179s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[07/15 16:55:46    179s] [GPS-DRV] MaintainWNS: 1
[07/15 16:55:46    179s] [GPS-DRV] All active and enabled setup views
[07/15 16:55:46    179s] [GPS-DRV]     slow_functional_mode
[07/15 16:55:46    179s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:55:46    179s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 16:55:46    179s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 16:55:46    179s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 16:55:46    179s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3605.0M, EPOCH TIME: 1721076946.875579
[07/15 16:55:46    179s] Found 0 hard placement blockage before merging.
[07/15 16:55:46    179s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3605.0M, EPOCH TIME: 1721076946.875666
[07/15 16:55:46    179s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:55:46    179s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:55:46    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:55:46    179s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/15 16:55:46    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:55:46    179s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 16:55:46    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:55:46    179s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:55:46    179s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:55:46    179s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:55:46    179s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.15|    -0.41|       0|       0|       0| 65.30%|          |         |
[07/15 16:55:46    179s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[07/15 16:55:46    179s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/15 16:55:46    179s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 16:55:46    179s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.15|    -0.41|       0|       0|       0| 65.30%| 0:00:00.0|  3637.0M|
[07/15 16:55:46    179s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3637.0M) ***
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:55:46    179s] Total-nets :: 1432, Stn-nets :: 0, ratio :: 0 %, Total-len 58783.9, Stn-len 0
[07/15 16:55:46    179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3525.3M, EPOCH TIME: 1721076946.906100
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:3418.3M, EPOCH TIME: 1721076946.909166
[07/15 16:55:46    179s] TotalInstCnt at PhyDesignMc Destruction: 1398
[07/15 16:55:46    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.20
[07/15 16:55:46    179s] *** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:59.9/0:53:44.5 (0.1), mem = 3418.3M
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] =============================================================================================
[07/15 16:55:46    179s]  Step TAT Report : DrvOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 16:55:46    179s] =============================================================================================
[07/15 16:55:46    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:46    179s] ---------------------------------------------------------------------------------------------
[07/15 16:55:46    179s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:55:46    179s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  77.3 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:55:46    179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.5
[07/15 16:55:46    179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:55:46    179s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:55:46    179s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:46    179s] [ MISC                   ]          0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:55:46    179s] ---------------------------------------------------------------------------------------------
[07/15 16:55:46    179s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 16:55:46    179s] ---------------------------------------------------------------------------------------------
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s] drv optimizer changes nothing and skips refinePlace
[07/15 16:55:46    179s] End: GigaOpt DRV Optimization
[07/15 16:55:46    179s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2262.0M, totSessionCpu=0:03:00 **
[07/15 16:55:46    179s] *info:
[07/15 16:55:46    179s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3418.32M).
[07/15 16:55:46    179s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3418.3M, EPOCH TIME: 1721076946.911660
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:46    179s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3418.3M, EPOCH TIME: 1721076946.920721
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=3418.3M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.149  |  5.869  | -0.149  |
|           TNS (ns):| -0.409  |  0.000  | -0.409  |
|    Violating Paths:|    5    |    0    |    5    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3568.1M, EPOCH TIME: 1721076946.954160
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] 
[07/15 16:55:46    179s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:46    179s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:3568.1M, EPOCH TIME: 1721076946.963350
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] Density: 65.302%
------------------------------------------------------------------

[07/15 16:55:46    179s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2262.2M, totSessionCpu=0:03:00 **
[07/15 16:55:46    179s]   DRV Snapshot: (REF)
[07/15 16:55:46    179s]          Tran DRV: 0 (0)
[07/15 16:55:46    179s]           Cap DRV: 0 (0)
[07/15 16:55:46    179s]        Fanout DRV: 0 (0)
[07/15 16:55:46    179s]            Glitch: 0 (0)
[07/15 16:55:46    179s] *** Timing NOT met, worst failing slack is -0.149
[07/15 16:55:46    179s] *** Check timing (0:00:00.0)
[07/15 16:55:46    179s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:55:46    179s] Deleting Lib Analyzer.
[07/15 16:55:46    179s] Begin: GigaOpt Optimization in WNS mode
[07/15 16:55:46    179s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 4 -postRoute -usefulSkew -nativePathGroupFlow
[07/15 16:55:46    179s] Info: 13 clock nets excluded from IPO operation.
[07/15 16:55:46    179s] End AAE Lib Interpolated Model. (MEM=3523.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:46    179s] *** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:00.0/0:53:44.6 (0.1), mem = 3523.4M
[07/15 16:55:46    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30983.21
[07/15 16:55:46    179s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 16:55:46    179s] ### Creating PhyDesignMc. totSessionCpu=0:03:00 mem=3523.4M
[07/15 16:55:46    179s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:55:46    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:3523.4M, EPOCH TIME: 1721076946.990080
[07/15 16:55:46    179s] Processing tracks to init pin-track alignment.
[07/15 16:55:46    179s] z: 2, totalTracks: 1
[07/15 16:55:46    179s] z: 4, totalTracks: 1
[07/15 16:55:46    179s] z: 6, totalTracks: 1
[07/15 16:55:46    179s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:55:46    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3523.4M, EPOCH TIME: 1721076946.991572
[07/15 16:55:46    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:46    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:47    179s] 
[07/15 16:55:47    179s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:47    179s] 
[07/15 16:55:47    179s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:55:47    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3523.4M, EPOCH TIME: 1721076947.000586
[07/15 16:55:47    179s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3523.4M, EPOCH TIME: 1721076947.000639
[07/15 16:55:47    179s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3523.4M, EPOCH TIME: 1721076947.001302
[07/15 16:55:47    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3523.4MB).
[07/15 16:55:47    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3523.4M, EPOCH TIME: 1721076947.001487
[07/15 16:55:47    179s] TotalInstCnt at PhyDesignMc Initialization: 1398
[07/15 16:55:47    179s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=3523.5M
[07/15 16:55:47    179s] ### Creating RouteCongInterface, started
[07/15 16:55:47    180s] ### Creating RouteCongInterface, finished
[07/15 16:55:47    180s] 
[07/15 16:55:47    180s] Creating Lib Analyzer ...
[07/15 16:55:47    180s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:55:47    180s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:55:47    180s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:55:47    180s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:55:47    180s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:55:47    180s] 
[07/15 16:55:47    180s] {RT max_rc 0 3 3 0}
[07/15 16:55:47    180s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:01 mem=3523.4M
[07/15 16:55:47    180s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:01 mem=3523.4M
[07/15 16:55:47    180s] Creating Lib Analyzer, finished. 
[07/15 16:55:47    180s] *info: 13 clock nets excluded
[07/15 16:55:47    180s] *info: 25 no-driver nets excluded.
[07/15 16:55:47    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.30983.1
[07/15 16:55:47    180s] PathGroup :  reg2reg  TargetSlack : 0 
[07/15 16:55:47    180s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 4 threads.
[07/15 16:55:47    180s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[07/15 16:55:47    180s] ** GigaOpt Optimizer WNS Slack -0.149 TNS Slack -0.409 Density 65.30
[07/15 16:55:47    180s] Optimizer WNS Pass 0
[07/15 16:55:47    180s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.149|-0.409|
|reg2reg   | 5.869| 0.000|
|HEPG      | 5.869| 0.000|
|All Paths |-0.149|-0.409|
+----------+------+------+

[07/15 16:55:47    180s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3655.2M, EPOCH TIME: 1721076947.822498
[07/15 16:55:47    180s] Found 0 hard placement blockage before merging.
[07/15 16:55:47    180s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3655.2M, EPOCH TIME: 1721076947.822578
[07/15 16:55:47    180s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[07/15 16:55:47    180s] Info: End MT loop @oiCellDelayCachingJob.
[07/15 16:55:47    180s] Active Path Group: default 
[07/15 16:55:47    180s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:55:47    180s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 16:55:47    180s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:55:47    180s] |  -0.149|   -0.149|  -0.409|   -0.409|   65.30%|   0:00:00.0| 3656.2M|slow_functional_mode|  default| up_switches[20]                 |
[07/15 16:55:47    180s] |   0.000|    0.000|   0.000|    0.000|   65.37%|   0:00:00.0| 3762.9M|slow_functional_mode|       NA| NA                              |
[07/15 16:55:47    180s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 16:55:47    180s] 
[07/15 16:55:47    180s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3762.9M) ***
[07/15 16:55:47    180s] 
[07/15 16:55:47    180s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3762.9M) ***
[07/15 16:55:47    180s] Deleting 0 temporary hard placement blockage(s).
[07/15 16:55:47    180s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |5.869|0.000|
|HEPG      |5.869|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/15 16:55:47    180s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.37
[07/15 16:55:47    180s] Update Timing Windows (Threshold 0.091) ...
[07/15 16:55:47    180s] Re Calculate Delays on 3 Nets
[07/15 16:55:47    180s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |5.869|0.000|
|HEPG      |5.869|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[07/15 16:55:47    180s] 
[07/15 16:55:47    180s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3762.9M) ***
[07/15 16:55:47    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.30983.1
[07/15 16:55:47    180s] Total-nets :: 1432, Stn-nets :: 0, ratio :: 0 %, Total-len 58783.9, Stn-len 0
[07/15 16:55:47    180s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3651.1M, EPOCH TIME: 1721076947.969580
[07/15 16:55:47    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:55:47    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:47    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:47    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:47    181s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:3467.1M, EPOCH TIME: 1721076947.973118
[07/15 16:55:47    181s] TotalInstCnt at PhyDesignMc Destruction: 1398
[07/15 16:55:47    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30983.21
[07/15 16:55:47    181s] *** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:01.0/0:53:45.6 (0.1), mem = 3467.1M
[07/15 16:55:47    181s] 
[07/15 16:55:47    181s] =============================================================================================
[07/15 16:55:47    181s]  Step TAT Report : WnsOpt #1 / optDesign #4                                     21.18-s099_1
[07/15 16:55:47    181s] =============================================================================================
[07/15 16:55:47    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:47    181s] ---------------------------------------------------------------------------------------------
[07/15 16:55:47    181s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  67.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:55:47    181s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 16:55:47    181s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ TransformInit          ]      1   0:00:00.1  (  11.8 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 16:55:47    181s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:55:47    181s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:55:47    181s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:55:47    181s] [ OptGetWeight           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ OptEval                ]      3   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.3
[07/15 16:55:47    181s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 16:55:47    181s] [ IncrDelayCalc          ]     10   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 16:55:47    181s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:47    181s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 16:55:47    181s] [ MISC                   ]          0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    1.7
[07/15 16:55:47    181s] ---------------------------------------------------------------------------------------------
[07/15 16:55:47    181s]  WnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 16:55:47    181s] ---------------------------------------------------------------------------------------------
[07/15 16:55:47    181s] 
[07/15 16:55:47    181s] **INFO: Skipping refine place as no non-legal commits were detected
[07/15 16:55:47    181s] End: GigaOpt Optimization in WNS mode
[07/15 16:55:47    181s] Skipping post route harden opt
[07/15 16:55:47    181s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 16:55:47    181s] Deleting Lib Analyzer.
[07/15 16:55:47    181s] GigaOpt: target slack met, skip TNS optimization
[07/15 16:55:47    181s]   Timing Snapshot: (REF)
[07/15 16:55:47    181s]      Weighted WNS: 0.000
[07/15 16:55:47    181s]       All  PG WNS: 0.000
[07/15 16:55:47    181s]       High PG WNS: 0.000
[07/15 16:55:47    181s]       All  PG TNS: 0.000
[07/15 16:55:47    181s]       High PG TNS: 0.000
[07/15 16:55:47    181s]       Low  PG TNS: 0.000
[07/15 16:55:47    181s]    Category Slack: { [L, 0.000] [H, 5.869] }
[07/15 16:55:47    181s] 
[07/15 16:55:47    181s] 
[07/15 16:55:47    181s] Creating Lib Analyzer ...
[07/15 16:55:47    181s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/15 16:55:47    181s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/15 16:55:47    181s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 16:55:47    181s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 16:55:47    181s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 16:55:47    181s] 
[07/15 16:55:47    181s] {RT max_rc 0 3 3 0}
[07/15 16:55:48    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:02 mem=3477.2M
[07/15 16:55:48    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:02 mem=3477.2M
[07/15 16:55:48    181s] Creating Lib Analyzer, finished. 
[07/15 16:55:48    181s] **INFO: flowCheckPoint #3 OptimizationPreEco
[07/15 16:55:48    181s] Running postRoute recovery in preEcoRoute mode
[07/15 16:55:48    181s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2286.8M, totSessionCpu=0:03:02 **
[07/15 16:55:48    181s]   DRV Snapshot: (TGT)
[07/15 16:55:48    181s]          Tran DRV: 0 (0)
[07/15 16:55:48    181s]           Cap DRV: 0 (0)
[07/15 16:55:48    181s]        Fanout DRV: 0 (0)
[07/15 16:55:48    181s]            Glitch: 0 (0)
[07/15 16:55:48    181s] Checking DRV degradation...
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s] Recovery Manager:
[07/15 16:55:48    181s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 16:55:48    181s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 16:55:48    181s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 16:55:48    181s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 16:55:48    181s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3477.56M, totSessionCpu=0:03:02).
[07/15 16:55:48    181s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2286.9M, totSessionCpu=0:03:02 **
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s]   DRV Snapshot: (REF)
[07/15 16:55:48    181s]          Tran DRV: 0 (0)
[07/15 16:55:48    181s]           Cap DRV: 0 (0)
[07/15 16:55:48    181s]        Fanout DRV: 0 (0)
[07/15 16:55:48    181s]            Glitch: 0 (0)
[07/15 16:55:48    181s] Skipping pre eco harden opt
[07/15 16:55:48    181s] Running refinePlace -preserveRouting true -hardFence false
[07/15 16:55:48    181s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3572.9M, EPOCH TIME: 1721076948.662106
[07/15 16:55:48    181s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3572.9M, EPOCH TIME: 1721076948.662164
[07/15 16:55:48    181s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3572.9M, EPOCH TIME: 1721076948.662245
[07/15 16:55:48    181s] Processing tracks to init pin-track alignment.
[07/15 16:55:48    181s] z: 2, totalTracks: 1
[07/15 16:55:48    181s] z: 4, totalTracks: 1
[07/15 16:55:48    181s] z: 6, totalTracks: 1
[07/15 16:55:48    181s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 16:55:48    181s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3572.9M, EPOCH TIME: 1721076948.663601
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 16:55:48    181s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:3572.9M, EPOCH TIME: 1721076948.672748
[07/15 16:55:48    181s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3572.9M, EPOCH TIME: 1721076948.672803
[07/15 16:55:48    181s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3572.9M, EPOCH TIME: 1721076948.673656
[07/15 16:55:48    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3572.9MB).
[07/15 16:55:48    181s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:3572.9M, EPOCH TIME: 1721076948.673842
[07/15 16:55:48    181s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:3572.9M, EPOCH TIME: 1721076948.673885
[07/15 16:55:48    181s] TDRefine: refinePlace mode is spiral
[07/15 16:55:48    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30983.13
[07/15 16:55:48    181s] OPERPROF:   Starting RefinePlace at level 2, MEM:3572.9M, EPOCH TIME: 1721076948.673948
[07/15 16:55:48    181s] *** Starting refinePlace (0:03:02 mem=3572.9M) ***
[07/15 16:55:48    181s] Total net bbox length = 4.754e+04 (2.657e+04 2.096e+04) (ext = 5.099e+03)
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:48    181s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:55:48    181s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:55:48    181s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3572.9M, EPOCH TIME: 1721076948.675354
[07/15 16:55:48    181s] Starting refinePlace ...
[07/15 16:55:48    181s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:55:48    181s] One DDP V2 for no tweak run.
[07/15 16:55:48    181s] (I)      Default pattern map key = aska_dig_default.
[07/15 16:55:48    181s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3605.0M, EPOCH TIME: 1721076948.677936
[07/15 16:55:48    181s] DDP initSite1 nrRow 45 nrJob 45
[07/15 16:55:48    181s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3605.0M, EPOCH TIME: 1721076948.677997
[07/15 16:55:48    181s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3605.0M, EPOCH TIME: 1721076948.678083
[07/15 16:55:48    181s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3605.0M, EPOCH TIME: 1721076948.678132
[07/15 16:55:48    181s] DDP markSite nrRow 45 nrJob 45
[07/15 16:55:48    181s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3605.0M, EPOCH TIME: 1721076948.678241
[07/15 16:55:48    181s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:3605.0M, EPOCH TIME: 1721076948.678287
[07/15 16:55:48    181s]   Spread Effort: high, post-route mode, useDDP on.
[07/15 16:55:48    181s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3572.9MB) @(0:03:02 - 0:03:02).
[07/15 16:55:48    181s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:55:48    181s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s] Running Spiral MT with 4 threads  fetchWidth=8 
[07/15 16:55:48    181s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fcfec86e4b0.
[07/15 16:55:48    181s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 1 out of 3 thread pools are available.
[07/15 16:55:48    181s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 16:55:48    181s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 16:55:48    181s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 16:55:48    181s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:55:48    181s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 16:55:48    181s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3540.9MB) @(0:03:02 - 0:03:02).
[07/15 16:55:48    181s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 16:55:48    181s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3540.9MB
[07/15 16:55:48    181s] Statistics of distance of Instance movement in refine placement:
[07/15 16:55:48    181s]   maximum (X+Y) =         0.00 um
[07/15 16:55:48    181s]   mean    (X+Y) =         0.00 um
[07/15 16:55:48    181s] Summary Report:
[07/15 16:55:48    181s] Instances move: 0 (out of 1387 movable)
[07/15 16:55:48    181s] Instances flipped: 0
[07/15 16:55:48    181s] Mean displacement: 0.00 um
[07/15 16:55:48    181s] Max displacement: 0.00 um 
[07/15 16:55:48    181s] Total instances moved : 0
[07/15 16:55:48    181s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.030, MEM:3540.9M, EPOCH TIME: 1721076948.705760
[07/15 16:55:48    181s] Total net bbox length = 4.754e+04 (2.657e+04 2.096e+04) (ext = 5.099e+03)
[07/15 16:55:48    181s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3540.9MB
[07/15 16:55:48    181s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3540.9MB) @(0:03:02 - 0:03:02).
[07/15 16:55:48    181s] *** Finished refinePlace (0:03:02 mem=3540.9M) ***
[07/15 16:55:48    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30983.13
[07/15 16:55:48    181s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.032, MEM:3540.9M, EPOCH TIME: 1721076948.706194
[07/15 16:55:48    181s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3540.9M, EPOCH TIME: 1721076948.706241
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:3470.0M, EPOCH TIME: 1721076948.709262
[07/15 16:55:48    181s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.047, MEM:3470.0M, EPOCH TIME: 1721076948.709321
[07/15 16:55:48    181s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 16:55:48    181s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 16:55:48    181s] {MMLU 0 13 1432}
[07/15 16:55:48    181s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=3470.0M
[07/15 16:55:48    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=3470.0M
[07/15 16:55:48    181s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3470.0M, EPOCH TIME: 1721076948.716729
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:48    181s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3470.0M, EPOCH TIME: 1721076948.725657
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  5.869  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3623.7M, EPOCH TIME: 1721076948.755122
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:48    181s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3623.7M, EPOCH TIME: 1721076948.764145
[07/15 16:55:48    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:48    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:48    181s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:55:48    181s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2287.3M, totSessionCpu=0:03:02 **
[07/15 16:55:48    181s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[07/15 16:55:48    181s] -routeWithEco false                       # bool, default=false
[07/15 16:55:48    181s] -routeSelectedNetOnly false               # bool, default=false
[07/15 16:55:48    181s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/15 16:55:48    181s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/15 16:55:48    181s] Existing Dirty Nets : 0
[07/15 16:55:48    181s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/15 16:55:48    181s] Reset Dirty Nets : 0
[07/15 16:55:48    181s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:01.8/0:53:46.4 (0.1), mem = 3468.2M
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s] globalDetailRoute
[07/15 16:55:48    181s] 
[07/15 16:55:48    181s] #Start globalDetailRoute on Mon Jul 15 16:55:48 2024
[07/15 16:55:48    181s] #
[07/15 16:55:48    181s] ### Time Record (globalDetailRoute) is installed.
[07/15 16:55:48    181s] ### Time Record (Pre Callback) is installed.
[07/15 16:55:48    181s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 5702 access done (mem: 3465.160M)
[07/15 16:55:48    181s] ### Time Record (Pre Callback) is uninstalled.
[07/15 16:55:48    181s] ### Time Record (DB Import) is installed.
[07/15 16:55:48    181s] ### Time Record (Timing Data Generation) is installed.
[07/15 16:55:48    181s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 16:55:48    181s] ### Net info: total nets: 1459
[07/15 16:55:48    181s] ### Net info: dirty nets: 0
[07/15 16:55:48    181s] ### Net info: marked as disconnected nets: 0
[07/15 16:55:48    181s] #num needed restored net=0
[07/15 16:55:48    181s] #need_extraction net=0 (total=1459)
[07/15 16:55:48    181s] ### Net info: fully routed nets: 1432
[07/15 16:55:48    181s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 16:55:48    181s] ### Net info: unrouted nets: 0
[07/15 16:55:48    181s] ### Net info: re-extraction nets: 0
[07/15 16:55:48    181s] ### Net info: ignored nets: 0
[07/15 16:55:48    181s] ### Net info: skip routing nets: 0
[07/15 16:55:48    181s] ### import design signature (72): route=487754660 fixed_route=1767176552 flt_obj=0 vio=1022918737 swire=282492057 shield_wire=1 net_attr=1368670406 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1041266297 pin_access=1942026625 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:55:48    181s] ### Time Record (DB Import) is uninstalled.
[07/15 16:55:48    181s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 16:55:48    181s] #RTESIG:78da95d3bb6ec3201406e0ce7d8a2392c195929403b681b56ad7b64a2f6b446b125972a0
[07/15 16:55:48    181s] #       e252296f5f944ca99cd866848fdf87039ecd3f9fd64018ae502e03556a83f0bc669c0a2a
[07/15 16:55:48    181s] #       96a8aaea9ee1262f7d3c90dbd9fce5f55d48d8ea2e1828be9ceb16d01cacdeb7dfd098ad
[07/15 16:55:48    181s] #       4e5d8460626cedeeeea439a553b8a00a08122842f47976012918ffdf6005e4b7f531b9e0
[07/15 16:55:48    181s] #       1e4f316f26a69f816d650944a7e8328bc65bed0fbd4e6537a162a4c8cf7d4f262297107d
[07/15 16:55:48    181s] #       1a9b89159fc6c5145e891a14aee87140b1ed9c8efd65d774c4d96a542390a4c348280484
[07/15 16:55:48    181s] #       a2b5d1ec8cef37525120216adb68dfe4ab3436ed2f4904629d3503aa3ceb5d9f51420e19
[07/15 16:55:48    181s] #       46190e1a2c6b20c72e5c7faa0c2583f27a23182a3ef8c15cd560d7332a470455238278fe
[07/15 16:55:48    181s] #       792f9eece60f88315e99
[07/15 16:55:48    181s] #
[07/15 16:55:48    181s] #Skip comparing routing design signature in db-snapshot flow
[07/15 16:55:48    181s] ### Time Record (Data Preparation) is installed.
[07/15 16:55:48    181s] #RTESIG:78da95d3bb4ec330140660669ee2c8ed10a4b6f8d8496caf085640e5b25686b855a4d446
[07/15 16:55:48    181s] #       be20f5edb1daa9286d928cc9e7dfbf2f99cd3f9fd64018ae502e03556a83f0bc669c0a2a
[07/15 16:55:48    181s] #       96a8aaea9ee1267ffa7820b7b3f9cbebbb90b0d55d30507c39d72da03958bd6fbfa1315b
[07/15 16:55:48    181s] #       9dba08c1c4d8dadddd49734aa770411510245084e8f3db05a460fc7f831590dfd6c7e482
[07/15 16:55:48    181s] #       7b3cc5bc99987e06869525109da2cb2c1a6fb53ff43a95dd84c648919ffb9e4c442e21fa
[07/15 16:55:48    181s] #       3436132b3e8d8b29bc1235285cd1e303c5b6733af6d7aee988b5d5a84620498791500808
[07/15 16:55:48    181s] #       456ba3d919df6fa4a24042d4b6d1bec947696cda5f9208c43a6b065479b6777d46f17ce3
[07/15 16:55:48    181s] #       8eedaf5f3154420e8531ca70d060598f9a90a164505edf3196eb0f4e985b0d1e4f46e588
[07/15 16:55:48    181s] #       a06a4410cf7ff9c595ddfc01c89b6b4f
[07/15 16:55:48    181s] #
[07/15 16:55:48    181s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:55:48    181s] ### Time Record (Global Routing) is installed.
[07/15 16:55:48    181s] ### Time Record (Global Routing) is uninstalled.
[07/15 16:55:48    181s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 16:55:48    181s] #Total number of routable nets = 1432.
[07/15 16:55:48    181s] #Total number of nets in the design = 1459.
[07/15 16:55:48    181s] #5 routable nets do not have any wires.
[07/15 16:55:48    181s] #1427 routable nets have routed wires.
[07/15 16:55:48    181s] #5 nets will be global routed.
[07/15 16:55:48    181s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 16:55:48    181s] #Using multithreading with 4 threads.
[07/15 16:55:48    181s] ### Time Record (Data Preparation) is installed.
[07/15 16:55:48    181s] #Start routing data preparation on Mon Jul 15 16:55:48 2024
[07/15 16:55:48    181s] #
[07/15 16:55:48    181s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:48    181s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:48    181s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:48    181s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:48    181s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:48    181s] #Build and mark too close pins for the same net.
[07/15 16:55:48    181s] ### Time Record (Cell Pin Access) is installed.
[07/15 16:55:48    181s] #Initial pin access analysis.
[07/15 16:55:48    181s] #Detail pin access analysis.
[07/15 16:55:48    181s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 16:55:48    181s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 16:55:48    181s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:55:48    181s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:55:48    181s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 16:55:48    181s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 16:55:48    181s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 16:55:48    181s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 16:55:48    181s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 16:55:48    181s] #pin_access_rlayer=2(MET2)
[07/15 16:55:48    181s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 16:55:48    181s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 16:55:48    181s] #Processed 7/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
[07/15 16:55:48    181s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.68 (MB), peak = 2362.61 (MB)
[07/15 16:55:48    181s] #Regenerating Ggrids automatically.
[07/15 16:55:48    181s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 16:55:48    181s] #Using automatically generated G-grids.
[07/15 16:55:50    183s] #Done routing data preparation.
[07/15 16:55:50    183s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2295.59 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Found 0 nets for post-route si or timing fixing.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Finished routing data preparation on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Cpu time = 00:00:01
[07/15 16:55:50    183s] #Elapsed time = 00:00:01
[07/15 16:55:50    183s] #Increased memory = 6.00 (MB)
[07/15 16:55:50    183s] #Total memory = 2295.59 (MB)
[07/15 16:55:50    183s] #Peak memory = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:55:50    183s] ### Time Record (Global Routing) is installed.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start global routing on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start global routing initialization on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Number of eco nets is 5
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start global routing data preparation on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### build_merged_routing_blockage_rect_list starts on Mon Jul 15 16:55:50 2024 with memory = 2295.59 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] #Start routing resource analysis on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### init_is_bin_blocked starts on Mon Jul 15 16:55:50 2024 with memory = 2295.59 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul 15 16:55:50 2024 with memory = 2295.69 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.66 [4]--
[07/15 16:55:50    183s] ### adjust_flow_cap starts on Mon Jul 15 16:55:50 2024 with memory = 2295.68 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.12 [4]--
[07/15 16:55:50    183s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### set_via_blocked starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.08 [4]--
[07/15 16:55:50    183s] ### copy_flow starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.08 [4]--
[07/15 16:55:50    183s] #Routing resource analysis is done on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### report_flow_cap starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #  Resource Analysis:
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/15 16:55:50    183s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/15 16:55:50    183s] #  --------------------------------------------------------------
[07/15 16:55:50    183s] #  MET1           H          70         362        1537    53.16%
[07/15 16:55:50    183s] #  MET2           V         433         362        1537     7.29%
[07/15 16:55:50    183s] #  MET3           H         335          97        1537     0.00%
[07/15 16:55:50    183s] #  MET4           V         776          19        1537     0.00%
[07/15 16:55:50    183s] #  --------------------------------------------------------------
[07/15 16:55:50    183s] #  Total                   1616      38.45%        6148    15.11%
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.03 [4]--
[07/15 16:55:50    183s] ### analyze_m2_tracks starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### report_initial_resource starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### mark_pg_pins_accessibility starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### set_net_region starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Global routing data preparation is done on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### prepare_level starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init level 1 starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### Level 1 hgrid = 53 X 29
[07/15 16:55:50    183s] ### prepare_level_flow starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Global routing initialization is done on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #start global routing iteration 1...
[07/15 16:55:50    183s] ### init_flow_edge starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.08 [4]--
[07/15 16:55:50    183s] ### routing at level 1 (topmost level) iter 0
[07/15 16:55:50    183s] ### measure_qor starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### measure_congestion starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### route_end starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 16:55:50    183s] #Total number of routable nets = 1432.
[07/15 16:55:50    183s] #Total number of nets in the design = 1459.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #1432 routable nets have routed wires.
[07/15 16:55:50    183s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Routed nets constraints summary:
[07/15 16:55:50    183s] #-----------------------------
[07/15 16:55:50    183s] #        Rules   Unconstrained  
[07/15 16:55:50    183s] #-----------------------------
[07/15 16:55:50    183s] #      Default               5  
[07/15 16:55:50    183s] #-----------------------------
[07/15 16:55:50    183s] #        Total               5  
[07/15 16:55:50    183s] #-----------------------------
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Routing constraints summary of the whole design:
[07/15 16:55:50    183s] #---------------------------------------------------------
[07/15 16:55:50    183s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[07/15 16:55:50    183s] #---------------------------------------------------------
[07/15 16:55:50    183s] #      Default           13             13            1419  
[07/15 16:55:50    183s] #---------------------------------------------------------
[07/15 16:55:50    183s] #        Total           13             13            1419  
[07/15 16:55:50    183s] #---------------------------------------------------------
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### cal_base_flow starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init_flow_edge starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.06 [4]--
[07/15 16:55:50    183s] ### cal_flow starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.03 [4]--
[07/15 16:55:50    183s] ### report_overcon starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #                 OverCon          
[07/15 16:55:50    183s] #                  #Gcell    %Gcell
[07/15 16:55:50    183s] #     Layer           (1)   OverCon  Flow/Cap
[07/15 16:55:50    183s] #  ----------------------------------------------
[07/15 16:55:50    183s] #  MET1          0(0.00%)   (0.00%)     0.75  
[07/15 16:55:50    183s] #  MET2          0(0.00%)   (0.00%)     0.37  
[07/15 16:55:50    183s] #  MET3          0(0.00%)   (0.00%)     0.22  
[07/15 16:55:50    183s] #  MET4          0(0.00%)   (0.00%)     0.02  
[07/15 16:55:50    183s] #  ----------------------------------------------
[07/15 16:55:50    183s] #     Total      0(0.00%)   (0.00%)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/15 16:55:50    183s] #  Overflow after GR: 0.00% H + 0.00% V
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### cal_base_flow starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init_flow_edge starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.07 [4]--
[07/15 16:55:50    183s] ### cal_flow starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.04 [4]--
[07/15 16:55:50    183s] ### generate_cong_map_content starts on Mon Jul 15 16:55:50 2024 with memory = 2296.34 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.10 [4]--
[07/15 16:55:50    183s] ### update starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #Complete Global Routing.
[07/15 16:55:50    183s] #Total wire length = 58826 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 4011 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25455 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26210 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4942
[07/15 16:55:50    183s] # MET2             2911
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### report_overcon starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.99 [4]--
[07/15 16:55:50    183s] ### report_overcon starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #Max overcon = 0 track.
[07/15 16:55:50    183s] #Total overcon = 0.00%.
[07/15 16:55:50    183s] #Worst layer Gcell overcon rate = 0.00%.
[07/15 16:55:50    183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.02 [4]--
[07/15 16:55:50    183s] ### global_route design signature (75): route=1390145207 net_attr=1256795283
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Global routing statistics:
[07/15 16:55:50    183s] #Cpu time = 00:00:00
[07/15 16:55:50    183s] #Elapsed time = 00:00:00
[07/15 16:55:50    183s] #Increased memory = 0.74 (MB)
[07/15 16:55:50    183s] #Total memory = 2296.33 (MB)
[07/15 16:55:50    183s] #Peak memory = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Finished global routing on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### Time Record (Global Routing) is uninstalled.
[07/15 16:55:50    183s] ### Time Record (Data Preparation) is installed.
[07/15 16:55:50    183s] ### Time Record (Data Preparation) is uninstalled.
[07/15 16:55:50    183s] ### track-assign external-init starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### Time Record (Track Assignment) is installed.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### Time Record (Track Assignment) is uninstalled.
[07/15 16:55:50    183s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### track-assign engine-init starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] ### Time Record (Track Assignment) is installed.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### track-assign core-engine starts on Mon Jul 15 16:55:50 2024 with memory = 2296.33 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #Start Track Assignment.
[07/15 16:55:50    183s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[07/15 16:55:50    183s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
[07/15 16:55:50    183s] #Complete Track Assignment.
[07/15 16:55:50    183s] #Total wire length = 58832 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 4015 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25458 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26210 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4942
[07/15 16:55:50    183s] # MET2             2911
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### track_assign design signature (78): route=662874299
[07/15 16:55:50    183s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.00 [4]--
[07/15 16:55:50    183s] ### Time Record (Track Assignment) is uninstalled.
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2295.79 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #number of short segments in preferred routing layers
[07/15 16:55:50    183s] #	
[07/15 16:55:50    183s] #	
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 16:55:50    183s] #Cpu time = 00:00:01
[07/15 16:55:50    183s] #Elapsed time = 00:00:01
[07/15 16:55:50    183s] #Increased memory = 6.20 (MB)
[07/15 16:55:50    183s] #Total memory = 2295.79 (MB)
[07/15 16:55:50    183s] #Peak memory = 2362.61 (MB)
[07/15 16:55:50    183s] #Using multithreading with 4 threads.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### Time Record (Detail Routing) is installed.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start Detail Routing..
[07/15 16:55:50    183s] #start initial detail routing ...
[07/15 16:55:50    183s] ### Design has 0 dirty nets, 9 dirty-areas)
[07/15 16:55:50    183s] # ECO: 2.22% of the total area was rechecked for DRC, and 4.44% required routing.
[07/15 16:55:50    183s] #   number of violations = 0
[07/15 16:55:50    183s] #4 out of 1398 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
[07/15 16:55:50    183s] #0.0% of the total area is being checked for drcs
[07/15 16:55:50    183s] #0.0% of the total area was checked
[07/15 16:55:50    183s] ### Gcell dirty-map stats: routing = 6.38%, drc-check-only = 2.73%, dirty-area = 0.78%
[07/15 16:55:50    183s] #   number of violations = 0
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.59 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #Complete Detail Routing.
[07/15 16:55:50    183s] #Total wire length = 58809 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 3986 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25445 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26228 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4940
[07/15 16:55:50    183s] # MET2             2913
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total number of DRC violations = 0
[07/15 16:55:50    183s] ### Time Record (Detail Routing) is uninstalled.
[07/15 16:55:50    183s] #Cpu time = 00:00:00
[07/15 16:55:50    183s] #Elapsed time = 00:00:00
[07/15 16:55:50    183s] #Increased memory = 0.80 (MB)
[07/15 16:55:50    183s] #Total memory = 2296.59 (MB)
[07/15 16:55:50    183s] #Peak memory = 2362.61 (MB)
[07/15 16:55:50    183s] ### Time Record (Antenna Fixing) is installed.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #start routing for process antenna violation fix ...
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2295.31 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total wire length = 58809 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 3986 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25445 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26228 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4940
[07/15 16:55:50    183s] # MET2             2913
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total number of DRC violations = 0
[07/15 16:55:50    183s] #Total number of process antenna violations = 1
[07/15 16:55:50    183s] #Total number of net violated process antenna rule = 1
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total wire length = 58809 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 3986 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25445 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26228 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4940
[07/15 16:55:50    183s] # MET2             2913
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total number of DRC violations = 0
[07/15 16:55:50    183s] #Total number of process antenna violations = 1
[07/15 16:55:50    183s] #Total number of net violated process antenna rule = 1
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### Gcell dirty-map stats: routing = 6.38%, drc-check-only = 2.73%, dirty-area = 0.78%
[07/15 16:55:50    183s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 16:55:50    183s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start Post Route wire spreading..
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start data preparation for wire spreading...
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Data preparation is done on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### track-assign engine-init starts on Mon Jul 15 16:55:50 2024 with memory = 2297.77 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #Minimum voltage of a net in the design = 0.000.
[07/15 16:55:50    183s] #Maximum voltage of a net in the design = 3.600.
[07/15 16:55:50    183s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 16:55:50    183s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 16:55:50    183s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 16:55:50    183s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --0.95 [4]--
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Start Post Route Wire Spread.
[07/15 16:55:50    183s] #Done with 49 horizontal wires in 2 hboxes and 48 vertical wires in 3 hboxes.
[07/15 16:55:50    183s] #Complete Post Route Wire Spread.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #Total wire length = 58870 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 3987 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25479 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26255 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4940
[07/15 16:55:50    183s] # MET2             2913
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #   number of violations = 0
[07/15 16:55:50    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2295.71 (MB), peak = 2362.61 (MB)
[07/15 16:55:50    183s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 16:55:50    183s] #Total number of DRC violations = 0
[07/15 16:55:50    183s] #Total number of process antenna violations = 1
[07/15 16:55:50    183s] #Total number of net violated process antenna rule = 1
[07/15 16:55:50    183s] #Post Route wire spread is done.
[07/15 16:55:50    183s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 16:55:50    183s] #Total wire length = 58870 um.
[07/15 16:55:50    183s] #Total half perimeter of net bounding box = 50531 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET1 = 3987 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET2 = 25479 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET3 = 26255 um.
[07/15 16:55:50    183s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTP = 0 um.
[07/15 16:55:50    183s] #Total wire length on LAYER METTPL = 0 um.
[07/15 16:55:50    183s] #Total number of vias = 8103
[07/15 16:55:50    183s] #Up-Via Summary (total 8103):
[07/15 16:55:50    183s] #           
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] # MET1             4940
[07/15 16:55:50    183s] # MET2             2913
[07/15 16:55:50    183s] # MET3              250
[07/15 16:55:50    183s] #-----------------------
[07/15 16:55:50    183s] #                  8103 
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #detailRoute Statistics:
[07/15 16:55:50    183s] #Cpu time = 00:00:00
[07/15 16:55:50    183s] #Elapsed time = 00:00:00
[07/15 16:55:50    183s] #Increased memory = -0.07 (MB)
[07/15 16:55:50    183s] #Total memory = 2295.71 (MB)
[07/15 16:55:50    183s] #Peak memory = 2362.61 (MB)
[07/15 16:55:50    183s] #Skip updating routing design signature in db-snapshot flow
[07/15 16:55:50    183s] ### global_detail_route design signature (91): route=109064112 flt_obj=0 vio=968552369 shield_wire=1
[07/15 16:55:50    183s] ### Time Record (DB Export) is installed.
[07/15 16:55:50    183s] ### export design design signature (92): route=109064112 fixed_route=1767176552 flt_obj=0 vio=968552369 swire=282492057 shield_wire=1 net_attr=756523560 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1041266297 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:55:50    183s] ### Time Record (DB Export) is uninstalled.
[07/15 16:55:50    183s] ### Time Record (Post Callback) is installed.
[07/15 16:55:50    183s] ### Time Record (Post Callback) is uninstalled.
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] #globalDetailRoute statistics:
[07/15 16:55:50    183s] #Cpu time = 00:00:02
[07/15 16:55:50    183s] #Elapsed time = 00:00:02
[07/15 16:55:50    183s] #Increased memory = -86.30 (MB)
[07/15 16:55:50    183s] #Total memory = 2200.98 (MB)
[07/15 16:55:50    183s] #Peak memory = 2362.61 (MB)
[07/15 16:55:50    183s] #Number of warnings = 0
[07/15 16:55:50    183s] #Total number of warnings = 4
[07/15 16:55:50    183s] #Number of fails = 0
[07/15 16:55:50    183s] #Total number of fails = 0
[07/15 16:55:50    183s] #Complete globalDetailRoute on Mon Jul 15 16:55:50 2024
[07/15 16:55:50    183s] #
[07/15 16:55:50    183s] ### import design signature (93): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 16:55:50    183s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 16:55:50    183s] ### 
[07/15 16:55:50    183s] ###   Scalability Statistics
[07/15 16:55:50    183s] ### 
[07/15 16:55:50    183s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:55:50    183s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 16:55:50    183s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:55:50    183s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 16:55:50    183s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/15 16:55:50    183s] ###   Entire Command                |        00:00:02|        00:00:02|             1.1|
[07/15 16:55:50    183s] ### --------------------------------+----------------+----------------+----------------+
[07/15 16:55:50    183s] ### 
[07/15 16:55:50    183s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:02.0/0:00:01.9 (1.1), totSession cpu/real = 0:03:03.8/0:53:48.3 (0.1), mem = 3397.7M
[07/15 16:55:50    183s] 
[07/15 16:55:50    183s] =============================================================================================
[07/15 16:55:50    183s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   21.18-s099_1
[07/15 16:55:50    183s] =============================================================================================
[07/15 16:55:50    183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:50    183s] ---------------------------------------------------------------------------------------------
[07/15 16:55:50    183s] [ GlobalRoute            ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.1
[07/15 16:55:50    183s] [ DetailRoute            ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:55:50    183s] [ MISC                   ]          0:00:01.7  (  89.8 % )     0:00:01.7 /  0:00:01.8    1.1
[07/15 16:55:50    183s] ---------------------------------------------------------------------------------------------
[07/15 16:55:50    183s]  EcoRoute #1 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.0    1.1
[07/15 16:55:50    183s] ---------------------------------------------------------------------------------------------
[07/15 16:55:50    183s] 
[07/15 16:55:50    183s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2194.8M, totSessionCpu=0:03:04 **
[07/15 16:55:50    183s] New Signature Flow (restoreNanoRouteOptions) ....
[07/15 16:55:50    183s] OPTC: user 20.0
[07/15 16:55:50    183s] **INFO: flowCheckPoint #5 PostEcoSummary
[07/15 16:55:50    183s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:55:50    183s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:55:50    183s] RC Extraction called in multi-corner(2) mode.
[07/15 16:55:50    183s] Process corner(s) are loaded.
[07/15 16:55:50    183s]  Corner: max_rc
[07/15 16:55:50    183s]  Corner: min_rc
[07/15 16:55:50    183s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:55:50    183s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:55:50    183s]       RC Corner Indexes            0       1   
[07/15 16:55:50    183s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:55:50    183s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:55:50    183s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:55:50    183s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:55:50    183s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:55:50    183s] Shrink Factor                : 1.00000
[07/15 16:55:50    183s] 
[07/15 16:55:50    183s] Trim Metal Layers:
[07/15 16:55:50    183s] LayerId::1 widthSet size::4
[07/15 16:55:50    183s] LayerId::2 widthSet size::4
[07/15 16:55:50    183s] LayerId::3 widthSet size::4
[07/15 16:55:50    183s] LayerId::4 widthSet size::4
[07/15 16:55:50    183s] LayerId::5 widthSet size::4
[07/15 16:55:50    183s] LayerId::6 widthSet size::2
[07/15 16:55:50    183s] eee: pegSigSF::1.070000
[07/15 16:55:50    183s] Initializing multi-corner capacitance tables ... 
[07/15 16:55:50    183s] Initializing multi-corner resistance tables ...
[07/15 16:55:50    183s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:55:50    183s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:55:50    183s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:55:50    183s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:55:50    183s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:50    183s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:50    183s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:55:50    183s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3397.7M)
[07/15 16:55:50    183s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:55:50    183s] Extracted 10.0087% (CPU Time= 0:00:00.0  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 20.0101% (CPU Time= 0:00:00.0  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 90.013% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3441.7M)
[07/15 16:55:50    183s] Number of Extracted Resistors     : 22523
[07/15 16:55:50    183s] Number of Extracted Ground Cap.   : 23337
[07/15 16:55:50    183s] Number of Extracted Coupling Cap. : 38764
[07/15 16:55:50    183s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3417.703M)
[07/15 16:55:50    183s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:55:50    183s]  Corner: max_rc
[07/15 16:55:50    183s]  Corner: min_rc
[07/15 16:55:50    183s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3417.7M)
[07/15 16:55:50    183s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:55:50    183s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3425.707M)
[07/15 16:55:51    183s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3425.707M)
[07/15 16:55:51    183s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3425.707M)
[07/15 16:55:51    183s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:55:51    184s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3425.707M)
[07/15 16:55:51    184s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:00.0, current mem=3425.707M)
[07/15 16:55:51    184s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 3425.707M)
[07/15 16:55:51    184s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 2196.1M, totSessionCpu=0:03:05 **
[07/15 16:55:51    184s] Starting delay calculation for Setup views
[07/15 16:55:52    185s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:55:52    185s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 16:55:52    185s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:55:52    185s] #################################################################################
[07/15 16:55:52    185s] # Design Stage: PostRoute
[07/15 16:55:52    185s] # Design Name: aska_dig
[07/15 16:55:52    185s] # Design Mode: 180nm
[07/15 16:55:52    185s] # Analysis Mode: MMMC OCV 
[07/15 16:55:52    185s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:55:52    185s] # Signoff Settings: SI On 
[07/15 16:55:52    185s] #################################################################################
[07/15 16:55:52    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 3415.1M, InitMEM = 3415.1M)
[07/15 16:55:52    185s] Setting infinite Tws ...
[07/15 16:55:52    185s] First Iteration Infinite Tw... 
[07/15 16:55:52    185s] Calculate early delays in OCV mode...
[07/15 16:55:52    185s] Calculate late delays in OCV mode...
[07/15 16:55:52    185s] Start delay calculation (fullDC) (4 T). (MEM=3415.06)
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] Trim Metal Layers:
[07/15 16:55:52    185s] LayerId::1 widthSet size::4
[07/15 16:55:52    185s] LayerId::2 widthSet size::4
[07/15 16:55:52    185s] LayerId::3 widthSet size::4
[07/15 16:55:52    185s] LayerId::4 widthSet size::4
[07/15 16:55:52    185s] LayerId::5 widthSet size::4
[07/15 16:55:52    185s] LayerId::6 widthSet size::2
[07/15 16:55:52    185s] eee: pegSigSF::1.070000
[07/15 16:55:52    185s] Initializing multi-corner capacitance tables ... 
[07/15 16:55:52    185s] Initializing multi-corner resistance tables ...
[07/15 16:55:52    185s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:55:52    185s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:55:52    185s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:55:52    185s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:55:52    185s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:52    185s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:55:52    185s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:55:52    185s] End AAE Lib Interpolated Model. (MEM=3426.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:52    185s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3426.668M)
[07/15 16:55:52    185s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3428.7M)
[07/15 16:55:52    185s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:55:52    185s] Total number of fetched objects 1432
[07/15 16:55:52    185s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:55:52    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:52    185s] End delay calculation. (MEM=3568.36 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:55:52    185s] End delay calculation (fullDC). (MEM=3568.36 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:55:52    185s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3568.4M) ***
[07/15 16:55:52    185s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3602.4M)
[07/15 16:55:52    185s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:55:52    185s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3568.4M)
[07/15 16:55:52    185s] Starting SI iteration 2
[07/15 16:55:52    185s] Calculate early delays in OCV mode...
[07/15 16:55:52    185s] Calculate late delays in OCV mode...
[07/15 16:55:52    185s] Start delay calculation (fullDC) (4 T). (MEM=3437.48)
[07/15 16:55:52    185s] End AAE Lib Interpolated Model. (MEM=3437.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:52    185s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 16:55:52    185s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:55:52    185s] Total number of fetched objects 1432
[07/15 16:55:52    185s] AAE_INFO-618: Total number of nets in the design is 1459,  13.4 percent of the nets selected for SI analysis
[07/15 16:55:52    185s] End delay calculation. (MEM=3595.14 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:55:52    185s] End delay calculation (fullDC). (MEM=3595.14 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:55:52    185s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3595.1M) ***
[07/15 16:55:52    185s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:06 mem=3627.1M)
[07/15 16:55:52    185s] End AAE Lib Interpolated Model. (MEM=3627.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:55:52    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3627.1M, EPOCH TIME: 1721076952.618193
[07/15 16:55:52    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:52    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3627.1M, EPOCH TIME: 1721076952.627708
[07/15 16:55:52    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:52    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  5.902  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3625.1M, EPOCH TIME: 1721076952.659761
[07/15 16:55:52    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:52    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3625.1M, EPOCH TIME: 1721076952.668871
[07/15 16:55:52    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:52    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:55:52    185s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2310.9M, totSessionCpu=0:03:06 **
[07/15 16:55:52    185s] Executing marking Critical Nets1
[07/15 16:55:52    185s] **INFO: flowCheckPoint #6 OptimizationRecovery
[07/15 16:55:52    185s] *** Timing Is met
[07/15 16:55:52    185s] *** Check timing (0:00:00.0)
[07/15 16:55:52    185s] Running postRoute recovery in postEcoRoute mode
[07/15 16:55:52    185s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2310.9M, totSessionCpu=0:03:06 **
[07/15 16:55:52    185s]   Timing/DRV Snapshot: (TGT)
[07/15 16:55:52    185s]      Weighted WNS: 0.000
[07/15 16:55:52    185s]       All  PG WNS: 0.000
[07/15 16:55:52    185s]       High PG WNS: 0.000
[07/15 16:55:52    185s]       All  PG TNS: 0.000
[07/15 16:55:52    185s]       High PG TNS: 0.000
[07/15 16:55:52    185s]       Low  PG TNS: 0.000
[07/15 16:55:52    185s]          Tran DRV: 0 (0)
[07/15 16:55:52    185s]           Cap DRV: 0 (0)
[07/15 16:55:52    185s]        Fanout DRV: 0 (0)
[07/15 16:55:52    185s]            Glitch: 0 (0)
[07/15 16:55:52    185s]    Category Slack: { [L, 0.017] [H, 5.902] }
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] Checking setup slack degradation ...
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] Recovery Manager:
[07/15 16:55:52    185s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/15 16:55:52    185s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/15 16:55:52    185s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/15 16:55:52    185s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] Checking DRV degradation...
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] Recovery Manager:
[07/15 16:55:52    185s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 16:55:52    185s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 16:55:52    185s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 16:55:52    185s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 16:55:52    185s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3472.61M, totSessionCpu=0:03:06).
[07/15 16:55:52    185s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2310.9M, totSessionCpu=0:03:06 **
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s] Latch borrow mode reset to max_borrow
[07/15 16:55:52    185s] **INFO: flowCheckPoint #7 FinalSummary
[07/15 16:55:52    185s] OPTC: user 20.0
[07/15 16:55:52    185s] Reported timing to dir ./timingReports
[07/15 16:55:52    185s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2308.6M, totSessionCpu=0:03:06 **
[07/15 16:55:52    185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3474.6M, EPOCH TIME: 1721076952.717486
[07/15 16:55:52    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:52    185s] 
[07/15 16:55:52    185s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:52    185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3474.6M, EPOCH TIME: 1721076952.726564
[07/15 16:55:52    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:52    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  5.902  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3474.0M, EPOCH TIME: 1721076953.493790
[07/15 16:55:53    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] 
[07/15 16:55:53    186s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:53    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:3474.0M, EPOCH TIME: 1721076953.507770
[07/15 16:55:53    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:53    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:55:53    186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3474.0M, EPOCH TIME: 1721076953.509684
[07/15 16:55:53    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] 
[07/15 16:55:53    186s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:55:53    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:3474.0M, EPOCH TIME: 1721076953.518581
[07/15 16:55:53    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:55:53    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2310.0M, totSessionCpu=0:03:06 **
[07/15 16:55:53    186s]  ReSet Options after AAE Based Opt flow 
[07/15 16:55:53    186s] *** Finished optDesign ***
[07/15 16:55:53    186s] Deleting Lib Analyzer.
[07/15 16:55:53    186s] Info: Destroy the CCOpt slew target map.
[07/15 16:55:53    186s] clean pInstBBox. size 0
[07/15 16:55:53    186s] All LLGs are deleted
[07/15 16:55:53    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:55:53    186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3474.0M, EPOCH TIME: 1721076953.548159
[07/15 16:55:53    186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3474.0M, EPOCH TIME: 1721076953.548261
[07/15 16:55:53    186s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:55:53    186s] *** optDesign #4 [finish] : cpu/real = 0:00:11.6/0:00:12.0 (1.0), totSession cpu/real = 0:03:06.1/0:53:51.1 (0.1), mem = 3474.0M
[07/15 16:55:53    186s] 
[07/15 16:55:53    186s] =============================================================================================
[07/15 16:55:53    186s]  Final TAT Report : optDesign #4                                                21.18-s099_1
[07/15 16:55:53    186s] =============================================================================================
[07/15 16:55:53    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:55:53    186s] ---------------------------------------------------------------------------------------------
[07/15 16:55:53    186s] [ InitOpt                ]      1   0:00:00.9  (   7.6 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 16:55:53    186s] [ WnsOpt                 ]      1   0:00:01.0  (   8.2 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 16:55:53    186s] [ DrvOpt                 ]      1   0:00:00.9  (   7.1 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 16:55:53    186s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:53    186s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:55:53    186s] [ BuildHoldData          ]      1   0:00:00.2  (   1.7 % )     0:00:01.1 /  0:00:01.2    1.2
[07/15 16:55:53    186s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.2 % )     0:00:01.0 /  0:00:00.4    0.4
[07/15 16:55:53    186s] [ DrvReport              ]      9   0:00:00.8  (   6.7 % )     0:00:00.8 /  0:00:00.1    0.2
[07/15 16:55:53    186s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 16:55:53    186s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 16:55:53    186s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:55:53    186s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[07/15 16:55:53    186s] [ ClockDrv               ]      1   0:00:01.0  (   8.2 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 16:55:53    186s] [ EcoRoute               ]      1   0:00:01.9  (  15.7 % )     0:00:01.9 /  0:00:02.0    1.1
[07/15 16:55:53    186s] [ ExtractRC              ]      2   0:00:02.7  (  22.6 % )     0:00:02.7 /  0:00:02.3    0.8
[07/15 16:55:53    186s] [ TimingUpdate           ]     18   0:00:00.8  (   6.4 % )     0:00:01.5 /  0:00:02.0    1.3
[07/15 16:55:53    186s] [ FullDelayCalc          ]      5   0:00:00.7  (   6.1 % )     0:00:00.7 /  0:00:01.0    1.4
[07/15 16:55:53    186s] [ TimingReport           ]      5   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:55:53    186s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.1
[07/15 16:55:53    186s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:55:53    186s] ---------------------------------------------------------------------------------------------
[07/15 16:55:53    186s]  optDesign #4 TOTAL                 0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:11.6    1.0
[07/15 16:55:53    186s] ---------------------------------------------------------------------------------------------
[07/15 16:55:53    186s] 
[07/15 16:55:53    186s] 
[07/15 16:55:53    186s] TimeStamp Deleting Cell Server Begin ...
[07/15 16:55:53    186s] 
[07/15 16:55:53    186s] TimeStamp Deleting Cell Server End ...
[07/15 16:57:19    189s] <CMD> timeDesign -postRoute
[07/15 16:57:19    189s] *** timeDesign #7 [begin] : totSession cpu/real = 0:03:09.3/0:55:17.0 (0.1), mem = 3474.0M
[07/15 16:57:19    189s]  Reset EOS DB
[07/15 16:57:19    189s] Ignoring AAE DB Resetting ...
[07/15 16:57:19    189s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3474.043M)
[07/15 16:57:19    189s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:57:19    189s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:57:19    189s] RC Extraction called in multi-corner(2) mode.
[07/15 16:57:19    189s] Process corner(s) are loaded.
[07/15 16:57:19    189s]  Corner: max_rc
[07/15 16:57:19    189s]  Corner: min_rc
[07/15 16:57:19    189s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:57:19    189s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:57:19    189s]       RC Corner Indexes            0       1   
[07/15 16:57:19    189s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:57:19    189s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:57:19    189s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:57:19    189s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:57:19    189s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:57:19    189s] Shrink Factor                : 1.00000
[07/15 16:57:19    189s] 
[07/15 16:57:19    189s] Trim Metal Layers:
[07/15 16:57:19    189s] LayerId::1 widthSet size::4
[07/15 16:57:19    189s] LayerId::2 widthSet size::4
[07/15 16:57:19    189s] LayerId::3 widthSet size::4
[07/15 16:57:19    189s] LayerId::4 widthSet size::4
[07/15 16:57:19    189s] LayerId::5 widthSet size::4
[07/15 16:57:19    189s] LayerId::6 widthSet size::2
[07/15 16:57:19    189s] eee: pegSigSF::1.070000
[07/15 16:57:19    189s] Initializing multi-corner capacitance tables ... 
[07/15 16:57:19    189s] Initializing multi-corner resistance tables ...
[07/15 16:57:19    189s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:57:19    189s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:57:19    189s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:57:19    189s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:57:19    189s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:19    189s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:19    189s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:57:19    189s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3443.0M)
[07/15 16:57:19    189s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:57:19    189s] Extracted 10.0087% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 90.013% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3495.1M)
[07/15 16:57:19    189s] Number of Extracted Resistors     : 22523
[07/15 16:57:19    189s] Number of Extracted Ground Cap.   : 23337
[07/15 16:57:19    189s] Number of Extracted Coupling Cap. : 38764
[07/15 16:57:19    189s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3463.051M)
[07/15 16:57:19    189s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:57:19    189s]  Corner: max_rc
[07/15 16:57:19    189s]  Corner: min_rc
[07/15 16:57:19    189s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3463.1M)
[07/15 16:57:19    189s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:57:19    189s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3471.051M)
[07/15 16:57:19    189s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3471.051M)
[07/15 16:57:19    189s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3471.051M)
[07/15 16:57:19    189s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:57:20    190s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3471.051M)
[07/15 16:57:20    190s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=3471.051M)
[07/15 16:57:20    190s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3471.051M)
[07/15 16:57:20    190s] Starting delay calculation for Setup views
[07/15 16:57:20    190s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:57:20    190s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 16:57:20    190s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:57:20    190s] #################################################################################
[07/15 16:57:20    190s] # Design Stage: PostRoute
[07/15 16:57:20    190s] # Design Name: aska_dig
[07/15 16:57:20    190s] # Design Mode: 180nm
[07/15 16:57:20    190s] # Analysis Mode: MMMC OCV 
[07/15 16:57:20    190s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:57:20    190s] # Signoff Settings: SI On 
[07/15 16:57:20    190s] #################################################################################
[07/15 16:57:20    190s] Topological Sorting (REAL = 0:00:00.0, MEM = 3433.3M, InitMEM = 3433.3M)
[07/15 16:57:20    190s] Setting infinite Tws ...
[07/15 16:57:20    190s] First Iteration Infinite Tw... 
[07/15 16:57:20    190s] Calculate early delays in OCV mode...
[07/15 16:57:20    190s] Calculate late delays in OCV mode...
[07/15 16:57:20    190s] Start delay calculation (fullDC) (4 T). (MEM=3433.32)
[07/15 16:57:20    190s] 
[07/15 16:57:20    190s] Trim Metal Layers:
[07/15 16:57:20    190s] LayerId::1 widthSet size::4
[07/15 16:57:20    190s] LayerId::2 widthSet size::4
[07/15 16:57:20    190s] LayerId::3 widthSet size::4
[07/15 16:57:20    190s] LayerId::4 widthSet size::4
[07/15 16:57:20    190s] LayerId::5 widthSet size::4
[07/15 16:57:20    190s] LayerId::6 widthSet size::2
[07/15 16:57:20    190s] eee: pegSigSF::1.070000
[07/15 16:57:20    190s] Initializing multi-corner capacitance tables ... 
[07/15 16:57:20    190s] Initializing multi-corner resistance tables ...
[07/15 16:57:20    190s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:57:20    190s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:57:20    190s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:57:20    190s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:57:20    190s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:20    190s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:20    190s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:57:20    190s] End AAE Lib Interpolated Model. (MEM=3444.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:57:20    190s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3444.926M)
[07/15 16:57:20    190s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3444.9M)
[07/15 16:57:20    190s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:57:20    190s] Total number of fetched objects 1432
[07/15 16:57:20    190s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:57:20    190s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:57:20    190s] End delay calculation. (MEM=3584.61 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:57:20    190s] End delay calculation (fullDC). (MEM=3584.61 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:57:20    190s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3584.6M) ***
[07/15 16:57:20    190s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3618.6M)
[07/15 16:57:20    190s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:57:20    190s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3584.6M)
[07/15 16:57:20    190s] Starting SI iteration 2
[07/15 16:57:20    190s] Calculate early delays in OCV mode...
[07/15 16:57:20    190s] Calculate late delays in OCV mode...
[07/15 16:57:20    190s] Start delay calculation (fullDC) (4 T). (MEM=3406.74)
[07/15 16:57:20    190s] End AAE Lib Interpolated Model. (MEM=3406.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:57:20    190s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 16:57:20    190s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:57:20    190s] Total number of fetched objects 1432
[07/15 16:57:20    190s] AAE_INFO-618: Total number of nets in the design is 1459,  13.4 percent of the nets selected for SI analysis
[07/15 16:57:20    190s] End delay calculation. (MEM=3567.39 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:57:20    190s] End delay calculation (fullDC). (MEM=3567.39 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:57:20    190s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3567.4M) ***
[07/15 16:57:21    190s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:11 mem=3599.4M)
[07/15 16:57:21    190s] Effort level <high> specified for reg2reg path_group
[07/15 16:57:21    190s] All LLGs are deleted
[07/15 16:57:21    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    190s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3449.4M, EPOCH TIME: 1721077041.113782
[07/15 16:57:21    190s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3449.4M, EPOCH TIME: 1721077041.113875
[07/15 16:57:21    190s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3449.4M, EPOCH TIME: 1721077041.114200
[07/15 16:57:21    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    190s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3449.4M, EPOCH TIME: 1721077041.114435
[07/15 16:57:21    190s] Max number of tech site patterns supported in site array is 256.
[07/15 16:57:21    190s] Core basic site is core_ji3v
[07/15 16:57:21    190s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3449.4M, EPOCH TIME: 1721077041.123178
[07/15 16:57:21    190s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:57:21    190s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:57:21    190s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3447.4M, EPOCH TIME: 1721077041.124419
[07/15 16:57:21    190s] Fast DP-INIT is on for default
[07/15 16:57:21    190s] Atter site array init, number of instance map data is 0.
[07/15 16:57:21    190s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3447.4M, EPOCH TIME: 1721077041.124920
[07/15 16:57:21    190s] 
[07/15 16:57:21    190s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:57:21    190s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3447.4M, EPOCH TIME: 1721077041.125427
[07/15 16:57:21    190s] All LLGs are deleted
[07/15 16:57:21    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:57:21    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    190s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3447.4M, EPOCH TIME: 1721077041.125888
[07/15 16:57:21    190s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3447.4M, EPOCH TIME: 1721077041.125950
[07/15 16:57:21    191s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  5.902  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:57:21    191s] All LLGs are deleted
[07/15 16:57:21    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3448.8M, EPOCH TIME: 1721077041.868143
[07/15 16:57:21    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3448.8M, EPOCH TIME: 1721077041.868236
[07/15 16:57:21    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3448.8M, EPOCH TIME: 1721077041.868546
[07/15 16:57:21    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3448.8M, EPOCH TIME: 1721077041.868730
[07/15 16:57:21    191s] Max number of tech site patterns supported in site array is 256.
[07/15 16:57:21    191s] Core basic site is core_ji3v
[07/15 16:57:21    191s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3448.8M, EPOCH TIME: 1721077041.877116
[07/15 16:57:21    191s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:57:21    191s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:57:21    191s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3448.8M, EPOCH TIME: 1721077041.879528
[07/15 16:57:21    191s] Fast DP-INIT is on for default
[07/15 16:57:21    191s] Atter site array init, number of instance map data is 0.
[07/15 16:57:21    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3448.8M, EPOCH TIME: 1721077041.880056
[07/15 16:57:21    191s] 
[07/15 16:57:21    191s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:57:21    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3448.8M, EPOCH TIME: 1721077041.880525
[07/15 16:57:21    191s] All LLGs are deleted
[07/15 16:57:21    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:57:21    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3448.8M, EPOCH TIME: 1721077041.880946
[07/15 16:57:21    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3448.8M, EPOCH TIME: 1721077041.881006
[07/15 16:57:21    191s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:57:21    191s] All LLGs are deleted
[07/15 16:57:21    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3448.8M, EPOCH TIME: 1721077041.882389
[07/15 16:57:21    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3448.8M, EPOCH TIME: 1721077041.882453
[07/15 16:57:21    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3448.8M, EPOCH TIME: 1721077041.882711
[07/15 16:57:21    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3448.8M, EPOCH TIME: 1721077041.882860
[07/15 16:57:21    191s] Max number of tech site patterns supported in site array is 256.
[07/15 16:57:21    191s] Core basic site is core_ji3v
[07/15 16:57:21    191s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3448.8M, EPOCH TIME: 1721077041.891295
[07/15 16:57:21    191s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:57:21    191s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:57:21    191s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:3448.8M, EPOCH TIME: 1721077041.893852
[07/15 16:57:21    191s] Fast DP-INIT is on for default
[07/15 16:57:21    191s] Atter site array init, number of instance map data is 0.
[07/15 16:57:21    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3448.8M, EPOCH TIME: 1721077041.894297
[07/15 16:57:21    191s] 
[07/15 16:57:21    191s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:57:21    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3448.8M, EPOCH TIME: 1721077041.894666
[07/15 16:57:21    191s] All LLGs are deleted
[07/15 16:57:21    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:57:21    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:21    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3448.8M, EPOCH TIME: 1721077041.895069
[07/15 16:57:21    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3448.8M, EPOCH TIME: 1721077041.895129
[07/15 16:57:21    191s] Reported timing to dir ./timingReports
[07/15 16:57:21    191s] Total CPU time: 1.86 sec
[07/15 16:57:21    191s] Total Real time: 2.0 sec
[07/15 16:57:21    191s] Total Memory Usage: 3448.835938 Mbytes
[07/15 16:57:21    191s] Reset AAE Options
[07/15 16:57:21    191s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:57:21    191s] *** timeDesign #7 [finish] : cpu/real = 0:00:01.9/0:00:02.5 (0.7), totSession cpu/real = 0:03:11.2/0:55:19.5 (0.1), mem = 3448.8M
[07/15 16:57:21    191s] 
[07/15 16:57:21    191s] =============================================================================================
[07/15 16:57:21    191s]  Final TAT Report : timeDesign #7                                               21.18-s099_1
[07/15 16:57:21    191s] =============================================================================================
[07/15 16:57:21    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:57:21    191s] ---------------------------------------------------------------------------------------------
[07/15 16:57:21    191s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:57:21    191s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.8 /  0:00:00.2    0.3
[07/15 16:57:21    191s] [ DrvReport              ]      1   0:00:00.6  (  25.6 % )     0:00:00.6 /  0:00:00.0    0.0
[07/15 16:57:21    191s] [ ExtractRC              ]      1   0:00:01.1  (  44.0 % )     0:00:01.1 /  0:00:00.9    0.8
[07/15 16:57:21    191s] [ TimingUpdate           ]      2   0:00:00.2  (   9.2 % )     0:00:00.6 /  0:00:00.8    1.3
[07/15 16:57:21    191s] [ FullDelayCalc          ]      2   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.5    1.4
[07/15 16:57:21    191s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 16:57:21    191s] [ GenerateReports        ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.4
[07/15 16:57:21    191s] [ MISC                   ]          0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:57:21    191s] ---------------------------------------------------------------------------------------------
[07/15 16:57:21    191s]  timeDesign #7 TOTAL                0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.9    0.7
[07/15 16:57:21    191s] ---------------------------------------------------------------------------------------------
[07/15 16:57:21    191s] 
[07/15 16:57:28    191s] <CMD> timeDesign -postRoute -hold
[07/15 16:57:28    191s] *** timeDesign #8 [begin] : totSession cpu/real = 0:03:11.5/0:55:26.2 (0.1), mem = 3448.8M
[07/15 16:57:28    191s]  Reset EOS DB
[07/15 16:57:28    191s] Ignoring AAE DB Resetting ...
[07/15 16:57:28    191s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3448.836M)
[07/15 16:57:28    191s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:57:28    191s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:57:28    191s] RC Extraction called in multi-corner(2) mode.
[07/15 16:57:28    191s] Process corner(s) are loaded.
[07/15 16:57:28    191s]  Corner: max_rc
[07/15 16:57:28    191s]  Corner: min_rc
[07/15 16:57:28    191s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:57:28    191s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:57:28    191s]       RC Corner Indexes            0       1   
[07/15 16:57:28    191s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:57:28    191s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:57:28    191s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:57:28    191s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:57:28    191s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:57:28    191s] Shrink Factor                : 1.00000
[07/15 16:57:28    191s] 
[07/15 16:57:28    191s] Trim Metal Layers:
[07/15 16:57:28    191s] LayerId::1 widthSet size::4
[07/15 16:57:28    191s] LayerId::2 widthSet size::4
[07/15 16:57:28    191s] LayerId::3 widthSet size::4
[07/15 16:57:28    191s] LayerId::4 widthSet size::4
[07/15 16:57:28    191s] LayerId::5 widthSet size::4
[07/15 16:57:28    191s] LayerId::6 widthSet size::2
[07/15 16:57:28    191s] eee: pegSigSF::1.070000
[07/15 16:57:28    191s] Initializing multi-corner capacitance tables ... 
[07/15 16:57:28    191s] Initializing multi-corner resistance tables ...
[07/15 16:57:28    191s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:57:28    191s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:57:28    191s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:57:28    191s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:57:28    191s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:28    191s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:28    191s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:57:28    191s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3446.8M)
[07/15 16:57:28    191s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:57:28    191s] Extracted 10.0087% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 90.013% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3490.9M)
[07/15 16:57:28    191s] Number of Extracted Resistors     : 22523
[07/15 16:57:28    191s] Number of Extracted Ground Cap.   : 23337
[07/15 16:57:28    191s] Number of Extracted Coupling Cap. : 38764
[07/15 16:57:28    191s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3466.840M)
[07/15 16:57:28    191s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:57:28    191s]  Corner: max_rc
[07/15 16:57:28    191s]  Corner: min_rc
[07/15 16:57:28    191s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3466.8M)
[07/15 16:57:28    191s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:57:28    191s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3474.840M)
[07/15 16:57:29    191s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3474.840M)
[07/15 16:57:29    191s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3474.840M)
[07/15 16:57:29    191s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:57:29    192s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3474.840M)
[07/15 16:57:29    192s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3474.840M)
[07/15 16:57:29    192s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3474.840M)
[07/15 16:57:29    192s] Effort level <high> specified for reg2reg path_group
[07/15 16:57:29    192s] All LLGs are deleted
[07/15 16:57:29    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:29    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:29    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3423.2M, EPOCH TIME: 1721077049.630696
[07/15 16:57:29    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3423.2M, EPOCH TIME: 1721077049.630786
[07/15 16:57:29    192s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3423.2M, EPOCH TIME: 1721077049.631061
[07/15 16:57:29    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:29    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:29    192s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3423.2M, EPOCH TIME: 1721077049.631235
[07/15 16:57:29    192s] Max number of tech site patterns supported in site array is 256.
[07/15 16:57:29    192s] Core basic site is core_ji3v
[07/15 16:57:29    192s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3423.2M, EPOCH TIME: 1721077049.639736
[07/15 16:57:29    192s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:57:29    192s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:57:29    192s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3423.2M, EPOCH TIME: 1721077049.640719
[07/15 16:57:29    192s] Fast DP-INIT is on for default
[07/15 16:57:29    192s] Atter site array init, number of instance map data is 0.
[07/15 16:57:29    192s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3423.2M, EPOCH TIME: 1721077049.641203
[07/15 16:57:29    192s] 
[07/15 16:57:29    192s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:57:29    192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3423.2M, EPOCH TIME: 1721077049.641642
[07/15 16:57:29    192s] All LLGs are deleted
[07/15 16:57:29    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:57:29    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:29    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3423.2M, EPOCH TIME: 1721077049.642092
[07/15 16:57:29    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3423.2M, EPOCH TIME: 1721077049.642153
[07/15 16:57:29    192s] OPTC: user 20.0
[07/15 16:57:29    192s] Starting delay calculation for Hold views
[07/15 16:57:29    192s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:57:29    192s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 16:57:29    192s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:57:29    192s] #################################################################################
[07/15 16:57:29    192s] # Design Stage: PostRoute
[07/15 16:57:29    192s] # Design Name: aska_dig
[07/15 16:57:29    192s] # Design Mode: 180nm
[07/15 16:57:29    192s] # Analysis Mode: MMMC OCV 
[07/15 16:57:29    192s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:57:29    192s] # Signoff Settings: SI On 
[07/15 16:57:29    192s] #################################################################################
[07/15 16:57:29    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 3419.2M, InitMEM = 3419.2M)
[07/15 16:57:29    192s] Setting infinite Tws ...
[07/15 16:57:29    192s] First Iteration Infinite Tw... 
[07/15 16:57:29    192s] Calculate late delays in OCV mode...
[07/15 16:57:29    192s] Calculate early delays in OCV mode...
[07/15 16:57:29    192s] Start delay calculation (fullDC) (4 T). (MEM=3419.22)
[07/15 16:57:29    192s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:57:29    192s] 
[07/15 16:57:29    192s] Trim Metal Layers:
[07/15 16:57:29    192s] LayerId::1 widthSet size::4
[07/15 16:57:29    192s] LayerId::2 widthSet size::4
[07/15 16:57:29    192s] LayerId::3 widthSet size::4
[07/15 16:57:29    192s] LayerId::4 widthSet size::4
[07/15 16:57:29    192s] LayerId::5 widthSet size::4
[07/15 16:57:29    192s] LayerId::6 widthSet size::2
[07/15 16:57:29    192s] eee: pegSigSF::1.070000
[07/15 16:57:29    192s] Initializing multi-corner capacitance tables ... 
[07/15 16:57:29    192s] Initializing multi-corner resistance tables ...
[07/15 16:57:29    192s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:57:29    192s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:57:29    192s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:57:29    192s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:57:29    192s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:29    192s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:57:29    192s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:57:29    192s] End AAE Lib Interpolated Model. (MEM=3430.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:57:29    192s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3430.828M)
[07/15 16:57:29    192s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3430.8M)
[07/15 16:57:29    192s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:57:29    192s] Total number of fetched objects 1432
[07/15 16:57:29    192s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:57:29    192s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:57:29    192s] End delay calculation. (MEM=3570.52 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:57:29    192s] End delay calculation (fullDC). (MEM=3570.52 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:57:29    192s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3570.5M) ***
[07/15 16:57:29    192s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3604.5M)
[07/15 16:57:29    192s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:57:30    192s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 3570.5M)
[07/15 16:57:30    192s] Starting SI iteration 2
[07/15 16:57:30    192s] Calculate late delays in OCV mode...
[07/15 16:57:30    192s] Calculate early delays in OCV mode...
[07/15 16:57:30    192s] Start delay calculation (fullDC) (4 T). (MEM=3430.64)
[07/15 16:57:30    192s] End AAE Lib Interpolated Model. (MEM=3430.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:57:30    192s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 57. 
[07/15 16:57:30    192s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:57:30    192s] Total number of fetched objects 1432
[07/15 16:57:30    192s] AAE_INFO-618: Total number of nets in the design is 1459,  8.5 percent of the nets selected for SI analysis
[07/15 16:57:30    192s] End delay calculation. (MEM=3597.31 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 16:57:30    192s] End delay calculation (fullDC). (MEM=3597.31 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 16:57:30    192s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3597.3M) ***
[07/15 16:57:30    192s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:13 mem=3629.3M)
[07/15 16:57:30    193s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.994  |  0.994  |  1.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:57:30    193s] All LLGs are deleted
[07/15 16:57:30    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3500.3M, EPOCH TIME: 1721077050.232221
[07/15 16:57:30    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3500.3M, EPOCH TIME: 1721077050.232314
[07/15 16:57:30    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3500.3M, EPOCH TIME: 1721077050.232594
[07/15 16:57:30    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3500.3M, EPOCH TIME: 1721077050.232783
[07/15 16:57:30    193s] Max number of tech site patterns supported in site array is 256.
[07/15 16:57:30    193s] Core basic site is core_ji3v
[07/15 16:57:30    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3500.3M, EPOCH TIME: 1721077050.241572
[07/15 16:57:30    193s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:57:30    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:57:30    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3524.3M, EPOCH TIME: 1721077050.242497
[07/15 16:57:30    193s] Fast DP-INIT is on for default
[07/15 16:57:30    193s] Atter site array init, number of instance map data is 0.
[07/15 16:57:30    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3524.3M, EPOCH TIME: 1721077050.242946
[07/15 16:57:30    193s] 
[07/15 16:57:30    193s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:57:30    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3524.3M, EPOCH TIME: 1721077050.243367
[07/15 16:57:30    193s] All LLGs are deleted
[07/15 16:57:30    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:57:30    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3524.3M, EPOCH TIME: 1721077050.243800
[07/15 16:57:30    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3524.3M, EPOCH TIME: 1721077050.243862
[07/15 16:57:30    193s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:57:30    193s] All LLGs are deleted
[07/15 16:57:30    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3524.3M, EPOCH TIME: 1721077050.245133
[07/15 16:57:30    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3524.3M, EPOCH TIME: 1721077050.245195
[07/15 16:57:30    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3524.3M, EPOCH TIME: 1721077050.245429
[07/15 16:57:30    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3524.3M, EPOCH TIME: 1721077050.245563
[07/15 16:57:30    193s] Max number of tech site patterns supported in site array is 256.
[07/15 16:57:30    193s] Core basic site is core_ji3v
[07/15 16:57:30    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3524.3M, EPOCH TIME: 1721077050.254046
[07/15 16:57:30    193s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:57:30    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:57:30    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:3524.3M, EPOCH TIME: 1721077050.254419
[07/15 16:57:30    193s] Fast DP-INIT is on for default
[07/15 16:57:30    193s] Atter site array init, number of instance map data is 0.
[07/15 16:57:30    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3524.3M, EPOCH TIME: 1721077050.254844
[07/15 16:57:30    193s] 
[07/15 16:57:30    193s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:57:30    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3524.3M, EPOCH TIME: 1721077050.255201
[07/15 16:57:30    193s] All LLGs are deleted
[07/15 16:57:30    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:57:30    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:57:30    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3524.3M, EPOCH TIME: 1721077050.255689
[07/15 16:57:30    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3524.3M, EPOCH TIME: 1721077050.255752
[07/15 16:57:30    193s] Reported timing to dir ./timingReports
[07/15 16:57:30    193s] Total CPU time: 1.6 sec
[07/15 16:57:30    193s] Total Real time: 2.0 sec
[07/15 16:57:30    193s] Total Memory Usage: 3417.566406 Mbytes
[07/15 16:57:30    193s] Reset AAE Options
[07/15 16:57:30    193s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:03:13.1/0:55:27.9 (0.1), mem = 3417.6M
[07/15 16:57:30    193s] 
[07/15 16:57:30    193s] =============================================================================================
[07/15 16:57:30    193s]  Final TAT Report : timeDesign #8                                               21.18-s099_1
[07/15 16:57:30    193s] =============================================================================================
[07/15 16:57:30    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:57:30    193s] ---------------------------------------------------------------------------------------------
[07/15 16:57:30    193s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:57:30    193s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.6 % )     0:00:00.6 /  0:00:00.8    1.3
[07/15 16:57:30    193s] [ ExtractRC              ]      1   0:00:00.9  (  55.3 % )     0:00:00.9 /  0:00:00.7    0.8
[07/15 16:57:30    193s] [ TimingUpdate           ]      1   0:00:00.3  (  16.7 % )     0:00:00.5 /  0:00:00.7    1.3
[07/15 16:57:30    193s] [ FullDelayCalc          ]      2   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.4    1.7
[07/15 16:57:30    193s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/15 16:57:30    193s] [ GenerateReports        ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 16:57:30    193s] [ MISC                   ]          0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/15 16:57:30    193s] ---------------------------------------------------------------------------------------------
[07/15 16:57:30    193s]  timeDesign #8 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/15 16:57:30    193s] ---------------------------------------------------------------------------------------------
[07/15 16:57:30    193s] 
[07/15 16:58:09    194s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 16:58:09    194s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[07/15 16:58:09    194s] *** timeDesign #9 [begin] : totSession cpu/real = 0:03:14.4/0:56:07.1 (0.1), mem = 3422.3M
[07/15 16:58:09    194s]  Reset EOS DB
[07/15 16:58:09    194s] Ignoring AAE DB Resetting ...
[07/15 16:58:09    194s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3422.332M)
[07/15 16:58:09    194s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:58:09    194s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:58:09    194s] RC Extraction called in multi-corner(2) mode.
[07/15 16:58:09    194s] Process corner(s) are loaded.
[07/15 16:58:09    194s]  Corner: max_rc
[07/15 16:58:09    194s]  Corner: min_rc
[07/15 16:58:09    194s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:58:09    194s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:58:09    194s]       RC Corner Indexes            0       1   
[07/15 16:58:09    194s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:58:09    194s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:58:09    194s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:09    194s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:09    194s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:09    194s] Shrink Factor                : 1.00000
[07/15 16:58:09    194s] 
[07/15 16:58:09    194s] Trim Metal Layers:
[07/15 16:58:09    194s] LayerId::1 widthSet size::4
[07/15 16:58:09    194s] LayerId::2 widthSet size::4
[07/15 16:58:09    194s] LayerId::3 widthSet size::4
[07/15 16:58:09    194s] LayerId::4 widthSet size::4
[07/15 16:58:09    194s] LayerId::5 widthSet size::4
[07/15 16:58:09    194s] LayerId::6 widthSet size::2
[07/15 16:58:09    194s] eee: pegSigSF::1.070000
[07/15 16:58:09    194s] Initializing multi-corner capacitance tables ... 
[07/15 16:58:09    194s] Initializing multi-corner resistance tables ...
[07/15 16:58:09    194s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:58:09    194s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:58:09    194s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:58:09    194s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:58:09    194s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:09    194s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:09    194s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:58:09    194s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3416.3M)
[07/15 16:58:09    194s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:58:09    194s] Extracted 10.0087% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 90.013% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3452.4M)
[07/15 16:58:09    194s] Number of Extracted Resistors     : 22523
[07/15 16:58:09    194s] Number of Extracted Ground Cap.   : 23337
[07/15 16:58:09    194s] Number of Extracted Coupling Cap. : 38764
[07/15 16:58:09    194s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3436.332M)
[07/15 16:58:09    194s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:58:09    194s]  Corner: max_rc
[07/15 16:58:09    194s]  Corner: min_rc
[07/15 16:58:09    194s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3436.3M)
[07/15 16:58:09    194s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:58:09    194s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3444.332M)
[07/15 16:58:09    194s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3444.332M)
[07/15 16:58:09    194s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3444.332M)
[07/15 16:58:09    194s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:58:10    195s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3444.332M)
[07/15 16:58:10    195s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=3444.332M)
[07/15 16:58:10    195s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3444.332M)
[07/15 16:58:10    195s] Effort level <high> specified for reg2reg path_group
[07/15 16:58:10    195s] All LLGs are deleted
[07/15 16:58:10    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:10    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:10    195s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3444.9M, EPOCH TIME: 1721077090.572139
[07/15 16:58:10    195s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3444.9M, EPOCH TIME: 1721077090.572225
[07/15 16:58:10    195s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3444.9M, EPOCH TIME: 1721077090.572556
[07/15 16:58:10    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:10    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:10    195s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3444.9M, EPOCH TIME: 1721077090.572731
[07/15 16:58:10    195s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:10    195s] Core basic site is core_ji3v
[07/15 16:58:10    195s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3444.9M, EPOCH TIME: 1721077090.581258
[07/15 16:58:10    195s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:10    195s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:10    195s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3444.9M, EPOCH TIME: 1721077090.582295
[07/15 16:58:10    195s] Fast DP-INIT is on for default
[07/15 16:58:10    195s] Atter site array init, number of instance map data is 0.
[07/15 16:58:10    195s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3444.9M, EPOCH TIME: 1721077090.582801
[07/15 16:58:10    195s] 
[07/15 16:58:10    195s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:10    195s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3444.9M, EPOCH TIME: 1721077090.583229
[07/15 16:58:10    195s] All LLGs are deleted
[07/15 16:58:10    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:10    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:10    195s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3444.9M, EPOCH TIME: 1721077090.583707
[07/15 16:58:10    195s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3444.9M, EPOCH TIME: 1721077090.583768
[07/15 16:58:10    195s] OPTC: user 20.0
[07/15 16:58:10    195s] Starting delay calculation for Hold views
[07/15 16:58:10    195s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:58:10    195s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 16:58:10    195s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:58:10    195s] #################################################################################
[07/15 16:58:10    195s] # Design Stage: PostRoute
[07/15 16:58:10    195s] # Design Name: aska_dig
[07/15 16:58:10    195s] # Design Mode: 180nm
[07/15 16:58:10    195s] # Analysis Mode: MMMC OCV 
[07/15 16:58:10    195s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:58:10    195s] # Signoff Settings: SI On 
[07/15 16:58:10    195s] #################################################################################
[07/15 16:58:10    195s] Topological Sorting (REAL = 0:00:00.0, MEM = 3440.9M, InitMEM = 3440.9M)
[07/15 16:58:10    195s] Setting infinite Tws ...
[07/15 16:58:10    195s] First Iteration Infinite Tw... 
[07/15 16:58:10    195s] Calculate late delays in OCV mode...
[07/15 16:58:10    195s] Calculate early delays in OCV mode...
[07/15 16:58:10    195s] Start delay calculation (fullDC) (4 T). (MEM=3440.92)
[07/15 16:58:10    195s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 16:58:10    195s] 
[07/15 16:58:10    195s] Trim Metal Layers:
[07/15 16:58:10    195s] LayerId::1 widthSet size::4
[07/15 16:58:10    195s] LayerId::2 widthSet size::4
[07/15 16:58:10    195s] LayerId::3 widthSet size::4
[07/15 16:58:10    195s] LayerId::4 widthSet size::4
[07/15 16:58:10    195s] LayerId::5 widthSet size::4
[07/15 16:58:10    195s] LayerId::6 widthSet size::2
[07/15 16:58:10    195s] eee: pegSigSF::1.070000
[07/15 16:58:10    195s] Initializing multi-corner capacitance tables ... 
[07/15 16:58:10    195s] Initializing multi-corner resistance tables ...
[07/15 16:58:10    195s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:58:10    195s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:58:10    195s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:58:10    195s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:58:10    195s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:10    195s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:10    195s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:58:10    195s] End AAE Lib Interpolated Model. (MEM=3452.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:10    195s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3452.531M)
[07/15 16:58:10    195s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3452.5M)
[07/15 16:58:10    195s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:58:10    195s] Total number of fetched objects 1432
[07/15 16:58:10    195s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:58:10    195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:10    195s] End delay calculation. (MEM=3592.22 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 16:58:10    195s] End delay calculation (fullDC). (MEM=3592.22 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:58:10    195s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3592.2M) ***
[07/15 16:58:10    195s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3626.2M)
[07/15 16:58:10    195s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:58:10    195s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3592.2M)
[07/15 16:58:10    195s] Starting SI iteration 2
[07/15 16:58:11    195s] Calculate late delays in OCV mode...
[07/15 16:58:11    195s] Calculate early delays in OCV mode...
[07/15 16:58:11    195s] Start delay calculation (fullDC) (4 T). (MEM=3456.34)
[07/15 16:58:11    195s] End AAE Lib Interpolated Model. (MEM=3456.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:11    195s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 57. 
[07/15 16:58:11    195s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:58:11    195s] Total number of fetched objects 1432
[07/15 16:58:11    195s] AAE_INFO-618: Total number of nets in the design is 1459,  8.5 percent of the nets selected for SI analysis
[07/15 16:58:11    195s] End delay calculation. (MEM=3623 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 16:58:11    195s] End delay calculation (fullDC). (MEM=3623 CPU=0:00:00.0 REAL=0:00:00.0)
[07/15 16:58:11    195s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3623.0M) ***
[07/15 16:58:11    195s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:16 mem=3655.0M)
[07/15 16:58:11    196s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.994  |  0.994  |  1.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:58:11    196s] All LLGs are deleted
[07/15 16:58:11    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3529.0M, EPOCH TIME: 1721077091.165473
[07/15 16:58:11    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3529.0M, EPOCH TIME: 1721077091.165597
[07/15 16:58:11    196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3529.0M, EPOCH TIME: 1721077091.165874
[07/15 16:58:11    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3529.0M, EPOCH TIME: 1721077091.166075
[07/15 16:58:11    196s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:11    196s] Core basic site is core_ji3v
[07/15 16:58:11    196s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3529.0M, EPOCH TIME: 1721077091.174955
[07/15 16:58:11    196s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:11    196s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:11    196s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3553.0M, EPOCH TIME: 1721077091.175891
[07/15 16:58:11    196s] Fast DP-INIT is on for default
[07/15 16:58:11    196s] Atter site array init, number of instance map data is 0.
[07/15 16:58:11    196s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3553.0M, EPOCH TIME: 1721077091.176373
[07/15 16:58:11    196s] 
[07/15 16:58:11    196s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:11    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3553.0M, EPOCH TIME: 1721077091.176798
[07/15 16:58:11    196s] All LLGs are deleted
[07/15 16:58:11    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:11    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3553.0M, EPOCH TIME: 1721077091.177230
[07/15 16:58:11    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3553.0M, EPOCH TIME: 1721077091.177294
[07/15 16:58:11    196s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:58:11    196s] All LLGs are deleted
[07/15 16:58:11    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3553.0M, EPOCH TIME: 1721077091.178723
[07/15 16:58:11    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3553.0M, EPOCH TIME: 1721077091.178791
[07/15 16:58:11    196s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3553.0M, EPOCH TIME: 1721077091.179046
[07/15 16:58:11    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3553.0M, EPOCH TIME: 1721077091.179190
[07/15 16:58:11    196s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:11    196s] Core basic site is core_ji3v
[07/15 16:58:11    196s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3553.0M, EPOCH TIME: 1721077091.188036
[07/15 16:58:11    196s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:11    196s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:11    196s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:3553.0M, EPOCH TIME: 1721077091.188409
[07/15 16:58:11    196s] Fast DP-INIT is on for default
[07/15 16:58:11    196s] Atter site array init, number of instance map data is 0.
[07/15 16:58:11    196s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3553.0M, EPOCH TIME: 1721077091.188837
[07/15 16:58:11    196s] 
[07/15 16:58:11    196s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:11    196s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3553.0M, EPOCH TIME: 1721077091.189177
[07/15 16:58:11    196s] All LLGs are deleted
[07/15 16:58:11    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:11    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:11    196s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3553.0M, EPOCH TIME: 1721077091.189590
[07/15 16:58:11    196s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3553.0M, EPOCH TIME: 1721077091.189654
[07/15 16:58:11    196s] Reported timing to dir timingReports
[07/15 16:58:11    196s] Total CPU time: 1.64 sec
[07/15 16:58:11    196s] Total Real time: 2.0 sec
[07/15 16:58:11    196s] Total Memory Usage: 3444.261719 Mbytes
[07/15 16:58:11    196s] Reset AAE Options
[07/15 16:58:11    196s] *** timeDesign #9 [finish] : cpu/real = 0:00:01.6/0:00:01.7 (0.9), totSession cpu/real = 0:03:16.1/0:56:08.8 (0.1), mem = 3444.3M
[07/15 16:58:11    196s] 
[07/15 16:58:11    196s] =============================================================================================
[07/15 16:58:11    196s]  Final TAT Report : timeDesign #9                                               21.18-s099_1
[07/15 16:58:11    196s] =============================================================================================
[07/15 16:58:11    196s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:58:11    196s] ---------------------------------------------------------------------------------------------
[07/15 16:58:11    196s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:58:11    196s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.6 /  0:00:00.8    1.2
[07/15 16:58:11    196s] [ ExtractRC              ]      1   0:00:01.0  (  57.0 % )     0:00:01.0 /  0:00:00.8    0.8
[07/15 16:58:11    196s] [ TimingUpdate           ]      1   0:00:00.3  (  15.6 % )     0:00:00.5 /  0:00:00.7    1.2
[07/15 16:58:11    196s] [ FullDelayCalc          ]      2   0:00:00.3  (  14.9 % )     0:00:00.3 /  0:00:00.3    1.3
[07/15 16:58:11    196s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:58:11    196s] [ GenerateReports        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.7
[07/15 16:58:11    196s] [ MISC                   ]          0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 16:58:11    196s] ---------------------------------------------------------------------------------------------
[07/15 16:58:11    196s]  timeDesign #9 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    0.9
[07/15 16:58:11    196s] ---------------------------------------------------------------------------------------------
[07/15 16:58:11    196s] 
[07/15 16:58:20    196s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 16:58:20    196s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[07/15 16:58:20    196s] *** timeDesign #10 [begin] : totSession cpu/real = 0:03:16.4/0:56:18.1 (0.1), mem = 3444.3M
[07/15 16:58:20    196s]  Reset EOS DB
[07/15 16:58:20    196s] Ignoring AAE DB Resetting ...
[07/15 16:58:20    196s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3444.262M)
[07/15 16:58:20    196s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:58:20    196s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:58:20    196s] RC Extraction called in multi-corner(2) mode.
[07/15 16:58:20    196s] Process corner(s) are loaded.
[07/15 16:58:20    196s]  Corner: max_rc
[07/15 16:58:20    196s]  Corner: min_rc
[07/15 16:58:20    196s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:58:20    196s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:58:20    196s]       RC Corner Indexes            0       1   
[07/15 16:58:20    196s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:58:20    196s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:58:20    196s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:20    196s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:20    196s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:20    196s] Shrink Factor                : 1.00000
[07/15 16:58:20    196s] 
[07/15 16:58:20    196s] Trim Metal Layers:
[07/15 16:58:20    196s] LayerId::1 widthSet size::4
[07/15 16:58:20    196s] LayerId::2 widthSet size::4
[07/15 16:58:20    196s] LayerId::3 widthSet size::4
[07/15 16:58:20    196s] LayerId::4 widthSet size::4
[07/15 16:58:20    196s] LayerId::5 widthSet size::4
[07/15 16:58:20    196s] LayerId::6 widthSet size::2
[07/15 16:58:20    196s] eee: pegSigSF::1.070000
[07/15 16:58:20    196s] Initializing multi-corner capacitance tables ... 
[07/15 16:58:20    196s] Initializing multi-corner resistance tables ...
[07/15 16:58:20    196s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:58:20    196s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:58:20    196s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:58:20    196s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:58:20    196s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:20    196s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:20    196s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:58:20    196s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3442.3M)
[07/15 16:58:20    196s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:58:20    196s] Extracted 10.0087% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 90.013% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3478.3M)
[07/15 16:58:20    196s] Number of Extracted Resistors     : 22523
[07/15 16:58:20    196s] Number of Extracted Ground Cap.   : 23337
[07/15 16:58:20    196s] Number of Extracted Coupling Cap. : 38764
[07/15 16:58:20    196s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3462.262M)
[07/15 16:58:20    196s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:58:20    196s]  Corner: max_rc
[07/15 16:58:20    196s]  Corner: min_rc
[07/15 16:58:20    196s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3462.3M)
[07/15 16:58:20    196s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:58:20    196s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3470.262M)
[07/15 16:58:20    196s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3470.262M)
[07/15 16:58:20    196s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3470.262M)
[07/15 16:58:20    196s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:58:21    197s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3470.262M)
[07/15 16:58:21    197s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=3470.262M)
[07/15 16:58:21    197s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 3470.262M)
[07/15 16:58:21    197s] Starting delay calculation for Setup views
[07/15 16:58:21    197s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:58:21    197s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 16:58:21    197s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:58:21    197s] #################################################################################
[07/15 16:58:21    197s] # Design Stage: PostRoute
[07/15 16:58:21    197s] # Design Name: aska_dig
[07/15 16:58:21    197s] # Design Mode: 180nm
[07/15 16:58:21    197s] # Analysis Mode: MMMC OCV 
[07/15 16:58:21    197s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:58:21    197s] # Signoff Settings: SI On 
[07/15 16:58:21    197s] #################################################################################
[07/15 16:58:21    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 3466.3M, InitMEM = 3466.3M)
[07/15 16:58:21    197s] Setting infinite Tws ...
[07/15 16:58:21    197s] First Iteration Infinite Tw... 
[07/15 16:58:21    197s] Calculate early delays in OCV mode...
[07/15 16:58:21    197s] Calculate late delays in OCV mode...
[07/15 16:58:21    197s] Start delay calculation (fullDC) (4 T). (MEM=3466.26)
[07/15 16:58:21    197s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 16:58:21    197s] 
[07/15 16:58:21    197s] Trim Metal Layers:
[07/15 16:58:21    197s] LayerId::1 widthSet size::4
[07/15 16:58:21    197s] LayerId::2 widthSet size::4
[07/15 16:58:21    197s] LayerId::3 widthSet size::4
[07/15 16:58:21    197s] LayerId::4 widthSet size::4
[07/15 16:58:21    197s] LayerId::5 widthSet size::4
[07/15 16:58:21    197s] LayerId::6 widthSet size::2
[07/15 16:58:21    197s] eee: pegSigSF::1.070000
[07/15 16:58:21    197s] Initializing multi-corner capacitance tables ... 
[07/15 16:58:21    197s] Initializing multi-corner resistance tables ...
[07/15 16:58:21    197s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:58:21    197s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:58:21    197s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:58:21    197s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:58:21    197s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:21    197s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:21    197s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:58:21    197s] End AAE Lib Interpolated Model. (MEM=3477.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:21    197s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3477.871M)
[07/15 16:58:21    197s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3477.9M)
[07/15 16:58:21    197s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:58:21    197s] Total number of fetched objects 1432
[07/15 16:58:21    197s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:58:21    197s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:21    197s] End delay calculation. (MEM=3617.56 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:58:21    197s] End delay calculation (fullDC). (MEM=3617.56 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 16:58:21    197s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3617.6M) ***
[07/15 16:58:22    197s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3651.6M)
[07/15 16:58:22    197s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:58:22    197s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3617.6M)
[07/15 16:58:22    197s] Starting SI iteration 2
[07/15 16:58:22    197s] Calculate early delays in OCV mode...
[07/15 16:58:22    197s] Calculate late delays in OCV mode...
[07/15 16:58:22    197s] Start delay calculation (fullDC) (4 T). (MEM=3482.68)
[07/15 16:58:22    197s] End AAE Lib Interpolated Model. (MEM=3482.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:22    198s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 16:58:22    198s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:58:22    198s] Total number of fetched objects 1432
[07/15 16:58:22    198s] AAE_INFO-618: Total number of nets in the design is 1459,  13.4 percent of the nets selected for SI analysis
[07/15 16:58:22    198s] End delay calculation. (MEM=3649.36 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:58:22    198s] End delay calculation (fullDC). (MEM=3649.36 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:58:22    198s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3649.4M) ***
[07/15 16:58:22    198s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:18 mem=3681.4M)
[07/15 16:58:22    198s] Effort level <high> specified for reg2reg path_group
[07/15 16:58:22    198s] All LLGs are deleted
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3531.4M, EPOCH TIME: 1721077102.263435
[07/15 16:58:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3531.4M, EPOCH TIME: 1721077102.263532
[07/15 16:58:22    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3531.4M, EPOCH TIME: 1721077102.263841
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3531.4M, EPOCH TIME: 1721077102.264036
[07/15 16:58:22    198s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:22    198s] Core basic site is core_ji3v
[07/15 16:58:22    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3531.4M, EPOCH TIME: 1721077102.272538
[07/15 16:58:22    198s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:22    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:22    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.008, MEM:3529.4M, EPOCH TIME: 1721077102.280648
[07/15 16:58:22    198s] Fast DP-INIT is on for default
[07/15 16:58:22    198s] Atter site array init, number of instance map data is 0.
[07/15 16:58:22    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.017, MEM:3529.4M, EPOCH TIME: 1721077102.281173
[07/15 16:58:22    198s] 
[07/15 16:58:22    198s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:22    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.018, MEM:3529.4M, EPOCH TIME: 1721077102.281656
[07/15 16:58:22    198s] All LLGs are deleted
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3529.4M, EPOCH TIME: 1721077102.282133
[07/15 16:58:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3529.4M, EPOCH TIME: 1721077102.282196
[07/15 16:58:22    198s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  5.902  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:58:22    198s] All LLGs are deleted
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3692.7M, EPOCH TIME: 1721077102.398308
[07/15 16:58:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3692.7M, EPOCH TIME: 1721077102.398940
[07/15 16:58:22    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3692.7M, EPOCH TIME: 1721077102.399245
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3692.7M, EPOCH TIME: 1721077102.399429
[07/15 16:58:22    198s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:22    198s] Core basic site is core_ji3v
[07/15 16:58:22    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3692.7M, EPOCH TIME: 1721077102.408066
[07/15 16:58:22    198s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:22    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:22    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:3692.7M, EPOCH TIME: 1721077102.409822
[07/15 16:58:22    198s] Fast DP-INIT is on for default
[07/15 16:58:22    198s] Atter site array init, number of instance map data is 0.
[07/15 16:58:22    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3692.7M, EPOCH TIME: 1721077102.410270
[07/15 16:58:22    198s] 
[07/15 16:58:22    198s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:22    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3692.7M, EPOCH TIME: 1721077102.410697
[07/15 16:58:22    198s] All LLGs are deleted
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3692.7M, EPOCH TIME: 1721077102.411114
[07/15 16:58:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3692.7M, EPOCH TIME: 1721077102.411177
[07/15 16:58:22    198s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:58:22    198s] All LLGs are deleted
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3692.7M, EPOCH TIME: 1721077102.412615
[07/15 16:58:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3692.7M, EPOCH TIME: 1721077102.412682
[07/15 16:58:22    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3692.7M, EPOCH TIME: 1721077102.412926
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3692.7M, EPOCH TIME: 1721077102.413067
[07/15 16:58:22    198s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:22    198s] Core basic site is core_ji3v
[07/15 16:58:22    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3692.7M, EPOCH TIME: 1721077102.421664
[07/15 16:58:22    198s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:22    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:22    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3692.7M, EPOCH TIME: 1721077102.422792
[07/15 16:58:22    198s] Fast DP-INIT is on for default
[07/15 16:58:22    198s] Atter site array init, number of instance map data is 0.
[07/15 16:58:22    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3692.7M, EPOCH TIME: 1721077102.423229
[07/15 16:58:22    198s] 
[07/15 16:58:22    198s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:22    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3692.7M, EPOCH TIME: 1721077102.423596
[07/15 16:58:22    198s] All LLGs are deleted
[07/15 16:58:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3692.7M, EPOCH TIME: 1721077102.424003
[07/15 16:58:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3692.7M, EPOCH TIME: 1721077102.424066
[07/15 16:58:22    198s] Reported timing to dir timingReports
[07/15 16:58:22    198s] Total CPU time: 1.93 sec
[07/15 16:58:22    198s] Total Real time: 2.0 sec
[07/15 16:58:22    198s] Total Memory Usage: 3530.71875 Mbytes
[07/15 16:58:22    198s] Reset AAE Options
[07/15 16:58:22    198s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:58:22    198s] *** timeDesign #10 [finish] : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:03:18.4/0:56:20.0 (0.1), mem = 3530.7M
[07/15 16:58:22    198s] 
[07/15 16:58:22    198s] =============================================================================================
[07/15 16:58:22    198s]  Final TAT Report : timeDesign #10                                              21.18-s099_1
[07/15 16:58:22    198s] =============================================================================================
[07/15 16:58:22    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:58:22    198s] ---------------------------------------------------------------------------------------------
[07/15 16:58:22    198s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:58:22    198s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[07/15 16:58:22    198s] [ DrvReport              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.7
[07/15 16:58:22    198s] [ ExtractRC              ]      1   0:00:01.1  (  57.6 % )     0:00:01.1 /  0:00:00.9    0.8
[07/15 16:58:22    198s] [ TimingUpdate           ]      2   0:00:00.2  (  12.6 % )     0:00:00.6 /  0:00:00.8    1.3
[07/15 16:58:22    198s] [ FullDelayCalc          ]      2   0:00:00.4  (  18.5 % )     0:00:00.4 /  0:00:00.5    1.3
[07/15 16:58:22    198s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 16:58:22    198s] [ GenerateReports        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:58:22    198s] [ MISC                   ]          0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 16:58:22    198s] ---------------------------------------------------------------------------------------------
[07/15 16:58:22    198s]  timeDesign #10 TOTAL               0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[07/15 16:58:22    198s] ---------------------------------------------------------------------------------------------
[07/15 16:58:22    198s] 
[07/15 16:58:49    199s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/15 16:58:49    199s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[07/15 16:58:49    199s] *** timeDesign #11 [begin] : totSession cpu/real = 0:03:19.4/0:56:46.7 (0.1), mem = 3530.7M
[07/15 16:58:49    199s]  Reset EOS DB
[07/15 16:58:49    199s] Ignoring AAE DB Resetting ...
[07/15 16:58:49    199s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3530.719M)
[07/15 16:58:49    199s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 16:58:49    199s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 16:58:49    199s] RC Extraction called in multi-corner(2) mode.
[07/15 16:58:49    199s] Process corner(s) are loaded.
[07/15 16:58:49    199s]  Corner: max_rc
[07/15 16:58:49    199s]  Corner: min_rc
[07/15 16:58:49    199s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d -maxResLength 200  -extended
[07/15 16:58:49    199s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 16:58:49    199s]       RC Corner Indexes            0       1   
[07/15 16:58:49    199s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 16:58:49    199s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 16:58:49    199s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:49    199s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:49    199s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 16:58:49    199s] Shrink Factor                : 1.00000
[07/15 16:58:49    199s] 
[07/15 16:58:49    199s] Trim Metal Layers:
[07/15 16:58:49    199s] LayerId::1 widthSet size::4
[07/15 16:58:49    199s] LayerId::2 widthSet size::4
[07/15 16:58:49    199s] LayerId::3 widthSet size::4
[07/15 16:58:49    199s] LayerId::4 widthSet size::4
[07/15 16:58:49    199s] LayerId::5 widthSet size::4
[07/15 16:58:49    199s] LayerId::6 widthSet size::2
[07/15 16:58:49    199s] eee: pegSigSF::1.070000
[07/15 16:58:49    199s] Initializing multi-corner capacitance tables ... 
[07/15 16:58:49    199s] Initializing multi-corner resistance tables ...
[07/15 16:58:49    199s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:58:49    199s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:58:49    199s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:58:49    199s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:58:49    199s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:49    199s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:49    199s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:58:49    199s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3528.7M)
[07/15 16:58:49    199s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for storing RC.
[07/15 16:58:49    199s] Extracted 10.0087% (CPU Time= 0:00:00.0  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 20.0101% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 40.013% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 50.0145% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 70.0101% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 90.013% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3572.7M)
[07/15 16:58:49    199s] Number of Extracted Resistors     : 22523
[07/15 16:58:49    199s] Number of Extracted Ground Cap.   : 23337
[07/15 16:58:49    199s] Number of Extracted Coupling Cap. : 38764
[07/15 16:58:49    199s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3548.723M)
[07/15 16:58:49    199s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 16:58:49    199s]  Corner: max_rc
[07/15 16:58:49    199s]  Corner: min_rc
[07/15 16:58:49    199s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3548.7M)
[07/15 16:58:49    199s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb_Filter.rcdb.d' for storing RC.
[07/15 16:58:49    199s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3556.723M)
[07/15 16:58:49    199s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3556.723M)
[07/15 16:58:49    199s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3556.723M)
[07/15 16:58:49    199s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 16:58:49    199s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 0 access done (mem: 3556.723M)
[07/15 16:58:49    199s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=3556.723M)
[07/15 16:58:49    199s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 3556.723M)
[07/15 16:58:49    199s] Starting delay calculation for Setup views
[07/15 16:58:49    199s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 16:58:49    199s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 16:58:49    199s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 16:58:49    199s] #################################################################################
[07/15 16:58:49    199s] # Design Stage: PostRoute
[07/15 16:58:49    199s] # Design Name: aska_dig
[07/15 16:58:49    199s] # Design Mode: 180nm
[07/15 16:58:49    199s] # Analysis Mode: MMMC OCV 
[07/15 16:58:49    199s] # Parasitics Mode: SPEF/RCDB 
[07/15 16:58:49    199s] # Signoff Settings: SI On 
[07/15 16:58:49    199s] #################################################################################
[07/15 16:58:49    199s] Topological Sorting (REAL = 0:00:00.0, MEM = 3519.0M, InitMEM = 3519.0M)
[07/15 16:58:49    200s] Setting infinite Tws ...
[07/15 16:58:49    200s] First Iteration Infinite Tw... 
[07/15 16:58:49    200s] Calculate early delays in OCV mode...
[07/15 16:58:49    200s] Calculate late delays in OCV mode...
[07/15 16:58:49    200s] Start delay calculation (fullDC) (4 T). (MEM=3518.99)
[07/15 16:58:49    200s] 
[07/15 16:58:49    200s] Trim Metal Layers:
[07/15 16:58:49    200s] LayerId::1 widthSet size::4
[07/15 16:58:49    200s] LayerId::2 widthSet size::4
[07/15 16:58:49    200s] LayerId::3 widthSet size::4
[07/15 16:58:49    200s] LayerId::4 widthSet size::4
[07/15 16:58:49    200s] LayerId::5 widthSet size::4
[07/15 16:58:49    200s] LayerId::6 widthSet size::2
[07/15 16:58:49    200s] eee: pegSigSF::1.070000
[07/15 16:58:49    200s] Initializing multi-corner capacitance tables ... 
[07/15 16:58:49    200s] Initializing multi-corner resistance tables ...
[07/15 16:58:49    200s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 16:58:49    200s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 16:58:49    200s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 16:58:49    200s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 16:58:49    200s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:49    200s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 16:58:49    200s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 16:58:49    200s] End AAE Lib Interpolated Model. (MEM=3530.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:49    200s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d' for reading (mem: 3530.598M)
[07/15 16:58:49    200s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3530.6M)
[07/15 16:58:49    200s] AAE_INFO: 4 threads acquired from CTE.
[07/15 16:58:50    200s] Total number of fetched objects 1432
[07/15 16:58:50    200s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 16:58:50    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:50    200s] End delay calculation. (MEM=3670.29 CPU=0:00:00.3 REAL=0:00:01.0)
[07/15 16:58:50    200s] End delay calculation (fullDC). (MEM=3670.29 CPU=0:00:00.3 REAL=0:00:01.0)
[07/15 16:58:50    200s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 3670.3M) ***
[07/15 16:58:50    200s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3704.3M)
[07/15 16:58:50    200s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 16:58:50    200s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3670.3M)
[07/15 16:58:50    200s] Starting SI iteration 2
[07/15 16:58:50    200s] Calculate early delays in OCV mode...
[07/15 16:58:50    200s] Calculate late delays in OCV mode...
[07/15 16:58:50    200s] Start delay calculation (fullDC) (4 T). (MEM=3532.41)
[07/15 16:58:50    200s] End AAE Lib Interpolated Model. (MEM=3532.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 16:58:50    200s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 60. 
[07/15 16:58:50    200s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 16:58:50    200s] Total number of fetched objects 1432
[07/15 16:58:50    200s] AAE_INFO-618: Total number of nets in the design is 1459,  13.4 percent of the nets selected for SI analysis
[07/15 16:58:50    200s] End delay calculation. (MEM=3701.08 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:58:50    200s] End delay calculation (fullDC). (MEM=3701.08 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 16:58:50    200s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3701.1M) ***
[07/15 16:58:50    200s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:21 mem=3733.1M)
[07/15 16:58:50    200s] Effort level <high> specified for reg2reg path_group
[07/15 16:58:50    200s] All LLGs are deleted
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3581.1M, EPOCH TIME: 1721077130.347036
[07/15 16:58:50    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3581.1M, EPOCH TIME: 1721077130.347125
[07/15 16:58:50    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3581.1M, EPOCH TIME: 1721077130.347467
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3581.1M, EPOCH TIME: 1721077130.347661
[07/15 16:58:50    200s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:50    200s] Core basic site is core_ji3v
[07/15 16:58:50    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3581.1M, EPOCH TIME: 1721077130.356327
[07/15 16:58:50    200s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:50    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:50    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.011, MEM:3579.1M, EPOCH TIME: 1721077130.367243
[07/15 16:58:50    200s] Fast DP-INIT is on for default
[07/15 16:58:50    200s] Atter site array init, number of instance map data is 0.
[07/15 16:58:50    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:3579.1M, EPOCH TIME: 1721077130.367772
[07/15 16:58:50    200s] 
[07/15 16:58:50    200s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:50    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:3579.1M, EPOCH TIME: 1721077130.368238
[07/15 16:58:50    200s] All LLGs are deleted
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3579.1M, EPOCH TIME: 1721077130.368701
[07/15 16:58:50    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3579.1M, EPOCH TIME: 1721077130.368762
[07/15 16:58:50    200s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  5.902  |  0.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 16:58:50    200s] All LLGs are deleted
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3751.4M, EPOCH TIME: 1721077130.448380
[07/15 16:58:50    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3751.4M, EPOCH TIME: 1721077130.448488
[07/15 16:58:50    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3751.4M, EPOCH TIME: 1721077130.448759
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3751.4M, EPOCH TIME: 1721077130.448947
[07/15 16:58:50    200s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:50    200s] Core basic site is core_ji3v
[07/15 16:58:50    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3751.4M, EPOCH TIME: 1721077130.457830
[07/15 16:58:50    200s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:50    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:50    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3751.4M, EPOCH TIME: 1721077130.458985
[07/15 16:58:50    200s] Fast DP-INIT is on for default
[07/15 16:58:50    200s] Atter site array init, number of instance map data is 0.
[07/15 16:58:50    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:3751.4M, EPOCH TIME: 1721077130.459448
[07/15 16:58:50    200s] 
[07/15 16:58:50    200s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:50    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:3751.4M, EPOCH TIME: 1721077130.459866
[07/15 16:58:50    200s] All LLGs are deleted
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3751.4M, EPOCH TIME: 1721077130.460277
[07/15 16:58:50    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3751.4M, EPOCH TIME: 1721077130.460337
[07/15 16:58:50    200s] Density: 65.370%
------------------------------------------------------------------

[07/15 16:58:50    200s] All LLGs are deleted
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3751.4M, EPOCH TIME: 1721077130.462002
[07/15 16:58:50    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3751.4M, EPOCH TIME: 1721077130.462070
[07/15 16:58:50    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3751.4M, EPOCH TIME: 1721077130.462328
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3751.4M, EPOCH TIME: 1721077130.462487
[07/15 16:58:50    200s] Max number of tech site patterns supported in site array is 256.
[07/15 16:58:50    200s] Core basic site is core_ji3v
[07/15 16:58:50    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3751.4M, EPOCH TIME: 1721077130.471016
[07/15 16:58:50    200s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 16:58:50    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/15 16:58:50    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:3751.4M, EPOCH TIME: 1721077130.471950
[07/15 16:58:50    200s] Fast DP-INIT is on for default
[07/15 16:58:50    200s] Atter site array init, number of instance map data is 0.
[07/15 16:58:50    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:3751.4M, EPOCH TIME: 1721077130.472396
[07/15 16:58:50    200s] 
[07/15 16:58:50    200s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 16:58:50    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:3751.4M, EPOCH TIME: 1721077130.472756
[07/15 16:58:50    200s] All LLGs are deleted
[07/15 16:58:50    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 16:58:50    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 16:58:50    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3751.4M, EPOCH TIME: 1721077130.473159
[07/15 16:58:50    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3751.4M, EPOCH TIME: 1721077130.473219
[07/15 16:58:50    200s] Reported timing to dir timingReports
[07/15 16:58:50    200s] Total CPU time: 1.49 sec
[07/15 16:58:50    200s] Total Real time: 1.0 sec
[07/15 16:58:50    200s] Total Memory Usage: 3583.445312 Mbytes
[07/15 16:58:50    200s] Reset AAE Options
[07/15 16:58:50    200s] Info: pop threads available for lower-level modules during optimization.
[07/15 16:58:50    200s] *** timeDesign #11 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.1), totSession cpu/real = 0:03:20.8/0:56:48.1 (0.1), mem = 3583.4M
[07/15 16:58:50    200s] 
[07/15 16:58:50    200s] =============================================================================================
[07/15 16:58:50    200s]  Final TAT Report : timeDesign #11                                              21.18-s099_1
[07/15 16:58:50    200s] =============================================================================================
[07/15 16:58:50    200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 16:58:50    200s] ---------------------------------------------------------------------------------------------
[07/15 16:58:50    200s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 16:58:50    200s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.2    1.4
[07/15 16:58:50    200s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 16:58:50    200s] [ ExtractRC              ]      1   0:00:00.6  (  44.1 % )     0:00:00.6 /  0:00:00.5    0.7
[07/15 16:58:50    200s] [ TimingUpdate           ]      2   0:00:00.3  (  20.0 % )     0:00:00.6 /  0:00:00.8    1.4
[07/15 16:58:50    200s] [ FullDelayCalc          ]      2   0:00:00.3  (  22.5 % )     0:00:00.3 /  0:00:00.5    1.5
[07/15 16:58:50    200s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/15 16:58:50    200s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.9
[07/15 16:58:50    200s] [ MISC                   ]          0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/15 16:58:50    200s] ---------------------------------------------------------------------------------------------
[07/15 16:58:50    200s]  timeDesign #11 TOTAL               0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.5    1.1
[07/15 16:58:50    200s] ---------------------------------------------------------------------------------------------
[07/15 16:58:50    200s] 
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -quiet -area
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 16:59:22    201s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 16:59:26    202s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 16:59:26    202s] <CMD> verify_drc
[07/15 16:59:26    202s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 16:59:26    202s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 16:59:26    202s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 16:59:26    202s]  *** Starting Verify DRC (MEM: 3588.2) ***
[07/15 16:59:26    202s] 
[07/15 16:59:26    202s]   VERIFY DRC ...... Starting Verification
[07/15 16:59:26    202s]   VERIFY DRC ...... Initializing
[07/15 16:59:26    202s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 16:59:26    202s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 16:59:26    202s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 16:59:26    202s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 16:59:26    202s]   VERIFY DRC ...... Using new threading
[07/15 16:59:26    202s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 1
[07/15 16:59:26    202s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 16:59:26    202s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 1
[07/15 16:59:26    202s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 16:59:26    202s] 
[07/15 16:59:26    202s]   Verification Complete : 0 Viols.
[07/15 16:59:26    202s] 
[07/15 16:59:26    202s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 273.1M) ***
[07/15 16:59:26    202s] 
[07/15 16:59:26    202s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -quiet -area
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 16:59:48    202s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 16:59:53    203s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 16:59:53    203s] <CMD> verify_drc
[07/15 16:59:53    203s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 16:59:53    203s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 16:59:53    203s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 16:59:53    203s]  *** Starting Verify DRC (MEM: 3869.3) ***
[07/15 16:59:53    203s] 
[07/15 16:59:53    203s]   VERIFY DRC ...... Starting Verification
[07/15 16:59:53    203s]   VERIFY DRC ...... Initializing
[07/15 16:59:53    203s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 16:59:53    203s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 16:59:53    203s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 16:59:53    203s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 16:59:53    203s]   VERIFY DRC ...... Using new threading
[07/15 16:59:53    203s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 1
[07/15 16:59:53    203s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 16:59:53    203s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 1
[07/15 16:59:53    203s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 16:59:53    203s] 
[07/15 16:59:53    203s]   Verification Complete : 0 Viols.
[07/15 16:59:53    203s] 
[07/15 16:59:53    203s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[07/15 16:59:53    203s] 
[07/15 16:59:53    203s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 17:00:11    203s] <CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
[07/15 17:00:11    203s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[07/15 17:00:11    203s] <CMD> routeDesign -viaOpt
[07/15 17:00:11    203s] #% Begin routeDesign (date=07/15 17:00:11, mem=2362.3M)
[07/15 17:00:11    203s] ### Time Record (routeDesign) is installed.
[07/15 17:00:11    203s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2362.27 (MB), peak = 2391.49 (MB)
[07/15 17:00:11    203s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/15 17:00:11    203s] #**INFO: setDesignMode -flowEffort standard
[07/15 17:00:11    203s] #**INFO: setDesignMode -powerEffort none
[07/15 17:00:11    203s] **INFO: User settings:
[07/15 17:00:11    203s] setNanoRouteMode -drouteAntennaFactor                           1
[07/15 17:00:11    203s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 17:00:11    203s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[07/15 17:00:11    203s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 17:00:11    203s] setNanoRouteMode -drouteStartIteration                          0
[07/15 17:00:11    203s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 17:00:11    203s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 17:00:11    203s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 17:00:11    203s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[07/15 17:00:11    203s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 17:00:11    203s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 17:00:11    203s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 17:00:11    203s] setNanoRouteMode -routeWithSiDriven                             false
[07/15 17:00:11    203s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[07/15 17:00:11    203s] setNanoRouteMode -routeWithTimingDriven                         false
[07/15 17:00:11    203s] setNanoRouteMode -timingEngine                                  {}
[07/15 17:00:11    203s] setDesignMode -process                                          180
[07/15 17:00:11    203s] setExtractRCMode -coupled                                       true
[07/15 17:00:11    203s] setExtractRCMode -coupling_c_th                                 3
[07/15 17:00:11    203s] setExtractRCMode -engine                                        postRoute
[07/15 17:00:11    203s] setExtractRCMode -noCleanRCDB                                   true
[07/15 17:00:11    203s] setExtractRCMode -nrNetInMemory                                 100000
[07/15 17:00:11    203s] setExtractRCMode -relative_c_th                                 0.03
[07/15 17:00:11    203s] setExtractRCMode -total_c_th                                    5
[07/15 17:00:11    203s] setDelayCalMode -enable_high_fanout                             true
[07/15 17:00:11    203s] setDelayCalMode -engine                                         aae
[07/15 17:00:11    203s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 17:00:11    203s] setDelayCalMode -SIAware                                        true
[07/15 17:00:11    203s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 17:00:11    203s] setSIMode -separate_delta_delay_on_data                         true
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s] #**INFO: multi-cut via swapping will be performed after routing.
[07/15 17:00:11    203s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/15 17:00:11    203s] OPERPROF: Starting checkPlace at level 1, MEM:3611.3M, EPOCH TIME: 1721077211.886071
[07/15 17:00:11    203s] Processing tracks to init pin-track alignment.
[07/15 17:00:11    203s] z: 2, totalTracks: 1
[07/15 17:00:11    203s] z: 4, totalTracks: 1
[07/15 17:00:11    203s] z: 6, totalTracks: 1
[07/15 17:00:11    203s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:00:11    203s] All LLGs are deleted
[07/15 17:00:11    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3611.3M, EPOCH TIME: 1721077211.888028
[07/15 17:00:11    203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3611.3M, EPOCH TIME: 1721077211.888119
[07/15 17:00:11    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3611.3M, EPOCH TIME: 1721077211.888191
[07/15 17:00:11    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3611.3M, EPOCH TIME: 1721077211.888430
[07/15 17:00:11    203s] Max number of tech site patterns supported in site array is 256.
[07/15 17:00:11    203s] Core basic site is core_ji3v
[07/15 17:00:11    203s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3611.3M, EPOCH TIME: 1721077211.888556
[07/15 17:00:11    203s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 17:00:11    203s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 17:00:11    203s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:3627.3M, EPOCH TIME: 1721077211.889748
[07/15 17:00:11    203s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 17:00:11    203s] SiteArray: use 176,128 bytes
[07/15 17:00:11    203s] SiteArray: current memory after site array memory allocation 3627.3M
[07/15 17:00:11    203s] SiteArray: FP blocked sites are writable
[07/15 17:00:11    203s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 17:00:11    203s] Atter site array init, number of instance map data is 0.
[07/15 17:00:11    203s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.002, MEM:3627.3M, EPOCH TIME: 1721077211.890426
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:00:11    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:3627.3M, EPOCH TIME: 1721077211.890616
[07/15 17:00:11    203s] Begin checking placement ... (start mem=3611.3M, init mem=3627.3M)
[07/15 17:00:11    203s] Begin checking exclusive groups violation ...
[07/15 17:00:11    203s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 17:00:11    203s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s] Running CheckPlace using 4 threads!...
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s] ...checkPlace MT is done!
[07/15 17:00:11    203s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 17:00:11    203s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 17:00:11    203s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3595.3M, EPOCH TIME: 1721077211.926764
[07/15 17:00:11    203s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:3595.3M, EPOCH TIME: 1721077211.927252
[07/15 17:00:11    203s] *info: Placed = 1398           (Fixed = 11)
[07/15 17:00:11    203s] *info: Unplaced = 0           
[07/15 17:00:11    203s] Placement Density:65.37%(53357/81624)
[07/15 17:00:11    203s] Placement Density (including fixed std cells):65.37%(53357/81624)
[07/15 17:00:11    203s] All LLGs are deleted
[07/15 17:00:11    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 17:00:11    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3595.3M, EPOCH TIME: 1721077211.927650
[07/15 17:00:11    203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3595.3M, EPOCH TIME: 1721077211.927732
[07/15 17:00:11    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:00:11    203s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3595.3M)
[07/15 17:00:11    203s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.042, MEM:3595.3M, EPOCH TIME: 1721077211.928158
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/15 17:00:11    203s] *** Changed status on (0) nets in Clock.
[07/15 17:00:11    203s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3595.3M) ***
[07/15 17:00:11    203s] % Begin detailRoute (date=07/15 17:00:11, mem=2361.0M)
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s] detailRoute
[07/15 17:00:11    203s] 
[07/15 17:00:11    203s] #Start detailRoute on Mon Jul 15 17:00:11 2024
[07/15 17:00:11    203s] #
[07/15 17:00:11    203s] ### Time Record (detailRoute) is installed.
[07/15 17:00:11    203s] ### Time Record (Pre Callback) is installed.
[07/15 17:00:11    203s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_CGnG1D.rcdb.d': 1432 access done (mem: 3595.285M)
[07/15 17:00:11    203s] ### Time Record (Pre Callback) is uninstalled.
[07/15 17:00:11    203s] ### Time Record (DB Import) is installed.
[07/15 17:00:11    203s] ### Net info: total nets: 1459
[07/15 17:00:11    203s] ### Net info: dirty nets: 0
[07/15 17:00:11    203s] ### Net info: marked as disconnected nets: 0
[07/15 17:00:11    204s] #num needed restored net=0
[07/15 17:00:11    204s] #need_extraction net=0 (total=1459)
[07/15 17:00:11    204s] ### Net info: fully routed nets: 1432
[07/15 17:00:11    204s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 17:00:11    204s] ### Net info: unrouted nets: 0
[07/15 17:00:11    204s] ### Net info: re-extraction nets: 0
[07/15 17:00:11    204s] ### Net info: ignored nets: 0
[07/15 17:00:11    204s] ### Net info: skip routing nets: 0
[07/15 17:00:11    204s] ### import design signature (94): route=1029165780 fixed_route=1767176552 flt_obj=0 vio=1022918737 swire=282492057 shield_wire=1 net_attr=661594659 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1041266297 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:00:11    204s] ### Time Record (DB Import) is uninstalled.
[07/15 17:00:11    204s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 17:00:11    204s] #RTESIG:78da95d2c94ec330100660ce3cc5c8eda1486df1d8711c5f59ae80ca72ad0c71da48a983
[07/15 17:00:11    204s] #       bc20f5edb1da5351c8e2eb7cf93de3cc6cfef1b801c2708dc5ca53a5b6084f1bc6a9a472
[07/15 17:00:11    204s] #       854a885b86db547abf23d7b3f9f3cb9b2ca0d28d37b0f86cdb6609e5d1ea43fd05a5a974
[07/15 17:00:11    204s] #       6c027813426d7737678d5c02aee9e9c0a26a5a1d9610bd717f1c4fe509b159ce21e5d536
[07/15 17:00:11    204s] #       989d719d89922a20a748020b1f5caa743ba4400ee98afa3e86212a80fcd42ec4d6b70fe7
[07/15 17:00:11    204s] #       c65e4d88df039f6519101d439b5830ce6a77ec742ab9294f4b915ffa8e4c445e4070716c
[07/15 17:00:11    204s] #       260a3e8dcb295cc81cd49875c09c5ef6d1690a3a3cbf5408d8bf29c9e440f6f56edfff1f
[07/15 17:00:11    204s] #       b15069557cd0b6d4ae4cd6d878f84f2210db5ad3a71832313424c32c1fb5c60c0b0659ff
[07/15 17:00:11    204s] #       a08cd1d4d6400ea36cf05513cac620310271d5d3d2d52f860b6dd3
[07/15 17:00:11    204s] #
[07/15 17:00:11    204s] ### Time Record (Data Preparation) is installed.
[07/15 17:00:11    204s] #Start routing data preparation on Mon Jul 15 17:00:11 2024
[07/15 17:00:11    204s] #
[07/15 17:00:11    204s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:00:11    204s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:00:11    204s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:00:11    204s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:00:11    204s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:00:11    204s] #Build and mark too close pins for the same net.
[07/15 17:00:12    204s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 17:00:12    204s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 17:00:12    204s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 17:00:12    204s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 17:00:12    204s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 17:00:12    204s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 17:00:12    204s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 17:00:12    204s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 17:00:12    204s] #pin_access_rlayer=2(MET2)
[07/15 17:00:12    204s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 17:00:12    204s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 17:00:12    204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2361.16 (MB), peak = 2391.49 (MB)
[07/15 17:00:12    204s] #Regenerating Ggrids automatically.
[07/15 17:00:12    204s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 17:00:12    204s] #Using automatically generated G-grids.
[07/15 17:00:13    205s] #Done routing data preparation.
[07/15 17:00:13    205s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2363.13 (MB), peak = 2391.49 (MB)
[07/15 17:00:13    205s] ### Time Record (Data Preparation) is uninstalled.
[07/15 17:00:13    205s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:00:13    205s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:00:13    205s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:00:13    205s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:00:13    205s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:00:13    205s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:00:13    205s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:00:13    205s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:00:13    205s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:00:13    205s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:00:13    205s] ### Time Record (Post Route Via Swapping) is installed.
[07/15 17:00:13    205s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 17:00:13    205s] #
[07/15 17:00:13    205s] #Start Post Route via swapping...
[07/15 17:00:13    206s] #   number of violations = 0
[07/15 17:00:13    206s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2382.23 (MB), peak = 2391.49 (MB)
[07/15 17:00:13    206s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 17:00:13    206s] #Total number of DRC violations = 0
[07/15 17:00:13    206s] #Total number of process antenna violations = 1
[07/15 17:00:13    206s] #Total number of net violated process antenna rule = 1
[07/15 17:00:13    206s] #Post Route via swapping is done.
[07/15 17:00:13    206s] ### Time Record (Post Route Via Swapping) is uninstalled.
[07/15 17:00:13    206s] #Total wire length = 58870 um.
[07/15 17:00:13    206s] #Total half perimeter of net bounding box = 50531 um.
[07/15 17:00:13    206s] #Total wire length on LAYER MET1 = 3987 um.
[07/15 17:00:13    206s] #Total wire length on LAYER MET2 = 25479 um.
[07/15 17:00:13    206s] #Total wire length on LAYER MET3 = 26255 um.
[07/15 17:00:13    206s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:00:13    206s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:00:13    206s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:00:13    206s] #Total number of vias = 8103
[07/15 17:00:13    206s] #Total number of multi-cut vias = 7439 ( 91.8%)
[07/15 17:00:13    206s] #Total number of single cut vias = 664 (  8.2%)
[07/15 17:00:13    206s] #Up-Via Summary (total 8103):
[07/15 17:00:13    206s] #                   single-cut          multi-cut      Total
[07/15 17:00:13    206s] #-----------------------------------------------------------
[07/15 17:00:13    206s] # MET1             647 ( 13.1%)      4293 ( 86.9%)       4940
[07/15 17:00:13    206s] # MET2              11 (  0.4%)      2902 ( 99.6%)       2913
[07/15 17:00:13    206s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:00:13    206s] #-----------------------------------------------------------
[07/15 17:00:13    206s] #                  664 (  8.2%)      7439 ( 91.8%)       8103 
[07/15 17:00:13    206s] #
[07/15 17:00:13    206s] ### Time Record (DB Export) is installed.
[07/15 17:00:13    206s] ### export design design signature (101): route=2050808987 fixed_route=1767176552 flt_obj=0 vio=968552369 swire=282492057 shield_wire=1 net_attr=1614987782 dirty_area=0 del_dirty_area=0 cell=617033167 placement=1041266297 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:00:13    206s] ### Time Record (DB Export) is uninstalled.
[07/15 17:00:13    206s] ### Time Record (Post Callback) is installed.
[07/15 17:00:13    206s] ### Time Record (Post Callback) is uninstalled.
[07/15 17:00:13    206s] #
[07/15 17:00:13    206s] #detailRoute statistics:
[07/15 17:00:13    206s] #Cpu time = 00:00:02
[07/15 17:00:13    206s] #Elapsed time = 00:00:02
[07/15 17:00:13    206s] #Increased memory = -91.23 (MB)
[07/15 17:00:13    206s] #Total memory = 2269.77 (MB)
[07/15 17:00:13    206s] #Peak memory = 2391.49 (MB)
[07/15 17:00:13    206s] #Number of warnings = 0
[07/15 17:00:13    206s] #Total number of warnings = 5
[07/15 17:00:13    206s] #Number of fails = 0
[07/15 17:00:13    206s] #Total number of fails = 0
[07/15 17:00:13    206s] #Complete detailRoute on Mon Jul 15 17:00:13 2024
[07/15 17:00:13    206s] #
[07/15 17:00:13    206s] ### import design signature (102): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:00:13    206s] ### Time Record (detailRoute) is uninstalled.
[07/15 17:00:13    206s] % End detailRoute (date=07/15 17:00:13, total cpu=0:00:02.4, real=0:00:02.0, peak res=2361.0M, current mem=2267.4M)
[07/15 17:00:13    206s] #Default setup view is reset to slow_functional_mode.
[07/15 17:00:13    206s] AAE_INFO: Post Route call back at the end of routeDesign
[07/15 17:00:13    206s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2261.21 (MB), peak = 2391.49 (MB)
[07/15 17:00:13    206s] 
[07/15 17:00:13    206s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:00:13    206s] Severity  ID               Count  Summary                                  
[07/15 17:00:13    206s] WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
[07/15 17:00:13    206s] *** Message Summary: 1 warning(s), 0 error(s)
[07/15 17:00:13    206s] 
[07/15 17:00:13    206s] ### Time Record (routeDesign) is uninstalled.
[07/15 17:00:13    206s] ### 
[07/15 17:00:13    206s] ###   Scalability Statistics
[07/15 17:00:13    206s] ### 
[07/15 17:00:13    206s] ### --------------------------------+----------------+----------------+----------------+
[07/15 17:00:13    206s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/15 17:00:13    206s] ### --------------------------------+----------------+----------------+----------------+
[07/15 17:00:13    206s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 17:00:13    206s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 17:00:13    206s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 17:00:13    206s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 17:00:13    206s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 17:00:13    206s] ###   Post Route Via Swapping       |        00:00:01|        00:00:00|             1.0|
[07/15 17:00:13    206s] ###   Entire Command                |        00:00:02|        00:00:02|             1.2|
[07/15 17:00:13    206s] ### --------------------------------+----------------+----------------+----------------+
[07/15 17:00:13    206s] ### 
[07/15 17:00:13    206s] #% End routeDesign (date=07/15 17:00:13, total cpu=0:00:02.5, real=0:00:02.0, peak res=2362.3M, current mem=2261.2M)
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -quiet -area
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 17:00:41    207s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 17:00:45    207s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 17:00:45    207s] <CMD> verify_drc
[07/15 17:00:45    207s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 17:00:45    207s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 17:00:45    207s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 17:00:45    207s]  *** Starting Verify DRC (MEM: 3518.2) ***
[07/15 17:00:45    207s] 
[07/15 17:00:45    207s]   VERIFY DRC ...... Starting Verification
[07/15 17:00:45    207s]   VERIFY DRC ...... Initializing
[07/15 17:00:45    207s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 17:00:45    207s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 17:00:45    207s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 17:00:45    207s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 17:00:45    207s]   VERIFY DRC ...... Using new threading
[07/15 17:00:45    207s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 1
[07/15 17:00:45    207s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 17:00:45    207s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 1
[07/15 17:00:45    207s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 17:00:45    207s] 
[07/15 17:00:45    207s]   Verification Complete : 0 Viols.
[07/15 17:00:45    207s] 
[07/15 17:00:45    207s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 272.1M) ***
[07/15 17:00:45    207s] 
[07/15 17:00:45    207s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 17:01:18    208s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[07/15 17:01:18    208s] VERIFY_CONNECTIVITY use new engine.
[07/15 17:01:18    208s] 
[07/15 17:01:18    208s] ******** Start: VERIFY CONNECTIVITY ********
[07/15 17:01:18    208s] Start Time: Mon Jul 15 17:01:18 2024
[07/15 17:01:18    208s] 
[07/15 17:01:18    208s] Design Name: aska_dig
[07/15 17:01:18    208s] Database Units: 1000
[07/15 17:01:18    208s] Design Boundary: (0.0000, 0.0000) (445.2000, 241.9200)
[07/15 17:01:18    208s] Error Limit = 1000; Warning Limit = 50
[07/15 17:01:18    208s] Check all nets
[07/15 17:01:18    208s] Use 4 pthreads
[07/15 17:01:18    208s] 
[07/15 17:01:18    208s] Begin Summary 
[07/15 17:01:18    208s]   Found no problems or warnings.
[07/15 17:01:18    208s] End Summary
[07/15 17:01:18    208s] 
[07/15 17:01:18    208s] End Time: Mon Jul 15 17:01:18 2024
[07/15 17:01:18    208s] Time Elapsed: 0:00:00.0
[07/15 17:01:18    208s] 
[07/15 17:01:18    208s] ******** End: VERIFY CONNECTIVITY ********
[07/15 17:01:18    208s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/15 17:01:18    208s]   (CPU Time: 0:00:00.0  MEM: 16.008M)
[07/15 17:01:18    208s] 
[07/15 17:01:32    208s] <CMD> zoomBox -5.97300 -44.17200 410.29000 275.17800
[07/15 17:01:33    209s] <CMD> zoomBox 7.87100 -24.85900 361.69500 246.58900
[07/15 17:01:35    209s] <CMD> zoomBox 29.64100 5.51100 285.27900 201.63200
[07/15 17:01:37    209s] <CMD> zoomBox 37.84600 17.28700 255.13800 183.99000
[07/15 17:01:39    209s] <CMD> zoomBox 44.81900 27.26000 229.51800 168.95800
[07/15 17:01:40    209s] <CMD> zoomBox 55.78500 42.94200 189.23100 145.32000
[07/15 17:01:42    209s] <CMD> zoomBox 63.70800 54.27300 160.12300 128.24100
[07/15 17:01:44    209s] <CMD> zoomBox 69.43200 62.45900 139.09200 115.90100
[07/15 17:01:46    209s] <CMD> zoomBox 76.22300 73.43600 112.58700 101.33400
[07/15 17:01:48    209s] <CMD> zoomBox 79.08500 78.02500 101.41700 95.15800
[07/15 17:01:50    209s] <CMD> zoomBox 80.91800 80.89300 94.63400 91.41600
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -quiet -area
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 17:02:00    209s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 17:02:02    209s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 17:02:02    209s] <CMD> verify_drc
[07/15 17:02:02    209s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 17:02:02    209s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 17:02:02    209s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 17:02:02    209s]  *** Starting Verify DRC (MEM: 3814.3) ***
[07/15 17:02:02    209s] 
[07/15 17:02:02    209s]   VERIFY DRC ...... Starting Verification
[07/15 17:02:02    209s]   VERIFY DRC ...... Initializing
[07/15 17:02:02    209s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 17:02:02    209s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 17:02:02    209s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 17:02:02    209s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 17:02:02    209s]   VERIFY DRC ...... Using new threading
[07/15 17:02:02    209s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 0
[07/15 17:02:02    209s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 17:02:03    209s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 0
[07/15 17:02:03    209s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 17:02:03    209s] 
[07/15 17:02:03    209s]   Verification Complete : 0 Viols.
[07/15 17:02:03    209s] 
[07/15 17:02:03    209s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[07/15 17:02:03    209s] 
[07/15 17:02:03    209s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 17:02:07    209s] <CMD> zoomBox 80.33200 80.41500 96.46900 92.79500
[07/15 17:02:08    209s] <CMD> zoomBox 77.93700 79.06500 104.21400 99.22400
[07/15 17:02:09    209s] <CMD> zoomBox 76.84200 78.42700 107.75600 102.14400
[07/15 17:02:35    210s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed_cts_routed
[07/15 17:02:35    210s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 17:02:35    210s] #% Begin save design ... (date=07/15 17:02:35, mem=2260.9M)
[07/15 17:02:35    210s] ----- oaOut ---------------------------
[07/15 17:02:35    210s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed_cts_routed
[07/15 17:02:35    210s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 17:02:35    210s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 17:02:35    210s] Signal Routes: Created 7544 routes.
[07/15 17:02:35    210s] Created 1398 insts; 2796 instTerms; 1459 nets; 0 routes.
[07/15 17:02:35    210s] Created 1 markers.
[07/15 17:02:35    210s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:02:35    210s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:02:35    210s] TIMER: oaOut total process: 0h 0m  0.12s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:02:35    210s] % Begin Save ccopt configuration ... (date=07/15 17:02:35, mem=2261.0M)
[07/15 17:02:35    210s] % End Save ccopt configuration ... (date=07/15 17:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2261.5M, current mem=2261.5M)
[07/15 17:02:35    210s] % Begin Save AAE data ... (date=07/15 17:02:35, mem=2261.5M)
[07/15 17:02:35    210s] Saving AAE Data ...
[07/15 17:02:35    210s] AAE DB initialization (MEM=3568.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 17:02:35    210s] % End Save AAE data ... (date=07/15 17:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2262.4M, current mem=2262.4M)
[07/15 17:02:35    210s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 17:02:35    210s] Type 'man IMPCTE-104' for more detail.
[07/15 17:02:35    210s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/gui.pref.tcl ...
[07/15 17:02:35    210s] Saving mode setting ...
[07/15 17:02:35    210s] Saving global file ...
[07/15 17:02:35    210s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/aska_dig.apa ...
[07/15 17:02:35    210s] #
[07/15 17:02:35    210s] Saving thumbnail file...
[07/15 17:02:36    210s] % Begin Save power constraints data ... (date=07/15 17:02:36, mem=2266.4M)
[07/15 17:02:36    210s] % End Save power constraints data ... (date=07/15 17:02:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.4M, current mem=2266.4M)
[07/15 17:02:36    211s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 17:02:36    211s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/aska_dig.prop
[07/15 17:02:36    211s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3558.5M) ***
[07/15 17:02:36    211s] #% End save design ... (date=07/15 17:02:36, total cpu=0:00:00.6, real=0:00:01.0, peak res=2266.4M, current mem=2265.7M)
[07/15 17:02:36    211s] 
[07/15 17:02:36    211s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:02:36    211s] Severity  ID               Count  Summary                                  
[07/15 17:02:36    211s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 17:02:36    211s] *** Message Summary: 1 warning(s), 0 error(s)
[07/15 17:02:36    211s] 
[07/15 17:02:58    211s] <CMD> fit
[07/15 17:03:33    212s] <CMD> getFillerMode -quiet
[07/15 17:03:33    212s] <CMD> setFillerMode -add_fillers_with_drc false
[07/15 17:03:33    212s] <CMD> addFiller -prefix FILLCAP -cell DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V
[07/15 17:03:33    212s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[07/15 17:03:33    212s] Type 'man IMPSP-5217' for more detail.
[07/15 17:03:33    212s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3564.2M, EPOCH TIME: 1721077413.885695
[07/15 17:03:33    212s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3564.2M, EPOCH TIME: 1721077413.885907
[07/15 17:03:33    212s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3564.2M, EPOCH TIME: 1721077413.885994
[07/15 17:03:33    212s] Processing tracks to init pin-track alignment.
[07/15 17:03:33    212s] z: 2, totalTracks: 1
[07/15 17:03:33    212s] z: 4, totalTracks: 1
[07/15 17:03:33    212s] z: 6, totalTracks: 1
[07/15 17:03:33    212s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:03:33    212s] All LLGs are deleted
[07/15 17:03:33    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3564.2M, EPOCH TIME: 1721077413.887936
[07/15 17:03:33    212s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3564.2M, EPOCH TIME: 1721077413.888021
[07/15 17:03:33    212s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3564.2M, EPOCH TIME: 1721077413.888109
[07/15 17:03:33    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3564.2M, EPOCH TIME: 1721077413.888421
[07/15 17:03:33    212s] Max number of tech site patterns supported in site array is 256.
[07/15 17:03:33    212s] Core basic site is core_ji3v
[07/15 17:03:33    212s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3564.2M, EPOCH TIME: 1721077413.897326
[07/15 17:03:33    212s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 17:03:33    212s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 17:03:33    212s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:3564.2M, EPOCH TIME: 1721077413.900681
[07/15 17:03:33    212s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 17:03:33    212s] SiteArray: use 176,128 bytes
[07/15 17:03:33    212s] SiteArray: current memory after site array memory allocation 3564.2M
[07/15 17:03:33    212s] SiteArray: FP blocked sites are writable
[07/15 17:03:33    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 17:03:33    212s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3564.2M, EPOCH TIME: 1721077413.901223
[07/15 17:03:33    212s] Process 22316 wires and vias for routing blockage analysis
[07/15 17:03:33    212s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.005, MEM:3564.2M, EPOCH TIME: 1721077413.905747
[07/15 17:03:33    212s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 17:03:33    212s] Atter site array init, number of instance map data is 0.
[07/15 17:03:33    212s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.018, MEM:3564.2M, EPOCH TIME: 1721077413.906007
[07/15 17:03:33    212s] 
[07/15 17:03:33    212s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:03:33    212s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.018, MEM:3564.2M, EPOCH TIME: 1721077413.906476
[07/15 17:03:33    212s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3564.2M, EPOCH TIME: 1721077413.906527
[07/15 17:03:33    212s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:3564.2M, EPOCH TIME: 1721077413.908098
[07/15 17:03:33    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3564.2MB).
[07/15 17:03:33    212s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.022, MEM:3564.2M, EPOCH TIME: 1721077413.908289
[07/15 17:03:33    212s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.030, REAL:0.022, MEM:3564.2M, EPOCH TIME: 1721077413.908337
[07/15 17:03:33    212s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3564.2M, EPOCH TIME: 1721077413.908380
[07/15 17:03:33    212s]   Signal wire search tree: 22449 elements. (cpu=0:00:00.0, mem=0.0M)
[07/15 17:03:33    212s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:3564.2M, EPOCH TIME: 1721077413.912025
[07/15 17:03:33    212s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3564.2M, EPOCH TIME: 1721077413.913705
[07/15 17:03:33    212s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3564.2M, EPOCH TIME: 1721077413.913763
[07/15 17:03:33    212s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3564.2M, EPOCH TIME: 1721077413.913903
[07/15 17:03:33    212s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3564.2M, EPOCH TIME: 1721077413.913966
[07/15 17:03:33    212s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/15 17:03:33    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 17:03:33    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 17:03:33    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 17:03:33    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 17:03:33    212s] AddFiller main function time CPU:0.051, REAL:0.071
[07/15 17:03:33    212s] Filler instance commit time CPU:0.004, REAL:0.004
[07/15 17:03:33    212s] *INFO: Adding fillers to top-module.
[07/15 17:03:33    212s] *INFO:   Added 121 filler insts (cell DECAP25JI3V / prefix FILLCAP).
[07/15 17:03:33    212s] *INFO:   Added 68 filler insts (cell DECAP15JI3V / prefix FILLCAP).
[07/15 17:03:33    212s] *INFO:   Added 63 filler insts (cell DECAP10JI3V / prefix FILLCAP).
[07/15 17:03:33    212s] *INFO:   Added 314 filler insts (cell DECAP7JI3V / prefix FILLCAP).
[07/15 17:03:33    212s] *INFO:   Added 137 filler insts (cell DECAP5JI3V / prefix FILLCAP).
[07/15 17:03:33    212s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.080, REAL:0.071, MEM:3532.2M, EPOCH TIME: 1721077413.985361
[07/15 17:03:33    212s] *INFO: Total 703 filler insts added - prefix FILLCAP (CPU: 0:00:00.1).
[07/15 17:03:33    212s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.080, REAL:0.072, MEM:3532.2M, EPOCH TIME: 1721077413.985464
[07/15 17:03:33    212s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3532.2M, EPOCH TIME: 1721077413.985511
[07/15 17:03:33    212s] For 703 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:3532.2M, EPOCH TIME: 1721077413.986020
[07/15 17:03:33    212s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.080, REAL:0.072, MEM:3532.2M, EPOCH TIME: 1721077413.986066
[07/15 17:03:33    212s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.090, REAL:0.072, MEM:3532.2M, EPOCH TIME: 1721077413.986106
[07/15 17:03:33    212s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3532.2M, EPOCH TIME: 1721077413.986186
[07/15 17:03:33    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2101).
[07/15 17:03:33    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] All LLGs are deleted
[07/15 17:03:33    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3556.2M, EPOCH TIME: 1721077413.988489
[07/15 17:03:33    212s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3556.1M, EPOCH TIME: 1721077413.988654
[07/15 17:03:33    212s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.003, MEM:3548.1M, EPOCH TIME: 1721077413.989439
[07/15 17:03:33    212s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.130, REAL:0.104, MEM:3548.1M, EPOCH TIME: 1721077413.989496
[07/15 17:03:33    212s] <CMD> addFiller -prefix FILL -cell FEED25JI3V FEED15JI3V FEED10JI3V FEED7JI3V FEED5JI3V FEED3JI3V FEED2JI3V FEED1JI3V
[07/15 17:03:33    212s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[07/15 17:03:33    212s] Type 'man IMPSP-5217' for more detail.
[07/15 17:03:33    212s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3548.1M, EPOCH TIME: 1721077413.994358
[07/15 17:03:33    212s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3548.1M, EPOCH TIME: 1721077413.994495
[07/15 17:03:33    212s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3548.1M, EPOCH TIME: 1721077413.994604
[07/15 17:03:33    212s] Processing tracks to init pin-track alignment.
[07/15 17:03:33    212s] z: 2, totalTracks: 1
[07/15 17:03:33    212s] z: 4, totalTracks: 1
[07/15 17:03:33    212s] z: 6, totalTracks: 1
[07/15 17:03:33    212s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:03:33    212s] All LLGs are deleted
[07/15 17:03:33    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3548.1M, EPOCH TIME: 1721077413.995925
[07/15 17:03:33    212s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3548.1M, EPOCH TIME: 1721077413.995999
[07/15 17:03:33    212s] # Building aska_dig llgBox search-tree.
[07/15 17:03:33    212s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3548.1M, EPOCH TIME: 1721077413.996111
[07/15 17:03:33    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:33    212s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3548.1M, EPOCH TIME: 1721077413.996350
[07/15 17:03:33    212s] Max number of tech site patterns supported in site array is 256.
[07/15 17:03:33    212s] Core basic site is core_ji3v
[07/15 17:03:34    212s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3548.1M, EPOCH TIME: 1721077414.005295
[07/15 17:03:34    212s] After signature check, allow fast init is true, keep pre-filter is true.
[07/15 17:03:34    212s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 17:03:34    212s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:3556.1M, EPOCH TIME: 1721077414.008210
[07/15 17:03:34    212s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 17:03:34    212s] SiteArray: use 176,128 bytes
[07/15 17:03:34    212s] SiteArray: current memory after site array memory allocation 3556.2M
[07/15 17:03:34    212s] SiteArray: FP blocked sites are writable
[07/15 17:03:34    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 17:03:34    212s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3556.2M, EPOCH TIME: 1721077414.008741
[07/15 17:03:34    212s] Process 22316 wires and vias for routing blockage analysis
[07/15 17:03:34    212s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.005, MEM:3556.2M, EPOCH TIME: 1721077414.013812
[07/15 17:03:34    212s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 17:03:34    212s] Atter site array init, number of instance map data is 0.
[07/15 17:03:34    212s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.018, MEM:3556.2M, EPOCH TIME: 1721077414.014082
[07/15 17:03:34    212s] 
[07/15 17:03:34    212s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:03:34    212s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:3556.2M, EPOCH TIME: 1721077414.014557
[07/15 17:03:34    212s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3556.2M, EPOCH TIME: 1721077414.014618
[07/15 17:03:34    212s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:3556.2M, EPOCH TIME: 1721077414.016109
[07/15 17:03:34    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3556.2MB).
[07/15 17:03:34    212s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.022, MEM:3556.2M, EPOCH TIME: 1721077414.016333
[07/15 17:03:34    212s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.020, REAL:0.022, MEM:3556.2M, EPOCH TIME: 1721077414.016377
[07/15 17:03:34    212s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3556.2M, EPOCH TIME: 1721077414.016419
[07/15 17:03:34    212s]   Signal wire search tree: 22449 elements. (cpu=0:00:00.0, mem=0.0M)
[07/15 17:03:34    212s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.004, MEM:3556.2M, EPOCH TIME: 1721077414.020010
[07/15 17:03:34    212s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3556.2M, EPOCH TIME: 1721077414.021992
[07/15 17:03:34    212s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3556.2M, EPOCH TIME: 1721077414.022049
[07/15 17:03:34    212s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3556.2M, EPOCH TIME: 1721077414.022194
[07/15 17:03:34    212s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3556.2M, EPOCH TIME: 1721077414.022249
[07/15 17:03:34    212s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/15 17:03:34    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 17:03:34    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 17:03:34    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fd002ac24b0.
[07/15 17:03:34    212s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 2 out of 3 thread pools are available.
[07/15 17:03:34    212s] AddFiller main function time CPU:0.030, REAL:0.036
[07/15 17:03:34    212s] Filler instance commit time CPU:0.006, REAL:0.006
[07/15 17:03:34    212s] *INFO: Adding fillers to top-module.
[07/15 17:03:34    212s] *INFO:   Added 6 filler insts (cell FEED25JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 18 filler insts (cell FEED15JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 25 filler insts (cell FEED10JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 66 filler insts (cell FEED7JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 135 filler insts (cell FEED5JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 336 filler insts (cell FEED3JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 258 filler insts (cell FEED2JI3V / prefix FILL).
[07/15 17:03:34    212s] *INFO:   Added 378 filler insts (cell FEED1JI3V / prefix FILL).
[07/15 17:03:34    212s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.030, REAL:0.036, MEM:3524.2M, EPOCH TIME: 1721077414.058526
[07/15 17:03:34    212s] *INFO: Total 1222 filler insts added - prefix FILL (CPU: 0:00:00.1).
[07/15 17:03:34    212s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.030, REAL:0.036, MEM:3524.2M, EPOCH TIME: 1721077414.058631
[07/15 17:03:34    212s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3524.2M, EPOCH TIME: 1721077414.058676
[07/15 17:03:34    212s] For 1222 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:3524.2M, EPOCH TIME: 1721077414.059525
[07/15 17:03:34    212s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.040, REAL:0.038, MEM:3524.2M, EPOCH TIME: 1721077414.059573
[07/15 17:03:34    212s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.040, REAL:0.038, MEM:3524.2M, EPOCH TIME: 1721077414.059612
[07/15 17:03:34    212s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3524.2M, EPOCH TIME: 1721077414.059691
[07/15 17:03:34    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3323).
[07/15 17:03:34    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:34    212s] All LLGs are deleted
[07/15 17:03:34    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:34    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:03:34    212s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3548.2M, EPOCH TIME: 1721077414.061930
[07/15 17:03:34    212s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3548.1M, EPOCH TIME: 1721077414.062086
[07/15 17:03:34    212s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.003, MEM:3548.1M, EPOCH TIME: 1721077414.062541
[07/15 17:03:34    212s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.080, REAL:0.068, MEM:3548.1M, EPOCH TIME: 1721077414.062601
[07/15 17:03:55    213s] ### Net info: total nets: 1459
[07/15 17:03:55    213s] ### Net info: dirty nets: 0
[07/15 17:03:55    213s] ### Net info: marked as disconnected nets: 0
[07/15 17:03:55    213s] #num needed restored net=0
[07/15 17:03:55    213s] #need_extraction net=0 (total=1459)
[07/15 17:03:55    213s] ### Net info: fully routed nets: 1432
[07/15 17:03:55    213s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 17:03:55    213s] ### Net info: unrouted nets: 0
[07/15 17:03:55    213s] ### Net info: re-extraction nets: 0
[07/15 17:03:55    213s] ### Net info: ignored nets: 0
[07/15 17:03:55    213s] ### Net info: skip routing nets: 0
[07/15 17:03:55    213s] ### import design signature (103): route=1128972996 fixed_route=1128972996 flt_obj=0 vio=1022918737 swire=282492057 shield_wire=1 net_attr=715250459 dirty_area=0 del_dirty_area=0 cell=1481404682 placement=1173616941 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:03:55    213s] #CELL_VIEW aska_dig,init
[07/15 17:03:55    213s] #Number of pins = 80
[07/15 17:03:55    213s] #Number of insts = 3323
[07/15 17:03:55    213s] #Number of special nets = 2
[07/15 17:03:55    213s] #Number of nets = 1459
[07/15 17:03:55    213s] #Number of process antenna violations = 1
[07/15 17:03:55    213s] #Begin net statistic report:
[07/15 17:03:55    213s] #    number of nets with preferred extra spacing = 0
[07/15 17:03:55    213s] #    number of nets with default rule = 1459
[07/15 17:03:55    213s] #    number of nets with pin count 0 = 27
[07/15 17:03:55    213s] #    number of nets with pin count 2 = 772
[07/15 17:03:55    213s] #    number of nets with pin count 3 = 453
[07/15 17:03:55    213s] #    number of nets with pin count 4 = 67
[07/15 17:03:55    213s] #    number of nets with pin count 5 = 45
[07/15 17:03:55    213s] #    number of nets with pin count 6 = 19
[07/15 17:03:55    213s] #    number of nets with pin count 7 = 36
[07/15 17:03:55    213s] #    number of nets with pin count 8 = 6
[07/15 17:03:55    213s] #    number of nets with pin count 9 = 1
[07/15 17:03:55    213s] #    number of nets with pin count 10 = 1
[07/15 17:03:55    213s] #    number of nets with pin count 11 = 1
[07/15 17:03:55    213s] #    number of nets with pin count 14 = 1
[07/15 17:03:55    213s] #    number of nets with pin count 16 = 5
[07/15 17:03:55    213s] #    number of nets with pin count 17 = 1
[07/15 17:03:55    213s] #    number of nets with pin count 18 = 1
[07/15 17:03:55    213s] #    number of nets with pin count [20 to 29) = 2
[07/15 17:03:55    213s] #    number of nets with pin count [30 to 39) = 4
[07/15 17:03:55    213s] #    number of nets with pin count [40 to 49) = 5
[07/15 17:03:55    213s] #    number of nets with pin count [50 to 59) = 4
[07/15 17:03:55    213s] #    number of nets with pin count [60 to 69) = 1
[07/15 17:03:55    213s] #    number of nets with pin count [70 to 79) = 4
[07/15 17:03:55    213s] #    number of nets with pin count [80 to 89) = 3
[07/15 17:03:55    213s] #    average number of pin counts = 3.58
[07/15 17:03:55    213s] #    maximum number of pin counts = 87
[07/15 17:03:55    213s] #End net statistic report
[07/15 17:03:55    213s] #
[07/15 17:03:55    213s] #Begin instance pin statistic report:
[07/15 17:03:55    213s] #    number of pins on layer MET1 = 5142
[07/15 17:03:55    213s] #    number of pins with multiple layers = 0
[07/15 17:03:55    213s] #End instance pin statistic report
[07/15 17:03:55    213s] #
[07/15 17:03:55    213s] #Total wire length = 58870 um.
[07/15 17:03:55    213s] #Total half perimeter of net bounding box = 50531 um.
[07/15 17:03:55    213s] #Total wire length on LAYER MET1 = 3987 um.
[07/15 17:03:55    213s] #Total wire length on LAYER MET2 = 25479 um.
[07/15 17:03:55    213s] #Total wire length on LAYER MET3 = 26255 um.
[07/15 17:03:55    213s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:03:55    213s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:03:55    213s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:03:55    213s] #Total number of vias = 8103
[07/15 17:03:55    213s] #Total number of multi-cut vias = 7439 ( 91.8%)
[07/15 17:03:55    213s] #Total number of single cut vias = 664 (  8.2%)
[07/15 17:03:55    213s] #Up-Via Summary (total 8103):
[07/15 17:03:55    213s] #                   single-cut          multi-cut      Total
[07/15 17:03:55    213s] #-----------------------------------------------------------
[07/15 17:03:55    213s] # MET1             647 ( 13.1%)      4293 ( 86.9%)       4940
[07/15 17:03:55    213s] # MET2              11 (  0.4%)      2902 ( 99.6%)       2913
[07/15 17:03:55    213s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:03:55    213s] #-----------------------------------------------------------
[07/15 17:03:55    213s] #                  664 (  8.2%)      7439 ( 91.8%)       8103 
[07/15 17:03:55    213s] #
[07/15 17:03:55    213s] #
[07/15 17:03:55    213s] #Vias used for rule 'DEFAULT'
[07/15 17:03:55    213s] # VIA1_CH1_so                1067
[07/15 17:03:55    213s] # VIA1_CH2_so                 761
[07/15 17:03:55    213s] # VIA1_CV1_so                 687
[07/15 17:03:55    213s] # VIA1_CV2_so                 629
[07/15 17:03:55    213s] # VIA1_o                      500	(single)
[07/15 17:03:55    213s] # VIA1_CV1_hd                 262
[07/15 17:03:55    213s] # VIA1_CV2_hd                 221
[07/15 17:03:55    213s] # VIA1_CH1_so_hd2             130
[07/15 17:03:55    213s] # VIA1_CH2_so_hd2             122
[07/15 17:03:55    213s] # VIA1_CH1_so2                118
[07/15 17:03:55    213s] # VIA1_Y_so                   106	(single)
[07/15 17:03:55    213s] # VIA1_CH2_so2                 99
[07/15 17:03:55    213s] # VIA1_CH1_eo                  58
[07/15 17:03:55    213s] # VIA1_X_so                    41	(single)
[07/15 17:03:55    213s] # VIA1_CH2_eo                  39
[07/15 17:03:55    213s] # VIA1_CV1e_beo                36
[07/15 17:03:55    213s] # VIA1_CV1w_beo                21
[07/15 17:03:55    213s] # VIA1_CV2w_beo                21
[07/15 17:03:55    213s] # VIA1_CV2e_beo                18
[07/15 17:03:55    213s] # VIA1_CH1s_beo                 2
[07/15 17:03:55    213s] # VIA1_CH2s_beo                 1
[07/15 17:03:55    213s] # VIA1_CH1n_beo                 1
[07/15 17:03:55    213s] # VIA2_CH1_so                1359
[07/15 17:03:55    213s] # VIA2_CH2_so                1033
[07/15 17:03:55    213s] # VIA2_CV1_so                 274
[07/15 17:03:55    213s] # VIA2_CV2_so                 209
[07/15 17:03:55    213s] # VIA2_CH1n_beo                10
[07/15 17:03:55    213s] # VIA2_o                        9	(single)
[07/15 17:03:55    213s] # VIA2_CH1s_beo                 5
[07/15 17:03:55    213s] # VIA2_CH2n_beo                 4
[07/15 17:03:55    213s] # VIA2_CV1e_beo                 2
[07/15 17:03:55    213s] # VIA2_CH1_hd                   2
[07/15 17:03:55    213s] # VIA2_so                       2	(single)
[07/15 17:03:55    213s] # VIA2_CH2s_beo                 2
[07/15 17:03:55    213s] # VIA2_CV1w_beo                 1
[07/15 17:03:55    213s] # VIA2_CV2_hd                   1
[07/15 17:03:55    213s] # VIA3_CH1_so                 116
[07/15 17:03:55    213s] # VIA3_CH2_so                  68
[07/15 17:03:55    213s] # VIA3_CV1_so                  30
[07/15 17:03:55    213s] # VIA3_CV2_so                  29
[07/15 17:03:55    213s] # VIA3_o                        6	(single)
[07/15 17:03:55    213s] # VIA3_CH2n_beo                 1
[07/15 17:03:55    213s] #
[07/15 17:03:55    213s] #Total number of DRC violations = 0
[07/15 17:03:55    213s] ### export design design signature (105): route=1128972996 fixed_route=1128972996 flt_obj=0 vio=1022918737 swire=282492057 shield_wire=1 net_attr=715250459 dirty_area=0 del_dirty_area=0 cell=1481404682 placement=1173616941 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:03:55    213s] ### import design signature (106): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1664853233 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -quiet -area
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -check_only -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/15 17:04:20    214s] <CMD> get_verify_drc_mode -limit -quiet
[07/15 17:04:23    214s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[07/15 17:04:23    214s] <CMD> verify_drc
[07/15 17:04:23    214s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/15 17:04:23    214s] #-check_same_via_cell true               # bool, default=false, user setting
[07/15 17:04:23    214s] #-report aska_dig.drc.rpt                # string, default="", user setting
[07/15 17:04:23    214s]  *** Starting Verify DRC (MEM: 3523.6) ***
[07/15 17:04:23    214s] 
[07/15 17:04:23    214s]   VERIFY DRC ...... Starting Verification
[07/15 17:04:23    214s]   VERIFY DRC ...... Initializing
[07/15 17:04:23    214s]   VERIFY DRC ...... Deleting Existing Violations
[07/15 17:04:23    214s]   VERIFY DRC ...... Creating Sub-Areas
[07/15 17:04:23    214s] **WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[07/15 17:04:23    214s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[07/15 17:04:23    214s]   VERIFY DRC ...... Using new threading
[07/15 17:04:23    214s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 224.480 241.920} 1 of 2  Thread : 1
[07/15 17:04:23    214s]  VERIFY DRC ...... Thread : 0 finished.
[07/15 17:04:23    214s]  VERIFY DRC ...... Sub-Area: {224.480 0.000 445.200 241.920} 2 of 2  Thread : 1
[07/15 17:04:23    214s]  VERIFY DRC ...... Thread : 1 finished.
[07/15 17:04:23    214s] 
[07/15 17:04:23    214s]   Verification Complete : 0 Viols.
[07/15 17:04:23    214s] 
[07/15 17:04:23    214s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 272.1M) ***
[07/15 17:04:23    214s] 
[07/15 17:04:23    214s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/15 17:05:24    216s] <CMD> saveDesign aska_dig_ld_fp_pw_pn_placed_cts_routed_final
[07/15 17:05:24    216s] Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
[07/15 17:05:24    216s] #% Begin save design ... (date=07/15 17:05:24, mem=2266.2M)
[07/15 17:05:24    216s] ----- oaOut ---------------------------
[07/15 17:05:24    216s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pn_placed_cts_routed_final
[07/15 17:05:24    216s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 17:05:24    216s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 17:05:24    216s] Signal Routes: Created 7544 routes.
[07/15 17:05:24    216s] Created 3323 insts; 6646 instTerms; 1459 nets; 0 routes.
[07/15 17:05:24    216s] Created 1 markers.
[07/15 17:05:24    216s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:05:24    216s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:05:24    216s] TIMER: oaOut total process: 0h 0m  0.12s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:05:24    216s] % Begin Save ccopt configuration ... (date=07/15 17:05:24, mem=2266.3M)
[07/15 17:05:24    216s] % End Save ccopt configuration ... (date=07/15 17:05:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.3M, current mem=2266.3M)
[07/15 17:05:24    216s] % Begin Save AAE data ... (date=07/15 17:05:24, mem=2266.3M)
[07/15 17:05:24    216s] Saving AAE Data ...
[07/15 17:05:24    216s] % End Save AAE data ... (date=07/15 17:05:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.3M, current mem=2266.3M)
[07/15 17:05:24    216s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 17:05:24    216s] Type 'man IMPCTE-104' for more detail.
[07/15 17:05:24    216s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final/inn_data/gui.pref.tcl ...
[07/15 17:05:24    216s] Saving mode setting ...
[07/15 17:05:24    216s] Saving global file ...
[07/15 17:05:24    216s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final/inn_data/aska_dig.apa ...
[07/15 17:05:24    216s] #
[07/15 17:05:24    216s] Saving thumbnail file...
[07/15 17:05:25    216s] % Begin Save power constraints data ... (date=07/15 17:05:25, mem=2266.3M)
[07/15 17:05:25    216s] % End Save power constraints data ... (date=07/15 17:05:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.3M, current mem=2266.3M)
[07/15 17:05:26    217s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus
[07/15 17:05:26    217s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed_final/inn_data/aska_dig.prop
[07/15 17:05:26    217s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3546.2M) ***
[07/15 17:05:26    217s] #% End save design ... (date=07/15 17:05:26, total cpu=0:00:00.7, real=0:00:02.0, peak res=2266.3M, current mem=2266.3M)
[07/15 17:05:26    217s] 
[07/15 17:05:26    217s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:05:26    217s] Severity  ID               Count  Summary                                  
[07/15 17:05:26    217s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 17:05:26    217s] *** Message Summary: 1 warning(s), 0 error(s)
[07/15 17:05:26    217s] 
[07/15 17:06:23    218s] <CMD> saveNetlist output/pnr.v
[07/15 17:06:23    218s] Writing Netlist "output/pnr.v" ...
[07/15 17:06:23    218s] <CMD> saveNetlist output/pnr_lvs.v -phys -excludeLeafCell
[07/15 17:06:23    218s] Writing Netlist "output/pnr_lvs.v" ...
[07/15 17:06:23    218s] Pwr name (vdd3i).
[07/15 17:06:23    218s] Gnd name (gnd3i).
[07/15 17:06:23    218s] 1 Pwr names and 1 Gnd names.
[07/15 17:06:23    218s] <CMD> saveNetlist output/pnr_cap.v -includePhysicalCell { DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V }
[07/15 17:06:23    218s] Writing Netlist "output/pnr_cap.v" ...
[07/15 17:08:48    224s] <CMD> saveDesign -cellview {ASKA_DIG aska_dig layout}
[07/15 17:08:48    224s] #% Begin save design ... (date=07/15 17:08:48, mem=2266.7M)
[07/15 17:08:49    224s] ----- oaOut ---------------------------
[07/15 17:08:49    224s] Saving OpenAccess database: Lib: ASKA_DIG, Cell: aska_dig, View: layout
[07/15 17:08:49    224s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v_dh' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[07/15 17:08:49    224s] **WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
[07/15 17:08:49    224s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 17:08:49    224s] Special routes: 152 strips and 250 vias are created in OpenAccess database.
[07/15 17:08:49    224s] Signal Routes: Created 7544 routes.
[07/15 17:08:49    224s] Created 3323 insts; 6646 instTerms; 1459 nets; 0 routes.
[07/15 17:08:49    224s] Created 1 markers.
[07/15 17:08:49    224s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:08:49    224s] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:08:49    224s] TIMER: oaOut total process: 0h 0m  0.13s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:08:49    224s] % Begin Save ccopt configuration ... (date=07/15 17:08:49, mem=2266.7M)
[07/15 17:08:49    224s] % End Save ccopt configuration ... (date=07/15 17:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.7M, current mem=2266.7M)
[07/15 17:08:49    224s] % Begin Save AAE data ... (date=07/15 17:08:49, mem=2266.7M)
[07/15 17:08:49    224s] Saving AAE Data ...
[07/15 17:08:49    224s] % End Save AAE data ... (date=07/15 17:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.7M, current mem=2266.7M)
[07/15 17:08:49    224s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[07/15 17:08:49    224s] Type 'man IMPCTE-104' for more detail.
[07/15 17:08:49    224s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout/inn_data/gui.pref.tcl ...
[07/15 17:08:49    224s] Saving mode setting ...
[07/15 17:08:49    224s] Saving global file ...
[07/15 17:08:49    224s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout/inn_data/aska_dig.apa ...
[07/15 17:08:49    224s] #
[07/15 17:08:49    224s] Saving thumbnail file...
[07/15 17:08:49    224s] % Begin Save power constraints data ... (date=07/15 17:08:49, mem=2266.7M)
[07/15 17:08:49    224s] % End Save power constraints data ... (date=07/15 17:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2266.7M, current mem=2266.7M)
[07/15 17:08:50    224s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso
[07/15 17:08:50    224s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/virtuoso/ASKA_DIG/aska_dig/layout/inn_data/aska_dig.prop
[07/15 17:08:50    224s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3546.5M) ***
[07/15 17:08:50    224s] #% End save design ... (date=07/15 17:08:50, total cpu=0:00:00.7, real=0:00:02.0, peak res=2266.7M, current mem=2266.7M)
[07/15 17:08:50    224s] 
[07/15 17:08:50    224s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:08:50    224s] Severity  ID               Count  Summary                                  
[07/15 17:08:50    224s] WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
[07/15 17:08:50    224s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[07/15 17:08:50    224s] *** Message Summary: 3 warning(s), 0 error(s)
[07/15 17:08:50    224s] 
[07/15 17:26:17    264s] <CMD> extractRC
[07/15 17:26:17    264s] Extraction called for design 'aska_dig' of instances=3323 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 17:26:17    264s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 17:26:17    264s] RC Extraction called in multi-corner(2) mode.
[07/15 17:26:17    264s] Process corner(s) are loaded.
[07/15 17:26:17    264s]  Corner: max_rc
[07/15 17:26:17    264s]  Corner: min_rc
[07/15 17:26:17    264s] extractDetailRC Option : -outfile /tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d -maxResLength 200  -extended
[07/15 17:26:17    264s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 17:26:17    264s]       RC Corner Indexes            0       1   
[07/15 17:26:17    264s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 17:26:17    264s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 17:26:17    264s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 17:26:17    264s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 17:26:17    264s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 17:26:17    264s] Shrink Factor                : 1.00000
[07/15 17:26:17    264s] 
[07/15 17:26:17    264s] Trim Metal Layers:
[07/15 17:26:17    264s] LayerId::1 widthSet size::4
[07/15 17:26:17    264s] LayerId::2 widthSet size::4
[07/15 17:26:17    264s] LayerId::3 widthSet size::4
[07/15 17:26:17    264s] LayerId::4 widthSet size::4
[07/15 17:26:17    264s] LayerId::5 widthSet size::4
[07/15 17:26:17    264s] LayerId::6 widthSet size::2
[07/15 17:26:17    264s] eee: pegSigSF::1.070000
[07/15 17:26:17    264s] Initializing multi-corner capacitance tables ... 
[07/15 17:26:17    264s] Initializing multi-corner resistance tables ...
[07/15 17:26:17    264s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 17:26:17    264s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 17:26:17    264s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 17:26:17    264s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:26:17    264s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:26:17    264s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:26:17    264s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:26:17    264s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3552.3M)
[07/15 17:26:17    264s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d' for storing RC.
[07/15 17:26:17    264s] Extracted 10.0109% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 20.0145% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 30.0109% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 40.0145% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 50.0109% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 60.0145% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 70.0109% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 80.0145% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 90.0109% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 3600.3M)
[07/15 17:26:17    264s] Number of Extracted Resistors     : 22450
[07/15 17:26:17    264s] Number of Extracted Ground Cap.   : 23264
[07/15 17:26:17    264s] Number of Extracted Coupling Cap. : 38496
[07/15 17:26:17    264s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d' for reading (mem: 3580.289M)
[07/15 17:26:17    264s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 17:26:17    264s]  Corner: max_rc
[07/15 17:26:17    264s]  Corner: min_rc
[07/15 17:26:17    264s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3580.3M)
[07/15 17:26:17    264s] Creating parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb_Filter.rcdb.d' for storing RC.
[07/15 17:26:17    264s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d': 1432 access done (mem: 3588.289M)
[07/15 17:26:17    264s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3588.289M)
[07/15 17:26:17    264s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d' for reading (mem: 3588.289M)
[07/15 17:26:17    264s] processing rcdb (/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 17:26:18    265s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d': 0 access done (mem: 3588.289M)
[07/15 17:26:18    265s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3588.289M)
[07/15 17:26:18    265s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3588.289M)
[07/15 17:26:18    265s] <CMD> rcOut -spef output/TOP_TM_select.spf -rc_corner max_rc
[07/15 17:26:18    265s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d' for reading (mem: 3588.289M)
[07/15 17:26:18    265s] RC Out has the following PVT Info:
[07/15 17:26:18    265s]    RC:max_rc, Operating temperature 25 C
[07/15 17:26:18    265s] Dumping Spef file.....
[07/15 17:26:18    265s] Printing D_NET...
[07/15 17:26:18    265s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 3588.3M)
[07/15 17:26:18    265s] Closing parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d': 1432 access done (mem: 3588.289M)
[07/15 17:26:18    265s] <CMD> all_hold_analysis_views 
[07/15 17:26:18    265s] <CMD> all_setup_analysis_views 
[07/15 17:26:18    265s] <CMD> write_sdf -view fast_functional_mode "output/design_fast.sdf"
[07/15 17:26:18    265s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[07/15 17:26:18    265s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 17:26:18    265s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 17:26:18    265s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 17:26:18    265s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 17:26:18    265s] #################################################################################
[07/15 17:26:18    265s] # Design Stage: PostRoute
[07/15 17:26:18    265s] # Design Name: aska_dig
[07/15 17:26:18    265s] # Design Mode: 180nm
[07/15 17:26:18    265s] # Analysis Mode: MMMC OCV 
[07/15 17:26:18    265s] # Parasitics Mode: SPEF/RCDB 
[07/15 17:26:18    265s] # Signoff Settings: SI On 
[07/15 17:26:18    265s] #################################################################################
[07/15 17:26:18    265s] Topological Sorting (REAL = 0:00:00.0, MEM = 3626.2M, InitMEM = 3625.2M)
[07/15 17:26:18    265s] Setting infinite Tws ...
[07/15 17:26:18    265s] First Iteration Infinite Tw... 
[07/15 17:26:18    265s] Calculate early delays in OCV mode...
[07/15 17:26:18    265s] Calculate late delays in OCV mode...
[07/15 17:26:18    265s] Calculate late delays in OCV mode...
[07/15 17:26:18    265s] Calculate early delays in OCV mode...
[07/15 17:26:18    265s] Start delay calculation (fullDC) (4 T). (MEM=3627.23)
[07/15 17:26:18    265s] 
[07/15 17:26:18    265s] Trim Metal Layers:
[07/15 17:26:18    265s] LayerId::1 widthSet size::4
[07/15 17:26:18    265s] LayerId::2 widthSet size::4
[07/15 17:26:18    265s] LayerId::3 widthSet size::4
[07/15 17:26:18    265s] LayerId::4 widthSet size::4
[07/15 17:26:18    265s] LayerId::5 widthSet size::4
[07/15 17:26:18    265s] LayerId::6 widthSet size::2
[07/15 17:26:18    265s] eee: pegSigSF::1.070000
[07/15 17:26:18    265s] Initializing multi-corner capacitance tables ... 
[07/15 17:26:18    265s] Initializing multi-corner resistance tables ...
[07/15 17:26:18    265s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 17:26:18    265s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 17:26:18    265s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 17:26:18    265s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:26:18    265s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:26:18    265s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:26:18    265s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035912 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:26:18    265s] Start AAE Lib Loading. (MEM=3639.02)
[07/15 17:26:18    265s] End AAE Lib Loading. (MEM=3658.1 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 17:26:18    265s] End AAE Lib Interpolated Model. (MEM=3658.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:18    265s] Opening parasitic data file '/tmp/innovus_temp_30983_phoenix_saul_jLYdi9/aska_dig_30983_4XSebB.rcdb.d' for reading (mem: 3658.102M)
[07/15 17:26:18    265s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3660.1M)
[07/15 17:26:18    265s] Total number of fetched objects 1432
[07/15 17:26:18    265s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 17:26:18    266s] Total number of fetched objects 1432
[07/15 17:26:18    266s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 17:26:18    266s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:18    266s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:18    266s] End delay calculation. (MEM=3869.95 CPU=0:00:00.5 REAL=0:00:00.0)
[07/15 17:26:18    266s] End delay calculation (fullDC). (MEM=3780.71 CPU=0:00:00.6 REAL=0:00:00.0)
[07/15 17:26:18    266s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3780.7M) ***
[07/15 17:26:18    266s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3814.7M)
[07/15 17:26:18    266s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 17:26:18    266s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3780.7M)
[07/15 17:26:18    266s] Starting SI iteration 2
[07/15 17:26:18    266s] Calculate early delays in OCV mode...
[07/15 17:26:18    266s] Calculate late delays in OCV mode...
[07/15 17:26:18    266s] Calculate late delays in OCV mode...
[07/15 17:26:18    266s] Calculate early delays in OCV mode...
[07/15 17:26:18    266s] Start delay calculation (fullDC) (4 T). (MEM=3666.93)
[07/15 17:26:18    266s] End AAE Lib Interpolated Model. (MEM=3666.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:18    266s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 17:26:18    266s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 0. 
[07/15 17:26:18    266s] Total number of fetched objects 1432
[07/15 17:26:18    266s] AAE_INFO-618: Total number of nets in the design is 1459,  13.8 percent of the nets selected for SI analysis
[07/15 17:26:18    266s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 58. 
[07/15 17:26:18    266s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 17:26:18    266s] Total number of fetched objects 1432
[07/15 17:26:18    266s] AAE_INFO-618: Total number of nets in the design is 1459,  8.8 percent of the nets selected for SI analysis
[07/15 17:26:18    266s] End delay calculation. (MEM=3846.66 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:26:18    266s] End delay calculation (fullDC). (MEM=3846.66 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:26:18    266s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3846.7M) ***
[07/15 17:26:19    266s] <CMD> write_sdf -view slow_functional_mode "output/design_slow.sdf"
[07/15 17:26:19    266s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[07/15 17:26:19    266s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 17:26:19    266s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 17:26:19    266s] AAE_INFO: resetNetProps viewIdx 1 
[07/15 17:26:19    266s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 17:26:19    266s] #################################################################################
[07/15 17:26:19    266s] # Design Stage: PostRoute
[07/15 17:26:19    266s] # Design Name: aska_dig
[07/15 17:26:19    266s] # Design Mode: 180nm
[07/15 17:26:19    266s] # Analysis Mode: MMMC OCV 
[07/15 17:26:19    266s] # Parasitics Mode: SPEF/RCDB 
[07/15 17:26:19    266s] # Signoff Settings: SI On 
[07/15 17:26:19    266s] #################################################################################
[07/15 17:26:19    266s] Topological Sorting (REAL = 0:00:00.0, MEM = 3814.7M, InitMEM = 3814.7M)
[07/15 17:26:19    266s] Setting infinite Tws ...
[07/15 17:26:19    266s] First Iteration Infinite Tw... 
[07/15 17:26:19    266s] Calculate early delays in OCV mode...
[07/15 17:26:19    266s] Calculate late delays in OCV mode...
[07/15 17:26:19    266s] Calculate late delays in OCV mode...
[07/15 17:26:19    266s] Calculate early delays in OCV mode...
[07/15 17:26:19    266s] Start delay calculation (fullDC) (4 T). (MEM=3814.65)
[07/15 17:26:19    266s] End AAE Lib Interpolated Model. (MEM=3826.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:19    266s] Total number of fetched objects 1432
[07/15 17:26:19    266s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 17:26:19    267s] Total number of fetched objects 1432
[07/15 17:26:19    267s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 17:26:19    267s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:19    267s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:19    267s] End delay calculation. (MEM=3837.52 CPU=0:00:00.5 REAL=0:00:00.0)
[07/15 17:26:19    267s] End delay calculation (fullDC). (MEM=3837.52 CPU=0:00:00.5 REAL=0:00:00.0)
[07/15 17:26:19    267s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3837.5M) ***
[07/15 17:26:19    267s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3871.5M)
[07/15 17:26:19    267s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 17:26:19    267s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3837.5M)
[07/15 17:26:19    267s] Starting SI iteration 2
[07/15 17:26:19    267s] Calculate early delays in OCV mode...
[07/15 17:26:19    267s] Calculate late delays in OCV mode...
[07/15 17:26:19    267s] Calculate late delays in OCV mode...
[07/15 17:26:19    267s] Calculate early delays in OCV mode...
[07/15 17:26:19    267s] Start delay calculation (fullDC) (4 T). (MEM=3719.74)
[07/15 17:26:19    267s] End AAE Lib Interpolated Model. (MEM=3719.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:26:19    267s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
[07/15 17:26:19    267s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 0. 
[07/15 17:26:19    267s] Total number of fetched objects 1432
[07/15 17:26:19    267s] AAE_INFO-618: Total number of nets in the design is 1459,  13.8 percent of the nets selected for SI analysis
[07/15 17:26:19    267s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 58. 
[07/15 17:26:19    267s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 17:26:19    267s] Total number of fetched objects 1432
[07/15 17:26:19    267s] AAE_INFO-618: Total number of nets in the design is 1459,  8.8 percent of the nets selected for SI analysis
[07/15 17:26:19    267s] End delay calculation. (MEM=3905.49 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:26:19    267s] End delay calculation (fullDC). (MEM=3905.49 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:26:19    267s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3905.5M) ***
[07/15 17:28:53    273s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 17:28:53 2024
  Total CPU time:     0:04:47
  Total real time:    1:27:00
  Peak memory (main): 2512.55MB

[07/15 17:28:53    273s] 
[07/15 17:28:53    273s] *** Memory Usage v#1 (Current mem = 3877.480M, initial mem = 478.105M) ***
[07/15 17:28:53    273s] 
[07/15 17:28:53    273s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:28:53    273s] Severity  ID               Count  Summary                                  
[07/15 17:28:53    273s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[07/15 17:28:53    273s] ERROR     IMPPTN-1668          2  Specifying negative spacing value to spr...
[07/15 17:28:53    273s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[07/15 17:28:53    273s] WARNING   IMPVFG-1198          7  The number of CPUs requested %d is large...
[07/15 17:28:53    273s] WARNING   IMPPP-4055           3  The run time of addStripe will degrade w...
[07/15 17:28:53    273s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[07/15 17:28:53    273s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[07/15 17:28:53    273s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[07/15 17:28:53    273s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[07/15 17:28:53    273s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/15 17:28:53    273s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[07/15 17:28:53    273s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[07/15 17:28:53    273s] WARNING   IMPCCOPT-1182        4  The clock_gating_cells property has no u...
[07/15 17:28:53    273s] WARNING   IMPCCOPT-5067     6274  Top layer net attribute %s for net %s is...
[07/15 17:28:53    273s] WARNING   IMPCCOPT-1261        2  The skew target of %s for %s in %sdelay ...
[07/15 17:28:53    273s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[07/15 17:28:53    273s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 17:28:53    273s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 17:28:53    273s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 17:28:53    273s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 17:28:53    273s] WARNING   IMPOAX-1249          2  Cannot save NanoRoute Congestion Map dat...
[07/15 17:28:53    273s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 17:28:53    273s] WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/15 17:28:53    273s] WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
[07/15 17:28:53    273s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 17:28:53    273s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/15 17:28:53    273s] WARNING   IMPCTE-290          96  Could not locate cell %s in any library ...
[07/15 17:28:53    273s] WARNING   IMPCTE-104           5  The constraint mode of this inactive vie...
[07/15 17:28:53    273s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[07/15 17:28:53    273s] WARNING   IMPPSP-1003         22  Found use of '%s'. This will continue to...
[07/15 17:28:53    273s] WARNING   SDF-808              2  The software is currently operating in a...
[07/15 17:28:53    273s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[07/15 17:28:53    273s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/15 17:28:53    273s] *** Message Summary: 6463 warning(s), 4 error(s)
[07/15 17:28:53    273s] 
[07/15 17:28:53    273s] --- Ending "Innovus" (totcpu=0:04:33, real=1:26:59, mem=3877.5M) ---
