\relax 
\global\@todotoctrue
\citation{Collaboration:2283192}
\global\@todotoctrue
\@writefile{toc}{\contentsline {section}{\numberline {1}Introduction}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {2}The hardware}{1}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Altium 3D representation of the board\relax }}{1}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig1}{{1}{1}}
\citation{mehta2013xilinx}
\citation{zbinden2018connector}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}The FPGA}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces FFVA1156 Package - XCKU040 I/O Bank Diagram\relax }}{2}}
\newlabel{xcku040}{{2}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}High Speed Optical Links}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Miniature Patent Pending On-board Optical FireFlyâ„¢ Micro Flyover System (source: Samtec) \relax }}{3}}
\newlabel{firefly}{{3}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Clocking}{3}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces  Clocking architecture of the board\relax }}{3}}
\newlabel{clocking}{{4}{3}}
\global\@todotoctrue
\citation{walker200064b}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}PCB}{4}}
\newlabel{fig:toplayer}{{5a}{4}}
\newlabel{sub@fig:toplayer}{{a}{4}}
\newlabel{fig:serpantine}{{5b}{4}}
\newlabel{sub@fig:serpantine}{{b}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces PCB details\relax }}{4}}
\newlabel{fig:pcb}{{5}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {3}Firmware}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}The protocol}{4}}
\bibdata{test}
\bibcite{Collaboration:2283192}{1}
\bibcite{mehta2013xilinx}{2}
\bibcite{zbinden2018connector}{3}
\bibcite{walker200064b}{4}
\bibstyle{JHEP}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2}Link initialization and error handling}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Link alignment and error handling block diagram\relax }}{5}}
\newlabel{align}{{6}{5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3}Testing}{5}}
