<h3 id="SW-Ncore3.0TaskList-ReleaseScope">Release Scope</h3><p>The release scope for Ncore 3.0 can be found inÂ <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170237/Ncore+v3.0+Kick-off" data-linked-resource-id="16170237" data-linked-resource-version="1" data-linked-resource-type="page">Ncore v3.0 Kick-off</a></p><h3 id="SW-Ncore3.0TaskList-3.0EarlyAccess">3.0 Early Access</h3><ul><li>SW Internal - General<ul><li>React GUI</li><li>Stash / Bamboo vs. GitLab (AJ, SP)</li><li>Browserified everything</li><li>ES6 (ES2017?)</li><li>Centralized eslint</li><li><u><strong><span class="legacy-color-text-orange2">new NW on CentOS 6 (SP)</span></strong></u> (electron ?)</li><li>Ncore unit level GUI testing (e.g. CHI AIU)<ul><li>Separate unit level schema repo, test, GUI test</li></ul></li><li>Productize bird's-eye view</li></ul></li><li>SW Internal - Implied by HW changes<ul><li><u><strong><span class="legacy-color-text-orange2">TACHL (Allan)</span></strong></u> based pinlist generation</li><li>TACHL based top-level</li><li>TACHL based Ncore RTL generation (Changes to ACHL params?)</li><li>TACHL based compile-module.js</li><li>TACHL based memgen?</li><li>TACHL uglification</li><li>TACHL based area estimates</li></ul></li><li>SW Internal - Other<ul><li><strong><u><span class="legacy-color-text-orange2">FlexNoC (Allan, Dan)</span></u></strong> new versions, clocks, memory map, DECAF stuff</li><li>Extract min/max/default &amp; equation info from <u><strong><span class="legacy-color-text-orange2">master db (drom, SP)</span></strong></u><ul><li>gen or compare src code</li><li>gen IP-XACT</li><li>help in gen of docs</li></ul></li></ul></li><li>CHI Base (AIU, DCE, DMI, DII)<ul><li>DII - <u><strong><span class="legacy-color-text-orange2">new unit (Dan &amp; friends)</span></strong></u> to configure</li><li>AIU, DCE, DMI configuration changes</li><li>IP-XACT for everything</li></ul></li><li>AXI AIU with Proxy Cache<ul><li>Any SW changes?</li></ul></li><li>DII and internal non-coherent connectivity<ul><li>Non-coherent traffic in CCTI</li><li><u><strong><span class="legacy-color-text-orange2">Memory map (AJ &amp; friends)</span></strong></u> handling - what does this imply?<ul><li>New widgets, need full GUI design spec and review</li><li>Constrain FlexNoC so the user doesn't change mem map</li></ul></li></ul></li><li>16 2^n Windows (AIUs, DCE, DMI)<ul><li>More memory map handling</li><li>Anything else?</li></ul></li><li>Frequency: 2 GHz Typ, 16 FF<ul><li>No SW changes?</li></ul></li><li>Dual SFI ports<ul><li>Instantiate and wire up dual SFI ports</li><li>Separate TI's for Command / Data (CCTIC &amp; CCTID?)</li></ul></li><li>Resiliency (Same as 2.x)<ul><li>No SW changes</li></ul></li><li>Variable clock delay for resiliency 1 to 4 by unit<ul><li>Per-unit resiliency configuration</li></ul></li></ul><h3 id="SW-Ncore3.0TaskList-3.0GeneralRelease:">3.0 General Release:</h3><ul><li>CHI-E Stashing; Atomics, ROCI, ROMI<ul><li>Any SW changes?</li></ul></li><li>CHI-E Prefetch / ReadSpec<ul><li>Any SW changes?</li></ul></li><li>ACE-Lite E AIU<ul><li>New unit to config or ACE-Lite options</li></ul></li><li>Unit level clock gating<ul><li>Top level connectivity changes</li></ul></li><li>Performance counters (baseline)<ul><li>Any SW Changes?</li></ul></li><li>Performance modeling, interoperability and PA improvements<ul><li>We'll know more about this after the 2.5 perf work</li></ul></li></ul><h3 id="SW-Ncore3.0TaskList-3.2GeneralRelease:">3.2 General Release:</h3><ul><li>Power management - Q Channel<ul><li>Any SW Changes?</li></ul></li><li>ACE-only Ncore 3.0<ul><li>Minor SW Changes?</li></ul></li></ul><h3 id="SW-Ncore3.0TaskList-3.5GeneralRelease:">3.5 General Release:</h3><ul><li>ACE-Lite E AUI with Proxy Cache<ul><li>Any SW changes?</li></ul></li></ul>