

<module description="" id="RSS_CTRL">
  
  
  <register acronym="PID" description=" PID register " id="PID" offset="0x0" width="32">
    
  <bitfield begin="31" description="" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_ERRAGG_MASK" description="" id="RSS_TPCC_A_ERRAGG_MASK" offset="0x8" width="32">
    
  <bitfield begin="25" description="" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_ERRAGG_STATUS" description="" id="RSS_TPCC_A_ERRAGG_STATUS" offset="0xC" width="32">
    
  <bitfield begin="25" description="" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_ERRAGG_STATUS_RAW" description="" id="RSS_TPCC_A_ERRAGG_STATUS_RAW" offset="0x10" width="32">
    
  <bitfield begin="25" description="" end="25" id="tptc_a0_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="" end="24" id="tpcc_a_read_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="" end="17" id="tptc_a0_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="" end="16" id="tpcc_a_write_access_error" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="tpcc_a_parity_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="tptc_a0_err" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="tpcc_a_mpint" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="tpcc_a_errint" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_INTAGG_MASK" description="" id="RSS_TPCC_A_INTAGG_MASK" offset="0x14" width="32">
    
  <bitfield begin="16" description="Mask Interrupt from TPTC A0 to aggregated Interrupt RCSS_TPCC_A_INTAGG 1 : Interrupt is Masked 0 : Interrupt is Unmasked" end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_INTAGG_STATUS" description="" id="RSS_TPCC_A_INTAGG_STATUS" offset="0x18" width="32">
    
  <bitfield begin="16" description="Status of Interrupt from TPTC A0.  Set only if Interupt is unmasked in RCSS_TPCC_A_INTAGG_MASK Wrie 0x1 to clear this interrupt." end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_INTAGG_STATUS_RAW" description="" id="RSS_TPCC_A_INTAGG_STATUS_RAW" offset="0x1C" width="32">
    
  <bitfield begin="16" description="Raw Status of Interrupt from TPTC A0.  Set irrespective if the Interupt is masked or unmasked in RCSS_TPCC_A_INTAGG_MASK" end="16" id="tptc_a0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="" end="8" id="tpcc_a_int7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="" end="7" id="tpcc_a_int6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="" end="6" id="tpcc_a_int5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="" end="5" id="tpcc_a_int4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="" end="4" id="tpcc_a_int3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="" end="3" id="tpcc_a_int2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="" end="2" id="tpcc_a_int1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="" end="1" id="tpcc_a_int0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="" end="0" id="tpcc_a_intg" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_MEMINIT_START" description="" id="RSS_TPCC_MEMINIT_START" offset="0x20" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="tpcc_a_meminit_start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_MEMINIT_DONE" description="" id="RSS_TPCC_MEMINIT_DONE" offset="0x24" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="tpcc_a_meminit_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_MEMINIT_STATUS" description="" id="RSS_TPCC_MEMINIT_STATUS" offset="0x28" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="tpcc_a_meminit_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="TPTC_DBS_CFG" description="" id="TPTC_DBS_CFG" offset="0x2C" width="32">
    
  <bitfield begin="3" description="Max Burst size tieoff value for TPTC A1" end="2" id="tptc_a1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="Max Burst size tieoff value for TPTC A0" end="0" id="tptc_a0" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_PARITY_CTRL" description="" id="RSS_TPCC_A_PARITY_CTRL" offset="0x30" width="32">
    
  <bitfield begin="2" description="Write 0x1 to clear the Parit Error status for TPCC" end="2" id="parity_err_clr" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable Parity Test for TPCC. Write 0x1 : Parity Test is enabled on PARAM memory" end="1" id="parity_testen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for TPCC. Write 0x1 : Parity is enabled on PARAM memory" end="0" id="parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPCC_A_PARITY_STATUS" description="" id="RSS_TPCC_A_PARITY_STATUS" offset="0x34" width="32">
    
  <bitfield begin="15" description="TPCC Error Address at which Parity Error occurred" end="8" id="parity_addr" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CFG" description="" id="RSS_CSI2A_CFG" offset="0x38" width="32">
    
  <bitfield begin="30" description="Select the Start of Frame Contx to be sent as  RCSS_CSI2A_SOF_INT1 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="28" id="sof_intr1_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Select the Start of Frame Contx to be sent as  RCSS_CSI2A_SOF_INT0 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="24" id="sof_intr0_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Select the End of Frame Contx to be sent as  RCSS_CSI2A_EOF_INT1 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="20" id="eof_intr1_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description="Select the End of Frame Contx to be sent as  RCSS_CSI2A_EOF_INT0 Write 0 :  Start of Frame for Context 0 will be propagated on this interrupt line Write 7 :  Start of Frame for Context 7 will be propagated on this interrupt line" end="17" id="eof_intr0_sel" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="16" description="Sign Extention Enable for CSI2 A" end="16" id="sign_ext_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Power Idle Protocol related Mwait Port" end="8" id="mwait" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Lane enable for CSI2 A" end="0" id="lane_enable" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX0_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX0_LINE_PING_PONG" offset="0x3C" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 0 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 0" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX1_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX1_LINE_PING_PONG" offset="0x40" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 1 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 1" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX2_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX2_LINE_PING_PONG" offset="0x44" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 2 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 2" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX3_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX3_LINE_PING_PONG" offset="0x48" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 3 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 3" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX4_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX4_LINE_PING_PONG" offset="0x4C" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 4 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 4" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX5_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX5_LINE_PING_PONG" offset="0x50" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 5 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 5" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX6_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX6_LINE_PING_PONG" offset="0x54" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 6 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 6" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX7_LINE_PING_PONG" description="" id="RSS_CSI2A_CTX7_LINE_PING_PONG" offset="0x58" width="32">
    
  <bitfield begin="16" description="Enable line based ping pong toggle for Context 7 0 : Diabled 1:Enabled" end="16" id="enable" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Configure the number of lines for ping pong toggle for Context 7" end="0" id="num_lines" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_PARITY_CTRL" description="" id="RSS_CSI2A_PARITY_CTRL" offset="0x5C" width="32">
    
  <bitfield begin="16" description="Enable Parity for CSI2 FIFO Memory. Write 0x1 : Parity is enabled" end="16" id="fifo_parity_en" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Parity for CSI2 CTX Memory. Write 0x1 : Parity is enabled" end="0" id="ctx_parity_en" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_PARITY_STATUS" description="" id="RSS_CSI2A_PARITY_STATUS" offset="0x60" width="32">
    
  <bitfield begin="22" description="CSI2 FIFO Memory Error Address at which Parity Error occurred" end="16" id="fifo_parity_addr" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="3" description="CSI2 CTX Memory Error Address at which Parity Error occurred" end="0" id="ctx_parity_addr" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_LANE0_CFG" description="" id="RSS_CSI2A_LANE0_CFG" offset="0x64" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy0_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy0_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy0_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy0_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy0_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy0_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx0_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx0_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx0_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx0_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx0_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx0_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx0_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx0_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx0_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx0_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx0_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx0_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx0_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx0_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_LANE1_CFG" description="" id="RSS_CSI2A_LANE1_CFG" offset="0x68" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy1_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy1_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy1_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy1_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy1_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx1_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx1_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx1_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx1_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx1_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx1_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx1_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx1_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx1_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx1_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx1_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx1_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx1_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx1_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_LANE2_CFG" description="" id="RSS_CSI2A_LANE2_CFG" offset="0x6C" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy2_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy2_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy2_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy2_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy2_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy2_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx2_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx2_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx2_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx2_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx2_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx2_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx2_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx2_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx2_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx2_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_LANE3_CFG" description="" id="RSS_CSI2A_LANE3_CFG" offset="0x70" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy3_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy3_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy3_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy3_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy3_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy3_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx3_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx3_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx3_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx3_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx3_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx3_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx3_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx3_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx3_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx3_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx3_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx3_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx3_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx3_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_LANE4_CFG" description="" id="RSS_CSI2A_LANE4_CFG" offset="0x74" width="32">
    
  <bitfield begin="19" description="Pad DY Wakeup Event" end="19" id="dy4_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description="Pad DY Wakeup Enable" end="18" id="dy4_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Pad DY Input Buffer Enable" end="17" id="dy4_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Pad DY Input" end="16" id="dy4_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Pad DY Enable Pull Down" end="15" id="dy4_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Pad DY Enable Pull Up" end="14" id="dy4_enbpu" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Pad DX Wakeup Clkout" end="13" id="dx4_wuclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Pad DX Wakeup Output" end="12" id="dx4_wuout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Pad DX Isosaltion Clkout" end="11" id="dx4_isoclkout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Pad DX Isosaltion Output" end="10" id="dx4_isoout" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Pad DX Wakeup Event" end="9" id="dx4_wuevnt" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Pad DX Wakeup Enable" end="8" id="dx4_wuen" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Pad DX Wakeup Clkin" end="7" id="dx4_wuclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Pad DX Wakeup Input" end="6" id="dx4_wuin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Pad DX Isolation Clkin" end="5" id="dx4_isoclkin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Pad DX Isosaltion Input" end="4" id="dx4_isoin" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Pad DX Input Buffer Enable" end="3" id="dx4_ie" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Pad DX Input" end="2" id="dx4_in" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Pad DX Enable Pull Down" end="1" id="dx4_enbpd" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Pad DX Enable Pull Up" end="0" id="dx4_enbpu" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_FIFO_MEMINIT" description="" id="RSS_CSI2A_FIFO_MEMINIT" offset="0x78" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_FIFO_MEMINIT_DONE" description="" id="RSS_CSI2A_FIFO_MEMINIT_DONE" offset="0x7C" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_FIFO_MEMINIT_STATUS" description="" id="RSS_CSI2A_FIFO_MEMINIT_STATUS" offset="0x80" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX_MEMINIT" description="" id="RSS_CSI2A_CTX_MEMINIT" offset="0x84" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX_MEMINIT_DONE" description="" id="RSS_CSI2A_CTX_MEMINIT_DONE" offset="0x88" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_CTX_MEMINIT_STATUS" description="" id="RSS_CSI2A_CTX_MEMINIT_STATUS" offset="0x8C" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_BUS_SAFETY_CTRL" description="" id="RSS_BUS_SAFETY_CTRL" offset="0x90" width="32">
    
  <bitfield begin="6" description="Option to clock gate the safety infrastructure is Safety is disabled" end="4" id="clk_disable" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_BUS_SAFETY_SEC_ERR_STAT0" description="" id="RSS_BUS_SAFETY_SEC_ERR_STAT0" offset="0x94" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="15" id="RSS2MSS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to TPR12 Substem Microarch document for more details" end="14" id="MSS2RSS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to TPR12 Substem Microarch document for more details" end="13" id="DSS2RSS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to TPR12 Substem Microarch document for more details" end="12" id="RSS2DSS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to TPR12 Substem Microarch document for more details" end="11" id="BSS_SLV" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="Refer to TPR12 Substem Microarch document for more details" end="10" id="RCSS_MBOX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="Refer to TPR12 Substem Microarch document for more details" end="9" id="STATIC_MEM" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="CQ_MEM_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="7" id="CQ_MEM_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to TPR12 Substem Microarch document for more details" end="6" id="ADC_BUF_WRD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ADC_BUF_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="RCSS_PCR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="RCSS_TPTC_A0_WR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="RCSS_TPTC_A0_RD" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="BSS_MST" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="RCSS_CSI2A_MDMA" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_RD_BUS_SAFETY_CTRL" description="" id="RSS_TPTCA0_RD_BUS_SAFETY_CTRL" offset="0x98" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_RD_BUS_SAFETY_FI" description="" id="RSS_TPTCA0_RD_BUS_SAFETY_FI" offset="0x9C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_RD_BUS_SAFETY_ERR" description="" id="RSS_TPTCA0_RD_BUS_SAFETY_ERR" offset="0xA0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0xA4" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_TPTCA0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_CTRL" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_CTRL" offset="0xB0" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_FI" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_FI" offset="0xB4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_ERR" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_ERR" offset="0xB8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xBC" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0xC0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_TPTCA0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_CTRL" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_CTRL" offset="0xCC" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_FI" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_FI" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_ERR" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_ERR" offset="0xD4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_DATA0" offset="0xD8" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_CMD" offset="0xDC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITE" offset="0xE0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_READ" offset="0xE4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_CSI2A_MDMA_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0xE8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_CTRL" description="" id="RSS_PCR_BUS_SAFETY_CTRL" offset="0xEC" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_FI" description="" id="RSS_PCR_BUS_SAFETY_FI" offset="0xF0" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_ERR" description="" id="RSS_PCR_BUS_SAFETY_ERR" offset="0xF4" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_PCR_BUS_SAFETY_ERR_STAT_DATA0" offset="0xF8" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_PCR_BUS_SAFETY_ERR_STAT_CMD" offset="0xFC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_PCR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x100" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_PCR_BUS_SAFETY_ERR_STAT_READ" offset="0x104" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_PCR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_PCR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x108" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_RD_BUS_SAFETY_CTRL" description="" id="RSS_ADCBUF_RD_BUS_SAFETY_CTRL" offset="0x10C" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_RD_BUS_SAFETY_FI" description="" id="RSS_ADCBUF_RD_BUS_SAFETY_FI" offset="0x110" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_RD_BUS_SAFETY_ERR" description="" id="RSS_ADCBUF_RD_BUS_SAFETY_ERR" offset="0x114" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_ADCBUF_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x118" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_ADCBUF_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x11C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_ADCBUF_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x120" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_CTRL" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_CTRL" offset="0x124" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_FI" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_FI" offset="0x128" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_ERR" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_ERR" offset="0x12C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x130" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x134" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x138" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_ADCBUF_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x13C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_RD_BUS_SAFETY_CTRL" description="" id="RSS_CQ_MEM_RD_BUS_SAFETY_CTRL" offset="0x140" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_RD_BUS_SAFETY_FI" description="" id="RSS_CQ_MEM_RD_BUS_SAFETY_FI" offset="0x144" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_RD_BUS_SAFETY_ERR" description="" id="RSS_CQ_MEM_RD_BUS_SAFETY_ERR" offset="0x148" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_RD_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_CQ_MEM_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x14C" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_RD_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_CQ_MEM_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x150" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_RD_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_CQ_MEM_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x154" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_CTRL" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_CTRL" offset="0x158" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_FI" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_FI" offset="0x15C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_ERR" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_ERR" offset="0x160" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x164" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x168" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x16C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_CQ_MEM_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x170" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_CTRL" description="" id="RSS_MBOX_BUS_SAFETY_CTRL" offset="0x1F4" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_FI" description="" id="RSS_MBOX_BUS_SAFETY_FI" offset="0x1F8" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_ERR" description="" id="RSS_MBOX_BUS_SAFETY_ERR" offset="0x1FC" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_MBOX_BUS_SAFETY_ERR_STAT_DATA0" offset="0x200" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_MBOX_BUS_SAFETY_ERR_STAT_CMD" offset="0x204" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_MBOX_BUS_SAFETY_ERR_STAT_WRITE" offset="0x208" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_MBOX_BUS_SAFETY_ERR_STAT_READ" offset="0x20C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_MBOX_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_MBOX_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x210" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_CTRL" description="" id="RSS_STATIC_MEM_BUS_SAFETY_CTRL" offset="0x214" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_FI" description="" id="RSS_STATIC_MEM_BUS_SAFETY_FI" offset="0x218" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_ERR" description="" id="RSS_STATIC_MEM_BUS_SAFETY_ERR" offset="0x21C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_DATA0" offset="0x220" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_CMD" offset="0x224" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_WRITE" offset="0x228" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_READ" offset="0x22C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_STATIC_MEM_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x230" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_CTRL" description="" id="RSS_BSS_MST_BUS_SAFETY_CTRL" offset="0x234" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_FI" description="" id="RSS_BSS_MST_BUS_SAFETY_FI" offset="0x238" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_ERR" description="" id="RSS_BSS_MST_BUS_SAFETY_ERR" offset="0x23C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_DATA0" offset="0x240" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_CMD" offset="0x244" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_WRITE" offset="0x248" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_READ" offset="0x24C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_BSS_MST_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x250" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_CTRL" description="" id="RSS_BSS_SLV_BUS_SAFETY_CTRL" offset="0x254" width="32">
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="type" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="8" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="err_clear" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_FI" description="" id="RSS_BSS_SLV_BUS_SAFETY_FI" offset="0x258" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="safe" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="main" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="data" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="5" description="Refer to TPR12 Substem Microarch document for more details" end="5" id="ded" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Refer to TPR12 Substem Microarch document for more details" end="4" id="sec" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Refer to TPR12 Substem Microarch document for more details" end="3" id="global_safe_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Refer to TPR12 Substem Microarch document for more details" end="2" id="global_main_req" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Refer to TPR12 Substem Microarch document for more details" end="1" id="global_safe" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="global_main" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_ERR" description="" id="RSS_BSS_SLV_BUS_SAFETY_ERR" offset="0x25C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="24" id="ded" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description="Refer to TPR12 Substem Microarch document for more details" end="16" id="sec" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="comp_check" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="comp_err" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_DATA0" description="" id="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_DATA0" offset="0x260" width="32">
    
  <bitfield begin="15" description="Refer to TPR12 Substem Microarch document for more details" end="8" id="d1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="d0" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_CMD" description="" id="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_CMD" offset="0x264" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_WRITE" description="" id="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_WRITE" offset="0x268" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_READ" description="" id="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_READ" offset="0x26C" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_WRITERESP" description="" id="RSS_BSS_SLV_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x270" width="32">
    
  <bitfield begin="31" description="Refer to TPR12 Substem Microarch document for more details" end="0" id="stat" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTC_BOUNDARY_CFG" description="" id="RSS_TPTC_BOUNDARY_CFG" offset="0x274" width="32">
    
  <bitfield begin="5" description="Writing 1'b1 will disable the CID-RID-SID reodering feature for the TPTC instance" end="0" id="tptc_a0_size" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="RSS_TPTC_XID_REORDER_CFG" description="" id="RSS_TPTC_XID_REORDER_CFG" offset="0x278" width="32">
    
  <bitfield begin="0" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of TPTC Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" end="0" id="tptc_a0_disable" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DBG_ACK_CPU_CTRL" description="" id="DBG_ACK_CPU_CTRL" offset="0x27C" width="32">
    
  <bitfield begin="2" description="Select the Processor Suspend that is used to Suspend the DSS Peripehrals 0:MSS CR5  1:DSP 2:DSS CM4 3-7:RSS CR4" end="0" id="sel" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_PING_MEMINIT" description="" id="RSS_ADCBUF_PING_MEMINIT" offset="0x280" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_PING_MEMINIT_DONE" description="" id="RSS_ADCBUF_PING_MEMINIT_DONE" offset="0x284" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_PING_MEMINIT_STATUS" description="" id="RSS_ADCBUF_PING_MEMINIT_STATUS" offset="0x288" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_PONG_MEMINIT" description="" id="RSS_ADCBUF_PONG_MEMINIT" offset="0x28C" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_PONG_MEMINIT_DONE" description="" id="RSS_ADCBUF_PONG_MEMINIT_DONE" offset="0x290" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_ADCBUF_PONG_MEMINIT_STATUS" description="" id="RSS_ADCBUF_PONG_MEMINIT_STATUS" offset="0x294" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SOC_TO_BSS_SW_INT" description="" id="SOC_TO_BSS_SW_INT" offset="0x2C8" width="32">
    
  <bitfield begin="7" description="Write Pulse Bit field writing to each bit field &lt;0-7>: 1'b1:triggers BSS_SW_INT_RSS_CTRL&lt;0-7> to BSS" end="0" id="trig" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="RSS_DBG_ACK_CTL0" description="" id="RSS_DBG_ACK_CTL0" offset="0x2CC" width="32">
    
  <bitfield begin="2" description="emulation suspend signal control . Writing '111' would ungate the emulation suspend signal to the FRC" end="0" id="frc" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="DMMSWINT1" description="" id="DMMSWINT1" offset="0x2D0" width="32">
    
  <bitfield begin="22" description="CQ Write Enable from DMM. 0 --> Write to CQ memory will happen from DFE and Ping-pong select will come from HW FSM (same as ADC Buffer ping-pong select). 1 --> Write to CQ memory will happen from CQ_W slave port in DSS interconnect using DMM as master and Ping-pong select will come from DMMCQPINPONSEL register." end="22" id="DMMCQWREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="CQ Ping Pong select for HIL Mode" end="21" id="DMMCQPINPONSEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Writiing  1'b1: Enables DMM  writes in to CP read registers 1'b0: Disables DMM writes to CP read registers" end="18" id="DMMCPWREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="ADC Buffer Write Enable from DMM. 0 --> Write to ADC BUF memory will happen from DFE and Ping-pong select will come from HW FSM (same as ADC Buffer ping-pong select). 1 --> Write to CQ memory will happen from ADCBUF_W slave port in DSS interconnect using DMM as master and Ping-pong select will come from DMMADCBUFPINPONSEL register." end="17" id="DMMADCBUFWREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="ADC Buffer Ping Pong select for HIL Mode" end="16" id="DMMADCBUFPINPONSEL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_SHARED_MEM_MEMINIT" description="" id="RSS_SHARED_MEM_MEMINIT" offset="0x2D4" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization. Write 0x0 after ensuring Memory intilization is in progress or has completed." end="0" id="start" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_SHARED_MEM_MEMINIT_DONE" description="" id="RSS_SHARED_MEM_MEMINIT_DONE" offset="0x2D8" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_SHARED_MEM_MEMINIT_STATUS" description="" id="RSS_SHARED_MEM_MEMINIT_STATUS" offset="0x2DC" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="RSS_CSI_ACCESS_MODE" description="" id="RSS_CSI_ACCESS_MODE" offset="0x2E0" width="32">
    
  <bitfield begin="0" description="writing 1'b0 : ensures all the accesses from CSI2A are user-mode writing 1'b1 : ensures all the accesses from CSI2A are privilege mode" end="0" id="csi2a_sel" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_CONTROL" description="" id="BSS_CONTROL" offset="0x400" width="32">
    
  <bitfield begin="30" description="writing 3'b111 allocates DSS_L3_BANKD 256KB as TCM  for RSS_CR4" end="28" id="dss_l3_access" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="writing 3'b000 unhalts BSS. This is expected to be writen only once per processor reset cycle." end="24" id="halt" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="writing 3'b111 overrides the WFI signal from CR4 and asserts it." end="16" id="wfi_override" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description="writing  12'h000 : selects the normal boot mode for CR4. 12'h111 : selects the FW dev mode for CR4 12'h222 : selects the orbit mode for CR4 12'h333 : selects the 14xx ROM swap mode" end="0" id="bootmode" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="BSS_TCM_MEMINIT" description="" id="BSS_TCM_MEMINIT" offset="0x404" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization." end="0" id="mem0_init" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_TCM_MEMINIT_DONE" description="" id="BSS_TCM_MEMINIT_DONE" offset="0x408" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="mem0_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_TCM_MEMINIT_STATUS" description="" id="BSS_TCM_MEMINIT_STATUS" offset="0x40C" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="mem0_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_VIM_MEMINIT" description="" id="BSS_VIM_MEMINIT" offset="0x410" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization." end="0" id="mem0_init" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_VIM_MEMINIT_DONE" description="" id="BSS_VIM_MEMINIT_DONE" offset="0x414" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="mem0_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_VIM_MEMINIT_STATUS" description="" id="BSS_VIM_MEMINIT_STATUS" offset="0x418" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="mem0_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_DFE_MEMINIT" description="" id="BSS_DFE_MEMINIT" offset="0x41C" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization." end="0" id="mem0_init" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_DFE_MEMINIT_DONE" description="" id="BSS_DFE_MEMINIT_DONE" offset="0x420" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="mem0_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_DFE_MEMINIT_STATUS" description="" id="BSS_DFE_MEMINIT_STATUS" offset="0x424" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="mem0_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_RAMPGEN_MEMINIT" description="" id="BSS_RAMPGEN_MEMINIT" offset="0x428" width="32">
    
  <bitfield begin="0" description="Start Memory intialization of memory. Write 0x1 to start memory initilization." end="0" id="mem0_init" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_RAMPGEN_MEMINIT_DONE" description="" id="BSS_RAMPGEN_MEMINIT_DONE" offset="0x42C" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of memory is complte. Write 0x1 to clear status." end="0" id="mem0_done" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_RAMPGEN_MEMINIT_STATUS" description="" id="BSS_RAMPGEN_MEMINIT_STATUS" offset="0x430" width="32">
    
  <bitfield begin="0" description="Status field. Read value 0x1 indicates previously triggered Memory intialization of  memory is in progress." end="0" id="mem0_status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="BSS_DSS_L3_STICKY" description="" id="BSS_DSS_L3_STICKY" offset="0x434" width="32">
    
  <bitfield begin="2" description="writing 3'b111 make the BSS_CONTROL::DSS_L3_ACCESS_ENABLE sticky. Further writes to DSS_L3_ACCESS_ENABLE wont impact the register" end="0" id="sticky_enable" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="BSS_DSS_L3_ACCESS" description="" id="BSS_DSS_L3_ACCESS" offset="0x438" width="32">
    
  <bitfield begin="0" description="reading 1'b0: DSS_L3_BANKD1 is not allocated to BSS_TCMA 1'b1: DSS_L3_BANKD1 is allocated to BSS_TCMA" end="0" id="status" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX1ICFG" description="" id="TESTPATTERNRX1ICFG" offset="0x800" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in I channel Rx channel 0. In this register the naming convention for the 4 Rx channel indices are from 1 to 4 instead of 0 to 3." end="16" id="TSTPATRX1IINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in I channel Rx channel 0. In this register the naming convention for the 4 Rx channel indices are from 1 to 4 instead of 0 to 3." end="0" id="TSTPATRX1IOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX2ICFG" description="" id="TESTPATTERNRX2ICFG" offset="0x804" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in I channel Rx channel 1." end="16" id="TSTPATRX2IINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in I channel Rx channel 1." end="0" id="TSTPATRX2IOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX3ICFG" description="" id="TESTPATTERNRX3ICFG" offset="0x808" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in I channel Rx channel 2" end="16" id="TSTPATRX3IINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in I channel Rx channel 2" end="0" id="TSTPATRX3IOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX4ICFG" description="" id="TESTPATTERNRX4ICFG" offset="0x80C" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in I channel Rx channel 3" end="16" id="TSTPATRX4IINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in I channel Rx channel 3" end="0" id="TSTPATRX4IOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX1QCFG" description="" id="TESTPATTERNRX1QCFG" offset="0x810" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in Q channel Rx channel 0. In this register the naming convention for the 4 Rx channel indices are from 1 to 4 instead of 0 to 3." end="16" id="TSTPATRX1QINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in Q channel Rx channel 0. In this register the naming convention for the 4 Rx channel indices are from 1 to 4 instead of 0 to 3." end="0" id="TSTPATRX1QOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX2QCFG" description="" id="TESTPATTERNRX2QCFG" offset="0x814" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in Q channel Rx channel 1." end="16" id="TSTPATRX2QINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in Q channel Rx channel 1." end="0" id="TSTPATRX2QOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX3QCFG" description="" id="TESTPATTERNRX3QCFG" offset="0x818" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in Q channel Rx channel 2" end="16" id="TSTPATRX3QINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in Q channel Rx channel 2" end="0" id="TSTPATRX3QOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNRX4QCFG" description="" id="TESTPATTERNRX4QCFG" offset="0x81C" width="32">
    
  <bitfield begin="31" description="Value to be added for each successive sample for the test pattern data in Q channel Rx channel 3" end="16" id="TSTPATRX4QINCR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Offset value to be used for the first sample for the test pattern data in Q channel Rx channel 3" end="0" id="TSTPATRX4QOFFSET" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="TESTPATTERNVLDCFG" description="" id="TESTPATTERNVLDCFG" offset="0x820" width="32">
    
  <bitfield begin="10" description="Enable for test pattern generator. This is used to Mux with the functional data from BSS. 000 -->Disable, 111-->Enable, Others are reserved." end="8" id="TSTPATGENEN" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description="Number of DSS Interconnect clocks (200 MHz) between successive samples for the test pattern gen." end="0" id="TSTPATVLDCNT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="ADCBUFCFG1" description="" id="ADCBUFCFG1" offset="0x824" width="32">
    
  <bitfield begin="16" description="TI Internal Feature Ping-pong select value from ADC Buffer Packing logic. Even in SW override mode, this register will indicate the ping-pong select signal generated from the ADC Buffer Packing logic and not the override value." end="16" id="ADCBUFPIPOSEL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Stop Pulse for Continuous mode. The data capture will stop once this register is set. Continous mode is expected to be only used for CZ and ADC Buffer Testpattern mode : Its a wspecial access type, write to this field will generate a pulse" end="15" id="ADCBUFCONTSTOPPL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Start Pulse for Continuous mode. The data capture will start from Address 0 once this register is set. All the other configurations like Enable, Sample Count are expected to be programmed before this pulse. Continous mode is expected to be only used for CZ and ADC Buffer Testpattern mode : Its a wspecial access type, write to this field will generate a pulse" end="14" id="ADCBUFCONTSTRTPL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Continuous mode enable for ADC Buffer.  This is set when a fixed number of samples have to be stored in Ping/Pong and not depend on Chirp time-lines (Eg: Analog Lab characterization to stream out continuous data from DFE). Continous mode is expected to be only used for CZ and ADC Buffer Testpattern mode" end="13" id="ADCBUFCONTMODEEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="This needs to be programmed to 0x1 in AR16xx 0 --> Interleaved, 1 --> Non-interleaved" end="12" id="ADCBUFWRITEMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="TI Internal Feature SW override value for ADC Buffer Ping Pong select" end="11" id="ADCBUFPIPOOVRVAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="TI Internal Feature Override control for ADC Buffer Ping Pong select" end="10" id="ADCBUFPIPOOVRCNT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Enable for Rx3 write" end="9" id="RX3EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Enable for Rx2 write" end="8" id="RX2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Enable for Rx1 write" end="7" id="RX1EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Enable for Rx0 write" end="6" id="RX0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="0 --> I is stored in LSB and Q is stored in MSB 1 --> Q is stored in LSB and I is stored in MSB" end="5" id="ADCBUFIQSWAP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="TI reserved field. Do not touch" end="4" id="ADCBUFRL2CHINTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="TI Internal Feature 0 -->I channel, 1 --> Q channel" end="3" id="ADCBUFRLMODECHSEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="0-->Complex Data mode, 1-->Real data mode" end="2" id="ADCBUFREALONLYMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="TI Internal Feature Inversion control for ADC Buffer Ping-pong select. By default ADC Buffer write starts with Pong write. By setting this bit to 1, it will start from Ping write after reset." end="1" id="ADCBUFPIPOSELINV" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="TI Internal Feature Write source for ADC Buffer. 0 --> DFE, 1 --> VIN" end="0" id="ADCBUFWRSOURCE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ADCBUFCFG1_EXTD" description="" id="ADCBUFCFG1_EXTD" offset="0x828" width="32">
    
  <bitfield begin="31" description="TI Intenal Feature. No of clocks to delay the ping-pong switch and interrupt generation w.r.t ADC Valid fall pulse.  This will enable dithering the DSP activity for successive ping-pong switch cycles. This will not delay the ping pong toggle which will happen immediately after ADC Valid fall." end="0" id="ADCBUFINTGENDLY" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ADCBUFCFG2" description="" id="ADCBUFCFG2" offset="0x82C" width="32">
    
  <bitfield begin="26" description="128 bit Address offset to be added to the internal address pointer for Rx1 writes in Non-interleaved mode." end="16" id="ADCBUFADDRX1" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="10" description="128 bit Address offset to be added to the internal address pointer for Rx0 writes in Non-interleaved mode." end="0" id="ADCBUFADDRX0" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="ADCBUFCFG3" description="" id="ADCBUFCFG3" offset="0x830" width="32">
    
  <bitfield begin="26" description="128 bit Address offset to be added to the internal address pointer for Rx3 writes in Non-interleaved mode." end="16" id="ADCBUFADDRX3" rwaccess="RW" width="11"></bitfield>
    
  <bitfield begin="10" description="128 bit Address offset to be added to the internal address pointer for Rx2 writes in Non-interleaved mode." end="0" id="ADCBUFADDRX2" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="ADCBUFCFG4" description="" id="ADCBUFCFG4" offset="0x834" width="32">
    
  <bitfield begin="30" description="TI Internal Feature 0 --> Delay Interrupt Gen and Ping/Pong toggle together based on cfg_interrupt_gen_delay,  1 --> Delay only Interrupt Gen based on cfg_interrupt_gen_delay. But toggle Ping/Pong select signal as soon as the write is complete." end="30" id="ADCBUFPNGSELTGLDIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Number of chirps to be stored in Pong buffer. This register should be programmed with one less than the actual number needed. This is used when data is written to Pong Memory.  The value written to this field should be the same as that configured for Ping" end="21" id="ADCBUFNUMCHRPPONG" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Number of chirps to be stored in Ping buffer. This register should be programmed with one less than the actual number needed. This is used when data is written to Pong Memory. The value written to this field should be the same as that configured for Pong" end="16" id="ADCBUFNUMCHRPPING" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="No of samples to store in each Ping and Pong register in continuous mode of ADC Buffer. In real only mode this refers to the number of real samples and in complex mode, this refers to number of complex samples.  This refers to the number of samples per channel. This counter increments once for every new sample from DFE (as long as 1 or more channels are enabled). The max allowed value varies depending on other configurations (No of channels enabled and real/complex data). Continous mode is expected to be only used for CZ and ADC Buffer Testpattern mode" end="0" id="ADCBUFSAMPCNT" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ADCBUFINTGENDITHERDLY" description="" id="ADCBUFINTGENDITHERDLY" offset="0x838" width="32">
    
  <bitfield begin="31" description="TI Internal Feature. Additional dithering delay added on the Chirp Avilable interrupt" end="0" id="ADCBUFINTGENDITHERDLY" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CBUFF_FRAME_START_SEL" description="" id="CBUFF_FRAME_START_SEL" offset="0x83C" width="32">
    
  <bitfield begin="0" description="writing: 1'b0: selects frame_start from DFE 1'b1: Selects frame_start from chirp_avail (adc capture complete)" end="0" id="sel" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CQCFG1" description="" id="CQCFG1" offset="0xC00" width="32">
    
  <bitfield begin="30" description="128-bit Address offset which inidcates the start address for storing CQ0  (ADC/RxIF Saturation Detection) from the start of CQ memory. This is not the byte address offset but 128 bit address offset" end="22" id="CQ2BASEADDR" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="21" description="128-bit Address offset which inidcates the start address for storing CQ0 (Signal Image Band Energy detection) from the start of CQ memory. This is not the byte address offset but 128 bit address offset" end="13" id="CQ1BASEADDR" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="12" description="128-bit Address offset which inidcates the start address for storing CQ0 (Wide Band Energy detection) from the start of CQ memory. This is not the byte address offset but 128 bit address offset" end="4" id="CQ0BASEADDR" rwaccess="RW" width="9"></bitfield>
    
  <bitfield begin="3" description="This is used to pack the CQ data into only the LSB 96 bits of each row of the CQ memory. This can be used in 3 channel mode of LVDS where the ADC data and Chirp Params occupy only LSB 96 bits of each memory row." end="3" id="CQ96BITPACKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="This is used to appropriately pack the valid CQ data bits in appropriate bits in the CQ memory. 00, 01->Raw 16,  10-->Raw 12,  11-->Raw14" end="0" id="CQDATAWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CQCFG2" description="" id="CQCFG2" offset="0xC04" width="32">
    
  <bitfield begin="17" description="writing: 1'b0: ungates the clk to CQ logic 1'b1: Gates the clk to CQ logic" end="17" id="CQ_CLK_GATE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Ping pong select override value for CQ Memory. 1 --> Read access from Chirp Info Slave of DSS Interconnect will be routed to ping memory and write access from CQ_W/DFE write will be routed to pong memory. 0 --> Read access from Chirp Info Slave of DSS Interconnect will be routed to pong memory and write access from CQ_W/DFE write will be routed to ping memory." end="16" id="CQPIPOSELVAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Ping pong select override control for CQ Memory. 0 --> Ping-pong select comes from HW FSM (same as the ping-pong select for ADC Buffer)/DMMCQPINPONSEL 1 --> Ping pong select for CQ memory is taken from SW register (CQPIPOSELVAL)" end="12" id="CQPIPOSELCNT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="TI Internal Feaure Test Mode enable for CQ2 (ADC/RxIF Saturation). Once enabled, each 8 bit data is same as Addr+1." end="8" id="CQ2TESTMODEEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="TI Internal Feaure Test Mode enable for CQ1 (SI). Once enabled, each 16 bit data is same as [2*Addr+1 for the MSB 8 bits and Addr+1 for the LSB 8 bits." end="4" id="CQ1TESTMODEEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="TI Internal Feaure Test Mode enable for CQ0 (WBE). Once enabled, each 16 bit data is same as [2*Addr+1 for the MSB 8 bits and Addr+1 for the LSB 8 bits." end="0" id="CQ0TESTMODEEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPREG0" description="" id="CPREG0" offset="0xC08" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG1" description="" id="CPREG1" offset="0xC0C" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG2" description="" id="CPREG2" offset="0xC10" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG3" description="" id="CPREG3" offset="0xC14" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG4" description="" id="CPREG4" offset="0xC18" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG5" description="" id="CPREG5" offset="0xC1C" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG6" description="" id="CPREG6" offset="0xC20" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG7" description="" id="CPREG7" offset="0xC24" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG8" description="" id="CPREG8" offset="0xC28" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG9" description="" id="CPREG9" offset="0xC2C" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG10" description="" id="CPREG10" offset="0xC30" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG11" description="" id="CPREG11" offset="0xC34" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG12" description="" id="CPREG12" offset="0xC38" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG13" description="" id="CPREG13" offset="0xC3C" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG14" description="" id="CPREG14" offset="0xC40" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPREG15" description="" id="CPREG15" offset="0xC44" width="32">
    
  <bitfield begin="31" description="Chirp Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG0" description="" id="CH0CPREG0" offset="0xC48" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG1" description="" id="CH0CPREG1" offset="0xC4C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG2" description="" id="CH0CPREG2" offset="0xC50" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG3" description="" id="CH0CPREG3" offset="0xC54" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG4" description="" id="CH0CPREG4" offset="0xC58" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG5" description="" id="CH0CPREG5" offset="0xC5C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG6" description="" id="CH0CPREG6" offset="0xC60" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG7" description="" id="CH0CPREG7" offset="0xC64" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG8" description="" id="CH0CPREG8" offset="0xC68" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG9" description="" id="CH0CPREG9" offset="0xC6C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG10" description="" id="CH0CPREG10" offset="0xC70" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG11" description="" id="CH0CPREG11" offset="0xC74" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG12" description="" id="CH0CPREG12" offset="0xC78" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG13" description="" id="CH0CPREG13" offset="0xC7C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG14" description="" id="CH0CPREG14" offset="0xC80" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH0CPREG15" description="" id="CH0CPREG15" offset="0xC84" width="32">
    
  <bitfield begin="31" description="Multi Chirp 0 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH0CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG0" description="" id="CH1CPREG0" offset="0xC88" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG1" description="" id="CH1CPREG1" offset="0xC8C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG2" description="" id="CH1CPREG2" offset="0xC90" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG3" description="" id="CH1CPREG3" offset="0xC94" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG4" description="" id="CH1CPREG4" offset="0xC98" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG5" description="" id="CH1CPREG5" offset="0xC9C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG6" description="" id="CH1CPREG6" offset="0xCA0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG7" description="" id="CH1CPREG7" offset="0xCA4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG8" description="" id="CH1CPREG8" offset="0xCA8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG9" description="" id="CH1CPREG9" offset="0xCAC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG10" description="" id="CH1CPREG10" offset="0xCB0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG11" description="" id="CH1CPREG11" offset="0xCB4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG12" description="" id="CH1CPREG12" offset="0xCB8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG13" description="" id="CH1CPREG13" offset="0xCBC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG14" description="" id="CH1CPREG14" offset="0xCC0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH1CPREG15" description="" id="CH1CPREG15" offset="0xCC4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 1 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH1CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG0" description="" id="CH2CPREG0" offset="0xCC8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG1" description="" id="CH2CPREG1" offset="0xCCC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG2" description="" id="CH2CPREG2" offset="0xCD0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG3" description="" id="CH2CPREG3" offset="0xCD4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG4" description="" id="CH2CPREG4" offset="0xCD8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG5" description="" id="CH2CPREG5" offset="0xCDC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG6" description="" id="CH2CPREG6" offset="0xCE0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG7" description="" id="CH2CPREG7" offset="0xCE4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG8" description="" id="CH2CPREG8" offset="0xCE8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG9" description="" id="CH2CPREG9" offset="0xCEC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG10" description="" id="CH2CPREG10" offset="0xCF0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG11" description="" id="CH2CPREG11" offset="0xCF4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG12" description="" id="CH2CPREG12" offset="0xCF8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG13" description="" id="CH2CPREG13" offset="0xCFC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG14" description="" id="CH2CPREG14" offset="0xD00" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH2CPREG15" description="" id="CH2CPREG15" offset="0xD04" width="32">
    
  <bitfield begin="31" description="Multi Chirp 2 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH2CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG0" description="" id="CH3CPREG0" offset="0xD08" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG1" description="" id="CH3CPREG1" offset="0xD0C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG2" description="" id="CH3CPREG2" offset="0xD10" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG3" description="" id="CH3CPREG3" offset="0xD14" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG4" description="" id="CH3CPREG4" offset="0xD18" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG5" description="" id="CH3CPREG5" offset="0xD1C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG6" description="" id="CH3CPREG6" offset="0xD20" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG7" description="" id="CH3CPREG7" offset="0xD24" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG8" description="" id="CH3CPREG8" offset="0xD28" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG9" description="" id="CH3CPREG9" offset="0xD2C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG10" description="" id="CH3CPREG10" offset="0xD30" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG11" description="" id="CH3CPREG11" offset="0xD34" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG12" description="" id="CH3CPREG12" offset="0xD38" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG13" description="" id="CH3CPREG13" offset="0xD3C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG14" description="" id="CH3CPREG14" offset="0xD40" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH3CPREG15" description="" id="CH3CPREG15" offset="0xD44" width="32">
    
  <bitfield begin="31" description="Multi Chirp 3 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH3CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG0" description="" id="CH4CPREG0" offset="0xD48" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG1" description="" id="CH4CPREG1" offset="0xD4C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG2" description="" id="CH4CPREG2" offset="0xD50" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG3" description="" id="CH4CPREG3" offset="0xD54" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG4" description="" id="CH4CPREG4" offset="0xD58" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG5" description="" id="CH4CPREG5" offset="0xD5C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG6" description="" id="CH4CPREG6" offset="0xD60" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG7" description="" id="CH4CPREG7" offset="0xD64" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG8" description="" id="CH4CPREG8" offset="0xD68" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG9" description="" id="CH4CPREG9" offset="0xD6C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG10" description="" id="CH4CPREG10" offset="0xD70" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG11" description="" id="CH4CPREG11" offset="0xD74" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG12" description="" id="CH4CPREG12" offset="0xD78" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG13" description="" id="CH4CPREG13" offset="0xD7C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG14" description="" id="CH4CPREG14" offset="0xD80" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH4CPREG15" description="" id="CH4CPREG15" offset="0xD84" width="32">
    
  <bitfield begin="31" description="Multi Chirp 4 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH4CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG0" description="" id="CH5CPREG0" offset="0xD88" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG1" description="" id="CH5CPREG1" offset="0xD8C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG2" description="" id="CH5CPREG2" offset="0xD90" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG3" description="" id="CH5CPREG3" offset="0xD94" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG4" description="" id="CH5CPREG4" offset="0xD98" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG5" description="" id="CH5CPREG5" offset="0xD9C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG6" description="" id="CH5CPREG6" offset="0xDA0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG7" description="" id="CH5CPREG7" offset="0xDA4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG8" description="" id="CH5CPREG8" offset="0xDA8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG9" description="" id="CH5CPREG9" offset="0xDAC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG10" description="" id="CH5CPREG10" offset="0xDB0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG11" description="" id="CH5CPREG11" offset="0xDB4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG12" description="" id="CH5CPREG12" offset="0xDB8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG13" description="" id="CH5CPREG13" offset="0xDBC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG14" description="" id="CH5CPREG14" offset="0xDC0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH5CPREG15" description="" id="CH5CPREG15" offset="0xDC4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 5 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH5CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG0" description="" id="CH6CPREG0" offset="0xDC8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG1" description="" id="CH6CPREG1" offset="0xDCC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG2" description="" id="CH6CPREG2" offset="0xDD0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG3" description="" id="CH6CPREG3" offset="0xDD4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG4" description="" id="CH6CPREG4" offset="0xDD8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG5" description="" id="CH6CPREG5" offset="0xDDC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG6" description="" id="CH6CPREG6" offset="0xDE0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG7" description="" id="CH6CPREG7" offset="0xDE4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG8" description="" id="CH6CPREG8" offset="0xDE8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG9" description="" id="CH6CPREG9" offset="0xDEC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG10" description="" id="CH6CPREG10" offset="0xDF0" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG11" description="" id="CH6CPREG11" offset="0xDF4" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG12" description="" id="CH6CPREG12" offset="0xDF8" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG13" description="" id="CH6CPREG13" offset="0xDFC" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG14" description="" id="CH6CPREG14" offset="0xE00" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH6CPREG15" description="" id="CH6CPREG15" offset="0xE04" width="32">
    
  <bitfield begin="31" description="Multi Chirp 6 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH6CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG0" description="" id="CH7CPREG0" offset="0xE08" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 0. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG1" description="" id="CH7CPREG1" offset="0xE0C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 1. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG2" description="" id="CH7CPREG2" offset="0xE10" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 2. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG3" description="" id="CH7CPREG3" offset="0xE14" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 3. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG4" description="" id="CH7CPREG4" offset="0xE18" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 4. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG5" description="" id="CH7CPREG5" offset="0xE1C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 5. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG6" description="" id="CH7CPREG6" offset="0xE20" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 6. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG7" description="" id="CH7CPREG7" offset="0xE24" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 7. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG8" description="" id="CH7CPREG8" offset="0xE28" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 8. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG8" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG9" description="" id="CH7CPREG9" offset="0xE2C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 9. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG9" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG10" description="" id="CH7CPREG10" offset="0xE30" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 10. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG10" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG11" description="" id="CH7CPREG11" offset="0xE34" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 11. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG11" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG12" description="" id="CH7CPREG12" offset="0xE38" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 12. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG12" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG13" description="" id="CH7CPREG13" offset="0xE3C" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 13. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG13" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG14" description="" id="CH7CPREG14" offset="0xE40" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 14. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG14" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH7CPREG15" description="" id="CH7CPREG15" offset="0xE44" width="32">
    
  <bitfield begin="31" description="Multi Chirp 7 Parameters Register 15. Refer to Chirp Parameter section for more details (DSS_CP)" end="0" id="CH7CPREG15" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CH01_HIL_CP_OVERRIDE" description="" id="CH01_HIL_CP_OVERRIDE" offset="0xE48" width="32">
    
  <bitfield begin="31" description="Override data used for Chirp1. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="16" id="chirp1" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Override data used for Chirp0. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="0" id="chirp0" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CH23_HIL_CP_OVERRIDE" description="" id="CH23_HIL_CP_OVERRIDE" offset="0xE4C" width="32">
    
  <bitfield begin="31" description="Override data used for Chirp3. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="16" id="chirp3" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Override data used for Chirp2. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="0" id="chirp2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CH45_HIL_CP_OVERRIDE" description="" id="CH45_HIL_CP_OVERRIDE" offset="0xE50" width="32">
    
  <bitfield begin="31" description="Override data used for Chirp5. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="16" id="chirp5" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Override data used for Chirp4. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="0" id="chirp4" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CH67_HIL_CP_OVERRIDE" description="" id="CH67_HIL_CP_OVERRIDE" offset="0xE54" width="32">
    
  <bitfield begin="31" description="Override data used for Chirp7. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="16" id="chirp7" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Override data used for Chirp6. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="0" id="chirp6" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CH_HIL_CP_OVERRIDE" description="" id="CH_HIL_CP_OVERRIDE" offset="0xE58" width="32">
    
  <bitfield begin="15" description="Override data used for Chirp. data[11:0]  is used for overriding chirp number data[15:12] is used for overriding chirp profile index" end="0" id="chirp" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW0" description="" id="HW_SPARE_RW0" offset="0xFD0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW1" description="" id="HW_SPARE_RW1" offset="0xFD4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW2" description="" id="HW_SPARE_RW2" offset="0xFD8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RW3" description="" id="HW_SPARE_RW3" offset="0xFDC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rw3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO0" description="" id="HW_SPARE_RO0" offset="0xFE0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO1" description="" id="HW_SPARE_RO1" offset="0xFE4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO2" description="" id="HW_SPARE_RO2" offset="0xFE8" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_RO3" description="" id="HW_SPARE_RO3" offset="0xFEC" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_ro3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_WPH" description="" id="HW_SPARE_WPH" offset="0xFF0" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="0" id="hw_spare_wph" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HW_SPARE_REC" description="" id="HW_SPARE_REC" offset="0xFF4" width="32">
    
  <bitfield begin="31" description="Reserved for HW R&amp;D" end="31" id="hw_spare_rec31" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Reserved for HW R&amp;D" end="30" id="hw_spare_rec30" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Reserved for HW R&amp;D" end="29" id="hw_spare_rec29" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Reserved for HW R&amp;D" end="28" id="hw_spare_rec28" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Reserved for HW R&amp;D" end="27" id="hw_spare_rec27" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Reserved for HW R&amp;D" end="26" id="hw_spare_rec26" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Reserved for HW R&amp;D" end="25" id="hw_spare_rec25" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Reserved for HW R&amp;D" end="24" id="hw_spare_rec24" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved for HW R&amp;D" end="23" id="hw_spare_rec23" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Reserved for HW R&amp;D" end="22" id="hw_spare_rec22" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Reserved for HW R&amp;D" end="21" id="hw_spare_rec21" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Reserved for HW R&amp;D" end="20" id="hw_spare_rec20" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Reserved for HW R&amp;D" end="19" id="hw_spare_rec19" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Reserved for HW R&amp;D" end="18" id="hw_spare_rec18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Reserved for HW R&amp;D" end="17" id="hw_spare_rec17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Reserved for HW R&amp;D" end="16" id="hw_spare_rec16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved for HW R&amp;D" end="15" id="hw_spare_rec15" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved for HW R&amp;D" end="14" id="hw_spare_rec14" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Reserved for HW R&amp;D" end="13" id="hw_spare_rec13" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Reserved for HW R&amp;D" end="12" id="hw_spare_rec12" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved for HW R&amp;D" end="11" id="hw_spare_rec11" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Reserved for HW R&amp;D" end="10" id="hw_spare_rec10" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Reserved for HW R&amp;D" end="9" id="hw_spare_rec9" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Reserved for HW R&amp;D" end="8" id="hw_spare_rec8" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved for HW R&amp;D" end="7" id="hw_spare_rec7" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Reserved for HW R&amp;D" end="6" id="hw_spare_rec6" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Reserved for HW R&amp;D" end="5" id="hw_spare_rec5" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Reserved for HW R&amp;D" end="4" id="hw_spare_rec4" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved for HW R&amp;D" end="3" id="hw_spare_rec3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Reserved for HW R&amp;D" end="2" id="hw_spare_rec2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Reserved for HW R&amp;D" end="1" id="hw_spare_rec1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Reserved for HW R&amp;D" end="0" id="hw_spare_rec0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK0" description="  - KICK0 component " id="LOCK0_KICK0" offset="0x1008" width="32">
    
  <bitfield begin="31" description=" - KICK0 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LOCK0_KICK1" description="  - KICK1 component " id="LOCK0_KICK1" offset="0x100C" width="32">
    
  <bitfield begin="31" description=" - KICK1 component" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="intr_raw_status" description=" Interrupt Raw Status/Set Register " id="intr_raw_status" offset="0x1010" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enabled_status_clear" description=" Interrupt Enabled Status/Clear register " id="intr_enabled_status_clear" offset="0x1014" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable" description=" Interrupt Enable register " id="intr_enable" offset="0x1018" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="intr_enable_clear" description=" Interrupt Enable Clear register " id="intr_enable_clear" offset="0x101C" width="32">
    
  <bitfield begin="3" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="eoi" description=" EOI register " id="eoi" offset="0x1020" width="32">
    
  <bitfield begin="7" description="EOI vector value. Write this with interrupt distribution value in the chip." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_address" description=" Fault Address register " id="fault_address" offset="0x1024" width="32">
    
  <bitfield begin="31" description="Fault Address." end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="fault_type_status" description=" Fault Type Status register " id="fault_type_status" offset="0x1028" width="32">
    
  <bitfield begin="6" description="Non-secure access." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="fault_attr_status" description=" Fault Attribute Status register " id="fault_attr_status" offset="0x102C" width="32">
    
  <bitfield begin="31" description="XID." end="20" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description="Route ID." end="8" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="7" description="Privilege ID." end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="fault_clear" description=" Fault Clear register " id="fault_clear" offset="0x1030" width="32">
    
  <bitfield begin="0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
</module>
