// Seed: 2020584863
module module_0 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    input uwire id_7
);
  assign id_1 = 1'd0;
  assign id_6 = id_5;
  wire id_9;
  supply1 id_10 = 1, id_11;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    output tri1 id_10,
    output wand id_11,
    input tri0 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    input wor id_16,
    input tri id_17,
    output wire id_18,
    output supply1 id_19,
    input uwire id_20,
    output tri1 id_21,
    output wire id_22,
    input supply1 id_23,
    output wor id_24,
    output wor id_25,
    output supply1 id_26,
    output tri0 id_27,
    output wor id_28,
    input tri id_29,
    output supply1 id_30,
    input uwire id_31,
    input wor id_32,
    input tri1 id_33,
    input wand id_34,
    output uwire id_35,
    output tri1 id_36,
    input supply1 id_37,
    input wand id_38,
    input wor id_39
);
  module_0(
      id_4, id_14, id_39, id_2, id_35, id_15, id_27, id_39
  );
endmodule
