Status: 
# Simulation - Working
-- Initialization Working
-- Write Working
-- Read working (but out of order)
-- Refresh mechanism added
-- Updated tb with N random write+read test cases


# Implementation - In progress
-- tested phase shift of 22.5 degree on dqs @ 400 MHz
-- add PLLs (100M -> 400M) , (400M to 400M+22.5o)
-- add DDR primitive for dq_out signal
-- add Tristate primitive for dq and dqs pins
