Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 24 17:23:36 2023
| Host         : AHWV-AC3E-UTFSM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_16bits_control_sets_placed.rpt
| Design       : pwm_16bits
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   148 |
|    Minimum number of control sets                        |   148 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1023 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   148 |
| >= 0 to < 4        |   146 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |              48 |           48 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             113 |          102 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |        Enable Signal       |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+--------------+
|  REG_CARR/reg_out_reg[11]_LDC_i_1__0_n_0    |                            | REG_CARR/reg_out_reg[11]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[0]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[0]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[12]_LDC_i_1__0_n_0    |                            | REG_CARR/reg_out_reg[12]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[10]_LDC_i_1__0_n_0    |                            | REG_CARR/reg_out_reg[10]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[5]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[5]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[9]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[9]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[13]_LDC_i_1__0_n_0    |                            | REG_CARR/reg_out_reg[13]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[1]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[1]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[14]_LDC_i_1__0_n_0    |                            | REG_CARR/reg_out_reg[14]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[3]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[3]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[4]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[4]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[7]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[7]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[15]_LDC_i_1__0_n_0    |                            | REG_CARR/reg_out_reg[15]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[2]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[2]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[8]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[8]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_CARR/reg_out_reg[6]_LDC_i_1__0_n_0     |                            | REG_CARR/reg_out_reg[6]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[11]_LDC_i_1__1_n_0 |                            | REG_COMPARE/reg_out_reg[11]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[12]_LDC_i_1__1_n_0 |                            | REG_COMPARE/reg_out_reg[12]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[0]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[0]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[10]_LDC_i_1__1_n_0 |                            | REG_COMPARE/reg_out_reg[10]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[9]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[9]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[6]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[6]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[5]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[5]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[13]_LDC_i_1__1_n_0 |                            | REG_COMPARE/reg_out_reg[13]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[1]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[1]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[15]_LDC_i_1__1_n_0 |                            | REG_COMPARE/reg_out_reg[15]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[14]_LDC_i_1__1_n_0 |                            | REG_COMPARE/reg_out_reg[14]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[7]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[7]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[3]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[3]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[4]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[4]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[2]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[2]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_COMPARE/reg_out_reg[8]_LDC_i_1__1_n_0  |                            | REG_COMPARE/reg_out_reg[8]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[10]_LDC_i_1_n_0     |                            | REG_PERIOD/reg_out_reg[10]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[12]_LDC_i_1_n_0     |                            | REG_PERIOD/reg_out_reg[12]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[0]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[0]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[13]_LDC_i_1_n_0     |                            | REG_PERIOD/reg_out_reg[13]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[11]_LDC_i_1_n_0     |                            | REG_PERIOD/reg_out_reg[11]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[2]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[2]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[5]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[5]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[6]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[6]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[14]_LDC_i_1_n_0     |                            | REG_PERIOD/reg_out_reg[14]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[7]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[7]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[15]_LDC_i_1_n_0     |                            | REG_PERIOD/reg_out_reg[15]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[1]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[1]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[3]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[3]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[8]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[9]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[9]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  REG_PERIOD/reg_out_reg[4]_LDC_i_1_n_0      |                            | REG_PERIOD/reg_out_reg[4]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[15]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/carrier_mask_i_1_n_0 | reset_IBUF                                 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[10]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[11]_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[11]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[0]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[0]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[12]_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[12]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[10]_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[7]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[5]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[9]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[9]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[4]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[13]_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[15]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[1]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[14]_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[3]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[4]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[6]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[7]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[15]_LDC_i_1__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[2]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[5]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[8]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[13]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[2]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[3]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[14]_LDC_i_2__0_n_0    |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[8]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[6]_LDC_i_1__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_CARR/reg_out_reg[1]_LDC_i_2__0_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[10]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[12]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[11]_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[11]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[12]_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[0]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[0]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[10]_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[9]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[6]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[13]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[15]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[5]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[6]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[13]_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[1]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[4]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[15]_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[14]_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[7]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[7]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[14]_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[2]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[1]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[3]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[3]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[5]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[8]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[4]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[2]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[8]_LDC_i_1__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_COMPARE/reg_out_reg[9]_LDC_i_2__1_n_0  |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[0]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[10]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[12]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[0]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[13]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[13]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[10]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[11]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[11]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[12]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[9]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[2]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[5]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[6]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[14]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[7]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[15]_LDC_i_1_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[1]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[2]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[3]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[1]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[3]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[7]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[8]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[9]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[4]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[8]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[4]_LDC_i_1_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[5]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[6]_LDC_i_2_n_0      |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               | CARR1/mask_event_reg_0     | REG_PERIOD/reg_out_reg[14]_LDC_i_2_n_0     |                1 |              1 |         1.00 |
|  pwm_clk_BUFG                               |                            | reset_IBUF                                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                              |                            | reset_IBUF                                 |                3 |              6 |         2.00 |
|  pwm_clk_BUFG                               | CARR1/carrier[15]_i_1_n_0  | reset_IBUF                                 |                5 |             16 |         3.20 |
+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+--------------+


