
*** Running vivado
    with args -log COEN313Project.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source COEN313Project.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source COEN313Project.tcl -notrace
create_project: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.121 ; gain = 26.016 ; free physical = 10870 ; free virtual = 22655
Command: link_design -top COEN313Project -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1591.344 ; gain = 283.215 ; free physical = 10615 ; free virtual = 22400
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:02 . Memory (MB): peak = 1675.371 ; gain = 84.027 ; free physical = 10607 ; free virtual = 22392

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b24367b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2121.871 ; gain = 446.500 ; free physical = 10177 ; free virtual = 21961

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22013
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22013
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22013
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22013
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22012
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22012
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22012
Ending Logic Optimization Task | Checksum: 1b24367b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b24367b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22012

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b24367b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.871 ; gain = 0.000 ; free physical = 10228 ; free virtual = 22012
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2121.871 ; gain = 530.527 ; free physical = 10228 ; free virtual = 22012
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/s/s_uindon/Dropbox/Project/Project/Project.runs/impl_1/COEN313Project_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:06 . Memory (MB): peak = 2153.895 ; gain = 32.023 ; free physical = 10228 ; free virtual = 22013
INFO: [runtcl-4] Executing : report_drc -file COEN313Project_drc_opted.rpt -pb COEN313Project_drc_opted.pb -rpx COEN313Project_drc_opted.rpx
Command: report_drc -file COEN313Project_drc_opted.rpt -pb COEN313Project_drc_opted.pb -rpx COEN313Project_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/s/s_uindon/Dropbox/Project/Project/Project.runs/impl_1/COEN313Project_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 2193.906 ; gain = 40.012 ; free physical = 10184 ; free virtual = 21961
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.906 ; gain = 0.000 ; free physical = 10182 ; free virtual = 21960
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8e747f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2193.906 ; gain = 0.000 ; free physical = 10182 ; free virtual = 21960
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.906 ; gain = 0.000 ; free physical = 10182 ; free virtual = 21960

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b494e727

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2222.914 ; gain = 29.008 ; free physical = 10179 ; free virtual = 21956

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 143ab92ad

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2222.914 ; gain = 29.008 ; free physical = 10179 ; free virtual = 21956

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 143ab92ad

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2222.914 ; gain = 29.008 ; free physical = 10179 ; free virtual = 21956
Phase 1 Placer Initialization | Checksum: 143ab92ad

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2222.914 ; gain = 29.008 ; free physical = 10179 ; free virtual = 21956

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 143ab92ad

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2222.914 ; gain = 29.008 ; free physical = 10178 ; free virtual = 21955
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 17d085b92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10154 ; free virtual = 21932

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17d085b92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10154 ; free virtual = 21932

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143de5078

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10154 ; free virtual = 21932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16f1fef87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10154 ; free virtual = 21932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f1fef87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10154 ; free virtual = 21932

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10151 ; free virtual = 21928

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10151 ; free virtual = 21928

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10151 ; free virtual = 21928
Phase 3 Detail Placement | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10151 ; free virtual = 21928

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10151 ; free virtual = 21928

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10152 ; free virtual = 21929

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15804d365

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10152 ; free virtual = 21929

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a9ad19e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10152 ; free virtual = 21929
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a9ad19e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10152 ; free virtual = 21929
Ending Placer Task | Checksum: eb3c9909

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2350.973 ; gain = 157.066 ; free physical = 10167 ; free virtual = 21944
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2350.973 ; gain = 0.000 ; free physical = 10172 ; free virtual = 21950
INFO: [Common 17-1381] The checkpoint '/nfs/home/s/s_uindon/Dropbox/Project/Project/Project.runs/impl_1/COEN313Project_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file COEN313Project_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2350.973 ; gain = 0.000 ; free physical = 10159 ; free virtual = 21937
INFO: [runtcl-4] Executing : report_utilization -file COEN313Project_utilization_placed.rpt -pb COEN313Project_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2350.973 ; gain = 0.000 ; free physical = 10166 ; free virtual = 21944
INFO: [runtcl-4] Executing : report_control_sets -verbose -file COEN313Project_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2350.973 ; gain = 0.000 ; free physical = 10167 ; free virtual = 21945
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4ab62793 ConstDB: 0 ShapeSum: a0867176 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8811c284

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2391.973 ; gain = 41.000 ; free physical = 10014 ; free virtual = 21792
Post Restoration Checksum: NetGraph: 38e3e44f NumContArr: 4f2dde35 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 8811c284

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.961 ; gain = 47.988 ; free physical = 9983 ; free virtual = 21761

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8811c284

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2398.961 ; gain = 47.988 ; free physical = 9983 ; free virtual = 21761
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 66c7ba1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9975 ; free virtual = 21753

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18dc97b6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: f6f8a4f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754
Phase 4 Rip-up And Reroute | Checksum: f6f8a4f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: f6f8a4f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: f6f8a4f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754
Phase 6 Post Hold Fix | Checksum: f6f8a4f6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00152326 %
  Global Horizontal Routing Utilization  = 0.00156294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f6f8a4f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.227 ; gain = 57.254 ; free physical = 9976 ; free virtual = 21754

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f6f8a4f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.227 ; gain = 59.254 ; free physical = 9976 ; free virtual = 21754

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19412243a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.227 ; gain = 59.254 ; free physical = 9976 ; free virtual = 21754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2410.227 ; gain = 59.254 ; free physical = 10009 ; free virtual = 21787

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2410.230 ; gain = 59.258 ; free physical = 10009 ; free virtual = 21787
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2410.230 ; gain = 0.000 ; free physical = 10009 ; free virtual = 21788
INFO: [Common 17-1381] The checkpoint '/nfs/home/s/s_uindon/Dropbox/Project/Project/Project.runs/impl_1/COEN313Project_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file COEN313Project_drc_routed.rpt -pb COEN313Project_drc_routed.pb -rpx COEN313Project_drc_routed.rpx
Command: report_drc -file COEN313Project_drc_routed.rpt -pb COEN313Project_drc_routed.pb -rpx COEN313Project_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/s/s_uindon/Dropbox/Project/Project/Project.runs/impl_1/COEN313Project_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file COEN313Project_methodology_drc_routed.rpt -pb COEN313Project_methodology_drc_routed.pb -rpx COEN313Project_methodology_drc_routed.rpx
Command: report_methodology -file COEN313Project_methodology_drc_routed.rpt -pb COEN313Project_methodology_drc_routed.pb -rpx COEN313Project_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nfs/home/s/s_uindon/Dropbox/Project/Project/Project.runs/impl_1/COEN313Project_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file COEN313Project_power_routed.rpt -pb COEN313Project_power_summary_routed.pb -rpx COEN313Project_power_routed.rpx
Command: report_power -file COEN313Project_power_routed.rpt -pb COEN313Project_power_summary_routed.pb -rpx COEN313Project_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file COEN313Project_route_status.rpt -pb COEN313Project_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file COEN313Project_timing_summary_routed.rpt -pb COEN313Project_timing_summary_routed.pb -rpx COEN313Project_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file COEN313Project_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file COEN313Project_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file COEN313Project_bus_skew_routed.rpt -pb COEN313Project_bus_skew_routed.pb -rpx COEN313Project_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 21:16:05 2023...

