{"vcs1":{"timestamp_begin":1680124806.077826676, "rt":0.25, "ut":0.10, "st":0.04}}
{"vcselab":{"timestamp_begin":1680124806.350315119, "rt":0.24, "ut":0.11, "st":0.05}}
{"link":{"timestamp_begin":1680124806.607308764, "rt":0.14, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680124805.942800778}
{"VCS_COMP_START_TIME": 1680124805.942800778}
{"VCS_COMP_END_TIME": 1680124806.769090832}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv 02_tb.sv 01_sender.sv"}
{"vcs1": {"peak_mem": 338564}}
{"stitch_vcselab": {"peak_mem": 238984}}
