set ::env(PROJECT_NAME) fpu_double
set ::env(DESIGN_TOP) fpu_double
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/fpu_double/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/fpu_double/rtl/fpu_double.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
