Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,17
design__inferred_latch__count,0
design__instance__count,8588
design__instance__area,69267.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,52
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002160195028409362
power__switching__total,0.001360471942462027
power__leakage__total,7.200537766038906e-08
power__total,0.0035207390319556
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.160896
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.160896
timing__hold__ws__corner:nom_tt_025C_1v80,0.269316
timing__setup__ws__corner:nom_tt_025C_1v80,10.382873
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.269316
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.382873
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,176
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,52
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.253232
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.253232
timing__hold__ws__corner:nom_ss_100C_1v60,0.805839
timing__setup__ws__corner:nom_ss_100C_1v60,-0.459698
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.797478
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.459698
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.805839
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.459698
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,3
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,52
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.11701
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.11701
timing__hold__ws__corner:nom_ff_n40C_1v95,0.071922
timing__setup__ws__corner:nom_ff_n40C_1v95,14.134536
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.071922
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.134536
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,228
design__max_fanout_violation__count,52
design__max_cap_violation__count,1
clock__skew__worst_hold,0.273444
clock__skew__worst_setup,0.110438
timing__hold__ws,0.071922
timing__setup__ws,-0.699469
timing__hold__tns,0.0
timing__setup__tns,-2.006878
timing__hold__wns,0.0
timing__setup__wns,-0.699469
timing__hold_vio__count,0
timing__hold_r2r__ws,0.071922
timing__hold_r2r_vio__count,0
timing__setup_vio__count,11
timing__setup_r2r__ws,-0.699469
timing__setup_r2r_vio__count,11
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,8588
design__instance__area__stdcell,69267.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.464313
design__instance__utilization__stdcell,0.464313
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,273512
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,192
antenna__violating__nets,41
antenna__violating__pins,56
route__antenna_violation__count,41
route__net,6449
route__net__special,2
route__drc_errors__iter:1,9468
route__wirelength__iter:1,336621
route__drc_errors__iter:2,5078
route__wirelength__iter:2,334272
route__drc_errors__iter:3,4620
route__wirelength__iter:3,333597
route__drc_errors__iter:4,1462
route__wirelength__iter:4,333795
route__drc_errors__iter:5,443
route__wirelength__iter:5,333928
route__drc_errors__iter:6,175
route__wirelength__iter:6,333950
route__drc_errors__iter:7,96
route__wirelength__iter:7,333879
route__drc_errors__iter:8,2
route__wirelength__iter:8,333843
route__drc_errors__iter:9,1
route__wirelength__iter:9,333843
route__drc_errors__iter:10,0
route__wirelength__iter:10,333849
route__drc_errors,0
route__wirelength,333849
route__vias,61549
route__vias__singlecut,61549
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,746.49
timing__unannotated_net__count__corner:nom_tt_025C_1v80,352
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,352
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,352
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,52
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.150635
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.150635
timing__hold__ws__corner:min_tt_025C_1v80,0.270576
timing__setup__ws__corner:min_tt_025C_1v80,10.592443
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.270576
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.592443
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,352
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,125
design__max_fanout_violation__count__corner:min_ss_100C_1v60,52
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.240248
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.240248
timing__hold__ws__corner:min_ss_100C_1v60,0.805742
timing__setup__ws__corner:min_ss_100C_1v60,-0.182062
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.227899
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-0.182062
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.805742
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,2
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.182062
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,2
timing__unannotated_net__count__corner:min_ss_100C_1v60,352
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,52
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.110438
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.110438
timing__hold__ws__corner:min_ff_n40C_1v95,0.075087
timing__setup__ws__corner:min_ff_n40C_1v95,14.276474
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.075087
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.276474
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,352
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,16
design__max_fanout_violation__count__corner:max_tt_025C_1v80,52
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.176153
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.176153
timing__hold__ws__corner:max_tt_025C_1v80,0.273522
timing__setup__ws__corner:max_tt_025C_1v80,10.212728
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.273522
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.212728
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,352
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,228
design__max_fanout_violation__count__corner:max_ss_100C_1v60,52
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.273444
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.273444
timing__hold__ws__corner:max_ss_100C_1v60,0.807759
timing__setup__ws__corner:max_ss_100C_1v60,-0.699469
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2.006878
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-0.699469
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.807759
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.699469
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,6
timing__unannotated_net__count__corner:max_ss_100C_1v60,352
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,52
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.128287
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.128287
timing__hold__ws__corner:max_ff_n40C_1v95,0.073511
timing__setup__ws__corner:max_ff_n40C_1v95,14.018675
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.073511
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.018675
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,352
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,352
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000100058
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000105413
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000659277
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000105413
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000062999999999999998207922229098709721029081265442073345184326171875
ir__drop__worst,0.000100000000000000004792173602385929598312941379845142364501953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
