23}

24
De)

2.6

2.8

REGISTERS

CURRENT PROGRAM STATUS REGISTER
Processor Modes

Banked Registers

State and Instruction Sets

Interrupt Masks

Condition Flags

Conditional Execution

PIPELINE

2.3.1 Pipeline Executing Characteristics
EXCEPTIONS, INTERRUPTS, AND THE VECTOR TABLE
CorE EXTENSIONS

2.5.1 Cache and Tightly Coupled Memory
2.5.2. Memory Management

2.5.3 Coprocessors

ARCHITECTURE REVISIONS

2.6.1 Nomenclature

2.6.2. Architecture Evolution
PROCESSOR FAMILIES

ARM7 Family

ARM9 Family

ARM1O0 Family

ARM11 Family

Specialized Processors

SUMMARY