<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: verilog_frontend.cc Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/de0/verilog__frontend_8cc_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">verilog_frontend.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dd/de0/verilog__frontend_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  yosys -- Yosys Open SYnthesis Suite</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2012  Clifford Wolf &lt;clifford@clifford.at&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Permission to use, copy, modify, and/or distribute this software for any</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  purpose with or without fee is hereby granted, provided that the above</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  copyright notice and this permission notice appear in all copies.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  </span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *  ---</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  The Verilog frontend.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  This frontend is using the AST frontend library (see frontends/ast/).</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  Thus this frontend does not generate RTLIL code directly but creates an</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  AST directly from the Verilog parse tree and then passes this AST to</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  the AST frontend library.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d81/verilog__frontend_8h.html">verilog_frontend.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d6/d81/yosys_8h.html">kernel/yosys.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../db/db5/sha1_8h.html">libs/sha1/sha1.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdarg.h&gt;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#ab837f131e38538392f0da88450f6d248">YOSYS_NAMESPACE_BEGIN</a></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">using namespace </span>VERILOG_FRONTEND;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// use the Verilog bison/flex parser to generate an AST and use AST::process() to convert it to RTLIL</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">   39</a></span>&#160;<span class="keyword">static</span> std::vector&lt;std::string&gt; <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">   40</a></span>&#160;<span class="keyword">static</span> std::list&lt;std::vector&lt;std::string&gt;&gt; <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">verilog_defaults_stack</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="../../d0/da7/structVerilogFrontend.html">   42</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d0/da7/structVerilogFrontend.html">VerilogFrontend</a> : <span class="keyword">public</span> <a class="code" href="../../d4/df0/structFrontend.html">Frontend</a> {</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d0/da7/structVerilogFrontend.html#aa98520029bd2924ac39fd95284e1a63a">   43</a></span>&#160;    <a class="code" href="../../d0/da7/structVerilogFrontend.html#aa98520029bd2924ac39fd95284e1a63a">VerilogFrontend</a>() : <a class="code" href="../../d4/df0/structFrontend.html">Frontend</a>(<span class="stringliteral">&quot;verilog&quot;</span>, <span class="stringliteral">&quot;read modules from verilog file&quot;</span>) { }</div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../d0/da7/structVerilogFrontend.html#ab99119ea6ae3e03a7b2816eca1a63389">   44</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d0/da7/structVerilogFrontend.html#ab99119ea6ae3e03a7b2816eca1a63389">help</a>()</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    read_verilog [options] [filename]\n&quot;</span>);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Load modules from a verilog file to the current design. A large subset of\n&quot;</span>);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Verilog-2005 is supported.\n&quot;</span>);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -sv\n&quot;</span>);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        enable support for SystemVerilog features. (only a small subset\n&quot;</span>);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        of SystemVerilog is supported)\n&quot;</span>);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -dump_ast1\n&quot;</span>);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        dump abstract syntax tree (before simplification)\n&quot;</span>);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -dump_ast2\n&quot;</span>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        dump abstract syntax tree (after simplification)\n&quot;</span>);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -dump_vlog\n&quot;</span>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        dump ast as verilog code (after simplification)\n&quot;</span>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -yydebug\n&quot;</span>);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        enable parser debug output\n&quot;</span>);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -nolatches\n&quot;</span>);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        usually latches are synthesized into logic loops\n&quot;</span>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        this option prohibits this and sets the output to &#39;x&#39;\n&quot;</span>);</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        in what would be the latches hold condition\n&quot;</span>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        this behavior can also be achieved by setting the\n&quot;</span>);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        &#39;nolatches&#39; attribute on the respective module or\n&quot;</span>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        always block.\n&quot;</span>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -nomem2reg\n&quot;</span>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        under certain conditions memories are converted to registers\n&quot;</span>);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        early during simplification to ensure correct handling of\n&quot;</span>);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        complex corner cases. this option disables this behavior.\n&quot;</span>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        this can also be achieved by setting the &#39;nomem2reg&#39;\n&quot;</span>);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        attribute on the respective module or register.\n&quot;</span>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -mem2reg\n&quot;</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        always convert memories to registers. this can also be\n&quot;</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        achieved by setting the &#39;mem2reg&#39; attribute on the respective\n&quot;</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        module or register.\n&quot;</span>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -ppdump\n&quot;</span>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        dump verilog code after pre-processor\n&quot;</span>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -nopp\n&quot;</span>);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        do not run the pre-processor\n&quot;</span>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -lib\n&quot;</span>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        only create empty blackbox modules\n&quot;</span>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -noopt\n&quot;</span>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        don&#39;t perform basic optimizations (such as const folding) in the\n&quot;</span>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        high-level front-end.\n&quot;</span>);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -icells\n&quot;</span>);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        interpret cell types starting with &#39;$&#39; as internal cell types\n&quot;</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -ignore_redef\n&quot;</span>);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        ignore re-definitions of modules. (the default behavior is to\n&quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        create an error message.)\n&quot;</span>);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -defer\n&quot;</span>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        only read the abstract syntax tree and defer actual compilation\n&quot;</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        to a later &#39;hierarchy&#39; command. Useful in cases where the default\n&quot;</span>);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        parameters of modules yield invalid or not synthesizable code.\n&quot;</span>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -setattr &lt;attribute_name&gt;\n&quot;</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        set the specified attribute (to the value 1) on all loaded modules\n&quot;</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -Dname[=definition]\n&quot;</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        define the preprocessor symbol &#39;name&#39; and set its optional value\n&quot;</span>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        &#39;definition&#39;\n&quot;</span>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    -Idir\n&quot;</span>);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        add &#39;dir&#39; to the directories which are used when searching include\n&quot;</span>);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;        files\n&quot;</span>);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;The command &#39;verilog_defaults&#39; can be used to register default options for\n&quot;</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;subsequent calls to &#39;read_verilog&#39;.\n&quot;</span>);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Note that the Verilog frontend does a pretty good job of processing valid\n&quot;</span>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;verilog input, but has not very good error reporting. It generally is\n&quot;</span>);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;recommended to use a simulator (for example icarus verilog) for checking\n&quot;</span>);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;the syntax of the code, rather than to rely on read_verilog for that.\n&quot;</span>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0">  136</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0">execute</a>(std::istream *&amp;f, std::string filename, std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    {</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#aa91c61c14b5f2de437433733c41e9b06">flag_dump_ast1</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#af682786d25c3574521105de56aa23b94">flag_dump_ast2</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#af7c8e8dcbfb2397a112ea51779ac7d17">flag_dump_vlog</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a7c635160aa3b4dbe33ae89a5907d8428">flag_nolatches</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a6f397793ff47860ed21962a65ffebad7">flag_nomem2reg</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a0ad8142bfa3094beea24cf8c6aa9e4cb">flag_mem2reg</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordtype">bool</span> flag_ppdump = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordtype">bool</span> flag_nopp = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#a19174fa261812bfbbc085faa9a8c2c53">flag_lib</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#ae53552d8dc3460dfa0a20b77296eb811">flag_noopt</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d3/dc5/namespaceAST__INTERNAL.html#aa96aed04e472ddc410eba2d1007b255d">flag_icells</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordtype">bool</span> flag_ignore_redef = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordtype">bool</span> flag_defer = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        std::map&lt;std::string, std::string&gt; defines_map;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        std::list&lt;std::string&gt; include_dirs;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        std::list&lt;std::string&gt; attributes;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <a class="code" href="../../d9/d81/verilog__frontend_8h.html#a7c487ea2b36d64d0c5fa86c816cd63da">frontend_verilog_yydebug</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#abaa71f766014f1f9dd8b60a44b45e2f0">sv_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Executing Verilog-2005 frontend.\n&quot;</span>);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        args.insert(args.begin()+1, <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.begin(), <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.end());</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordtype">size_t</span> argidx;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">for</span> (argidx = 1; argidx &lt; args.size(); argidx++) {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            std::string arg = args[argidx];</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-sv&quot;</span>) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#abaa71f766014f1f9dd8b60a44b45e2f0">sv_mode</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-dump_ast1&quot;</span>) {</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                flag_dump_ast1 = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            }</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-dump_ast2&quot;</span>) {</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                flag_dump_ast2 = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            }</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-dump_vlog&quot;</span>) {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                flag_dump_vlog = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            }</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-yydebug&quot;</span>) {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                <a class="code" href="../../d9/d81/verilog__frontend_8h.html#a7c487ea2b36d64d0c5fa86c816cd63da">frontend_verilog_yydebug</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-nolatches&quot;</span>) {</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                flag_nolatches = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            }</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-nomem2reg&quot;</span>) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                flag_nomem2reg = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            }</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-mem2reg&quot;</span>) {</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                flag_mem2reg = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            }</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-ppdump&quot;</span>) {</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                flag_ppdump = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            }</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-nopp&quot;</span>) {</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                flag_nopp = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-lib&quot;</span>) {</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                flag_lib = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            }</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-noopt&quot;</span>) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                flag_noopt = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            }</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-icells&quot;</span>) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                flag_icells = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            }</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-ignore_redef&quot;</span>) {</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                flag_ignore_redef = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            }</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-defer&quot;</span>) {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                flag_defer = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            }</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-setattr&quot;</span> &amp;&amp; argidx+1 &lt; args.size()) {</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                attributes.push_back(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872">RTLIL::escape_id</a>(args[++argidx]));</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-D&quot;</span> &amp;&amp; argidx+1 &lt; args.size()) {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                std::string name = args[++argidx], value;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keywordtype">size_t</span> equal = name.find(<span class="charliteral">&#39;=&#39;</span>, 2);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <span class="keywordflow">if</span> (equal != std::string::npos) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    value = arg.substr(equal+1);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    name = arg.substr(0, equal);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                }</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                defines_map[name] = value;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            }</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            <span class="keywordflow">if</span> (arg.compare(0, 2, <span class="stringliteral">&quot;-D&quot;</span>) == 0) {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                <span class="keywordtype">size_t</span> equal = arg.find(<span class="charliteral">&#39;=&#39;</span>, 2);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                std::string name = arg.substr(2, equal-2);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                std::string value;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <span class="keywordflow">if</span> (equal != std::string::npos)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                    value = arg.substr(equal+1);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                defines_map[name] = value;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="keywordflow">if</span> (arg == <span class="stringliteral">&quot;-I&quot;</span> &amp;&amp; argidx+1 &lt; args.size()) {</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                include_dirs.push_back(args[++argidx]);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            }</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <span class="keywordflow">if</span> (arg.compare(0, 2, <span class="stringliteral">&quot;-I&quot;</span>) == 0) {</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                include_dirs.push_back(arg.substr(2));</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            }</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        extra_args(f, filename, args, argidx);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Parsing %s input from `%s&#39; to AST representation.\n&quot;</span>, <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#abaa71f766014f1f9dd8b60a44b45e2f0">sv_mode</a> ? <span class="stringliteral">&quot;SystemVerilog&quot;</span> : <span class="stringliteral">&quot;Verilog&quot;</span>, filename.c_str());</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <a class="code" href="../../d4/dd1/namespaceAST.html#adbf00feced617ff5cb1ef70efd43aac6">AST::current_filename</a> = filename;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="../../d4/dd1/namespaceAST.html#a86b007d6983e372d9e6de99b65ffcba6">AST::set_line_num</a> = &amp;<a class="code" href="../../d9/d81/verilog__frontend_8h.html#ac41ff13c6a705fac4d88b6fcbfa81fd0">frontend_verilog_yyset_lineno</a>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="../../d4/dd1/namespaceAST.html#a69f54f1f6fd93d80779b9d68654f707f">AST::get_line_num</a> = &amp;<a class="code" href="../../d9/d81/verilog__frontend_8h.html#a06f010946c88dbbc56b6b195e4325140">frontend_verilog_yyget_lineno</a>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a23ceac430a65fd62231516b082e3bc74">current_ast</a> = <span class="keyword">new</span> <a class="code" href="../../db/d68/structAST_1_1AstNode.html">AST::AstNode</a>(<a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9eeb3e86e86c9ce64ec613bd41228f9d">AST::AST_DESIGN</a>);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a29aea694aae59f314635171c631fcf51">default_nettype_wire</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a19401a90d602aa1da2c8b73b42ee358d">lexin</a> = f;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        std::string code_after_preproc;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">if</span> (!flag_nopp) {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;            code_after_preproc = <a class="code" href="../../d3/d6b/preproc_8cc.html#a7126dc5f33db53e45d93f157a1fcb322">frontend_verilog_preproc</a>(*f, filename, defines_map, include_dirs);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;            <span class="keywordflow">if</span> (flag_ppdump)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;-- Verilog code after preprocessor --\n%s-- END OF DUMP --\n&quot;</span>, code_after_preproc.c_str());</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a19401a90d602aa1da2c8b73b42ee358d">lexin</a> = <span class="keyword">new</span> std::istringstream(code_after_preproc);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        }</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="../../d9/d81/verilog__frontend_8h.html#ac41ff13c6a705fac4d88b6fcbfa81fd0">frontend_verilog_yyset_lineno</a>(1);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="../../d9/d81/verilog__frontend_8h.html#a30fdf76bd722809d4a018a82ec9bf415">frontend_verilog_yyrestart</a>(<a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="../../d9/d81/verilog__frontend_8h.html#ada1c813824823cd6b1d0d283ebdf3697">frontend_verilog_yyparse</a>();</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <a class="code" href="../../d9/d81/verilog__frontend_8h.html#aee4c60106ff06ca96cd302e15a7dc685">frontend_verilog_yylex_destroy</a>();</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;child : <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a23ceac430a65fd62231516b082e3bc74">current_ast</a>-&gt;<a class="code" href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">children</a>) {</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <span class="keywordflow">if</span> (child-&gt;type == <a class="code" href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ac02b252dbd29cff3ba219f71ee7dfe9d">AST::AST_MODULE</a>)</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;attr : attributes)</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                    <span class="keywordflow">if</span> (child-&gt;attributes.count(attr) == 0)</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                        child-&gt;attributes[attr] = <a class="code" href="../../db/d68/structAST_1_1AstNode.html#a6f5149986f1d2dfeecc30561bd706eb5">AST::AstNode::mkconst_int</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        }</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <a class="code" href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4">AST::process</a>(design, <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a23ceac430a65fd62231516b082e3bc74">current_ast</a>, flag_dump_ast1, flag_dump_ast2, flag_dump_vlog, flag_nolatches, flag_nomem2reg, flag_mem2reg, flag_lib, flag_noopt, flag_icells, flag_ignore_redef, flag_defer, <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a29aea694aae59f314635171c631fcf51">default_nettype_wire</a>);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">if</span> (!flag_nopp)</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a19401a90d602aa1da2c8b73b42ee358d">lexin</a>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <span class="keyword">delete</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a23ceac430a65fd62231516b082e3bc74">current_ast</a>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a23ceac430a65fd62231516b082e3bc74">current_ast</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Successfully finished Verilog frontend.\n&quot;</span>);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    }</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;} <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a3b89ed7c3e5ced7ac03f8dac79da0a83">VerilogFrontend</a>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="../../d9/db5/structVerilogDefaults.html">  303</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d9/db5/structVerilogDefaults.html">VerilogDefaults</a> : <span class="keyword">public</span> <a class="code" href="../../d9/d43/structPass.html">Pass</a> {</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="../../d9/db5/structVerilogDefaults.html#ae7b7cbee4520bdb167c3f191f3664abd">  304</a></span>&#160;    <a class="code" href="../../d9/db5/structVerilogDefaults.html#ae7b7cbee4520bdb167c3f191f3664abd">VerilogDefaults</a>() : <a class="code" href="../../d9/d43/structPass.html">Pass</a>(<span class="stringliteral">&quot;verilog_defaults&quot;</span>, <span class="stringliteral">&quot;set default options for read_verilog&quot;</span>) { }</div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="../../d9/db5/structVerilogDefaults.html#a2879ae25cdd9416dcdbc29fed797a0c4">  305</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d9/db5/structVerilogDefaults.html#a2879ae25cdd9416dcdbc29fed797a0c4">help</a>()</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    {</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="comment">//   |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    verilog_defaults -add [options]\n&quot;</span>);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Add the sepcified options to the list of default options to read_verilog.\n&quot;</span>);</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    verilog_defaults -clear&quot;</span>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Clear the list of verilog default options.\n&quot;</span>);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    verilog_defaults -push&quot;</span>);</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    verilog_defaults -pop&quot;</span>);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Push or pop the list of default options to a stack. Note that -push does\n&quot;</span>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;not imply -clear.\n&quot;</span>);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    }</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="../../d9/db5/structVerilogDefaults.html#a6c1f4a6d1a9bea11b5dad1c82cc39d21">  326</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d9/db5/structVerilogDefaults.html#a6c1f4a6d1a9bea11b5dad1c82cc39d21">execute</a>(std::vector&lt;std::string&gt; <a class="code" href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">args</a>, <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>*)</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    {</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keywordflow">if</span> (args.size() == 0)</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            cmd_error(args, 1, <span class="stringliteral">&quot;Missing argument.&quot;</span>);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">if</span> (args[1] == <span class="stringliteral">&quot;-add&quot;</span>) {</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.insert(<a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.end(), args.begin()+2, args.end());</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        }</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        <span class="keywordflow">if</span> (args.size() != 2)</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            cmd_error(args, 2, <span class="stringliteral">&quot;Extra argument.&quot;</span>);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordflow">if</span> (args[1] == <span class="stringliteral">&quot;-clear&quot;</span>) {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.clear();</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        }</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">if</span> (args[1] == <span class="stringliteral">&quot;-push&quot;</span>) {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">verilog_defaults_stack</a>.push_back(<a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <span class="keywordflow">if</span> (args[1] == <span class="stringliteral">&quot;-pop&quot;</span>) {</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">verilog_defaults_stack</a>.empty()) {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.clear();</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a>.swap(<a class="code" href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">verilog_defaults_stack</a>.back());</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">verilog_defaults_stack</a>.pop_back();</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            }</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        }</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;} <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#aa600d4f0704aab3548058a8f28da9995">VerilogDefaults</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<a class="code" href="../../d6/d81/yosys_8h.html#a71c41a9081a672583a1db968be54112c">YOSYS_NAMESPACE_END</a></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// the yyerror function used by bison to report parser errors</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="../../d9/d81/verilog__frontend_8h.html#a7a073315f146ec97bae23e070cf3a393">  364</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a>(<span class="keywordtype">char</span> <span class="keyword">const</span> *fmt, ...)</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    va_list ap;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">char</span> buffer[1024];</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordtype">char</span> *p = buffer;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    p += snprintf(p, buffer + <span class="keyword">sizeof</span>(buffer) - p, <span class="stringliteral">&quot;Parser error in line %s:%d: &quot;</span>,</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;            <a class="code" href="../../d6/d81/yosys_8h.html#a092a336ec75984cd59a6c4d2aed2d118">YOSYS_NAMESPACE_PREFIX</a> <a class="code" href="../../d4/dd1/namespaceAST.html#adbf00feced617ff5cb1ef70efd43aac6">AST::current_filename</a>.c_str(), <a class="code" href="../../d9/d81/verilog__frontend_8h.html#a06f010946c88dbbc56b6b195e4325140">frontend_verilog_yyget_lineno</a>());</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    va_start(ap, fmt);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    p += vsnprintf(p, buffer + <span class="keyword">sizeof</span>(buffer) - p, fmt, ap);</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    va_end(ap);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    p += snprintf(p, buffer + <span class="keyword">sizeof</span>(buffer) - p, <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="../../d6/d81/yosys_8h.html#a092a336ec75984cd59a6c4d2aed2d118">YOSYS_NAMESPACE_PREFIX</a> <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;%s&quot;</span>, buffer);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    exit(1);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div>
<div class="ttc" id="yosys_8h_html"><div class="ttname"><a href="../../d6/d81/yosys_8h.html">yosys.h</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a19174fa261812bfbbc085faa9a8c2c53"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a19174fa261812bfbbc085faa9a8c2c53">AST_INTERNAL::flag_lib</a></div><div class="ttdeci">bool flag_lib</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a29aea694aae59f314635171c631fcf51"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a29aea694aae59f314635171c631fcf51">VERILOG_FRONTEND::default_nettype_wire</a></div><div class="ttdeci">bool default_nettype_wire</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00097">verilog_parser.tab.cc:97</a></div></div>
<div class="ttc" id="structVerilogFrontend_html_a8100a46f13a4a29f658524f59a1c9fd0"><div class="ttname"><a href="../../d0/da7/structVerilogFrontend.html#a8100a46f13a4a29f658524f59a1c9fd0">VerilogFrontend::execute</a></div><div class="ttdeci">virtual void execute(std::istream *&amp;f, std::string filename, std::vector&lt; std::string &gt; args, RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00136">verilog_frontend.cc:136</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a6f5149986f1d2dfeecc30561bd706eb5"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a6f5149986f1d2dfeecc30561bd706eb5">AST::AstNode::mkconst_int</a></div><div class="ttdeci">static AstNode * mkconst_int(uint32_t v, bool is_signed, int width=32)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00672">ast.cc:672</a></div></div>
<div class="ttc" id="structVerilogDefaults_html_ae7b7cbee4520bdb167c3f191f3664abd"><div class="ttname"><a href="../../d9/db5/structVerilogDefaults.html#ae7b7cbee4520bdb167c3f191f3664abd">VerilogDefaults::VerilogDefaults</a></div><div class="ttdeci">VerilogDefaults()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00304">verilog_frontend.cc:304</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="yosys_8h_html_a092a336ec75984cd59a6c4d2aed2d118"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a092a336ec75984cd59a6c4d2aed2d118">YOSYS_NAMESPACE_PREFIX</a></div><div class="ttdeci">#define YOSYS_NAMESPACE_PREFIX</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00101">yosys.h:101</a></div></div>
<div class="ttc" id="yosys_8h_html_a71c41a9081a672583a1db968be54112c"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#a71c41a9081a672583a1db968be54112c">YOSYS_NAMESPACE_END</a></div><div class="ttdeci">#define YOSYS_NAMESPACE_END</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00100">yosys.h:100</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html">verilog_frontend.h</a></div></div>
<div class="ttc" id="namespacetxt2tikztiming_html_a6833509b480c4ff62f4340db86cf985e"><div class="ttname"><a href="../../de/dc9/namespacetxt2tikztiming.html#a6833509b480c4ff62f4340db86cf985e">txt2tikztiming.args</a></div><div class="ttdeci">tuple args</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/txt2tikztiming_8py_source.html#l00018">txt2tikztiming.py:18</a></div></div>
<div class="ttc" id="verilog__frontend_8cc_html_abb4d4fa3f98e2a32432e4e9eacf1e2c0"><div class="ttname"><a href="../../dd/de0/verilog__frontend_8cc.html#abb4d4fa3f98e2a32432e4e9eacf1e2c0">frontend_verilog_yyerror</a></div><div class="ttdeci">YOSYS_NAMESPACE_END void frontend_verilog_yyerror(char const *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00364">verilog_frontend.cc:364</a></div></div>
<div class="ttc" id="preproc_8cc_html_a7126dc5f33db53e45d93f157a1fcb322"><div class="ttname"><a href="../../d3/d6b/preproc_8cc.html#a7126dc5f33db53e45d93f157a1fcb322">frontend_verilog_preproc</a></div><div class="ttdeci">std::string frontend_verilog_preproc(std::istream &amp;f, std::string filename, const std::map&lt; std::string, std::string &gt; pre_defines_map, const std::list&lt; std::string &gt; include_dirs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6b/preproc_8cc_source.html#l00212">preproc.cc:212</a></div></div>
<div class="ttc" id="namespaceAST_html_a86b007d6983e372d9e6de99b65ffcba6"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a86b007d6983e372d9e6de99b65ffcba6">AST::set_line_num</a></div><div class="ttdeci">void(* set_line_num)(int)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00050">ast.cc:50</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_aa91c61c14b5f2de437433733c41e9b06"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#aa91c61c14b5f2de437433733c41e9b06">AST_INTERNAL::flag_dump_ast1</a></div><div class="ttdeci">bool flag_dump_ast1</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html">AST::AstNode</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00143">ast.h:143</a></div></div>
<div class="ttc" id="structVerilogDefaults_html"><div class="ttname"><a href="../../d9/db5/structVerilogDefaults.html">VerilogDefaults</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00303">verilog_frontend.cc:303</a></div></div>
<div class="ttc" id="verilog__frontend_8cc_html_a1bac1edd1cce71554bf63e4649cb8feb"><div class="ttname"><a href="../../dd/de0/verilog__frontend_8cc.html#a1bac1edd1cce71554bf63e4649cb8feb">verilog_defaults</a></div><div class="ttdeci">static std::vector&lt; std::string &gt; verilog_defaults</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00039">verilog_frontend.cc:39</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4a9eeb3e86e86c9ce64ec613bd41228f9d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4a9eeb3e86e86c9ce64ec613bd41228f9d">AST::AST_DESIGN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00045">ast.h:45</a></div></div>
<div class="ttc" id="structVerilogDefaults_html_a6c1f4a6d1a9bea11b5dad1c82cc39d21"><div class="ttname"><a href="../../d9/db5/structVerilogDefaults.html#a6c1f4a6d1a9bea11b5dad1c82cc39d21">VerilogDefaults::execute</a></div><div class="ttdeci">virtual void execute(std::vector&lt; std::string &gt; args, RTLIL::Design *)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00326">verilog_frontend.cc:326</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a1a05b7e070f403880a1affd56d62b872"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872">RTLIL::escape_id</a></div><div class="ttdeci">static std::string escape_id(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00251">rtlil.h:251</a></div></div>
<div class="ttc" id="structVerilogDefaults_html_a2879ae25cdd9416dcdbc29fed797a0c4"><div class="ttname"><a href="../../d9/db5/structVerilogDefaults.html#a2879ae25cdd9416dcdbc29fed797a0c4">VerilogDefaults::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00305">verilog_frontend.cc:305</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html_a06f010946c88dbbc56b6b195e4325140"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html#a06f010946c88dbbc56b6b195e4325140">frontend_verilog_yyget_lineno</a></div><div class="ttdeci">int frontend_verilog_yyget_lineno(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d7e/verilog__lexer_8cc_source.html#l02805">verilog_lexer.cc:2805</a></div></div>
<div class="ttc" id="structVerilogFrontend_html_aa98520029bd2924ac39fd95284e1a63a"><div class="ttname"><a href="../../d0/da7/structVerilogFrontend.html#aa98520029bd2924ac39fd95284e1a63a">VerilogFrontend::VerilogFrontend</a></div><div class="ttdeci">VerilogFrontend()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00043">verilog_frontend.cc:43</a></div></div>
<div class="ttc" id="namespaceAST_html_a69f54f1f6fd93d80779b9d68654f707f"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a69f54f1f6fd93d80779b9d68654f707f">AST::get_line_num</a></div><div class="ttdeci">int(* get_line_num)()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00051">ast.cc:51</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html_a7c487ea2b36d64d0c5fa86c816cd63da"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html#a7c487ea2b36d64d0c5fa86c816cd63da">frontend_verilog_yydebug</a></div><div class="ttdeci">YOSYS_NAMESPACE_END int frontend_verilog_yydebug</div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_af682786d25c3574521105de56aa23b94"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#af682786d25c3574521105de56aa23b94">AST_INTERNAL::flag_dump_ast2</a></div><div class="ttdeci">bool flag_dump_ast2</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="structVerilogFrontend_html"><div class="ttname"><a href="../../d0/da7/structVerilogFrontend.html">VerilogFrontend</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00042">verilog_frontend.cc:42</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_ae53552d8dc3460dfa0a20b77296eb811"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#ae53552d8dc3460dfa0a20b77296eb811">AST_INTERNAL::flag_noopt</a></div><div class="ttdeci">bool flag_noopt</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html_ada1c813824823cd6b1d0d283ebdf3697"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html#ada1c813824823cd6b1d0d283ebdf3697">frontend_verilog_yyparse</a></div><div class="ttdeci">int frontend_verilog_yyparse(void)</div></div>
<div class="ttc" id="structPass_html"><div class="ttname"><a href="../../d9/d43/structPass.html">Pass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00027">register.h:27</a></div></div>
<div class="ttc" id="structVerilogFrontend_html_ab99119ea6ae3e03a7b2816eca1a63389"><div class="ttname"><a href="../../d0/da7/structVerilogFrontend.html#ab99119ea6ae3e03a7b2816eca1a63389">VerilogFrontend::help</a></div><div class="ttdeci">virtual void help()</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00044">verilog_frontend.cc:44</a></div></div>
<div class="ttc" id="namespaceAST_html_adbf00feced617ff5cb1ef70efd43aac6"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#adbf00feced617ff5cb1ef70efd43aac6">AST::current_filename</a></div><div class="ttdeci">std::string current_filename</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00049">ast.cc:49</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="yosys_8h_html_ab837f131e38538392f0da88450f6d248"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ab837f131e38538392f0da88450f6d248">YOSYS_NAMESPACE_BEGIN</a></div><div class="ttdeci">#define YOSYS_NAMESPACE_BEGIN</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00099">yosys.h:99</a></div></div>
<div class="ttc" id="structFrontend_html"><div class="ttname"><a href="../../d4/df0/structFrontend.html">Frontend</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d80/register_8h_source.html#l00066">register.h:66</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_abaa71f766014f1f9dd8b60a44b45e2f0"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#abaa71f766014f1f9dd8b60a44b45e2f0">VERILOG_FRONTEND::sv_mode</a></div><div class="ttdeci">bool sv_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00098">verilog_parser.tab.cc:98</a></div></div>
<div class="ttc" id="namespaceAST_html_a198b4f9be51b58e6f2d83bf3c312ceb4ac02b252dbd29cff3ba219f71ee7dfe9d"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a198b4f9be51b58e6f2d83bf3c312ceb4ac02b252dbd29cff3ba219f71ee7dfe9d">AST::AST_MODULE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00046">ast.h:46</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="sha1_8h_html"><div class="ttname"><a href="../../db/db5/sha1_8h.html">sha1.h</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html_a30fdf76bd722809d4a018a82ec9bf415"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html#a30fdf76bd722809d4a018a82ec9bf415">frontend_verilog_yyrestart</a></div><div class="ttdeci">void frontend_verilog_yyrestart(FILE *f)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d7e/verilog__lexer_8cc_source.html#l02425">verilog_lexer.cc:2425</a></div></div>
<div class="ttc" id="structAST_1_1AstNode_html_a0de52d559433ae1dd20a3dfe23e208f1"><div class="ttname"><a href="../../db/d68/structAST_1_1AstNode.html#a0de52d559433ae1dd20a3dfe23e208f1">AST::AstNode::children</a></div><div class="ttdeci">std::vector&lt; AstNode * &gt; children</div><div class="ttdef"><b>Definition:</b> <a href="../../db/df0/ast_8h_source.html#l00149">ast.h:149</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a7c635160aa3b4dbe33ae89a5907d8428"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a7c635160aa3b4dbe33ae89a5907d8428">AST_INTERNAL::flag_nolatches</a></div><div class="ttdeci">bool flag_nolatches</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a0ad8142bfa3094beea24cf8c6aa9e4cb"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a0ad8142bfa3094beea24cf8c6aa9e4cb">AST_INTERNAL::flag_mem2reg</a></div><div class="ttdeci">bool flag_mem2reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="verilog__frontend_8cc_html_aa600d4f0704aab3548058a8f28da9995"><div class="ttname"><a href="../../dd/de0/verilog__frontend_8cc.html#aa600d4f0704aab3548058a8f28da9995">VerilogDefaults</a></div><div class="ttdeci">VerilogDefaults VerilogDefaults</div></div>
<div class="ttc" id="namespaceAST_html_a00d03a3b449399745cee766910ff8fe4"><div class="ttname"><a href="../../d4/dd1/namespaceAST.html#a00d03a3b449399745cee766910ff8fe4">AST::process</a></div><div class="ttdeci">void process(RTLIL::Design *design, AstNode *ast, bool dump_ast1, bool dump_ast2, bool dump_vlog, bool nolatches, bool nomem2reg, bool mem2reg, bool lib, bool noopt, bool icells, bool ignore_redef, bool defer, bool autowire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00967">ast.cc:967</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_aa96aed04e472ddc410eba2d1007b255d"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#aa96aed04e472ddc410eba2d1007b255d">AST_INTERNAL::flag_icells</a></div><div class="ttdeci">bool flag_icells</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a23ceac430a65fd62231516b082e3bc74"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a23ceac430a65fd62231516b082e3bc74">VERILOG_FRONTEND::current_ast</a></div><div class="ttdeci">struct AST::AstNode * current_ast</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00093">verilog_parser.tab.cc:93</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html_aee4c60106ff06ca96cd302e15a7dc685"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html#aee4c60106ff06ca96cd302e15a7dc685">frontend_verilog_yylex_destroy</a></div><div class="ttdeci">int frontend_verilog_yylex_destroy(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d7e/verilog__lexer_8cc_source.html#l02912">verilog_lexer.cc:2912</a></div></div>
<div class="ttc" id="verilog__frontend_8cc_html_accf1041018a7514f88b65d2f9152849b"><div class="ttname"><a href="../../dd/de0/verilog__frontend_8cc.html#accf1041018a7514f88b65d2f9152849b">verilog_defaults_stack</a></div><div class="ttdeci">static std::list&lt; std::vector&lt; std::string &gt; &gt; verilog_defaults_stack</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/de0/verilog__frontend_8cc_source.html#l00040">verilog_frontend.cc:40</a></div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_a6f397793ff47860ed21962a65ffebad7"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#a6f397793ff47860ed21962a65ffebad7">AST_INTERNAL::flag_nomem2reg</a></div><div class="ttdeci">bool flag_nomem2reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a19401a90d602aa1da2c8b73b42ee358d"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a19401a90d602aa1da2c8b73b42ee358d">VERILOG_FRONTEND::lexin</a></div><div class="ttdeci">std::istream * lexin</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00099">verilog_parser.tab.cc:99</a></div></div>
<div class="ttc" id="verilog__frontend_8cc_html_a3b89ed7c3e5ced7ac03f8dac79da0a83"><div class="ttname"><a href="../../dd/de0/verilog__frontend_8cc.html#a3b89ed7c3e5ced7ac03f8dac79da0a83">VerilogFrontend</a></div><div class="ttdeci">VerilogFrontend VerilogFrontend</div></div>
<div class="ttc" id="namespaceAST__INTERNAL_html_af7c8e8dcbfb2397a112ea51779ac7d17"><div class="ttname"><a href="../../d3/dc5/namespaceAST__INTERNAL.html#af7c8e8dcbfb2397a112ea51779ac7d17">AST_INTERNAL::flag_dump_vlog</a></div><div class="ttdeci">bool flag_dump_vlog</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/de1/ast_8cc_source.html#l00056">ast.cc:56</a></div></div>
<div class="ttc" id="verilog__frontend_8h_html_ac41ff13c6a705fac4d88b6fcbfa81fd0"><div class="ttname"><a href="../../d9/d81/verilog__frontend_8h.html#ac41ff13c6a705fac4d88b6fcbfa81fd0">frontend_verilog_yyset_lineno</a></div><div class="ttdeci">void frontend_verilog_yyset_lineno(int)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d7e/verilog__lexer_8cc_source.html#l02848">verilog_lexer.cc:2848</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_f80ff6a6bf04c03cda5161d6e46eabc4.html">frontends</a></li><li class="navelem"><a class="el" href="../../dir_be8d076ea87725a130c1b6992281dace.html">verilog</a></li><li class="navelem"><a class="el" href="../../dd/de0/verilog__frontend_8cc.html">verilog_frontend.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:15 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
