{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684829590207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684829590207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 16:13:08 2023 " "Processing started: Tue May 23 16:13:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684829590207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829590207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829590207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684829590393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684829590393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684829594927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829594927 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_rgb.sv(18) " "Verilog HDL information at pwm_rgb.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "src/pwm_rgb.sv" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_rgb.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684829594929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_rgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_rgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_rgb " "Found entity 1: pwm_rgb" {  } { { "src/pwm_rgb.sv" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_rgb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684829594929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829594929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pwm_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_ctr " "Found entity 1: pwm_ctr" {  } { { "src/pwm_ctr.v" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684829594930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829594930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic pwm_ctr.v(9) " "Verilog HDL error at pwm_ctr.v(9): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/pwm_ctr.v" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_ctr.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684829594931 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "RATE_CNT pwm_ctr.v(11) " "Verilog HDL Continuous Assignment error at pwm_ctr.v(11): object \"RATE_CNT\" on left-hand side of assignment must have a net type" {  } { { "src/pwm_ctr.v" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_ctr.v" 11 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1684829594931 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "PWM_CNT pwm_ctr.v(12) " "Verilog HDL Continuous Assignment error at pwm_ctr.v(12): object \"PWM_CNT\" on left-hand side of assignment must have a net type" {  } { { "src/pwm_ctr.v" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_ctr.v" 12 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1684829594931 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic pwm_ctr.v(14) " "Verilog HDL error at pwm_ctr.v(14): object \"logic\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/pwm_ctr.v" "" { Text "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/src/pwm_ctr.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1684829594931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/output_files/top.map.smsg " "Generated suppressed messages file E:/FPGA_work/AGM/ETree_10KL144_V1/led_pwm/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829594947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684829594988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 23 16:13:14 2023 " "Processing ended: Tue May 23 16:13:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684829594988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684829594988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684829594988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684829594988 ""}
