5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd repeat1.vcd -o repeat1.cdd -v repeat1.v
3 0 $root $root NA 0 0 1
3 0 main main repeat1.v 1 20 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 3 830004 1 0 0 0 1 1 1102
4 1 0 0
3 1 main.$u0 main.$u0 repeat1.v 0 9 1
2 2 6 c000f 1 0 20004 0 0 1 4 0
2 3 6 80008 0 1 400 0 0 a
2 4 6 8000f 1 37 11006 2 3
2 5 7 90009 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 6 7 10006 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 7 7 1000b 3 41 2008e 5 6 1 2 1102
2 8 8 f000f 2 1 1c 0 0 a
2 9 8 e000e 2 1b 2002c 8 0 1 2 1102
2 10 8 a000a 0 1 400 0 0 a
2 11 8 a000f 2 37 602e 9 10
4 11 7 7
4 7 11 0
4 4 7 7
3 1 main.$u1 main.$u1 repeat1.v 0 18 1
