@inproceedings{kocher2019spectre,
  title={Spectre attacks: Exploiting speculative execution},
  author={Kocher, P. and Horn, J. and Fogh, A. and Genkin, D. and Gruss, D. and Haas, W. and Hamburg, M. and Lipp, M. and Mangard, S. and Prescher, T. and others},
  booktitle={IEEE SP},
  year={2019},

}

@inproceedings{tiwari2009complete,
  title={Complete information flow tracking from the gates up},
  author={Tiwari, Mohit and Wassel, Hassan MG and Mazloom, Bita and Mysore, Shashidhar and Chong, Frederic T and Sherwood, Timothy},
  booktitle={ASPLOS},
  year={2009}
}

@inproceedings{ardeshiricham2017register,
  title={Register transfer level information flow tracking for provably secure hardware design},
  author={Ardeshiricham, Armaiti and Hu, Wei and Marxen, Joshua and Kastner, Ryan},
  booktitle={DATE},
  year={2017}
}

@article{hu2016detecting,
  title={Detecting hardware trojans with gate-level information-flow tracking},
  author={Hu, Wei and Mao, Baolei and Oberg, Jason and Kastner, Ryan},
  journal={Computer},
  year={2016}
}

@inproceedings{hu2018property,
  title={Property specific information flow analysis for hardware security verification},
  author={Hu, Wei and Ardeshiricham, Armaiti and Gobulukoglu, Mustafa S and Wang, Xinmu and Kastner, Ryan},
  booktitle={ICCAD},
  year={2018}
}

@inproceedings{ardeshiricham2017clepsydra,
  title={Clepsydra: Modeling timing flows in hardware designs},
  author={Ardeshiricham, Armaiti and Hu, Wei and Kastner, Ryan},
  booktitle={ICCAD},
  year={2017}
}

@inproceedings{oberg2013practical,
  title={A practical testing framework for isolating hardware timing channels},
  author={Oberg, Jason and Meiklejohn, Sarah and Sherwood, Timothy and Kastner, Ryan},
  booktitle={DATE},
  year={2013}
}

@inproceedings{solt2022cellift,
  title={CellIFT: Leveraging Cells for Scalable and Precise Dynamic Information Flow Tracking in RTL},
  author={Solt, Flavien and Gras, Ben and Razavi, Kaveh},
  booktitle={USENIX Security},
  year={2022}
}

@inproceedings{encarsia,
  title={Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection},
  author={B{\"o}lcskei, Matej and Solt, Flavien and Ceesay-Seitz, Katharina and Razavi, Kaveh},
  booktitle={USENIX Security},
  year={2025}
}

@article{zaruba2019cost,
   author={Zaruba, F. and Benini, L.},
   journal={IEEE VLSI},
   title={The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology},
   year={2019}
}

@article{asanovic2016rocket,
  title={The rocket chip generator},
  author={Asanovic, K. and Avizienis, R. and Bachrach, J. and Beamer, S. and Biancolin, D. and Celio, C. and Cook, H. and Dabbelt, D. and Hauser, J. and Izraelevitz, A. and others},
  journal={Tech. Rep. UCB/EECS-2016-17},
  year={2016}
}

@techreport{asanovic2015berkeley,
  title={The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor},
  author={Asanovic, Krste and Patterson, David A and Celio, Christopher},
  year={2015},
  institution={UC Berkeley}
}

@article{amid2020chipyard,
  title={Chipyard: Integrated design, simulation, and implementation framework for custom socs},
  author={Amid, Alon and Biancolin, David and Gonzalez, Abraham and Grubb, Daniel and Karandikar, Sagar and Liew, Harrison and Magyar, Albert and Mao, Howard and Ou, Albert and Pemberton, Nathan and others},
  journal={MICRO},
  year={2020}
}

@inproceedings{chen2020xuantie,
  title={Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension: Industrial product},
  author={Chen, Chen and Xiang, Xiaoyan and Liu, Chang and Shang, Yunhai and Guo, Ren and Liu, Dongqi and Lu, Yimin and Hao, Ziyi and Luo, Jiahui and Chen, Zhijian and others},
  booktitle={ISCA},
  year={2020}
}

@inproceedings{schiavone2018quentin,
  title={Quentin: an ultra-low-power pulpissimo soc in 22nm fdx},
  author={Schiavone, Pasquale Davide and Rossi, Davide and Pullini, Antonio and Di Mauro, Alfio and Conti, Francesco and Benini, Luca},
  booktitle={S3S},
  year={2018}
}

@misc{ibex,
  title={Ibex: An embedded 32 bit RISC-V CPU core},
  author={lowRISC C.I.C.},
  howpublished = "https://github.com/lowRISC/ibex",
  note = "[Online; accessed 21-April-2024]"
}
@misc{sodor,
  title={riscv-sodor},
  author={Berkeley Architecture Research},
  howpublished = "https://github.com/ucb-bar/riscv-sodor",
  note = "[Online; accessed 8-April-2025]"
}

@inproceedings{narayanan2023reverse,
  title={Reverse engineering word-level models from look-up table netlists},
  author={Narayanan, Ram Venkat and Venkatesan, Aparajithan Nathamuni and Pula, Kishore and Muthukumaran, Sundarakumar and Vemuri, Ranga},
  booktitle={ISQED},
  year={2023}
}

@inproceedings{nathamuni2023word,
  title={Word-level structure identification in fpga designs using cell proximity information},
  author={Nathamuni-Venkatesan, Aparajithan and Narayanan, Ram-Venkat and Pula, Kishore and Muthukumaran, Sundarakumar and Vemuri, Ranga},
  booktitle={VLSID},
  year={2023}
}

@inproceedings{muthukumaran2023reverse,
  title={Reverse Engineering of RTL Controllers from Look-Up Table Netlists},
  author={Muthukumaran, Sundarakumar and Venkatesan, Aparajithan Nathamuni and Pula, Kishore and Narayanan, Ram Venkat and Vemuri, Ranga and Emmert, John},
  booktitle={ISVLSI},
  year={2023}
}

@inproceedings{pula2023relut,
  title={RELUT-GNN: Reverse Engineering Data Path Elements From LUT Netlists Using Graph Neural Networks},
  author={Pula, Kishore and Venkatesan, Aparajithan Nathamuni and Narayanan, Ram Venkat and Muthukumaran, Sundarakumar and Vemuri, Ranga and Emmert, John},
  booktitle={MWSCAS},
  year={2023}
}

@phdthesis{muthukumaran2023methods,
  title={Methods for Reverse Engineering of RTL Controllers from Look-Up Table Netlists},
  author={Muthukumaran, Sundarakumar},
  year={2023},
  school={University of Cincinnati}
}

@inproceedings{zhang2018reverse,
  title={A reverse engineering-based framework assisting hardware Trojan detection for encrypted IPs},
  author={Zhang, Tao and Wang, Jian and Chen, Zhe},
  booktitle={IMCCC},
  year={2018}
}

@inproceedings{benz2012bil,
  title={Bil: A tool-chain for bitstream reverse-engineering},
  author={Benz, Florian and Seffrin, Andr{\'e} and Huss, Sorin A},
  booktitle={FPL},
  year={2012}
}

@article{yu2018recent,
  title={Recent advances in FPGA reverse engineering},
  author={Yu, Hoyoung and Lee, Hansol and Lee, Sangil and Kim, Youngmin and Lee, Hyung-Min},
  journal={Electronics},
  year={2018},
  publisher={MDPI}
}

@article{danesh2021turning,
  title={Turning the table: Using bitstream reverse engineering to detect FPGA Trojans},
  author={Danesh, Wafi and Banago, Joshua and Rahman, Mostafizur},
  journal={Journal of Hardware and Systems Security},
  year={2021},
  publisher={Springer}
}

@inproceedings{wallat2017look,
  title={A look at the dark side of hardware reverse engineering-a case study},
  author={Wallat, Sebastian and Fyrbiak, Marc and Schl{\"o}gel, Moritz and Paar, Christof},
  booktitle={IVSW},
  year={2017}
}

@inproceedings{fyrbiak2017hardware,
  title={Hardware reverse engineering: Overview and open challenges},
  author={Fyrbiak, Marc and Strau{\ss}, Sebastian and Kison, Christian and Wallat, Sebastian and Elson, Malte and Rummel, Nikol and Paar, Christof},
  booktitle={IVSW},
  year={2017}
}

@article{im2022s,
  title={S-Box attack using FPGA reverse engineering for lightweight cryptography},
  author={Im, Nari and Choi, Soyeon and Yoo, Hoyoung},
  journal={IEEE Internet of Things Journal},
  year={2022}
}

@inproceedings{roshanisefat2021rane,
  title={RANE: An open-source formal de-obfuscation attack for reverse engineering of logic encrypted circuits},
  author={Roshanisefat, Shervin and Mardani Kamali, Hadi and Homayoun, Houman and Sasan, Avesta},
  booktitle={GLSVLSI},
  year={2021}
}

@inproceedings{tofighi2018dose,
  title={Dose: Deobfuscation based on semantic equivalence},
  author={Tofighi-Shirazi, Ramtine and Christofi, Maria and Elbaz-Vincent, Philippe and Le, Thanh-Ha},
  booktitle={SSPREW},
  year={2018}
}

@inproceedings{farahmandi2020design,
  title={Design Obfuscation versus Test},
  author={Farahmandi, Farimah and Sinanoglu, Ozgur and Blanton, Ronald and Pagliarini, Samuel},
  booktitle={ETS},
  year={2020}
}

@article{bao2015reverse,
  title={On reverse engineering-based hardware Trojan detection},
  author={Bao, Chongxi and Forte, Domenic and Srivastava, Ankur},
  journal={TCAD},
  year={2015}
}

@article{rajendran2021novel,
  title={A novel algorithm for hardware trojan detection through reverse engineering},
  author={Rajendran, Sreeja and Regeena, Mary Lourde},
  journal={TCAD},
  year={2021}
}

@article{fyrbiak2018hal,
  title={HAL—The missing piece of the puzzle for hardware reverse engineering, Trojan detection and insertion},
  author={Fyrbiak, Marc and Wallat, Sebastian and Swierczynski, Pawel and Hoffmann, Max and Hoppach, Sebastian and Wilhelm, Matthias and Weidlich, Tobias and Tessier, Russell and Paar, Christof},
  journal={IEEE Transactions on Dependable and Secure Computing},
  year={2018}
}

@article{nasr2017efficient,
  title={An efficient reverse engineering hardware trojan detector using histogram of oriented gradients},
  author={Nasr, Abdurrahman A and Abdulmageed, Mohamed Z},
  journal={Journal of Electronic Testing},
  publisher={Springer}
}

@inproceedings{jain2018hardware,
  title={Hardware Trojan: Malware detection using reverse engineering and SVM},
  author={Jain, Girishma and Raghuwanshi, Sandeep and Vishwakarma, Gagan},
  booktitle={ISDA},
  year={2018}
}

@inproceedings{ludwig2021vital,
  title={Vital: Verifying trojan-free physical layouts through hardware reverse engineering},
  author={Ludwig, Matthias and Bette, Ann-Christin and Lippmann, Bernhard},
  booktitle={PAINE},
  year={2021}
}

@inproceedings{meade2016gate,
  title={Gate-level netlist reverse engineering for hardware security: Control logic register identification},
  author={Meade, Travis and Jin, Yier and Tehranipoor, Mark and Zhang, Shaojie},
  booktitle={ISCAS},
  year={2016}
}

@inproceedings{meade2016netlist,
  title={Netlist reverse engineering for high-level functionality reconstruction},
  author={Meade, Travis and Zhang, Shaojie and Jin, Yier},
  booktitle={ASP},
  year={2016}
}

@inproceedings{subramanyan2013reverse,
  title={Reverse engineering digital circuits using functional analysis},
  author={Subramanyan, Pramod and Tsiskaridze, Nestan and Pasricha, Kanika and Reisman, Dillon and Susnea, Adriana and Malik, Sharad},
  booktitle={DATE},
  year={2013}
}

@article{quadir2016survey,
  title={A survey on chip to system reverse engineering},
  author={Quadir, Shahed E and Chen, Junlin and Forte, Domenic and Asadizanjani, Navid and Shahbazmohamadi, Sina and Wang, Lei and Chandy, John and Tehranipoor, Mark},
  journal={JETC},
  year={2016},
  publisher={ACM New York, NY, USA}
}

@inproceedings{kammerstetter2014breaking,
  title={Breaking integrated circuit device security through test mode silicon reverse engineering},
  author={Kammerstetter, Markus and Muellner, Markus and Burian, Daniel and Platzer, Christian and Kastner, Wolfgang},
  booktitle={CCS},
  year={2014}
}

@inproceedings{kison2015finding,
  title={Finding the aes bits in the haystack: Reverse engineering and sca using voltage contrast},
  author={Kison, Christian and Frinken, J{\"u}rgen and Paar, Christof},
  booktitle={CHES},
  year={2015}
}

@inproceedings{torrance2009state,
  title={The state-of-the-art in IC reverse engineering},
  author={Torrance, Randy and James, Dick},
  booktitle={International Workshop on Cryptographic Hardware and Embedded Systems},
  year={2009}
}

@article{botero2021hardware,
  title={Hardware trust and assurance through reverse engineering: A tutorial and outlook from image analysis and machine learning perspectives},
  author={Botero, Ulbert J and Wilson, Ronald and Lu, Hangwei and Rahman, Mir Tanjidur and Mallaiyan, Mukhil A and Ganji, Fatemeh and Asadizanjani, Navid and Tehranipoor, Mark M and Woodard, Damon L and Forte, Domenic},
  journal={JETC},
  year={2021},
  publisher={ACM New York, NY}
}

@article{courbon2015combining,
  title={Combining image processing and laser fault injections for characterizing a hardware AES},
  author={Courbon, Franck and Fournier, Jacques JA and Loubet-Moundi, Philippe and Tria, Assia},
  journal={TCAD},
  year={2015}
}

@inproceedings{courbon2016reverse,
  title={Reverse engineering flash EEPROM memories using scanning electron microscopy},
  author={Courbon, Franck and Skorobogatov, Sergei and Woods, Christopher},
  booktitle={International Conference on Smart Card Research and Advanced Applications},
  year={2016}
}

@article{vijayakumar2016physical,
  title={Physical design obfuscation of hardware: A comprehensive investigation of device and logic-level techniques},
  author={Vijayakumar, Arunkumar and Patil, Vinay C and Holcomb, Daniel E and Paar, Christof and Kundu, Sandip},
  journal={IEEE Transactions on Information Forensics and Security},
  year={2016}
}

@inproceedings{rahman2018physical,
  title={Physical inspection \& attacks: New frontier in hardware security},
  author={Rahman, M Tanjidur and Shi, Qihang and Tajik, Shahin and Shen, Haoting and Woodard, Damon L and Tehranipoor, Mark and Asadizanjani, Navid},
  booktitle={IVSW},
  year={2018}
}

@ARTICLE{verilog,
  author={IEEE Computer Society},
  journal={IEEE},
  title={IEEE Standard for Verilog Hardware Description Language},
  year={2006},
}

@inproceedings{wolf2013yosys,
  title={Yosys-a free Verilog synthesis suite},
  author={Wolf, Clifford and Glaser, Johann and Kepler, Johannes},
  booktitle={Austrochip},
  year={2013}
}

@inproceedings{marazzi2022protrr,
  title={Protrr: Principled yet optimal in-dram target row refresh},
  author={Marazzi, Michele and Jattke, Patrick and Solt, Flavien and Razavi, Kaveh},
  booktitle={IEEE SP},
  year={2022}
}

@inproceedings{ghaniyoun2021introspectre,
  title={Introspectre: A pre-silicon framework for discovery and analysis of transient execution vulnerabilities},
  author={Ghaniyoun, Moein and Barber, Kristin and Zhang, Yinqian and Teodorescu, Radu},
  booktitle={ISCA},
  year={2021}
}

@inproceedings{oberg2011information,
  title={Information flow isolation in I2C and USB},
  author={Oberg, Jason and Hu, Wei and Irturk, Ali and Tiwari, Mohit and Sherwood, Timothy and Kastner, Ryan},
  booktitle={DAC},
  year={2011}
}
@article{hu2021hardware,
  title={Hardware information flow tracking},
  author={Hu, Wei and Ardeshiricham, Armaiti and Kastner, Ryan},
  journal={ACM CSUR},
  year={2021},
}
@article{oberg2014leveraging,
  title={Leveraging gate-level properties to identify hardware timing channels},
  author={Oberg, Jason and Meiklejohn, Sarah and Sherwood, Timothy and Kastner, Ryan},
  journal={TCAD},
  year={2014}
}
@article{hu2014gate,
  title={Gate-level information flow tracking for security lattices},
  author={Hu, Wei and Mu, Dejun and Oberg, Jason and Mao, Baolei and Tiwari, Mohit and Sherwood, Timothy and Kastner, Ryan},
  journal={TODAES},
  year={2014},
}
@inproceedings{hu2016imprecise,
  title={Imprecise security: quality and complexity tradeoffs for hardware information flow tracking},
  author={Hu, Wei and Becker, Andrew and Ardeshiricham, Armita and Tai, Yu and Ienne, Paolo and Mu, Dejun and Kastner, Ryan},
  booktitle={ICCAD},
  year={2016}
}
@article{hu2013expanding,
  title={Expanding gate level information flow tracking for multilevel security},
  author={Hu, Wei and Oberg, Jason and Barrientos, Janet and Mu, Dejun and Kastner, Ryan},
  journal={IEEE Embedded Systems Letters},
  year={2013}
}
@inproceedings{hur2021difuzzrtl,
  title={Difuzzrtl: Differential fuzz testing to find cpu bugs},
  author={Hur, Jaewon and Song, Suhwan and Kwon, Dongup and Baek, Eunjin and Kim, Jangwoo and Lee, Byoungyoung},
  booktitle={IEEE SP},
  year={2021}
}
@article{soltcascade,
  title={Cascade: CPU Fuzzing via Intricate Program Generation},
  author={Solt, Flavien and Ceesay-Seitz, Katharina and Razavi, Kaveh},
  journal={USENIX Security},
  year={2024}
}
@inproceedings{kande2022thehuzz,
  title={TheHuzz: Instruction fuzzing of processors using Golden-Reference models for finding Software-Exploitable vulnerabilities},
  author={Kande, Rahul and Crump, Addison and Persyn, Garrett and Jauernig, Patrick and Sadeghi, Ahmad-Reza and Tyagi, Aakash and Rajendran, Jeyavijayan},
  booktitle={USENIX Security},
  year={2022}
}
@inproceedings{xu2023morfuzz,
  title={MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation},
  author={Xu, Jinyan and Liu, Yiyuan and He, Sirui and Lin, Haoran and Zhou, Yajin and Wang, Cong},
  booktitle={USENIX Security},
  year={2023}
}
@inproceedings{canakci2023processorfuzz,
  title={Processorfuzz: Processor fuzzing with control and status registers guidance},
  author={Canakci, Sadullah and Rajapaksha, Chathura and Delshadtehrani, Leila and Nataraja, Anoop and Taylor, Michael Bedford and Egele, Manuel and Joshi, Ajay},
  booktitle={HOST},
  year={2023}
}
@inproceedings{shin2016hardware,
  title={A hardware-based technique for efficient implicit information flow tracking},
  author={Shin, Jangseop and Zhang, Hongce and Lee, Jinyong and Heo, Ingoo and Chen, Yu-Yuan and Lee, Ruby and Paek, Yunheung},
  booktitle={ICCAD},
  year={2016}
}
@inproceedings{liu2010static,
  title={Static information flow analysis with handling of implicit flows and a study on effects of implicit flows vs explicit flows},
  author={Liu, Yin and Milanova, Ana},
  booktitle={CSMR},
  year={2010}
}
@inproceedings{king2008implicit,
  title={Implicit flows: Can’t live with ‘em, can’t live without ‘em},
  author={King, Dave and Hicks, Boniface and Hicks, Michael and Jaeger, Trent},
  booktitle={ICISS},
  year={2008}
}
@article{enck2014taintdroid,
  title={Taintdroid: an information-flow tracking system for realtime privacy monitoring on smartphones},
  author={Enck, William and Gilbert, Peter and Han, Seungyeop and Tendulkar, Vasant and Chun, Byung-Gon and Cox, Landon P and Jung, Jaeyeon and McDaniel, Patrick and Sheth, Anmol N},
  journal={TOCS},
  year={2014},
}
@incollection{russo2010implicit,
  title={Implicit flows in malicious and nonmalicious code},
  author={Russo, Alejandro and Sabelfeld, Andrei and Li, Keqin},
  booktitle={Logics and Languages for Reliability and Security},
  year={2010}
}

@article{teman2016power,
  title={Power, area, and performance optimization of standard cell memory arrays through controlled placement},
  author={Teman, Adam and Rossi, Davide and Meinerzhagen, Pascal and Benini, Luca and Burg, Andreas},
  journal={TODAES},
  year={2016},
}
@inproceedings{meinerzhagen2010towards,
  title={Towards generic low-power area-efficient standard cell based memory architectures},
  author={Meinerzhagen, Pascal and Roth, Christoph and Burg, Andreas},
  booktitle={MWSCAS},
  year={2010}
}
@article{meinerzhagen2011benchmarking,
  title={Benchmarking of Standard-Cell Based Memories in the Sub-V\_T Domain in 65-nm CMOS Technology},
  author={Meinerzhagen, Pascal and Sherazi, SM Yasser and Burg, Andreas and Rodrigues, Joachim Neves},
  journal={IEEE CASS},
  year={2011}
}
@inproceedings{laeufer2018rfuzz,
  title={RFUZZ: Coverage-directed fuzz testing of RTL on FPGAs},
  author={Laeufer, Kevin and Koenig, Jack and Kim, Donggyu and Bachrach, Jonathan and Sen, Koushik},
  booktitle={ICCAD},
  year={2018}
}
@misc{armsecure,
    title={Speculative Processor Vulnerability},
    year={2022},
    author={ArmLtd.},
    howpublished = "\url{https://developer.arm.com/Arm\%20Security\%20Center/Speculative\%20Processor\%20Vulnerability}",
    note = "[Online; accessed 16-May-2022]"
}
@inproceedings{bhattacharyya2019smotherspectre,
  title={SMoTherSpectre: exploiting speculative execution through port contention},
  author={Bhattacharyya, A. and Sandulescu, A. and Neugschwandtner, M. and Sorniotti, A. and Falsafi, B. and Payer, M. and Kurmus, A.},
  booktitle={ACM SIGSAC},
  year={2019}
}
@inproceedings{van2018foreshadow,
  title={Foreshadow: Extracting the keys to the {I}ntel SGX kingdom with transient out-of-order execution},
  author={Bulck, J.V. and Minkin, M. and Weisse, O. and Genkin, D. and Kasikci, B. and Piessens, F. and Silberstein, M. and Wenisch, T. F. and Yarom, Y. and Strackx, R.},
  booktitle={USENIX Security},
  year={2018},
}
@inproceedings{canella2019fallout,
  title={Fallout: Leaking data on meltdown-resistant cpus},
  author={Canella, C. and Genkin, D. and Giner, L. and Gruss, D. and Lipp, M. and Minkin, M. and Moghimi, D. and Piessens, F. and Schwarz, M. and Sunar, B. and others},
  booktitle={ACM SIGSAC},
  year={2019},
}
@MISC{horn2018speculative,
  title = {{CVE}-2018-3639.},
  howpublished = "Available from MITRE",
  year = {2018},
}
@inproceedings{maisuradze2018ret2spec,
  title={ret2spec: Speculative execution using return stack buffers},
  author={Maisuradze, G and Rossow, Christian},
  booktitle={ACM SIGSAC},
  year={2018},
}
@inproceedings{schwarz2019zombieload,
  title={ZombieLoad: Cross privilege boundary data sampling},
  author={Schwarz, M. and Lipp, M. and Moghimi, D. and Van Bulck, J. and Stecklina, J. and Prescher, T. and Gruss, D.},
  booktitle={ACM SIGSAC},
  year={2019},
}
@inproceedings{schwarz2019netspectre,
  title={Netspectre: Read arbitrary memory over network},
  author={Schwarz, M. and Schwarzl, M. and Lipp, M. and Masters, J. and Gruss, D.},
  booktitle={ESORICS},
  year={2019},
}
@article{stecklina2018lazyfp,
  title={Lazyfp: Leaking fpu register state using microarchitectural side-channels},
  author={Stecklina, J. and Prescher, T.},
  journal={arXiv preprint arXiv:1806.07480},
  year={2018}
}
@inproceedings{van2019ridl,
  title={RIDL: Rogue in-flight data load},
  author={Van Schaik, S. and Milburn, A. and {\"O}sterlund, S. and Frigo, P. and Maisuradze, G. and Razavi, K. and Bos, H. and Giuffrida, C.},
  booktitle={IEEE SP},
  year={2019},
}
@inproceedings{ragab2021crosstalk,
  title={Crosstalk: Speculative data leaks across cores are real},
  author={Ragab, H. and Milburn, A. and Razavi, K. and Bos, H. and Giuffrida, C.},
  booktitle={IEEE SP},
  year={2021}
}
@inproceedings{van2020lvi,
  title={LVI: Hijacking transient execution through microarchitectural load value injection},
  author={Van Bulck, Jo and Moghimi, D. and Schwarz, M. and Lipp, M. and Minkin, M. and Genkin, D. and Yarom, Y. and Sunar, B. and Gruss, D. and Piessens, F.},
  booktitle={IEEE SP},
  year={2020},
}
@inproceedings{van2021cacheout,
  title={CacheOut: Leaking data on {I}ntel CPUs via cache evictions},
  author={Van Schaik, S. and Minkin, M. and Kwong, A. and Genkin, D. and Yarom, Y.},
  booktitle={IEEE SP},
  year={2021},
}
@inproceedings{ragab2021rage,
  title={Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks},
  author={Ragab, H. and Barberis, E. and Bos, H. and Giuffrida, C.},
  booktitle={USENIX Security},
  year={2021}
}
@inproceedings{wikner2022retbleed,
  title={RETBLEED: Arbitrary speculative code execution with return instructions},
  author={Wikner, Johannes and Razavi, Kaveh},
  booktitle={USENIX Security},
  year={2022}
}
@inproceedings{trujillo2023inception,
  title={Inception: Exposing new attack surfaces with training in transient execution},
  author={Trujillo, Dani{\"e}l and Wikner, Johannes and Razavi, Kaveh},
  booktitle={USENIX Security},
  year={2023}
}
@inproceedings{wikner2023phantom,
  title={Phantom: Exploiting decoder-detectable mispredictions},
  author={Wikner, Johannes and Trujillo, Dani{\"e}l and Razavi, Kaveh},
  booktitle={MICRO},
  year={2023}
}
@inproceedings{wikner2024breaking,
  title={Breaking the Barrier: Post-Barrier Spectre Attacks},
  author={Wikner, Johannes and Razavi, Kaveh},
  booktitle={IEEE SP},
  year={2024}
}
@inproceedings{wikner2025bpi,
  title={Branch Privilege Injection: Compromising Spectre v2 Hardware Mitigations by Exploiting Branch Predictor Race Conditions},
  author={Ruegge, Sandro and Wikner, Johannes and Razavi, Kaveh},
  booktitle={USENIX Security},
  year={2025}
}


@inproceedings{weber2021osiris,
  title={Osiris: Automated discovery of microarchitectural side channels},
  author={Weber, Daniel and Ibrahim, Ahmad and Nemati, Hamed and Schwarz, Michael and Rossow, Christian},
  booktitle={USENIX Security},
  year={2021}
}
@inproceedings{de2025phantom,
  title={Phantom Trails: Practical Pre-Silicon Discovery of Transient Data Leaks},
  author={de Faveri Tron, Alvise and Isemann, Raphael and Ragab, Hany and Giuffrida, Cristiano and von Gleissenthall, Klaus and Bos, Herbert},
  booktitle={USENIX Security},
  year={2025}
}
@inproceedings{hur2022specdoctor,
  title={Specdoctor: Differential fuzz testing to find transient execution vulnerabilities},
  author={Hur, Jaewon and Song, Suhwan and Kim, Sunwoo and Lee, Byoungyoung},
  booktitle={CCS},
  year={2022}
}
@inproceedings{rostami2024lost,
  title={Lost and Found in Speculation: Hybrid Speculative Vulnerability Detection},
  author={Rostami, Mohamadreza and Zeitouni, Shaza and Kande, Rahul and Chen, Chen and Mahmoody, Pouya and Rajendran, Jeyavijayan and Sadeghi, Ahmad-Reza},
  booktitle={DAC},
  year={2024}
}
@inproceedings{borkar2024whisperfuzz,
  title={WhisperFuzz:White-Box Fuzzing for Detecting and Locating Timing Vulnerabilities in Processors},
  author={Borkar, Pallavi and Chen, Chen and Rostami, Mohamadreza and Singh, Nikhilesh and Kande, Rahul and Sadeghi, Ahmad-Reza and Rebeiro, Chester and Rajendran, Jeyavijayan},
  booktitle={USENIX Security},
  year={2024}
}
@inproceedings{oleksenko2022revizor,
  title={Revizor: Testing black-box CPUs against speculation contracts},
  author={Oleksenko, Oleksii and Fetzer, Christof and K{\"o}pf, Boris and Silberstein, Mark},
  booktitle={ASPLOS},
  year={2022}
}
@inproceedings{guarnieri2021hardware,
  title={Hardware-software contracts for secure speculation},
  author={Guarnieri, Marco and K{\"o}pf, Boris and Reineke, Jan and Vila, Pepe},
  booktitle={IEEE SP},
  year={2021}
}

@inproceedings{dessouky2019hardfails,
  title={HardFails: Insights into Software-Exploitable Hardware Bugs},
  author={Dessouky, Ghada and Gens, David and Haney, Patrick and Persyn, Garrett and Kanuparthi, Arun and Khattri, Hareesh and Fung, Jason M and Sadeghi, Ahmad-Reza and Rajendran, Jeyavijayan},
  booktitle={USENIX Security},
  year={2019}
}
@inproceedings{lipp2018meltdown,
 author = {Moritz Lipp and Michael Schwarz and Daniel Gruss and Thomas Prescher and Werner Haas and Anders Fogh and Jann Horn and Stefan Mangard and Paul Kocher and Daniel Genkin and Yuval Yarom and Mike Hamburg},
 title = {Meltdown: Reading Kernel Memory from User Space},
 booktitle = {USENIX Security},
 year = {2018},
}

@inproceedings{dinesh2024conjunct,
  title={Conjunct: Learning inductive invariants to prove unbounded instruction safety against microarchitectural timing attacks},
  author={Dinesh, Sushant and Parthasarathy, Madhusudan and Fletcher, Christopher W},
  booktitle={IEEE SP},
  year={2024}
}

@inproceedings{dinesh2025h,
  title={H-Houdini: Scalable Invariant Learning},
  author={Dinesh, Sushant and Zhu, Yongye and Fletcher, Christopher W},
  booktitle={ASPLOS},
  year={2025}
}
@inproceedings{solt2022rememberr,
  title={RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation},
  author={Solt, Flavien and Jattke, Patrick and Razavi, Kaveh},
  booktitle={MICRO},
  year={2022}
}
@inproceedings{wang2023specification,
  title={Specification and verification of side-channel security for open-source processors via leakage contracts},
  author={Wang, Zilong and Mohr, Gideon and von Gleissenthall, Klaus and Reineke, Jan and Guarnieri, Marco},
  booktitle={CCS},
  year={2023}
}
@article{tan2025contractshadowlogic,
  title={RTL verification for secure speculation using contract shadow logic},
  author={Tan, Qinhan and Yang, Yuheng and Bourgeat, Thomas and Malik, Sharad and Yan, Mengjia},
  journal={ASPLOS},
  year={2025}
}
@inproceedings{ceesay2024mucfi,
  title={$\mu$CFI: Formal Verification of Microarchitectural Control-flow Integrity},
  author={Ceesay-Seitz, Katharina and Solt, Flavien and Razavi, Kaveh},
  booktitle={CCS},
  year={2024}
}
@inproceedings{hsiao2024rtl2mmupath,
  title={RTL2M$\mu$PATH: Multi-$\mu$PATH Synthesis with Applications to Hardware Security Verification},
  author={Hsiao, Yao and Nikoleris, Nikos and Khyzha, Artem and Mulligan, Dominic P and Petri, Gustavo and Fletcher, Christopher W and Trippel, Caroline},
  booktitle={MICRO},
  year={2024}
}

@inproceedings{pratt1995anatomy,
  title={Anatomy of the Pentium bug},
  author={Pratt, Vaughan},
  booktitle={Colloquium on Trees in Algebra and Programming},
  year={1995}
}
@inproceedings{kiriansky2018dawg,
  title={DAWG: A defense against cache timing attacks in speculative execution processors},
  author={Kiriansky, Vladimir and Lebedev, Ilia and Amarasinghe, Saman and Devadas, Srinivas and Emer, Joel},
  booktitle={MICRO},
  year={2018}
}
@article{deutschmann2024scalable,
  title={A scalable formal verification methodology for data-oblivious hardware},
  author={Deutschmann, Lucas and M{\"u}ller, Johannes and Fadiheh, Mohammad Rahmani and Stoffel, Dominik and Kunz, Wolfgang},
  journal={IEEE TCAS},
  year={2024}
}
@inproceedings{fadiheh2020formal,
  title={A formal approach for detecting vulnerabilities to transient execution attacks in out-of-order processors},
  author={Fadiheh, Mohammad Rahmani and M{\"u}ller, Johannes and Brinkmann, Raik and Mitra, Subhasish and Stoffel, Dominik and Kunz, Wolfgang},
  booktitle={DAC},
  year={2020}
}
@inproceedings{flanders2024avoiding,
  title={Avoiding instruction-centric microarchitectural timing channels via binary-code transformations},
  author={Flanders, Michael and Sharma, Reshabh K and Michael, Alexandra E and Grossman, Dan and Kohlbrenner, David},
  booktitle={ASPLOS},
  year={2024}
}
@inproceedings{gong2020save,
  title={Save: Sparsity-aware vector engine for accelerating dnn training and inference on cpus},
  author={Gong, Zhangxiaowen and Ji, Houxiang and Fletcher, Christopher W and Hughes, Christopher J and Baghsorkhi, Sara and Torrellas, Josep},
  booktitle={MICRO},
  year={2020}
}

@inproceedings{pathfinder,
  title={Pathfinder: Exposing Context for Information Flow Traces via Taint Graphs},
  author={Ceesay-Seitz, Katharina and Solt, Flavien and Klukas, Alexander and Razavi, Kaveh},
  booktitle={ICCAD},
  year={2025}
}

@inproceedings{solt2024hybridift,
  title={Hybridift: Scalable memory-aware dynamic information flow tracking for hardware},
  author={Solt, Flavien and Razavi, Kaveh},
  booktitle={Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design},
  year={2024}
}
@inproceedings{kocher1996timing,
  title={Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems},
  author={Kocher, Paul C},
  booktitle={Advances in Cryptology—CRYPTO’96: 16th Annual International Cryptology Conference Santa Barbara, California, USA August 18--22, 1996 Proceedings 16},
  year={1996},
  organization={Springer}
}
@inproceedings{bonneau2006cache,
  title={Cache-collision timing attacks against AES},
  author={Bonneau, Joseph and Mironov, Ilya},
  booktitle={CHES},
  year={2006},
  organization={Springer}
}
@article{bernstein2005cache,
  title={Cache-timing attacks on AES},
  author={Bernstein, Daniel J},
  year={2005}
}


@article{saleh2006system,
  title={System-on-chip: Reuse and integration},
  author={Saleh, Resve and Wilton, Steve and Mirabbasi, Shahriar and Hu, Alan and Greenstreet, Mark and Lemieux, Guy and Pande, Partha Pratim and Grecu, Cristian and Ivanov, Andre},
  journal={Proceedings of the IEEE},
  volume={94},
  number={6},
  year={2006}
}
@article{murray2015lessons,
  title={Lessons from the field--IP/SoC integration techniques that work},
  author={Murray, David and Rance, S},
  journal={DVCon},
  year={2014}
}
@inproceedings{kruijtzer2008industrial,
  title={Industrial IP integration flows based on IP-XACT standards},
  author={Kruijtzer, Wido and Van Der Wolf, Pieter and De Kock, Erwin and Stuyt, Jan and Ecker, Wolfgang and Mayer, Albrecht and Hustin, Serge and Amerijckx, Christophe and De Paoli, Serge and Vaumorin, Emmanuel},
  booktitle={Proceedings of the conference on Design, automation and test in Europe},
  year={2008}
}
@inproceedings{coussy2002design,
  title={A design methodology for integrating IP into SOC systems},
  author={Coussy, Philippe and Baganne, Adel and Martin, Eric},
  booktitle={Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No. 02CH37285)},
  year={2002},
  organization={IEEE}
}
@article{yang2020towards,
  title={Towards IP integration on SoC: a case study of high-throughput and low-cost wrapper design on a novel IBUS architecture},
  author={Yang, Xiaokun and Sha, Shi and Unwala, Ishaq and Lu, Jiang},
  journal={IET Computers \& Digital Techniques},
  volume={14},
  number={6},
  year={2020},
  publisher={Wiley Online Library}
}
@inproceedings{bocchi2003system,
  title={A system level IP integration methodology for fast SOC design},
  author={Bocchi, Massimo and Brunelli, Claudio and De Bartolomeis, Claudia and Magagni, Luca and Campi, Fabio},
  booktitle={Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No. 03EX748)},
  year={2003},
  organization={IEEE}
}
@article{visarius2004generic,
  title={Generic integration infrastructure for IP-based design processes and tools with a unified XML format},
  author={Visarius, Markus and Lessmann, Johannes and Kelso, Frank and Hardt, Wolfram},
  journal={Integration},
  volume={37},
  number={4},
  year={2004},
  publisher={Elsevier}
}
@article{claasen2006industry,
  title={An industry perspective on current and future state of the art in system-on-chip (SoC) technology},
  author={Claasen, Theo ACM},
  journal={Proceedings of the IEEE},
  volume={94},
  number={6},
  year={2006}
}
@article{rautakoura2025three,
  title={Three SoCs in three years-How to get agile?},
  author={Rautakoura, Antti and Hamalainen, Timo and Kulmala, Ari},
  journal={IEEE Micro},
  year={2025}
}
@article{shankar2019low,
  title={Low Power Mixed-Signal SoC Integration and Verification Challenges with Third Party IP Cores},
  author={Shankar, Ruchi and Mishra, Prachi and Parashar, Abhinav and Padoor, Ashwini and Balasubramanian, Lakshmanan},
  journal={EAI Endorsed Transactions on Cloud Systems},
  volume={5},
  number={16},
  year={2019},
  publisher={European Alliance for Innovation (EAI)}
}
@article{giri2021accelerator,
  title={Accelerator integration for open-source SoC design},
  author={Giri, Davide and Chiu, Kuan-Lin and Eichler, Guy and Mantovani, Paolo and Carloni, Luca P},
  journal={IEEE Micro},
  volume={41},
  number={4},
  year={2021}
}


@manual{tilelink_spec,
  title        = {TileLink Specification},
  author       = {{CHIPS Alliance}},
  year         = {2020},
  version      = {1.8.1},
  note         = {Available online},
  institution  = {CHIPS Alliance},
  url          = {https://chipalliance.org/specs/tilelink/tilelink-spec-1.8.1.html},
}
@manual{pulpHWPEMem,
  title        = {{HWPE-Mem} Protocol},
  author       = {{PULP Platform Documentation}},
  organization = {PULP Platform},
  year         = {2024},
  note         = {Online; accessed July 4, 2025},
  url          = {https://hwpe-doc.readthedocs.io/en/latest/protocols.html},
}
@techreport{opentitan_security_guidelines,
  author       = {{lowRISC / OpenTitan}},
  title        = {Secure Hardware Design Guidelines},
  institution  = {OpenTitan Documentation},
  year         = {2025},
  type         = {Guidelines},
  url          = {https://opentitan.org/book/doc/security/implementation_guidelines/hardware/index.html}
}
@manual{riscv_privileged,
  title        = {The RISC-V Instruction Set Manual, Volume II: Privileged Architecture},
  author       = {{RISC-V Foundation}},
  year         = {2021},
  edition      = {Version 1.12-draft},
  organization = {RISC-V International},
  url          = {https://github.com/riscv/riscv-isa-manual/releases/latest/download/riscv-privileged.pdf}
}
@techreport{riscv_plic_spec_1_0_0,
  title        = {RISC-V Platform-Level Interrupt Controller Specification},
  author       = {{RISC-V International Task Group}},
  institution  = {RISC-V International},
  year         = {2023},
  type         = {Technical Report},
  number       = {Version 1.0.0 (ratified March 11, 2023)},
  url          = {https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic-1.0.0.pdf}
}


@inproceedings{lee2019keystone,
  title        = {Keystone: An Open Framework for Architecting Trusted Execution Environments},
  author       = {Lee, Dayeol and Kohlbrenner, David and Shinde, Shweta and Asanovi\'{c}, Krste and Song, Dawn},
  booktitle    = {EuroSys},
  year         = {2020}
}

@inproceedings{costan2016sanctum,
  title        = {Sanctum: Minimal Hardware Extensions for Strong Software Isolation},
  author       = {Costan, Victor and Lebedev, Ilia and Devadas, Srinivas},
  booktitle    = {USENIX Security},
  year         = {2016}
}

@article{mckeen2013intel,
  title        = {Innovative Instructions and Software Model for Isolated Execution},
  author       = {McKeen, Frank and Alexandrovich, Ilya and Berenzon, Hotz and Rozas, Carlos and Shafi, Josef and Shanbhogue, Puneet and Savagaonkar, Vivak},
  journal      = {ACM HASP},
  year         = {2013}
}

@techreport{arm2009trustzone,
  title        = {ARM Security Technology—Building a Secure System using TrustZone Technology},
  author       = {{ARM Ltd.}},
  institution  = {ARM Ltd.},
  year         = {2009},
  type         = {Whitepaper},
  url          = {https://developer.arm.com/documentation/den0028/a/}
}

@inproceedings{nasahl2020hector,
  title        = {HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment},
  author       = {Nasahl, Pascal and Schilling, Robert and Werner, Mario and Mangard, Stefan},
  booktitle    = {arXiv preprint arXiv:2009.05262},
  year         = {2020}
}

@article{mcgillion2015opentee,
  title        = {Open-TEE: An Open Virtual Trusted Execution Environment},
  author       = {McGillion, Brian and Dettenborn, Tanel and Nyman, Thomas and Asokan, N.},
  journal      = {arXiv preprint arXiv:1506.07367},
  year         = {2015}
}

@inproceedings{lebedev2018sanctorum,
  title        = {Sanctorum: A Lightweight Security Monitor for Secure Enclaves},
  author       = {Lebedev, Ilia and Hogan, Kyle and Drean, Jules and Kohlbrenner, David and Lee, Dayeol and Asanovi\'{c}, Krste and Song, Dawn and Devadas, Srinivas},
  booktitle    = {arXiv preprint arXiv:1812.10605},
  year         = {2018}
}

@inproceedings{schneider2022sok,
  title        = {SoK: Hardware-supported Trusted Execution Environments},
  author       = {Schneider, Moritz and Masti, Ramya Jayaram and Shinde, Shweta and Capkun, Srdjan and Perez, Ronald},
  booktitle    = {arXiv preprint arXiv:2205.12742},
  year         = {2022}
}

@inproceedings{bourgeat2018mi6,
  title        = {MI6: Secure Enclaves in a Speculative Out-of-Order Processor},
  author       = {Bourgeat, Thomas and Lebedev, Ilia and Wright, Andrew and Zhang, Sizhuo and Arvind and Devadas, Srinivas},
  booktitle    = {arXiv preprint arXiv:1812.09822},
  year         = {2018}
}

@inproceedings{brasser2022tcx,
  title        = {Trusted Container Extensions for Container-based Confidential Computing},
  author       = {Brasser, Ferdinand and Jauernig, Patrick and Pustelnik, Frederik and Sadeghi, Ahmad-Reza and Stapf, Emmanuel},
  booktitle    = {arXiv preprint arXiv:2205.05747},
  year         = {2022}
}

@misc{microsoft_ocp_caliptra,
  author       = {Mark Russinovich and Bryan Kelly},
  title        = {Caliptra: Integrating Trust into Every Chip},
  howpublished = {Microsoft / Open Compute Project Summit blog},
  month        = feb,
  year         = 2023,
}
@Manual{mips_isa,
  author       = {Charles Price},
  title        = {{MIPS IV Instruction Set (Revision 3.2)}},
  organization = {MIPS Technologies, Inc.},
  address      = {Mountain View, CA, USA},
  month        = sep,
  year         = 1995,
}
@Manual{armv8_isa,
  title        = {{Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile (Issue G.a)}},
  author       = {{Arm Limited}},
  organization = {Arm Limited},
  address      = {Cambridge, UK},
  year         = 2021,
}
@book{intel_x86_manual,
  title        = {Intel® 64 and IA-32 Architectures Software Developer's Manual},
  author       = {{Intel Corporation}},
  year         = {2022},
  volume       = {1-3},
  publisher    = {Intel Corporation},
  howpublished = {\url{https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html}}
}

@article{fix2008fifteen,
  title={Fifteen years of formal property verification in Intel},
  author={Fix, Limor},
  journal={25 Years of Model Checking: History, Achievements, Perspectives},
  year={2008},
  publisher={Springer}
}


@article{kar2023mitigating,
  title={Mitigating timing-based NoC side-channel attacks with LLC remapping},
  author={Kar, Anurag and Liu, Xueyang and Kim, Yonghae and Saileshwar, Gururaj and Kim, Hyesoon and Krishna, Tushar},
  journal={IEEE Computer Architecture Letters},
  volume={22},
  number={1},
  year={2023}
}
@inproceedings{saileshwar2021mirage,
  title={MIRAGE: Mitigating Conflict-Based cache attacks with a practical Fully-Associative design},
  author={Saileshwar, Gururaj and Qureshi, Moinuddin},
  booktitle={USENIX Security},
  year={2021}
}
@inproceedings{giner2023scatter,
  title={Scatter and split securely: Defeating cache contention and occupancy attacks},
  author={Giner, Lukas and Steinegger, Stefan and Purnal, Antoon and Eichlseder, Maria and Unterluggauer, Thomas and Mangard, Stefan and Gruss, Daniel},
  booktitle={IEEE SP},
  year={2023}
}
@inproceedings{werner2019scattercache,
  title={ScatterCache: thwarting cache attacks via cache set randomization},
  author={Werner, Mario and Unterluggauer, Thomas and Giner, Lukas and Schwarz, Michael and Gruss, Daniel and Mangard, Stefan},
  booktitle={USENIX Security},
  year={2019}
}
@inproceedings{qureshi2018ceaser,
  title={CEASER: Mitigating conflict-based cache attacks via encrypted-address and remapping},
  author={Qureshi, Moinuddin K},
  booktitle={IEEE Micro},
  year={2018}
}

@article{wassel2013surfnoc,
  title={SurfNoC: A low latency and provably non-interfering approach to secure networks-on-chip},
  author={Wassel, Hassan MG and Gao, Ying and Oberg, Jason K and Huffmire, Ted and Kastner, Ryan and Chong, Frederic T and Sherwood, Timothy},
  journal={ACM SIGARCH Computer Architecture News},
  year={2013}
}
@inproceedings{wang2012efficient,
  title={Efficient timing channel protection for on-chip networks},
  author={Wang, Yao and Suh, G Edward},
  booktitle={IEEE/ACM NOCS},
  year={2012}
}
@inproceedings{schoeberl2012statically,
  title={A statically scheduled time-division-multiplexed network-on-chip for real-time systems},
  author={Schoeberl, Martin and Brandner, Florian and Spars{\o}, Jens and Kasapaki, Evangelia},
  booktitle={IEEE/ACM NOCS},
  year={2012}
}
@article{wassel2014networks,
  title={Networks on chip with provable security properties},
  author={Wassel, Hassan MG and Gao, Ying and Oberg, Jason K and Huffmire, Ted and Kastner, Ryan and Chong, Frederic T and Sherwood, Timothy},
  journal={IEEE Micro},
  year={2014}
}
@article{psarras2015phasenoc,
  title={PhaseNoC: Versatile network traffic isolation through TDM-scheduled virtual channels},
  author={Psarras, Anastasios and Lee, Junghee and Seitanidis, Ioannis and Nicopoulos, Chrysostomos and Dimitrakopoulos, Giorgos},
  journal={IEEE TCAD},
  year={2015}
}
@inproceedings{alonso2019low,
  title={A low-latency and flexible TDM NoC for strong isolation in security-critical systems},
  author={Alonso, Miguel Gorgues and Flich, Jos{\'e} and Turki, Meriem and Bertozzi, Davide},
  booktitle={IEEE MCSoC},
  year={2019},
  organization={IEEE}
}
@article{sadeghi2019toward,
  title={Toward on-chip network security using runtime isolation mapping},
  author={Sadeghi, Mohammad Sadegh and Sarmadi, Siavash Bayat and Hessabi, Shaahin},
  journal={ACM TACO},
  year={2019}
}
@inproceedings{shalaby2021sentry,
  title={Sentry-NoC: A statically-scheduled NoC for secure SoCs},
  author={Shalaby, Ahmed and Tavva, Yaswanth and Carlson, Trevor E and Peh, Li-Shiuan},
  booktitle={IEEE/ACM NOCS},
  year={2021}
}

@inproceedings{Pessl2016DRAMA,
  author    = {Peter Pessl and Daniel Gruss and Cl{\'e}mentine Maurice and Michael Schwarz and Stefan Mangard},
  title     = {{DRAMA}: Exploiting {DRAM} Addressing for Cross-{CPU} Attacks},
  booktitle = {USENIX Security},
  year      = {2016}
}

@inproceedings{Yarom2016CacheBleed,
  author    = {Yuval Yarom and Daniel Genkin and Nadia Heninger},
  title     = {CacheBleed: A Timing Attack on OpenSSL Constant Time {RSA}},
  booktitle = {CHES 2016},
  year      = {2016},
  publisher = {Springer},
  doi       = {10.1007/978-3-662-53140-2_17}
}
@inproceedings{YaromFalkner2014FlushReload,
  author    = {Yuval Yarom and Katrina Falkner},
  title     = {{FLUSH+RELOAD}: A High Resolution, Low Noise, L3 Cache {Side-Channel} Attack},
  booktitle = {USENIX Security},
  year      = {2014},
}
@inproceedings{Moghimi2018MemJam,
  author    = {Ahmad Moghimi and Thomas Eisenbarth and Berk Sunar},
  title     = {MemJam: A False Dependency Attack Against Constant-Time Crypto Implementations in {SGX}},
  booktitle = {Topics in Cryptology},
  publisher = {Springer},
  year      = {2018}
}
@inproceedings{Liu2015LLC,
  author    = {Fangfei Liu and Yuval Yarom and Qian Ge and Gernot Heiser and Ruby B. Lee},
  title     = {Last-Level Cache Side-Channel Attacks are Practical},
  booktitle = {IEEE SP},
  year      = {2015},
  doi       = {10.1109/SP.2015.43}
}
@inproceedings{Gruss2016PrefetchSCA,
  author    = {Daniel Gruss and Cl{\'e}mentine Maurice and Anders Fogh and Moritz Lipp and Stefan Mangard},
  title     = {Prefetch Side-Channel Attacks: Bypassing {SMAP} and Kernel {ASLR}},
  booktitle = {ACM CCS},
  year      = {2016},
  doi       = {10.1145/2976749.2978356}
}
@inproceedings{Aldaya2019PortSmash,
  author    = {Alejandro Cabrera Aldaya and Billy Bob Brumley and Sohaib ul Hassan and Cesar Pereida Garc\'{\i}a and Nicola Tuveri},
  title     = {Port Contention for Fun and Profit},
  booktitle = {IEEE SP},
  year      = {2019}
}
@inproceedings{Gras2018TLBleed,
  author    = {Ben Gras and Kaveh Razavi and Herbert Bos and Cristiano Giuffrida},
  title     = {Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with {TLB} Attacks},
  booktitle = {USENIX Security},
  year      = {2018}
}
@misc{ridlad,
  title={Addendum to RIDL: Rogue in-flight data load},
  author={Van Schaik, S. and Milburn, A. and {\"O}sterlund, S. and Frigo, P. and Maisuradze, G. and Razavi, K. and Bos, H. and Giuffrida, C.},
  year={2019},
  note={\url{https://mdsattacks.com/files/ridl-addendum.pdf}}
}

@techreport{arm_amba,
  title        = {AMBA AXI and ACE Protocol Specification},
  institution  = {Arm Ltd.},
  number       = {ARM IHI 0022H},
  year         = {2017},
  url          = {https://developer.arm.com/-/media/Arm%20Developer%20Community/PDF/IHI0022H_amba_axi_protocol_spec.pdf}
}


@inproceedings{OsvikShamirTromer2006CacheAES,
  author    = {Osvik, Dag Arne and Shamir, Adi and Tromer, Eran},
  title     = {Cache Attacks and Countermeasures: The Case of {AES}},
  booktitle = {Topics in Cryptology},
  publisher = {Springer},
  year      = {2006}
}

@inproceedings{AlmeidaEtAl2016CTVerif,
  author    = {Almeida, Jose Bacelar and Barbosa, Manuel and Barthe, Gilles and Dupressoir, Francois and Emmi, Michael},
  title     = {Verifying Constant-Time Implementations},
  booktitle = {USENIX Security},
  year      = {2016}
}
@inproceedings{herzog2021price,
  title={The price of Meltdown and Spectre: Energy overhead of mitigations at operating system level},
  author={Herzog, Benedict and Reif, Stefan and Preis, Julian and Schr{\"o}der-Preikschat, Wolfgang and H{\"o}nig, Timo},
  booktitle={EuroSec},
  year={2021}
}
@online{kronos,
  title = {Kronos {{RISC-v}} (Cascade Fixes Integrated)},
  url = {https://github.com/cascade-artifacts-designs/cascade-kronos},
  note = {Accessed: 2024-07-10}
}
