{
  "Top": "sobel_rgb_axis",
  "RtlTop": "sobel_rgb_axis",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_rgb_axis_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_axis": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_axis",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_axis": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_axis",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "width": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -wave_debug=1",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel_rgb_axis"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel_rgb_axis",
    "Version": "1.0",
    "DisplayName": "Sobel_rgb_axis",
    "Revision": "2114317694",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_rgb_axis_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sobel.cpp"],
    "TestBench": ["..\/..\/sobel_testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_rgb_axis_CTRL_s_axi.vhd",
      "impl\/vhdl\/sobel_rgb_axis_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sobel_rgb_axis_line0_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/sobel_rgb_axis_line1_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/sobel_rgb_axis_mac_muladd_8ns_5ns_8ns_13_4_1.vhd",
      "impl\/vhdl\/sobel_rgb_axis_mac_muladd_8ns_7ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/sobel_rgb_axis_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/sobel_rgb_axis_mul_31ns_11ns_41_2_1.vhd",
      "impl\/vhdl\/sobel_rgb_axis_regslice_both.vhd",
      "impl\/vhdl\/sobel_rgb_axis_sobel_rgb_axis_Pipeline_init_cols.vhd",
      "impl\/vhdl\/sobel_rgb_axis_sobel_rgb_axis_Pipeline_row_loop_col_loop.vhd",
      "impl\/vhdl\/sobel_rgb_axis.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_rgb_axis_CTRL_s_axi.v",
      "impl\/verilog\/sobel_rgb_axis_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sobel_rgb_axis_line0_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/sobel_rgb_axis_line0_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/sobel_rgb_axis_line1_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/sobel_rgb_axis_line1_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/sobel_rgb_axis_mac_muladd_8ns_5ns_8ns_13_4_1.v",
      "impl\/verilog\/sobel_rgb_axis_mac_muladd_8ns_7ns_16ns_16_4_1.v",
      "impl\/verilog\/sobel_rgb_axis_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/sobel_rgb_axis_mul_31ns_11ns_41_2_1.v",
      "impl\/verilog\/sobel_rgb_axis_regslice_both.v",
      "impl\/verilog\/sobel_rgb_axis_sobel_rgb_axis_Pipeline_init_cols.v",
      "impl\/verilog\/sobel_rgb_axis_sobel_rgb_axis_Pipeline_row_loop_col_loop.v",
      "impl\/verilog\/sobel_rgb_axis.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/data\/sobel_rgb_axis.mdd",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/data\/sobel_rgb_axis.tcl",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/data\/sobel_rgb_axis.yaml",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/xsobel_rgb_axis.c",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/xsobel_rgb_axis.h",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/xsobel_rgb_axis_hw.h",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/xsobel_rgb_axis_linux.c",
      "impl\/misc\/drivers\/sobel_rgb_axis_v1_0\/src\/xsobel_rgb_axis_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sobel_rgb_axis.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "width",
          "access": "W",
          "description": "Data signal of width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width",
              "access": "W",
              "description": "Bit 31 to 0 of width"
            }]
        },
        {
          "offset": "0x18",
          "name": "height",
          "access": "W",
          "description": "Data signal of height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height",
              "access": "W",
              "description": "Bit 31 to 0 of height"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "height"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL:in_axis:out_axis",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in_axis": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "24",
      "portPrefix": "in_axis_",
      "ports": [
        "in_axis_TDATA",
        "in_axis_TDEST",
        "in_axis_TID",
        "in_axis_TKEEP",
        "in_axis_TLAST",
        "in_axis_TREADY",
        "in_axis_TSTRB",
        "in_axis_TUSER",
        "in_axis_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_axis"
        }]
    },
    "out_axis": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "24",
      "portPrefix": "out_axis_",
      "ports": [
        "out_axis_TDATA",
        "out_axis_TDEST",
        "out_axis_TID",
        "out_axis_TKEEP",
        "out_axis_TLAST",
        "out_axis_TREADY",
        "out_axis_TSTRB",
        "out_axis_TUSER",
        "out_axis_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_axis"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_axis_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "in_axis_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_axis_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_axis_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_axis_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "in_axis_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "in_axis_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_axis_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_axis_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_axis_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "out_axis_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_axis_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_axis_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_axis_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "out_axis_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "out_axis_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_axis_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_axis_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sobel_rgb_axis",
      "BindInstances": "sub_fu_200_p2 sub133_fu_206_p2 empty_fu_164_p2 smax_fu_170_p3 empty_22_fu_178_p2 smax1_fu_184_p3 mul_31ns_11ns_41_2_1_U30 line0_U line1_U CTRL_s_axi_U",
      "Instances": [
        {
          "ModuleName": "sobel_rgb_axis_Pipeline_init_cols",
          "InstanceName": "grp_sobel_rgb_axis_Pipeline_init_cols_fu_102",
          "BindInstances": "icmp_ln58_fu_100_p2 add_ln58_fu_106_p2"
        },
        {
          "ModuleName": "sobel_rgb_axis_Pipeline_row_loop_col_loop",
          "InstanceName": "grp_sobel_rgb_axis_Pipeline_row_loop_col_loop_fu_112",
          "BindInstances": "icmp_ln72_fu_350_p2 icmp_ln65_fu_327_p2 add_ln65_fu_332_p2 select_ln65_fu_362_p3 select_ln65_1_fu_551_p3 select_ln65_2_fu_558_p3 select_ln65_3_fu_690_p3 select_ln65_4_fu_565_p3 select_ln65_5_fu_572_p3 add_ln65_1_fu_370_p2 select_ln65_6_fu_376_p3 select_ln65_7_fu_388_p3 first_iter_0_fu_400_p2 icmp_fu_416_p2 cmp130_fu_422_p2 cmp134_fu_428_p2 mac_muladd_8ns_7ns_16ns_16_4_1_U5 mac_muladd_8ns_7ns_16ns_16_4_1_U5 mul_8ns_9ns_16_1_1_U4 mac_muladd_8ns_5ns_8ns_13_4_1_U6 mac_muladd_8ns_7ns_16ns_16_4_1_U5 mac_muladd_8ns_5ns_8ns_13_4_1_U6 acc_fu_582_p2 icmp_ln102_fu_497_p2 and_ln102_fu_503_p2 select_ln65_8_fu_700_p3 add_ln104_fu_613_p2 add_ln104_1_fu_739_p2 add_ln105_fu_755_p2 add_ln108_fu_643_p2 gx_2_fu_782_p3 gy_2_fu_789_p3 ax_fu_829_p2 ax_1_fu_834_p3 ay_fu_844_p2 ay_1_fu_849_p3 edge_fu_867_p2 mag_fu_873_p2 icmp_ln120_fu_889_p2 edge_1_fu_895_p3 edge_2_fu_901_p3 dout_last_fu_509_p2 or_ln123_fu_908_p2 or_ln123_1_fu_912_p2 border_fu_916_p2 edge_3_fu_922_p3 out_axis_TUSER add_ln72_fu_514_p2"
        }
      ]
    },
    "Info": {
      "sobel_rgb_axis_Pipeline_init_cols": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_rgb_axis_Pipeline_row_loop_col_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sobel_rgb_axis": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sobel_rgb_axis_Pipeline_init_cols": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "514",
          "LatencyWorst": "1026",
          "PipelineIIMin": "1",
          "PipelineIIMax": "1025",
          "PipelineII": "1 ~ 1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.922"
        },
        "Loops": [{
            "Name": "init_cols",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1024",
            "Latency": "0 ~ 1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel_rgb_axis_Pipeline_row_loop_col_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.343"
        },
        "Loops": [{
            "Name": "row_loop_col_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "2",
          "FF": "1049",
          "AVAIL_FF": "41600",
          "UTIL_FF": "2",
          "LUT": "1368",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sobel_rgb_axis": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.343"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "2",
          "DSP": "4",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "4",
          "FF": "1580",
          "AVAIL_FF": "41600",
          "UTIL_FF": "3",
          "LUT": "2093",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-24 15:14:36 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
