//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33191640
// Cuda compilation tools, release 12.2, V12.2.140
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_52
.address_size 64

	// .globl	_Z26rgb_copy_array_interleavedPiS_

.visible .entry _Z26rgb_copy_array_interleavedPiS_(
	.param .u64 _Z26rgb_copy_array_interleavedPiS__param_0,
	.param .u64 _Z26rgb_copy_array_interleavedPiS__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z26rgb_copy_array_interleavedPiS__param_0];
	ld.param.u64 	%rd2, [_Z26rgb_copy_array_interleavedPiS__param_1];
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r1, %r3, %r2, %r4;
	setp.gt.s32 	%p1, %r1, 9;
	@%p1 bra 	$L__BB0_2;

	mul.lo.s32 	%r5, %r1, 3;
	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r5, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r6, [%rd5];
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.u32 	[%rd7], %r6;
	ld.global.u32 	%r7, [%rd5+4];
	st.global.u32 	[%rd7+4], %r7;
	ld.global.u32 	%r8, [%rd5+8];
	st.global.u32 	[%rd7+8], %r8;

$L__BB0_2:
	ret;

}
	// .globl	_Z24rgb_copy_array_coalescedPiS_
.visible .entry _Z24rgb_copy_array_coalescedPiS_(
	.param .u64 _Z24rgb_copy_array_coalescedPiS__param_0,
	.param .u64 _Z24rgb_copy_array_coalescedPiS__param_1
)
{
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z24rgb_copy_array_coalescedPiS__param_0];
	ld.param.u64 	%rd2, [_Z24rgb_copy_array_coalescedPiS__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mul.wide.u32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r5, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r5;
	add.s32 	%r6, %r4, %r2;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd4, %rd8;
	ld.global.u32 	%r7, [%rd9];
	add.s64 	%rd10, %rd3, %rd8;
	st.global.u32 	[%rd10], %r7;
	add.s32 	%r8, %r6, %r2;
	mul.wide.u32 	%rd11, %r8, 4;
	add.s64 	%rd12, %rd4, %rd11;
	ld.global.u32 	%r9, [%rd12];
	add.s64 	%rd13, %rd3, %rd11;
	st.global.u32 	[%rd13], %r9;
	ret;

}
	// .globl	_Z27rgb_copy_struct_interleavedP5pixelS0_
.visible .entry _Z27rgb_copy_struct_interleavedP5pixelS0_(
	.param .u64 _Z27rgb_copy_struct_interleavedP5pixelS0__param_0,
	.param .u64 _Z27rgb_copy_struct_interleavedP5pixelS0__param_1
)
{
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z27rgb_copy_struct_interleavedP5pixelS0__param_0];
	ld.param.u64 	%rd2, [_Z27rgb_copy_struct_interleavedP5pixelS0__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd5, %r1, 12;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r2, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r2;
	ld.global.u32 	%r3, [%rd6+4];
	st.global.u32 	[%rd7+4], %r3;
	ld.global.u32 	%r4, [%rd6+8];
	st.global.u32 	[%rd7+8], %r4;
	ret;

}
	// .globl	_Z25rgb_copy_struct_coalescedP5pixelS0_
.visible .entry _Z25rgb_copy_struct_coalescedP5pixelS0_(
	.param .u64 _Z25rgb_copy_struct_coalescedP5pixelS0__param_0,
	.param .u64 _Z25rgb_copy_struct_coalescedP5pixelS0__param_1
)
{
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z25rgb_copy_struct_coalescedP5pixelS0__param_0];
	ld.param.u64 	%rd2, [_Z25rgb_copy_struct_coalescedP5pixelS0__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r2, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r2;
	mov.u32 	%r3, %ntid.x;
	add.s32 	%r4, %r1, %r3;
	mul.wide.u32 	%rd8, %r4, 4;
	add.s64 	%rd9, %rd4, %rd8;
	ld.global.u32 	%r5, [%rd9];
	add.s64 	%rd10, %rd3, %rd8;
	st.global.u32 	[%rd10], %r5;
	add.s32 	%r6, %r4, %r3;
	mul.wide.u32 	%rd11, %r6, 4;
	add.s64 	%rd12, %rd4, %rd11;
	ld.global.u32 	%r7, [%rd12];
	add.s64 	%rd13, %rd3, %rd11;
	st.global.u32 	[%rd13], %r7;
	ret;

}
	// .globl	_Z21rgb_copy_struct_wholeP5pixelS0_
.visible .entry _Z21rgb_copy_struct_wholeP5pixelS0_(
	.param .u64 _Z21rgb_copy_struct_wholeP5pixelS0__param_0,
	.param .u64 _Z21rgb_copy_struct_wholeP5pixelS0__param_1
)
{
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z21rgb_copy_struct_wholeP5pixelS0__param_0];
	ld.param.u64 	%rd2, [_Z21rgb_copy_struct_wholeP5pixelS0__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mul.wide.s32 	%rd5, %r4, 12;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r5, [%rd6];
	ld.global.u32 	%r6, [%rd6+4];
	ld.global.u32 	%r7, [%rd6+8];
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r5;
	st.global.u32 	[%rd7+4], %r6;
	st.global.u32 	[%rd7+8], %r7;
	ret;

}

