#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  7 09:40:26 2019
# Process ID: 20218
# Current directory: /media/psf/raid/simon/src/verilog/xls
# Command line: vivado xls.xpr
# Log file: /media/psf/raid/simon/src/verilog/xls/vivado.log
# Journal file: /media/psf/raid/simon/src/verilog/xls/vivado.jou
#-----------------------------------------------------------
start_gui
open_project xls.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/psf/raid/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 6474.535 ; gain = 106.871 ; free physical = 3292 ; free virtual = 13205
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user xlio 1.0 -dir /media/psf/raid/simon/src/verilog/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:xlio:1.0]
set_property VALUE 64 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:xlio:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:xlio:1.0]
write_peripheral [ipx::find_open_core user.org:user:xlio:1.0]
set_property  ip_repo_paths  /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_xlio_v1_0 -directory /media/psf/raid/simon/src/verilog/ip_repo /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/psf/raid/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6670.887 ; gain = 0.000 ; free physical = 3081 ; free virtual = 12995
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/hdl/xlio_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/hdl/xlio_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6670.887 ; gain = 0.000 ; free physical = 3014 ; free virtual = 12928
update_compile_order -fileset sources_1
close_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user xlio 1.0 -dir /media/psf/raid/simon/src/verilog/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core user.org:user:xlio:1.0]
set_property VALUE 128 [ipx::get_bus_parameters WIZ_MEMORY_SIZE -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:xlio:1.0]]]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design -force [ipx::find_open_core user.org:user:xlio:1.0]
write_peripheral [ipx::find_open_core user.org:user:xlio:1.0]
set_property  ip_repo_paths  {/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0 /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_xlio_v1_0 -directory /media/psf/raid/simon/src/verilog/ip_repo /media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/psf/raid/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6757.883 ; gain = 36.902 ; free physical = 2879 ; free virtual = 12802
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/hdl/xlio_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/hdl/xlio_v1_0_S_AXI_INTR.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/psf/raid/simon/src/verilog/ip_repo/xlio_1.0/hdl/xlio_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 6757.883 ; gain = 36.902 ; free physical = 2819 ; free virtual = 12742
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 07:33:30 2019...
