// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module BoomIOMSHR(
  input          clock,
                 reset,
                 io_req_valid,
  input  [6:0]   io_req_bits_uop_uopc,
  input  [31:0]  io_req_bits_uop_inst,
                 io_req_bits_uop_debug_inst,
  input          io_req_bits_uop_is_rvc,
  input  [39:0]  io_req_bits_uop_debug_pc,
  input  [2:0]   io_req_bits_uop_iq_type,
  input  [9:0]   io_req_bits_uop_fu_code,
  input  [3:0]   io_req_bits_uop_ctrl_br_type,
  input  [1:0]   io_req_bits_uop_ctrl_op1_sel,
  input  [2:0]   io_req_bits_uop_ctrl_op2_sel,
                 io_req_bits_uop_ctrl_imm_sel,
  input  [3:0]   io_req_bits_uop_ctrl_op_fcn,
  input          io_req_bits_uop_ctrl_fcn_dw,
  input  [2:0]   io_req_bits_uop_ctrl_csr_cmd,
  input          io_req_bits_uop_ctrl_is_load,
                 io_req_bits_uop_ctrl_is_sta,
                 io_req_bits_uop_ctrl_is_std,
  input  [1:0]   io_req_bits_uop_iw_state,
  input          io_req_bits_uop_iw_p1_poisoned,
                 io_req_bits_uop_iw_p2_poisoned,
                 io_req_bits_uop_is_br,
                 io_req_bits_uop_is_jalr,
                 io_req_bits_uop_is_jal,
                 io_req_bits_uop_is_sfb,
  input  [15:0]  io_req_bits_uop_br_mask,
  input  [3:0]   io_req_bits_uop_br_tag,
  input  [5:0]   io_req_bits_uop_ftq_idx,
  input          io_req_bits_uop_edge_inst,
  input  [5:0]   io_req_bits_uop_pc_lob,
  input          io_req_bits_uop_taken,
  input  [19:0]  io_req_bits_uop_imm_packed,
  input  [11:0]  io_req_bits_uop_csr_addr,
  input  [7:0]   io_req_bits_uop_rob_idx,
  input  [4:0]   io_req_bits_uop_ldq_idx,
                 io_req_bits_uop_stq_idx,
  input  [1:0]   io_req_bits_uop_rxq_idx,
  input  [5:0]   io_req_bits_uop_pdst,
                 io_req_bits_uop_prs1,
                 io_req_bits_uop_prs2,
                 io_req_bits_uop_prs3,
                 io_req_bits_uop_ppred,
  input          io_req_bits_uop_prs1_busy,
                 io_req_bits_uop_prs2_busy,
                 io_req_bits_uop_prs3_busy,
                 io_req_bits_uop_ppred_busy,
  input  [5:0]   io_req_bits_uop_stale_pdst,
  input          io_req_bits_uop_exception,
  input  [63:0]  io_req_bits_uop_exc_cause,
  input          io_req_bits_uop_bypassable,
  input  [4:0]   io_req_bits_uop_mem_cmd,
  input  [1:0]   io_req_bits_uop_mem_size,
  input          io_req_bits_uop_mem_signed,
                 io_req_bits_uop_is_fence,
                 io_req_bits_uop_is_fencei,
                 io_req_bits_uop_is_amo,
                 io_req_bits_uop_uses_ldq,
                 io_req_bits_uop_uses_stq,
                 io_req_bits_uop_is_sys_pc2epc,
                 io_req_bits_uop_is_unique,
                 io_req_bits_uop_flush_on_commit,
                 io_req_bits_uop_ldst_is_rs1,
  input  [5:0]   io_req_bits_uop_ldst,
                 io_req_bits_uop_lrs1,
                 io_req_bits_uop_lrs2,
                 io_req_bits_uop_lrs3,
  input          io_req_bits_uop_ldst_val,
  input  [1:0]   io_req_bits_uop_dst_rtype,
                 io_req_bits_uop_lrs1_rtype,
                 io_req_bits_uop_lrs2_rtype,
  input          io_req_bits_uop_frs3_en,
                 io_req_bits_uop_fp_val,
                 io_req_bits_uop_fp_single,
                 io_req_bits_uop_xcpt_pf_if,
                 io_req_bits_uop_xcpt_ae_if,
                 io_req_bits_uop_xcpt_ma_if,
                 io_req_bits_uop_bp_debug_if,
                 io_req_bits_uop_bp_xcpt_if,
  input  [1:0]   io_req_bits_uop_debug_fsrc,
                 io_req_bits_uop_debug_tsrc,
  input  [39:0]  io_req_bits_addr,
  input  [63:0]  io_req_bits_data,
  input          io_resp_ready,
                 io_mem_access_ready,
                 io_mem_ack_valid,
  input  [127:0] io_mem_ack_bits_data,
  output         io_req_ready,
                 io_resp_valid,
  output [6:0]   io_resp_bits_uop_uopc,
  output [31:0]  io_resp_bits_uop_inst,
                 io_resp_bits_uop_debug_inst,
  output         io_resp_bits_uop_is_rvc,
  output [39:0]  io_resp_bits_uop_debug_pc,
  output [2:0]   io_resp_bits_uop_iq_type,
  output [9:0]   io_resp_bits_uop_fu_code,
  output [3:0]   io_resp_bits_uop_ctrl_br_type,
  output [1:0]   io_resp_bits_uop_ctrl_op1_sel,
  output [2:0]   io_resp_bits_uop_ctrl_op2_sel,
                 io_resp_bits_uop_ctrl_imm_sel,
  output [3:0]   io_resp_bits_uop_ctrl_op_fcn,
  output         io_resp_bits_uop_ctrl_fcn_dw,
  output [2:0]   io_resp_bits_uop_ctrl_csr_cmd,
  output         io_resp_bits_uop_ctrl_is_load,
                 io_resp_bits_uop_ctrl_is_sta,
                 io_resp_bits_uop_ctrl_is_std,
  output [1:0]   io_resp_bits_uop_iw_state,
  output         io_resp_bits_uop_iw_p1_poisoned,
                 io_resp_bits_uop_iw_p2_poisoned,
                 io_resp_bits_uop_is_br,
                 io_resp_bits_uop_is_jalr,
                 io_resp_bits_uop_is_jal,
                 io_resp_bits_uop_is_sfb,
  output [15:0]  io_resp_bits_uop_br_mask,
  output [3:0]   io_resp_bits_uop_br_tag,
  output [5:0]   io_resp_bits_uop_ftq_idx,
  output         io_resp_bits_uop_edge_inst,
  output [5:0]   io_resp_bits_uop_pc_lob,
  output         io_resp_bits_uop_taken,
  output [19:0]  io_resp_bits_uop_imm_packed,
  output [11:0]  io_resp_bits_uop_csr_addr,
  output [7:0]   io_resp_bits_uop_rob_idx,
  output [4:0]   io_resp_bits_uop_ldq_idx,
                 io_resp_bits_uop_stq_idx,
  output [1:0]   io_resp_bits_uop_rxq_idx,
  output [5:0]   io_resp_bits_uop_pdst,
                 io_resp_bits_uop_prs1,
                 io_resp_bits_uop_prs2,
                 io_resp_bits_uop_prs3,
                 io_resp_bits_uop_ppred,
  output         io_resp_bits_uop_prs1_busy,
                 io_resp_bits_uop_prs2_busy,
                 io_resp_bits_uop_prs3_busy,
                 io_resp_bits_uop_ppred_busy,
  output [5:0]   io_resp_bits_uop_stale_pdst,
  output         io_resp_bits_uop_exception,
  output [63:0]  io_resp_bits_uop_exc_cause,
  output         io_resp_bits_uop_bypassable,
  output [4:0]   io_resp_bits_uop_mem_cmd,
  output [1:0]   io_resp_bits_uop_mem_size,
  output         io_resp_bits_uop_mem_signed,
                 io_resp_bits_uop_is_fence,
                 io_resp_bits_uop_is_fencei,
                 io_resp_bits_uop_is_amo,
                 io_resp_bits_uop_uses_ldq,
                 io_resp_bits_uop_uses_stq,
                 io_resp_bits_uop_is_sys_pc2epc,
                 io_resp_bits_uop_is_unique,
                 io_resp_bits_uop_flush_on_commit,
                 io_resp_bits_uop_ldst_is_rs1,
  output [5:0]   io_resp_bits_uop_ldst,
                 io_resp_bits_uop_lrs1,
                 io_resp_bits_uop_lrs2,
                 io_resp_bits_uop_lrs3,
  output         io_resp_bits_uop_ldst_val,
  output [1:0]   io_resp_bits_uop_dst_rtype,
                 io_resp_bits_uop_lrs1_rtype,
                 io_resp_bits_uop_lrs2_rtype,
  output         io_resp_bits_uop_frs3_en,
                 io_resp_bits_uop_fp_val,
                 io_resp_bits_uop_fp_single,
                 io_resp_bits_uop_xcpt_pf_if,
                 io_resp_bits_uop_xcpt_ae_if,
                 io_resp_bits_uop_xcpt_ma_if,
                 io_resp_bits_uop_bp_debug_if,
                 io_resp_bits_uop_bp_xcpt_if,
  output [1:0]   io_resp_bits_uop_debug_fsrc,
                 io_resp_bits_uop_debug_tsrc,
  output [63:0]  io_resp_bits_data,
  output         io_mem_access_valid,
  output [2:0]   io_mem_access_bits_opcode,
                 io_mem_access_bits_param,
  output [3:0]   io_mem_access_bits_size,
                 io_mem_access_bits_source,
  output [31:0]  io_mem_access_bits_address,
  output [15:0]  io_mem_access_bits_mask,
  output [127:0] io_mem_access_bits_data
);

  reg  [6:0]   req_uop_uopc;	// @[mshrs.scala:410:16]
  reg  [31:0]  req_uop_inst;	// @[mshrs.scala:410:16]
  reg  [31:0]  req_uop_debug_inst;	// @[mshrs.scala:410:16]
  reg          req_uop_is_rvc;	// @[mshrs.scala:410:16]
  reg  [39:0]  req_uop_debug_pc;	// @[mshrs.scala:410:16]
  reg  [2:0]   req_uop_iq_type;	// @[mshrs.scala:410:16]
  reg  [9:0]   req_uop_fu_code;	// @[mshrs.scala:410:16]
  reg  [3:0]   req_uop_ctrl_br_type;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_ctrl_op1_sel;	// @[mshrs.scala:410:16]
  reg  [2:0]   req_uop_ctrl_op2_sel;	// @[mshrs.scala:410:16]
  reg  [2:0]   req_uop_ctrl_imm_sel;	// @[mshrs.scala:410:16]
  reg  [3:0]   req_uop_ctrl_op_fcn;	// @[mshrs.scala:410:16]
  reg          req_uop_ctrl_fcn_dw;	// @[mshrs.scala:410:16]
  reg  [2:0]   req_uop_ctrl_csr_cmd;	// @[mshrs.scala:410:16]
  reg          req_uop_ctrl_is_load;	// @[mshrs.scala:410:16]
  reg          req_uop_ctrl_is_sta;	// @[mshrs.scala:410:16]
  reg          req_uop_ctrl_is_std;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_iw_state;	// @[mshrs.scala:410:16]
  reg          req_uop_iw_p1_poisoned;	// @[mshrs.scala:410:16]
  reg          req_uop_iw_p2_poisoned;	// @[mshrs.scala:410:16]
  reg          req_uop_is_br;	// @[mshrs.scala:410:16]
  reg          req_uop_is_jalr;	// @[mshrs.scala:410:16]
  reg          req_uop_is_jal;	// @[mshrs.scala:410:16]
  reg          req_uop_is_sfb;	// @[mshrs.scala:410:16]
  reg  [15:0]  req_uop_br_mask;	// @[mshrs.scala:410:16]
  reg  [3:0]   req_uop_br_tag;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_ftq_idx;	// @[mshrs.scala:410:16]
  reg          req_uop_edge_inst;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_pc_lob;	// @[mshrs.scala:410:16]
  reg          req_uop_taken;	// @[mshrs.scala:410:16]
  reg  [19:0]  req_uop_imm_packed;	// @[mshrs.scala:410:16]
  reg  [11:0]  req_uop_csr_addr;	// @[mshrs.scala:410:16]
  reg  [7:0]   req_uop_rob_idx;	// @[mshrs.scala:410:16]
  reg  [4:0]   req_uop_ldq_idx;	// @[mshrs.scala:410:16]
  reg  [4:0]   req_uop_stq_idx;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_rxq_idx;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_pdst;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_prs1;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_prs2;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_prs3;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_ppred;	// @[mshrs.scala:410:16]
  reg          req_uop_prs1_busy;	// @[mshrs.scala:410:16]
  reg          req_uop_prs2_busy;	// @[mshrs.scala:410:16]
  reg          req_uop_prs3_busy;	// @[mshrs.scala:410:16]
  reg          req_uop_ppred_busy;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_stale_pdst;	// @[mshrs.scala:410:16]
  reg          req_uop_exception;	// @[mshrs.scala:410:16]
  reg  [63:0]  req_uop_exc_cause;	// @[mshrs.scala:410:16]
  reg          req_uop_bypassable;	// @[mshrs.scala:410:16]
  reg  [4:0]   req_uop_mem_cmd;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_mem_size;	// @[mshrs.scala:410:16]
  reg          req_uop_mem_signed;	// @[mshrs.scala:410:16]
  reg          req_uop_is_fence;	// @[mshrs.scala:410:16]
  reg          req_uop_is_fencei;	// @[mshrs.scala:410:16]
  reg          req_uop_is_amo;	// @[mshrs.scala:410:16]
  reg          req_uop_uses_ldq;	// @[mshrs.scala:410:16]
  reg          req_uop_uses_stq;	// @[mshrs.scala:410:16]
  reg          req_uop_is_sys_pc2epc;	// @[mshrs.scala:410:16]
  reg          req_uop_is_unique;	// @[mshrs.scala:410:16]
  reg          req_uop_flush_on_commit;	// @[mshrs.scala:410:16]
  reg          req_uop_ldst_is_rs1;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_ldst;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_lrs1;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_lrs2;	// @[mshrs.scala:410:16]
  reg  [5:0]   req_uop_lrs3;	// @[mshrs.scala:410:16]
  reg          req_uop_ldst_val;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_dst_rtype;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_lrs1_rtype;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_lrs2_rtype;	// @[mshrs.scala:410:16]
  reg          req_uop_frs3_en;	// @[mshrs.scala:410:16]
  reg          req_uop_fp_val;	// @[mshrs.scala:410:16]
  reg          req_uop_fp_single;	// @[mshrs.scala:410:16]
  reg          req_uop_xcpt_pf_if;	// @[mshrs.scala:410:16]
  reg          req_uop_xcpt_ae_if;	// @[mshrs.scala:410:16]
  reg          req_uop_xcpt_ma_if;	// @[mshrs.scala:410:16]
  reg          req_uop_bp_debug_if;	// @[mshrs.scala:410:16]
  reg          req_uop_bp_xcpt_if;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_debug_fsrc;	// @[mshrs.scala:410:16]
  reg  [1:0]   req_uop_debug_tsrc;	// @[mshrs.scala:410:16]
  reg  [39:0]  req_addr;	// @[mshrs.scala:410:16]
  reg  [63:0]  req_data;	// @[mshrs.scala:410:16]
  reg  [63:0]  grant_word;	// @[mshrs.scala:411:23]
  reg  [1:0]   state;	// @[mshrs.scala:415:22]
  wire         _io_req_ready_output = state == 2'h0;	// @[mshrs.scala:415:22, :416:25]
  wire [127:0] atomics_a_8_data = {2{req_data}};	// @[Cat.scala:33:92, mshrs.scala:410:16]
  wire         get_a_mask_acc = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         get_a_mask_acc_1 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         get_a_mask_size_1 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         get_a_mask_eq_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_2 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_3 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_3 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_4 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_4 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_5 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_5 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_size_2 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         get_a_mask_eq_6 = get_a_mask_eq_2 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_6 = get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_6;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_7 = get_a_mask_eq_2 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_7 = get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_7;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_8 = get_a_mask_eq_3 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_8 = get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_8;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_9 = get_a_mask_eq_3 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_9 = get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_9;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_10 = get_a_mask_eq_4 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_10 = get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_10;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_11 = get_a_mask_eq_4 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_11 = get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_11;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_12 = get_a_mask_eq_5 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_12 = get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_12;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         get_a_mask_eq_13 = get_a_mask_eq_5 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         get_a_mask_acc_13 = get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_13;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_acc = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         put_a_mask_acc_1 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         put_a_mask_size_1 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         put_a_mask_eq_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_2 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_3 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_3 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_4 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_4 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_5 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_5 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_size_2 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         put_a_mask_eq_6 = put_a_mask_eq_2 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_6 = put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_6;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_7 = put_a_mask_eq_2 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_7 = put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_7;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_8 = put_a_mask_eq_3 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_8 = put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_8;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_9 = put_a_mask_eq_3 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_9 = put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_9;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_10 = put_a_mask_eq_4 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_10 = put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_10;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_11 = put_a_mask_eq_4 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_11 = put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_11;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_12 = put_a_mask_eq_5 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_12 = put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_12;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         put_a_mask_eq_13 = put_a_mask_eq_5 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         put_a_mask_acc_13 = put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_13;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_1 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_1 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_2 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_2 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_3 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_3 = atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_4 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_4 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_5 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_5 = atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_2 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_6 = atomics_a_mask_eq_2 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_6 = atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_6;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_7 = atomics_a_mask_eq_2 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_7 = atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_7;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_8 = atomics_a_mask_eq_3 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_8 = atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_8;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_9 = atomics_a_mask_eq_3 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_9 = atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_9;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_10 = atomics_a_mask_eq_4 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_10 = atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_10;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_11 = atomics_a_mask_eq_4 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_11 = atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_11;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_12 = atomics_a_mask_eq_5 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_12 = atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_12;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_13 = atomics_a_mask_eq_5 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_13 = atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_13;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_30 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_31 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_5 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_32 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_32 = atomics_a_mask_acc_30 | atomics_a_mask_size_5 & atomics_a_mask_eq_32;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_33 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_33 = atomics_a_mask_acc_30 | atomics_a_mask_size_5 & atomics_a_mask_eq_33;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_34 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_34 = atomics_a_mask_acc_31 | atomics_a_mask_size_5 & atomics_a_mask_eq_34;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_35 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_35 = atomics_a_mask_acc_31 | atomics_a_mask_size_5 & atomics_a_mask_eq_35;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_6 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_36 = atomics_a_mask_eq_32 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_36 = atomics_a_mask_acc_32 | atomics_a_mask_size_6 & atomics_a_mask_eq_36;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_37 = atomics_a_mask_eq_32 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_37 = atomics_a_mask_acc_32 | atomics_a_mask_size_6 & atomics_a_mask_eq_37;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_38 = atomics_a_mask_eq_33 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_38 = atomics_a_mask_acc_33 | atomics_a_mask_size_6 & atomics_a_mask_eq_38;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_39 = atomics_a_mask_eq_33 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_39 = atomics_a_mask_acc_33 | atomics_a_mask_size_6 & atomics_a_mask_eq_39;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_40 = atomics_a_mask_eq_34 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_40 = atomics_a_mask_acc_34 | atomics_a_mask_size_6 & atomics_a_mask_eq_40;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_41 = atomics_a_mask_eq_34 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_41 = atomics_a_mask_acc_34 | atomics_a_mask_size_6 & atomics_a_mask_eq_41;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_42 = atomics_a_mask_eq_35 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_42 = atomics_a_mask_acc_35 | atomics_a_mask_size_6 & atomics_a_mask_eq_42;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_43 = atomics_a_mask_eq_35 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_43 = atomics_a_mask_acc_35 | atomics_a_mask_size_6 & atomics_a_mask_eq_43;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_60 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_61 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_9 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_62 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_62 = atomics_a_mask_acc_60 | atomics_a_mask_size_9 & atomics_a_mask_eq_62;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_63 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_63 = atomics_a_mask_acc_60 | atomics_a_mask_size_9 & atomics_a_mask_eq_63;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_64 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_64 = atomics_a_mask_acc_61 | atomics_a_mask_size_9 & atomics_a_mask_eq_64;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_65 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_65 = atomics_a_mask_acc_61 | atomics_a_mask_size_9 & atomics_a_mask_eq_65;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_10 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_66 = atomics_a_mask_eq_62 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_66 = atomics_a_mask_acc_62 | atomics_a_mask_size_10 & atomics_a_mask_eq_66;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_67 = atomics_a_mask_eq_62 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_67 = atomics_a_mask_acc_62 | atomics_a_mask_size_10 & atomics_a_mask_eq_67;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_68 = atomics_a_mask_eq_63 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_68 = atomics_a_mask_acc_63 | atomics_a_mask_size_10 & atomics_a_mask_eq_68;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_69 = atomics_a_mask_eq_63 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_69 = atomics_a_mask_acc_63 | atomics_a_mask_size_10 & atomics_a_mask_eq_69;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_70 = atomics_a_mask_eq_64 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_70 = atomics_a_mask_acc_64 | atomics_a_mask_size_10 & atomics_a_mask_eq_70;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_71 = atomics_a_mask_eq_64 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_71 = atomics_a_mask_acc_64 | atomics_a_mask_size_10 & atomics_a_mask_eq_71;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_72 = atomics_a_mask_eq_65 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_72 = atomics_a_mask_acc_65 | atomics_a_mask_size_10 & atomics_a_mask_eq_72;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_73 = atomics_a_mask_eq_65 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_73 = atomics_a_mask_acc_65 | atomics_a_mask_size_10 & atomics_a_mask_eq_73;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_90 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_91 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_13 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_92 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_92 = atomics_a_mask_acc_90 | atomics_a_mask_size_13 & atomics_a_mask_eq_92;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_93 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_93 = atomics_a_mask_acc_90 | atomics_a_mask_size_13 & atomics_a_mask_eq_93;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_94 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_94 = atomics_a_mask_acc_91 | atomics_a_mask_size_13 & atomics_a_mask_eq_94;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_95 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_95 = atomics_a_mask_acc_91 | atomics_a_mask_size_13 & atomics_a_mask_eq_95;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_14 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_96 = atomics_a_mask_eq_92 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_96 = atomics_a_mask_acc_92 | atomics_a_mask_size_14 & atomics_a_mask_eq_96;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_97 = atomics_a_mask_eq_92 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_97 = atomics_a_mask_acc_92 | atomics_a_mask_size_14 & atomics_a_mask_eq_97;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_98 = atomics_a_mask_eq_93 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_98 = atomics_a_mask_acc_93 | atomics_a_mask_size_14 & atomics_a_mask_eq_98;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_99 = atomics_a_mask_eq_93 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_99 = atomics_a_mask_acc_93 | atomics_a_mask_size_14 & atomics_a_mask_eq_99;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_100 = atomics_a_mask_eq_94 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_100 = atomics_a_mask_acc_94 | atomics_a_mask_size_14 & atomics_a_mask_eq_100;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_101 = atomics_a_mask_eq_94 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_101 = atomics_a_mask_acc_94 | atomics_a_mask_size_14 & atomics_a_mask_eq_101;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_102 = atomics_a_mask_eq_95 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_102 = atomics_a_mask_acc_95 | atomics_a_mask_size_14 & atomics_a_mask_eq_102;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_103 = atomics_a_mask_eq_95 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_103 = atomics_a_mask_acc_95 | atomics_a_mask_size_14 & atomics_a_mask_eq_103;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_120 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_121 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_17 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_122 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_122 = atomics_a_mask_acc_120 | atomics_a_mask_size_17 & atomics_a_mask_eq_122;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_123 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_123 = atomics_a_mask_acc_120 | atomics_a_mask_size_17 & atomics_a_mask_eq_123;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_124 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_124 = atomics_a_mask_acc_121 | atomics_a_mask_size_17 & atomics_a_mask_eq_124;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_125 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_125 = atomics_a_mask_acc_121 | atomics_a_mask_size_17 & atomics_a_mask_eq_125;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_18 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_126 = atomics_a_mask_eq_122 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_126 = atomics_a_mask_acc_122 | atomics_a_mask_size_18 & atomics_a_mask_eq_126;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_127 = atomics_a_mask_eq_122 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_127 = atomics_a_mask_acc_122 | atomics_a_mask_size_18 & atomics_a_mask_eq_127;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_128 = atomics_a_mask_eq_123 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_128 = atomics_a_mask_acc_123 | atomics_a_mask_size_18 & atomics_a_mask_eq_128;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_129 = atomics_a_mask_eq_123 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_129 = atomics_a_mask_acc_123 | atomics_a_mask_size_18 & atomics_a_mask_eq_129;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_130 = atomics_a_mask_eq_124 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_130 = atomics_a_mask_acc_124 | atomics_a_mask_size_18 & atomics_a_mask_eq_130;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_131 = atomics_a_mask_eq_124 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_131 = atomics_a_mask_acc_124 | atomics_a_mask_size_18 & atomics_a_mask_eq_131;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_132 = atomics_a_mask_eq_125 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_132 = atomics_a_mask_acc_125 | atomics_a_mask_size_18 & atomics_a_mask_eq_132;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_133 = atomics_a_mask_eq_125 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_133 = atomics_a_mask_acc_125 | atomics_a_mask_size_18 & atomics_a_mask_eq_133;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_150 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_151 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_21 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_152 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_152 = atomics_a_mask_acc_150 | atomics_a_mask_size_21 & atomics_a_mask_eq_152;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_153 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_153 = atomics_a_mask_acc_150 | atomics_a_mask_size_21 & atomics_a_mask_eq_153;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_154 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_154 = atomics_a_mask_acc_151 | atomics_a_mask_size_21 & atomics_a_mask_eq_154;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_155 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_155 = atomics_a_mask_acc_151 | atomics_a_mask_size_21 & atomics_a_mask_eq_155;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_22 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_156 = atomics_a_mask_eq_152 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_156 = atomics_a_mask_acc_152 | atomics_a_mask_size_22 & atomics_a_mask_eq_156;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_157 = atomics_a_mask_eq_152 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_157 = atomics_a_mask_acc_152 | atomics_a_mask_size_22 & atomics_a_mask_eq_157;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_158 = atomics_a_mask_eq_153 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_158 = atomics_a_mask_acc_153 | atomics_a_mask_size_22 & atomics_a_mask_eq_158;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_159 = atomics_a_mask_eq_153 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_159 = atomics_a_mask_acc_153 | atomics_a_mask_size_22 & atomics_a_mask_eq_159;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_160 = atomics_a_mask_eq_154 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_160 = atomics_a_mask_acc_154 | atomics_a_mask_size_22 & atomics_a_mask_eq_160;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_161 = atomics_a_mask_eq_154 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_161 = atomics_a_mask_acc_154 | atomics_a_mask_size_22 & atomics_a_mask_eq_161;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_162 = atomics_a_mask_eq_155 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_162 = atomics_a_mask_acc_155 | atomics_a_mask_size_22 & atomics_a_mask_eq_162;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_163 = atomics_a_mask_eq_155 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_163 = atomics_a_mask_acc_155 | atomics_a_mask_size_22 & atomics_a_mask_eq_163;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_180 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_181 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_25 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_182 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_182 = atomics_a_mask_acc_180 | atomics_a_mask_size_25 & atomics_a_mask_eq_182;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_183 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_183 = atomics_a_mask_acc_180 | atomics_a_mask_size_25 & atomics_a_mask_eq_183;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_184 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_184 = atomics_a_mask_acc_181 | atomics_a_mask_size_25 & atomics_a_mask_eq_184;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_185 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_185 = atomics_a_mask_acc_181 | atomics_a_mask_size_25 & atomics_a_mask_eq_185;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_26 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_186 = atomics_a_mask_eq_182 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_186 = atomics_a_mask_acc_182 | atomics_a_mask_size_26 & atomics_a_mask_eq_186;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_187 = atomics_a_mask_eq_182 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_187 = atomics_a_mask_acc_182 | atomics_a_mask_size_26 & atomics_a_mask_eq_187;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_188 = atomics_a_mask_eq_183 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_188 = atomics_a_mask_acc_183 | atomics_a_mask_size_26 & atomics_a_mask_eq_188;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_189 = atomics_a_mask_eq_183 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_189 = atomics_a_mask_acc_183 | atomics_a_mask_size_26 & atomics_a_mask_eq_189;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_190 = atomics_a_mask_eq_184 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_190 = atomics_a_mask_acc_184 | atomics_a_mask_size_26 & atomics_a_mask_eq_190;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_191 = atomics_a_mask_eq_184 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_191 = atomics_a_mask_acc_184 | atomics_a_mask_size_26 & atomics_a_mask_eq_191;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_192 = atomics_a_mask_eq_185 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_192 = atomics_a_mask_acc_185 | atomics_a_mask_size_26 & atomics_a_mask_eq_192;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_193 = atomics_a_mask_eq_185 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_193 = atomics_a_mask_acc_185 | atomics_a_mask_size_26 & atomics_a_mask_eq_193;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_210 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_211 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_29 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_212 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_212 = atomics_a_mask_acc_210 | atomics_a_mask_size_29 & atomics_a_mask_eq_212;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_213 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_213 = atomics_a_mask_acc_210 | atomics_a_mask_size_29 & atomics_a_mask_eq_213;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_214 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_214 = atomics_a_mask_acc_211 | atomics_a_mask_size_29 & atomics_a_mask_eq_214;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_215 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_215 = atomics_a_mask_acc_211 | atomics_a_mask_size_29 & atomics_a_mask_eq_215;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_30 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_216 = atomics_a_mask_eq_212 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_216 = atomics_a_mask_acc_212 | atomics_a_mask_size_30 & atomics_a_mask_eq_216;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_217 = atomics_a_mask_eq_212 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_217 = atomics_a_mask_acc_212 | atomics_a_mask_size_30 & atomics_a_mask_eq_217;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_218 = atomics_a_mask_eq_213 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_218 = atomics_a_mask_acc_213 | atomics_a_mask_size_30 & atomics_a_mask_eq_218;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_219 = atomics_a_mask_eq_213 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_219 = atomics_a_mask_acc_213 | atomics_a_mask_size_30 & atomics_a_mask_eq_219;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_220 = atomics_a_mask_eq_214 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_220 = atomics_a_mask_acc_214 | atomics_a_mask_size_30 & atomics_a_mask_eq_220;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_221 = atomics_a_mask_eq_214 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_221 = atomics_a_mask_acc_214 | atomics_a_mask_size_30 & atomics_a_mask_eq_221;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_222 = atomics_a_mask_eq_215 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_222 = atomics_a_mask_acc_215 | atomics_a_mask_size_30 & atomics_a_mask_eq_222;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_223 = atomics_a_mask_eq_215 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_223 = atomics_a_mask_acc_215 | atomics_a_mask_size_30 & atomics_a_mask_eq_223;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_acc_240 = (&req_uop_mem_size) & ~(req_addr[3]);	// @[Misc.scala:208:26, :209:26, :210:20, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_241 = (&req_uop_mem_size) & req_addr[3];	// @[Misc.scala:208:26, :209:26, :214:38, mshrs.scala:410:16]
  wire         atomics_a_mask_size_33 = req_uop_mem_size == 2'h2;	// @[Edges.scala:499:15, Misc.scala:208:26, mshrs.scala:410:16]
  wire         atomics_a_mask_eq_242 = ~(req_addr[3]) & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_242 = atomics_a_mask_acc_240 | atomics_a_mask_size_33 & atomics_a_mask_eq_242;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_243 = ~(req_addr[3]) & req_addr[2];	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_243 = atomics_a_mask_acc_240 | atomics_a_mask_size_33 & atomics_a_mask_eq_243;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_244 = req_addr[3] & ~(req_addr[2]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_244 = atomics_a_mask_acc_241 | atomics_a_mask_size_33 & atomics_a_mask_eq_244;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_245 = req_addr[3] & req_addr[2];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_245 = atomics_a_mask_acc_241 | atomics_a_mask_size_33 & atomics_a_mask_eq_245;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_size_34 = req_uop_mem_size == 2'h1;	// @[Misc.scala:208:26, mshrs.scala:410:16, :445:32]
  wire         atomics_a_mask_eq_246 = atomics_a_mask_eq_242 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_246 = atomics_a_mask_acc_242 | atomics_a_mask_size_34 & atomics_a_mask_eq_246;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_247 = atomics_a_mask_eq_242 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_247 = atomics_a_mask_acc_242 | atomics_a_mask_size_34 & atomics_a_mask_eq_247;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_248 = atomics_a_mask_eq_243 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_248 = atomics_a_mask_acc_243 | atomics_a_mask_size_34 & atomics_a_mask_eq_248;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_249 = atomics_a_mask_eq_243 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_249 = atomics_a_mask_acc_243 | atomics_a_mask_size_34 & atomics_a_mask_eq_249;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_250 = atomics_a_mask_eq_244 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_250 = atomics_a_mask_acc_244 | atomics_a_mask_size_34 & atomics_a_mask_eq_250;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_251 = atomics_a_mask_eq_244 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_251 = atomics_a_mask_acc_244 | atomics_a_mask_size_34 & atomics_a_mask_eq_251;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_252 = atomics_a_mask_eq_245 & ~(req_addr[1]);	// @[Misc.scala:209:26, :210:20, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_252 = atomics_a_mask_acc_245 | atomics_a_mask_size_34 & atomics_a_mask_eq_252;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         atomics_a_mask_eq_253 = atomics_a_mask_eq_245 & req_addr[1];	// @[Misc.scala:209:26, :213:27, mshrs.scala:410:16]
  wire         atomics_a_mask_acc_253 = atomics_a_mask_acc_245 | atomics_a_mask_size_34 & atomics_a_mask_eq_253;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         _T_17 = req_uop_mem_cmd == 5'h4;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _T_18 = req_uop_mem_cmd == 5'h9;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _T_19 = req_uop_mem_cmd == 5'hA;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _T_20 = req_uop_mem_cmd == 5'hB;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _GEN = _T_20 | _T_19 | _T_18 | _T_17;	// @[Mux.scala:81:{58,61}]
  wire         _T_24 = req_uop_mem_cmd == 5'h8;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire [15:0]  _atomics_T_9_mask =
    _T_24
      ? {atomics_a_mask_acc_133 | atomics_a_mask_eq_133 & req_addr[0], atomics_a_mask_acc_133 | atomics_a_mask_eq_133 & ~(req_addr[0]), atomics_a_mask_acc_132 | atomics_a_mask_eq_132 & req_addr[0], atomics_a_mask_acc_132 | atomics_a_mask_eq_132 & ~(req_addr[0]), atomics_a_mask_acc_131 | atomics_a_mask_eq_131 & req_addr[0], atomics_a_mask_acc_131 | atomics_a_mask_eq_131 & ~(req_addr[0]), atomics_a_mask_acc_130 | atomics_a_mask_eq_130 & req_addr[0], atomics_a_mask_acc_130 | atomics_a_mask_eq_130 & ~(req_addr[0]), atomics_a_mask_acc_129 | atomics_a_mask_eq_129 & req_addr[0], atomics_a_mask_acc_129 | atomics_a_mask_eq_129 & ~(req_addr[0]), atomics_a_mask_acc_128 | atomics_a_mask_eq_128 & req_addr[0], atomics_a_mask_acc_128 | atomics_a_mask_eq_128 & ~(req_addr[0]), atomics_a_mask_acc_127 | atomics_a_mask_eq_127 & req_addr[0], atomics_a_mask_acc_127 | atomics_a_mask_eq_127 & ~(req_addr[0]), atomics_a_mask_acc_126 | atomics_a_mask_eq_126 & req_addr[0], atomics_a_mask_acc_126 | atomics_a_mask_eq_126 & ~(req_addr[0])}
      : _T_20
          ? {atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & req_addr[0], atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & ~(req_addr[0]), atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & req_addr[0], atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & ~(req_addr[0]), atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & req_addr[0], atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & ~(req_addr[0]), atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & req_addr[0], atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & ~(req_addr[0]), atomics_a_mask_acc_99 | atomics_a_mask_eq_99 & req_addr[0], atomics_a_mask_acc_99 | atomics_a_mask_eq_99 & ~(req_addr[0]), atomics_a_mask_acc_98 | atomics_a_mask_eq_98 & req_addr[0], atomics_a_mask_acc_98 | atomics_a_mask_eq_98 & ~(req_addr[0]), atomics_a_mask_acc_97 | atomics_a_mask_eq_97 & req_addr[0], atomics_a_mask_acc_97 | atomics_a_mask_eq_97 & ~(req_addr[0]), atomics_a_mask_acc_96 | atomics_a_mask_eq_96 & req_addr[0], atomics_a_mask_acc_96 | atomics_a_mask_eq_96 & ~(req_addr[0])}
          : _T_19
              ? {atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & req_addr[0], atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & ~(req_addr[0]), atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & req_addr[0], atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & ~(req_addr[0]), atomics_a_mask_acc_71 | atomics_a_mask_eq_71 & req_addr[0], atomics_a_mask_acc_71 | atomics_a_mask_eq_71 & ~(req_addr[0]), atomics_a_mask_acc_70 | atomics_a_mask_eq_70 & req_addr[0], atomics_a_mask_acc_70 | atomics_a_mask_eq_70 & ~(req_addr[0]), atomics_a_mask_acc_69 | atomics_a_mask_eq_69 & req_addr[0], atomics_a_mask_acc_69 | atomics_a_mask_eq_69 & ~(req_addr[0]), atomics_a_mask_acc_68 | atomics_a_mask_eq_68 & req_addr[0], atomics_a_mask_acc_68 | atomics_a_mask_eq_68 & ~(req_addr[0]), atomics_a_mask_acc_67 | atomics_a_mask_eq_67 & req_addr[0], atomics_a_mask_acc_67 | atomics_a_mask_eq_67 & ~(req_addr[0]), atomics_a_mask_acc_66 | atomics_a_mask_eq_66 & req_addr[0], atomics_a_mask_acc_66 | atomics_a_mask_eq_66 & ~(req_addr[0])}
              : _T_18 ? {atomics_a_mask_acc_43 | atomics_a_mask_eq_43 & req_addr[0], atomics_a_mask_acc_43 | atomics_a_mask_eq_43 & ~(req_addr[0]), atomics_a_mask_acc_42 | atomics_a_mask_eq_42 & req_addr[0], atomics_a_mask_acc_42 | atomics_a_mask_eq_42 & ~(req_addr[0]), atomics_a_mask_acc_41 | atomics_a_mask_eq_41 & req_addr[0], atomics_a_mask_acc_41 | atomics_a_mask_eq_41 & ~(req_addr[0]), atomics_a_mask_acc_40 | atomics_a_mask_eq_40 & req_addr[0], atomics_a_mask_acc_40 | atomics_a_mask_eq_40 & ~(req_addr[0]), atomics_a_mask_acc_39 | atomics_a_mask_eq_39 & req_addr[0], atomics_a_mask_acc_39 | atomics_a_mask_eq_39 & ~(req_addr[0]), atomics_a_mask_acc_38 | atomics_a_mask_eq_38 & req_addr[0], atomics_a_mask_acc_38 | atomics_a_mask_eq_38 & ~(req_addr[0]), atomics_a_mask_acc_37 | atomics_a_mask_eq_37 & req_addr[0], atomics_a_mask_acc_37 | atomics_a_mask_eq_37 & ~(req_addr[0]), atomics_a_mask_acc_36 | atomics_a_mask_eq_36 & req_addr[0], atomics_a_mask_acc_36 | atomics_a_mask_eq_36 & ~(req_addr[0])} : _T_17 ? {atomics_a_mask_acc_13 | atomics_a_mask_eq_13 & req_addr[0], atomics_a_mask_acc_13 | atomics_a_mask_eq_13 & ~(req_addr[0]), atomics_a_mask_acc_12 | atomics_a_mask_eq_12 & req_addr[0], atomics_a_mask_acc_12 | atomics_a_mask_eq_12 & ~(req_addr[0]), atomics_a_mask_acc_11 | atomics_a_mask_eq_11 & req_addr[0], atomics_a_mask_acc_11 | atomics_a_mask_eq_11 & ~(req_addr[0]), atomics_a_mask_acc_10 | atomics_a_mask_eq_10 & req_addr[0], atomics_a_mask_acc_10 | atomics_a_mask_eq_10 & ~(req_addr[0]), atomics_a_mask_acc_9 | atomics_a_mask_eq_9 & req_addr[0], atomics_a_mask_acc_9 | atomics_a_mask_eq_9 & ~(req_addr[0]), atomics_a_mask_acc_8 | atomics_a_mask_eq_8 & req_addr[0], atomics_a_mask_acc_8 | atomics_a_mask_eq_8 & ~(req_addr[0]), atomics_a_mask_acc_7 | atomics_a_mask_eq_7 & req_addr[0], atomics_a_mask_acc_7 | atomics_a_mask_eq_7 & ~(req_addr[0]), atomics_a_mask_acc_6 | atomics_a_mask_eq_6 & req_addr[0], atomics_a_mask_acc_6 | atomics_a_mask_eq_6 & ~(req_addr[0])} : 16'h0;	// @[Cat.scala:33:92, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:{58,61}, mshrs.scala:410:16, :428:46]
  wire         _T_25 = req_uop_mem_cmd == 5'hC;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _T_26 = req_uop_mem_cmd == 5'hD;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _T_27 = req_uop_mem_cmd == 5'hE;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _T_28 = req_uop_mem_cmd == 5'hF;	// @[Mux.scala:81:61, mshrs.scala:410:16]
  wire         _io_mem_access_valid_output = state == 2'h1;	// @[mshrs.scala:415:22, :445:32]
  wire         _io_mem_access_bits_T_16 = _T_17 | _T_18 | _T_19 | _T_20 | _T_24 | _T_25 | _T_26 | _T_27 | _T_28;	// @[Consts.scala:83:44, Mux.scala:81:61]
  wire         _T_10 = req_uop_mem_cmd == 5'h0;	// @[mshrs.scala:410:16, package.scala:16:47]
  wire         _T_11 = req_uop_mem_cmd == 5'h10;	// @[mshrs.scala:410:16, package.scala:16:47]
  wire         _T_12 = req_uop_mem_cmd == 5'h6;	// @[mshrs.scala:410:16, package.scala:16:47]
  wire         _T_13 = req_uop_mem_cmd == 5'h7;	// @[mshrs.scala:410:16, :443:46, package.scala:16:47]
  wire         _io_mem_access_bits_T_41 = _T_10 | _T_11 | _T_12 | _T_13 | _T_17 | _T_18 | _T_19 | _T_20 | _T_24 | _T_25 | _T_26 | _T_27 | _T_28;	// @[Consts.scala:85:68, Mux.scala:81:61, package.scala:16:47]
  wire         _GEN_0 = ~_io_mem_access_bits_T_16 | _T_28 | _T_27 | _T_26 | _T_25 | _T_24 | _T_20 | _T_19 | _T_18 | _T_17;	// @[Consts.scala:83:44, Mux.scala:81:61, mshrs.scala:446:29]
  wire         send_resp = _T_10 | _T_11 | _T_12 | _T_13 | _T_17 | _T_18 | _T_19 | _T_20 | _T_24 | _T_25 | _T_26 | _T_27 | _T_28;	// @[Consts.scala:85:68, Mux.scala:81:61, package.scala:16:47]
  wire         _io_resp_valid_output = (&state) & send_resp;	// @[Consts.scala:85:68, mshrs.scala:415:22, :450:{31,43}]
  wire [31:0]  io_resp_bits_data_shifted = req_addr[2] ? grant_word[63:32] : grant_word[31:0];	// @[AMOALU.scala:40:{24,37,55}, Misc.scala:209:26, mshrs.scala:410:16, :411:23]
  wire [15:0]  io_resp_bits_data_shifted_1 = req_addr[1] ? io_resp_bits_data_shifted[31:16] : io_resp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,37,55}, Misc.scala:209:26, mshrs.scala:410:16]
  wire [7:0]   io_resp_bits_data_shifted_2 = req_addr[0] ? io_resp_bits_data_shifted_1[15:8] : io_resp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,37,55}, Misc.scala:209:26, mshrs.scala:410:16]
  wire [127:0] _grant_word_T = io_mem_ack_bits_data >> {121'h0, req_addr[3], 6'h0};	// @[Cat.scala:33:92, Misc.scala:209:26, mshrs.scala:407:10, :410:16]
  wire         _T_6 = _io_req_ready_output & io_req_valid;	// @[Decoupled.scala:51:35, mshrs.scala:416:25]
  wire         _T_9 = state == 2'h2 & io_mem_ack_valid;	// @[Edges.scala:499:15, mshrs.scala:415:22, :461:{15,29}]
  always @(posedge clock) begin
    if (_T_6) begin	// @[Decoupled.scala:51:35]
      req_uop_uopc <= io_req_bits_uop_uopc;	// @[mshrs.scala:410:16]
      req_uop_inst <= io_req_bits_uop_inst;	// @[mshrs.scala:410:16]
      req_uop_debug_inst <= io_req_bits_uop_debug_inst;	// @[mshrs.scala:410:16]
      req_uop_is_rvc <= io_req_bits_uop_is_rvc;	// @[mshrs.scala:410:16]
      req_uop_debug_pc <= io_req_bits_uop_debug_pc;	// @[mshrs.scala:410:16]
      req_uop_iq_type <= io_req_bits_uop_iq_type;	// @[mshrs.scala:410:16]
      req_uop_fu_code <= io_req_bits_uop_fu_code;	// @[mshrs.scala:410:16]
      req_uop_ctrl_br_type <= io_req_bits_uop_ctrl_br_type;	// @[mshrs.scala:410:16]
      req_uop_ctrl_op1_sel <= io_req_bits_uop_ctrl_op1_sel;	// @[mshrs.scala:410:16]
      req_uop_ctrl_op2_sel <= io_req_bits_uop_ctrl_op2_sel;	// @[mshrs.scala:410:16]
      req_uop_ctrl_imm_sel <= io_req_bits_uop_ctrl_imm_sel;	// @[mshrs.scala:410:16]
      req_uop_ctrl_op_fcn <= io_req_bits_uop_ctrl_op_fcn;	// @[mshrs.scala:410:16]
      req_uop_ctrl_fcn_dw <= io_req_bits_uop_ctrl_fcn_dw;	// @[mshrs.scala:410:16]
      req_uop_ctrl_csr_cmd <= io_req_bits_uop_ctrl_csr_cmd;	// @[mshrs.scala:410:16]
      req_uop_ctrl_is_load <= io_req_bits_uop_ctrl_is_load;	// @[mshrs.scala:410:16]
      req_uop_ctrl_is_sta <= io_req_bits_uop_ctrl_is_sta;	// @[mshrs.scala:410:16]
      req_uop_ctrl_is_std <= io_req_bits_uop_ctrl_is_std;	// @[mshrs.scala:410:16]
      req_uop_iw_state <= io_req_bits_uop_iw_state;	// @[mshrs.scala:410:16]
      req_uop_iw_p1_poisoned <= io_req_bits_uop_iw_p1_poisoned;	// @[mshrs.scala:410:16]
      req_uop_iw_p2_poisoned <= io_req_bits_uop_iw_p2_poisoned;	// @[mshrs.scala:410:16]
      req_uop_is_br <= io_req_bits_uop_is_br;	// @[mshrs.scala:410:16]
      req_uop_is_jalr <= io_req_bits_uop_is_jalr;	// @[mshrs.scala:410:16]
      req_uop_is_jal <= io_req_bits_uop_is_jal;	// @[mshrs.scala:410:16]
      req_uop_is_sfb <= io_req_bits_uop_is_sfb;	// @[mshrs.scala:410:16]
      req_uop_br_mask <= io_req_bits_uop_br_mask;	// @[mshrs.scala:410:16]
      req_uop_br_tag <= io_req_bits_uop_br_tag;	// @[mshrs.scala:410:16]
      req_uop_ftq_idx <= io_req_bits_uop_ftq_idx;	// @[mshrs.scala:410:16]
      req_uop_edge_inst <= io_req_bits_uop_edge_inst;	// @[mshrs.scala:410:16]
      req_uop_pc_lob <= io_req_bits_uop_pc_lob;	// @[mshrs.scala:410:16]
      req_uop_taken <= io_req_bits_uop_taken;	// @[mshrs.scala:410:16]
      req_uop_imm_packed <= io_req_bits_uop_imm_packed;	// @[mshrs.scala:410:16]
      req_uop_csr_addr <= io_req_bits_uop_csr_addr;	// @[mshrs.scala:410:16]
      req_uop_rob_idx <= io_req_bits_uop_rob_idx;	// @[mshrs.scala:410:16]
      req_uop_ldq_idx <= io_req_bits_uop_ldq_idx;	// @[mshrs.scala:410:16]
      req_uop_stq_idx <= io_req_bits_uop_stq_idx;	// @[mshrs.scala:410:16]
      req_uop_rxq_idx <= io_req_bits_uop_rxq_idx;	// @[mshrs.scala:410:16]
      req_uop_pdst <= io_req_bits_uop_pdst;	// @[mshrs.scala:410:16]
      req_uop_prs1 <= io_req_bits_uop_prs1;	// @[mshrs.scala:410:16]
      req_uop_prs2 <= io_req_bits_uop_prs2;	// @[mshrs.scala:410:16]
      req_uop_prs3 <= io_req_bits_uop_prs3;	// @[mshrs.scala:410:16]
      req_uop_ppred <= io_req_bits_uop_ppred;	// @[mshrs.scala:410:16]
      req_uop_prs1_busy <= io_req_bits_uop_prs1_busy;	// @[mshrs.scala:410:16]
      req_uop_prs2_busy <= io_req_bits_uop_prs2_busy;	// @[mshrs.scala:410:16]
      req_uop_prs3_busy <= io_req_bits_uop_prs3_busy;	// @[mshrs.scala:410:16]
      req_uop_ppred_busy <= io_req_bits_uop_ppred_busy;	// @[mshrs.scala:410:16]
      req_uop_stale_pdst <= io_req_bits_uop_stale_pdst;	// @[mshrs.scala:410:16]
      req_uop_exception <= io_req_bits_uop_exception;	// @[mshrs.scala:410:16]
      req_uop_exc_cause <= io_req_bits_uop_exc_cause;	// @[mshrs.scala:410:16]
      req_uop_bypassable <= io_req_bits_uop_bypassable;	// @[mshrs.scala:410:16]
      req_uop_mem_cmd <= io_req_bits_uop_mem_cmd;	// @[mshrs.scala:410:16]
      req_uop_mem_size <= io_req_bits_uop_mem_size;	// @[mshrs.scala:410:16]
      req_uop_mem_signed <= io_req_bits_uop_mem_signed;	// @[mshrs.scala:410:16]
      req_uop_is_fence <= io_req_bits_uop_is_fence;	// @[mshrs.scala:410:16]
      req_uop_is_fencei <= io_req_bits_uop_is_fencei;	// @[mshrs.scala:410:16]
      req_uop_is_amo <= io_req_bits_uop_is_amo;	// @[mshrs.scala:410:16]
      req_uop_uses_ldq <= io_req_bits_uop_uses_ldq;	// @[mshrs.scala:410:16]
      req_uop_uses_stq <= io_req_bits_uop_uses_stq;	// @[mshrs.scala:410:16]
      req_uop_is_sys_pc2epc <= io_req_bits_uop_is_sys_pc2epc;	// @[mshrs.scala:410:16]
      req_uop_is_unique <= io_req_bits_uop_is_unique;	// @[mshrs.scala:410:16]
      req_uop_flush_on_commit <= io_req_bits_uop_flush_on_commit;	// @[mshrs.scala:410:16]
      req_uop_ldst_is_rs1 <= io_req_bits_uop_ldst_is_rs1;	// @[mshrs.scala:410:16]
      req_uop_ldst <= io_req_bits_uop_ldst;	// @[mshrs.scala:410:16]
      req_uop_lrs1 <= io_req_bits_uop_lrs1;	// @[mshrs.scala:410:16]
      req_uop_lrs2 <= io_req_bits_uop_lrs2;	// @[mshrs.scala:410:16]
      req_uop_lrs3 <= io_req_bits_uop_lrs3;	// @[mshrs.scala:410:16]
      req_uop_ldst_val <= io_req_bits_uop_ldst_val;	// @[mshrs.scala:410:16]
      req_uop_dst_rtype <= io_req_bits_uop_dst_rtype;	// @[mshrs.scala:410:16]
      req_uop_lrs1_rtype <= io_req_bits_uop_lrs1_rtype;	// @[mshrs.scala:410:16]
      req_uop_lrs2_rtype <= io_req_bits_uop_lrs2_rtype;	// @[mshrs.scala:410:16]
      req_uop_frs3_en <= io_req_bits_uop_frs3_en;	// @[mshrs.scala:410:16]
      req_uop_fp_val <= io_req_bits_uop_fp_val;	// @[mshrs.scala:410:16]
      req_uop_fp_single <= io_req_bits_uop_fp_single;	// @[mshrs.scala:410:16]
      req_uop_xcpt_pf_if <= io_req_bits_uop_xcpt_pf_if;	// @[mshrs.scala:410:16]
      req_uop_xcpt_ae_if <= io_req_bits_uop_xcpt_ae_if;	// @[mshrs.scala:410:16]
      req_uop_xcpt_ma_if <= io_req_bits_uop_xcpt_ma_if;	// @[mshrs.scala:410:16]
      req_uop_bp_debug_if <= io_req_bits_uop_bp_debug_if;	// @[mshrs.scala:410:16]
      req_uop_bp_xcpt_if <= io_req_bits_uop_bp_xcpt_if;	// @[mshrs.scala:410:16]
      req_uop_debug_fsrc <= io_req_bits_uop_debug_fsrc;	// @[mshrs.scala:410:16]
      req_uop_debug_tsrc <= io_req_bits_uop_debug_tsrc;	// @[mshrs.scala:410:16]
      req_addr <= io_req_bits_addr;	// @[mshrs.scala:410:16]
      req_data <= io_req_bits_data;	// @[mshrs.scala:410:16]
    end
    if (_T_9 & (_T_10 | _T_11 | _T_12 | _T_13 | _T_17 | _T_18 | _T_19 | _T_20 | _T_24 | _T_25 | _T_26 | _T_27 | _T_28))	// @[Consts.scala:85:68, Mux.scala:81:61, mshrs.scala:411:23, :461:{29,50}, :463:36, :464:18, package.scala:16:47]
      grant_word <= _grant_word_T[63:0];	// @[mshrs.scala:407:{10,19}, :411:23]
    if (reset)
      state <= 2'h0;	// @[mshrs.scala:415:22]
    else if ((&state) & (~send_resp | io_resp_ready & _io_resp_valid_output))	// @[Consts.scala:85:68, Decoupled.scala:51:35, mshrs.scala:415:22, :450:{31,43}, :461:50, :467:27, :468:{11,22,39}, :469:13]
      state <= 2'h0;	// @[mshrs.scala:415:22]
    else if (_T_9)	// @[mshrs.scala:461:29]
      state <= 2'h3;	// @[Parameters.scala:92:42, mshrs.scala:415:22]
    else if (io_mem_access_ready & _io_mem_access_valid_output)	// @[Decoupled.scala:51:35, mshrs.scala:445:32]
      state <= 2'h2;	// @[Edges.scala:499:15, mshrs.scala:415:22]
    else if (_T_6)	// @[Decoupled.scala:51:35]
      state <= 2'h1;	// @[mshrs.scala:415:22, :445:32]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[mshrs.scala:443:9]
      if (~reset & ~(_io_req_ready_output | req_uop_mem_cmd != 5'h7)) begin	// @[mshrs.scala:410:16, :416:25, :443:{9,27,46}]
        if (`ASSERT_VERBOSE_COND_)	// @[mshrs.scala:443:9]
          $error("Assertion failed\n    at mshrs.scala:443 assert(state === s_idle || req.uop.mem_cmd =/= M_XSC)\n");	// @[mshrs.scala:443:9]
        if (`STOP_COND_)	// @[mshrs.scala:443:9]
          $fatal;	// @[mshrs.scala:443:9]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        req_uop_uopc = _RANDOM_0[6:0];	// @[mshrs.scala:410:16]
        req_uop_inst = {_RANDOM_0[31:7], _RANDOM_1[6:0]};	// @[mshrs.scala:410:16]
        req_uop_debug_inst = {_RANDOM_1[31:7], _RANDOM_2[6:0]};	// @[mshrs.scala:410:16]
        req_uop_is_rvc = _RANDOM_2[7];	// @[mshrs.scala:410:16]
        req_uop_debug_pc = {_RANDOM_2[31:8], _RANDOM_3[15:0]};	// @[mshrs.scala:410:16]
        req_uop_iq_type = _RANDOM_3[18:16];	// @[mshrs.scala:410:16]
        req_uop_fu_code = _RANDOM_3[28:19];	// @[mshrs.scala:410:16]
        req_uop_ctrl_br_type = {_RANDOM_3[31:29], _RANDOM_4[0]};	// @[mshrs.scala:410:16]
        req_uop_ctrl_op1_sel = _RANDOM_4[2:1];	// @[mshrs.scala:410:16]
        req_uop_ctrl_op2_sel = _RANDOM_4[5:3];	// @[mshrs.scala:410:16]
        req_uop_ctrl_imm_sel = _RANDOM_4[8:6];	// @[mshrs.scala:410:16]
        req_uop_ctrl_op_fcn = _RANDOM_4[12:9];	// @[mshrs.scala:410:16]
        req_uop_ctrl_fcn_dw = _RANDOM_4[13];	// @[mshrs.scala:410:16]
        req_uop_ctrl_csr_cmd = _RANDOM_4[16:14];	// @[mshrs.scala:410:16]
        req_uop_ctrl_is_load = _RANDOM_4[17];	// @[mshrs.scala:410:16]
        req_uop_ctrl_is_sta = _RANDOM_4[18];	// @[mshrs.scala:410:16]
        req_uop_ctrl_is_std = _RANDOM_4[19];	// @[mshrs.scala:410:16]
        req_uop_iw_state = _RANDOM_4[21:20];	// @[mshrs.scala:410:16]
        req_uop_iw_p1_poisoned = _RANDOM_4[22];	// @[mshrs.scala:410:16]
        req_uop_iw_p2_poisoned = _RANDOM_4[23];	// @[mshrs.scala:410:16]
        req_uop_is_br = _RANDOM_4[24];	// @[mshrs.scala:410:16]
        req_uop_is_jalr = _RANDOM_4[25];	// @[mshrs.scala:410:16]
        req_uop_is_jal = _RANDOM_4[26];	// @[mshrs.scala:410:16]
        req_uop_is_sfb = _RANDOM_4[27];	// @[mshrs.scala:410:16]
        req_uop_br_mask = {_RANDOM_4[31:28], _RANDOM_5[11:0]};	// @[mshrs.scala:410:16]
        req_uop_br_tag = _RANDOM_5[15:12];	// @[mshrs.scala:410:16]
        req_uop_ftq_idx = _RANDOM_5[21:16];	// @[mshrs.scala:410:16]
        req_uop_edge_inst = _RANDOM_5[22];	// @[mshrs.scala:410:16]
        req_uop_pc_lob = _RANDOM_5[28:23];	// @[mshrs.scala:410:16]
        req_uop_taken = _RANDOM_5[29];	// @[mshrs.scala:410:16]
        req_uop_imm_packed = {_RANDOM_5[31:30], _RANDOM_6[17:0]};	// @[mshrs.scala:410:16]
        req_uop_csr_addr = _RANDOM_6[29:18];	// @[mshrs.scala:410:16]
        req_uop_rob_idx = {_RANDOM_6[31:30], _RANDOM_7[5:0]};	// @[mshrs.scala:410:16]
        req_uop_ldq_idx = _RANDOM_7[10:6];	// @[mshrs.scala:410:16]
        req_uop_stq_idx = _RANDOM_7[15:11];	// @[mshrs.scala:410:16]
        req_uop_rxq_idx = _RANDOM_7[17:16];	// @[mshrs.scala:410:16]
        req_uop_pdst = _RANDOM_7[23:18];	// @[mshrs.scala:410:16]
        req_uop_prs1 = _RANDOM_7[29:24];	// @[mshrs.scala:410:16]
        req_uop_prs2 = {_RANDOM_7[31:30], _RANDOM_8[3:0]};	// @[mshrs.scala:410:16]
        req_uop_prs3 = _RANDOM_8[9:4];	// @[mshrs.scala:410:16]
        req_uop_ppred = _RANDOM_8[15:10];	// @[mshrs.scala:410:16]
        req_uop_prs1_busy = _RANDOM_8[16];	// @[mshrs.scala:410:16]
        req_uop_prs2_busy = _RANDOM_8[17];	// @[mshrs.scala:410:16]
        req_uop_prs3_busy = _RANDOM_8[18];	// @[mshrs.scala:410:16]
        req_uop_ppred_busy = _RANDOM_8[19];	// @[mshrs.scala:410:16]
        req_uop_stale_pdst = _RANDOM_8[25:20];	// @[mshrs.scala:410:16]
        req_uop_exception = _RANDOM_8[26];	// @[mshrs.scala:410:16]
        req_uop_exc_cause = {_RANDOM_8[31:27], _RANDOM_9, _RANDOM_10[26:0]};	// @[mshrs.scala:410:16]
        req_uop_bypassable = _RANDOM_10[27];	// @[mshrs.scala:410:16]
        req_uop_mem_cmd = {_RANDOM_10[31:28], _RANDOM_11[0]};	// @[mshrs.scala:410:16]
        req_uop_mem_size = _RANDOM_11[2:1];	// @[mshrs.scala:410:16]
        req_uop_mem_signed = _RANDOM_11[3];	// @[mshrs.scala:410:16]
        req_uop_is_fence = _RANDOM_11[4];	// @[mshrs.scala:410:16]
        req_uop_is_fencei = _RANDOM_11[5];	// @[mshrs.scala:410:16]
        req_uop_is_amo = _RANDOM_11[6];	// @[mshrs.scala:410:16]
        req_uop_uses_ldq = _RANDOM_11[7];	// @[mshrs.scala:410:16]
        req_uop_uses_stq = _RANDOM_11[8];	// @[mshrs.scala:410:16]
        req_uop_is_sys_pc2epc = _RANDOM_11[9];	// @[mshrs.scala:410:16]
        req_uop_is_unique = _RANDOM_11[10];	// @[mshrs.scala:410:16]
        req_uop_flush_on_commit = _RANDOM_11[11];	// @[mshrs.scala:410:16]
        req_uop_ldst_is_rs1 = _RANDOM_11[12];	// @[mshrs.scala:410:16]
        req_uop_ldst = _RANDOM_11[18:13];	// @[mshrs.scala:410:16]
        req_uop_lrs1 = _RANDOM_11[24:19];	// @[mshrs.scala:410:16]
        req_uop_lrs2 = _RANDOM_11[30:25];	// @[mshrs.scala:410:16]
        req_uop_lrs3 = {_RANDOM_11[31], _RANDOM_12[4:0]};	// @[mshrs.scala:410:16]
        req_uop_ldst_val = _RANDOM_12[5];	// @[mshrs.scala:410:16]
        req_uop_dst_rtype = _RANDOM_12[7:6];	// @[mshrs.scala:410:16]
        req_uop_lrs1_rtype = _RANDOM_12[9:8];	// @[mshrs.scala:410:16]
        req_uop_lrs2_rtype = _RANDOM_12[11:10];	// @[mshrs.scala:410:16]
        req_uop_frs3_en = _RANDOM_12[12];	// @[mshrs.scala:410:16]
        req_uop_fp_val = _RANDOM_12[13];	// @[mshrs.scala:410:16]
        req_uop_fp_single = _RANDOM_12[14];	// @[mshrs.scala:410:16]
        req_uop_xcpt_pf_if = _RANDOM_12[15];	// @[mshrs.scala:410:16]
        req_uop_xcpt_ae_if = _RANDOM_12[16];	// @[mshrs.scala:410:16]
        req_uop_xcpt_ma_if = _RANDOM_12[17];	// @[mshrs.scala:410:16]
        req_uop_bp_debug_if = _RANDOM_12[18];	// @[mshrs.scala:410:16]
        req_uop_bp_xcpt_if = _RANDOM_12[19];	// @[mshrs.scala:410:16]
        req_uop_debug_fsrc = _RANDOM_12[21:20];	// @[mshrs.scala:410:16]
        req_uop_debug_tsrc = _RANDOM_12[23:22];	// @[mshrs.scala:410:16]
        req_addr = {_RANDOM_12[31:24], _RANDOM_13};	// @[mshrs.scala:410:16]
        req_data = {_RANDOM_14, _RANDOM_15};	// @[mshrs.scala:410:16]
        grant_word = {_RANDOM_16[31:1], _RANDOM_17, _RANDOM_18[0]};	// @[mshrs.scala:411:23]
        state = _RANDOM_18[2:1];	// @[mshrs.scala:411:23, :415:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_req_ready = _io_req_ready_output;	// @[mshrs.scala:416:25]
  assign io_resp_valid = _io_resp_valid_output;	// @[mshrs.scala:450:43]
  assign io_resp_bits_uop_uopc = req_uop_uopc;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_inst = req_uop_inst;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_debug_inst = req_uop_debug_inst;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_rvc = req_uop_is_rvc;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_debug_pc = req_uop_debug_pc;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_iq_type = req_uop_iq_type;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_fu_code = req_uop_fu_code;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_br_type = req_uop_ctrl_br_type;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_op1_sel = req_uop_ctrl_op1_sel;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_op2_sel = req_uop_ctrl_op2_sel;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_imm_sel = req_uop_ctrl_imm_sel;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_op_fcn = req_uop_ctrl_op_fcn;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_fcn_dw = req_uop_ctrl_fcn_dw;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_csr_cmd = req_uop_ctrl_csr_cmd;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_is_load = req_uop_ctrl_is_load;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_is_sta = req_uop_ctrl_is_sta;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ctrl_is_std = req_uop_ctrl_is_std;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_iw_state = req_uop_iw_state;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_iw_p1_poisoned = req_uop_iw_p1_poisoned;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_iw_p2_poisoned = req_uop_iw_p2_poisoned;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_br = req_uop_is_br;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_jalr = req_uop_is_jalr;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_jal = req_uop_is_jal;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_sfb = req_uop_is_sfb;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_br_mask = req_uop_br_mask;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_br_tag = req_uop_br_tag;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ftq_idx = req_uop_ftq_idx;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_edge_inst = req_uop_edge_inst;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_pc_lob = req_uop_pc_lob;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_taken = req_uop_taken;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_imm_packed = req_uop_imm_packed;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_csr_addr = req_uop_csr_addr;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_rob_idx = req_uop_rob_idx;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ldq_idx = req_uop_ldq_idx;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_stq_idx = req_uop_stq_idx;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_rxq_idx = req_uop_rxq_idx;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_pdst = req_uop_pdst;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_prs1 = req_uop_prs1;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_prs2 = req_uop_prs2;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_prs3 = req_uop_prs3;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ppred = req_uop_ppred;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_prs1_busy = req_uop_prs1_busy;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_prs2_busy = req_uop_prs2_busy;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_prs3_busy = req_uop_prs3_busy;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ppred_busy = req_uop_ppred_busy;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_stale_pdst = req_uop_stale_pdst;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_exception = req_uop_exception;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_exc_cause = req_uop_exc_cause;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_bypassable = req_uop_bypassable;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_mem_cmd = req_uop_mem_cmd;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_mem_size = req_uop_mem_size;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_mem_signed = req_uop_mem_signed;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_fence = req_uop_is_fence;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_fencei = req_uop_is_fencei;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_amo = req_uop_is_amo;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_uses_ldq = req_uop_uses_ldq;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_uses_stq = req_uop_uses_stq;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_sys_pc2epc = req_uop_is_sys_pc2epc;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_is_unique = req_uop_is_unique;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_flush_on_commit = req_uop_flush_on_commit;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ldst_is_rs1 = req_uop_ldst_is_rs1;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ldst = req_uop_ldst;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_lrs1 = req_uop_lrs1;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_lrs2 = req_uop_lrs2;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_lrs3 = req_uop_lrs3;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_ldst_val = req_uop_ldst_val;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_dst_rtype = req_uop_dst_rtype;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_lrs1_rtype = req_uop_lrs1_rtype;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_lrs2_rtype = req_uop_lrs2_rtype;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_frs3_en = req_uop_frs3_en;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_fp_val = req_uop_fp_val;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_fp_single = req_uop_fp_single;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_xcpt_pf_if = req_uop_xcpt_pf_if;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_xcpt_ae_if = req_uop_xcpt_ae_if;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_xcpt_ma_if = req_uop_xcpt_ma_if;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_bp_debug_if = req_uop_bp_debug_if;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_bp_xcpt_if = req_uop_bp_xcpt_if;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_debug_fsrc = req_uop_debug_fsrc;	// @[mshrs.scala:410:16]
  assign io_resp_bits_uop_debug_tsrc = req_uop_debug_tsrc;	// @[mshrs.scala:410:16]
  assign io_resp_bits_data = {req_uop_mem_size == 2'h0 ? {56{req_uop_mem_signed & io_resp_bits_data_shifted_2[7]}} : {req_uop_mem_size == 2'h1 ? {48{req_uop_mem_signed & io_resp_bits_data_shifted_1[15]}} : {req_uop_mem_size == 2'h2 ? {32{req_uop_mem_signed & io_resp_bits_data_shifted[31]}} : grant_word[63:32], io_resp_bits_data_shifted[31:16]}, io_resp_bits_data_shifted_1[15:8]}, io_resp_bits_data_shifted_2};	// @[AMOALU.scala:40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, Edges.scala:499:15, mshrs.scala:410:16, :411:23, :415:22, :445:32]
  assign io_mem_access_valid = _io_mem_access_valid_output;	// @[mshrs.scala:445:32]
  assign io_mem_access_bits_opcode = _io_mem_access_bits_T_16 ? (_T_28 | _T_27 | _T_26 | _T_25 | _T_24 ? 3'h2 : _GEN ? 3'h3 : 3'h0) : {_io_mem_access_bits_T_41, 2'h0};	// @[Consts.scala:83:44, :85:68, Edges.scala:515:15, Mux.scala:81:{58,61}, mshrs.scala:415:22, :428:46, :446:{29,66}]
  assign io_mem_access_bits_param = _io_mem_access_bits_T_16 ? (_T_28 ? 3'h3 : _T_27 ? 3'h2 : _T_26 ? 3'h1 : _T_25 ? 3'h0 : _T_24 ? 3'h4 : _T_20 ? 3'h2 : _T_19 ? 3'h1 : _T_18 | ~_T_17 ? 3'h0 : 3'h3) : 3'h0;	// @[Consts.scala:83:44, Edges.scala:448:15, :515:15, Mux.scala:81:{58,61}, mshrs.scala:428:46, :446:29]
  assign io_mem_access_bits_size = _GEN_0 ? {2'h0, req_uop_mem_size} : 4'h0;	// @[Edges.scala:450:15, Misc.scala:201:34, mshrs.scala:410:16, :415:22, :446:29]
  assign io_mem_access_bits_source = ~_io_mem_access_bits_T_16 | _T_28 | _T_27 | _T_26 | _T_25 | _T_24 | _GEN ? 4'h9 : 4'h0;	// @[Consts.scala:83:44, Edges.scala:451:15, Misc.scala:201:34, Mux.scala:81:{58,61}, mshrs.scala:446:29]
  assign io_mem_access_bits_address = _GEN_0 ? req_addr[31:0] : 32'h0;	// @[Edges.scala:452:15, mshrs.scala:410:16, :428:46, :446:29]
  assign io_mem_access_bits_mask =
    _io_mem_access_bits_T_16
      ? (_T_28
           ? {atomics_a_mask_acc_253 | atomics_a_mask_eq_253 & req_addr[0], atomics_a_mask_acc_253 | atomics_a_mask_eq_253 & ~(req_addr[0]), atomics_a_mask_acc_252 | atomics_a_mask_eq_252 & req_addr[0], atomics_a_mask_acc_252 | atomics_a_mask_eq_252 & ~(req_addr[0]), atomics_a_mask_acc_251 | atomics_a_mask_eq_251 & req_addr[0], atomics_a_mask_acc_251 | atomics_a_mask_eq_251 & ~(req_addr[0]), atomics_a_mask_acc_250 | atomics_a_mask_eq_250 & req_addr[0], atomics_a_mask_acc_250 | atomics_a_mask_eq_250 & ~(req_addr[0]), atomics_a_mask_acc_249 | atomics_a_mask_eq_249 & req_addr[0], atomics_a_mask_acc_249 | atomics_a_mask_eq_249 & ~(req_addr[0]), atomics_a_mask_acc_248 | atomics_a_mask_eq_248 & req_addr[0], atomics_a_mask_acc_248 | atomics_a_mask_eq_248 & ~(req_addr[0]), atomics_a_mask_acc_247 | atomics_a_mask_eq_247 & req_addr[0], atomics_a_mask_acc_247 | atomics_a_mask_eq_247 & ~(req_addr[0]), atomics_a_mask_acc_246 | atomics_a_mask_eq_246 & req_addr[0], atomics_a_mask_acc_246 | atomics_a_mask_eq_246 & ~(req_addr[0])}
           : _T_27
               ? {atomics_a_mask_acc_223 | atomics_a_mask_eq_223 & req_addr[0], atomics_a_mask_acc_223 | atomics_a_mask_eq_223 & ~(req_addr[0]), atomics_a_mask_acc_222 | atomics_a_mask_eq_222 & req_addr[0], atomics_a_mask_acc_222 | atomics_a_mask_eq_222 & ~(req_addr[0]), atomics_a_mask_acc_221 | atomics_a_mask_eq_221 & req_addr[0], atomics_a_mask_acc_221 | atomics_a_mask_eq_221 & ~(req_addr[0]), atomics_a_mask_acc_220 | atomics_a_mask_eq_220 & req_addr[0], atomics_a_mask_acc_220 | atomics_a_mask_eq_220 & ~(req_addr[0]), atomics_a_mask_acc_219 | atomics_a_mask_eq_219 & req_addr[0], atomics_a_mask_acc_219 | atomics_a_mask_eq_219 & ~(req_addr[0]), atomics_a_mask_acc_218 | atomics_a_mask_eq_218 & req_addr[0], atomics_a_mask_acc_218 | atomics_a_mask_eq_218 & ~(req_addr[0]), atomics_a_mask_acc_217 | atomics_a_mask_eq_217 & req_addr[0], atomics_a_mask_acc_217 | atomics_a_mask_eq_217 & ~(req_addr[0]), atomics_a_mask_acc_216 | atomics_a_mask_eq_216 & req_addr[0], atomics_a_mask_acc_216 | atomics_a_mask_eq_216 & ~(req_addr[0])}
               : _T_26
                   ? {atomics_a_mask_acc_193 | atomics_a_mask_eq_193 & req_addr[0], atomics_a_mask_acc_193 | atomics_a_mask_eq_193 & ~(req_addr[0]), atomics_a_mask_acc_192 | atomics_a_mask_eq_192 & req_addr[0], atomics_a_mask_acc_192 | atomics_a_mask_eq_192 & ~(req_addr[0]), atomics_a_mask_acc_191 | atomics_a_mask_eq_191 & req_addr[0], atomics_a_mask_acc_191 | atomics_a_mask_eq_191 & ~(req_addr[0]), atomics_a_mask_acc_190 | atomics_a_mask_eq_190 & req_addr[0], atomics_a_mask_acc_190 | atomics_a_mask_eq_190 & ~(req_addr[0]), atomics_a_mask_acc_189 | atomics_a_mask_eq_189 & req_addr[0], atomics_a_mask_acc_189 | atomics_a_mask_eq_189 & ~(req_addr[0]), atomics_a_mask_acc_188 | atomics_a_mask_eq_188 & req_addr[0], atomics_a_mask_acc_188 | atomics_a_mask_eq_188 & ~(req_addr[0]), atomics_a_mask_acc_187 | atomics_a_mask_eq_187 & req_addr[0], atomics_a_mask_acc_187 | atomics_a_mask_eq_187 & ~(req_addr[0]), atomics_a_mask_acc_186 | atomics_a_mask_eq_186 & req_addr[0], atomics_a_mask_acc_186 | atomics_a_mask_eq_186 & ~(req_addr[0])}
                   : _T_25 ? {atomics_a_mask_acc_163 | atomics_a_mask_eq_163 & req_addr[0], atomics_a_mask_acc_163 | atomics_a_mask_eq_163 & ~(req_addr[0]), atomics_a_mask_acc_162 | atomics_a_mask_eq_162 & req_addr[0], atomics_a_mask_acc_162 | atomics_a_mask_eq_162 & ~(req_addr[0]), atomics_a_mask_acc_161 | atomics_a_mask_eq_161 & req_addr[0], atomics_a_mask_acc_161 | atomics_a_mask_eq_161 & ~(req_addr[0]), atomics_a_mask_acc_160 | atomics_a_mask_eq_160 & req_addr[0], atomics_a_mask_acc_160 | atomics_a_mask_eq_160 & ~(req_addr[0]), atomics_a_mask_acc_159 | atomics_a_mask_eq_159 & req_addr[0], atomics_a_mask_acc_159 | atomics_a_mask_eq_159 & ~(req_addr[0]), atomics_a_mask_acc_158 | atomics_a_mask_eq_158 & req_addr[0], atomics_a_mask_acc_158 | atomics_a_mask_eq_158 & ~(req_addr[0]), atomics_a_mask_acc_157 | atomics_a_mask_eq_157 & req_addr[0], atomics_a_mask_acc_157 | atomics_a_mask_eq_157 & ~(req_addr[0]), atomics_a_mask_acc_156 | atomics_a_mask_eq_156 & req_addr[0], atomics_a_mask_acc_156 | atomics_a_mask_eq_156 & ~(req_addr[0])} : _atomics_T_9_mask)
      : _io_mem_access_bits_T_41 ? {get_a_mask_acc_13 | get_a_mask_eq_13 & req_addr[0], get_a_mask_acc_13 | get_a_mask_eq_13 & ~(req_addr[0]), get_a_mask_acc_12 | get_a_mask_eq_12 & req_addr[0], get_a_mask_acc_12 | get_a_mask_eq_12 & ~(req_addr[0]), get_a_mask_acc_11 | get_a_mask_eq_11 & req_addr[0], get_a_mask_acc_11 | get_a_mask_eq_11 & ~(req_addr[0]), get_a_mask_acc_10 | get_a_mask_eq_10 & req_addr[0], get_a_mask_acc_10 | get_a_mask_eq_10 & ~(req_addr[0]), get_a_mask_acc_9 | get_a_mask_eq_9 & req_addr[0], get_a_mask_acc_9 | get_a_mask_eq_9 & ~(req_addr[0]), get_a_mask_acc_8 | get_a_mask_eq_8 & req_addr[0], get_a_mask_acc_8 | get_a_mask_eq_8 & ~(req_addr[0]), get_a_mask_acc_7 | get_a_mask_eq_7 & req_addr[0], get_a_mask_acc_7 | get_a_mask_eq_7 & ~(req_addr[0]), get_a_mask_acc_6 | get_a_mask_eq_6 & req_addr[0], get_a_mask_acc_6 | get_a_mask_eq_6 & ~(req_addr[0])} : {put_a_mask_acc_13 | put_a_mask_eq_13 & req_addr[0], put_a_mask_acc_13 | put_a_mask_eq_13 & ~(req_addr[0]), put_a_mask_acc_12 | put_a_mask_eq_12 & req_addr[0], put_a_mask_acc_12 | put_a_mask_eq_12 & ~(req_addr[0]), put_a_mask_acc_11 | put_a_mask_eq_11 & req_addr[0], put_a_mask_acc_11 | put_a_mask_eq_11 & ~(req_addr[0]), put_a_mask_acc_10 | put_a_mask_eq_10 & req_addr[0], put_a_mask_acc_10 | put_a_mask_eq_10 & ~(req_addr[0]), put_a_mask_acc_9 | put_a_mask_eq_9 & req_addr[0], put_a_mask_acc_9 | put_a_mask_eq_9 & ~(req_addr[0]), put_a_mask_acc_8 | put_a_mask_eq_8 & req_addr[0], put_a_mask_acc_8 | put_a_mask_eq_8 & ~(req_addr[0]), put_a_mask_acc_7 | put_a_mask_eq_7 & req_addr[0], put_a_mask_acc_7 | put_a_mask_eq_7 & ~(req_addr[0]), put_a_mask_acc_6 | put_a_mask_eq_6 & req_addr[0], put_a_mask_acc_6 | put_a_mask_eq_6 & ~(req_addr[0])};	// @[Cat.scala:33:92, Consts.scala:83:44, :85:68, Misc.scala:209:26, :210:20, :213:27, :214:29, Mux.scala:81:{58,61}, mshrs.scala:410:16, :446:{29,66}]
  assign io_mem_access_bits_data = _io_mem_access_bits_T_16 ? (_T_28 | _T_27 | _T_26 | _T_25 | _T_24 | _T_20 | _T_19 | _T_18 | _T_17 ? atomics_a_8_data : 128'h0) : _io_mem_access_bits_T_41 ? 128'h0 : atomics_a_8_data;	// @[Cat.scala:33:92, Consts.scala:83:44, :85:68, Mux.scala:81:{58,61}, mshrs.scala:428:46, :446:{29,66}]
endmodule

