\BOOKMARK [1][-]{section.1}{Week 1/2}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Introduction to RISC-V}{section.1}% 2
\BOOKMARK [3][-]{subsubsection.1.1.1}{Binary Representation}{subsection.1.1}% 3
\BOOKMARK [3][-]{subsubsection.1.1.2}{Hexadecimal Representation}{subsection.1.1}% 4
\BOOKMARK [3][-]{subsubsection.1.1.3}{Two's Complement}{subsection.1.1}% 5
\BOOKMARK [2][-]{subsection.1.2}{Data in Memory}{section.1}% 6
\BOOKMARK [2][-]{subsection.1.3}{Registers}{section.1}% 7
\BOOKMARK [3][-]{subsubsection.1.3.1}{Endian-ness}{subsection.1.3}% 8
\BOOKMARK [2][-]{subsection.1.4}{Computer Organization}{section.1}% 9
\BOOKMARK [3][-]{subsubsection.1.4.1}{The Processor}{subsection.1.4}% 10
\BOOKMARK [3][-]{subsubsection.1.4.2}{Memory}{subsection.1.4}% 11
\BOOKMARK [3][-]{subsubsection.1.4.3}{Data Bus and Control Bus}{subsection.1.4}% 12
\BOOKMARK [3][-]{subsubsection.1.4.4}{Storing and Loading from memory}{subsection.1.4}% 13
\BOOKMARK [2][-]{subsection.1.5}{Instruction types and Immediates}{section.1}% 14
\BOOKMARK [1][-]{section.2}{Week 3}{}% 15
\BOOKMARK [2][-]{subsection.2.1}{Instruction Representations}{section.2}% 16
\BOOKMARK [2][-]{subsection.2.2}{Functions in RISC-V}{section.2}% 17
\BOOKMARK [1][-]{section.3}{Week 4}{}% 18
\BOOKMARK [2][-]{subsection.3.1}{Performance}{section.3}% 19
\BOOKMARK [1][-]{section.4}{Week 5}{}% 20
\BOOKMARK [2][-]{subsection.4.1}{Pointers}{section.4}% 21
\BOOKMARK [2][-]{subsection.4.2}{Computer Arithmetic}{section.4}% 22
\BOOKMARK [1][-]{section.5}{Week 6}{}% 23
\BOOKMARK [2][-]{subsection.5.1}{Compiler Structure}{section.5}% 24
\BOOKMARK [2][-]{subsection.5.2}{Exceptions and Interrupts}{section.5}% 25
\BOOKMARK [2][-]{subsection.5.3}{I/O Devices}{section.5}% 26
\BOOKMARK [1][-]{section.6}{RISC-V Green Sheet \(but better\)}{}% 27
