# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 28 2021 20:10:42

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_1mhz          | Frequency: 119.58 MHz  | Target: 1.00 MHz   | 
Clock: clk_app           | Frequency: 101.41 MHz  | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 105.27 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            991637      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           490139      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11330       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  3892         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  4450         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 19465         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  12349         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  11936         clk_usb:R              
usb_pu     clk                 17573         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2827       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -3272       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 18733                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  9181                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9770                  clk_usb:R              
usb_pu     clk                 16955                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_12_12_4/lcout
Path End         : u_prescaler.prescaler_cnt_2_LC_12_12_5/in0
Capture Clock    : u_prescaler.prescaler_cnt_2_LC_12_12_5/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8054/I                                   ClkMux                         0              6671  RISE       1
I__8054/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_12_12_4/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       4
I__6988/I                                     LocalMux                       0              7922  60143  RISE       1
I__6988/O                                     LocalMux                     486              8407  60143  RISE       1
I__6990/I                                     InMux                          0              8407  60143  RISE       1
I__6990/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8054/I                                   ClkMux                         0              6671  RISE       1
I__8054/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 119.58 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_9_19_4/lcout
Path End         : up_cnt_1_20_LC_9_19_4/in3
Capture Clock    : up_cnt_1_20_LC_9_19_4/clk
Setup Constraint : 1000000p
Path slack       : 991637p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           7163
----------------------------------------   ----- 
End-of-path arrival time (ps)              15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8061/I                                   ClkMux                         0              6671  RISE       1
I__8061/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_9_19_4/lcout          LogicCell40_SEQ_MODE_1010    796              7922  991637  RISE       4
I__7429/I                            LocalMux                       0              7922  991637  RISE       1
I__7429/O                            LocalMux                     486              8407  991637  RISE       1
I__7433/I                            InMux                          0              8407  991637  RISE       1
I__7433/O                            InMux                        382              8790  991637  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/in1    LogicCell40_SEQ_MODE_0000      0              8790  991637  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/lcout  LogicCell40_SEQ_MODE_0000    589              9379  991637  RISE       2
I__5439/I                            LocalMux                       0              9379  991637  RISE       1
I__5439/O                            LocalMux                     486              9865  991637  RISE       1
I__5441/I                            InMux                          0              9865  991637  RISE       1
I__5441/O                            InMux                        382             10247  991637  RISE       1
I__5443/I                            CascadeMux                     0             10247  991637  RISE       1
I__5443/O                            CascadeMux                     0             10247  991637  RISE       1
up_cnt_0_LC_9_17_0/in2               LogicCell40_SEQ_MODE_1010      0             10247  991637  RISE       1
up_cnt_0_LC_9_17_0/carryout          LogicCell40_SEQ_MODE_1010    341             10588  991637  RISE       2
up_cnt_1_LC_9_17_1/carryin           LogicCell40_SEQ_MODE_1010      0             10588  991637  RISE       1
up_cnt_1_LC_9_17_1/carryout          LogicCell40_SEQ_MODE_1010    186             10775  991637  RISE       2
up_cnt_2_LC_9_17_2/carryin           LogicCell40_SEQ_MODE_1010      0             10775  991637  RISE       1
up_cnt_2_LC_9_17_2/carryout          LogicCell40_SEQ_MODE_1010    186             10961  991637  RISE       2
up_cnt_3_LC_9_17_3/carryin           LogicCell40_SEQ_MODE_1010      0             10961  991637  RISE       1
up_cnt_3_LC_9_17_3/carryout          LogicCell40_SEQ_MODE_1010    186             11147  991637  RISE       2
up_cnt_4_LC_9_17_4/carryin           LogicCell40_SEQ_MODE_1010      0             11147  991637  RISE       1
up_cnt_4_LC_9_17_4/carryout          LogicCell40_SEQ_MODE_1010    186             11333  991637  RISE       2
up_cnt_5_LC_9_17_5/carryin           LogicCell40_SEQ_MODE_1010      0             11333  991637  RISE       1
up_cnt_5_LC_9_17_5/carryout          LogicCell40_SEQ_MODE_1010    186             11519  991637  RISE       2
up_cnt_6_LC_9_17_6/carryin           LogicCell40_SEQ_MODE_1010      0             11519  991637  RISE       1
up_cnt_6_LC_9_17_6/carryout          LogicCell40_SEQ_MODE_1010    186             11705  991637  RISE       2
up_cnt_7_LC_9_17_7/carryin           LogicCell40_SEQ_MODE_1010      0             11705  991637  RISE       1
up_cnt_7_LC_9_17_7/carryout          LogicCell40_SEQ_MODE_1010    186             11891  991637  RISE       1
IN_MUX_bfv_9_18_0_/carryinitin       ICE_CARRY_IN_MUX               0             11891  991637  RISE       1
IN_MUX_bfv_9_18_0_/carryinitout      ICE_CARRY_IN_MUX             289             12180  991637  RISE       2
up_cnt_8_LC_9_18_0/carryin           LogicCell40_SEQ_MODE_1010      0             12180  991637  RISE       1
up_cnt_8_LC_9_18_0/carryout          LogicCell40_SEQ_MODE_1010    186             12366  991637  RISE       2
up_cnt_9_LC_9_18_1/carryin           LogicCell40_SEQ_MODE_1010      0             12366  991637  RISE       1
up_cnt_9_LC_9_18_1/carryout          LogicCell40_SEQ_MODE_1010    186             12553  991637  RISE       2
up_cnt_10_LC_9_18_2/carryin          LogicCell40_SEQ_MODE_1010      0             12553  991637  RISE       1
up_cnt_10_LC_9_18_2/carryout         LogicCell40_SEQ_MODE_1010    186             12739  991637  RISE       2
up_cnt_11_LC_9_18_3/carryin          LogicCell40_SEQ_MODE_1010      0             12739  991637  RISE       1
up_cnt_11_LC_9_18_3/carryout         LogicCell40_SEQ_MODE_1010    186             12925  991637  RISE       2
up_cnt_12_LC_9_18_4/carryin          LogicCell40_SEQ_MODE_1010      0             12925  991637  RISE       1
up_cnt_12_LC_9_18_4/carryout         LogicCell40_SEQ_MODE_1010    186             13111  991637  RISE       2
up_cnt_13_LC_9_18_5/carryin          LogicCell40_SEQ_MODE_1010      0             13111  991637  RISE       1
up_cnt_13_LC_9_18_5/carryout         LogicCell40_SEQ_MODE_1010    186             13297  991637  RISE       2
up_cnt_14_LC_9_18_6/carryin          LogicCell40_SEQ_MODE_1010      0             13297  991637  RISE       1
up_cnt_14_LC_9_18_6/carryout         LogicCell40_SEQ_MODE_1010    186             13483  991637  RISE       2
up_cnt_15_LC_9_18_7/carryin          LogicCell40_SEQ_MODE_1010      0             13483  991637  RISE       1
up_cnt_15_LC_9_18_7/carryout         LogicCell40_SEQ_MODE_1010    186             13669  991637  RISE       1
IN_MUX_bfv_9_19_0_/carryinitin       ICE_CARRY_IN_MUX               0             13669  991637  RISE       1
IN_MUX_bfv_9_19_0_/carryinitout      ICE_CARRY_IN_MUX             289             13958  991637  RISE       2
up_cnt_16_LC_9_19_0/carryin          LogicCell40_SEQ_MODE_1010      0             13958  991637  RISE       1
up_cnt_16_LC_9_19_0/carryout         LogicCell40_SEQ_MODE_1010    186             14144  991637  RISE       2
up_cnt_17_LC_9_19_1/carryin          LogicCell40_SEQ_MODE_1010      0             14144  991637  RISE       1
up_cnt_17_LC_9_19_1/carryout         LogicCell40_SEQ_MODE_1010    186             14330  991637  RISE       2
up_cnt_18_LC_9_19_2/carryin          LogicCell40_SEQ_MODE_1010      0             14330  991637  RISE       1
up_cnt_18_LC_9_19_2/carryout         LogicCell40_SEQ_MODE_1010    186             14517  991637  RISE       2
up_cnt_19_LC_9_19_3/carryin          LogicCell40_SEQ_MODE_1010      0             14517  991637  RISE       1
up_cnt_19_LC_9_19_3/carryout         LogicCell40_SEQ_MODE_1010    186             14703  991637  RISE       1
I__4430/I                            InMux                          0             14703  991637  RISE       1
I__4430/O                            InMux                        382             15085  991637  RISE       1
up_cnt_1_20_LC_9_19_4/in3            LogicCell40_SEQ_MODE_1010      0             15085  991637  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8061/I                                   ClkMux                         0              6671  RISE       1
I__8061/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 101.41 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_1_LC_12_17_3/lcout
Path End         : u_app.data_q_5_LC_11_17_1/ce
Capture Clock    : u_app.data_q_5_LC_11_17_1/clk
Setup Constraint : 500000p
Path slack       : 490138p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12325
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512325

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12325
+ Clock To Q                                796
+ Data Path Delay                          9066
---------------------------------------   ----- 
End-of-path arrival time (ps)             22187
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                       Odrv12                         0              1420  RISE       1
I__1294/O                                       Odrv12                       724              2143  RISE       1
I__1295/I                                       Span12Mux_v                    0              2143  RISE       1
I__1295/O                                       Span12Mux_v                  724              2867  RISE       1
I__1296/I                                       Span12Mux_v                    0              2867  RISE       1
I__1296/O                                       Span12Mux_v                  724              3590  RISE       1
I__1297/I                                       Span12Mux_h                    0              3590  RISE       1
I__1297/O                                       Span12Mux_h                  724              4314  RISE       1
I__1298/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                       LocalMux                       0              4665  RISE       1
I__1299/O                                       LocalMux                     486              5151  RISE       1
I__1300/I                                       IoInMux                        0              5151  RISE       1
I__1300/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__8051/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                       GlobalMux                      0              6443  RISE       1
I__8052/O                                       GlobalMux                    227              6671  RISE       1
I__8054/I                                       ClkMux                         0              6671  RISE       1
I__8054/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6951/I                                       Odrv4                          0              7922  RISE       1
I__6951/O                                       Odrv4                        517              8438  RISE       1
I__6956/I                                       Span4Mux_h                     0              8438  RISE       1
I__6956/O                                       Span4Mux_h                   444              8883  RISE       1
I__6958/I                                       Span4Mux_v                     0              8883  RISE       1
I__6958/O                                       Span4Mux_v                   517              9400  RISE       1
I__6959/I                                       Span4Mux_s3_v                  0              9400  RISE       1
I__6959/O                                       Span4Mux_s3_v                465              9865  RISE       1
I__6960/I                                       LocalMux                       0              9865  RISE       1
I__6960/O                                       LocalMux                     486             10351  RISE       1
I__6961/I                                       IoInMux                        0             10351  RISE       1
I__6961/O                                       IoInMux                      382             10733  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10733  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11643  RISE      57
I__10045/I                                      gio2CtrlBuf                    0             11643  RISE       1
I__10045/O                                      gio2CtrlBuf                    0             11643  RISE       1
I__10046/I                                      GlobalMux                      0             11643  RISE       1
I__10046/O                                      GlobalMux                    227             11870  RISE       1
I__10054/I                                      ClkMux                         0             11870  RISE       1
I__10054/O                                      ClkMux                       455             12325  RISE       1
u_app.data_q_1_LC_12_17_3/clk                   LogicCell40_SEQ_MODE_1010      0             12325  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_1_LC_12_17_3/lcout             LogicCell40_SEQ_MODE_1010    796             13121  490139  RISE       7
I__8793/I                                   LocalMux                       0             13121  490139  RISE       1
I__8793/O                                   LocalMux                     486             13607  490139  RISE       1
I__8798/I                                   InMux                          0             13607  490139  RISE       1
I__8798/O                                   InMux                        382             13989  490139  RISE       1
u_app.data_q_RNIBIPU_0_LC_12_18_5/in0       LogicCell40_SEQ_MODE_0000      0             13989  490139  RISE       1
u_app.data_q_RNIBIPU_0_LC_12_18_5/ltout     LogicCell40_SEQ_MODE_0000    569             14558  490139  FALL       1
I__7015/I                                   CascadeMux                     0             14558  490139  FALL       1
I__7015/O                                   CascadeMux                     0             14558  490139  FALL       1
u_app.data_q_RNIJ50D2_2_LC_12_18_6/in2      LogicCell40_SEQ_MODE_0000      0             14558  490139  FALL       1
u_app.data_q_RNIJ50D2_2_LC_12_18_6/lcout    LogicCell40_SEQ_MODE_0000    558             15116  490139  RISE       1
I__8047/I                                   LocalMux                       0             15116  490139  RISE       1
I__8047/O                                   LocalMux                     486             15602  490139  RISE       1
I__8048/I                                   InMux                          0             15602  490139  RISE       1
I__8048/O                                   InMux                        382             15984  490139  RISE       1
u_app.data_q_RNIT9QO5_7_LC_13_17_3/in3      LogicCell40_SEQ_MODE_0000      0             15984  490139  RISE       1
u_app.data_q_RNIT9QO5_7_LC_13_17_3/lcout    LogicCell40_SEQ_MODE_0000    465             16450  490139  RISE       5
I__8167/I                                   Odrv4                          0             16450  490139  RISE       1
I__8167/O                                   Odrv4                        517             16966  490139  RISE       1
I__8171/I                                   Span4Mux_h                     0             16966  490139  RISE       1
I__8171/O                                   Span4Mux_h                   444             17411  490139  RISE       1
I__8176/I                                   LocalMux                       0             17411  490139  RISE       1
I__8176/O                                   LocalMux                     486             17897  490139  RISE       1
I__8178/I                                   InMux                          0             17897  490139  RISE       1
I__8178/O                                   InMux                        382             18279  490139  RISE       1
u_app.status_q_RNIHVUG9_6_LC_12_18_1/in0    LogicCell40_SEQ_MODE_0000      0             18279  490139  RISE       1
u_app.status_q_RNIHVUG9_6_LC_12_18_1/ltout  LogicCell40_SEQ_MODE_0000    569             18848  490139  FALL       1
I__7030/I                                   CascadeMux                     0             18848  490139  FALL       1
I__7030/O                                   CascadeMux                     0             18848  490139  FALL       1
u_app.status_q_RNIBB77C_8_LC_12_18_2/in2    LogicCell40_SEQ_MODE_0000      0             18848  490139  FALL       1
u_app.status_q_RNIBB77C_8_LC_12_18_2/lcout  LogicCell40_SEQ_MODE_0000    558             19406  490139  RISE       8
I__8104/I                                   Odrv4                          0             19406  490139  RISE       1
I__8104/O                                   Odrv4                        517             19923  490139  RISE       1
I__8108/I                                   Span4Mux_h                     0             19923  490139  RISE       1
I__8108/O                                   Span4Mux_h                   444             20367  490139  RISE       1
I__8110/I                                   Span4Mux_h                     0             20367  490139  RISE       1
I__8110/O                                   Span4Mux_h                   444             20812  490139  RISE       1
I__8111/I                                   LocalMux                       0             20812  490139  RISE       1
I__8111/O                                   LocalMux                     486             21298  490139  RISE       1
I__8112/I                                   CEMux                          0             21298  490139  RISE       1
I__8112/O                                   CEMux                        889             22187  490139  RISE       1
u_app.data_q_5_LC_11_17_1/ce                LogicCell40_SEQ_MODE_1010      0             22187  490139  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                       Odrv12                         0              1420  RISE       1
I__1294/O                                       Odrv12                       724              2143  RISE       1
I__1295/I                                       Span12Mux_v                    0              2143  RISE       1
I__1295/O                                       Span12Mux_v                  724              2867  RISE       1
I__1296/I                                       Span12Mux_v                    0              2867  RISE       1
I__1296/O                                       Span12Mux_v                  724              3590  RISE       1
I__1297/I                                       Span12Mux_h                    0              3590  RISE       1
I__1297/O                                       Span12Mux_h                  724              4314  RISE       1
I__1298/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                       LocalMux                       0              4665  RISE       1
I__1299/O                                       LocalMux                     486              5151  RISE       1
I__1300/I                                       IoInMux                        0              5151  RISE       1
I__1300/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__8051/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                       GlobalMux                      0              6443  RISE       1
I__8052/O                                       GlobalMux                    227              6671  RISE       1
I__8054/I                                       ClkMux                         0              6671  RISE       1
I__8054/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6951/I                                       Odrv4                          0              7922  RISE       1
I__6951/O                                       Odrv4                        517              8438  RISE       1
I__6956/I                                       Span4Mux_h                     0              8438  RISE       1
I__6956/O                                       Span4Mux_h                   444              8883  RISE       1
I__6958/I                                       Span4Mux_v                     0              8883  RISE       1
I__6958/O                                       Span4Mux_v                   517              9400  RISE       1
I__6959/I                                       Span4Mux_s3_v                  0              9400  RISE       1
I__6959/O                                       Span4Mux_s3_v                465              9865  RISE       1
I__6960/I                                       LocalMux                       0              9865  RISE       1
I__6960/O                                       LocalMux                     486             10351  RISE       1
I__6961/I                                       IoInMux                        0             10351  RISE       1
I__6961/O                                       IoInMux                      382             10733  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10733  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11643  RISE      57
I__10045/I                                      gio2CtrlBuf                    0             11643  RISE       1
I__10045/O                                      gio2CtrlBuf                    0             11643  RISE       1
I__10046/I                                      GlobalMux                      0             11643  RISE       1
I__10046/O                                      GlobalMux                    227             11870  RISE       1
I__10057/I                                      ClkMux                         0             11870  RISE       1
I__10057/O                                      ClkMux                       455             12325  RISE       1
u_app.data_q_5_LC_11_17_1/clk                   LogicCell40_SEQ_MODE_1010      0             12325  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 105.27 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/clk
Setup Constraint : 20830p
Path slack       : 11330p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8301
---------------------------------------   ---- 
End-of-path arrival time (ps)             9779
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10786/I                                                           GlobalMux                               0                 0  RISE       1
I__10786/O                                                           GlobalMux                             227               227  RISE       1
I__10823/I                                                           ClkMux                                  0               227  RISE       1
I__10823/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478  11330  RISE      13
I__6348/I                                                                            LocalMux                       0              1478  11330  RISE       1
I__6348/O                                                                            LocalMux                     486              1964  11330  RISE       1
I__6353/I                                                                            InMux                          0              1964  11330  RISE       1
I__6353/O                                                                            InMux                        382              2346  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI3CSU_1_LC_11_21_1/in3                         LogicCell40_SEQ_MODE_0000      0              2346  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI3CSU_1_LC_11_21_1/lcout                       LogicCell40_SEQ_MODE_0000    465              2812  11330  RISE       1
I__6240/I                                                                            LocalMux                       0              2812  11330  RISE       1
I__6240/O                                                                            LocalMux                     486              3297  11330  RISE       1
I__6241/I                                                                            InMux                          0              3297  11330  RISE       1
I__6241/O                                                                            InMux                        382              3680  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDF0Q1_0_LC_11_21_5/in3                        LogicCell40_SEQ_MODE_0000      0              3680  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDF0Q1_0_LC_11_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403              4083  11330  FALL       1
I__6239/I                                                                            CascadeMux                     0              4083  11330  FALL       1
I__6239/O                                                                            CascadeMux                     0              4083  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI051K3_2_LC_11_21_6/in2         LogicCell40_SEQ_MODE_0000      0              4083  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI051K3_2_LC_11_21_6/ltout       LogicCell40_SEQ_MODE_0000    507              4590  11330  FALL       1
I__6225/I                                                                            CascadeMux                     0              4590  11330  FALL       1
I__6225/O                                                                            CascadeMux                     0              4590  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIS1QR4_LC_11_21_7/in2       LogicCell40_SEQ_MODE_0000      0              4590  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIS1QR4_LC_11_21_7/lcout     LogicCell40_SEQ_MODE_0000    558              5148  11330  RISE       4
I__6219/I                                                                            LocalMux                       0              5148  11330  RISE       1
I__6219/O                                                                            LocalMux                     486              5634  11330  RISE       1
I__6221/I                                                                            InMux                          0              5634  11330  RISE       1
I__6221/O                                                                            InMux                        382              6016  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIT5195_0_LC_10_20_1/in3    LogicCell40_SEQ_MODE_0000      0              6016  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIT5195_0_LC_10_20_1/lcout  LogicCell40_SEQ_MODE_0000    465              6481  11330  RISE       7
I__5490/I                                                                            LocalMux                       0              6481  11330  RISE       1
I__5490/O                                                                            LocalMux                     486              6967  11330  RISE       1
I__5494/I                                                                            InMux                          0              6967  11330  RISE       1
I__5494/O                                                                            InMux                        382              7350  11330  RISE       1
I__5501/I                                                                            CascadeMux                     0              7350  11330  RISE       1
I__5501/O                                                                            CascadeMux                     0              7350  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_10_21_0/in2                                LogicCell40_SEQ_MODE_0000      0              7350  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_10_21_0/carryout                           LogicCell40_SEQ_MODE_0000    341              7691  11330  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/carryin              LogicCell40_SEQ_MODE_1010      0              7691  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/carryout             LogicCell40_SEQ_MODE_1010    186              7877  11330  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_10_21_2/carryin              LogicCell40_SEQ_MODE_1010      0              7877  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_10_21_2/carryout             LogicCell40_SEQ_MODE_1010    186              8063  11330  RISE       1
I__5543/I                                                                            InMux                          0              8063  11330  RISE       1
I__5543/O                                                                            InMux                        382              8445  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_10_21_3/in3            LogicCell40_SEQ_MODE_0000      0              8445  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_10_21_3/lcout          LogicCell40_SEQ_MODE_0000    465              8910  11330  RISE       1
I__6138/I                                                                            LocalMux                       0              8910  11330  RISE       1
I__6138/O                                                                            LocalMux                     486              9396  11330  RISE       1
I__6139/I                                                                            InMux                          0              9396  11330  RISE       1
I__6139/O                                                                            InMux                        382              9779  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/in3                  LogicCell40_SEQ_MODE_1010      0              9779  11330  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10786/I                                                           GlobalMux                               0                 0  RISE       1
I__10786/O                                                           GlobalMux                             227               227  RISE       1
I__10815/I                                                           ClkMux                                  0               227  RISE       1
I__10815/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_1_LC_12_12_4/lcout
Path End         : u_prescaler.prescaler_cnt_2_LC_12_12_5/in0
Capture Clock    : u_prescaler.prescaler_cnt_2_LC_12_12_5/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8054/I                                   ClkMux                         0              6671  RISE       1
I__8054/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_12_12_4/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_1_LC_12_12_4/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       4
I__6988/I                                     LocalMux                       0              7922  60143  RISE       1
I__6988/O                                     LocalMux                     486              8407  60143  RISE       1
I__6990/I                                     InMux                          0              8407  60143  RISE       1
I__6990/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8054/I                                   ClkMux                         0              6671  RISE       1
I__8054/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/clk
Setup Constraint : 20830p
Path slack       : 11330p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8301
---------------------------------------   ---- 
End-of-path arrival time (ps)             9779
 
Launch Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10786/I                                                           GlobalMux                               0                 0  RISE       1
I__10786/O                                                           GlobalMux                             227               227  RISE       1
I__10823/I                                                           ClkMux                                  0               227  RISE       1
I__10823/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/lcout                LogicCell40_SEQ_MODE_1010    796              1478  11330  RISE      13
I__6348/I                                                                            LocalMux                       0              1478  11330  RISE       1
I__6348/O                                                                            LocalMux                     486              1964  11330  RISE       1
I__6353/I                                                                            InMux                          0              1964  11330  RISE       1
I__6353/O                                                                            InMux                        382              2346  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI3CSU_1_LC_11_21_1/in3                         LogicCell40_SEQ_MODE_0000      0              2346  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNI3CSU_1_LC_11_21_1/lcout                       LogicCell40_SEQ_MODE_0000    465              2812  11330  RISE       1
I__6240/I                                                                            LocalMux                       0              2812  11330  RISE       1
I__6240/O                                                                            LocalMux                     486              3297  11330  RISE       1
I__6241/I                                                                            InMux                          0              3297  11330  RISE       1
I__6241/O                                                                            InMux                        382              3680  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDF0Q1_0_LC_11_21_5/in3                        LogicCell40_SEQ_MODE_0000      0              3680  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIDF0Q1_0_LC_11_21_5/ltout                      LogicCell40_SEQ_MODE_0000    403              4083  11330  FALL       1
I__6239/I                                                                            CascadeMux                     0              4083  11330  FALL       1
I__6239/O                                                                            CascadeMux                     0              4083  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI051K3_2_LC_11_21_6/in2         LogicCell40_SEQ_MODE_0000      0              4083  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNI051K3_2_LC_11_21_6/ltout       LogicCell40_SEQ_MODE_0000    507              4590  11330  FALL       1
I__6225/I                                                                            CascadeMux                     0              4590  11330  FALL       1
I__6225/O                                                                            CascadeMux                     0              4590  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIS1QR4_LC_11_21_7/in2       LogicCell40_SEQ_MODE_0000      0              4590  11330  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIS1QR4_LC_11_21_7/lcout     LogicCell40_SEQ_MODE_0000    558              5148  11330  RISE       4
I__6219/I                                                                            LocalMux                       0              5148  11330  RISE       1
I__6219/O                                                                            LocalMux                     486              5634  11330  RISE       1
I__6221/I                                                                            InMux                          0              5634  11330  RISE       1
I__6221/O                                                                            InMux                        382              6016  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIT5195_0_LC_10_20_1/in3    LogicCell40_SEQ_MODE_0000      0              6016  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_delay_in_cnt_q_RNIT5195_0_LC_10_20_1/lcout  LogicCell40_SEQ_MODE_0000    465              6481  11330  RISE       7
I__5490/I                                                                            LocalMux                       0              6481  11330  RISE       1
I__5490/O                                                                            LocalMux                     486              6967  11330  RISE       1
I__5494/I                                                                            InMux                          0              6967  11330  RISE       1
I__5494/O                                                                            InMux                        382              7350  11330  RISE       1
I__5501/I                                                                            CascadeMux                     0              7350  11330  RISE       1
I__5501/O                                                                            CascadeMux                     0              7350  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_10_21_0/in2                                LogicCell40_SEQ_MODE_0000      0              7350  11330  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_10_21_0/carryout                           LogicCell40_SEQ_MODE_0000    341              7691  11330  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/carryin              LogicCell40_SEQ_MODE_1010      0              7691  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_10_21_1/carryout             LogicCell40_SEQ_MODE_1010    186              7877  11330  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_10_21_2/carryin              LogicCell40_SEQ_MODE_1010      0              7877  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_10_21_2/carryout             LogicCell40_SEQ_MODE_1010    186              8063  11330  RISE       1
I__5543/I                                                                            InMux                          0              8063  11330  RISE       1
I__5543/O                                                                            InMux                        382              8445  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_10_21_3/in3            LogicCell40_SEQ_MODE_0000      0              8445  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_10_21_3/lcout          LogicCell40_SEQ_MODE_0000    465              8910  11330  RISE       1
I__6138/I                                                                            LocalMux                       0              8910  11330  RISE       1
I__6138/O                                                                            LocalMux                     486              9396  11330  RISE       1
I__6139/I                                                                            InMux                          0              9396  11330  RISE       1
I__6139/O                                                                            InMux                        382              9779  11330  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/in3                  LogicCell40_SEQ_MODE_1010      0              9779  11330  RISE       1

Capture Clock Path
pin name                                                             model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10786/I                                                           GlobalMux                               0                 0  RISE       1
I__10786/O                                                           GlobalMux                             227               227  RISE       1
I__10815/I                                                           ClkMux                                  0               227  RISE       1
I__10815/O                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_11_21_2/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_9_19_4/lcout
Path End         : up_cnt_1_20_LC_9_19_4/in3
Capture Clock    : up_cnt_1_20_LC_9_19_4/clk
Setup Constraint : 1000000p
Path slack       : 991637p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                     7126
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1006722

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   7126
+ Clock To Q                                 796
+ Data Path Delay                           7163
----------------------------------------   ----- 
End-of-path arrival time (ps)              15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8061/I                                   ClkMux                         0              6671  RISE       1
I__8061/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_9_19_4/lcout          LogicCell40_SEQ_MODE_1010    796              7922  991637  RISE       4
I__7429/I                            LocalMux                       0              7922  991637  RISE       1
I__7429/O                            LocalMux                     486              8407  991637  RISE       1
I__7433/I                            InMux                          0              8407  991637  RISE       1
I__7433/O                            InMux                        382              8790  991637  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/in1    LogicCell40_SEQ_MODE_0000      0              8790  991637  RISE       1
sleep_sq_RNINCSC_0_LC_10_18_7/lcout  LogicCell40_SEQ_MODE_0000    589              9379  991637  RISE       2
I__5439/I                            LocalMux                       0              9379  991637  RISE       1
I__5439/O                            LocalMux                     486              9865  991637  RISE       1
I__5441/I                            InMux                          0              9865  991637  RISE       1
I__5441/O                            InMux                        382             10247  991637  RISE       1
I__5443/I                            CascadeMux                     0             10247  991637  RISE       1
I__5443/O                            CascadeMux                     0             10247  991637  RISE       1
up_cnt_0_LC_9_17_0/in2               LogicCell40_SEQ_MODE_1010      0             10247  991637  RISE       1
up_cnt_0_LC_9_17_0/carryout          LogicCell40_SEQ_MODE_1010    341             10588  991637  RISE       2
up_cnt_1_LC_9_17_1/carryin           LogicCell40_SEQ_MODE_1010      0             10588  991637  RISE       1
up_cnt_1_LC_9_17_1/carryout          LogicCell40_SEQ_MODE_1010    186             10775  991637  RISE       2
up_cnt_2_LC_9_17_2/carryin           LogicCell40_SEQ_MODE_1010      0             10775  991637  RISE       1
up_cnt_2_LC_9_17_2/carryout          LogicCell40_SEQ_MODE_1010    186             10961  991637  RISE       2
up_cnt_3_LC_9_17_3/carryin           LogicCell40_SEQ_MODE_1010      0             10961  991637  RISE       1
up_cnt_3_LC_9_17_3/carryout          LogicCell40_SEQ_MODE_1010    186             11147  991637  RISE       2
up_cnt_4_LC_9_17_4/carryin           LogicCell40_SEQ_MODE_1010      0             11147  991637  RISE       1
up_cnt_4_LC_9_17_4/carryout          LogicCell40_SEQ_MODE_1010    186             11333  991637  RISE       2
up_cnt_5_LC_9_17_5/carryin           LogicCell40_SEQ_MODE_1010      0             11333  991637  RISE       1
up_cnt_5_LC_9_17_5/carryout          LogicCell40_SEQ_MODE_1010    186             11519  991637  RISE       2
up_cnt_6_LC_9_17_6/carryin           LogicCell40_SEQ_MODE_1010      0             11519  991637  RISE       1
up_cnt_6_LC_9_17_6/carryout          LogicCell40_SEQ_MODE_1010    186             11705  991637  RISE       2
up_cnt_7_LC_9_17_7/carryin           LogicCell40_SEQ_MODE_1010      0             11705  991637  RISE       1
up_cnt_7_LC_9_17_7/carryout          LogicCell40_SEQ_MODE_1010    186             11891  991637  RISE       1
IN_MUX_bfv_9_18_0_/carryinitin       ICE_CARRY_IN_MUX               0             11891  991637  RISE       1
IN_MUX_bfv_9_18_0_/carryinitout      ICE_CARRY_IN_MUX             289             12180  991637  RISE       2
up_cnt_8_LC_9_18_0/carryin           LogicCell40_SEQ_MODE_1010      0             12180  991637  RISE       1
up_cnt_8_LC_9_18_0/carryout          LogicCell40_SEQ_MODE_1010    186             12366  991637  RISE       2
up_cnt_9_LC_9_18_1/carryin           LogicCell40_SEQ_MODE_1010      0             12366  991637  RISE       1
up_cnt_9_LC_9_18_1/carryout          LogicCell40_SEQ_MODE_1010    186             12553  991637  RISE       2
up_cnt_10_LC_9_18_2/carryin          LogicCell40_SEQ_MODE_1010      0             12553  991637  RISE       1
up_cnt_10_LC_9_18_2/carryout         LogicCell40_SEQ_MODE_1010    186             12739  991637  RISE       2
up_cnt_11_LC_9_18_3/carryin          LogicCell40_SEQ_MODE_1010      0             12739  991637  RISE       1
up_cnt_11_LC_9_18_3/carryout         LogicCell40_SEQ_MODE_1010    186             12925  991637  RISE       2
up_cnt_12_LC_9_18_4/carryin          LogicCell40_SEQ_MODE_1010      0             12925  991637  RISE       1
up_cnt_12_LC_9_18_4/carryout         LogicCell40_SEQ_MODE_1010    186             13111  991637  RISE       2
up_cnt_13_LC_9_18_5/carryin          LogicCell40_SEQ_MODE_1010      0             13111  991637  RISE       1
up_cnt_13_LC_9_18_5/carryout         LogicCell40_SEQ_MODE_1010    186             13297  991637  RISE       2
up_cnt_14_LC_9_18_6/carryin          LogicCell40_SEQ_MODE_1010      0             13297  991637  RISE       1
up_cnt_14_LC_9_18_6/carryout         LogicCell40_SEQ_MODE_1010    186             13483  991637  RISE       2
up_cnt_15_LC_9_18_7/carryin          LogicCell40_SEQ_MODE_1010      0             13483  991637  RISE       1
up_cnt_15_LC_9_18_7/carryout         LogicCell40_SEQ_MODE_1010    186             13669  991637  RISE       1
IN_MUX_bfv_9_19_0_/carryinitin       ICE_CARRY_IN_MUX               0             13669  991637  RISE       1
IN_MUX_bfv_9_19_0_/carryinitout      ICE_CARRY_IN_MUX             289             13958  991637  RISE       2
up_cnt_16_LC_9_19_0/carryin          LogicCell40_SEQ_MODE_1010      0             13958  991637  RISE       1
up_cnt_16_LC_9_19_0/carryout         LogicCell40_SEQ_MODE_1010    186             14144  991637  RISE       2
up_cnt_17_LC_9_19_1/carryin          LogicCell40_SEQ_MODE_1010      0             14144  991637  RISE       1
up_cnt_17_LC_9_19_1/carryout         LogicCell40_SEQ_MODE_1010    186             14330  991637  RISE       2
up_cnt_18_LC_9_19_2/carryin          LogicCell40_SEQ_MODE_1010      0             14330  991637  RISE       1
up_cnt_18_LC_9_19_2/carryout         LogicCell40_SEQ_MODE_1010    186             14517  991637  RISE       2
up_cnt_19_LC_9_19_3/carryin          LogicCell40_SEQ_MODE_1010      0             14517  991637  RISE       1
up_cnt_19_LC_9_19_3/carryout         LogicCell40_SEQ_MODE_1010    186             14703  991637  RISE       1
I__4430/I                            InMux                          0             14703  991637  RISE       1
I__4430/O                            InMux                        382             15085  991637  RISE       1
up_cnt_1_20_LC_9_19_4/in3            LogicCell40_SEQ_MODE_1010      0             15085  991637  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                   Odrv12                         0              1420  RISE       1
I__1294/O                                   Odrv12                       724              2143  RISE       1
I__1295/I                                   Span12Mux_v                    0              2143  RISE       1
I__1295/O                                   Span12Mux_v                  724              2867  RISE       1
I__1296/I                                   Span12Mux_v                    0              2867  RISE       1
I__1296/O                                   Span12Mux_v                  724              3590  RISE       1
I__1297/I                                   Span12Mux_h                    0              3590  RISE       1
I__1297/O                                   Span12Mux_h                  724              4314  RISE       1
I__1298/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                   LocalMux                       0              4665  RISE       1
I__1299/O                                   LocalMux                     486              5151  RISE       1
I__1300/I                                   IoInMux                        0              5151  RISE       1
I__1300/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      31
I__8051/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                   GlobalMux                      0              6443  RISE       1
I__8052/O                                   GlobalMux                    227              6671  RISE       1
I__8061/I                                   ClkMux                         0              6671  RISE       1
I__8061/O                                   ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_1_LC_12_17_3/lcout
Path End         : u_app.data_q_5_LC_11_17_1/ce
Capture Clock    : u_app.data_q_5_LC_11_17_1/clk
Setup Constraint : 500000p
Path slack       : 490138p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Master Clock Source Latency                   0
+ Capture Clock Path Delay                  12325
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             512325

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                 12325
+ Clock To Q                                796
+ Data Path Delay                          9066
---------------------------------------   ----- 
End-of-path arrival time (ps)             22187
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                       Odrv12                         0              1420  RISE       1
I__1294/O                                       Odrv12                       724              2143  RISE       1
I__1295/I                                       Span12Mux_v                    0              2143  RISE       1
I__1295/O                                       Span12Mux_v                  724              2867  RISE       1
I__1296/I                                       Span12Mux_v                    0              2867  RISE       1
I__1296/O                                       Span12Mux_v                  724              3590  RISE       1
I__1297/I                                       Span12Mux_h                    0              3590  RISE       1
I__1297/O                                       Span12Mux_h                  724              4314  RISE       1
I__1298/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                       LocalMux                       0              4665  RISE       1
I__1299/O                                       LocalMux                     486              5151  RISE       1
I__1300/I                                       IoInMux                        0              5151  RISE       1
I__1300/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__8051/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                       GlobalMux                      0              6443  RISE       1
I__8052/O                                       GlobalMux                    227              6671  RISE       1
I__8054/I                                       ClkMux                         0              6671  RISE       1
I__8054/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6951/I                                       Odrv4                          0              7922  RISE       1
I__6951/O                                       Odrv4                        517              8438  RISE       1
I__6956/I                                       Span4Mux_h                     0              8438  RISE       1
I__6956/O                                       Span4Mux_h                   444              8883  RISE       1
I__6958/I                                       Span4Mux_v                     0              8883  RISE       1
I__6958/O                                       Span4Mux_v                   517              9400  RISE       1
I__6959/I                                       Span4Mux_s3_v                  0              9400  RISE       1
I__6959/O                                       Span4Mux_s3_v                465              9865  RISE       1
I__6960/I                                       LocalMux                       0              9865  RISE       1
I__6960/O                                       LocalMux                     486             10351  RISE       1
I__6961/I                                       IoInMux                        0             10351  RISE       1
I__6961/O                                       IoInMux                      382             10733  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10733  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11643  RISE      57
I__10045/I                                      gio2CtrlBuf                    0             11643  RISE       1
I__10045/O                                      gio2CtrlBuf                    0             11643  RISE       1
I__10046/I                                      GlobalMux                      0             11643  RISE       1
I__10046/O                                      GlobalMux                    227             11870  RISE       1
I__10054/I                                      ClkMux                         0             11870  RISE       1
I__10054/O                                      ClkMux                       455             12325  RISE       1
u_app.data_q_1_LC_12_17_3/clk                   LogicCell40_SEQ_MODE_1010      0             12325  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_1_LC_12_17_3/lcout             LogicCell40_SEQ_MODE_1010    796             13121  490139  RISE       7
I__8793/I                                   LocalMux                       0             13121  490139  RISE       1
I__8793/O                                   LocalMux                     486             13607  490139  RISE       1
I__8798/I                                   InMux                          0             13607  490139  RISE       1
I__8798/O                                   InMux                        382             13989  490139  RISE       1
u_app.data_q_RNIBIPU_0_LC_12_18_5/in0       LogicCell40_SEQ_MODE_0000      0             13989  490139  RISE       1
u_app.data_q_RNIBIPU_0_LC_12_18_5/ltout     LogicCell40_SEQ_MODE_0000    569             14558  490139  FALL       1
I__7015/I                                   CascadeMux                     0             14558  490139  FALL       1
I__7015/O                                   CascadeMux                     0             14558  490139  FALL       1
u_app.data_q_RNIJ50D2_2_LC_12_18_6/in2      LogicCell40_SEQ_MODE_0000      0             14558  490139  FALL       1
u_app.data_q_RNIJ50D2_2_LC_12_18_6/lcout    LogicCell40_SEQ_MODE_0000    558             15116  490139  RISE       1
I__8047/I                                   LocalMux                       0             15116  490139  RISE       1
I__8047/O                                   LocalMux                     486             15602  490139  RISE       1
I__8048/I                                   InMux                          0             15602  490139  RISE       1
I__8048/O                                   InMux                        382             15984  490139  RISE       1
u_app.data_q_RNIT9QO5_7_LC_13_17_3/in3      LogicCell40_SEQ_MODE_0000      0             15984  490139  RISE       1
u_app.data_q_RNIT9QO5_7_LC_13_17_3/lcout    LogicCell40_SEQ_MODE_0000    465             16450  490139  RISE       5
I__8167/I                                   Odrv4                          0             16450  490139  RISE       1
I__8167/O                                   Odrv4                        517             16966  490139  RISE       1
I__8171/I                                   Span4Mux_h                     0             16966  490139  RISE       1
I__8171/O                                   Span4Mux_h                   444             17411  490139  RISE       1
I__8176/I                                   LocalMux                       0             17411  490139  RISE       1
I__8176/O                                   LocalMux                     486             17897  490139  RISE       1
I__8178/I                                   InMux                          0             17897  490139  RISE       1
I__8178/O                                   InMux                        382             18279  490139  RISE       1
u_app.status_q_RNIHVUG9_6_LC_12_18_1/in0    LogicCell40_SEQ_MODE_0000      0             18279  490139  RISE       1
u_app.status_q_RNIHVUG9_6_LC_12_18_1/ltout  LogicCell40_SEQ_MODE_0000    569             18848  490139  FALL       1
I__7030/I                                   CascadeMux                     0             18848  490139  FALL       1
I__7030/O                                   CascadeMux                     0             18848  490139  FALL       1
u_app.status_q_RNIBB77C_8_LC_12_18_2/in2    LogicCell40_SEQ_MODE_0000      0             18848  490139  FALL       1
u_app.status_q_RNIBB77C_8_LC_12_18_2/lcout  LogicCell40_SEQ_MODE_0000    558             19406  490139  RISE       8
I__8104/I                                   Odrv4                          0             19406  490139  RISE       1
I__8104/O                                   Odrv4                        517             19923  490139  RISE       1
I__8108/I                                   Span4Mux_h                     0             19923  490139  RISE       1
I__8108/O                                   Span4Mux_h                   444             20367  490139  RISE       1
I__8110/I                                   Span4Mux_h                     0             20367  490139  RISE       1
I__8110/O                                   Span4Mux_h                   444             20812  490139  RISE       1
I__8111/I                                   LocalMux                       0             20812  490139  RISE       1
I__8111/O                                   LocalMux                     486             21298  490139  RISE       1
I__8112/I                                   CEMux                          0             21298  490139  RISE       1
I__8112/O                                   CEMux                        889             22187  490139  RISE       1
u_app.data_q_5_LC_11_17_1/ce                LogicCell40_SEQ_MODE_1010      0             22187  490139  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                             soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in              IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                       IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                       PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1294/I                                       Odrv12                         0              1420  RISE       1
I__1294/O                                       Odrv12                       724              2143  RISE       1
I__1295/I                                       Span12Mux_v                    0              2143  RISE       1
I__1295/O                                       Span12Mux_v                  724              2867  RISE       1
I__1296/I                                       Span12Mux_v                    0              2867  RISE       1
I__1296/O                                       Span12Mux_v                  724              3590  RISE       1
I__1297/I                                       Span12Mux_h                    0              3590  RISE       1
I__1297/O                                       Span12Mux_h                  724              4314  RISE       1
I__1298/I                                       Span12Mux_s5_v                 0              4314  RISE       1
I__1298/O                                       Span12Mux_s5_v               351              4665  RISE       1
I__1299/I                                       LocalMux                       0              4665  RISE       1
I__1299/O                                       LocalMux                     486              5151  RISE       1
I__1300/I                                       IoInMux                        0              5151  RISE       1
I__1300/O                                       IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER      ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT            ICE_GB                       910              6443  RISE      31
I__8051/I                                       gio2CtrlBuf                    0              6443  RISE       1
I__8051/O                                       gio2CtrlBuf                    0              6443  RISE       1
I__8052/I                                       GlobalMux                      0              6443  RISE       1
I__8052/O                                       GlobalMux                    227              6671  RISE       1
I__8054/I                                       ClkMux                         0              6671  RISE       1
I__8054/O                                       ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/clk      LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_prescaler.prescaler_cnt_2_LC_12_12_5/lcout    LogicCell40_SEQ_MODE_1010    796              7922  RISE       5
I__6951/I                                       Odrv4                          0              7922  RISE       1
I__6951/O                                       Odrv4                        517              8438  RISE       1
I__6956/I                                       Span4Mux_h                     0              8438  RISE       1
I__6956/O                                       Span4Mux_h                   444              8883  RISE       1
I__6958/I                                       Span4Mux_v                     0              8883  RISE       1
I__6958/O                                       Span4Mux_v                   517              9400  RISE       1
I__6959/I                                       Span4Mux_s3_v                  0              9400  RISE       1
I__6959/O                                       Span4Mux_s3_v                465              9865  RISE       1
I__6960/I                                       LocalMux                       0              9865  RISE       1
I__6960/O                                       LocalMux                     486             10351  RISE       1
I__6961/I                                       IoInMux                        0             10351  RISE       1
I__6961/O                                       IoInMux                      382             10733  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             10733  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910             11643  RISE      57
I__10045/I                                      gio2CtrlBuf                    0             11643  RISE       1
I__10045/O                                      gio2CtrlBuf                    0             11643  RISE       1
I__10046/I                                      GlobalMux                      0             11643  RISE       1
I__10046/O                                      GlobalMux                    227             11870  RISE       1
I__10057/I                                      ClkMux                         0             11870  RISE       1
I__10057/O                                      ClkMux                       455             12325  RISE       1
u_app.data_q_5_LC_11_17_1/clk                   LogicCell40_SEQ_MODE_1010      0             12325  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3892


Data Path Delay                3985
+ Setup Time                    589
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3892

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__9356/I                                       Odrv12                     0      1670               RISE  1       
I__9356/O                                       Odrv12                     724    2393               RISE  1       
I__9357/I                                       Span12Mux_h                0      2393               RISE  1       
I__9357/O                                       Span12Mux_h                724    3117               RISE  1       
I__9358/I                                       LocalMux                   0      3117               RISE  1       
I__9358/O                                       LocalMux                   486    3603               RISE  1       
I__9359/I                                       InMux                      0      3603               RISE  1       
I__9359/O                                       InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_27_6/in1  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                      GlobalMux                           0      0                  RISE  1       
I__10786/O                                      GlobalMux                           227    227                RISE  1       
I__10841/I                                      ClkMux                              0      227                RISE  1       
I__10841/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4450


Data Path Delay                4440
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4450

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__10137/I                                      Odrv4                      0      1670               RISE  1       
I__10137/O                                      Odrv4                      517    2186               RISE  1       
I__10138/I                                      IoSpan4Mux                 0      2186               RISE  1       
I__10138/O                                      IoSpan4Mux                 424    2610               RISE  1       
I__10139/I                                      Span4Mux_v                 0      2610               RISE  1       
I__10139/O                                      Span4Mux_v                 517    3127               RISE  1       
I__10140/I                                      Span4Mux_h                 0      3127               RISE  1       
I__10140/O                                      Span4Mux_h                 444    3572               RISE  1       
I__10141/I                                      LocalMux                   0      3572               RISE  1       
I__10141/O                                      LocalMux                   486    4057               RISE  1       
I__10142/I                                      InMux                      0      4057               RISE  1       
I__10142/O                                      InMux                      382    4440               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_27_6/in0  LogicCell40_SEQ_MODE_1010  0      4440               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                      GlobalMux                           0      0                  RISE  1       
I__10786/O                                      GlobalMux                           227    227                RISE  1       
I__10834/I                                      ClkMux                              0      227                RISE  1       
I__10834/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 19465


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             11543
---------------------------- ------
Clock To Out Delay            19465

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1294/I                                   Odrv12                     0      1420               RISE  1       
I__1294/O                                   Odrv12                     724    2143               RISE  1       
I__1295/I                                   Span12Mux_v                0      2143               RISE  1       
I__1295/O                                   Span12Mux_v                724    2867               RISE  1       
I__1296/I                                   Span12Mux_v                0      2867               RISE  1       
I__1296/O                                   Span12Mux_v                724    3590               RISE  1       
I__1297/I                                   Span12Mux_h                0      3590               RISE  1       
I__1297/O                                   Span12Mux_h                724    4314               RISE  1       
I__1298/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1298/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1299/I                                   LocalMux                   0      4665               RISE  1       
I__1299/O                                   LocalMux                   486    5151               RISE  1       
I__1300/I                                   IoInMux                    0      5151               RISE  1       
I__1300/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__8051/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__8051/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__8052/I                                   GlobalMux                  0      6443               RISE  1       
I__8052/O                                   GlobalMux                  227    6671               RISE  1       
I__8061/I                                   ClkMux                     0      6671               RISE  1       
I__8061/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_1_20_LC_9_19_4/lcout    LogicCell40_SEQ_MODE_1010  796    7922               FALL  4       
I__7432/I                      Odrv12                     0      7922               FALL  1       
I__7432/O                      Odrv12                     796    8718               FALL  1       
I__7436/I                      Span12Mux_v                0      8718               FALL  1       
I__7436/O                      Span12Mux_v                796    9513               FALL  1       
I__7437/I                      Span12Mux_h                0      9513               FALL  1       
I__7437/O                      Span12Mux_h                796    10309              FALL  1       
I__7438/I                      LocalMux                   0      10309              FALL  1       
I__7438/O                      LocalMux                   455    10764              FALL  1       
I__7439/I                      InMux                      0      10764              FALL  1       
I__7439/O                      InMux                      320    11085              FALL  1       
led_obuf_RNO_LC_12_31_3/in3    LogicCell40_SEQ_MODE_0000  0      11085              FALL  1       
led_obuf_RNO_LC_12_31_3/lcout  LogicCell40_SEQ_MODE_0000  465    11550              RISE  1       
I__7424/I                      Odrv4                      0      11550              RISE  1       
I__7424/O                      Odrv4                      517    12067              RISE  1       
I__7425/I                      Span4Mux_h                 0      12067              RISE  1       
I__7425/O                      Span4Mux_h                 444    12511              RISE  1       
I__7426/I                      Span4Mux_s1_v              0      12511              RISE  1       
I__7426/O                      Span4Mux_s1_v              300    12811              RISE  1       
I__7427/I                      LocalMux                   0      12811              RISE  1       
I__7427/O                      LocalMux                   486    13297              RISE  1       
I__7428/I                      IoInMux                    0      13297              RISE  1       
I__7428/O                      IoInMux                    382    13679              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13679              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   16977              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      16977              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   19465              FALL  1       
led                            soc                        0      19465              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12349


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10871
---------------------------- ------
Clock To Out Delay            12349

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                           GlobalMux                           0      0                  RISE  1       
I__10786/O                                           GlobalMux                           227    227                RISE  1       
I__10884/I                                           ClkMux                              0      227                RISE  1       
I__10884/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_24_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_24_4/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  9       
I__2231/I                                                  LocalMux                   0      1478               RISE  1       
I__2231/O                                                  LocalMux                   486    1964               RISE  1       
I__2238/I                                                  InMux                      0      1964               RISE  1       
I__2238/O                                                  InMux                      382    2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_3_24_4/in0    LogicCell40_SEQ_MODE_0000  0      2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_3_24_4/lcout  LogicCell40_SEQ_MODE_0000  662    3008               RISE  1       
I__1856/I                                                  Odrv12                     0      3008               RISE  1       
I__1856/O                                                  Odrv12                     724    3732               RISE  1       
I__1857/I                                                  Sp12to4                    0      3732               RISE  1       
I__1857/O                                                  Sp12to4                    631    4362               RISE  1       
I__1858/I                                                  Span4Mux_v                 0      4362               RISE  1       
I__1858/O                                                  Span4Mux_v                 517    4879               RISE  1       
I__1859/I                                                  Span4Mux_v                 0      4879               RISE  1       
I__1859/O                                                  Span4Mux_v                 517    5396               RISE  1       
I__1860/I                                                  Span4Mux_s0_v              0      5396               RISE  1       
I__1860/O                                                  Span4Mux_s0_v              300    5696               RISE  1       
I__1861/I                                                  LocalMux                   0      5696               RISE  1       
I__1861/O                                                  LocalMux                   486    6181               RISE  1       
I__1862/I                                                  IoInMux                    0      6181               RISE  1       
I__1862/O                                                  IoInMux                    382    6564               RISE  1       
u_usb_n_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6564               RISE  1       
u_usb_n_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   9861               FALL  1       
u_usb_n_iopad/DIN                                          IO_PAD                     0      9861               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12349              FALL  1       
usb_n:out                                                  soc                        0      12349              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11936


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10458
---------------------------- ------
Clock To Out Delay            11936

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                     GlobalMux                           0      0                  RISE  1       
I__10786/O                                     GlobalMux                           227    227                RISE  1       
I__10884/I                                     ClkMux                              0      227                RISE  1       
I__10884/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_4_24_6/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_4_24_6/lcout          LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__2213/I                                                LocalMux                   0      1478               RISE  1       
I__2213/O                                                LocalMux                   486    1964               RISE  1       
I__2216/I                                                InMux                      0      1964               RISE  1       
I__2216/O                                                InMux                      382    2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_3_24_3/in0    LogicCell40_SEQ_MODE_0000  0      2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_3_24_3/lcout  LogicCell40_SEQ_MODE_0000  662    3008               RISE  1       
I__1863/I                                                Odrv4                      0      3008               RISE  1       
I__1863/O                                                Odrv4                      517    3525               RISE  1       
I__1864/I                                                Span4Mux_v                 0      3525               RISE  1       
I__1864/O                                                Span4Mux_v                 517    4042               RISE  1       
I__1865/I                                                Span4Mux_v                 0      4042               RISE  1       
I__1865/O                                                Span4Mux_v                 517    4559               RISE  1       
I__1866/I                                                Span4Mux_s0_v              0      4559               RISE  1       
I__1866/O                                                Span4Mux_s0_v              300    4858               RISE  1       
I__1867/I                                                IoSpan4Mux                 0      4858               RISE  1       
I__1867/O                                                IoSpan4Mux                 424    5282               RISE  1       
I__1868/I                                                LocalMux                   0      5282               RISE  1       
I__1868/O                                                LocalMux                   486    5768               RISE  1       
I__1869/I                                                IoInMux                    0      5768               RISE  1       
I__1869/O                                                IoInMux                    382    6150               RISE  1       
u_usb_p_preio/DOUT0                                      PRE_IO_PIN_TYPE_101001     0      6150               RISE  1       
u_usb_p_preio/PADOUT                                     PRE_IO_PIN_TYPE_101001     3297   9448               FALL  1       
u_usb_p_iopad/DIN                                        IO_PAD                     0      9448               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                             IO_PAD                     2488   11936              FALL  1       
usb_p:out                                                soc                        0      11936              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 17573


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9651
---------------------------- ------
Clock To Out Delay            17573

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1294/I                                   Odrv12                     0      1420               RISE  1       
I__1294/O                                   Odrv12                     724    2143               RISE  1       
I__1295/I                                   Span12Mux_v                0      2143               RISE  1       
I__1295/O                                   Span12Mux_v                724    2867               RISE  1       
I__1296/I                                   Span12Mux_v                0      2867               RISE  1       
I__1296/O                                   Span12Mux_v                724    3590               RISE  1       
I__1297/I                                   Span12Mux_h                0      3590               RISE  1       
I__1297/O                                   Span12Mux_h                724    4314               RISE  1       
I__1298/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1298/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1299/I                                   LocalMux                   0      4665               RISE  1       
I__1299/O                                   LocalMux                   486    5151               RISE  1       
I__1300/I                                   IoInMux                    0      5151               RISE  1       
I__1300/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__8051/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__8051/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__8052/I                                   GlobalMux                  0      6443               RISE  1       
I__8052/O                                   GlobalMux                  227    6671               RISE  1       
I__8057/I                                   ClkMux                     0      6671               RISE  1       
I__8057/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_13_19_0/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_13_19_0/lcout         LogicCell40_SEQ_MODE_1010  796    7922               FALL  2       
I__8066/I                         Odrv12                     0      7922               FALL  1       
I__8066/O                         Odrv12                     796    8718               FALL  1       
I__8068/I                         Span12Mux_h                0      8718               FALL  1       
I__8068/O                         Span12Mux_h                796    9513               FALL  1       
I__8069/I                         Sp12to4                    0      9513               FALL  1       
I__8069/O                         Sp12to4                    662    10175              FALL  1       
I__8070/I                         Span4Mux_v                 0      10175              FALL  1       
I__8070/O                         Span4Mux_v                 548    10723              FALL  1       
I__8071/I                         Span4Mux_s1_v              0      10723              FALL  1       
I__8071/O                         Span4Mux_s1_v              289    11012              FALL  1       
I__8072/I                         LocalMux                   0      11012              FALL  1       
I__8072/O                         LocalMux                   455    11467              FALL  1       
I__8073/I                         IoInMux                    0      11467              FALL  1       
I__8073/O                         IoInMux                    320    11788              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11788              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   15085              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      15085              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   17573              FALL  1       
usb_pu                            soc                        0      17573              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2827


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                     -2827

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__9356/I                                       Odrv12                     0      1142               FALL  1       
I__9356/O                                       Odrv12                     796    1938               FALL  1       
I__9357/I                                       Span12Mux_h                0      1938               FALL  1       
I__9357/O                                       Span12Mux_h                796    2734               FALL  1       
I__9358/I                                       LocalMux                   0      2734               FALL  1       
I__9358/O                                       LocalMux                   455    3189               FALL  1       
I__9359/I                                       InMux                      0      3189               FALL  1       
I__9359/O                                       InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_27_6/in1  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                      GlobalMux                           0      0                  RISE  1       
I__10786/O                                      GlobalMux                           227    227                RISE  1       
I__10841/I                                      ClkMux                              0      227                RISE  1       
I__10841/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_14_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3272


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3954
---------------------------- ------
Hold Time                     -3272

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__10137/I                                      Odrv4                      0      1142               FALL  1       
I__10137/O                                      Odrv4                      548    1690               FALL  1       
I__10138/I                                      IoSpan4Mux                 0      1690               FALL  1       
I__10138/O                                      IoSpan4Mux                 475    2166               FALL  1       
I__10139/I                                      Span4Mux_v                 0      2166               FALL  1       
I__10139/O                                      Span4Mux_v                 548    2713               FALL  1       
I__10140/I                                      Span4Mux_h                 0      2713               FALL  1       
I__10140/O                                      Span4Mux_h                 465    3179               FALL  1       
I__10141/I                                      LocalMux                   0      3179               FALL  1       
I__10141/O                                      LocalMux                   455    3633               FALL  1       
I__10142/I                                      InMux                      0      3633               FALL  1       
I__10142/O                                      InMux                      320    3954               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_27_6/in0  LogicCell40_SEQ_MODE_1010  0      3954               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                      GlobalMux                           0      0                  RISE  1       
I__10786/O                                      GlobalMux                           227    227                RISE  1       
I__10834/I                                      ClkMux                              0      227                RISE  1       
I__10834/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_27_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 18733


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay             10811
---------------------------- ------
Clock To Out Delay            18733

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1294/I                                   Odrv12                     0      1420               RISE  1       
I__1294/O                                   Odrv12                     724    2143               RISE  1       
I__1295/I                                   Span12Mux_v                0      2143               RISE  1       
I__1295/O                                   Span12Mux_v                724    2867               RISE  1       
I__1296/I                                   Span12Mux_v                0      2867               RISE  1       
I__1296/O                                   Span12Mux_v                724    3590               RISE  1       
I__1297/I                                   Span12Mux_h                0      3590               RISE  1       
I__1297/O                                   Span12Mux_h                724    4314               RISE  1       
I__1298/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1298/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1299/I                                   LocalMux                   0      4665               RISE  1       
I__1299/O                                   LocalMux                   486    5151               RISE  1       
I__1300/I                                   IoInMux                    0      5151               RISE  1       
I__1300/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__8051/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__8051/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__8052/I                                   GlobalMux                  0      6443               RISE  1       
I__8052/O                                   GlobalMux                  227    6671               RISE  1       
I__8061/I                                   ClkMux                     0      6671               RISE  1       
I__8061/O                                   ClkMux                     455    7126               RISE  1       
up_cnt_1_20_LC_9_19_4/clk                   LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_1_20_LC_9_19_4/lcout    LogicCell40_SEQ_MODE_1010  796    7922               RISE  4       
I__7432/I                      Odrv12                     0      7922               RISE  1       
I__7432/O                      Odrv12                     724    8645               RISE  1       
I__7436/I                      Span12Mux_v                0      8645               RISE  1       
I__7436/O                      Span12Mux_v                724    9369               RISE  1       
I__7437/I                      Span12Mux_h                0      9369               RISE  1       
I__7437/O                      Span12Mux_h                724    10092              RISE  1       
I__7438/I                      LocalMux                   0      10092              RISE  1       
I__7438/O                      LocalMux                   486    10578              RISE  1       
I__7439/I                      InMux                      0      10578              RISE  1       
I__7439/O                      InMux                      382    10961              RISE  1       
led_obuf_RNO_LC_12_31_3/in3    LogicCell40_SEQ_MODE_0000  0      10961              RISE  1       
led_obuf_RNO_LC_12_31_3/lcout  LogicCell40_SEQ_MODE_0000  424    11384              FALL  1       
I__7424/I                      Odrv4                      0      11384              FALL  1       
I__7424/O                      Odrv4                      548    11932              FALL  1       
I__7425/I                      Span4Mux_h                 0      11932              FALL  1       
I__7425/O                      Span4Mux_h                 465    12397              FALL  1       
I__7426/I                      Span4Mux_s1_v              0      12397              FALL  1       
I__7426/O                      Span4Mux_s1_v              289    12687              FALL  1       
I__7427/I                      LocalMux                   0      12687              FALL  1       
I__7427/O                      LocalMux                   455    13142              FALL  1       
I__7428/I                      IoInMux                    0      13142              FALL  1       
I__7428/O                      IoInMux                    320    13462              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      13462              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   16419              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      16419              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   18733              RISE  1       
led                            soc                        0      18733              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9181


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7703
---------------------------- ------
Clock To Out Delay             9181

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                           GlobalMux                           0      0                  RISE  1       
I__10786/O                                           GlobalMux                           227    227                RISE  1       
I__10884/I                                           ClkMux                              0      227                RISE  1       
I__10884/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_24_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_24_4/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__2232/I                                                         LocalMux                   0      1478               FALL  1       
I__2232/O                                                         LocalMux                   455    1933               FALL  1       
I__2240/I                                                         InMux                      0      1933               FALL  1       
I__2240/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_23_3/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_23_3/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  6       
I__10121/I                                                        Odrv4                      0      2677               FALL  1       
I__10121/O                                                        Odrv4                      548    3225               FALL  1       
I__10123/I                                                        Span4Mux_v                 0      3225               FALL  1       
I__10123/O                                                        Span4Mux_v                 548    3773               FALL  1       
I__10126/I                                                        Span4Mux_h                 0      3773               FALL  1       
I__10126/O                                                        Span4Mux_h                 465    4238               FALL  1       
I__10130/I                                                        LocalMux                   0      4238               FALL  1       
I__10130/O                                                        LocalMux                   455    4693               FALL  1       
I__10133/I                                                        InMux                      0      4693               FALL  1       
I__10133/O                                                        InMux                      320    5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_27_2/in3    LogicCell40_SEQ_MODE_0000  0      5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_27_2/lcout  LogicCell40_SEQ_MODE_0000  424    5437               FALL  2       
I__5820/I                                                         Odrv12                     0      5437               FALL  1       
I__5820/O                                                         Odrv12                     796    6233               FALL  1       
I__5822/I                                                         LocalMux                   0      6233               FALL  1       
I__5822/O                                                         LocalMux                   455    6688               FALL  1       
I__5824/I                                                         IoInMux                    0      6688               FALL  1       
I__5824/O                                                         IoInMux                    320    7008               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7008               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7267               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7267               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9181               RISE  1       
usb_n:out                                                         soc                        0      9181               RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9770


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8292
---------------------------- ------
Clock To Out Delay             9770

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10786/I                                           GlobalMux                           0      0                  RISE  1       
I__10786/O                                           GlobalMux                           227    227                RISE  1       
I__10884/I                                           ClkMux                              0      227                RISE  1       
I__10884/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_24_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_4_24_4/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  9       
I__2232/I                                                         LocalMux                   0      1478               FALL  1       
I__2232/O                                                         LocalMux                   455    1933               FALL  1       
I__2240/I                                                         InMux                      0      1933               FALL  1       
I__2240/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_23_3/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_3_23_3/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  6       
I__10121/I                                                        Odrv4                      0      2677               FALL  1       
I__10121/O                                                        Odrv4                      548    3225               FALL  1       
I__10123/I                                                        Span4Mux_v                 0      3225               FALL  1       
I__10123/O                                                        Span4Mux_v                 548    3773               FALL  1       
I__10126/I                                                        Span4Mux_h                 0      3773               FALL  1       
I__10126/O                                                        Span4Mux_h                 465    4238               FALL  1       
I__10130/I                                                        LocalMux                   0      4238               FALL  1       
I__10130/O                                                        LocalMux                   455    4693               FALL  1       
I__10133/I                                                        InMux                      0      4693               FALL  1       
I__10133/O                                                        InMux                      320    5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_27_2/in3    LogicCell40_SEQ_MODE_0000  0      5013               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_10_27_2/lcout  LogicCell40_SEQ_MODE_0000  424    5437               FALL  2       
I__5821/I                                                         Odrv4                      0      5437               FALL  1       
I__5821/O                                                         Odrv4                      548    5985               FALL  1       
I__5823/I                                                         Span4Mux_v                 0      5985               FALL  1       
I__5823/O                                                         Span4Mux_v                 548    6533               FALL  1       
I__5825/I                                                         Span4Mux_s1_v              0      6533               FALL  1       
I__5825/O                                                         Span4Mux_s1_v              289    6822               FALL  1       
I__5826/I                                                         LocalMux                   0      6822               FALL  1       
I__5826/O                                                         LocalMux                   455    7277               FALL  1       
I__5827/I                                                         IoInMux                    0      7277               FALL  1       
I__5827/O                                                         IoInMux                    320    7598               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7598               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7856               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7856               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9770               RISE  1       
usb_p:out                                                         soc                        0      9770               RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 16955


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9033
---------------------------- ------
Clock To Out Delay            16955

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         soc                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1294/I                                   Odrv12                     0      1420               RISE  1       
I__1294/O                                   Odrv12                     724    2143               RISE  1       
I__1295/I                                   Span12Mux_v                0      2143               RISE  1       
I__1295/O                                   Span12Mux_v                724    2867               RISE  1       
I__1296/I                                   Span12Mux_v                0      2867               RISE  1       
I__1296/O                                   Span12Mux_v                724    3590               RISE  1       
I__1297/I                                   Span12Mux_h                0      3590               RISE  1       
I__1297/O                                   Span12Mux_h                724    4314               RISE  1       
I__1298/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1298/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1299/I                                   LocalMux                   0      4665               RISE  1       
I__1299/O                                   LocalMux                   486    5151               RISE  1       
I__1300/I                                   IoInMux                    0      5151               RISE  1       
I__1300/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  31      
I__8051/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__8051/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__8052/I                                   GlobalMux                  0      6443               RISE  1       
I__8052/O                                   GlobalMux                  227    6671               RISE  1       
I__8057/I                                   ClkMux                     0      6671               RISE  1       
I__8057/O                                   ClkMux                     455    7126               RISE  1       
usb_pu_q_LC_13_19_0/clk                     LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_13_19_0/lcout         LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__8066/I                         Odrv12                     0      7922               RISE  1       
I__8066/O                         Odrv12                     724    8645               RISE  1       
I__8068/I                         Span12Mux_h                0      8645               RISE  1       
I__8068/O                         Span12Mux_h                724    9369               RISE  1       
I__8069/I                         Sp12to4                    0      9369               RISE  1       
I__8069/O                         Sp12to4                    631    9999               RISE  1       
I__8070/I                         Span4Mux_v                 0      9999               RISE  1       
I__8070/O                         Span4Mux_v                 517    10516              RISE  1       
I__8071/I                         Span4Mux_s1_v              0      10516              RISE  1       
I__8071/O                         Span4Mux_s1_v              300    10816              RISE  1       
I__8072/I                         LocalMux                   0      10816              RISE  1       
I__8072/O                         LocalMux                   486    11302              RISE  1       
I__8073/I                         IoInMux                    0      11302              RISE  1       
I__8073/O                         IoInMux                    382    11684              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      11684              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   14641              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      14641              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   16955              RISE  1       
usb_pu                            soc                        0      16955              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

