// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AttentionMatmulWrite_HH_
#define _AttentionMatmulWrite_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel_4_mul_mul_16ns_16ns_32_1_1.h"

namespace ap_rtl {

struct AttentionMatmulWrite : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > in_n_r_V_V_dout;
    sc_in< sc_logic > in_n_r_V_V_empty_n;
    sc_out< sc_logic > in_n_r_V_V_read;
    sc_in< sc_lv<32> > in_n_c_V_V_dout;
    sc_in< sc_logic > in_n_c_V_V_empty_n;
    sc_out< sc_logic > in_n_c_V_V_read;
    sc_in< sc_lv<32> > in_0_V_V_dout;
    sc_in< sc_logic > in_0_V_V_empty_n;
    sc_out< sc_logic > in_0_V_V_read;
    sc_in< sc_lv<32> > in_1_V_V_dout;
    sc_in< sc_logic > in_1_V_V_empty_n;
    sc_out< sc_logic > in_1_V_V_read;
    sc_out< sc_lv<512> > out_V_data_V_din;
    sc_in< sc_logic > out_V_data_V_full_n;
    sc_out< sc_logic > out_V_data_V_write;
    sc_out< sc_lv<8> > out_V_id_V_din;
    sc_in< sc_logic > out_V_id_V_full_n;
    sc_out< sc_logic > out_V_id_V_write;
    sc_out< sc_lv<8> > out_V_dest_V_din;
    sc_in< sc_logic > out_V_dest_V_full_n;
    sc_out< sc_logic > out_V_dest_V_write;
    sc_out< sc_lv<16> > out_V_user_V_din;
    sc_in< sc_logic > out_V_user_V_full_n;
    sc_out< sc_logic > out_V_user_V_write;
    sc_out< sc_lv<1> > out_V_last_V_din;
    sc_in< sc_logic > out_V_last_V_full_n;
    sc_out< sc_logic > out_V_last_V_write;


    // Module declarations
    AttentionMatmulWrite(sc_module_name name);
    SC_HAS_PROCESS(AttentionMatmulWrite);

    ~AttentionMatmulWrite();

    sc_trace_file* mVcdFile;

    kernel_4_mul_mul_16ns_16ns_32_1_1<1,1,16,16,32>* kernel_4_mul_mul_16ns_16ns_32_1_1_U500;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_n_r_V_V_blk_n;
    sc_signal< sc_logic > in_n_c_V_V_blk_n;
    sc_signal< sc_logic > in_0_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > in_1_V_V_blk_n;
    sc_signal< sc_logic > out_V_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln1097_reg_1312;
    sc_signal< sc_lv<1> > icmp_ln1097_reg_1312_pp0_iter1_reg;
    sc_signal< sc_logic > out_V_id_V_blk_n;
    sc_signal< sc_logic > out_V_dest_V_blk_n;
    sc_signal< sc_logic > out_V_user_V_blk_n;
    sc_signal< sc_logic > out_V_last_V_blk_n;
    sc_signal< sc_lv<31> > i_op_assign_reg_314;
    sc_signal< sc_lv<32> > tmp_V_reg_1261;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > tmp_V_53_reg_1266;
    sc_signal< sc_lv<16> > trunc_ln6_reg_1271;
    sc_signal< sc_lv<31> > ret_V_3_reg_1276;
    sc_signal< sc_lv<16> > temp_user_V_fu_368_p2;
    sc_signal< sc_lv<16> > temp_user_V_reg_1282;
    sc_signal< sc_logic > io_acc_block_signal_op43;
    sc_signal< sc_lv<32> > ret_V_2_fu_377_p2;
    sc_signal< sc_lv<32> > ret_V_2_reg_1287;
    sc_signal< sc_lv<1> > icmp_ln1083_fu_383_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op171;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > i_fu_388_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > index_fu_394_p1;
    sc_signal< sc_lv<3> > index_reg_1301;
    sc_signal< sc_lv<3> > index_reg_1301_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln1097_fu_402_p2;
    sc_signal< sc_lv<1> > temp_last_V_fu_408_p2;
    sc_signal< sc_lv<1> > temp_last_V_reg_1316;
    sc_signal< sc_lv<1> > temp_last_V_reg_1316_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_V_54_reg_1321;
    sc_signal< sc_lv<32> > tmp_V_55_reg_1333;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_lv<32> > out_data_14_V_1_fu_204;
    sc_signal< sc_lv<32> > out_data_14_V_43_fu_761_p3;
    sc_signal< sc_lv<32> > out_data_15_V_1_fu_208;
    sc_signal< sc_lv<32> > out_data_15_V_43_fu_1033_p3;
    sc_signal< sc_lv<32> > out_data_14_V_2_fu_212;
    sc_signal< sc_lv<32> > out_data_14_V_42_fu_753_p3;
    sc_signal< sc_lv<32> > out_data_15_V_2_fu_216;
    sc_signal< sc_lv<32> > out_data_15_V_42_fu_1025_p3;
    sc_signal< sc_lv<32> > out_data_14_V_3_fu_220;
    sc_signal< sc_lv<32> > out_data_14_V_40_fu_738_p3;
    sc_signal< sc_lv<32> > out_data_15_V_3_fu_224;
    sc_signal< sc_lv<32> > out_data_15_V_40_fu_1010_p3;
    sc_signal< sc_lv<32> > out_data_14_V_4_fu_228;
    sc_signal< sc_lv<32> > out_data_14_V_37_fu_715_p3;
    sc_signal< sc_lv<32> > out_data_15_V_4_fu_232;
    sc_signal< sc_lv<32> > out_data_15_V_37_fu_987_p3;
    sc_signal< sc_lv<32> > out_data_14_V_5_fu_236;
    sc_signal< sc_lv<32> > out_data_14_V_33_fu_684_p3;
    sc_signal< sc_lv<32> > out_data_15_V_5_fu_240;
    sc_signal< sc_lv<32> > out_data_15_V_33_fu_956_p3;
    sc_signal< sc_lv<32> > out_data_14_V_6_fu_244;
    sc_signal< sc_lv<32> > out_data_14_V_28_fu_645_p3;
    sc_signal< sc_lv<32> > out_data_15_V_6_fu_248;
    sc_signal< sc_lv<32> > out_data_15_V_28_fu_917_p3;
    sc_signal< sc_lv<32> > out_data_14_V_7_fu_252;
    sc_signal< sc_lv<32> > out_data_14_V_22_fu_598_p3;
    sc_signal< sc_lv<32> > out_data_15_V_7_fu_256;
    sc_signal< sc_lv<32> > out_data_15_V_22_fu_870_p3;
    sc_signal< sc_lv<32> > out_data_14_V_8_fu_260;
    sc_signal< sc_lv<32> > out_data_14_V_15_fu_543_p3;
    sc_signal< sc_lv<32> > out_data_15_V_8_fu_264;
    sc_signal< sc_lv<32> > out_data_15_V_15_fu_815_p3;
    sc_signal< sc_lv<512> > p_Result_s_fu_359_p4;
    sc_signal< sc_lv<512> > tmp_data_V_3_fu_1120_p17;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > trunc_ln302_fu_325_p1;
    sc_signal< sc_lv<16> > trunc_ln302_1_fu_329_p1;
    sc_signal< sc_lv<32> > ret_V_fu_1157_p2;
    sc_signal< sc_lv<32> > ret_V_1_fu_374_p1;
    sc_signal< sc_lv<32> > zext_ln302_fu_398_p1;
    sc_signal< sc_lv<1> > icmp_ln180_fu_461_p2;
    sc_signal< sc_lv<1> > icmp_ln180_1_fu_473_p2;
    sc_signal< sc_lv<32> > out_data_14_V_fu_466_p3;
    sc_signal< sc_lv<1> > icmp_ln180_2_fu_486_p2;
    sc_signal< sc_lv<32> > out_data_14_V_10_fu_478_p3;
    sc_signal< sc_lv<1> > icmp_ln180_3_fu_499_p2;
    sc_signal< sc_lv<32> > out_data_14_V_11_fu_491_p3;
    sc_signal< sc_lv<1> > icmp_ln180_4_fu_512_p2;
    sc_signal< sc_lv<32> > out_data_14_V_12_fu_504_p3;
    sc_signal< sc_lv<1> > icmp_ln180_5_fu_525_p2;
    sc_signal< sc_lv<32> > out_data_14_V_13_fu_517_p3;
    sc_signal< sc_lv<1> > icmp_ln180_6_fu_538_p2;
    sc_signal< sc_lv<32> > out_data_14_V_14_fu_530_p3;
    sc_signal< sc_lv<32> > out_data_14_V_16_fu_551_p3;
    sc_signal< sc_lv<32> > out_data_14_V_17_fu_558_p3;
    sc_signal< sc_lv<32> > out_data_14_V_18_fu_566_p3;
    sc_signal< sc_lv<32> > out_data_14_V_19_fu_574_p3;
    sc_signal< sc_lv<32> > out_data_14_V_20_fu_582_p3;
    sc_signal< sc_lv<32> > out_data_14_V_21_fu_590_p3;
    sc_signal< sc_lv<32> > out_data_14_V_23_fu_606_p3;
    sc_signal< sc_lv<32> > out_data_14_V_24_fu_613_p3;
    sc_signal< sc_lv<32> > out_data_14_V_25_fu_621_p3;
    sc_signal< sc_lv<32> > out_data_14_V_26_fu_629_p3;
    sc_signal< sc_lv<32> > out_data_14_V_27_fu_637_p3;
    sc_signal< sc_lv<32> > out_data_14_V_29_fu_653_p3;
    sc_signal< sc_lv<32> > out_data_14_V_30_fu_660_p3;
    sc_signal< sc_lv<32> > out_data_14_V_31_fu_668_p3;
    sc_signal< sc_lv<32> > out_data_14_V_32_fu_676_p3;
    sc_signal< sc_lv<32> > out_data_14_V_34_fu_692_p3;
    sc_signal< sc_lv<32> > out_data_14_V_35_fu_699_p3;
    sc_signal< sc_lv<32> > out_data_14_V_36_fu_707_p3;
    sc_signal< sc_lv<32> > out_data_14_V_38_fu_723_p3;
    sc_signal< sc_lv<32> > out_data_14_V_39_fu_730_p3;
    sc_signal< sc_lv<32> > out_data_14_V_41_fu_746_p3;
    sc_signal< sc_lv<32> > out_data_15_V_fu_768_p3;
    sc_signal< sc_lv<32> > out_data_15_V_10_fu_775_p3;
    sc_signal< sc_lv<32> > out_data_15_V_11_fu_783_p3;
    sc_signal< sc_lv<32> > out_data_15_V_12_fu_791_p3;
    sc_signal< sc_lv<32> > out_data_15_V_13_fu_799_p3;
    sc_signal< sc_lv<32> > out_data_15_V_14_fu_807_p3;
    sc_signal< sc_lv<32> > out_data_15_V_16_fu_823_p3;
    sc_signal< sc_lv<32> > out_data_15_V_17_fu_830_p3;
    sc_signal< sc_lv<32> > out_data_15_V_18_fu_838_p3;
    sc_signal< sc_lv<32> > out_data_15_V_19_fu_846_p3;
    sc_signal< sc_lv<32> > out_data_15_V_20_fu_854_p3;
    sc_signal< sc_lv<32> > out_data_15_V_21_fu_862_p3;
    sc_signal< sc_lv<32> > out_data_15_V_23_fu_878_p3;
    sc_signal< sc_lv<32> > out_data_15_V_24_fu_885_p3;
    sc_signal< sc_lv<32> > out_data_15_V_25_fu_893_p3;
    sc_signal< sc_lv<32> > out_data_15_V_26_fu_901_p3;
    sc_signal< sc_lv<32> > out_data_15_V_27_fu_909_p3;
    sc_signal< sc_lv<32> > out_data_15_V_29_fu_925_p3;
    sc_signal< sc_lv<32> > out_data_15_V_30_fu_932_p3;
    sc_signal< sc_lv<32> > out_data_15_V_31_fu_940_p3;
    sc_signal< sc_lv<32> > out_data_15_V_32_fu_948_p3;
    sc_signal< sc_lv<32> > out_data_15_V_34_fu_964_p3;
    sc_signal< sc_lv<32> > out_data_15_V_35_fu_971_p3;
    sc_signal< sc_lv<32> > out_data_15_V_36_fu_979_p3;
    sc_signal< sc_lv<32> > out_data_15_V_38_fu_995_p3;
    sc_signal< sc_lv<32> > out_data_15_V_39_fu_1002_p3;
    sc_signal< sc_lv<32> > out_data_15_V_41_fu_1018_p3;
    sc_signal< sc_lv<16> > ret_V_fu_1157_p0;
    sc_signal< sc_lv<16> > ret_V_fu_1157_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<32> > ret_V_fu_1157_p00;
    sc_signal< sc_lv<32> > ret_V_fu_1157_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<448> ap_const_lv448_lc_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_388_p2();
    void thread_icmp_ln1083_fu_383_p2();
    void thread_icmp_ln1097_fu_402_p2();
    void thread_icmp_ln180_1_fu_473_p2();
    void thread_icmp_ln180_2_fu_486_p2();
    void thread_icmp_ln180_3_fu_499_p2();
    void thread_icmp_ln180_4_fu_512_p2();
    void thread_icmp_ln180_5_fu_525_p2();
    void thread_icmp_ln180_6_fu_538_p2();
    void thread_icmp_ln180_fu_461_p2();
    void thread_in_0_V_V_blk_n();
    void thread_in_0_V_V_read();
    void thread_in_1_V_V_blk_n();
    void thread_in_1_V_V_read();
    void thread_in_n_c_V_V_blk_n();
    void thread_in_n_c_V_V_read();
    void thread_in_n_r_V_V_blk_n();
    void thread_in_n_r_V_V_read();
    void thread_index_fu_394_p1();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op171();
    void thread_io_acc_block_signal_op43();
    void thread_out_V_data_V_blk_n();
    void thread_out_V_data_V_din();
    void thread_out_V_data_V_write();
    void thread_out_V_dest_V_blk_n();
    void thread_out_V_dest_V_din();
    void thread_out_V_dest_V_write();
    void thread_out_V_id_V_blk_n();
    void thread_out_V_id_V_din();
    void thread_out_V_id_V_write();
    void thread_out_V_last_V_blk_n();
    void thread_out_V_last_V_din();
    void thread_out_V_last_V_write();
    void thread_out_V_user_V_blk_n();
    void thread_out_V_user_V_din();
    void thread_out_V_user_V_write();
    void thread_out_data_14_V_10_fu_478_p3();
    void thread_out_data_14_V_11_fu_491_p3();
    void thread_out_data_14_V_12_fu_504_p3();
    void thread_out_data_14_V_13_fu_517_p3();
    void thread_out_data_14_V_14_fu_530_p3();
    void thread_out_data_14_V_15_fu_543_p3();
    void thread_out_data_14_V_16_fu_551_p3();
    void thread_out_data_14_V_17_fu_558_p3();
    void thread_out_data_14_V_18_fu_566_p3();
    void thread_out_data_14_V_19_fu_574_p3();
    void thread_out_data_14_V_20_fu_582_p3();
    void thread_out_data_14_V_21_fu_590_p3();
    void thread_out_data_14_V_22_fu_598_p3();
    void thread_out_data_14_V_23_fu_606_p3();
    void thread_out_data_14_V_24_fu_613_p3();
    void thread_out_data_14_V_25_fu_621_p3();
    void thread_out_data_14_V_26_fu_629_p3();
    void thread_out_data_14_V_27_fu_637_p3();
    void thread_out_data_14_V_28_fu_645_p3();
    void thread_out_data_14_V_29_fu_653_p3();
    void thread_out_data_14_V_30_fu_660_p3();
    void thread_out_data_14_V_31_fu_668_p3();
    void thread_out_data_14_V_32_fu_676_p3();
    void thread_out_data_14_V_33_fu_684_p3();
    void thread_out_data_14_V_34_fu_692_p3();
    void thread_out_data_14_V_35_fu_699_p3();
    void thread_out_data_14_V_36_fu_707_p3();
    void thread_out_data_14_V_37_fu_715_p3();
    void thread_out_data_14_V_38_fu_723_p3();
    void thread_out_data_14_V_39_fu_730_p3();
    void thread_out_data_14_V_40_fu_738_p3();
    void thread_out_data_14_V_41_fu_746_p3();
    void thread_out_data_14_V_42_fu_753_p3();
    void thread_out_data_14_V_43_fu_761_p3();
    void thread_out_data_14_V_fu_466_p3();
    void thread_out_data_15_V_10_fu_775_p3();
    void thread_out_data_15_V_11_fu_783_p3();
    void thread_out_data_15_V_12_fu_791_p3();
    void thread_out_data_15_V_13_fu_799_p3();
    void thread_out_data_15_V_14_fu_807_p3();
    void thread_out_data_15_V_15_fu_815_p3();
    void thread_out_data_15_V_16_fu_823_p3();
    void thread_out_data_15_V_17_fu_830_p3();
    void thread_out_data_15_V_18_fu_838_p3();
    void thread_out_data_15_V_19_fu_846_p3();
    void thread_out_data_15_V_20_fu_854_p3();
    void thread_out_data_15_V_21_fu_862_p3();
    void thread_out_data_15_V_22_fu_870_p3();
    void thread_out_data_15_V_23_fu_878_p3();
    void thread_out_data_15_V_24_fu_885_p3();
    void thread_out_data_15_V_25_fu_893_p3();
    void thread_out_data_15_V_26_fu_901_p3();
    void thread_out_data_15_V_27_fu_909_p3();
    void thread_out_data_15_V_28_fu_917_p3();
    void thread_out_data_15_V_29_fu_925_p3();
    void thread_out_data_15_V_30_fu_932_p3();
    void thread_out_data_15_V_31_fu_940_p3();
    void thread_out_data_15_V_32_fu_948_p3();
    void thread_out_data_15_V_33_fu_956_p3();
    void thread_out_data_15_V_34_fu_964_p3();
    void thread_out_data_15_V_35_fu_971_p3();
    void thread_out_data_15_V_36_fu_979_p3();
    void thread_out_data_15_V_37_fu_987_p3();
    void thread_out_data_15_V_38_fu_995_p3();
    void thread_out_data_15_V_39_fu_1002_p3();
    void thread_out_data_15_V_40_fu_1010_p3();
    void thread_out_data_15_V_41_fu_1018_p3();
    void thread_out_data_15_V_42_fu_1025_p3();
    void thread_out_data_15_V_43_fu_1033_p3();
    void thread_out_data_15_V_fu_768_p3();
    void thread_p_Result_s_fu_359_p4();
    void thread_real_start();
    void thread_ret_V_1_fu_374_p1();
    void thread_ret_V_2_fu_377_p2();
    void thread_ret_V_fu_1157_p0();
    void thread_ret_V_fu_1157_p00();
    void thread_ret_V_fu_1157_p1();
    void thread_ret_V_fu_1157_p10();
    void thread_start_out();
    void thread_start_write();
    void thread_temp_last_V_fu_408_p2();
    void thread_temp_user_V_fu_368_p2();
    void thread_tmp_data_V_3_fu_1120_p17();
    void thread_trunc_ln302_1_fu_329_p1();
    void thread_trunc_ln302_fu_325_p1();
    void thread_zext_ln302_fu_398_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
