 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpu
Version: L-2016.03-SP5-1
Date   : Sun Mar  5 17:27:41 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 19.48%

  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg
            (positive level-sensitive latch clocked by gclk')
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        0.55       0.55
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1)        0.00       0.55 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/Q (DFFX1)          0.28 @     0.83 f
  fpu_in/fpu_in_dp/i_fp_op_in/q[7] (dff_SIZE8_4)          0.00       0.83 f
  fpu_in/fpu_in_dp/U11/Z (NBUFFX4)                        0.15 @     0.98 f
  fpu_in/fpu_in_dp/fp_op_in_7in (fpu_in_dp)               0.00       0.98 f
  fpu_in/fpu_in_ctl/fp_op_in_7in (fpu_in_ctl)             0.00       0.98 f
  fpu_in/fpu_in_ctl/U198/ZN (INVX0)                       0.03 @     1.02 r
  fpu_in/fpu_in_ctl/U187/QN (NAND3X0)                     0.05 &     1.06 f
  fpu_in/fpu_in_ctl/U19/ZN (INVX0)                        0.04 &     1.11 r
  fpu_in/fpu_in_ctl/U178/QN (NAND3X0)                     0.07 &     1.18 f
  fpu_in/fpu_in_ctl/U2/ZN (INVX0)                         0.26 &     1.44 r
  fpu_in/fpu_in_ctl/U172/QN (NAND3X0)                     0.08 &     1.52 f
  fpu_in/fpu_in_ctl/U45/ZN (INVX0)                        0.04 &     1.56 r
  fpu_in/fpu_in_ctl/U171/Q (AO21X1)                       0.08 &     1.64 r
  fpu_in/fpu_in_ctl/U20/ZN (INVX0)                        0.04 &     1.68 f
  fpu_in/fpu_in_ctl/U118/Q (AO22X1)                       0.15 @     1.84 f
  fpu_in/fpu_in_ctl/U71/QN (NOR4X0)                       0.33 @     2.17 r
  fpu_in/fpu_in_ctl/fmul_clken_l (fpu_in_ctl)             0.00       2.17 r
  fpu_in/fmul_clken_l (fpu_in)                            0.00       2.17 r
  fpu_rptr_groups/fmul_clken_l (fpu_rptr_groups)          0.00       2.17 r
  fpu_rptr_groups/i_inq_id_mul_buf1/in[25] (fpu_bufrpt_grp32_2)
                                                          0.00       2.17 r
  fpu_rptr_groups/i_inq_id_mul_buf1/out[25] (fpu_bufrpt_grp32_2)
                                                          0.00       2.17 r
  fpu_rptr_groups/fmul_clken_l_buf1 (fpu_rptr_groups)     0.00       2.17 r
  fpu_mul/fmul_clken_l_buf1 (fpu_mul)                     0.00       2.17 r
  fpu_mul/fpu_mul_exp_dp/fmul_clken_l (fpu_mul_exp_dp)
                                                          0.00       2.17 r
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/enb_l (clken_buf_9)
                                                          0.00       2.17 r
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U2/QN (NAND2X0)
                                                          0.09 &     2.25 f
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/D (LATCHX1)
                                                          0.00 &     2.25 f
  data arrival time                                                  2.25

  clock gclk' (rise edge)                                 2.00       2.00
  clock network delay (propagated)                        0.56       2.56
  clock uncertainty                                      -0.10       2.46
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK (LATCHX1)
                                                          0.00       2.46 r
  time borrowed from endpoint                             0.00       2.46
  data required time                                                 2.46
  --------------------------------------------------------------------------
  data required time                                                 2.46
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20

  Time Borrowing Information
  --------------------------------------------------------------
  gclk' nominal pulse width                               2.00   
  clock latency difference                                0.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         1.91   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


1
