// Seed: 358050325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb @(negedge 1 or posedge id_2) begin : LABEL_0
    return id_1;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3
  );
  supply0 id_4 = id_4 - 1;
  wire id_5;
  initial begin : LABEL_0
    id_1 = 1;
  end
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
