[options]
mode prove

[engines]
aiger rIC3

[script]
read_verilog -formal fifo.v
prep -top fifo

[files]
fifo.v
