\m4_TLV_version 1d: tl-x.org
\SV
   m4_makerchip_module
\TLV
   
   // Verilog arithmetic operators: +, -, *, /, %, etc.
   $out[7:0] = ($num1[3:0] + $num2[3:0]) - 1;
   
\SV
endmodule
