;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 100, 200
	ADD 10, 20
	ADD 10, 20
	SUB @22, @20
	SUB 3, 20
	SUB 3, 20
	ADD 3, 20
	SPL 0, 2
	ADD 3, 20
	SUB 0, 402
	JMZ -4, @-20
	MOV -4, <-20
	ADD 240, 60
	SUB 3, 20
	SUB @0, @2
	JMN <-602, @20
	ADD 10, 20
	JMZ 10, 20
	SUB @-3, 0
	SUB 0, 402
	ADD 10, 20
	SUB @222, 156
	SUB 0, 402
	SPL 0, #2
	SPL 0, #2
	ADD 30, 9
	SLT 10, 20
	ADD 3, 20
	SUB 30, 9
	SUB @0, @2
	ADD 30, 9
	CMP -207, <-130
	ADD 30, 9
	ADD 3, 20
	CMP 606, -130
	SUB <-127, 900
	MOV -4, <-20
	ADD 3, 20
	ADD 3, 20
	MOV -4, <-20
	MOV -4, <-20
	SPL 0, <402
	CMP -207, <-130
	SPL 0, <402
	SPL 0, <402
	MOV -4, <-20
	DJN -1, @-20
