================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Feb 17 02:34:48 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1112
FF:               599
DSP:              4
BRAM:             178
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.718       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                           | LUT  | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                           | 1112 | 599 | 4   | 178  |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50        | 160  | 54  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50)    | 151  | 52  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                   |      |     |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_row_loop_col_loop_fu_58              | 892  | 475 | 4   | 90   |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_row_loop_col_loop_fu_58)          | 267  | 471 | 1   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                   |      |     |     |      |      |     |        |      |         |          |        |
|     line_buf_1_U                                               |      |     |     |      |      |     |        |      |         |          |        |
|     line_buf_U                                                 |      |     |     |      |      |     |        |      |         |          |        |
|     mem_B_U                                                    | 397  | 2   |     | 88   |      |     |        |      |         |          |        |
|     mul_39s_24ns_63_1_1_U3                                     | 109  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_39s_26ns_65_1_1_U4                                     |      |     |     |      |      |     |        |      |         |          |        |
|   grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67     | 36   | 54  |     |      |      |     |        |      |         |          |        |
|     (grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67) | 26   | 52  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                   |      |     |     |      |      |     |        |      |         |          |        |
|   mem_A_U                                                      |      |     |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.58%  | OK     |
| FD                                                        | 50%       | 0.42%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.84%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.11%  | OK     |
| RAMB/FIFO                                                 | 80%       | 41.20% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 21.16% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 13     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.25   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                    | ENDPOINT PIN                                                                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                   |                                                                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.282 | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[15] |           12 |          6 |          4.360 |          3.387 |        0.973 |
| Path2 | 5.330 | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[7]  |           11 |          6 |          4.313 |          3.357 |        0.956 |
| Path3 | 5.363 | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[16] |           12 |          6 |          4.274 |          3.371 |        0.903 |
| Path4 | 5.391 | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[8]  |           11 |          6 |          4.233 |          3.341 |        0.892 |
| Path5 | 5.397 | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24/CLKARDCLK | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST/B[13] |           12 |          6 |          4.240 |          3.346 |        0.894 |
+-------+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------+------------------------+
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_24                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_25                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_26                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_27                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_28                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_29                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_30                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_31                                 | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/ram_reg_bram_0_i_69                             | CLB.LUT.LUT6           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mem_B_U/sum_diag_fu_615_p2_carry_i_7                    | CLB.LUT.LUT4           |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry                                | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__0                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/sum_diag_fu_615_p2_carry__1                             | CLB.CARRY.CARRY8       |
    | grp_top_kernel_Pipeline_row_loop_col_loop_fu_58/mul_39s_24ns_63_1_1_U3/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +---------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_synth.rpt                    |
| timing                   | impl/verilog/report/top_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


