Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 13 17:02:08 2023
| Host         : DESKTOP-VKUU8KF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nanoprocessor_timing_summary_routed.rpt -pb Nanoprocessor_timing_summary_routed.pb -rpx Nanoprocessor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nanoprocessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Program_Counter_0/Output_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Program_Counter_0/Output_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Program_Counter_0/Output_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.639        0.000                      0                  154        0.249        0.000                      0                  154        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.639        0.000                      0                  154        0.249        0.000                      0                  154        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.740ns (32.324%)  route 3.643ns (67.676%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  LUT_16_7_0/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  LUT_16_7_0/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.972     6.573    LUT_16_7_0/clk_count_reg[3]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.697 r  LUT_16_7_0/data[6]_i_26/O
                         net (fo=1, routed)           0.000     6.697    LUT_16_7_0/data[6]_i_26_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.230 r  LUT_16_7_0/data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.230    LUT_16_7_0/data_reg[6]_i_15_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  LUT_16_7_0/data_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.347    LUT_16_7_0/data_reg[6]_i_10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  LUT_16_7_0/data_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.464    LUT_16_7_0/data_reg[6]_i_5_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.581 r  LUT_16_7_0/data_reg[6]_i_3/CO[3]
                         net (fo=12, routed)          1.724     9.305    LUT_16_7_0/data_reg[6]_i_3_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.429 r  LUT_16_7_0/data[1]_i_2/O
                         net (fo=1, routed)           0.947    10.376    LUT_16_7_0/data[1]_i_2_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I2_O)        0.152    10.528 r  LUT_16_7_0/data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.528    LUT_16_7_0/data[1]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  LUT_16_7_0/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.512    14.853    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  LUT_16_7_0/data_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)        0.075    15.167    LUT_16_7_0/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.444ns (29.784%)  route 3.404ns (70.216%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.326     9.995    LUT_16_7_0/clear
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.514    14.855    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[28]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    LUT_16_7_0/clk_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.444ns (29.784%)  route 3.404ns (70.216%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.326     9.995    LUT_16_7_0/clear
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.514    14.855    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[29]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    LUT_16_7_0/clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.444ns (29.784%)  route 3.404ns (70.216%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.326     9.995    LUT_16_7_0/clear
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.514    14.855    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[30]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    LUT_16_7_0/clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.848ns  (logic 1.444ns (29.784%)  route 3.404ns (70.216%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.326     9.995    LUT_16_7_0/clear
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.514    14.855    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  LUT_16_7_0/clk_count_reg[31]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    LUT_16_7_0/clk_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.740ns (33.020%)  route 3.530ns (66.980%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  LUT_16_7_0/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  LUT_16_7_0/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.972     6.573    LUT_16_7_0/clk_count_reg[3]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.697 r  LUT_16_7_0/data[6]_i_26/O
                         net (fo=1, routed)           0.000     6.697    LUT_16_7_0/data[6]_i_26_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.230 r  LUT_16_7_0/data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.230    LUT_16_7_0/data_reg[6]_i_15_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  LUT_16_7_0/data_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.347    LUT_16_7_0/data_reg[6]_i_10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  LUT_16_7_0/data_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.464    LUT_16_7_0/data_reg[6]_i_5_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.581 r  LUT_16_7_0/data_reg[6]_i_3/CO[3]
                         net (fo=12, routed)          1.609     9.190    LUT_16_7_0/data_reg[6]_i_3_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.314 r  LUT_16_7_0/data[3]_i_2/O
                         net (fo=1, routed)           0.949    10.263    LUT_16_7_0/data[3]_i_2_n_0
    SLICE_X63Y34         LUT3 (Prop_lut3_I2_O)        0.152    10.415 r  LUT_16_7_0/data[3]_i_1/O
                         net (fo=1, routed)           0.000    10.415    LUT_16_7_0/data[3]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  LUT_16_7_0/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  LUT_16_7_0/data_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.075    15.168    LUT_16_7_0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/Anode_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.588ns (33.329%)  route 3.177ns (66.671%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.624     5.145    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  LUT_16_7_0/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  LUT_16_7_0/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.972     6.573    LUT_16_7_0/clk_count_reg[3]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.697 r  LUT_16_7_0/data[6]_i_26/O
                         net (fo=1, routed)           0.000     6.697    LUT_16_7_0/data[6]_i_26_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.230 r  LUT_16_7_0/data_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.230    LUT_16_7_0/data_reg[6]_i_15_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  LUT_16_7_0/data_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.347    LUT_16_7_0/data_reg[6]_i_10_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  LUT_16_7_0/data_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.464    LUT_16_7_0/data_reg[6]_i_5_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.581 r  LUT_16_7_0/data_reg[6]_i_3/CO[3]
                         net (fo=12, routed)          1.588     9.169    LUT_16_7_0/data_reg[6]_i_3_n_0
    SLICE_X63Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.293 r  LUT_16_7_0/Anode[2]_i_1/O
                         net (fo=1, routed)           0.617     9.910    LUT_16_7_0/Anode[2]_i_1_n_0
    SLICE_X63Y35         FDSE                                         r  LUT_16_7_0/Anode_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.514    14.855    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X63Y35         FDSE                                         r  LUT_16_7_0/Anode_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y35         FDSE (Setup_fdse_C_S)       -0.429    14.665    LUT_16_7_0/Anode_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.444ns (30.659%)  route 3.266ns (69.341%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.188     9.856    LUT_16_7_0/clear
    SLICE_X62Y34         FDRE                                         r  LUT_16_7_0/clk_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  LUT_16_7_0/clk_count_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    LUT_16_7_0/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.444ns (30.659%)  route 3.266ns (69.341%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.188     9.856    LUT_16_7_0/clear
    SLICE_X62Y34         FDRE                                         r  LUT_16_7_0/clk_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  LUT_16_7_0/clk_count_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    LUT_16_7_0/clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 LUT_16_7_0/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LUT_16_7_0/clk_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.444ns (30.659%)  route 3.266ns (69.341%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.625     5.146    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  LUT_16_7_0/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  LUT_16_7_0/clk_count_reg[4]/Q
                         net (fo=7, routed)           1.275     6.877    LUT_16_7_0/clk_count_reg[4]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.001 r  LUT_16_7_0/clk_count1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.001    LUT_16_7_0/clk_count1_carry_i_3_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.399 r  LUT_16_7_0/clk_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    LUT_16_7_0/clk_count1_carry_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  LUT_16_7_0/clk_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.513    LUT_16_7_0/clk_count1_carry__0_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  LUT_16_7_0/clk_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    LUT_16_7_0/clk_count1_carry__1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 f  LUT_16_7_0/clk_count1_carry__2/CO[3]
                         net (fo=3, routed)           0.803     8.544    LUT_16_7_0/clk_count1_carry__2_n_0
    SLICE_X63Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.668 r  LUT_16_7_0/clk_count[0]_i_1/O
                         net (fo=32, routed)          1.188     9.856    LUT_16_7_0/clear
    SLICE_X62Y34         FDRE                                         r  LUT_16_7_0/clk_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Real_clk (IN)
                         net (fo=0)                   0.000    10.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.513    14.854    LUT_16_7_0/Real_clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  LUT_16_7_0/clk_count_reg[26]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    LUT_16_7_0/clk_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.446    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.785    Slow_Clk_0/count[0]
    SLICE_X56Y33         LUT1 (Prop_lut1_I0_O)        0.043     1.828 r  Slow_Clk_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    Slow_Clk_0/count_0[0]
    SLICE_X56Y33         FDRE                                         r  Slow_Clk_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.957    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.133     1.579    Slow_Clk_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.447    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  Slow_Clk_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clk_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    Slow_Clk_0/count[16]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Slow_Clk_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.816    Slow_Clk_0/count0_carry__2_n_4
    SLICE_X57Y35         FDRE                                         r  Slow_Clk_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.832     1.959    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  Slow_Clk_0/count_reg[16]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clk_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.447    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clk_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    Slow_Clk_0/count[20]
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Slow_Clk_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.816    Slow_Clk_0/count0_carry__3_n_4
    SLICE_X57Y36         FDRE                                         r  Slow_Clk_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.832     1.959    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.447    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  Slow_Clk_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clk_0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    Slow_Clk_0/count[12]
    SLICE_X57Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Slow_Clk_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.816    Slow_Clk_0/count0_carry__1_n_4
    SLICE_X57Y34         FDRE                                         r  Slow_Clk_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.831     1.958    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  Slow_Clk_0/count_reg[12]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y34         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clk_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.562     1.445    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clk_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    Slow_Clk_0/count[4]
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  Slow_Clk_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.814    Slow_Clk_0/count0_carry_n_4
    SLICE_X57Y32         FDRE                                         r  Slow_Clk_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     1.956    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y32         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.448    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  Slow_Clk_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Slow_Clk_0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.709    Slow_Clk_0/count[24]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  Slow_Clk_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.817    Slow_Clk_0/count0_carry__4_n_4
    SLICE_X57Y37         FDRE                                         r  Slow_Clk_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.833     1.960    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  Slow_Clk_0/count_reg[24]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y37         FDRE (Hold_fdre_C_D)         0.105     1.553    Slow_Clk_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.566     1.449    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.710    Slow_Clk_0/count[28]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  Slow_Clk_0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.818    Slow_Clk_0/count0_carry__5_n_4
    SLICE_X57Y38         FDRE                                         r  Slow_Clk_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.835     1.962    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105     1.554    Slow_Clk_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.563     1.446    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Slow_Clk_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.707    Slow_Clk_0/count[8]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Slow_Clk_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    Slow_Clk_0/count0_carry__0_n_4
    SLICE_X57Y33         FDRE                                         r  Slow_Clk_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.830     1.957    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y33         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y33         FDRE (Hold_fdre_C_D)         0.105     1.551    Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.447    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  Slow_Clk_0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clk_0/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.704    Slow_Clk_0/count[13]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  Slow_Clk_0/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.819    Slow_Clk_0/count0_carry__2_n_7
    SLICE_X57Y35         FDRE                                         r  Slow_Clk_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.832     1.959    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  Slow_Clk_0/count_reg[13]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clk_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.447    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  Slow_Clk_0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clk_0/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.704    Slow_Clk_0/count[17]
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  Slow_Clk_0/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.819    Slow_Clk_0/count0_carry__3_n_7
    SLICE_X57Y36         FDRE                                         r  Slow_Clk_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Real_clk (IN)
                         net (fo=0)                   0.000     0.000    Real_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Real_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Real_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Real_clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.832     1.959    Slow_Clk_0/Real_clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  Slow_Clk_0/count_reg[17]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clk_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Real_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Real_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y34   LUT_16_7_0/Anode_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   LUT_16_7_0/Anode_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X63Y35   LUT_16_7_0/Anode_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y33   LUT_16_7_0/Anode_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   LUT_16_7_0/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   LUT_16_7_0/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   LUT_16_7_0/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   LUT_16_7_0/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   LUT_16_7_0/clk_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   Slow_Clk_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Slow_Clk_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Slow_Clk_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   Slow_Clk_0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   Slow_Clk_0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   Slow_Clk_0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Slow_Clk_0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   Slow_Clk_0/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   Slow_Clk_0/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   LUT_16_7_0/Anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   LUT_16_7_0/Anode_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   LUT_16_7_0/Anode_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   LUT_16_7_0/Anode_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   LUT_16_7_0/Anode_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   LUT_16_7_0/Anode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   LUT_16_7_0/clk_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   LUT_16_7_0/clk_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   LUT_16_7_0/clk_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   LUT_16_7_0/clk_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   LUT_16_7_0/clk_count_reg[20]/C



