*****************************************************************

  Device    [CLKDLYMUX_TEST]

  Author    [jhxie]

  Abstract  [The Grid Device CLKDLYMUX_TEST]

  Revision History:

********************************************************************************/
symbol logsym_s of CLKDLYMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 60 # 20 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [  0, 20 ]
    
              ->  [ 60, 20 ]
                            <
                                CLK_TEST            @[30, ]
                            >
              ->  [ 60, 0 ]
              
              ->  [  0, 0 ]
                            <
                                CLK_IN_DLY_T        @[20, ],
                                CLK_IN_T            @[30, ],
                                
                                SIG_FR_SRB          @[40, ]
                            > ;

}; // symbol logsym_s of CLKDLYMUX_TEST


symbol logsym_n of CLKDLYMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 60 # 20 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [  0, 20 ]
    
              ->  [ 60, 20 ]
                            <
                                CLK_IN_DLY_T        @[20, ],
                                CLK_IN_T            @[30, ],
                                
                                SIG_FR_SRB          @[40, ]
                            >
              ->  [ 60, 0 ]
              
              ->  [  0, 0 ]
                            <
                                CLK_TEST            @[30, ]
                            > ;

}; // symbol logsym_n of CLKDLYMUX_TEST


symbol logsym_w of CLKDLYMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 20 # 60 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ 0, 60 ]
                            <
                                CLK_IN_DLY_T        @[ , 20 ],
                                CLK_IN_T            @[ , 30 ],
                                
                                SIG_FR_SRB          @[ , 40 ]
                            >
              ->  [ 20, 60 ]
              
              ->  [ 20, 0 ]
                            <
                                CLK_TEST            @[ , 30 ]
                            >
              ->  [ 0, 0 ]  ;

}; // symbol logsym_w of CLKDLYMUX_TEST

symbol logsym_e of CLKDLYMUX_TEST // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 20 # 60 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ 0, 60 ]
                            <
                                CLK_TEST            @[ , 30 ]
                            >
              ->  [ 20, 60 ]
              
              ->  [ 20, 0 ]
                            <
                                CLK_IN_DLY_T        @[ , 20 ],
                                CLK_IN_T            @[ , 30 ],
                                
                                SIG_FR_SRB          @[ , 40 ]
                            >
              ->  [ 0, 0 ]  ;

}; // symbol logsym_e of CLKDLYMUX_TEST
