# Reading pref.tcl
# do projectOne_run_msim_rtl_verilog.do
# if ![file isdirectory projectOne_iputf_libs] {
# 	file mkdir projectOne_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/video_pll_sim/video_pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:50 on Oct 08,2020
# vlog -reportprogress 300 C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/video_pll_sim/video_pll.vo 
# -- Compiling module video_pll
# 
# Top level modules:
# 	video_pll
# End time: 19:59:51 on Oct 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid {C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:51 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid" C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:59:51 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid {C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/projectone.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:52 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid" C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/projectone.v 
# -- Compiling module projectOne
# 
# Top level modules:
# 	projectOne
# End time: 19:59:52 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid {C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/vtc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:52 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid" C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/vtc.v 
# -- Compiling module VTC
# 
# Top level modules:
# 	VTC
# End time: 19:59:53 on Oct 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid {C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/pg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:53 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid" C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/pg.v 
# -- Compiling module PG
# 
# Top level modules:
# 	PG
# End time: 19:59:53 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid {C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/clk_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:53 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid" C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/clk_divider.v 
# -- Compiling module clk_divider
# 
# Top level modules:
# 	clk_divider
# End time: 19:59:53 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid {C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:59:53 on Oct 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid" C:/Users/dwadeiv/Desktop/Projects/Project1_Phase1_WadeDavid/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:59:54 on Oct 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 19:59:55 on Oct 08,2020
# Loading work.tb
# Loading work.VTC
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: johnc  Hostname: DESKTOP-M7DI2RK  ProcessID: 27352
#           Attempting to use alternate WLF file "./wlft4ifwir".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4ifwir
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                   20Starting Simulation of Lab 1.
#                80020Work Done
# End time: 20:04:09 on Oct 08,2020, Elapsed time: 0:04:14
# Errors: 0, Warnings: 2
