#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005A5B88 .scope module, "test_EX03" "test_EX03" 2 31;
 .timescale 0 0;
v005E8AC0_0 .var "address", 0 0;
v005E8B18_0 .var "clk", 0 0;
v005E8B70_0 .var "clr", 0 0;
v005E8BC8_0 .var "rw", 0 0;
RS_005B61BC .resolv tri, L_005E8F90, L_005E9300, C4<zzzzzzzz>, C4<zzzzzzzz>;
v005E8C20_0 .net8 "s", 7 0, RS_005B61BC; 2 drivers
v005E8C78_0 .var "x", 7 0;
E_005B5000 .event posedge, v005B25D8_0;
RS_005B618C .resolv tri, L_005E8CD0, L_005E8D80, L_005E8E30, L_005E8EE0;
L_005E8F90 .part/pv RS_005B618C, 4, 4, 8;
L_005E8FE8 .part v005E8C78_0, 4, 4;
RS_005B5F7C .resolv tri, L_005E9040, L_005E90F0, L_005E91A0, L_005E9250;
L_005E9300 .part/pv RS_005B5F7C, 0, 4, 8;
L_005E9358 .part v005E8C78_0, 0, 4;
S_005A51F8 .scope module, "R1" "RAM1x4" 2 37, 2 20, S_005A5B88;
 .timescale 0 0;
v005E8880_0 .net "address", 0 0, v005E8AC0_0; 1 drivers
v005E88D8_0 .net "clk", 0 0, v005E8B18_0; 1 drivers
v005E8960_0 .net "clr", 0 0, v005E8B70_0; 1 drivers
v005E89B8_0 .net "rw", 0 0, v005E8BC8_0; 1 drivers
v005E8A10_0 .net8 "s", 3 0, RS_005B618C; 4 drivers
v005E8A68_0 .net "x", 3 0, L_005E8FE8; 1 drivers
RS_005B6114 .resolv tri, L_005A73E8, L_005A7490, C4<z>, C4<z>;
L_005E8CD0 .part/pv RS_005B6114, 0, 1, 4;
L_005E8D28 .part L_005E8FE8, 0, 1;
RS_005B609C .resolv tri, L_005A73B0, L_005A75E0, C4<z>, C4<z>;
L_005E8D80 .part/pv RS_005B609C, 1, 1, 4;
L_005E8DD8 .part L_005E8FE8, 1, 1;
RS_005B6024 .resolv tri, L_005A7688, L_005A77A0, C4<z>, C4<z>;
L_005E8E30 .part/pv RS_005B6024, 2, 1, 4;
L_005E8E88 .part L_005E8FE8, 2, 1;
RS_005B5FAC .resolv tri, L_005A76C0, L_005A78F0, C4<z>, C4<z>;
L_005E8EE0 .part/pv RS_005B5FAC, 3, 1, 4;
L_005E8F38 .part L_005E8FE8, 3, 1;
S_005A59F0 .scope module, "R0" "RAM" 2 23, 2 8, S_005A51F8;
 .timescale 0 0;
L_005A73E8 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005A7378 .functor NOT 1, L_005E8D28, C4<0>, C4<0>, C4<0>;
L_005A7490 .functor AND 1, v005E8AC0_0, v005E84B8_0, C4<1>, C4<1>;
v005E8568_0 .alias "address", 0 0, v005E8880_0;
v005E85C0_0 .alias "clk", 0 0, v005E88D8_0;
v005E8618_0 .alias "clr", 0 0, v005E8960_0;
v005E8670_0 .net "notX", 0 0, L_005A7378; 1 drivers
v005E86C8_0 .net "q", 0 0, v005E84B8_0; 1 drivers
v005E8720_0 .net "qnot", 0 0, v005E8510_0; 1 drivers
v005E8778_0 .alias "rw", 0 0, v005E89B8_0;
v005E87D0_0 .net8 "s", 0 0, RS_005B6114; 2 drivers
v005E8828_0 .net "x", 0 0, L_005E8D28; 1 drivers
S_005A5748 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A59F0;
 .timescale 0 0;
v005E8358_0 .alias "clk", 0 0, v005E87D0_0;
v005E83B0_0 .alias "clr", 0 0, v005E8960_0;
v005E8408_0 .alias "j", 0 0, v005E8828_0;
v005E8460_0 .alias "k", 0 0, v005E8670_0;
v005E84B8_0 .var "q", 0 0;
v005E8510_0 .var "qnot", 0 0;
E_0037F440 .event posedge, v005E8358_0;
S_005A5B00 .scope module, "R1" "RAM" 2 24, 2 8, S_005A51F8;
 .timescale 0 0;
L_005A73B0 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005A7538 .functor NOT 1, L_005E8DD8, C4<0>, C4<0>, C4<0>;
L_005A75E0 .functor AND 1, v005E8AC0_0, v005E7F90_0, C4<1>, C4<1>;
v005E8040_0 .alias "address", 0 0, v005E8880_0;
v005E8098_0 .alias "clk", 0 0, v005E88D8_0;
v005E80F0_0 .alias "clr", 0 0, v005E8960_0;
v005E8148_0 .net "notX", 0 0, L_005A7538; 1 drivers
v005E81A0_0 .net "q", 0 0, v005E7F90_0; 1 drivers
v005E81F8_0 .net "qnot", 0 0, v005E7FE8_0; 1 drivers
v005E8250_0 .alias "rw", 0 0, v005E89B8_0;
v005E82A8_0 .net8 "s", 0 0, RS_005B609C; 2 drivers
v005E8300_0 .net "x", 0 0, L_005E8DD8; 1 drivers
S_005A5A78 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5B00;
 .timescale 0 0;
v005E7E30_0 .alias "clk", 0 0, v005E82A8_0;
v005E7E88_0 .alias "clr", 0 0, v005E8960_0;
v005E7EE0_0 .alias "j", 0 0, v005E8300_0;
v005E7F38_0 .alias "k", 0 0, v005E8148_0;
v005E7F90_0 .var "q", 0 0;
v005E7FE8_0 .var "qnot", 0 0;
E_0037F8A0 .event posedge, v005E7E30_0;
S_005A5858 .scope module, "R2" "RAM" 2 25, 2 8, S_005A51F8;
 .timescale 0 0;
L_005A7688 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005A76F8 .functor NOT 1, L_005E8E88, C4<0>, C4<0>, C4<0>;
L_005A77A0 .functor AND 1, v005E8AC0_0, v005E7A68_0, C4<1>, C4<1>;
v005E7B18_0 .alias "address", 0 0, v005E8880_0;
v005E7B70_0 .alias "clk", 0 0, v005E88D8_0;
v005E7BC8_0 .alias "clr", 0 0, v005E8960_0;
v005E7C20_0 .net "notX", 0 0, L_005A76F8; 1 drivers
v005E7C78_0 .net "q", 0 0, v005E7A68_0; 1 drivers
v005E7CD0_0 .net "qnot", 0 0, v005E7AC0_0; 1 drivers
v005E7D28_0 .alias "rw", 0 0, v005E89B8_0;
v005E7D80_0 .net8 "s", 0 0, RS_005B6024; 2 drivers
v005E7DD8_0 .net "x", 0 0, L_005E8E88; 1 drivers
S_005A57D0 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5858;
 .timescale 0 0;
v005E74D8_0 .alias "clk", 0 0, v005E7D80_0;
v005E7960_0 .alias "clr", 0 0, v005E8960_0;
v005E79B8_0 .alias "j", 0 0, v005E7DD8_0;
v005E7A10_0 .alias "k", 0 0, v005E7C20_0;
v005E7A68_0 .var "q", 0 0;
v005E7AC0_0 .var "qnot", 0 0;
E_005B5700 .event posedge, v005E74D8_0;
S_005A5968 .scope module, "R3" "RAM" 2 26, 2 8, S_005A51F8;
 .timescale 0 0;
L_005A76C0 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005A7848 .functor NOT 1, L_005E8F38, C4<0>, C4<0>, C4<0>;
L_005A78F0 .functor AND 1, v005E8AC0_0, v005E7110_0, C4<1>, C4<1>;
v005E71C0_0 .alias "address", 0 0, v005E8880_0;
v005E7218_0 .alias "clk", 0 0, v005E88D8_0;
v005E7270_0 .alias "clr", 0 0, v005E8960_0;
v005E72C8_0 .net "notX", 0 0, L_005A7848; 1 drivers
v005E7320_0 .net "q", 0 0, v005E7110_0; 1 drivers
v005E7378_0 .net "qnot", 0 0, v005E7168_0; 1 drivers
v005E73D0_0 .alias "rw", 0 0, v005E89B8_0;
v005E7428_0 .net8 "s", 0 0, RS_005B5FAC; 2 drivers
v005E7480_0 .net "x", 0 0, L_005E8F38; 1 drivers
S_005A58E0 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5968;
 .timescale 0 0;
v005E6FB0_0 .alias "clk", 0 0, v005E7428_0;
v005E7008_0 .alias "clr", 0 0, v005E8960_0;
v005E7060_0 .alias "j", 0 0, v005E7480_0;
v005E70B8_0 .alias "k", 0 0, v005E72C8_0;
v005E7110_0 .var "q", 0 0;
v005E7168_0 .var "qnot", 0 0;
E_005B5600 .event posedge, v005E6FB0_0;
S_005A56C0 .scope module, "R2" "RAM1x4" 2 38, 2 20, S_005A5B88;
 .timescale 0 0;
v005E6DA0_0 .alias "address", 0 0, v005E8880_0;
v005E6DF8_0 .alias "clk", 0 0, v005E88D8_0;
v005E6E50_0 .alias "clr", 0 0, v005E8960_0;
v005E6EA8_0 .alias "rw", 0 0, v005E89B8_0;
v005E6F00_0 .net8 "s", 3 0, RS_005B5F7C; 4 drivers
v005E6F58_0 .net "x", 3 0, L_005E9358; 1 drivers
RS_005B5F04 .resolv tri, L_005A7500, L_005E9F58, C4<z>, C4<z>;
L_005E9040 .part/pv RS_005B5F04, 0, 1, 4;
L_005E9098 .part L_005E9358, 0, 1;
RS_005B5E8C .resolv tri, L_005A7810, L_005EA0A8, C4<z>, C4<z>;
L_005E90F0 .part/pv RS_005B5E8C, 1, 1, 4;
L_005E9148 .part L_005E9358, 1, 1;
RS_005B5E14 .resolv tri, L_005EA150, L_005EA268, C4<z>, C4<z>;
L_005E91A0 .part/pv RS_005B5E14, 2, 1, 4;
L_005E91F8 .part L_005E9358, 2, 1;
RS_005B5D3C .resolv tri, L_005EA188, L_005EA3B8, C4<z>, C4<z>;
L_005E9250 .part/pv RS_005B5D3C, 3, 1, 4;
L_005E92A8 .part L_005E9358, 3, 1;
S_005A5528 .scope module, "R0" "RAM" 2 23, 2 8, S_005A56C0;
 .timescale 0 0;
L_005A7500 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005A7650 .functor NOT 1, L_005E9098, C4<0>, C4<0>, C4<0>;
L_005E9F58 .functor AND 1, v005E8AC0_0, v005E69D8_0, C4<1>, C4<1>;
v005E6A88_0 .alias "address", 0 0, v005E8880_0;
v005E6AE0_0 .alias "clk", 0 0, v005E88D8_0;
v005E6B38_0 .alias "clr", 0 0, v005E8960_0;
v005E6B90_0 .net "notX", 0 0, L_005A7650; 1 drivers
v005E6BE8_0 .net "q", 0 0, v005E69D8_0; 1 drivers
v005E6C40_0 .net "qnot", 0 0, v005E6A30_0; 1 drivers
v005E6C98_0 .alias "rw", 0 0, v005E89B8_0;
v005E6CF0_0 .net8 "s", 0 0, RS_005B5F04; 2 drivers
v005E6D48_0 .net "x", 0 0, L_005E9098; 1 drivers
S_005A54A0 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5528;
 .timescale 0 0;
v005E6878_0 .alias "clk", 0 0, v005E6CF0_0;
v005E68D0_0 .alias "clr", 0 0, v005E8960_0;
v005E6928_0 .alias "j", 0 0, v005E6D48_0;
v005E6980_0 .alias "k", 0 0, v005E6B90_0;
v005E69D8_0 .var "q", 0 0;
v005E6A30_0 .var "qnot", 0 0;
E_005B5520 .event posedge, v005E6878_0;
S_005A5280 .scope module, "R1" "RAM" 2 24, 2 8, S_005A56C0;
 .timescale 0 0;
L_005A7810 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005EA000 .functor NOT 1, L_005E9148, C4<0>, C4<0>, C4<0>;
L_005EA0A8 .functor AND 1, v005E8AC0_0, v005B2F20_0, C4<1>, C4<1>;
v005E6560_0 .alias "address", 0 0, v005E8880_0;
v005E65B8_0 .alias "clk", 0 0, v005E88D8_0;
v005E6610_0 .alias "clr", 0 0, v005E8960_0;
v005E6668_0 .net "notX", 0 0, L_005EA000; 1 drivers
v005E66C0_0 .net "q", 0 0, v005B2F20_0; 1 drivers
v005E6718_0 .net "qnot", 0 0, v005B2F78_0; 1 drivers
v005E6770_0 .alias "rw", 0 0, v005E89B8_0;
v005E67C8_0 .net8 "s", 0 0, RS_005B5E8C; 2 drivers
v005E6820_0 .net "x", 0 0, L_005E9148; 1 drivers
S_005A55B0 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5280;
 .timescale 0 0;
v005B2DC0_0 .alias "clk", 0 0, v005E67C8_0;
v005B2E18_0 .alias "clr", 0 0, v005E8960_0;
v005B2E70_0 .alias "j", 0 0, v005E6820_0;
v005B2EC8_0 .alias "k", 0 0, v005E6668_0;
v005B2F20_0 .var "q", 0 0;
v005B2F78_0 .var "qnot", 0 0;
E_005B54A0 .event posedge, v005B2DC0_0;
S_005A5390 .scope module, "R2" "RAM" 2 25, 2 8, S_005A56C0;
 .timescale 0 0;
L_005EA150 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005EA1C0 .functor NOT 1, L_005E91F8, C4<0>, C4<0>, C4<0>;
L_005EA268 .functor AND 1, v005E8AC0_0, v005B29F8_0, C4<1>, C4<1>;
v005B2AA8_0 .alias "address", 0 0, v005E8880_0;
v005B2B00_0 .alias "clk", 0 0, v005E88D8_0;
v005B2B58_0 .alias "clr", 0 0, v005E8960_0;
v005B2BB0_0 .net "notX", 0 0, L_005EA1C0; 1 drivers
v005B2C08_0 .net "q", 0 0, v005B29F8_0; 1 drivers
v005B2C60_0 .net "qnot", 0 0, v005B2A50_0; 1 drivers
v005B2CB8_0 .alias "rw", 0 0, v005E89B8_0;
v005B2D10_0 .net8 "s", 0 0, RS_005B5E14; 2 drivers
v005B2D68_0 .net "x", 0 0, L_005E91F8; 1 drivers
S_005A5308 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5390;
 .timescale 0 0;
v005B2898_0 .alias "clk", 0 0, v005B2D10_0;
v005B28F0_0 .alias "clr", 0 0, v005E8960_0;
v005B2948_0 .alias "j", 0 0, v005B2D68_0;
v005B29A0_0 .alias "k", 0 0, v005B2BB0_0;
v005B29F8_0 .var "q", 0 0;
v005B2A50_0 .var "qnot", 0 0;
E_005B5380 .event posedge, v005B2898_0;
S_005A5638 .scope module, "R3" "RAM" 2 26, 2 8, S_005A56C0;
 .timescale 0 0;
L_005EA188 .functor AND 1, v005E8AC0_0, v005E8BC8_0, v005E8B18_0, C4<1>;
L_005EA310 .functor NOT 1, L_005E92A8, C4<0>, C4<0>, C4<0>;
L_005EA3B8 .functor AND 1, v005E8AC0_0, v005B24D0_0, C4<1>, C4<1>;
v005B2580_0 .alias "address", 0 0, v005E8880_0;
v005B25D8_0 .alias "clk", 0 0, v005E88D8_0;
v005B2630_0 .alias "clr", 0 0, v005E8960_0;
v005B2688_0 .net "notX", 0 0, L_005EA310; 1 drivers
v005B26E0_0 .net "q", 0 0, v005B24D0_0; 1 drivers
v005B2738_0 .net "qnot", 0 0, v005B2528_0; 1 drivers
v005B2790_0 .alias "rw", 0 0, v005E89B8_0;
v005B27E8_0 .net8 "s", 0 0, RS_005B5D3C; 2 drivers
v005B2840_0 .net "x", 0 0, L_005E92A8; 1 drivers
S_005A5418 .scope module, "jkff1" "jkff" 2 15, 3 1, S_005A5638;
 .timescale 0 0;
v005B2370_0 .alias "clk", 0 0, v005B27E8_0;
v005B23C8_0 .alias "clr", 0 0, v005E8960_0;
v005B2420_0 .alias "j", 0 0, v005B2840_0;
v005B2478_0 .alias "k", 0 0, v005B2688_0;
v005B24D0_0 .var "q", 0 0;
v005B2528_0 .var "qnot", 0 0;
E_005B5020 .event posedge, v005B2370_0;
    .scope S_005A5748;
T_0 ;
    %wait E_0037F440;
    %load/v 8, v005E83B0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8510_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005E8408_0, 1;
    %load/v 9, v005E8460_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8510_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005E8408_0, 1;
    %inv 8, 1;
    %load/v 9, v005E8460_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8510_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v005E8408_0, 1;
    %load/v 9, v005E8460_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.6, 8;
    %load/v 8, v005E84B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E84B8_0, 0, 8;
    %load/v 8, v005E8510_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8510_0, 0, 8;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005A5A78;
T_1 ;
    %wait E_0037F8A0;
    %load/v 8, v005E7E88_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7F90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7FE8_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005E7EE0_0, 1;
    %load/v 9, v005E7F38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7F90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7FE8_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005E7EE0_0, 1;
    %inv 8, 1;
    %load/v 9, v005E7F38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7F90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7FE8_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v005E7EE0_0, 1;
    %load/v 9, v005E7F38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v005E7F90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7F90_0, 0, 8;
    %load/v 8, v005E7FE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7FE8_0, 0, 8;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_005A57D0;
T_2 ;
    %wait E_005B5700;
    %load/v 8, v005E7960_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7AC0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005E79B8_0, 1;
    %load/v 9, v005E7A10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7AC0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005E79B8_0, 1;
    %inv 8, 1;
    %load/v 9, v005E7A10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7AC0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005E79B8_0, 1;
    %load/v 9, v005E7A10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v005E7A68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7A68_0, 0, 8;
    %load/v 8, v005E7AC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7AC0_0, 0, 8;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005A58E0;
T_3 ;
    %wait E_005B5600;
    %load/v 8, v005E7008_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7168_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005E7060_0, 1;
    %load/v 9, v005E70B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7110_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7168_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005E7060_0, 1;
    %inv 8, 1;
    %load/v 9, v005E70B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7168_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005E7060_0, 1;
    %load/v 9, v005E70B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v005E7110_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7110_0, 0, 8;
    %load/v 8, v005E7168_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E7168_0, 0, 8;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005A54A0;
T_4 ;
    %wait E_005B5520;
    %load/v 8, v005E68D0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E69D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6A30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005E6928_0, 1;
    %load/v 9, v005E6980_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E69D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6A30_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005E6928_0, 1;
    %inv 8, 1;
    %load/v 9, v005E6980_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E69D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6A30_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005E6928_0, 1;
    %load/v 9, v005E6980_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v005E69D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E69D8_0, 0, 8;
    %load/v 8, v005E6A30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E6A30_0, 0, 8;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005A55B0;
T_5 ;
    %wait E_005B54A0;
    %load/v 8, v005B2E18_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F78_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005B2E70_0, 1;
    %load/v 9, v005B2EC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F78_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005B2E70_0, 1;
    %inv 8, 1;
    %load/v 9, v005B2EC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F78_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005B2E70_0, 1;
    %load/v 9, v005B2EC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v005B2F20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F20_0, 0, 8;
    %load/v 8, v005B2F78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2F78_0, 0, 8;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005A5308;
T_6 ;
    %wait E_005B5380;
    %load/v 8, v005B28F0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B29F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2A50_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005B2948_0, 1;
    %load/v 9, v005B29A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B29F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2A50_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005B2948_0, 1;
    %inv 8, 1;
    %load/v 9, v005B29A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B29F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2A50_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005B2948_0, 1;
    %load/v 9, v005B29A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v005B29F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B29F8_0, 0, 8;
    %load/v 8, v005B2A50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2A50_0, 0, 8;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005A5418;
T_7 ;
    %wait E_005B5020;
    %load/v 8, v005B23C8_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B24D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2528_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005B2420_0, 1;
    %load/v 9, v005B2478_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B24D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2528_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005B2420_0, 1;
    %inv 8, 1;
    %load/v 9, v005B2478_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B24D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2528_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005B2420_0, 1;
    %load/v 9, v005B2478_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %load/v 8, v005B24D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B24D0_0, 0, 8;
    %load/v 8, v005B2528_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2528_0, 0, 8;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005A5B88;
T_8 ;
    %vpi_call 2 42 "$display", " Time       x       s";
    %set/v v005E8B18_0, 0, 1;
    %set/v v005E8C78_0, 0, 8;
    %set/v v005E8BC8_0, 1, 1;
    %set/v v005E8B70_0, 1, 1;
    %delay 1, 0;
    %movi 8, 194, 8;
    %set/v v005E8C78_0, 8, 8;
    %set/v v005E8AC0_0, 1, 1;
    %set/v v005E8B70_0, 0, 1;
    %delay 2, 0;
    %set/v v005E8AC0_0, 1, 1;
    %delay 3, 0;
    %set/v v005E8AC0_0, 1, 1;
    %delay 3, 0;
    %vpi_call 2 51 "$finish";
    %end;
    .thread T_8;
    .scope S_005A5B88;
T_9 ;
    %delay 1, 0;
    %load/v 8, v005E8B18_0, 1;
    %inv 8, 1;
    %set/v v005E8B18_0, 8, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_005A5B88;
T_10 ;
    %wait E_005B5000;
    %vpi_call 2 59 "$display", "%2d %8b %8b ", $time, v005E8C78_0, v005E8C20_0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "F:\ARQ - Guias\Guia 10\Exercicio03.v";
    "./JKFF.v";
