{
  "module_name": "pinctrl-imx8mm.c",
  "hash_id": "f34e7a7f3935f2546016a4cc807029d81efef44e2a2181672b7c433afd1dc1d8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx8mm.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-imx.h\"\n\nenum imx8mm_pads {\n\tMX8MM_PAD_RESERVE0 = 0,\n\tMX8MM_PAD_RESERVE1 = 1,\n\tMX8MM_PAD_RESERVE2 = 2,\n\tMX8MM_PAD_RESERVE3 = 3,\n\tMX8MM_PAD_RESERVE4 = 4,\n\tMX8MM_PAD_RESERVE5 = 5,\n\tMX8MM_PAD_RESERVE6 = 6,\n\tMX8MM_PAD_RESERVE7 = 7,\n\tMX8MM_PAD_RESERVE8 = 8,\n\tMX8MM_PAD_RESERVE9 = 9,\n\tMX8MM_IOMUXC_GPIO1_IO00 = 10,\n\tMX8MM_IOMUXC_GPIO1_IO01 = 11,\n\tMX8MM_IOMUXC_GPIO1_IO02 = 12,\n\tMX8MM_IOMUXC_GPIO1_IO03 = 13,\n\tMX8MM_IOMUXC_GPIO1_IO04 = 14,\n\tMX8MM_IOMUXC_GPIO1_IO05 = 15,\n\tMX8MM_IOMUXC_GPIO1_IO06 = 16,\n\tMX8MM_IOMUXC_GPIO1_IO07 = 17,\n\tMX8MM_IOMUXC_GPIO1_IO08 = 18,\n\tMX8MM_IOMUXC_GPIO1_IO09 = 19,\n\tMX8MM_IOMUXC_GPIO1_IO10 = 20,\n\tMX8MM_IOMUXC_GPIO1_IO11 = 21,\n\tMX8MM_IOMUXC_GPIO1_IO12 = 22,\n\tMX8MM_IOMUXC_GPIO1_IO13 = 23,\n\tMX8MM_IOMUXC_GPIO1_IO14 = 24,\n\tMX8MM_IOMUXC_GPIO1_IO15 = 25,\n\tMX8MM_IOMUXC_ENET_MDC = 26,\n\tMX8MM_IOMUXC_ENET_MDIO = 27,\n\tMX8MM_IOMUXC_ENET_TD3 = 28,\n\tMX8MM_IOMUXC_ENET_TD2 = 29,\n\tMX8MM_IOMUXC_ENET_TD1 = 30,\n\tMX8MM_IOMUXC_ENET_TD0 = 31,\n\tMX8MM_IOMUXC_ENET_TX_CTL = 32,\n\tMX8MM_IOMUXC_ENET_TXC = 33,\n\tMX8MM_IOMUXC_ENET_RX_CTL = 34,\n\tMX8MM_IOMUXC_ENET_RXC = 35,\n\tMX8MM_IOMUXC_ENET_RD0 = 36,\n\tMX8MM_IOMUXC_ENET_RD1 = 37,\n\tMX8MM_IOMUXC_ENET_RD2 = 38,\n\tMX8MM_IOMUXC_ENET_RD3 = 39,\n\tMX8MM_IOMUXC_SD1_CLK = 40,\n\tMX8MM_IOMUXC_SD1_CMD = 41,\n\tMX8MM_IOMUXC_SD1_DATA0 = 42,\n\tMX8MM_IOMUXC_SD1_DATA1 = 43,\n\tMX8MM_IOMUXC_SD1_DATA2 = 44,\n\tMX8MM_IOMUXC_SD1_DATA3 = 45,\n\tMX8MM_IOMUXC_SD1_DATA4 = 46,\n\tMX8MM_IOMUXC_SD1_DATA5 = 47,\n\tMX8MM_IOMUXC_SD1_DATA6 = 48,\n\tMX8MM_IOMUXC_SD1_DATA7 = 49,\n\tMX8MM_IOMUXC_SD1_RESET_B = 50,\n\tMX8MM_IOMUXC_SD1_STROBE = 51,\n\tMX8MM_IOMUXC_SD2_CD_B = 52,\n\tMX8MM_IOMUXC_SD2_CLK = 53,\n\tMX8MM_IOMUXC_SD2_CMD = 54,\n\tMX8MM_IOMUXC_SD2_DATA0 = 55,\n\tMX8MM_IOMUXC_SD2_DATA1 = 56,\n\tMX8MM_IOMUXC_SD2_DATA2 = 57,\n\tMX8MM_IOMUXC_SD2_DATA3 = 58,\n\tMX8MM_IOMUXC_SD2_RESET_B = 59,\n\tMX8MM_IOMUXC_SD2_WP = 60,\n\tMX8MM_IOMUXC_NAND_ALE = 61,\n\tMX8MM_IOMUXC_NAND_CE0 = 62,\n\tMX8MM_IOMUXC_NAND_CE1 = 63,\n\tMX8MM_IOMUXC_NAND_CE2 = 64,\n\tMX8MM_IOMUXC_NAND_CE3 = 65,\n\tMX8MM_IOMUXC_NAND_CLE = 66,\n\tMX8MM_IOMUXC_NAND_DATA00 = 67,\n\tMX8MM_IOMUXC_NAND_DATA01 = 68,\n\tMX8MM_IOMUXC_NAND_DATA02 = 69,\n\tMX8MM_IOMUXC_NAND_DATA03 = 70,\n\tMX8MM_IOMUXC_NAND_DATA04 = 71,\n\tMX8MM_IOMUXC_NAND_DATA05 = 72,\n\tMX8MM_IOMUXC_NAND_DATA06 = 73,\n\tMX8MM_IOMUXC_NAND_DATA07 = 74,\n\tMX8MM_IOMUXC_NAND_DQS = 75,\n\tMX8MM_IOMUXC_NAND_RE_B = 76,\n\tMX8MM_IOMUXC_NAND_READY_B = 77,\n\tMX8MM_IOMUXC_NAND_WE_B = 78,\n\tMX8MM_IOMUXC_NAND_WP_B = 79,\n\tMX8MM_IOMUXC_SAI5_RXFS = 80,\n\tMX8MM_IOMUXC_SAI5_RXC = 81,\n\tMX8MM_IOMUXC_SAI5_RXD0 = 82,\n\tMX8MM_IOMUXC_SAI5_RXD1 = 83,\n\tMX8MM_IOMUXC_SAI5_RXD2 = 84,\n\tMX8MM_IOMUXC_SAI5_RXD3 = 85,\n\tMX8MM_IOMUXC_SAI5_MCLK = 86,\n\tMX8MM_IOMUXC_SAI1_RXFS = 87,\n\tMX8MM_IOMUXC_SAI1_RXC = 88,\n\tMX8MM_IOMUXC_SAI1_RXD0 = 89,\n\tMX8MM_IOMUXC_SAI1_RXD1 = 90,\n\tMX8MM_IOMUXC_SAI1_RXD2 = 91,\n\tMX8MM_IOMUXC_SAI1_RXD3 = 92,\n\tMX8MM_IOMUXC_SAI1_RXD4 = 93,\n\tMX8MM_IOMUXC_SAI1_RXD5 = 94,\n\tMX8MM_IOMUXC_SAI1_RXD6 = 95,\n\tMX8MM_IOMUXC_SAI1_RXD7 = 96,\n\tMX8MM_IOMUXC_SAI1_TXFS = 97,\n\tMX8MM_IOMUXC_SAI1_TXC = 98,\n\tMX8MM_IOMUXC_SAI1_TXD0 = 99,\n\tMX8MM_IOMUXC_SAI1_TXD1 = 100,\n\tMX8MM_IOMUXC_SAI1_TXD2 = 101,\n\tMX8MM_IOMUXC_SAI1_TXD3 = 102,\n\tMX8MM_IOMUXC_SAI1_TXD4 = 103,\n\tMX8MM_IOMUXC_SAI1_TXD5 = 104,\n\tMX8MM_IOMUXC_SAI1_TXD6 = 105,\n\tMX8MM_IOMUXC_SAI1_TXD7 = 106,\n\tMX8MM_IOMUXC_SAI1_MCLK = 107,\n\tMX8MM_IOMUXC_SAI2_RXFS = 108,\n\tMX8MM_IOMUXC_SAI2_RXC = 109,\n\tMX8MM_IOMUXC_SAI2_RXD0 = 110,\n\tMX8MM_IOMUXC_SAI2_TXFS = 111,\n\tMX8MM_IOMUXC_SAI2_TXC = 112,\n\tMX8MM_IOMUXC_SAI2_TXD0 = 113,\n\tMX8MM_IOMUXC_SAI2_MCLK = 114,\n\tMX8MM_IOMUXC_SAI3_RXFS = 115,\n\tMX8MM_IOMUXC_SAI3_RXC = 116,\n\tMX8MM_IOMUXC_SAI3_RXD = 117,\n\tMX8MM_IOMUXC_SAI3_TXFS = 118,\n\tMX8MM_IOMUXC_SAI3_TXC = 119,\n\tMX8MM_IOMUXC_SAI3_TXD = 120,\n\tMX8MM_IOMUXC_SAI3_MCLK = 121,\n\tMX8MM_IOMUXC_SPDIF_TX = 122,\n\tMX8MM_IOMUXC_SPDIF_RX = 123,\n\tMX8MM_IOMUXC_SPDIF_EXT_CLK = 124,\n\tMX8MM_IOMUXC_ECSPI1_SCLK = 125,\n\tMX8MM_IOMUXC_ECSPI1_MOSI = 126,\n\tMX8MM_IOMUXC_ECSPI1_MISO = 127,\n\tMX8MM_IOMUXC_ECSPI1_SS0 = 128,\n\tMX8MM_IOMUXC_ECSPI2_SCLK = 129,\n\tMX8MM_IOMUXC_ECSPI2_MOSI = 130,\n\tMX8MM_IOMUXC_ECSPI2_MISO = 131,\n\tMX8MM_IOMUXC_ECSPI2_SS0 = 132,\n\tMX8MM_IOMUXC_I2C1_SCL = 133,\n\tMX8MM_IOMUXC_I2C1_SDA = 134,\n\tMX8MM_IOMUXC_I2C2_SCL = 135,\n\tMX8MM_IOMUXC_I2C2_SDA = 136,\n\tMX8MM_IOMUXC_I2C3_SCL = 137,\n\tMX8MM_IOMUXC_I2C3_SDA = 138,\n\tMX8MM_IOMUXC_I2C4_SCL = 139,\n\tMX8MM_IOMUXC_I2C4_SDA = 140,\n\tMX8MM_IOMUXC_UART1_RXD = 141,\n\tMX8MM_IOMUXC_UART1_TXD = 142,\n\tMX8MM_IOMUXC_UART2_RXD = 143,\n\tMX8MM_IOMUXC_UART2_TXD = 144,\n\tMX8MM_IOMUXC_UART3_RXD = 145,\n\tMX8MM_IOMUXC_UART3_TXD = 146,\n\tMX8MM_IOMUXC_UART4_RXD = 147,\n\tMX8MM_IOMUXC_UART4_TXD = 148,\n};\n\n \nstatic const struct pinctrl_pin_desc imx8mm_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE0),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE1),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE2),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE3),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE4),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE5),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE6),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE7),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE8),\n\tIMX_PINCTRL_PIN(MX8MM_PAD_RESERVE9),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO00),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO01),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO02),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO03),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO04),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO05),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO06),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO07),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO08),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO09),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO10),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO11),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO12),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO13),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO14),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_GPIO1_IO15),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_MDC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_MDIO),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_TD3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_TD2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_TD1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_TD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_TX_CTL),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_TXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_RX_CTL),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_RXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_RD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_RD1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_RD2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ENET_RD3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_CLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_CMD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA4),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA5),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA6),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_DATA7),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_RESET_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD1_STROBE),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_CD_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_CLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_CMD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_DATA0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_DATA1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_DATA2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_DATA3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_RESET_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SD2_WP),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_ALE),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_CE0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_CE1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_CE2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_CE3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_CLE),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA00),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA01),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA02),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA03),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA04),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA05),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA06),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DATA07),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_DQS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_RE_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_READY_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_WE_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_NAND_WP_B),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_RXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_RXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_RXD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_RXD1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_RXD2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_RXD3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI5_MCLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD4),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD5),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD6),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_RXD7),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD1),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD2),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD3),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD4),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD5),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD6),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_TXD7),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI1_MCLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_RXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_RXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_RXD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_TXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_TXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_TXD0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI2_MCLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_RXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_RXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_RXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_TXFS),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_TXC),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_TXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SAI3_MCLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SPDIF_TX),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SPDIF_RX),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_SPDIF_EXT_CLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI1_SCLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI1_MOSI),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI1_MISO),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI1_SS0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI2_SCLK),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI2_MOSI),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI2_MISO),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_ECSPI2_SS0),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C1_SCL),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C1_SDA),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C2_SCL),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C2_SDA),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C3_SCL),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C3_SDA),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C4_SCL),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_I2C4_SDA),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART1_RXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART1_TXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART2_RXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART2_TXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART3_RXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART3_TXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART4_RXD),\n\tIMX_PINCTRL_PIN(MX8MM_IOMUXC_UART4_TXD),\n};\n\nstatic const struct imx_pinctrl_soc_info imx8mm_pinctrl_info = {\n\t.pins = imx8mm_pinctrl_pads,\n\t.npins = ARRAY_SIZE(imx8mm_pinctrl_pads),\n\t.gpr_compatible = \"fsl,imx8mm-iomuxc-gpr\",\n};\n\nstatic const struct of_device_id imx8mm_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx8mm-iomuxc\", .data = &imx8mm_pinctrl_info, },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, imx8mm_pinctrl_of_match);\n\nstatic int imx8mm_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn imx_pinctrl_probe(pdev, &imx8mm_pinctrl_info);\n}\n\nstatic struct platform_driver imx8mm_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"imx8mm-pinctrl\",\n\t\t.of_match_table = imx8mm_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx8mm_pinctrl_probe,\n};\n\nstatic int __init imx8mm_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx8mm_pinctrl_driver);\n}\narch_initcall(imx8mm_pinctrl_init);\n\nMODULE_AUTHOR(\"Bai Ping <ping.bai@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP i.MX8MM pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}