
Lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000048  00800100  00000aa2  00000b16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000aa2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000005c  00000000  00000000  00000b5e  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000bbc  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000128  00000000  00000000  00000c00  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001797  00000000  00000000  00000d28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ed1  00000000  00000000  000024bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b58  00000000  00000000  00003390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000224  00000000  00000000  00003ee8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000075b  00000000  00000000  0000410c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000084d  00000000  00000000  00004867  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000b8  00000000  00000000  000050b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
   8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
   c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  10:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  14:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  18:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  1c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  20:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  24:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  28:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  2c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  30:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  34:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  38:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  3c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  40:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  44:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  48:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  4c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  50:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  54:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  58:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  5c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  60:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  64:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  68:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  6c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  70:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  74:	0c 94 ee 01 	jmp	0x3dc	; 0x3dc <__vector_29>
  78:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  7c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  80:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  84:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  88:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  8c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  90:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  94:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  98:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  9c:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a0:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a4:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>
  a8:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e2 ea       	ldi	r30, 0xA2	; 162
  c0:	fa e0       	ldi	r31, 0x0A	; 10
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a8 34       	cpi	r26, 0x48	; 72
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>
  ce:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <main>
  d2:	0c 94 4f 05 	jmp	0xa9e	; 0xa9e <_exit>

000000d6 <__bad_interrupt>:
  d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000da <delay_s>:

;==============================================================================
; delay of ca 1s (including RCALL)
;==============================================================================
delay_s:
	LDI		R24, 250 
  da:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL	delay_ms
  dc:	1e d0       	rcall	.+60     	; 0x11a <delay_ms>
	LDI		R24, 250 
  de:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL	delay_ms
  e0:	1c d0       	rcall	.+56     	; 0x11a <delay_ms>
	LDI		R24, 250 
  e2:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL	delay_ms
  e4:	1a d0       	rcall	.+52     	; 0x11a <delay_ms>
	LDI		R24, 250 
  e6:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL	delay_ms
  e8:	18 d0       	rcall	.+48     	; 0x11a <delay_ms>
	LDI		R24, 250 
  ea:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL	delay_ms
  ec:	16 d0       	rcall	.+44     	; 0x11a <delay_ms>
	LDI		R24, 250 
  ee:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL	delay_ms
  f0:	14 d0       	rcall	.+40     	; 0x11a <delay_ms>
	RET
  f2:	08 95       	ret

000000f4 <delay_ay>:
	...
	NOP
	NOP
	NOP
	NOP
	
	RET
  fc:	08 95       	ret

000000fe <delay_1_micros>:
	...
	NOP
	NOP
	NOP
	NOP			; vi la till 8st dvs totalt 16

	RET
 10e:	08 95       	ret

00000110 <delay_micros>:
; Delay of 1 췃s // 16-4 = 12 cyklar i hela rutinen under 
; Felmarginal har stor p친verkan vid upphov till en liten f칬rdr칬jning 
;	LDI + RCALL = 4 cycles
;==============================================================================
delay_micros:   /* UPPGIFT: komplettera med ett antal NOP-instruktioner!!! */
	RCALL delay_ay
 110:	f1 df       	rcall	.-30     	; 0xf4 <delay_ay>
	DEC R24
 112:	8a 95       	dec	r24
	CPI R24, 0			; more loops to do?
 114:	80 30       	cpi	r24, 0x00	; 0
	BRNE delay_micros	;	continue!
 116:	e1 f7       	brne	.-8      	; 0x110 <delay_micros>
	RET
 118:	08 95       	ret

0000011a <delay_ms>:
; Delay of 1 ms
; Felmarginal kan f칬rsummas vid upphov till stor f칬rdr칬jning
;	LDI + RCALL = 4 cycles
;==============================================================================
delay_ms:
	MOV R19, R24
 11a:	38 2f       	mov	r19, r24

0000011c <loop_dms>:
loop_dms:
	LDI R24, 250
 11c:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 11e:	f8 df       	rcall	.-16     	; 0x110 <delay_micros>
	LDI R24, 250
 120:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 122:	f6 df       	rcall	.-20     	; 0x110 <delay_micros>
	LDI R24, 250
 124:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 126:	f4 df       	rcall	.-24     	; 0x110 <delay_micros>
	LDI R24, 250
 128:	8a ef       	ldi	r24, 0xFA	; 250
	RCALL delay_micros
 12a:	f2 df       	rcall	.-28     	; 0x110 <delay_micros>
	DEC R19
 12c:	3a 95       	dec	r19
	CPI R19, 0			; more loops to do?
 12e:	30 30       	cpi	r19, 0x00	; 0
	BRNE loop_dms		;	continue!
 130:	a9 f7       	brne	.-22     	; 0x11c <loop_dms>
	RET
 132:	08 95       	ret

00000134 <hmi_init>:
 *	- init numeric keyboard
 *	- init LCD
 */
void hmi_init(void)
{
	numkey_init();
 134:	0e 94 c1 00 	call	0x182	; 0x182 <numkey_init>
	lcd_init();
 138:	0e 94 a5 01 	call	0x34a	; 0x34a <lcd_init>
 13c:	08 95       	ret

0000013e <output_msg>:
 *	p_str1: pointer to first character of the string.
 *	p_str2: pointer to first character of the string.
 *  delay_after_msg: number of seconds to wait after message is shown.
 */
void output_msg(char *p_str1, char *p_str2, uint8_t delay_after_msg)
{
 13e:	ef 92       	push	r14
 140:	ff 92       	push	r15
 142:	0f 93       	push	r16
 144:	1f 93       	push	r17
 146:	cf 93       	push	r28
 148:	7c 01       	movw	r14, r24
 14a:	8b 01       	movw	r16, r22
 14c:	c4 2f       	mov	r28, r20
	lcd_set_cursor_mode(CURSOR_OFF);
 14e:	80 e0       	ldi	r24, 0x00	; 0
 150:	0e 94 9f 01 	call	0x33e	; 0x33e <lcd_set_cursor_mode>
	lcd_clear();
 154:	0e 94 97 01 	call	0x32e	; 0x32e <lcd_clear>
	lcd_write_str(p_str1);
 158:	c7 01       	movw	r24, r14
 15a:	0e 94 dd 01 	call	0x3ba	; 0x3ba <lcd_write_str>
	lcd_set_cursor_pos(1, 0);
 15e:	60 e0       	ldi	r22, 0x00	; 0
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <lcd_set_cursor_pos>
	lcd_write_str(p_str2);
 166:	c8 01       	movw	r24, r16
 168:	0e 94 dd 01 	call	0x3ba	; 0x3ba <lcd_write_str>
	
	if (delay_after_msg > 0) {
 16c:	cc 23       	and	r28, r28
 16e:	19 f0       	breq	.+6      	; 0x176 <output_msg+0x38>
		delay_s(delay_after_msg);
 170:	8c 2f       	mov	r24, r28
 172:	0e 94 6d 00 	call	0xda	; 0xda <delay_s>
	}
 176:	cf 91       	pop	r28
 178:	1f 91       	pop	r17
 17a:	0f 91       	pop	r16
 17c:	ff 90       	pop	r15
 17e:	ef 90       	pop	r14
 180:	08 95       	ret

00000182 <numkey_init>:
 * This function configures the ports and pins to be used by the keyboard.
 */
void numkey_init(void)
{
	// PE6 (D7) as input (key pressed?)
	DDRE = 0x00;
 182:	1d b8       	out	0x0d, r1	; 13
	// PB4-PB7 (D8-D11) as outputs (MUX and decoder)
	DDRB = 0xF0;
 184:	80 ef       	ldi	r24, 0xF0	; 240
 186:	84 b9       	out	0x04, r24	; 4
 188:	08 95       	ret

0000018a <numkey_read>:
 * return:
 *	If a key is pressed, then a character that represents the key is returned.
 *	Otherwise, a NO_KEY character is returned!
 */
char numkey_read(void)
{
 18a:	0f 93       	push	r16
 18c:	1f 93       	push	r17
 18e:	cf 93       	push	r28
 190:	df 93       	push	r29
 192:	c0 e0       	ldi	r28, 0x00	; 0
 194:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t	i;
	for(i = 0; i < 12; i++) {
		// set column and row
		
		SET_BIT_LEVELS(PORTB, 0b00001111, i<<4);        //f칬r att s칛tta bitar i registret PORTB!
 196:	85 b1       	in	r24, 0x05	; 5
 198:	28 2f       	mov	r18, r24
 19a:	2f 70       	andi	r18, 0x0F	; 15
 19c:	ce 01       	movw	r24, r28
 19e:	82 95       	swap	r24
 1a0:	92 95       	swap	r25
 1a2:	90 7f       	andi	r25, 0xF0	; 240
 1a4:	98 27       	eor	r25, r24
 1a6:	80 7f       	andi	r24, 0xF0	; 240
 1a8:	98 27       	eor	r25, r24
 1aa:	82 2b       	or	r24, r18
 1ac:	85 b9       	out	0x05, r24	; 5
		                       // wait before reading pin
		delay_ms(1);
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
		// if key was pressed...
		if (PINE & (1<<6)) {	// UPPGIFT: skriv om det logiska uttrycket i if-satsen, s친 att uttrycket blir sant om bit 6 i PINE 칛r 1.
 1b4:	66 9b       	sbis	0x0c, 6	; 12
 1b6:	05 c0       	rjmp	.+10     	; 0x1c2 <numkey_read+0x38>
			return key_map[i];
 1b8:	fe 01       	movw	r30, r28
 1ba:	ee 5f       	subi	r30, 0xFE	; 254
 1bc:	fe 4f       	sbci	r31, 0xFE	; 254
 1be:	80 81       	ld	r24, Z
 1c0:	05 c0       	rjmp	.+10     	; 0x1cc <numkey_read+0x42>
 1c2:	21 96       	adiw	r28, 0x01	; 1
 *	Otherwise, a NO_KEY character is returned!
 */
char numkey_read(void)
{
	uint8_t	i;
	for(i = 0; i < 12; i++) {
 1c4:	cc 30       	cpi	r28, 0x0C	; 12
 1c6:	d1 05       	cpc	r29, r1
 1c8:	31 f7       	brne	.-52     	; 0x196 <numkey_read+0xc>
		if (PINE & (1<<6)) {	// UPPGIFT: skriv om det logiska uttrycket i if-satsen, s친 att uttrycket blir sant om bit 6 i PINE 칛r 1.
			return key_map[i];
		}
	}
	// no key was pressed!
	return NO_KEY;
 1ca:	80 e0       	ldi	r24, 0x00	; 0
 1cc:	df 91       	pop	r29
 1ce:	cf 91       	pop	r28
 1d0:	1f 91       	pop	r17
 1d2:	0f 91       	pop	r16
 1d4:	08 95       	ret

000001d6 <main>:
#include "regulator/regulator.h"
#include "numkey/numkey.h"
#include "delay/delay.h"

int main(void)
{	
 1d6:	cf 93       	push	r28
 1d8:	df 93       	push	r29
 1da:	cd b7       	in	r28, 0x3d	; 61
 1dc:	de b7       	in	r29, 0x3e	; 62
 1de:	61 97       	sbiw	r28, 0x11	; 17
 1e0:	0f b6       	in	r0, 0x3f	; 63
 1e2:	f8 94       	cli
 1e4:	de bf       	out	0x3e, r29	; 62
 1e6:	0f be       	out	0x3f, r0	; 63
 1e8:	cd bf       	out	0x3d, r28	; 61
	temp_init();
 1ea:	0e 94 0b 02 	call	0x416	; 0x416 <temp_init>
	hmi_init();
 1ee:	0e 94 9a 00 	call	0x134	; 0x134 <hmi_init>
	numkey_init();
 1f2:	0e 94 c1 00 	call	0x182	; 0x182 <numkey_init>
	
	uint8_t key;
	uint8_t regulator;
	state_t current_state = MOTOR_OFF;
 1f6:	10 e0       	ldi	r17, 0x00	; 0
			}
			else if (key == 1){
				next_state = MOTOR_OFF;
			}
			else if (regulator > 0){
				next_state = MOTOR_RUNNING;
 1f8:	68 94       	set
 1fa:	88 24       	eor	r8, r8
 1fc:	81 f8       	bld	r8, 1
			if (key == NO_KEY){
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
				output_msg("MOTOR IS ON.", motor_str, 0);
			}
			else if (key == 1){
				next_state = MOTOR_OFF;
 1fe:	e1 2c       	mov	r14, r1
				next_state = MOTOR_ON;
			} break;
			
			case MOTOR_ON:
			if (key == NO_KEY){
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
 200:	0f 2e       	mov	r0, r31
 202:	ff ed       	ldi	r31, 0xDF	; 223
 204:	9f 2e       	mov	r9, r31
 206:	f0 2d       	mov	r31, r0
 208:	0f 2e       	mov	r0, r31
 20a:	fe e0       	ldi	r31, 0x0E	; 14
 20c:	af 2e       	mov	r10, r31
 20e:	f1 e0       	ldi	r31, 0x01	; 1
 210:	bf 2e       	mov	r11, r31
 212:	f0 2d       	mov	r31, r0
 214:	ce 01       	movw	r24, r28
 216:	01 96       	adiw	r24, 0x01	; 1
 218:	6c 01       	movw	r12, r24
			if (key == NO_KEY){
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
				output_msg("MOTOR IS OFF.", motor_str, 0);
			}
			else if (key == '2' && regulator == '0'){
				next_state = MOTOR_ON;
 21a:	77 24       	eor	r7, r7
 21c:	73 94       	inc	r7
 21e:	02 c0       	rjmp	.+4      	; 0x224 <main+0x4e>
			if (key == NO_KEY){
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
				output_msg("MOTOR IS ON.", motor_str, 0);
			}
			else if (key == 1){
				next_state = MOTOR_OFF;
 220:	fe 2c       	mov	r15, r14
				//sprintf(motor_str, "%u%cC %u%cF", temp_read_celsius(), 0xDF, temp_read_fahrenheit(), 0xDF);
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
				output_msg("MOTOR IS RUNNING.", motor_str, 0);
			}
			else if (key == '1'){
				next_state =  MOTOR_OFF;
 222:	1f 2d       	mov	r17, r15
	state_t current_state = MOTOR_OFF;
	state_t next_state;
	char motor_str[17];					//ska ha plats f他 16 synliga tecken

	while (1) {
		key = numkey_read();
 224:	0e 94 c5 00 	call	0x18a	; 0x18a <numkey_read>
 228:	08 2f       	mov	r16, r24
		regulator = regulator_read_value();
 22a:	0e 94 2b 02 	call	0x456	; 0x456 <regulator_read_value>
		switch (current_state) {
 22e:	11 30       	cpi	r17, 0x01	; 1
 230:	19 f1       	breq	.+70     	; 0x278 <main+0xa2>
 232:	20 f0       	brcs	.+8      	; 0x23c <main+0x66>
 234:	12 30       	cpi	r17, 0x02	; 2
 236:	09 f4       	brne	.+2      	; 0x23a <main+0x64>
 238:	3f c0       	rjmp	.+126    	; 0x2b8 <main+0xe2>
 23a:	f3 cf       	rjmp	.-26     	; 0x222 <main+0x4c>
			
			case MOTOR_OFF:
			if (key == NO_KEY){
 23c:	01 11       	cpse	r16, r1
 23e:	16 c0       	rjmp	.+44     	; 0x26c <main+0x96>
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
 240:	1f 92       	push	r1
 242:	9f 92       	push	r9
 244:	1f 92       	push	r1
 246:	8f 93       	push	r24
 248:	bf 92       	push	r11
 24a:	af 92       	push	r10
 24c:	df 92       	push	r13
 24e:	cf 92       	push	r12
 250:	0e 94 65 02 	call	0x4ca	; 0x4ca <sprintf>
				output_msg("MOTOR IS OFF.", motor_str, 0);
 254:	4e 2d       	mov	r20, r14
 256:	b6 01       	movw	r22, r12
 258:	8b e1       	ldi	r24, 0x1B	; 27
 25a:	91 e0       	ldi	r25, 0x01	; 1
 25c:	0e 94 9f 00 	call	0x13e	; 0x13e <output_msg>
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	f8 94       	cli
 264:	de bf       	out	0x3e, r29	; 62
 266:	0f be       	out	0x3f, r0	; 63
 268:	cd bf       	out	0x3d, r28	; 61
 26a:	db cf       	rjmp	.-74     	; 0x222 <main+0x4c>
			}
			else if (key == '2' && regulator == '0'){
 26c:	02 33       	cpi	r16, 0x32	; 50
 26e:	c9 f6       	brne	.-78     	; 0x222 <main+0x4c>
 270:	80 33       	cpi	r24, 0x30	; 48
 272:	b9 f6       	brne	.-82     	; 0x222 <main+0x4c>
				next_state = MOTOR_ON;
 274:	f7 2c       	mov	r15, r7
 276:	d5 cf       	rjmp	.-86     	; 0x222 <main+0x4c>
			} break;
			
			case MOTOR_ON:
			if (key == NO_KEY){
 278:	01 11       	cpse	r16, r1
 27a:	16 c0       	rjmp	.+44     	; 0x2a8 <main+0xd2>
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
 27c:	1f 92       	push	r1
 27e:	9f 92       	push	r9
 280:	1f 92       	push	r1
 282:	8f 93       	push	r24
 284:	bf 92       	push	r11
 286:	af 92       	push	r10
 288:	df 92       	push	r13
 28a:	cf 92       	push	r12
 28c:	0e 94 65 02 	call	0x4ca	; 0x4ca <sprintf>
				output_msg("MOTOR IS ON.", motor_str, 0);
 290:	4e 2d       	mov	r20, r14
 292:	b6 01       	movw	r22, r12
 294:	89 e2       	ldi	r24, 0x29	; 41
 296:	91 e0       	ldi	r25, 0x01	; 1
 298:	0e 94 9f 00 	call	0x13e	; 0x13e <output_msg>
 29c:	0f b6       	in	r0, 0x3f	; 63
 29e:	f8 94       	cli
 2a0:	de bf       	out	0x3e, r29	; 62
 2a2:	0f be       	out	0x3f, r0	; 63
 2a4:	cd bf       	out	0x3d, r28	; 61
 2a6:	bd cf       	rjmp	.-134    	; 0x222 <main+0x4c>
			}
			else if (key == 1){
 2a8:	01 30       	cpi	r16, 0x01	; 1
 2aa:	09 f4       	brne	.+2      	; 0x2ae <main+0xd8>
 2ac:	b9 cf       	rjmp	.-142    	; 0x220 <main+0x4a>
				next_state = MOTOR_OFF;
			}
			else if (regulator > 0){
 2ae:	88 23       	and	r24, r24
 2b0:	09 f4       	brne	.+2      	; 0x2b4 <main+0xde>
 2b2:	b7 cf       	rjmp	.-146    	; 0x222 <main+0x4c>
				next_state = MOTOR_RUNNING;
 2b4:	f8 2c       	mov	r15, r8
 2b6:	b5 cf       	rjmp	.-150    	; 0x222 <main+0x4c>
			} break;
			
			case MOTOR_RUNNING:
			if (key == NO_KEY){
 2b8:	01 11       	cpse	r16, r1
 2ba:	16 c0       	rjmp	.+44     	; 0x2e8 <main+0x112>
				//sprintf(motor_str, "%u%cC %u%cF", temp_read_celsius(), 0xDF, temp_read_fahrenheit(), 0xDF);
				sprintf(motor_str, "%u%c procent", regulator, 0xDF);
 2bc:	1f 92       	push	r1
 2be:	9f 92       	push	r9
 2c0:	1f 92       	push	r1
 2c2:	8f 93       	push	r24
 2c4:	bf 92       	push	r11
 2c6:	af 92       	push	r10
 2c8:	df 92       	push	r13
 2ca:	cf 92       	push	r12
 2cc:	0e 94 65 02 	call	0x4ca	; 0x4ca <sprintf>
				output_msg("MOTOR IS RUNNING.", motor_str, 0);
 2d0:	4e 2d       	mov	r20, r14
 2d2:	b6 01       	movw	r22, r12
 2d4:	86 e3       	ldi	r24, 0x36	; 54
 2d6:	91 e0       	ldi	r25, 0x01	; 1
 2d8:	0e 94 9f 00 	call	0x13e	; 0x13e <output_msg>
 2dc:	0f b6       	in	r0, 0x3f	; 63
 2de:	f8 94       	cli
 2e0:	de bf       	out	0x3e, r29	; 62
 2e2:	0f be       	out	0x3f, r0	; 63
 2e4:	cd bf       	out	0x3d, r28	; 61
 2e6:	9d cf       	rjmp	.-198    	; 0x222 <main+0x4c>
			}
			else if (key == '1'){
 2e8:	01 33       	cpi	r16, 0x31	; 49
 2ea:	09 f0       	breq	.+2      	; 0x2ee <main+0x118>
 2ec:	9a cf       	rjmp	.-204    	; 0x222 <main+0x4c>
				next_state =  MOTOR_OFF;
 2ee:	fe 2c       	mov	r15, r14
 2f0:	98 cf       	rjmp	.-208    	; 0x222 <main+0x4c>

000002f2 <write_4bit_msb>:
 *	data: 4 bits of data
 */
static void write_4bit_msb(uint8_t data)
{
	//write data
	SET_BIT_LEVELS(PORTF, 0x0F, data);	
 2f2:	91 b3       	in	r25, 0x11	; 17
 2f4:	9f 70       	andi	r25, 0x0F	; 15
 2f6:	80 7f       	andi	r24, 0xF0	; 240
 2f8:	89 2b       	or	r24, r25
 2fa:	81 bb       	out	0x11, r24	; 17
	// generate pulse on the Enable pin
	SET_BIT(PORTD, 7);
 2fc:	5f 9a       	sbi	0x0b, 7	; 11
	delay_1_micros();
 2fe:	0e 94 7f 00 	call	0xfe	; 0xfe <delay_1_micros>
	CLR_BIT(PORTD, 7);
 302:	5f 98       	cbi	0x0b, 7	; 11
 304:	08 95       	ret

00000306 <lcd_write>:
 * parameter:
 *	lcd_reg: register to communicate with (Instruction or Data register)
 *	data: 8-bit instruction or data (character)
 */
void lcd_write(enum lcd_register lcd_reg, uint8_t data)
{
 306:	cf 93       	push	r28
 308:	c6 2f       	mov	r28, r22
	// select register
	if (lcd_reg == INSTRUCTION) {
 30a:	81 11       	cpse	r24, r1
 30c:	02 c0       	rjmp	.+4      	; 0x312 <lcd_write+0xc>
		CLR_BIT(PORTD, 6);	// Instruction Register
 30e:	5e 98       	cbi	0x0b, 6	; 11
 310:	01 c0       	rjmp	.+2      	; 0x314 <lcd_write+0xe>
	} else {
		SET_BIT(PORTD, 6);	// Data Register
 312:	5e 9a       	sbi	0x0b, 6	; 11
	}
	// write data
	write_4bit_msb(data);
 314:	8c 2f       	mov	r24, r28
 316:	0e 94 79 01 	call	0x2f2	; 0x2f2 <write_4bit_msb>
	write_4bit_msb(data << 4);
 31a:	8c 2f       	mov	r24, r28
 31c:	82 95       	swap	r24
 31e:	80 7f       	andi	r24, 0xF0	; 240
 320:	0e 94 79 01 	call	0x2f2	; 0x2f2 <write_4bit_msb>
	delay_micros(45);
 324:	8d e2       	ldi	r24, 0x2D	; 45
 326:	0e 94 88 00 	call	0x110	; 0x110 <delay_micros>
}
 32a:	cf 91       	pop	r28
 32c:	08 95       	ret

0000032e <lcd_clear>:
/*
 * Clears the LCD and moves the cursor to position row 0, column 0.
 */
void lcd_clear(void)
{
	lcd_write(INSTRUCTION, 0x01);
 32e:	61 e0       	ldi	r22, 0x01	; 1
 330:	80 e0       	ldi	r24, 0x00	; 0
 332:	0e 94 83 01 	call	0x306	; 0x306 <lcd_write>
	delay_ms(2);
 336:	82 e0       	ldi	r24, 0x02	; 2
 338:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
 33c:	08 95       	ret

0000033e <lcd_set_cursor_mode>:
 */
void lcd_set_cursor_mode(enum lcd_cursor mode)
{
	uint8_t cursor_mode;
	cursor_mode = 0x0C | mode;
	lcd_write(INSTRUCTION, cursor_mode);
 33e:	68 2f       	mov	r22, r24
 340:	6c 60       	ori	r22, 0x0C	; 12
 342:	80 e0       	ldi	r24, 0x00	; 0
 344:	0e 94 83 01 	call	0x306	; 0x306 <lcd_write>
 348:	08 95       	ret

0000034a <lcd_init>:
 *	- configuration of LCD communication
 */
void lcd_init(void)
{
	// PF4-PF7 (A3-A0) as outputs (LCD D4-D7)
	DDRF = 0xF0;
 34a:	80 ef       	ldi	r24, 0xF0	; 240
 34c:	80 bb       	out	0x10, r24	; 16
	// PD6 & PD7 (D12 & D6) as outputs (LCD RS & LCD E)
	DDRD = 0xC0;
 34e:	80 ec       	ldi	r24, 0xC0	; 192
 350:	8a b9       	out	0x0a, r24	; 10
	
	// wait more than 15 ms after power-up!
	delay_ms(20);
 352:	84 e1       	ldi	r24, 0x14	; 20
 354:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
	// select Instruction Register
	CLR_BIT(PORTD, 6);
 358:	5e 98       	cbi	0x0b, 6	; 11

	// Function Set: 8 bit data interface
	write_4bit_msb(0x30);
 35a:	80 e3       	ldi	r24, 0x30	; 48
 35c:	0e 94 79 01 	call	0x2f2	; 0x2f2 <write_4bit_msb>
	delay_ms(10);
 360:	8a e0       	ldi	r24, 0x0A	; 10
 362:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
	write_4bit_msb(0x30);
 366:	80 e3       	ldi	r24, 0x30	; 48
 368:	0e 94 79 01 	call	0x2f2	; 0x2f2 <write_4bit_msb>
	delay_ms(10);
 36c:	8a e0       	ldi	r24, 0x0A	; 10
 36e:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>
	write_4bit_msb(0x30);
 372:	80 e3       	ldi	r24, 0x30	; 48
 374:	0e 94 79 01 	call	0x2f2	; 0x2f2 <write_4bit_msb>
	delay_ms(10);
 378:	8a e0       	ldi	r24, 0x0A	; 10
 37a:	0e 94 8d 00 	call	0x11a	; 0x11a <delay_ms>

	// Function Set: switch to 4 bit data interface
	write_4bit_msb(0x20);
 37e:	80 e2       	ldi	r24, 0x20	; 32
 380:	0e 94 79 01 	call	0x2f2	; 0x2f2 <write_4bit_msb>
	delay_micros(45);
 384:	8d e2       	ldi	r24, 0x2D	; 45
 386:	0e 94 88 00 	call	0x110	; 0x110 <delay_micros>

	// Function Set: 4 bit data interface, 2 lines, font 5x10
	lcd_write(INSTRUCTION, 0x28);		
 38a:	68 e2       	ldi	r22, 0x28	; 40
 38c:	80 e0       	ldi	r24, 0x00	; 0
 38e:	0e 94 83 01 	call	0x306	; 0x306 <lcd_write>

	// Display on, no cursor
	lcd_set_cursor_mode(CURSOR_OFF);
 392:	80 e0       	ldi	r24, 0x00	; 0
 394:	0e 94 9f 01 	call	0x33e	; 0x33e <lcd_set_cursor_mode>

	// clear display
	lcd_clear();
 398:	0e 94 97 01 	call	0x32e	; 0x32e <lcd_clear>

	// Entry Mode Set: incremental cursor movement, no display shift
	lcd_write(INSTRUCTION, 0x06);
 39c:	66 e0       	ldi	r22, 0x06	; 6
 39e:	80 e0       	ldi	r24, 0x00	; 0
 3a0:	0e 94 83 01 	call	0x306	; 0x306 <lcd_write>
 3a4:	08 95       	ret

000003a6 <lcd_set_cursor_pos>:
 */
void lcd_set_cursor_pos(uint8_t row, uint8_t col)
{
	uint8_t cursor_pos;
	cursor_pos = 0x80 | (row << 6) | col;
	lcd_write(INSTRUCTION, cursor_pos);
 3a6:	20 e4       	ldi	r18, 0x40	; 64
 3a8:	82 9f       	mul	r24, r18
 3aa:	c0 01       	movw	r24, r0
 3ac:	11 24       	eor	r1, r1
 3ae:	60 68       	ori	r22, 0x80	; 128
 3b0:	68 2b       	or	r22, r24
 3b2:	80 e0       	ldi	r24, 0x00	; 0
 3b4:	0e 94 83 01 	call	0x306	; 0x306 <lcd_write>
 3b8:	08 95       	ret

000003ba <lcd_write_str>:
 *
 * parameter:
 *	p_str: pointer to the string's first character
 */
void lcd_write_str(char *p_str)
{
 3ba:	cf 93       	push	r28
 3bc:	df 93       	push	r29
	while(*p_str!='\0') {
 3be:	fc 01       	movw	r30, r24
 3c0:	60 81       	ld	r22, Z
 3c2:	66 23       	and	r22, r22
 3c4:	41 f0       	breq	.+16     	; 0x3d6 <lcd_write_str+0x1c>
 3c6:	ec 01       	movw	r28, r24
 3c8:	21 96       	adiw	r28, 0x01	; 1
		lcd_write(DATA, *p_str++);
 3ca:	81 e0       	ldi	r24, 0x01	; 1
 3cc:	0e 94 83 01 	call	0x306	; 0x306 <lcd_write>
 * parameter:
 *	p_str: pointer to the string's first character
 */
void lcd_write_str(char *p_str)
{
	while(*p_str!='\0') {
 3d0:	69 91       	ld	r22, Y+
 3d2:	61 11       	cpse	r22, r1
 3d4:	fa cf       	rjmp	.-12     	; 0x3ca <lcd_write_str+0x10>
		lcd_write(DATA, *p_str++);
	}
	
 3d6:	df 91       	pop	r29
 3d8:	cf 91       	pop	r28
 3da:	08 95       	ret

000003dc <__vector_29>:
/*
 * Interrupt Service Routine for the ADC.
 * The ISR will execute when a A/D conversion is complete.
 */
ISR(ADC_vect)
{
 3dc:	1f 92       	push	r1
 3de:	0f 92       	push	r0
 3e0:	0f b6       	in	r0, 0x3f	; 63
 3e2:	0f 92       	push	r0
 3e4:	11 24       	eor	r1, r1
 3e6:	2f 93       	push	r18
 3e8:	8f 93       	push	r24
 3ea:	9f 93       	push	r25
	unsigned char low, high;
	low = ADCL;					// read ADC value (low byte first!)
 3ec:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
	high = ADCH;				// read ADC value high byte
 3f0:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
	adc = (high<<8) + low;		// build (16 bit) value
 3f4:	90 e0       	ldi	r25, 0x00	; 0
 3f6:	98 2f       	mov	r25, r24
 3f8:	88 27       	eor	r24, r24
 3fa:	82 0f       	add	r24, r18
 3fc:	91 1d       	adc	r25, r1
 3fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 402:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 406:	9f 91       	pop	r25
 408:	8f 91       	pop	r24
 40a:	2f 91       	pop	r18
 40c:	0f 90       	pop	r0
 40e:	0f be       	out	0x3f, r0	; 63
 410:	0f 90       	pop	r0
 412:	1f 90       	pop	r1
 414:	18 95       	reti

00000416 <temp_init>:
 * Initialize the ADC and ISR.
 */
void temp_init(void)
{
	//set reference voltage (internal 5V)
	ADMUX |= (1<<REFS0) | (0<<REFS1);
 416:	ec e7       	ldi	r30, 0x7C	; 124
 418:	f0 e0       	ldi	r31, 0x00	; 0
 41a:	80 81       	ld	r24, Z
 41c:	80 64       	ori	r24, 0x40	; 64
 41e:	80 83       	st	Z, r24
	
	//select diff.amp 10x on ADC0 & ADC1, right adjustment of ADC value
	ADMUX |= (1<<MUX3) | (1<<MUX0) | (0 << ADLAR);
 420:	80 81       	ld	r24, Z
 422:	89 60       	ori	r24, 0x09	; 9
 424:	80 83       	st	Z, r24
	
	//prescaler 128
	ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1 << ADPS0);
 426:	ea e7       	ldi	r30, 0x7A	; 122
 428:	f0 e0       	ldi	r31, 0x00	; 0
 42a:	80 81       	ld	r24, Z
 42c:	87 60       	ori	r24, 0x07	; 7
 42e:	80 83       	st	Z, r24
	
	//enable Auto Trigger
	ADCSRA |= (1<<ADATE);
 430:	80 81       	ld	r24, Z
 432:	80 62       	ori	r24, 0x20	; 32
 434:	80 83       	st	Z, r24

	//enable Interrupt
	ADCSRA |= (1<<ADIE);
 436:	80 81       	ld	r24, Z
 438:	88 60       	ori	r24, 0x08	; 8
 43a:	80 83       	st	Z, r24
	
	//enable ADC
	ADCSRA |= (1<<ADEN);
 43c:	80 81       	ld	r24, Z
 43e:	80 68       	ori	r24, 0x80	; 128
 440:	80 83       	st	Z, r24
	
	//disable digital input on ADC0 and ADC1 (REDAN GJORT)
	DIDR0 = 3;
 442:	83 e0       	ldi	r24, 0x03	; 3
 444:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__DATA_REGION_ORIGIN__+0x1e>
	
	//disable USB controller (to make interrupts possible) (REDAN GJORT)
	USBCON = 0;
 448:	10 92 d8 00 	sts	0x00D8, r1	; 0x8000d8 <__DATA_REGION_ORIGIN__+0x78>
	
	//enable global interrupts, start initial conversion
	sei();
 44c:	78 94       	sei
	
	//UPPGIFT: g칬r s친 att den initiala // A/D-omvandlingen sker (detta 칛r inte free running mode)
	ADCSRA |= (1<<ADSC);	
 44e:	80 81       	ld	r24, Z
 450:	80 64       	ori	r24, 0x40	; 64
 452:	80 83       	st	Z, r24
 454:	08 95       	ret

00000456 <regulator_read_value>:
/*
 * Returns the value in %.
 */
uint8_t regulator_read_value(void)
{
	uint16_t adc_correction = adc * 98;
 456:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 45a:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 45e:	22 e6       	ldi	r18, 0x62	; 98
 460:	28 9f       	mul	r18, r24
 462:	a0 01       	movw	r20, r0
 464:	29 9f       	mul	r18, r25
 466:	50 0d       	add	r21, r0
 468:	11 24       	eor	r1, r1
	uint16_t value = adc_correction / 1000;
 46a:	9a 01       	movw	r18, r20
 46c:	36 95       	lsr	r19
 46e:	27 95       	ror	r18
 470:	36 95       	lsr	r19
 472:	27 95       	ror	r18
 474:	36 95       	lsr	r19
 476:	27 95       	ror	r18
 478:	a5 ec       	ldi	r26, 0xC5	; 197
 47a:	b0 e2       	ldi	r27, 0x20	; 32
 47c:	0e 94 56 02 	call	0x4ac	; 0x4ac <__umulhisi3>
 480:	92 95       	swap	r25
 482:	82 95       	swap	r24
 484:	8f 70       	andi	r24, 0x0F	; 15
 486:	89 27       	eor	r24, r25
 488:	9f 70       	andi	r25, 0x0F	; 15
 48a:	89 27       	eor	r24, r25
	// round up?
	if ((adc_correction % 1000) >= 500) {
 48c:	68 ee       	ldi	r22, 0xE8	; 232
 48e:	73 e0       	ldi	r23, 0x03	; 3
 490:	86 9f       	mul	r24, r22
 492:	90 01       	movw	r18, r0
 494:	87 9f       	mul	r24, r23
 496:	30 0d       	add	r19, r0
 498:	96 9f       	mul	r25, r22
 49a:	30 0d       	add	r19, r0
 49c:	11 24       	eor	r1, r1
 49e:	42 1b       	sub	r20, r18
 4a0:	53 0b       	sbc	r21, r19
 4a2:	44 3f       	cpi	r20, 0xF4	; 244
 4a4:	51 40       	sbci	r21, 0x01	; 1
 4a6:	08 f0       	brcs	.+2      	; 0x4aa <regulator_read_value+0x54>
		value++;
 4a8:	01 96       	adiw	r24, 0x01	; 1
	}
	return (uint8_t) value;
}
 4aa:	08 95       	ret

000004ac <__umulhisi3>:
 4ac:	a2 9f       	mul	r26, r18
 4ae:	b0 01       	movw	r22, r0
 4b0:	b3 9f       	mul	r27, r19
 4b2:	c0 01       	movw	r24, r0
 4b4:	a3 9f       	mul	r26, r19
 4b6:	70 0d       	add	r23, r0
 4b8:	81 1d       	adc	r24, r1
 4ba:	11 24       	eor	r1, r1
 4bc:	91 1d       	adc	r25, r1
 4be:	b2 9f       	mul	r27, r18
 4c0:	70 0d       	add	r23, r0
 4c2:	81 1d       	adc	r24, r1
 4c4:	11 24       	eor	r1, r1
 4c6:	91 1d       	adc	r25, r1
 4c8:	08 95       	ret

000004ca <sprintf>:
 4ca:	ae e0       	ldi	r26, 0x0E	; 14
 4cc:	b0 e0       	ldi	r27, 0x00	; 0
 4ce:	eb e6       	ldi	r30, 0x6B	; 107
 4d0:	f2 e0       	ldi	r31, 0x02	; 2
 4d2:	0c 94 26 05 	jmp	0xa4c	; 0xa4c <__prologue_saves__+0x1c>
 4d6:	0d 89       	ldd	r16, Y+21	; 0x15
 4d8:	1e 89       	ldd	r17, Y+22	; 0x16
 4da:	86 e0       	ldi	r24, 0x06	; 6
 4dc:	8c 83       	std	Y+4, r24	; 0x04
 4de:	1a 83       	std	Y+2, r17	; 0x02
 4e0:	09 83       	std	Y+1, r16	; 0x01
 4e2:	8f ef       	ldi	r24, 0xFF	; 255
 4e4:	9f e7       	ldi	r25, 0x7F	; 127
 4e6:	9e 83       	std	Y+6, r25	; 0x06
 4e8:	8d 83       	std	Y+5, r24	; 0x05
 4ea:	ae 01       	movw	r20, r28
 4ec:	47 5e       	subi	r20, 0xE7	; 231
 4ee:	5f 4f       	sbci	r21, 0xFF	; 255
 4f0:	6f 89       	ldd	r22, Y+23	; 0x17
 4f2:	78 8d       	ldd	r23, Y+24	; 0x18
 4f4:	ce 01       	movw	r24, r28
 4f6:	01 96       	adiw	r24, 0x01	; 1
 4f8:	0e 94 87 02 	call	0x50e	; 0x50e <vfprintf>
 4fc:	ef 81       	ldd	r30, Y+7	; 0x07
 4fe:	f8 85       	ldd	r31, Y+8	; 0x08
 500:	e0 0f       	add	r30, r16
 502:	f1 1f       	adc	r31, r17
 504:	10 82       	st	Z, r1
 506:	2e 96       	adiw	r28, 0x0e	; 14
 508:	e4 e0       	ldi	r30, 0x04	; 4
 50a:	0c 94 42 05 	jmp	0xa84	; 0xa84 <__epilogue_restores__+0x1c>

0000050e <vfprintf>:
 50e:	ab e0       	ldi	r26, 0x0B	; 11
 510:	b0 e0       	ldi	r27, 0x00	; 0
 512:	ed e8       	ldi	r30, 0x8D	; 141
 514:	f2 e0       	ldi	r31, 0x02	; 2
 516:	0c 94 18 05 	jmp	0xa30	; 0xa30 <__prologue_saves__>
 51a:	6c 01       	movw	r12, r24
 51c:	7b 01       	movw	r14, r22
 51e:	8a 01       	movw	r16, r20
 520:	fc 01       	movw	r30, r24
 522:	17 82       	std	Z+7, r1	; 0x07
 524:	16 82       	std	Z+6, r1	; 0x06
 526:	83 81       	ldd	r24, Z+3	; 0x03
 528:	81 ff       	sbrs	r24, 1
 52a:	cc c1       	rjmp	.+920    	; 0x8c4 <vfprintf+0x3b6>
 52c:	ce 01       	movw	r24, r28
 52e:	01 96       	adiw	r24, 0x01	; 1
 530:	3c 01       	movw	r6, r24
 532:	f6 01       	movw	r30, r12
 534:	93 81       	ldd	r25, Z+3	; 0x03
 536:	f7 01       	movw	r30, r14
 538:	93 fd       	sbrc	r25, 3
 53a:	85 91       	lpm	r24, Z+
 53c:	93 ff       	sbrs	r25, 3
 53e:	81 91       	ld	r24, Z+
 540:	7f 01       	movw	r14, r30
 542:	88 23       	and	r24, r24
 544:	09 f4       	brne	.+2      	; 0x548 <vfprintf+0x3a>
 546:	ba c1       	rjmp	.+884    	; 0x8bc <vfprintf+0x3ae>
 548:	85 32       	cpi	r24, 0x25	; 37
 54a:	39 f4       	brne	.+14     	; 0x55a <vfprintf+0x4c>
 54c:	93 fd       	sbrc	r25, 3
 54e:	85 91       	lpm	r24, Z+
 550:	93 ff       	sbrs	r25, 3
 552:	81 91       	ld	r24, Z+
 554:	7f 01       	movw	r14, r30
 556:	85 32       	cpi	r24, 0x25	; 37
 558:	29 f4       	brne	.+10     	; 0x564 <vfprintf+0x56>
 55a:	b6 01       	movw	r22, r12
 55c:	90 e0       	ldi	r25, 0x00	; 0
 55e:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 562:	e7 cf       	rjmp	.-50     	; 0x532 <vfprintf+0x24>
 564:	91 2c       	mov	r9, r1
 566:	21 2c       	mov	r2, r1
 568:	31 2c       	mov	r3, r1
 56a:	ff e1       	ldi	r31, 0x1F	; 31
 56c:	f3 15       	cp	r31, r3
 56e:	d8 f0       	brcs	.+54     	; 0x5a6 <vfprintf+0x98>
 570:	8b 32       	cpi	r24, 0x2B	; 43
 572:	79 f0       	breq	.+30     	; 0x592 <vfprintf+0x84>
 574:	38 f4       	brcc	.+14     	; 0x584 <vfprintf+0x76>
 576:	80 32       	cpi	r24, 0x20	; 32
 578:	79 f0       	breq	.+30     	; 0x598 <vfprintf+0x8a>
 57a:	83 32       	cpi	r24, 0x23	; 35
 57c:	a1 f4       	brne	.+40     	; 0x5a6 <vfprintf+0x98>
 57e:	23 2d       	mov	r18, r3
 580:	20 61       	ori	r18, 0x10	; 16
 582:	1d c0       	rjmp	.+58     	; 0x5be <vfprintf+0xb0>
 584:	8d 32       	cpi	r24, 0x2D	; 45
 586:	61 f0       	breq	.+24     	; 0x5a0 <vfprintf+0x92>
 588:	80 33       	cpi	r24, 0x30	; 48
 58a:	69 f4       	brne	.+26     	; 0x5a6 <vfprintf+0x98>
 58c:	23 2d       	mov	r18, r3
 58e:	21 60       	ori	r18, 0x01	; 1
 590:	16 c0       	rjmp	.+44     	; 0x5be <vfprintf+0xb0>
 592:	83 2d       	mov	r24, r3
 594:	82 60       	ori	r24, 0x02	; 2
 596:	38 2e       	mov	r3, r24
 598:	e3 2d       	mov	r30, r3
 59a:	e4 60       	ori	r30, 0x04	; 4
 59c:	3e 2e       	mov	r3, r30
 59e:	2a c0       	rjmp	.+84     	; 0x5f4 <vfprintf+0xe6>
 5a0:	f3 2d       	mov	r31, r3
 5a2:	f8 60       	ori	r31, 0x08	; 8
 5a4:	1d c0       	rjmp	.+58     	; 0x5e0 <vfprintf+0xd2>
 5a6:	37 fc       	sbrc	r3, 7
 5a8:	2d c0       	rjmp	.+90     	; 0x604 <vfprintf+0xf6>
 5aa:	20 ed       	ldi	r18, 0xD0	; 208
 5ac:	28 0f       	add	r18, r24
 5ae:	2a 30       	cpi	r18, 0x0A	; 10
 5b0:	40 f0       	brcs	.+16     	; 0x5c2 <vfprintf+0xb4>
 5b2:	8e 32       	cpi	r24, 0x2E	; 46
 5b4:	b9 f4       	brne	.+46     	; 0x5e4 <vfprintf+0xd6>
 5b6:	36 fc       	sbrc	r3, 6
 5b8:	81 c1       	rjmp	.+770    	; 0x8bc <vfprintf+0x3ae>
 5ba:	23 2d       	mov	r18, r3
 5bc:	20 64       	ori	r18, 0x40	; 64
 5be:	32 2e       	mov	r3, r18
 5c0:	19 c0       	rjmp	.+50     	; 0x5f4 <vfprintf+0xe6>
 5c2:	36 fe       	sbrs	r3, 6
 5c4:	06 c0       	rjmp	.+12     	; 0x5d2 <vfprintf+0xc4>
 5c6:	8a e0       	ldi	r24, 0x0A	; 10
 5c8:	98 9e       	mul	r9, r24
 5ca:	20 0d       	add	r18, r0
 5cc:	11 24       	eor	r1, r1
 5ce:	92 2e       	mov	r9, r18
 5d0:	11 c0       	rjmp	.+34     	; 0x5f4 <vfprintf+0xe6>
 5d2:	ea e0       	ldi	r30, 0x0A	; 10
 5d4:	2e 9e       	mul	r2, r30
 5d6:	20 0d       	add	r18, r0
 5d8:	11 24       	eor	r1, r1
 5da:	22 2e       	mov	r2, r18
 5dc:	f3 2d       	mov	r31, r3
 5de:	f0 62       	ori	r31, 0x20	; 32
 5e0:	3f 2e       	mov	r3, r31
 5e2:	08 c0       	rjmp	.+16     	; 0x5f4 <vfprintf+0xe6>
 5e4:	8c 36       	cpi	r24, 0x6C	; 108
 5e6:	21 f4       	brne	.+8      	; 0x5f0 <vfprintf+0xe2>
 5e8:	83 2d       	mov	r24, r3
 5ea:	80 68       	ori	r24, 0x80	; 128
 5ec:	38 2e       	mov	r3, r24
 5ee:	02 c0       	rjmp	.+4      	; 0x5f4 <vfprintf+0xe6>
 5f0:	88 36       	cpi	r24, 0x68	; 104
 5f2:	41 f4       	brne	.+16     	; 0x604 <vfprintf+0xf6>
 5f4:	f7 01       	movw	r30, r14
 5f6:	93 fd       	sbrc	r25, 3
 5f8:	85 91       	lpm	r24, Z+
 5fa:	93 ff       	sbrs	r25, 3
 5fc:	81 91       	ld	r24, Z+
 5fe:	7f 01       	movw	r14, r30
 600:	81 11       	cpse	r24, r1
 602:	b3 cf       	rjmp	.-154    	; 0x56a <vfprintf+0x5c>
 604:	98 2f       	mov	r25, r24
 606:	9f 7d       	andi	r25, 0xDF	; 223
 608:	95 54       	subi	r25, 0x45	; 69
 60a:	93 30       	cpi	r25, 0x03	; 3
 60c:	28 f4       	brcc	.+10     	; 0x618 <vfprintf+0x10a>
 60e:	0c 5f       	subi	r16, 0xFC	; 252
 610:	1f 4f       	sbci	r17, 0xFF	; 255
 612:	9f e3       	ldi	r25, 0x3F	; 63
 614:	99 83       	std	Y+1, r25	; 0x01
 616:	0d c0       	rjmp	.+26     	; 0x632 <vfprintf+0x124>
 618:	83 36       	cpi	r24, 0x63	; 99
 61a:	31 f0       	breq	.+12     	; 0x628 <vfprintf+0x11a>
 61c:	83 37       	cpi	r24, 0x73	; 115
 61e:	71 f0       	breq	.+28     	; 0x63c <vfprintf+0x12e>
 620:	83 35       	cpi	r24, 0x53	; 83
 622:	09 f0       	breq	.+2      	; 0x626 <vfprintf+0x118>
 624:	59 c0       	rjmp	.+178    	; 0x6d8 <vfprintf+0x1ca>
 626:	21 c0       	rjmp	.+66     	; 0x66a <vfprintf+0x15c>
 628:	f8 01       	movw	r30, r16
 62a:	80 81       	ld	r24, Z
 62c:	89 83       	std	Y+1, r24	; 0x01
 62e:	0e 5f       	subi	r16, 0xFE	; 254
 630:	1f 4f       	sbci	r17, 0xFF	; 255
 632:	88 24       	eor	r8, r8
 634:	83 94       	inc	r8
 636:	91 2c       	mov	r9, r1
 638:	53 01       	movw	r10, r6
 63a:	13 c0       	rjmp	.+38     	; 0x662 <vfprintf+0x154>
 63c:	28 01       	movw	r4, r16
 63e:	f2 e0       	ldi	r31, 0x02	; 2
 640:	4f 0e       	add	r4, r31
 642:	51 1c       	adc	r5, r1
 644:	f8 01       	movw	r30, r16
 646:	a0 80       	ld	r10, Z
 648:	b1 80       	ldd	r11, Z+1	; 0x01
 64a:	36 fe       	sbrs	r3, 6
 64c:	03 c0       	rjmp	.+6      	; 0x654 <vfprintf+0x146>
 64e:	69 2d       	mov	r22, r9
 650:	70 e0       	ldi	r23, 0x00	; 0
 652:	02 c0       	rjmp	.+4      	; 0x658 <vfprintf+0x14a>
 654:	6f ef       	ldi	r22, 0xFF	; 255
 656:	7f ef       	ldi	r23, 0xFF	; 255
 658:	c5 01       	movw	r24, r10
 65a:	0e 94 73 04 	call	0x8e6	; 0x8e6 <strnlen>
 65e:	4c 01       	movw	r8, r24
 660:	82 01       	movw	r16, r4
 662:	f3 2d       	mov	r31, r3
 664:	ff 77       	andi	r31, 0x7F	; 127
 666:	3f 2e       	mov	r3, r31
 668:	16 c0       	rjmp	.+44     	; 0x696 <vfprintf+0x188>
 66a:	28 01       	movw	r4, r16
 66c:	22 e0       	ldi	r18, 0x02	; 2
 66e:	42 0e       	add	r4, r18
 670:	51 1c       	adc	r5, r1
 672:	f8 01       	movw	r30, r16
 674:	a0 80       	ld	r10, Z
 676:	b1 80       	ldd	r11, Z+1	; 0x01
 678:	36 fe       	sbrs	r3, 6
 67a:	03 c0       	rjmp	.+6      	; 0x682 <vfprintf+0x174>
 67c:	69 2d       	mov	r22, r9
 67e:	70 e0       	ldi	r23, 0x00	; 0
 680:	02 c0       	rjmp	.+4      	; 0x686 <vfprintf+0x178>
 682:	6f ef       	ldi	r22, 0xFF	; 255
 684:	7f ef       	ldi	r23, 0xFF	; 255
 686:	c5 01       	movw	r24, r10
 688:	0e 94 68 04 	call	0x8d0	; 0x8d0 <strnlen_P>
 68c:	4c 01       	movw	r8, r24
 68e:	f3 2d       	mov	r31, r3
 690:	f0 68       	ori	r31, 0x80	; 128
 692:	3f 2e       	mov	r3, r31
 694:	82 01       	movw	r16, r4
 696:	33 fc       	sbrc	r3, 3
 698:	1b c0       	rjmp	.+54     	; 0x6d0 <vfprintf+0x1c2>
 69a:	82 2d       	mov	r24, r2
 69c:	90 e0       	ldi	r25, 0x00	; 0
 69e:	88 16       	cp	r8, r24
 6a0:	99 06       	cpc	r9, r25
 6a2:	b0 f4       	brcc	.+44     	; 0x6d0 <vfprintf+0x1c2>
 6a4:	b6 01       	movw	r22, r12
 6a6:	80 e2       	ldi	r24, 0x20	; 32
 6a8:	90 e0       	ldi	r25, 0x00	; 0
 6aa:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 6ae:	2a 94       	dec	r2
 6b0:	f4 cf       	rjmp	.-24     	; 0x69a <vfprintf+0x18c>
 6b2:	f5 01       	movw	r30, r10
 6b4:	37 fc       	sbrc	r3, 7
 6b6:	85 91       	lpm	r24, Z+
 6b8:	37 fe       	sbrs	r3, 7
 6ba:	81 91       	ld	r24, Z+
 6bc:	5f 01       	movw	r10, r30
 6be:	b6 01       	movw	r22, r12
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 6c6:	21 10       	cpse	r2, r1
 6c8:	2a 94       	dec	r2
 6ca:	21 e0       	ldi	r18, 0x01	; 1
 6cc:	82 1a       	sub	r8, r18
 6ce:	91 08       	sbc	r9, r1
 6d0:	81 14       	cp	r8, r1
 6d2:	91 04       	cpc	r9, r1
 6d4:	71 f7       	brne	.-36     	; 0x6b2 <vfprintf+0x1a4>
 6d6:	e8 c0       	rjmp	.+464    	; 0x8a8 <vfprintf+0x39a>
 6d8:	84 36       	cpi	r24, 0x64	; 100
 6da:	11 f0       	breq	.+4      	; 0x6e0 <vfprintf+0x1d2>
 6dc:	89 36       	cpi	r24, 0x69	; 105
 6de:	41 f5       	brne	.+80     	; 0x730 <vfprintf+0x222>
 6e0:	f8 01       	movw	r30, r16
 6e2:	37 fe       	sbrs	r3, 7
 6e4:	07 c0       	rjmp	.+14     	; 0x6f4 <vfprintf+0x1e6>
 6e6:	60 81       	ld	r22, Z
 6e8:	71 81       	ldd	r23, Z+1	; 0x01
 6ea:	82 81       	ldd	r24, Z+2	; 0x02
 6ec:	93 81       	ldd	r25, Z+3	; 0x03
 6ee:	0c 5f       	subi	r16, 0xFC	; 252
 6f0:	1f 4f       	sbci	r17, 0xFF	; 255
 6f2:	08 c0       	rjmp	.+16     	; 0x704 <vfprintf+0x1f6>
 6f4:	60 81       	ld	r22, Z
 6f6:	71 81       	ldd	r23, Z+1	; 0x01
 6f8:	07 2e       	mov	r0, r23
 6fa:	00 0c       	add	r0, r0
 6fc:	88 0b       	sbc	r24, r24
 6fe:	99 0b       	sbc	r25, r25
 700:	0e 5f       	subi	r16, 0xFE	; 254
 702:	1f 4f       	sbci	r17, 0xFF	; 255
 704:	f3 2d       	mov	r31, r3
 706:	ff 76       	andi	r31, 0x6F	; 111
 708:	3f 2e       	mov	r3, r31
 70a:	97 ff       	sbrs	r25, 7
 70c:	09 c0       	rjmp	.+18     	; 0x720 <vfprintf+0x212>
 70e:	90 95       	com	r25
 710:	80 95       	com	r24
 712:	70 95       	com	r23
 714:	61 95       	neg	r22
 716:	7f 4f       	sbci	r23, 0xFF	; 255
 718:	8f 4f       	sbci	r24, 0xFF	; 255
 71a:	9f 4f       	sbci	r25, 0xFF	; 255
 71c:	f0 68       	ori	r31, 0x80	; 128
 71e:	3f 2e       	mov	r3, r31
 720:	2a e0       	ldi	r18, 0x0A	; 10
 722:	30 e0       	ldi	r19, 0x00	; 0
 724:	a3 01       	movw	r20, r6
 726:	0e 94 ba 04 	call	0x974	; 0x974 <__ultoa_invert>
 72a:	88 2e       	mov	r8, r24
 72c:	86 18       	sub	r8, r6
 72e:	45 c0       	rjmp	.+138    	; 0x7ba <vfprintf+0x2ac>
 730:	85 37       	cpi	r24, 0x75	; 117
 732:	31 f4       	brne	.+12     	; 0x740 <vfprintf+0x232>
 734:	23 2d       	mov	r18, r3
 736:	2f 7e       	andi	r18, 0xEF	; 239
 738:	b2 2e       	mov	r11, r18
 73a:	2a e0       	ldi	r18, 0x0A	; 10
 73c:	30 e0       	ldi	r19, 0x00	; 0
 73e:	25 c0       	rjmp	.+74     	; 0x78a <vfprintf+0x27c>
 740:	93 2d       	mov	r25, r3
 742:	99 7f       	andi	r25, 0xF9	; 249
 744:	b9 2e       	mov	r11, r25
 746:	8f 36       	cpi	r24, 0x6F	; 111
 748:	c1 f0       	breq	.+48     	; 0x77a <vfprintf+0x26c>
 74a:	18 f4       	brcc	.+6      	; 0x752 <vfprintf+0x244>
 74c:	88 35       	cpi	r24, 0x58	; 88
 74e:	79 f0       	breq	.+30     	; 0x76e <vfprintf+0x260>
 750:	b5 c0       	rjmp	.+362    	; 0x8bc <vfprintf+0x3ae>
 752:	80 37       	cpi	r24, 0x70	; 112
 754:	19 f0       	breq	.+6      	; 0x75c <vfprintf+0x24e>
 756:	88 37       	cpi	r24, 0x78	; 120
 758:	21 f0       	breq	.+8      	; 0x762 <vfprintf+0x254>
 75a:	b0 c0       	rjmp	.+352    	; 0x8bc <vfprintf+0x3ae>
 75c:	e9 2f       	mov	r30, r25
 75e:	e0 61       	ori	r30, 0x10	; 16
 760:	be 2e       	mov	r11, r30
 762:	b4 fe       	sbrs	r11, 4
 764:	0d c0       	rjmp	.+26     	; 0x780 <vfprintf+0x272>
 766:	fb 2d       	mov	r31, r11
 768:	f4 60       	ori	r31, 0x04	; 4
 76a:	bf 2e       	mov	r11, r31
 76c:	09 c0       	rjmp	.+18     	; 0x780 <vfprintf+0x272>
 76e:	34 fe       	sbrs	r3, 4
 770:	0a c0       	rjmp	.+20     	; 0x786 <vfprintf+0x278>
 772:	29 2f       	mov	r18, r25
 774:	26 60       	ori	r18, 0x06	; 6
 776:	b2 2e       	mov	r11, r18
 778:	06 c0       	rjmp	.+12     	; 0x786 <vfprintf+0x278>
 77a:	28 e0       	ldi	r18, 0x08	; 8
 77c:	30 e0       	ldi	r19, 0x00	; 0
 77e:	05 c0       	rjmp	.+10     	; 0x78a <vfprintf+0x27c>
 780:	20 e1       	ldi	r18, 0x10	; 16
 782:	30 e0       	ldi	r19, 0x00	; 0
 784:	02 c0       	rjmp	.+4      	; 0x78a <vfprintf+0x27c>
 786:	20 e1       	ldi	r18, 0x10	; 16
 788:	32 e0       	ldi	r19, 0x02	; 2
 78a:	f8 01       	movw	r30, r16
 78c:	b7 fe       	sbrs	r11, 7
 78e:	07 c0       	rjmp	.+14     	; 0x79e <vfprintf+0x290>
 790:	60 81       	ld	r22, Z
 792:	71 81       	ldd	r23, Z+1	; 0x01
 794:	82 81       	ldd	r24, Z+2	; 0x02
 796:	93 81       	ldd	r25, Z+3	; 0x03
 798:	0c 5f       	subi	r16, 0xFC	; 252
 79a:	1f 4f       	sbci	r17, 0xFF	; 255
 79c:	06 c0       	rjmp	.+12     	; 0x7aa <vfprintf+0x29c>
 79e:	60 81       	ld	r22, Z
 7a0:	71 81       	ldd	r23, Z+1	; 0x01
 7a2:	80 e0       	ldi	r24, 0x00	; 0
 7a4:	90 e0       	ldi	r25, 0x00	; 0
 7a6:	0e 5f       	subi	r16, 0xFE	; 254
 7a8:	1f 4f       	sbci	r17, 0xFF	; 255
 7aa:	a3 01       	movw	r20, r6
 7ac:	0e 94 ba 04 	call	0x974	; 0x974 <__ultoa_invert>
 7b0:	88 2e       	mov	r8, r24
 7b2:	86 18       	sub	r8, r6
 7b4:	fb 2d       	mov	r31, r11
 7b6:	ff 77       	andi	r31, 0x7F	; 127
 7b8:	3f 2e       	mov	r3, r31
 7ba:	36 fe       	sbrs	r3, 6
 7bc:	0d c0       	rjmp	.+26     	; 0x7d8 <vfprintf+0x2ca>
 7be:	23 2d       	mov	r18, r3
 7c0:	2e 7f       	andi	r18, 0xFE	; 254
 7c2:	a2 2e       	mov	r10, r18
 7c4:	89 14       	cp	r8, r9
 7c6:	58 f4       	brcc	.+22     	; 0x7de <vfprintf+0x2d0>
 7c8:	34 fe       	sbrs	r3, 4
 7ca:	0b c0       	rjmp	.+22     	; 0x7e2 <vfprintf+0x2d4>
 7cc:	32 fc       	sbrc	r3, 2
 7ce:	09 c0       	rjmp	.+18     	; 0x7e2 <vfprintf+0x2d4>
 7d0:	83 2d       	mov	r24, r3
 7d2:	8e 7e       	andi	r24, 0xEE	; 238
 7d4:	a8 2e       	mov	r10, r24
 7d6:	05 c0       	rjmp	.+10     	; 0x7e2 <vfprintf+0x2d4>
 7d8:	b8 2c       	mov	r11, r8
 7da:	a3 2c       	mov	r10, r3
 7dc:	03 c0       	rjmp	.+6      	; 0x7e4 <vfprintf+0x2d6>
 7de:	b8 2c       	mov	r11, r8
 7e0:	01 c0       	rjmp	.+2      	; 0x7e4 <vfprintf+0x2d6>
 7e2:	b9 2c       	mov	r11, r9
 7e4:	a4 fe       	sbrs	r10, 4
 7e6:	0f c0       	rjmp	.+30     	; 0x806 <vfprintf+0x2f8>
 7e8:	fe 01       	movw	r30, r28
 7ea:	e8 0d       	add	r30, r8
 7ec:	f1 1d       	adc	r31, r1
 7ee:	80 81       	ld	r24, Z
 7f0:	80 33       	cpi	r24, 0x30	; 48
 7f2:	21 f4       	brne	.+8      	; 0x7fc <vfprintf+0x2ee>
 7f4:	9a 2d       	mov	r25, r10
 7f6:	99 7e       	andi	r25, 0xE9	; 233
 7f8:	a9 2e       	mov	r10, r25
 7fa:	09 c0       	rjmp	.+18     	; 0x80e <vfprintf+0x300>
 7fc:	a2 fe       	sbrs	r10, 2
 7fe:	06 c0       	rjmp	.+12     	; 0x80c <vfprintf+0x2fe>
 800:	b3 94       	inc	r11
 802:	b3 94       	inc	r11
 804:	04 c0       	rjmp	.+8      	; 0x80e <vfprintf+0x300>
 806:	8a 2d       	mov	r24, r10
 808:	86 78       	andi	r24, 0x86	; 134
 80a:	09 f0       	breq	.+2      	; 0x80e <vfprintf+0x300>
 80c:	b3 94       	inc	r11
 80e:	a3 fc       	sbrc	r10, 3
 810:	11 c0       	rjmp	.+34     	; 0x834 <vfprintf+0x326>
 812:	a0 fe       	sbrs	r10, 0
 814:	06 c0       	rjmp	.+12     	; 0x822 <vfprintf+0x314>
 816:	b2 14       	cp	r11, r2
 818:	88 f4       	brcc	.+34     	; 0x83c <vfprintf+0x32e>
 81a:	28 0c       	add	r2, r8
 81c:	92 2c       	mov	r9, r2
 81e:	9b 18       	sub	r9, r11
 820:	0e c0       	rjmp	.+28     	; 0x83e <vfprintf+0x330>
 822:	b2 14       	cp	r11, r2
 824:	60 f4       	brcc	.+24     	; 0x83e <vfprintf+0x330>
 826:	b6 01       	movw	r22, r12
 828:	80 e2       	ldi	r24, 0x20	; 32
 82a:	90 e0       	ldi	r25, 0x00	; 0
 82c:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 830:	b3 94       	inc	r11
 832:	f7 cf       	rjmp	.-18     	; 0x822 <vfprintf+0x314>
 834:	b2 14       	cp	r11, r2
 836:	18 f4       	brcc	.+6      	; 0x83e <vfprintf+0x330>
 838:	2b 18       	sub	r2, r11
 83a:	02 c0       	rjmp	.+4      	; 0x840 <vfprintf+0x332>
 83c:	98 2c       	mov	r9, r8
 83e:	21 2c       	mov	r2, r1
 840:	a4 fe       	sbrs	r10, 4
 842:	10 c0       	rjmp	.+32     	; 0x864 <vfprintf+0x356>
 844:	b6 01       	movw	r22, r12
 846:	80 e3       	ldi	r24, 0x30	; 48
 848:	90 e0       	ldi	r25, 0x00	; 0
 84a:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 84e:	a2 fe       	sbrs	r10, 2
 850:	17 c0       	rjmp	.+46     	; 0x880 <vfprintf+0x372>
 852:	a1 fc       	sbrc	r10, 1
 854:	03 c0       	rjmp	.+6      	; 0x85c <vfprintf+0x34e>
 856:	88 e7       	ldi	r24, 0x78	; 120
 858:	90 e0       	ldi	r25, 0x00	; 0
 85a:	02 c0       	rjmp	.+4      	; 0x860 <vfprintf+0x352>
 85c:	88 e5       	ldi	r24, 0x58	; 88
 85e:	90 e0       	ldi	r25, 0x00	; 0
 860:	b6 01       	movw	r22, r12
 862:	0c c0       	rjmp	.+24     	; 0x87c <vfprintf+0x36e>
 864:	8a 2d       	mov	r24, r10
 866:	86 78       	andi	r24, 0x86	; 134
 868:	59 f0       	breq	.+22     	; 0x880 <vfprintf+0x372>
 86a:	a1 fe       	sbrs	r10, 1
 86c:	02 c0       	rjmp	.+4      	; 0x872 <vfprintf+0x364>
 86e:	8b e2       	ldi	r24, 0x2B	; 43
 870:	01 c0       	rjmp	.+2      	; 0x874 <vfprintf+0x366>
 872:	80 e2       	ldi	r24, 0x20	; 32
 874:	a7 fc       	sbrc	r10, 7
 876:	8d e2       	ldi	r24, 0x2D	; 45
 878:	b6 01       	movw	r22, r12
 87a:	90 e0       	ldi	r25, 0x00	; 0
 87c:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 880:	89 14       	cp	r8, r9
 882:	38 f4       	brcc	.+14     	; 0x892 <vfprintf+0x384>
 884:	b6 01       	movw	r22, r12
 886:	80 e3       	ldi	r24, 0x30	; 48
 888:	90 e0       	ldi	r25, 0x00	; 0
 88a:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 88e:	9a 94       	dec	r9
 890:	f7 cf       	rjmp	.-18     	; 0x880 <vfprintf+0x372>
 892:	8a 94       	dec	r8
 894:	f3 01       	movw	r30, r6
 896:	e8 0d       	add	r30, r8
 898:	f1 1d       	adc	r31, r1
 89a:	80 81       	ld	r24, Z
 89c:	b6 01       	movw	r22, r12
 89e:	90 e0       	ldi	r25, 0x00	; 0
 8a0:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 8a4:	81 10       	cpse	r8, r1
 8a6:	f5 cf       	rjmp	.-22     	; 0x892 <vfprintf+0x384>
 8a8:	22 20       	and	r2, r2
 8aa:	09 f4       	brne	.+2      	; 0x8ae <vfprintf+0x3a0>
 8ac:	42 ce       	rjmp	.-892    	; 0x532 <vfprintf+0x24>
 8ae:	b6 01       	movw	r22, r12
 8b0:	80 e2       	ldi	r24, 0x20	; 32
 8b2:	90 e0       	ldi	r25, 0x00	; 0
 8b4:	0e 94 7e 04 	call	0x8fc	; 0x8fc <fputc>
 8b8:	2a 94       	dec	r2
 8ba:	f6 cf       	rjmp	.-20     	; 0x8a8 <vfprintf+0x39a>
 8bc:	f6 01       	movw	r30, r12
 8be:	86 81       	ldd	r24, Z+6	; 0x06
 8c0:	97 81       	ldd	r25, Z+7	; 0x07
 8c2:	02 c0       	rjmp	.+4      	; 0x8c8 <vfprintf+0x3ba>
 8c4:	8f ef       	ldi	r24, 0xFF	; 255
 8c6:	9f ef       	ldi	r25, 0xFF	; 255
 8c8:	2b 96       	adiw	r28, 0x0b	; 11
 8ca:	e2 e1       	ldi	r30, 0x12	; 18
 8cc:	0c 94 34 05 	jmp	0xa68	; 0xa68 <__epilogue_restores__>

000008d0 <strnlen_P>:
 8d0:	fc 01       	movw	r30, r24
 8d2:	05 90       	lpm	r0, Z+
 8d4:	61 50       	subi	r22, 0x01	; 1
 8d6:	70 40       	sbci	r23, 0x00	; 0
 8d8:	01 10       	cpse	r0, r1
 8da:	d8 f7       	brcc	.-10     	; 0x8d2 <strnlen_P+0x2>
 8dc:	80 95       	com	r24
 8de:	90 95       	com	r25
 8e0:	8e 0f       	add	r24, r30
 8e2:	9f 1f       	adc	r25, r31
 8e4:	08 95       	ret

000008e6 <strnlen>:
 8e6:	fc 01       	movw	r30, r24
 8e8:	61 50       	subi	r22, 0x01	; 1
 8ea:	70 40       	sbci	r23, 0x00	; 0
 8ec:	01 90       	ld	r0, Z+
 8ee:	01 10       	cpse	r0, r1
 8f0:	d8 f7       	brcc	.-10     	; 0x8e8 <strnlen+0x2>
 8f2:	80 95       	com	r24
 8f4:	90 95       	com	r25
 8f6:	8e 0f       	add	r24, r30
 8f8:	9f 1f       	adc	r25, r31
 8fa:	08 95       	ret

000008fc <fputc>:
 8fc:	0f 93       	push	r16
 8fe:	1f 93       	push	r17
 900:	cf 93       	push	r28
 902:	df 93       	push	r29
 904:	fb 01       	movw	r30, r22
 906:	23 81       	ldd	r18, Z+3	; 0x03
 908:	21 fd       	sbrc	r18, 1
 90a:	03 c0       	rjmp	.+6      	; 0x912 <fputc+0x16>
 90c:	8f ef       	ldi	r24, 0xFF	; 255
 90e:	9f ef       	ldi	r25, 0xFF	; 255
 910:	2c c0       	rjmp	.+88     	; 0x96a <fputc+0x6e>
 912:	22 ff       	sbrs	r18, 2
 914:	16 c0       	rjmp	.+44     	; 0x942 <fputc+0x46>
 916:	46 81       	ldd	r20, Z+6	; 0x06
 918:	57 81       	ldd	r21, Z+7	; 0x07
 91a:	24 81       	ldd	r18, Z+4	; 0x04
 91c:	35 81       	ldd	r19, Z+5	; 0x05
 91e:	42 17       	cp	r20, r18
 920:	53 07       	cpc	r21, r19
 922:	44 f4       	brge	.+16     	; 0x934 <fputc+0x38>
 924:	a0 81       	ld	r26, Z
 926:	b1 81       	ldd	r27, Z+1	; 0x01
 928:	9d 01       	movw	r18, r26
 92a:	2f 5f       	subi	r18, 0xFF	; 255
 92c:	3f 4f       	sbci	r19, 0xFF	; 255
 92e:	31 83       	std	Z+1, r19	; 0x01
 930:	20 83       	st	Z, r18
 932:	8c 93       	st	X, r24
 934:	26 81       	ldd	r18, Z+6	; 0x06
 936:	37 81       	ldd	r19, Z+7	; 0x07
 938:	2f 5f       	subi	r18, 0xFF	; 255
 93a:	3f 4f       	sbci	r19, 0xFF	; 255
 93c:	37 83       	std	Z+7, r19	; 0x07
 93e:	26 83       	std	Z+6, r18	; 0x06
 940:	14 c0       	rjmp	.+40     	; 0x96a <fputc+0x6e>
 942:	8b 01       	movw	r16, r22
 944:	ec 01       	movw	r28, r24
 946:	fb 01       	movw	r30, r22
 948:	00 84       	ldd	r0, Z+8	; 0x08
 94a:	f1 85       	ldd	r31, Z+9	; 0x09
 94c:	e0 2d       	mov	r30, r0
 94e:	09 95       	icall
 950:	89 2b       	or	r24, r25
 952:	e1 f6       	brne	.-72     	; 0x90c <fputc+0x10>
 954:	d8 01       	movw	r26, r16
 956:	16 96       	adiw	r26, 0x06	; 6
 958:	8d 91       	ld	r24, X+
 95a:	9c 91       	ld	r25, X
 95c:	17 97       	sbiw	r26, 0x07	; 7
 95e:	01 96       	adiw	r24, 0x01	; 1
 960:	17 96       	adiw	r26, 0x07	; 7
 962:	9c 93       	st	X, r25
 964:	8e 93       	st	-X, r24
 966:	16 97       	sbiw	r26, 0x06	; 6
 968:	ce 01       	movw	r24, r28
 96a:	df 91       	pop	r29
 96c:	cf 91       	pop	r28
 96e:	1f 91       	pop	r17
 970:	0f 91       	pop	r16
 972:	08 95       	ret

00000974 <__ultoa_invert>:
 974:	fa 01       	movw	r30, r20
 976:	aa 27       	eor	r26, r26
 978:	28 30       	cpi	r18, 0x08	; 8
 97a:	51 f1       	breq	.+84     	; 0x9d0 <__ultoa_invert+0x5c>
 97c:	20 31       	cpi	r18, 0x10	; 16
 97e:	81 f1       	breq	.+96     	; 0x9e0 <__ultoa_invert+0x6c>
 980:	e8 94       	clt
 982:	6f 93       	push	r22
 984:	6e 7f       	andi	r22, 0xFE	; 254
 986:	6e 5f       	subi	r22, 0xFE	; 254
 988:	7f 4f       	sbci	r23, 0xFF	; 255
 98a:	8f 4f       	sbci	r24, 0xFF	; 255
 98c:	9f 4f       	sbci	r25, 0xFF	; 255
 98e:	af 4f       	sbci	r26, 0xFF	; 255
 990:	b1 e0       	ldi	r27, 0x01	; 1
 992:	3e d0       	rcall	.+124    	; 0xa10 <__ultoa_invert+0x9c>
 994:	b4 e0       	ldi	r27, 0x04	; 4
 996:	3c d0       	rcall	.+120    	; 0xa10 <__ultoa_invert+0x9c>
 998:	67 0f       	add	r22, r23
 99a:	78 1f       	adc	r23, r24
 99c:	89 1f       	adc	r24, r25
 99e:	9a 1f       	adc	r25, r26
 9a0:	a1 1d       	adc	r26, r1
 9a2:	68 0f       	add	r22, r24
 9a4:	79 1f       	adc	r23, r25
 9a6:	8a 1f       	adc	r24, r26
 9a8:	91 1d       	adc	r25, r1
 9aa:	a1 1d       	adc	r26, r1
 9ac:	6a 0f       	add	r22, r26
 9ae:	71 1d       	adc	r23, r1
 9b0:	81 1d       	adc	r24, r1
 9b2:	91 1d       	adc	r25, r1
 9b4:	a1 1d       	adc	r26, r1
 9b6:	20 d0       	rcall	.+64     	; 0x9f8 <__ultoa_invert+0x84>
 9b8:	09 f4       	brne	.+2      	; 0x9bc <__ultoa_invert+0x48>
 9ba:	68 94       	set
 9bc:	3f 91       	pop	r19
 9be:	2a e0       	ldi	r18, 0x0A	; 10
 9c0:	26 9f       	mul	r18, r22
 9c2:	11 24       	eor	r1, r1
 9c4:	30 19       	sub	r19, r0
 9c6:	30 5d       	subi	r19, 0xD0	; 208
 9c8:	31 93       	st	Z+, r19
 9ca:	de f6       	brtc	.-74     	; 0x982 <__ultoa_invert+0xe>
 9cc:	cf 01       	movw	r24, r30
 9ce:	08 95       	ret
 9d0:	46 2f       	mov	r20, r22
 9d2:	47 70       	andi	r20, 0x07	; 7
 9d4:	40 5d       	subi	r20, 0xD0	; 208
 9d6:	41 93       	st	Z+, r20
 9d8:	b3 e0       	ldi	r27, 0x03	; 3
 9da:	0f d0       	rcall	.+30     	; 0x9fa <__ultoa_invert+0x86>
 9dc:	c9 f7       	brne	.-14     	; 0x9d0 <__ultoa_invert+0x5c>
 9de:	f6 cf       	rjmp	.-20     	; 0x9cc <__ultoa_invert+0x58>
 9e0:	46 2f       	mov	r20, r22
 9e2:	4f 70       	andi	r20, 0x0F	; 15
 9e4:	40 5d       	subi	r20, 0xD0	; 208
 9e6:	4a 33       	cpi	r20, 0x3A	; 58
 9e8:	18 f0       	brcs	.+6      	; 0x9f0 <__ultoa_invert+0x7c>
 9ea:	49 5d       	subi	r20, 0xD9	; 217
 9ec:	31 fd       	sbrc	r19, 1
 9ee:	40 52       	subi	r20, 0x20	; 32
 9f0:	41 93       	st	Z+, r20
 9f2:	02 d0       	rcall	.+4      	; 0x9f8 <__ultoa_invert+0x84>
 9f4:	a9 f7       	brne	.-22     	; 0x9e0 <__ultoa_invert+0x6c>
 9f6:	ea cf       	rjmp	.-44     	; 0x9cc <__ultoa_invert+0x58>
 9f8:	b4 e0       	ldi	r27, 0x04	; 4
 9fa:	a6 95       	lsr	r26
 9fc:	97 95       	ror	r25
 9fe:	87 95       	ror	r24
 a00:	77 95       	ror	r23
 a02:	67 95       	ror	r22
 a04:	ba 95       	dec	r27
 a06:	c9 f7       	brne	.-14     	; 0x9fa <__ultoa_invert+0x86>
 a08:	00 97       	sbiw	r24, 0x00	; 0
 a0a:	61 05       	cpc	r22, r1
 a0c:	71 05       	cpc	r23, r1
 a0e:	08 95       	ret
 a10:	9b 01       	movw	r18, r22
 a12:	ac 01       	movw	r20, r24
 a14:	0a 2e       	mov	r0, r26
 a16:	06 94       	lsr	r0
 a18:	57 95       	ror	r21
 a1a:	47 95       	ror	r20
 a1c:	37 95       	ror	r19
 a1e:	27 95       	ror	r18
 a20:	ba 95       	dec	r27
 a22:	c9 f7       	brne	.-14     	; 0xa16 <__ultoa_invert+0xa2>
 a24:	62 0f       	add	r22, r18
 a26:	73 1f       	adc	r23, r19
 a28:	84 1f       	adc	r24, r20
 a2a:	95 1f       	adc	r25, r21
 a2c:	a0 1d       	adc	r26, r0
 a2e:	08 95       	ret

00000a30 <__prologue_saves__>:
 a30:	2f 92       	push	r2
 a32:	3f 92       	push	r3
 a34:	4f 92       	push	r4
 a36:	5f 92       	push	r5
 a38:	6f 92       	push	r6
 a3a:	7f 92       	push	r7
 a3c:	8f 92       	push	r8
 a3e:	9f 92       	push	r9
 a40:	af 92       	push	r10
 a42:	bf 92       	push	r11
 a44:	cf 92       	push	r12
 a46:	df 92       	push	r13
 a48:	ef 92       	push	r14
 a4a:	ff 92       	push	r15
 a4c:	0f 93       	push	r16
 a4e:	1f 93       	push	r17
 a50:	cf 93       	push	r28
 a52:	df 93       	push	r29
 a54:	cd b7       	in	r28, 0x3d	; 61
 a56:	de b7       	in	r29, 0x3e	; 62
 a58:	ca 1b       	sub	r28, r26
 a5a:	db 0b       	sbc	r29, r27
 a5c:	0f b6       	in	r0, 0x3f	; 63
 a5e:	f8 94       	cli
 a60:	de bf       	out	0x3e, r29	; 62
 a62:	0f be       	out	0x3f, r0	; 63
 a64:	cd bf       	out	0x3d, r28	; 61
 a66:	09 94       	ijmp

00000a68 <__epilogue_restores__>:
 a68:	2a 88       	ldd	r2, Y+18	; 0x12
 a6a:	39 88       	ldd	r3, Y+17	; 0x11
 a6c:	48 88       	ldd	r4, Y+16	; 0x10
 a6e:	5f 84       	ldd	r5, Y+15	; 0x0f
 a70:	6e 84       	ldd	r6, Y+14	; 0x0e
 a72:	7d 84       	ldd	r7, Y+13	; 0x0d
 a74:	8c 84       	ldd	r8, Y+12	; 0x0c
 a76:	9b 84       	ldd	r9, Y+11	; 0x0b
 a78:	aa 84       	ldd	r10, Y+10	; 0x0a
 a7a:	b9 84       	ldd	r11, Y+9	; 0x09
 a7c:	c8 84       	ldd	r12, Y+8	; 0x08
 a7e:	df 80       	ldd	r13, Y+7	; 0x07
 a80:	ee 80       	ldd	r14, Y+6	; 0x06
 a82:	fd 80       	ldd	r15, Y+5	; 0x05
 a84:	0c 81       	ldd	r16, Y+4	; 0x04
 a86:	1b 81       	ldd	r17, Y+3	; 0x03
 a88:	aa 81       	ldd	r26, Y+2	; 0x02
 a8a:	b9 81       	ldd	r27, Y+1	; 0x01
 a8c:	ce 0f       	add	r28, r30
 a8e:	d1 1d       	adc	r29, r1
 a90:	0f b6       	in	r0, 0x3f	; 63
 a92:	f8 94       	cli
 a94:	de bf       	out	0x3e, r29	; 62
 a96:	0f be       	out	0x3f, r0	; 63
 a98:	cd bf       	out	0x3d, r28	; 61
 a9a:	ed 01       	movw	r28, r26
 a9c:	08 95       	ret

00000a9e <_exit>:
 a9e:	f8 94       	cli

00000aa0 <__stop_program>:
 aa0:	ff cf       	rjmp	.-2      	; 0xaa0 <__stop_program>
