("inv_min_x4:/\tinv_min_x4 finalProject layout" (("open" (nil hierarchy "/{finalProject inv_min_x4 layout }:a"))) (((-3.939 -1.012) (7.894 3.004)) "a" "Virtuoso XL" 38))("inv_min_x4:/\tinv_min_x4 finalProject schematic" (("open" (nil hierarchy "/{finalProject inv_min_x4 schematic }:a"))) (((-3.05 0.00625) (0.6875 2.43125)) "a" "Schematics XL" 39))("inv_min_x2.5:/\tinv_min_x2.5 finalProject layout" (("open" (nil hierarchy "/{finalProject inv_min_x2.5 layout }:a"))) (((-5.2205 -0.7405) (3.2075 3.1645)) "a" "Virtuoso XL" 31))("inv_min_x2.5:/\tinv_min_x2.5 finalProject schematic" (("open" (nil hierarchy "/{finalProject inv_min_x2.5 schematic }:a"))) (((-2.45625 0.00625) (0.09375 2.43125)) "a" "Schematics XL" 30))("inv_min_x2:/\tinv_min_x2 finalProject layout" (("open" (nil hierarchy "/{finalProject inv_min_x2 layout }:a"))) (((-15.537 -5.785) (10.577 6.315)) "a" "Virtuoso XL" 24))("inv_min_x2:/\tinv_min_x2 finalProject schematic" (("open" (nil hierarchy "/{finalProject inv_min_x2 schematic }:a"))) (((-2.45625 0.00625) (0.09375 2.43125)) "a" "Schematics XL" 23))("inv_clk_dff_large:/\tinv_clk_dff_large finalProject layout" (("open" (nil hierarchy "/{finalProject inv_clk_dff_large layout }:a"))) (((-6.206 -2.473) (13.801 4.317)) "a" "Virtuoso XL" 16))("inv_clk_dff_large:/\tinv_clk_dff_large finalProject schematic" (("open" (nil hierarchy "/{finalProject inv_clk_dff_large schematic }:a"))) (((-2.86875 0.13125) (2.86875 2.55625)) "a" "Schematics XL" 17))("inv_min:/\tinv_min finalProject layout" (("open" (nil hierarchy "/{finalProject inv_min layout }:a"))) (((-7.714 -2.323) (7.618 4.781)) "a" "Virtuoso XL" 8))("inv_min:/\tinv_min finalProject schematic" (("open" (nil hierarchy "/{finalProject inv_min schematic }:a"))) (((-4.05 0.00625) (1.6875 2.43125)) "a" "Schematics XL" 9))