#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 28 16:47:29 2020
# Process ID: 19780
# Current directory: C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1
# Command line: vivado.exe -log adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder.tcl
# Log file: C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/adder.vds
# Journal file: C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder.tcl -notrace
Command: synth_design -top adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 351.742 ; gain = 97.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder_1' [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/realtime/full_adder_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1' (1#1) [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/realtime/full_adder_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/sources_1/new/adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 403.848 ; gain = 149.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 403.848 ; gain = 149.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add1'
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add1'
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add2'
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add2'
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add3'
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add3'
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add4'
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/.Xil/Vivado-19780-LAPTOP-D025KD3I/dcp1/full_adder_0_in_context.xdc] for cell 'add4'
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/constrs_1/new/adder.xdc]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/constrs_1/new/adder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/17727/Desktop/VivadoArea/adder/adder.srcs/constrs_1/new/adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 691.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 691.387 ; gain = 436.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 691.387 ; gain = 436.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 691.387 ; gain = 436.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 691.387 ; gain = 436.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 691.387 ; gain = 436.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 722.090 ; gain = 467.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 722.090 ; gain = 467.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |full_adder_1  |         4|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |full_adder_1    |     1|
|2     |full_adder_1__1 |     1|
|3     |full_adder_1__2 |     1|
|4     |full_adder_1__3 |     1|
|5     |LUT2            |     5|
|6     |IBUF            |     9|
|7     |OBUF            |     6|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 731.688 ; gain = 477.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 731.688 ; gain = 189.539
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 731.688 ; gain = 477.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 744.328 ; gain = 501.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/17727/Desktop/VivadoArea/adder/adder.runs/synth_1/adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_utilization_synth.rpt -pb adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 744.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 28 16:49:44 2020...
