
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _099_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002715    0.008419    0.004330    2.004330 v rst (in)
                                                         rst (net)
                      0.008426    0.000000    2.004330 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.007023    0.048919    0.091640    2.095971 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.048926    0.000578    2.096548 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.105621    0.118569    0.208507    2.305056 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.125823    0.022873    2.327928 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.054588    0.079297    0.224950    2.552878 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.079499    0.003453    2.556331 v _075_/A (sky130_fd_sc_hd__inv_2)
     1    0.007424    0.045673    0.069355    2.625686 ^ _075_/Y (sky130_fd_sc_hd__inv_2)
                                                         _028_ (net)
                      0.045676    0.000396    2.626082 ^ _099_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.626082   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.074786    0.341146    0.247084   10.247085 ^ clk (in)
                                                         clk (net)
                      0.344091    0.000000   10.247085 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072772    0.094735    0.247491   10.494576 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.094902    0.003323   10.497898 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.100527    0.118339    0.196174   10.694072 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.119721    0.010260   10.704332 ^ _099_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.454332   clock uncertainty
                                  0.000000   10.454332   clock reconvergence pessimism
                                  0.253067   10.707399   library recovery time
                                             10.707399   data required time
---------------------------------------------------------------------------------------------
                                             10.707399   data required time
                                             -2.626082   data arrival time
---------------------------------------------------------------------------------------------
                                              8.081318   slack (MET)


Startpoint: _087_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.074786    0.341146    0.247084    0.247084 ^ clk (in)
                                                         clk (net)
                      0.344091    0.000000    0.247084 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072772    0.094735    0.247490    0.494575 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101339    0.019359    0.513934 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.074911    0.092448    0.184732    0.698666 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094555    0.011031    0.709697 ^ _087_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.004977    0.049003    0.383769    1.093466 v _087_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net7 (net)
                      0.049003    0.000358    1.093824 v output7/A (sky130_fd_sc_hd__buf_2)
     1    0.034454    0.090275    0.181421    1.275245 v output7/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[14] (net)
                      0.090309    0.001611    1.276856 v sine_out[14] (out)
                                              1.276856   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -1.276856   data arrival time
---------------------------------------------------------------------------------------------
                                              6.473144   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
