Classic Timing Analyzer report for AD_DA
Sun Oct 15 14:23:49 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_1'
  7. Clock Hold: 'clk_1'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.823 ns                         ; CH0_1[0]           ; ADC0832:u1|data[6] ; --         ; clk_1    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.294 ns                         ; stu_no[7]$latch    ; stu_no[7]          ; clk_1      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.302 ns                         ; CH0_1[2]           ; ADC0832:u1|data[2] ; --         ; clk_1    ; 0            ;
; Clock Setup: 'clk_1'         ; N/A                                      ; None          ; 111.78 MHz ( period = 8.946 ns ) ; ADC0832:u1|data[3] ; ADC0832:u1|DO      ; clk_1      ; clk_1    ; 0            ;
; Clock Hold: 'clk_1'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DataA[3]           ; temp[3]            ; clk_1      ; clk_1    ; 23           ;
; Total number of failed paths ;                                          ;               ;                                  ;                    ;                    ;            ;          ; 23           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570F256C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_1'                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; ADC0832:u1|data[3]                      ; ADC0832:u1|DO              ; clk_1      ; clk_1    ; None                        ; None                      ; 4.857 ns                ;
; N/A                                     ; 112.55 MHz ( period = 8.885 ns )                    ; COUNT1[16]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; COUNT1[13]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 115.13 MHz ( period = 8.686 ns )                    ; COUNT1[15]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.243 ns                ;
; N/A                                     ; 115.43 MHz ( period = 8.663 ns )                    ; COUNT1[19]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.220 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; COUNT1[16]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.181 ns                ;
; N/A                                     ; 116.67 MHz ( period = 8.571 ns )                    ; COUNT1[6]                               ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.128 ns                ;
; N/A                                     ; 116.84 MHz ( period = 8.559 ns )                    ; COUNT1[14]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 116.95 MHz ( period = 8.551 ns )                    ; COUNT1[4]                               ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.108 ns                ;
; N/A                                     ; 117.38 MHz ( period = 8.519 ns )                    ; COUNT1[12]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.076 ns                ;
; N/A                                     ; 117.79 MHz ( period = 8.490 ns )                    ; ADC0832:u1|output_order                 ; ADC0832:u1|output_index[0] ; clk_1      ; clk_1    ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 117.79 MHz ( period = 8.490 ns )                    ; ADC0832:u1|output_order                 ; ADC0832:u1|output_index[1] ; clk_1      ; clk_1    ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 117.79 MHz ( period = 8.490 ns )                    ; ADC0832:u1|output_order                 ; ADC0832:u1|output_index[2] ; clk_1      ; clk_1    ; None                        ; None                      ; 1.476 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; ADC0832:u1|output_order                 ; ADC0832:u1|DO              ; clk_1      ; clk_1    ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; 117.83 MHz ( period = 8.487 ns )                    ; COUNT1[18]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.044 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 117.94 MHz ( period = 8.479 ns )                    ; COUNT1[13]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 8.036 ns                ;
; N/A                                     ; 118.57 MHz ( period = 8.434 ns )                    ; COUNT1[5]                               ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 118.69 MHz ( period = 8.425 ns )                    ; COUNT1[15]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; COUNT1[19]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.959 ns                ;
; N/A                                     ; 119.55 MHz ( period = 8.365 ns )                    ; ADC0832:u1|data[5]                      ; ADC0832:u1|DO              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 119.56 MHz ( period = 8.364 ns )                    ; COUNT1[17]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.921 ns                ;
; N/A                                     ; 119.88 MHz ( period = 8.342 ns )                    ; COUNT1[7]                               ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.899 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; COUNT1[6]                               ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; COUNT1[14]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 120.63 MHz ( period = 8.290 ns )                    ; COUNT1[4]                               ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.847 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; COUNT1[12]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 121.21 MHz ( period = 8.250 ns )                    ; ADC0832:u1|data[1]                      ; ADC0832:u1|DO              ; clk_1      ; clk_1    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 121.57 MHz ( period = 8.226 ns )                    ; COUNT1[18]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.783 ns                ;
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; COUNT1[9]                               ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.35 MHz ( period = 8.173 ns )                    ; COUNT1[5]                               ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 122.77 MHz ( period = 8.145 ns )                    ; ADC0832:u1|data[7]                      ; ADC0832:u1|DO              ; clk_1      ; clk_1    ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; COUNT1[23]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.685 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.41 MHz ( period = 8.103 ns )                    ; COUNT1[17]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 123.50 MHz ( period = 8.097 ns )                    ; COUNT1[20]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.654 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 123.75 MHz ( period = 8.081 ns )                    ; COUNT1[7]                               ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 124.33 MHz ( period = 8.043 ns )                    ; COUNT1[10]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 124.91 MHz ( period = 8.006 ns )                    ; COUNT1[11]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 125.03 MHz ( period = 7.998 ns )                    ; COUNT1[21]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.555 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; COUNT1[8]                               ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 125.27 MHz ( period = 7.983 ns )                    ; COUNT1[22]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; COUNT1[9]                               ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 126.52 MHz ( period = 7.904 ns )                    ; COUNT1[16]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.11 MHz ( period = 7.867 ns )                    ; COUNT1[23]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 127.62 MHz ( period = 7.836 ns )                    ; COUNT1[20]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; COUNT1[10]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.339 ns                ;
; N/A                                     ; 128.88 MHz ( period = 7.759 ns )                    ; COUNT1[13]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.12 MHz ( period = 7.745 ns )                    ; COUNT1[11]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.302 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.25 MHz ( period = 7.737 ns )                    ; COUNT1[21]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 129.47 MHz ( period = 7.724 ns )                    ; ADC0832:u1|output_order                 ; ADC0832:u1|output_index[3] ; clk_1      ; clk_1    ; None                        ; None                      ; 1.093 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; COUNT1[8]                               ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; COUNT1[22]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 129.79 MHz ( period = 7.705 ns )                    ; COUNT1[15]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 130.17 MHz ( period = 7.682 ns )                    ; COUNT1[19]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 130.53 MHz ( period = 7.661 ns )                    ; COUNT1[25]                              ; DataB[2]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 131.75 MHz ( period = 7.590 ns )                    ; COUNT1[6]                               ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.147 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; COUNT1[14]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 132.10 MHz ( period = 7.570 ns )                    ; COUNT1[4]                               ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.127 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; COUNT1[16]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 7.099 ns                ;
; N/A                                     ; 132.66 MHz ( period = 7.538 ns )                    ; COUNT1[12]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 133.23 MHz ( period = 7.506 ns )                    ; COUNT1[18]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 134.17 MHz ( period = 7.453 ns )                    ; COUNT1[5]                               ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[0]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[1]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[3]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[4]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[6]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; COUNT1[25]                              ; DataB[7]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; COUNT1[13]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 135.45 MHz ( period = 7.383 ns )                    ; COUNT1[17]                              ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 6.940 ns                ;
; N/A                                     ; 135.85 MHz ( period = 7.361 ns )                    ; COUNT1[7]                               ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 136.18 MHz ( period = 7.343 ns )                    ; COUNT1[15]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; COUNT1[19]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.877 ns                ;
; N/A                                     ; 136.99 MHz ( period = 7.300 ns )                    ; ADC0832:u1|current_state.Data_Transform ; ADC0832:u1|output_order    ; clk_1      ; clk_1    ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 137.99 MHz ( period = 7.247 ns )                    ; COUNT1[23]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; COUNT1[6]                               ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; COUNT1[14]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; COUNT1[20]                              ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; COUNT1[4]                               ; DataA[5]                   ; clk_1      ; clk_1    ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; COUNT1[9]                               ; current_state.DATA_RECEIVE ; clk_1      ; clk_1    ; None                        ; None                      ; 6.760 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_1'                                                                                                                                                                                                    ;
+------------------------------------------+--------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                 ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DataA[3]                             ; temp[3]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 1.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[6]                             ; temp[6]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 2.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[7]                             ; temp[7]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[1]                             ; temp[1]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 2.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[4]                             ; temp[4]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[5]                             ; temp[5]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[2]                             ; temp[2]                 ; clk_1      ; clk_1    ; None                       ; None                       ; 2.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[4]                             ; stu_no[2]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 2.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|data_input_model[1]       ; ADC0832:u1|data[6]      ; clk_1      ; clk_1    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; temp[7]                              ; Parallel_Data[6]        ; clk_1      ; clk_1    ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|data_input_model[1]       ; ADC0832:u1|data[4]      ; clk_1      ; clk_1    ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[4]                             ; stu_no[6]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|current_state.Data_Output ; ADC0832:u1|output_order ; clk_1      ; clk_1    ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[4]                             ; stu_no[7]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[6]                             ; stu_no[2]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.DAC_START              ; WR1$latch               ; clk_1      ; clk_1    ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataB[5]                             ; stu_no[2]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|data_input_model[1]       ; ADC0832:u1|data[0]      ; clk_1      ; clk_1    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; current_state.DATA_RECEIVE           ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[6]                             ; stu_no[6]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataB[5]                             ; stu_no[6]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[4]                             ; stu_no[1]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; DataA[4]                             ; stu_no[3]$latch         ; clk_1      ; clk_1    ; None                       ; None                       ; 3.567 ns                 ;
+------------------------------------------+--------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+----------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                 ; To Clock ;
+-------+--------------+------------+----------+--------------------+----------+
; N/A   ; None         ; 1.823 ns   ; CH0_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.793 ns   ; CH0_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.666 ns   ; CH0_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.636 ns   ; CH0_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.529 ns   ; CH1_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.499 ns   ; CH1_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.481 ns   ; CH1_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.455 ns   ; CH0_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 1.455 ns   ; CH0_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.451 ns   ; CH1_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.449 ns   ; CH0_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.425 ns   ; CH0_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.348 ns   ; CH0_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.328 ns   ; CH1_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.318 ns   ; CH0_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.298 ns   ; CH1_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.292 ns   ; CH0_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.288 ns   ; CH1_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.266 ns   ; CH1_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.191 ns   ; CH1_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.161 ns   ; CH1_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.161 ns   ; CH1_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 1.155 ns   ; CH1_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.129 ns   ; CH0_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 1.128 ns   ; CH0_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 1.113 ns   ; CH1_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 1.107 ns   ; CH1_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.087 ns   ; CH0_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 1.086 ns   ; CH0_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.086 ns   ; CH1_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 1.081 ns   ; CH0_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.080 ns   ; CH1_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.050 ns   ; CH1_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 0.987 ns   ; CH0_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.980 ns   ; CH0_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.974 ns   ; CH0_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.972 ns   ; CH0_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.960 ns   ; CH1_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.957 ns   ; CH0_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 0.954 ns   ; CH1_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.946 ns   ; CH0_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.941 ns   ; CH0_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.835 ns   ; CH1_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.834 ns   ; CH1_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.826 ns   ; CH0_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.795 ns   ; CH0_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.787 ns   ; CH1_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.761 ns   ; CH0_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.709 ns   ; CH1_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 0.706 ns   ; CH1_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.671 ns   ; CH1_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.667 ns   ; CH0_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A   ; None         ; 0.654 ns   ; CH0_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.653 ns   ; CH0_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.634 ns   ; CH1_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.633 ns   ; CH1_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.497 ns   ; CH1_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.471 ns   ; CH0_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A   ; None         ; 0.402 ns   ; CH0_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 0.386 ns   ; CH1_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.373 ns   ; CH1_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A   ; None         ; 0.337 ns   ; CH1_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.330 ns   ; CH1_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.329 ns   ; CH0_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.323 ns   ; CH0_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.314 ns   ; CH1_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.293 ns   ; CH0_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.275 ns   ; CH1_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.165 ns   ; CH0_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.142 ns   ; CH1_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A   ; None         ; -0.245 ns  ; CH0_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A   ; None         ; -0.300 ns  ; CH1_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
+-------+--------------+------------+----------+--------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                ; From Clock ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; N/A   ; None         ; 9.294 ns   ; stu_no[7]$latch                            ; stu_no[12]        ; clk_1      ;
; N/A   ; None         ; 9.294 ns   ; stu_no[7]$latch                            ; stu_no[7]         ; clk_1      ;
; N/A   ; None         ; 9.270 ns   ; stu_no[7]$latch                            ; stu_no[22]        ; clk_1      ;
; N/A   ; None         ; 9.270 ns   ; stu_no[7]$latch                            ; stu_no[19]        ; clk_1      ;
; N/A   ; None         ; 9.270 ns   ; stu_no[7]$latch                            ; stu_no[16]        ; clk_1      ;
; N/A   ; None         ; 9.270 ns   ; stu_no[7]$latch                            ; stu_no[14]        ; clk_1      ;
; N/A   ; None         ; 9.270 ns   ; stu_no[7]$latch                            ; stu_no[13]        ; clk_1      ;
; N/A   ; None         ; 9.230 ns   ; stu_no[7]$latch                            ; stu_no[30]        ; clk_1      ;
; N/A   ; None         ; 9.230 ns   ; stu_no[7]$latch                            ; stu_no[27]        ; clk_1      ;
; N/A   ; None         ; 9.230 ns   ; stu_no[7]$latch                            ; stu_no[26]        ; clk_1      ;
; N/A   ; None         ; 9.230 ns   ; stu_no[7]$latch                            ; stu_no[25]        ; clk_1      ;
; N/A   ; None         ; 9.180 ns   ; stu_no[7]$latch                            ; stu_no[11]        ; clk_1      ;
; N/A   ; None         ; 9.175 ns   ; stu_no[7]$latch                            ; stu_no[28]        ; clk_1      ;
; N/A   ; None         ; 9.142 ns   ; stu_no[7]$latch                            ; stu_no[21]        ; clk_1      ;
; N/A   ; None         ; 9.142 ns   ; stu_no[7]$latch                            ; stu_no[18]        ; clk_1      ;
; N/A   ; None         ; 9.132 ns   ; stu_no[7]$latch                            ; stu_no[8]         ; clk_1      ;
; N/A   ; None         ; 9.129 ns   ; stu_no[7]$latch                            ; stu_no[29]        ; clk_1      ;
; N/A   ; None         ; 9.129 ns   ; stu_no[7]$latch                            ; stu_no[15]        ; clk_1      ;
; N/A   ; None         ; 9.129 ns   ; stu_no[7]$latch                            ; stu_no[9]         ; clk_1      ;
; N/A   ; None         ; 9.102 ns   ; stu_no[7]$latch                            ; stu_no[10]        ; clk_1      ;
; N/A   ; None         ; 8.895 ns   ; stu_no[6]$latch                            ; stu_no[6]         ; clk_1      ;
; N/A   ; None         ; 8.806 ns   ; stu_no[7]$latch                            ; stu_no[24]        ; clk_1      ;
; N/A   ; None         ; 8.806 ns   ; stu_no[7]$latch                            ; stu_no[23]        ; clk_1      ;
; N/A   ; None         ; 8.806 ns   ; stu_no[7]$latch                            ; stu_no[20]        ; clk_1      ;
; N/A   ; None         ; 8.806 ns   ; stu_no[7]$latch                            ; stu_no[17]        ; clk_1      ;
; N/A   ; None         ; 8.714 ns   ; stu_no[7]$latch                            ; stu_no[31]        ; clk_1      ;
; N/A   ; None         ; 8.694 ns   ; stu_no[1]$latch                            ; stu_no[1]         ; clk_1      ;
; N/A   ; None         ; 8.405 ns   ; D[6]$latch                                 ; D[6]              ; clk_1      ;
; N/A   ; None         ; 8.160 ns   ; D[1]$latch                                 ; D[1]              ; clk_1      ;
; N/A   ; None         ; 7.995 ns   ; stu_no[5]$latch                            ; stu_no[5]         ; clk_1      ;
; N/A   ; None         ; 7.986 ns   ; stu_no[0]$latch                            ; stu_no[0]         ; clk_1      ;
; N/A   ; None         ; 7.984 ns   ; D[4]$latch                                 ; D[4]              ; clk_1      ;
; N/A   ; None         ; 7.974 ns   ; D[3]$latch                                 ; D[3]              ; clk_1      ;
; N/A   ; None         ; 7.958 ns   ; stu_no[3]$latch                            ; stu_no[3]         ; clk_1      ;
; N/A   ; None         ; 7.948 ns   ; stu_no[2]$latch                            ; stu_no[2]         ; clk_1      ;
; N/A   ; None         ; 7.911 ns   ; stu_no[4]$latch                            ; stu_no[4]         ; clk_1      ;
; N/A   ; None         ; 7.610 ns   ; WR1$latch                                  ; WR1               ; clk_1      ;
; N/A   ; None         ; 7.311 ns   ; ADC0832:u1|current_state.First_DI_Receive  ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 7.115 ns   ; D[5]$latch                                 ; D[5]              ; clk_1      ;
; N/A   ; None         ; 7.115 ns   ; D[0]$latch                                 ; D[0]              ; clk_1      ;
; N/A   ; None         ; 7.083 ns   ; D[2]$latch                                 ; D[2]              ; clk_1      ;
; N/A   ; None         ; 6.624 ns   ; DI_1                                       ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 6.367 ns   ; DI_1                                       ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.299 ns   ; ADC0832:u1|current_state.Start_Order_Wait  ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.159 ns   ; ADC0832:u1|current_state.Data_Transform    ; state_signal_1[2] ; clk_1      ;
; N/A   ; None         ; 6.110 ns   ; DataB[7]                                   ; DataB_output[7]   ; clk_1      ;
; N/A   ; None         ; 6.063 ns   ; DataA[2]                                   ; DataA_output[2]   ; clk_1      ;
; N/A   ; None         ; 5.767 ns   ; ADC0832:u1|current_state.Start_Order_Wait  ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 5.746 ns   ; DataA[4]                                   ; DataA_output[4]   ; clk_1      ;
; N/A   ; None         ; 5.609 ns   ; ADC0832:u1|current_state.Data_Transform    ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 5.566 ns   ; DataB[0]                                   ; DataB_output[0]   ; clk_1      ;
; N/A   ; None         ; 5.419 ns   ; DataA[6]                                   ; DataA_output[6]   ; clk_1      ;
; N/A   ; None         ; 5.395 ns   ; ADC0832:u1|current_state.First_DI_Receive  ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 5.334 ns   ; DataB[3]                                   ; DataB_output[3]   ; clk_1      ;
; N/A   ; None         ; 5.334 ns   ; DataA[1]                                   ; DataA_output[1]   ; clk_1      ;
; N/A   ; None         ; 5.319 ns   ; DataA[7]                                   ; DataA_output[7]   ; clk_1      ;
; N/A   ; None         ; 5.280 ns   ; ADC0832:u1|current_state.Data_Output       ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 5.277 ns   ; DataA[0]                                   ; DataA_output[0]   ; clk_1      ;
; N/A   ; None         ; 5.258 ns   ; DI_1                                       ; DI_output         ; clk_1      ;
; N/A   ; None         ; 5.249 ns   ; DataB[2]                                   ; DataB_output[2]   ; clk_1      ;
; N/A   ; None         ; 4.742 ns   ; ADC0832:u1|current_state.Data_Output       ; state_signal_1[2] ; clk_1      ;
; N/A   ; None         ; 4.498 ns   ; DataA[5]                                   ; DataA_output[5]   ; clk_1      ;
; N/A   ; None         ; 4.487 ns   ; DataB[6]                                   ; DataB_output[6]   ; clk_1      ;
; N/A   ; None         ; 4.487 ns   ; DataB[4]                                   ; DataB_output[4]   ; clk_1      ;
; N/A   ; None         ; 4.483 ns   ; DataB[5]                                   ; DataB_output[5]   ; clk_1      ;
; N/A   ; None         ; 4.483 ns   ; ADC0832:u1|current_state.Second_DI_Receive ; state_signal_1[3] ; clk_1      ;
; N/A   ; None         ; 4.482 ns   ; ADC0832:u1|DO                              ; DO_1              ; clk_1      ;
; N/A   ; None         ; 4.475 ns   ; DataA[3]                                   ; DataA_output[3]   ; clk_1      ;
; N/A   ; None         ; 4.471 ns   ; DataB[1]                                   ; DataB_output[1]   ; clk_1      ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+----------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                 ; To Clock ;
+---------------+-------------+-----------+----------+--------------------+----------+
; N/A           ; None        ; 3.302 ns  ; CH0_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 3.240 ns  ; CH1_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 3.153 ns  ; CH0_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 2.981 ns  ; CH1_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 2.959 ns  ; CH0_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 2.591 ns  ; CH1_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 2.385 ns  ; CH1_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 2.336 ns  ; CH0_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 2.194 ns  ; CH0_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A           ; None        ; 1.934 ns  ; CH1_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 1.917 ns  ; CH1_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 1.900 ns  ; CH0_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 1.813 ns  ; CH1_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A           ; None        ; 1.784 ns  ; CH0_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 1.174 ns  ; CH1_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.057 ns  ; CH0_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 1.006 ns  ; CH0_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.922 ns  ; CH1_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.910 ns  ; CH1_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 0.899 ns  ; CH0_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.881 ns  ; CH0_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.846 ns  ; CH1_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.826 ns  ; CH0_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.815 ns  ; CH1_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.802 ns  ; CH1_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.798 ns  ; CH1_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.715 ns  ; CH1_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.695 ns  ; CH1_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.690 ns  ; CH1_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.670 ns  ; CH0_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.653 ns  ; CH1_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.616 ns  ; CH0_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 0.583 ns  ; CH1_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.566 ns  ; CH1_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.563 ns  ; CH0_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.561 ns  ; CH0_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.555 ns  ; CH0_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.546 ns  ; CH0_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.539 ns  ; CH1_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.529 ns  ; CH1_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.497 ns  ; CH1_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.477 ns  ; CH1_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.465 ns  ; CH0_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.448 ns  ; CH0_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.431 ns  ; CH0_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.422 ns  ; CH1_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.405 ns  ; CH1_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.390 ns  ; CH1_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.373 ns  ; CH1_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.359 ns  ; CH0_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.357 ns  ; CH1_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.336 ns  ; CH0_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.261 ns  ; CH0_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.245 ns  ; CH1_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.229 ns  ; CH0_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.225 ns  ; CH0_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.212 ns  ; CH0_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.203 ns  ; CH0_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.190 ns  ; CH1_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.170 ns  ; CH0_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.116 ns  ; CH1_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.110 ns  ; CH0_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.096 ns  ; CH0_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.084 ns  ; CH1_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.079 ns  ; CH0_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.055 ns  ; CH0_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.052 ns  ; CH1_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.029 ns  ; CH1_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; -0.003 ns ; CH1_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; -0.109 ns ; CH0_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; -0.242 ns ; CH0_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; -0.297 ns ; CH0_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
+---------------+-------------+-----------+----------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Oct 15 14:23:48 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "start_order" is a latch
    Warning: Node "ADC0832:u1|output_order" is a latch
    Warning: Node "receive_order" is a latch
    Warning: Node "ADC0832:u1|data[6]" is a latch
    Warning: Node "ADC0832:u1|data[2]" is a latch
    Warning: Node "ADC0832:u1|data[3]" is a latch
    Warning: Node "ADC0832:u1|data[5]" is a latch
    Warning: Node "ADC0832:u1|data[1]" is a latch
    Warning: Node "ADC0832:u1|data[7]" is a latch
    Warning: Node "ADC0832:u1|data[4]" is a latch
    Warning: Node "ADC0832:u1|data[0]" is a latch
    Warning: Node "temp[1]" is a latch
    Warning: Node "temp[2]" is a latch
    Warning: Node "temp[3]" is a latch
    Warning: Node "temp[4]" is a latch
    Warning: Node "temp[5]" is a latch
    Warning: Node "temp[6]" is a latch
    Warning: Node "temp[7]" is a latch
    Warning: Node "ADC0832:u1|data_input_model[0]" is a latch
    Warning: Node "ADC0832:u1|DI0" is a latch
    Warning: Node "ADC0832:u1|data_input_model[1]" is a latch
    Warning: Node "ADC0832:u1|DI1" is a latch
    Warning: Node "stu_no[0]$latch" is a latch
    Warning: Node "stu_no[1]$latch" is a latch
    Warning: Node "stu_no[2]$latch" is a latch
    Warning: Node "stu_no[3]$latch" is a latch
    Warning: Node "stu_no[4]$latch" is a latch
    Warning: Node "stu_no[5]$latch" is a latch
    Warning: Node "stu_no[6]$latch" is a latch
    Warning: Node "stu_no[7]$latch" is a latch
    Warning: Node "D[0]$latch" is a latch
    Warning: Node "Parallel_Data[0]" is a latch
    Warning: Node "D[1]$latch" is a latch
    Warning: Node "Parallel_Data[1]" is a latch
    Warning: Node "D[2]$latch" is a latch
    Warning: Node "Parallel_Data[2]" is a latch
    Warning: Node "D[3]$latch" is a latch
    Warning: Node "Parallel_Data[3]" is a latch
    Warning: Node "D[4]$latch" is a latch
    Warning: Node "Parallel_Data[4]" is a latch
    Warning: Node "D[5]$latch" is a latch
    Warning: Node "Parallel_Data[5]" is a latch
    Warning: Node "D[6]$latch" is a latch
    Warning: Node "Parallel_Data[6]" is a latch
    Warning: Node "WR1$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_1" is an undefined clock
Warning: Found 33 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "temp[0]~0" as buffer
    Info: Detected ripple clock "current_state.ADC_START" as buffer
    Info: Detected gated clock "WideOr0~0" as buffer
    Info: Detected ripple clock "current_state.IDLE" as buffer
    Info: Detected ripple clock "current_state.DAC_START" as buffer
    Info: Detected ripple clock "current_state.DATA_RECEIVE" as buffer
    Info: Detected ripple clock "current_state.DATA_CHECK" as buffer
    Info: Detected gated clock "Equal0~3" as buffer
    Info: Detected gated clock "Equal0~2" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "ADC0832:u1|output_order~0" as buffer
    Info: Detected gated clock "WideOr2~0" as buffer
    Info: Detected ripple clock "DataB[7]" as buffer
    Info: Detected ripple clock "DataB[6]" as buffer
    Info: Detected ripple clock "DataB[5]" as buffer
    Info: Detected ripple clock "DataB[4]" as buffer
    Info: Detected ripple clock "DataB[3]" as buffer
    Info: Detected gated clock "WideOr1~0" as buffer
    Info: Detected ripple clock "DataB[2]" as buffer
    Info: Detected ripple clock "DataB[1]" as buffer
    Info: Detected ripple clock "DataB[0]" as buffer
    Info: Detected ripple clock "DataA[6]" as buffer
    Info: Detected ripple clock "DataA[7]" as buffer
    Info: Detected ripple clock "DataA[4]" as buffer
    Info: Detected ripple clock "DataA[5]" as buffer
    Info: Detected ripple clock "DataA[2]" as buffer
    Info: Detected ripple clock "DataA[3]" as buffer
    Info: Detected ripple clock "DataA[0]" as buffer
    Info: Detected ripple clock "DataA[1]" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.Second_DI_Receive" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.Data_Transform" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.First_DI_Receive" as buffer
Info: Clock "clk_1" has Internal fmax of 111.78 MHz between source register "ADC0832:u1|data[3]" and destination register "ADC0832:u1|DO" (period= 8.946 ns)
    Info: + Longest register to register delay is 4.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N5; Fanout = 2; REG Node = 'ADC0832:u1|data[3]'
        Info: 2: + IC(1.207 ns) + CELL(0.319 ns) = 1.526 ns; Loc. = LC_X3_Y6_N4; Fanout = 1; COMB Node = 'ADC0832:u1|Mux8~1'
        Info: 3: + IC(0.334 ns) + CELL(0.125 ns) = 1.985 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'ADC0832:u1|Mux8~2'
        Info: 4: + IC(1.130 ns) + CELL(0.319 ns) = 3.434 ns; Loc. = LC_X3_Y4_N9; Fanout = 1; COMB Node = 'ADC0832:u1|Mux8~5'
        Info: 5: + IC(1.054 ns) + CELL(0.369 ns) = 4.857 ns; Loc. = LC_X1_Y4_N9; Fanout = 3; REG Node = 'ADC0832:u1|DO'
        Info: Total cell delay = 1.132 ns ( 23.31 % )
        Info: Total interconnect delay = 3.725 ns ( 76.69 % )
    Info: - Smallest clock skew is -3.881 ns
        Info: + Shortest clock path from clock "clk_1" to destination register is 2.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X1_Y4_N9; Fanout = 3; REG Node = 'ADC0832:u1|DO'
            Info: Total cell delay = 1.301 ns ( 56.52 % )
            Info: Total interconnect delay = 1.001 ns ( 43.48 % )
        Info: - Longest clock path from clock "clk_1" to source register is 6.183 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X9_Y4_N4; Fanout = 11; REG Node = 'ADC0832:u1|current_state.Data_Transform'
            Info: 3: + IC(3.521 ns) + CELL(0.125 ns) = 6.183 ns; Loc. = LC_X1_Y7_N5; Fanout = 2; REG Node = 'ADC0832:u1|data[3]'
            Info: Total cell delay = 1.661 ns ( 26.86 % )
            Info: Total interconnect delay = 4.522 ns ( 73.14 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.208 ns
Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock "clk_1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DataA[3]" and destination pin or register "temp[3]" for clock "clk_1" (Hold time is 4.01 ns)
    Info: + Largest clock skew is 5.390 ns
        Info: + Longest clock path from clock "clk_1" to destination register is 7.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X5_Y4_N6; Fanout = 4; REG Node = 'DataA[3]'
            Info: 3: + IC(0.576 ns) + CELL(0.571 ns) = 3.684 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; COMB Node = 'Equal0~1'
            Info: 4: + IC(1.496 ns) + CELL(0.571 ns) = 5.751 ns; Loc. = LC_X7_Y4_N1; Fanout = 9; COMB Node = 'Equal0~4'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 6.067 ns; Loc. = LC_X7_Y4_N2; Fanout = 7; COMB Node = 'temp[0]~0'
            Info: 6: + IC(1.163 ns) + CELL(0.462 ns) = 7.692 ns; Loc. = LC_X5_Y4_N9; Fanout = 2; REG Node = 'temp[3]'
            Info: Total cell delay = 3.265 ns ( 42.45 % )
            Info: Total interconnect delay = 4.427 ns ( 57.55 % )
        Info: - Shortest clock path from clock "clk_1" to source register is 2.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
            Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X5_Y4_N6; Fanout = 4; REG Node = 'DataA[3]'
            Info: Total cell delay = 1.301 ns ( 56.52 % )
            Info: Total interconnect delay = 1.001 ns ( 43.48 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 1.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N6; Fanout = 4; REG Node = 'DataA[3]'
        Info: 2: + IC(0.574 ns) + CELL(0.571 ns) = 1.145 ns; Loc. = LC_X5_Y4_N9; Fanout = 2; REG Node = 'temp[3]'
        Info: Total cell delay = 0.571 ns ( 49.87 % )
        Info: Total interconnect delay = 0.574 ns ( 50.13 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "ADC0832:u1|data[6]" (data pin = "CH0_1[0]", clock pin = "clk_1") is 1.823 ns
    Info: + Longest pin to register delay is 6.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'CH0_1[0]'
        Info: 2: + IC(1.226 ns) + CELL(0.125 ns) = 2.059 ns; Loc. = LC_X1_Y4_N6; Fanout = 3; COMB Node = 'ADC0832:u1|Add0~72'
        Info: 3: + IC(1.251 ns) + CELL(0.467 ns) = 3.777 ns; Loc. = LC_X2_Y6_N0; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~53'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 3.854 ns; Loc. = LC_X2_Y6_N1; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~18'
        Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 3.931 ns; Loc. = LC_X2_Y6_N2; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.008 ns; Loc. = LC_X2_Y6_N3; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~25'
        Info: 7: + IC(0.000 ns) + CELL(0.163 ns) = 4.171 ns; Loc. = LC_X2_Y6_N4; Fanout = 3; COMB Node = 'ADC0832:u1|Add0~46'
        Info: 8: + IC(0.000 ns) + CELL(0.609 ns) = 4.780 ns; Loc. = LC_X2_Y6_N6; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~2'
        Info: 9: + IC(1.124 ns) + CELL(0.125 ns) = 6.029 ns; Loc. = LC_X2_Y4_N3; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~7'
        Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 6.345 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'ADC0832:u1|data[6]'
        Info: Total cell delay = 2.553 ns ( 40.24 % )
        Info: Total interconnect delay = 3.792 ns ( 59.76 % )
    Info: + Micro setup delay of destination is 1.993 ns
    Info: - Shortest clock path from clock "clk_1" to destination register is 6.515 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
        Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X9_Y4_N4; Fanout = 11; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: 3: + IC(3.516 ns) + CELL(0.462 ns) = 6.515 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'ADC0832:u1|data[6]'
        Info: Total cell delay = 1.998 ns ( 30.67 % )
        Info: Total interconnect delay = 4.517 ns ( 69.33 % )
Info: tco from clock "clk_1" to destination pin "stu_no[12]" through register "stu_no[7]$latch" is 9.294 ns
    Info: + Longest clock path from clock "clk_1" to source register is 6.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
        Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X8_Y4_N5; Fanout = 17; REG Node = 'current_state.DATA_CHECK'
        Info: 3: + IC(3.464 ns) + CELL(0.125 ns) = 6.126 ns; Loc. = LC_X8_Y6_N4; Fanout = 25; REG Node = 'stu_no[7]$latch'
        Info: Total cell delay = 1.661 ns ( 27.11 % )
        Info: Total interconnect delay = 4.465 ns ( 72.89 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N4; Fanout = 25; REG Node = 'stu_no[7]$latch'
        Info: 2: + IC(1.714 ns) + CELL(1.454 ns) = 3.168 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'stu_no[12]'
        Info: Total cell delay = 1.454 ns ( 45.90 % )
        Info: Total interconnect delay = 1.714 ns ( 54.10 % )
Info: th for register "ADC0832:u1|data[2]" (data pin = "CH0_1[2]", clock pin = "clk_1") is 3.302 ns
    Info: + Longest clock path from clock "clk_1" to destination register is 6.516 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 96; CLK Node = 'clk_1'
        Info: 2: + IC(1.001 ns) + CELL(0.809 ns) = 2.537 ns; Loc. = LC_X9_Y4_N4; Fanout = 11; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: 3: + IC(3.517 ns) + CELL(0.462 ns) = 6.516 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; REG Node = 'ADC0832:u1|data[2]'
        Info: Total cell delay = 1.998 ns ( 30.66 % )
        Info: Total interconnect delay = 4.518 ns ( 69.34 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.214 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F2; Fanout = 2; PIN Node = 'CH0_1[2]'
        Info: 2: + IC(0.861 ns) + CELL(0.319 ns) = 1.888 ns; Loc. = LC_X1_Y7_N8; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~8'
        Info: 3: + IC(0.439 ns) + CELL(0.571 ns) = 2.898 ns; Loc. = LC_X1_Y7_N2; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~14'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.214 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; REG Node = 'ADC0832:u1|data[2]'
        Info: Total cell delay = 1.723 ns ( 53.61 % )
        Info: Total interconnect delay = 1.491 ns ( 46.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Sun Oct 15 14:23:49 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


