{
  "design": {
    "design_info": {
      "boundary_crc": "0xBD8C0DE1166969E2",
      "design_src": "SBD",
      "device": "xc7z020clg484-2",
      "name": "bd_1ef9",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "util_vector_logic_0": "",
      "axis_data_fifo_0": "",
      "mipi_dsi_tx_ctrl_0": "",
      "mipi_dphy_0": ""
    },
    "interface_ports": {
      "mipi_phy_if": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
      },
      "s_axi": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_PROT": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "constant"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "auto"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "auto"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "auto"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "constant"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "auto"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "constant"
          }
        },
        "address_space_ref": "s_axi",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        }
      },
      "s_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "user_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "user_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "12",
            "value_src": "user_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "TUSER_WIDTH": {
            "value": "1",
            "value_src": "user_prop"
          }
        }
      }
    },
    "ports": {
      "s_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis"
          },
          "ASSOCIATED_CLKEN": {
            "value": "s_axis_aclken",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "dphy_clk_200M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi"
          },
          "CLK_DOMAIN": {
            "value": "top_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "txclkesc_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_1ef9_mipi_dphy_0_0_txclkesc_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "20000000.0",
            "value_src": "ip"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "ip"
          }
        }
      },
      "oserdes_clk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_1ef9_mipi_dphy_0_0_oserdes_clk_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "oserdes_clk90_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_1ef9_mipi_dphy_0_0_oserdes_clk90_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "txbyteclkhs": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_1ef9_mipi_dphy_0_0_txbyteclkhs",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000.0",
            "value_src": "ip"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "ip"
          }
        }
      },
      "oserdes_clkdiv_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_1ef9_mipi_dphy_0_0_oserdes_clkdiv_out",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "system_rst_out": {
        "direction": "O"
      },
      "mmcm_lock_out": {
        "direction": "O"
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "constant"
          }
        }
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "bd_1ef9_proc_sys_reset_0_0",
        "xci_path": "ip/ip_0/bd_1ef9_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "bd_1ef9_proc_sys_reset_1_0",
        "xci_path": "ip/ip_1/bd_1ef9_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "bd_1ef9_util_vector_logic_0_0",
        "xci_path": "ip/ip_2/bd_1ef9_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "13",
        "xci_name": "bd_1ef9_axis_data_fifo_0_0",
        "xci_path": "ip/ip_3/bd_1ef9_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "12"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "mipi_dsi_tx_ctrl_0": {
        "vlnv": "xilinx.com:ip:mipi_dsi_tx_ctrl:1.0",
        "ip_revision": "9",
        "xci_name": "bd_1ef9_mipi_dsi_tx_ctrl_0_0",
        "xci_path": "ip/ip_4/bd_1ef9_mipi_dsi_tx_ctrl_0_0.xci",
        "inst_hier_path": "mipi_dsi_tx_ctrl_0",
        "parameters": {
          "C_DSI_INIT_DESKEW_PATRN_LEN": {
            "value": "4096"
          },
          "C_DSI_PERIODIC_CNTR_WIDTH": {
            "value": "32"
          },
          "C_DSI_PERIODIC_PATRN_LEN": {
            "value": "4096"
          },
          "C_DSI_PERIODIC_TIME": {
            "value": "50"
          },
          "C_DSI_XMIT_ALT_DESKEW": {
            "value": "false"
          },
          "C_DSI_XMIT_INITIAL_DESKEW": {
            "value": "false"
          },
          "C_DSI_XMIT_PERIODIC_DESKEW": {
            "value": "false"
          },
          "C_INCLUDE_CMD_MODE": {
            "value": "true"
          },
          "C_LINE_RATE": {
            "value": "1000"
          },
          "C_MIPI_SLV_INT": {
            "value": "0"
          },
          "DSI_BYTE_FIFO": {
            "value": "2048"
          },
          "DSI_CRC_GEN": {
            "value": "true"
          },
          "DSI_DATATYPE": {
            "value": "RGB888"
          },
          "DSI_LANES": {
            "value": "4"
          },
          "DSI_PIXELS": {
            "value": "4"
          }
        }
      },
      "mipi_dphy_0": {
        "vlnv": "xilinx.com:ip:mipi_dphy:4.3",
        "ip_revision": "11",
        "xci_name": "bd_1ef9_mipi_dphy_0_0",
        "xci_path": "ip/ip_5/bd_1ef9_mipi_dphy_0_0.xci",
        "inst_hier_path": "mipi_dphy_0",
        "parameters": {
          "C_DPHY_LANES": {
            "value": "4"
          },
          "C_DPHY_MODE": {
            "value": "MASTER"
          },
          "C_EN_7S_LINERATE_CHECK": {
            "value": "true"
          },
          "C_EN_DCTS_LOGIC": {
            "value": "false"
          },
          "C_EN_HS_OBUFTDS": {
            "value": "false"
          },
          "C_EN_REG_IF": {
            "value": "false"
          },
          "C_EN_SSC": {
            "value": "false"
          },
          "C_ESC_CLK_PERIOD": {
            "value": "20.000"
          },
          "C_HS_LINE_RATE": {
            "value": "1000"
          },
          "C_LPX_PERIOD": {
            "value": "50"
          },
          "C_SKEWCAL_FIRST_TIME": {
            "value": "4096"
          },
          "C_STRETCH_LINE_RATE": {
            "value": "3200"
          },
          "C_XMIT_ALT_DESKEW_SEQ": {
            "value": "false"
          },
          "C_XMIT_FIRST_DESKEW_SEQ": {
            "value": "false"
          },
          "C_XMIT_PERIODIC_DESKEW_SEQ": {
            "value": "false"
          },
          "DPHY_PRESET": {
            "value": "None"
          },
          "SupportLevel": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "mipi_dsi_tx_ctrl_0/s_axis"
        ]
      },
      "mipi_dphy_0_tx_mipi_phy_if": {
        "interface_ports": [
          "mipi_phy_if",
          "mipi_dphy_0/tx_mipi_phy_if"
        ]
      },
      "mipi_dphy_0_tx_mipi_ppi_if": {
        "interface_ports": [
          "mipi_dsi_tx_ctrl_0/tx_mipi_ppi_if",
          "mipi_dphy_0/tx_mipi_ppi_if"
        ]
      },
      "s_axi_1": {
        "interface_ports": [
          "mipi_dsi_tx_ctrl_0/s_axi",
          "s_axi"
        ]
      },
      "s_axis_1": {
        "interface_ports": [
          "s_axis",
          "axis_data_fifo_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "dphy_clk_200M_1": {
        "ports": [
          "dphy_clk_200M",
          "proc_sys_reset_0/slowest_sync_clk",
          "mipi_dsi_tx_ctrl_0/s_axis_aclk",
          "mipi_dphy_0/core_clk"
        ]
      },
      "mipi_dphy_0_dl0_stopstate": {
        "ports": [
          "mipi_dphy_0/dl0_stopstate",
          "mipi_dsi_tx_ctrl_0/dl_tx_stop_st"
        ]
      },
      "mipi_dphy_0_init_done": {
        "ports": [
          "mipi_dphy_0/init_done",
          "mipi_dsi_tx_ctrl_0/dphy_init_done"
        ]
      },
      "mipi_dphy_0_mmcm_lock_out": {
        "ports": [
          "mipi_dphy_0/mmcm_lock_out",
          "mmcm_lock_out"
        ]
      },
      "mipi_dphy_0_oserdes_clk90_out": {
        "ports": [
          "mipi_dphy_0/oserdes_clk90_out",
          "oserdes_clk90_out"
        ]
      },
      "mipi_dphy_0_oserdes_clk_out": {
        "ports": [
          "mipi_dphy_0/oserdes_clk_out",
          "oserdes_clk_out"
        ]
      },
      "mipi_dphy_0_oserdes_clkdiv_out": {
        "ports": [
          "mipi_dphy_0/oserdes_clkdiv_out",
          "oserdes_clkdiv_out"
        ]
      },
      "mipi_dphy_0_system_rst_out": {
        "ports": [
          "mipi_dphy_0/system_rst_out",
          "system_rst_out"
        ]
      },
      "mipi_dphy_0_txbyteclkhs": {
        "ports": [
          "mipi_dphy_0/txbyteclkhs",
          "mipi_dsi_tx_ctrl_0/txbyteclkhs",
          "txbyteclkhs",
          "mipi_dsi_tx_ctrl_0/core_clk",
          "axis_data_fifo_0/m_axis_aclk",
          "mipi_dsi_tx_ctrl_0/stream_clk",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "mipi_dphy_0_txclkesc_out": {
        "ports": [
          "mipi_dphy_0/txclkesc_out",
          "txclkesc_out"
        ]
      },
      "mipi_dsi_tx_ctrl_0_interrupt": {
        "ports": [
          "mipi_dsi_tx_ctrl_0/interrupt",
          "interrupt"
        ]
      },
      "mipi_dsi_tx_ctrl_0_master_resetn": {
        "ports": [
          "mipi_dsi_tx_ctrl_0/master_resetn",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "mipi_dsi_tx_ctrl_0/s_axis_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "mipi_dphy_0/core_rst"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "util_vector_logic_0/Op1",
          "mipi_dsi_tx_ctrl_0/stream_resetn"
        ]
      },
      "s_axis_aclk_1": {
        "ports": [
          "s_axis_aclk",
          "axis_data_fifo_0/s_axis_aclk"
        ]
      },
      "s_axis_aresetn_1": {
        "ports": [
          "s_axis_aresetn",
          "proc_sys_reset_0/ext_reset_in",
          "util_vector_logic_0/Op2"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi": {
            "range": "64K",
            "width": "16",
            "segments": {
              "mipi_dsi_tx_ctrl_0": {
                "address_block": "/mipi_dsi_tx_ctrl_0/s_axi/reg0",
                "offset": "0x0000",
                "range": "64K",
                "is_combined_segments": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}