#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 28 17:07:39 2021
# Process ID: 4047882
# Current directory: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM
# Command line: vivado -mode batch -source make.tcl
# Log file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/vivado.jou
#-----------------------------------------------------------
source make.tcl
# set part "xc7k160tffg676-3"
# source ../../tcl/fit.tcl
## namespace eval fit {
##     proc update_ip_properties {} {
## 	foreach p [get_ips] {
## 	    puts "INFO: updating ./ipcore_properties/${p}.txt"
## 	    report_property -quiet -regexp -file [file normalize "./ipcore_properties/${p}.txt"] [get_ips $p] "(CONFIG.*|IPDEF)"
## 	}
##     }
## 
##     ## makes ipcores with properties taken from txt files in the directory "./ipcore_properties"
##     proc make_ipcores {targetDir} {
## 	proc generate_ipcore {targetDir ps} {
## 	    set module_name [dict get $ps "CONFIG.Component_Name"]
## 	    set ps [dict remove $ps CONFIG.Component_Name]
## 
## 	    file mkdir ${targetDir}
## 	    set module_xcix "${targetDir}/${module_name}.xcix"
## 	    file delete -force ${module_xcix}
## 
## 	    set module_xci "${targetDir}/${module_name}/${module_name}.xci"
## 	    set ipdef [split [dict get $ps "IPDEF"] ":"]
## 	    create_ip \
## 		-vendor  [lindex $ipdef 0] \
## 		-library [lindex $ipdef 1] \
## 		-name    [lindex $ipdef 2] \
## 		-module_name ${module_name} \
## 		-dir ${targetDir}
## 	    set ps [dict remove $ps IPDEF]
## 
## 	    set_property -dict $ps [get_ips ${module_name}]
## 
## 	    generate_target {instantiation_template} [get_files ${module_xci}]
## 	    generate_target all [get_files  ${module_xci}]
## 	    catch {
## 		config_ip_cache -export [get_ips -all ${module_name}]
## 	    }
## 	    export_ip_user_files -of_objects [get_files ${module_xci}] -no_script -sync -force -quiet
## 	}
## 
## 	proc ipcore_property_file_to_dict fn {
## 	    set fp [open $fn]
## 	    set headers {Property Type Read-only Value}
## 	    array set idx {}
## 	    foreach h $headers {
## 		set idx($h) -1
## 	    }
## 	    set ps [dict create]
## 	    while {-1 != [gets $fp line]} {
## 		##puts "The current line is '$line'."
## 		if {$idx(Property) == -1} {
## 		    foreach h $headers {
## 			set idx($h) [string first $h $line]
## 		    }
## 		} else {
## 		    set key [string trim [string range $line $idx(Property) \
## 					      [expr $idx(Type) - 1]]]
## 		    set val [string trim [string range $line $idx(Value) \
## 					      [expr [string length $line] - 1]]]
## 		    dict set ps $key $val
## 		}
## 	    }
## 	    close $fp
## 	    return $ps
## 	}
## 
## 	foreach f [glob ipcore_properties/*.txt] {
## 	    puts "INFO: generating IP core from ${f}"
## 	    generate_ipcore ${targetDir} [ipcore_property_file_to_dict $f]
## 	}
##     }
## }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "PM12"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "make.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/build"]"
# if {[string equal [open_project -quiet "build/PM12.xpr"] ""]} {
#     set proj_create "yes"
#     puts ${proj_create}
#     puts ${project_name}
#     create_project ${project_name} ./build -part $part
# } else {
#     set proj_create "no"
#     puts ${proj_create}
# }
yes
PM12
# puts "ok"
ok
# puts current_project
current_project
# set proj_dir [get_property directory [current_project]]
# set_property \
#     -dict [list \
# 	       "corecontainer.enable"  "1" \
# 	       "default_lib"           "xil_defaultlib" \
# 	       "ip_cache_permissions"  "read write" \
# 	       "ip_output_repo"        "$proj_dir/${project_name}.cache/ip" \
# 	       "part"                  $part \
# 	       "sim.ip.auto_export_scripts" "1" \
# 	       "simulator_language"    "Mixed" \
# 	       "source_mgmt_mode"      "DisplayOnly" \
# 	       "target_language"       "VHDL" \
# 	       "xpm_libraries"         "XPM_CDC XPM_MEMORY" \
# 	       "xsim.array_display_limit" "64"] \
#     [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set files [list \
#  [file normalize "${origin_dir}/hdl/Channel.vhd" ]\
#  [file normalize "${origin_dir}/hdl/TDCCHAN.vhd" ]\
#  [file normalize "${origin_dir}/hdl/counters.vhd" ]\
#  [file normalize "${origin_dir}/hdl/trigger.vhd" ]\
#  [file normalize "${origin_dir}/hdl/pin_capt.vhd" ]\
#  [file normalize "${origin_dir}/hdl/autophase.vhd" ]\
#  [file normalize "${origin_dir}/hdl/Flash_prog.vhd" ]\
#  [file normalize "${origin_dir}/hdl/fit.vhd" ]\
#   [file normalize "${origin_dir}/hdl/hyst.vhd" ]\
#    [file normalize "${origin_dir}/hdl/PM12_pkg.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd" ]\
#   [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" ]\
#   [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd"] \
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/DataConverter_PM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/ltu_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/bc_indicator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_boardPM_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/FIT_GBT_project.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Module_Data_Gen_PM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/cru_ltu_emu.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/TX_Data_Gen.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Event_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_common_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/RXDataClkSync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/CRU_packet_Builder.vhd" ]\
# ]
# add_files -norecurse -fileset sources_1 $files
# if {[string equal $proj_create "yes"]} {
#     # Set 'sources_1' fileset object
#     set obj [get_filesets sources_1]
#     add_files -norecurse -fileset $obj $files
#     set_property -name "file_type" -value "VHDL" -objects [get_files [list "*.vhd"]]
# 	
#     fit::make_ipcores "${proj_dir}/generated"
# 
#     # the following is needed in order to have parallel IP synthesis and implementation runs
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files "*.xci"]
#     
#     # Set 'sources_1' fileset properties
#     set_property \
# 	-dict [list \
# 		   "top"                     "PM12"\
# 		   "edif_extra_search_paths" "D:/proj/PM/ipcore_dir"] \
# 	[get_filesets sources_1]
# 
#     # Create 'constrs_1' fileset (if not found)
#     if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -constrset constrs_1
#     }
# 
#     # Add/Import constrs file and set constrs file properties
#     set constr_files [list \
# 			  [file normalize "$origin_dir/xdc/Timing.xdc"]\
# 			  [file normalize "$origin_dir/xdc/fit.xdc"]\
# 			  [file normalize "$origin_dir/xdc/ios.xdc"]\
# 			 ]
#     add_files -fileset constrs_1 ${constr_files}
# 
#     set_property -name "file_type" -value "XDC" -objects [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/*.xdc"]]
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/Timing.xdc"]]
#     set_property -name "used_in" -value "implementation" -objects $file_obj
#     set_property -name "used_in_synthesis" -value "0" -objects $file_obj
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/fit.xdc"]]
#     set_property -name "processing_order" -value "EARLY" -objects $file_obj
# 
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/ios.xdc"]]
#     set_property -name "processing_order" -value "NORMAL" -objects $file_obj
#     
#     # Set 'constrs_1' fileset properties
#     set obj [get_filesets constrs_1]
#     set_property -name "target_constrs_file" -value "[get_files *xdc/ios.xdc]" -objects $obj
# }
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Channel.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/TDCCHAN.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/counters.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/trigger.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/pin_capt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/autophase.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/Flash_prog.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/fit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/hyst.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/hdl/PM12_pkg.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_PM.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/ltu_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/bc_indicator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Reset_Generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/fit_gbt_boardPM_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/FIT_GBT_project.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Module_Data_Gen_PM.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/cru_ltu_emu.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/TX_Data_Gen.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/Event_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/fit_gbt_common_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/RXDataClkSync.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/CRU_packet_Builder.vhd' cannot be added to the project because it already exists in the project, skipping this file
INFO: generating IP core from ipcore_properties/CHAN_RD_FIFO.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO.xcix' for IP 'CHAN_RD_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CHAN_RD_FIFO'...
INFO: generating IP core from ipcore_properties/EVENT_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO.xcix' for IP 'EVENT_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'EVENT_FIFO'...
INFO: generating IP core from ipcore_properties/PLL320.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320.xcix' for IP 'PLL320'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL320'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_tx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram.xcix' for IP 'xlx_k7v7_tx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_dpram'...
INFO: generating IP core from ipcore_properties/TDC_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO.xcix' for IP 'TDC_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TDC_FIFO'...
INFO: generating IP core from ipcore_properties/CLK600_pll.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll.xcix' for IP 'CLK600_pll'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CLK600_pll'...
INFO: generating IP core from ipcore_properties/hyst_mem512.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512.xcix' for IP 'hyst_mem512'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem512'...
INFO: generating IP core from ipcore_properties/slct_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo.xcix' for IP 'slct_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slct_data_fifo'...
INFO: generating IP core from ipcore_properties/hyst_mem8k.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k.xcix' for IP 'hyst_mem8k'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem8k'...
INFO: generating IP core from ipcore_properties/SENSOR.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR.xcix' for IP 'SENSOR'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SENSOR'...
INFO: generating IP core from ipcore_properties/cntpck_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp.xcix' for IP 'cntpck_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cntpck_fifo_comp'...
INFO: generating IP core from ipcore_properties/EVENTID_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO.xcix' for IP 'EVENTID_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'EVENTID_FIFO'...
INFO: generating IP core from ipcore_properties/hyst_mem4k.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k.xcix' for IP 'hyst_mem4k'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hyst_mem4k'...
INFO: generating IP core from ipcore_properties/raw_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo.xcix' for IP 'raw_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'raw_data_fifo'...
INFO: generating IP core from ipcore_properties/trg_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp.xcix' for IP 'trg_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trg_fifo_comp'...
INFO: generating IP core from ipcore_properties/FLASH_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO.xcix' for IP 'FLASH_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FLASH_FIFO'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.txt
WARNING: [IP_Flow 19-4832] The IP name 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: generating IP core from ipcore_properties/Xmega_buf.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf.xcix' for IP 'Xmega_buf'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Xmega_buf'...
# config_webtalk -user off
# generate_target synthesis [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CHAN_RD_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CLK600_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENTID_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'EVENT_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TDC_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem4k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem512'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hyst_mem8k'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1879.707 ; gain = 0.000 ; free physical = 22911 ; free virtual = 58164
# foreach ip [get_ips] {
#     puts $ip
#     create_ip_run [get_files ${ip}.xci]
# 	set_property generate_synth_checkpoint false [get_files ${ip}.xci]
#     generate_target all [get_files ${ip}.xci]}
CHAN_RD_FIFO
delete_ip_run [get_files -of_objects [get_fileset CHAN_RD_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xci' from fileset 'CHAN_RD_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO.xcix' from fileset 'CHAN_RD_FIFO' to fileset 'sources_1'.
CLK600_pll
delete_ip_run [get_files -of_objects [get_fileset CLK600_pll] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xci' from fileset 'CLK600_pll' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll.xcix' from fileset 'CLK600_pll' to fileset 'sources_1'.
EVENTID_FIFO
delete_ip_run [get_files -of_objects [get_fileset EVENTID_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xci' from fileset 'EVENTID_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO.xcix' from fileset 'EVENTID_FIFO' to fileset 'sources_1'.
EVENT_FIFO
delete_ip_run [get_files -of_objects [get_fileset EVENT_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xci' from fileset 'EVENT_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO.xcix' from fileset 'EVENT_FIFO' to fileset 'sources_1'.
FLASH_FIFO
delete_ip_run [get_files -of_objects [get_fileset FLASH_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xci' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO.xcix' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
PLL320
delete_ip_run [get_files -of_objects [get_fileset PLL320] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xci' from fileset 'PLL320' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320.xcix' from fileset 'PLL320' to fileset 'sources_1'.
SENSOR
delete_ip_run [get_files -of_objects [get_fileset SENSOR] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xci' from fileset 'SENSOR' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR.xcix' from fileset 'SENSOR' to fileset 'sources_1'.
TDC_FIFO
delete_ip_run [get_files -of_objects [get_fileset TDC_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xci' from fileset 'TDC_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO.xcix' from fileset 'TDC_FIFO' to fileset 'sources_1'.
Xmega_buf
delete_ip_run [get_files -of_objects [get_fileset Xmega_buf] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/Xmega_buf.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf/Xmega_buf.xci' from fileset 'Xmega_buf' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/Xmega_buf.xcix' from fileset 'Xmega_buf' to fileset 'sources_1'.
cntpck_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset cntpck_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp.xcix' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
hyst_mem4k
delete_ip_run [get_files -of_objects [get_fileset hyst_mem4k] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/hyst_mem4k.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k/hyst_mem4k.xci' from fileset 'hyst_mem4k' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem4k.xcix' from fileset 'hyst_mem4k' to fileset 'sources_1'.
hyst_mem512
delete_ip_run [get_files -of_objects [get_fileset hyst_mem512] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/hyst_mem512.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512/hyst_mem512.xci' from fileset 'hyst_mem512' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem512.xcix' from fileset 'hyst_mem512' to fileset 'sources_1'.
hyst_mem8k
delete_ip_run [get_files -of_objects [get_fileset hyst_mem8k] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/hyst_mem8k.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k/hyst_mem8k.xci' from fileset 'hyst_mem8k' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/hyst_mem8k.xcix' from fileset 'hyst_mem8k' to fileset 'sources_1'.
raw_data_fifo
delete_ip_run [get_files -of_objects [get_fileset raw_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xci' from fileset 'raw_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo.xcix' from fileset 'raw_data_fifo' to fileset 'sources_1'.
slct_data_fifo
delete_ip_run [get_files -of_objects [get_fileset slct_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xci' from fileset 'slct_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo.xcix' from fileset 'slct_data_fifo' to fileset 'sources_1'.
trg_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset trg_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xci' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp.xcix' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
xlx_k7v7_tx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_tx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_tx_dpram.xcix' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#     create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/readout_simulation.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/main_signals.wcfg" ]\
# ]
# add_files -norecurse -fileset sim_1 $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "testbench_readout" -objects $obj
# config_webtalk -user off
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part $part -flow {Vivado Synthesis 2019} -strategy "Flow_PerfOptimized_high" -report_strategy {Timing Closure Reports} -constrset constrs_1
# } else {
#     set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#     set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# proc gen_report {name type steps runs} {
#     if { [ string equal [get_report_configs -of_objects [get_runs ${runs}] ${name}] "" ] } {
# 	create_report_config -report_name ${name} -report_type ${type} -steps ${steps} -runs ${runs}
#     }
#     set obj [get_report_configs -of_objects [get_runs ${runs}] ${name}]
#     if { $obj != "" } {
# 	set_property -name "is_enabled" -value "0" -objects $obj
#     }
# }
# gen_report synth_1_synth_report_utilization_0 report_utilization:1.0 synth_design synth_1
# set obj [get_runs synth_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part ${part} -flow {Vivado Synthesis 2019} -strategy "Performance_NetDelay_low" -report_strategy {Timing Closure Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_NetDelay_low" [get_runs impl_1]
#   set_property flow {Vivado Implementation 2019} [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# gen_report impl_1_init_report_timing_summary_0 report_timing_summary:1.0 init_design impl_1
# gen_report impl_1_opt_report_drc_0 report_drc:1.0 opt_design impl_1
# gen_report impl_1_opt_report_timing_summary_0 report_timing_summary:1.0 opt_design impl_1
# gen_report impl_1_power_opt_report_timing_summary_0 report_timing_summary:1.0 power_opt_design impl_1
# gen_report impl_1_place_report_io_0 report_io:1.0 place_design impl_1
# gen_report impl_1_place_report_utilization_0 report_utilization:1.0 place_design impl_1
# gen_report impl_1_place_report_control_sets_0 report_control_sets:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_0 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_1 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_timing_summary_0 report_timing_summary:1.0 place_design impl_1
# gen_report impl_1_post_place_power_opt_report_timing_summary_0 report_timing_summary:1.0 post_place_power_opt_design impl_1
# gen_report impl_1_phys_opt_report_timing_summary_0 report_timing_summary:1.0 phys_opt_design impl_1
# gen_report impl_1_route_report_drc_0 report_drc:1.0 route_design impl_1
# gen_report impl_1_route_report_methodology_0 report_methodology:1.0 route_design impl_1
# gen_report impl_1_route_report_power_0 report_power:1.0 route_design impl_1
# gen_report impl_1_route_report_route_status_0 report_route_status:1.0 route_design impl_1
# gen_report impl_1_route_report_timing_summary_0 report_timing_summary:1.0 route_design impl_1
# gen_report impl_1_route_report_incremental_reuse_0 report_incremental_reuse:1.0 route_design impl_1
# gen_report impl_1_route_report_clock_utilization_0 report_clock_utilization:1.0 route_design impl_1
# gen_report impl_1_route_report_bus_skew_0 report_bus_skew:1.1 route_design impl_1
# gen_report impl_1_post_route_phys_opt_report_timing_summary_0 report_timing_summary:1.0 post_route_phys_opt_design impl_1
# gen_report impl_1_post_route_phys_opt_report_bus_skew_0 report_bus_skew:1.1 post_route_phys_opt_design impl_1
# set obj [get_runs impl_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Performance_NetDelay_low" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "ExtraNetDelay_low" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${project_name}"
INFO: Project created:PM12
# update_compile_order -fileset sources_1
# reset_run -quiet synth_1
# launch_runs impl_1 -to_step write_bitstream  -jobs 7
[Tue Sep 28 17:08:31 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/synth_1/runme.log
[Tue Sep 28 17:08:31 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Sep 28 17:08:31 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log PM12.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PM12.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PM12.tcl -notrace
Command: link_design -top PM12 -part xc7k160tffg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1791.414 ; gain = 0.000 ; free physical = 20818 ; free virtual = 55992
INFO: [Netlist 29-17] Analyzing 2979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc:22]
create_generated_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2567.730 ; gain = 569.914 ; free physical = 20106 ; free virtual = 55280
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/fit.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENTID_FIFO/EVENTID_FIFO.xdc] for cell 'EV_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL1D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL2D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3A/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3B/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3C/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CHAN_RD_FIFO/CHAN_RD_FIFO.xdc] for cell 'CHANNEL3D/RD_FIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL1D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL2D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3A/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3B/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3C/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/EVENT_FIFO/EVENT_FIFO.xdc] for cell 'CHANNEL3D/EVENTFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC1_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC2_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHA/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHB/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHC/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/TDC_FIFO/TDC_FIFO.xdc] for cell 'TDC3_CHD/TDCFIFO/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_board.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_board.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/Timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/xdc/ios.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/PLL320/PLL320_late.xdc] for cell 'PLL4/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL2/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/CLK600_pll/CLK600_pll_late.xdc] for cell 'PLL3/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.730 ; gain = 0.000 ; free physical = 20142 ; free virtual = 55316
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2567.730 ; gain = 1096.297 ; free physical = 20142 ; free virtual = 55316
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2631.762 ; gain = 64.031 ; free physical = 20123 ; free virtual = 55298

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1911e43de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2631.762 ; gain = 0.000 ; free physical = 20062 ; free virtual = 55236

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c88d98c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19906 ; free virtual = 55080
INFO: [Opt 31-389] Phase Retarget created 72 cells and removed 202 cells
INFO: [Opt 31-1021] In phase Retarget, 367 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aed82e10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19906 ; free virtual = 55080
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Constant propagation, 527 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1a71a63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19895 ; free virtual = 55069
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Sweep, 2030 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: dcefd672

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19897 ; free virtual = 55071
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dcefd672

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19897 ; free virtual = 55071
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d1a71a63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19896 ; free virtual = 55070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 386 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              72  |             202  |                                            367  |
|  Constant propagation         |               0  |               3  |                                            527  |
|  Sweep                        |               0  |             394  |                                           2030  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            386  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19896 ; free virtual = 55070
Ending Logic Optimization Task | Checksum: 1b5223354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2720.746 ; gain = 0.000 ; free physical = 19896 ; free virtual = 55070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.112 | TNS=-32.058 |
INFO: [Power 33-23] Power model is not available for UA2
INFO: [Power 33-23] Power model is not available for SE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 79 BRAM(s) out of a total of 169 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 46 newly gated: 38 Total Ports: 338
Ending PowerOpt Patch Enables Task | Checksum: 12c30d50b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19690 ; free virtual = 54864
Ending Power Optimization Task | Checksum: 12c30d50b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.531 ; gain = 760.785 ; free physical = 19729 ; free virtual = 54903

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12c30d50b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19729 ; free virtual = 54903

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19729 ; free virtual = 54903
Ending Netlist Obfuscation Task | Checksum: 18cfc9279

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19729 ; free virtual = 54903
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3481.531 ; gain = 913.801 ; free physical = 19731 ; free virtual = 54905
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19731 ; free virtual = 54905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19726 ; free virtual = 54903
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19697 ; free virtual = 54879
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10298fa42

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19696 ; free virtual = 54879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19696 ; free virtual = 54879

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2a072fea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19443 ; free virtual = 54626

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ca5fdef9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19373 ; free virtual = 54556

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ca5fdef9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19372 ; free virtual = 54555
Phase 1 Placer Initialization | Checksum: ca5fdef9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19370 ; free virtual = 54553

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11aa41588

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19343 ; free virtual = 54526

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 3384 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1301 nets or cells. Created 0 new cell, deleted 1301 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-698] Replication is not feasible on the instance FitGbtPrg/Reset_Generator_comp/Reset_SClk_O_reg as the input net FitGbtPrg/Reset_Generator_comp/reset_fsm to the instance has DONT_TOUCH
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_3_n_0 could not be optimized because driver h0/mem[5].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_5_n_0 could not be optimized because driver h0/mem[5].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_7_n_0 could not be optimized because driver h0/mem[5].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_8_n_0 could not be optimized because driver h0/mem[5].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_4_n_0 could not be optimized because driver h0/mem[5].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_2_n_0 could not be optimized because driver h0/mem[5].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[5].mem8k_i_6_n_0 could not be optimized because driver h0/mem[5].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_2_n_0 could not be optimized because driver h0/mem[2].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_7_n_0 could not be optimized because driver h0/mem[2].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_3_n_0 could not be optimized because driver h0/mem[2].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_3_n_0 could not be optimized because driver h0/mem[9].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_6_n_0 could not be optimized because driver h0/mem[9].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_8_n_0 could not be optimized because driver h0/mem[2].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_14_n_0 could not be optimized because driver h0/mem[10].mem8k_i_14 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_6_n_0 could not be optimized because driver h0/mem[2].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_2_n_0 could not be optimized because driver h0/mem[9].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_5_n_0 could not be optimized because driver h0/mem[2].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[2].mem8k_i_4_n_0 could not be optimized because driver h0/mem[2].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_5_n_0 could not be optimized because driver h0/mem[9].mem8k_i_5 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_4_n_0 could not be optimized because driver h0/mem[9].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_17_n_0 could not be optimized because driver h0/mem[10].mem8k_i_17 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_7_n_0 could not be optimized because driver h0/mem[9].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[9].mem8k_i_8_n_0 could not be optimized because driver h0/mem[9].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_9_n_0 could not be optimized because driver h0/mem[10].mem8k_i_9 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_16_n_0 could not be optimized because driver h0/mem[10].mem8k_i_16 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_4_n_0 could not be optimized because driver h0/mem[6].mem8k_i_4 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_13_n_0 could not be optimized because driver h0/mem[10].mem8k_i_13 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_6_n_0 could not be optimized because driver h0/mem[6].mem8k_i_6 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_10_n_0 could not be optimized because driver h0/mem[10].mem8k_i_10 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_11_n_0 could not be optimized because driver h0/mem[10].mem8k_i_11 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_12_n_0 could not be optimized because driver h0/mem[10].mem8k_i_12 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_3_n_0 could not be optimized because driver h0/mem[6].mem8k_i_3 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_7_n_0 could not be optimized because driver h0/mem[6].mem8k_i_7 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_8_n_0 could not be optimized because driver h0/mem[6].mem8k_i_8 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[10].mem8k_i_15_n_0 could not be optimized because driver h0/mem[10].mem8k_i_15 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_2_n_0 could not be optimized because driver h0/mem[6].mem8k_i_2 could not be replicated
INFO: [Physopt 32-117] Net h0/mem[6].mem8k_i_5_n_0 could not be optimized because driver h0/mem[6].mem8k_i_5 could not be replicated
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-666] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-666] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[2].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[4].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[0].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem8k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[3].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[7].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[9].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[8].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[5].mem4k/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[1].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[11].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[10].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell h0/mem[6].mem512/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 725 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19171 ; free virtual = 54354
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19170 ; free virtual = 54353

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1301  |                  1301  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          725  |              0  |                    80  |           0  |           1  |  00:00:05  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          725  |           1301  |                  1381  |           1  |           9  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1152abc2b

Time (s): cpu = 00:02:25 ; elapsed = 00:00:45 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19162 ; free virtual = 54345
Phase 2.2 Global Placement Core | Checksum: 1070a4492

Time (s): cpu = 00:03:29 ; elapsed = 00:00:55 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19095 ; free virtual = 54278
Phase 2 Global Placement | Checksum: 1070a4492

Time (s): cpu = 00:03:30 ; elapsed = 00:00:55 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19108 ; free virtual = 54291

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111dea5a9

Time (s): cpu = 00:03:32 ; elapsed = 00:00:56 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19101 ; free virtual = 54284

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ecf7f90f

Time (s): cpu = 00:03:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19092 ; free virtual = 54275

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ad59e0ad

Time (s): cpu = 00:03:39 ; elapsed = 00:00:58 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19091 ; free virtual = 54274

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a7f72125

Time (s): cpu = 00:03:39 ; elapsed = 00:00:58 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19091 ; free virtual = 54274

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1638bb0a4

Time (s): cpu = 00:03:44 ; elapsed = 00:01:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19090 ; free virtual = 54272

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d3f11e36

Time (s): cpu = 00:03:52 ; elapsed = 00:01:06 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18996 ; free virtual = 54179

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 71480cf8

Time (s): cpu = 00:03:52 ; elapsed = 00:01:07 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18991 ; free virtual = 54174

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: a631ba7d

Time (s): cpu = 00:03:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18993 ; free virtual = 54176

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 81cccb09

Time (s): cpu = 00:04:00 ; elapsed = 00:01:10 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18979 ; free virtual = 54162
Phase 3 Detail Placement | Checksum: 81cccb09

Time (s): cpu = 00:04:00 ; elapsed = 00:01:10 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18981 ; free virtual = 54164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10cac5239

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10cac5239

Time (s): cpu = 00:04:10 ; elapsed = 00:01:13 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18973 ; free virtual = 54156
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.118. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13f7ad91a

Time (s): cpu = 00:05:21 ; elapsed = 00:02:16 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18592 ; free virtual = 53775
Phase 4.1 Post Commit Optimization | Checksum: 13f7ad91a

Time (s): cpu = 00:05:21 ; elapsed = 00:02:16 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18582 ; free virtual = 53766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13f7ad91a

Time (s): cpu = 00:05:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18577 ; free virtual = 53760

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13f7ad91a

Time (s): cpu = 00:05:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18576 ; free virtual = 53759

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18576 ; free virtual = 53759
Phase 4.4 Final Placement Cleanup | Checksum: 1408d9556

Time (s): cpu = 00:05:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18575 ; free virtual = 53758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1408d9556

Time (s): cpu = 00:05:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18567 ; free virtual = 53750
Ending Placer Task | Checksum: 127cb6355

Time (s): cpu = 00:05:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18566 ; free virtual = 53749
INFO: [Common 17-83] Releasing license: Implementation
199 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:25 ; elapsed = 00:02:18 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18611 ; free virtual = 53794
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18611 ; free virtual = 53794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18547 ; free virtual = 53781
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18589 ; free virtual = 53787
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18534 ; free virtual = 53732

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-0.408 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e6aad97b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18520 ; free virtual = 53718

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1e6aad97b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 18521 ; free virtual = 53719
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-0.408 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 20 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net mt_cou[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[1]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL2C/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Event_Selector_comp/slct_fifo_wren_ff. Replicated 3 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[0]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[2]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net mt_cou[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL3D/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net mt_cou_reg[0]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net CHANNEL3A/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL3B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL2D/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2B/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1D/R0_cal0. Replicated 1 times.
INFO: [Physopt 32-572] Net CHANNEL2A/Z_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL3C/Z_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1B/wr_out_id. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.118 | TNS=-0.408 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19077 ; free virtual = 54276
Phase 3 Fanout Optimization | Checksum: 192f6f806

Time (s): cpu = 00:01:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 19077 ; free virtual = 54276

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net CHANNEL2C/A[12].  Re-placed instance CHANNEL2C/Ampl_corr_i_13__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL2C/CH_0_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL2C/Ampl_corr_i_56__4_n_0.  Re-placed instance CHANNEL2C/Ampl_corr_i_56__4
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[21].  Re-placed instance CHANNEL2C/EVENTFIFO_i_2__4
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[11].  Re-placed instance CHANNEL2C/EVENTFIFO_i_12__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL2C/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_57__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_57__4
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH_0_reg_n_0_[3].  Re-placed instance CHANNEL2C/CH_0_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_50__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_50__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL2C/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2A/CH_0_reg_n_0_[2].  Re-placed instance CHANNEL2A/CH_0_reg[2]
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[9].  Re-placed instance CHANNEL2A/Ampl_corr_i_16__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_51__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_51__0
INFO: [Physopt 32-663] Processed net CHANNEL2A/din_0[21].  Re-placed instance CHANNEL2A/EVENTFIFO_i_2__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_52__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_52__4
INFO: [Physopt 32-663] Processed net CHANNEL2C/Ampl_corr_i_54__4_n_0.  Re-placed instance CHANNEL2C/Ampl_corr_i_54__4
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[7].  Re-placed instance CHANNEL2A/Ampl_corr_i_18__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[2].  Did not re-place instance CHANNEL2C/CH_0_reg[2]
INFO: [Physopt 32-663] Processed net CHANNEL2C/Ampl_corr_i_55__4_n_0.  Re-placed instance CHANNEL2C/Ampl_corr_i_55__4
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL2A/CH_0_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Ampl_corr_i_56__0_n_0.  Re-placed instance CHANNEL2A/Ampl_corr_i_56__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL2A/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Ampl_corr_i_57__0_n_0.  Re-placed instance CHANNEL2A/Ampl_corr_i_57__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/R[0].  Did not re-place instance CHANNEL2A/CH0_Z_reg[10]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Ampl_corr_i_53__0_n_0.  Re-placed instance CHANNEL2A/Ampl_corr_i_53__0
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH_0_reg_n_0_[5].  Did not re-place instance CHANNEL2A/CH_0_reg[5]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Ampl_corr_i_48__0_n_0.  Re-placed instance CHANNEL2A/Ampl_corr_i_48__0
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[10].  Re-placed instance CHANNEL2A/Ampl_corr_i_15__0
INFO: [Physopt 32-663] Processed net CHANNEL1C/A[11].  Re-placed instance CHANNEL1C/Ampl_corr_i_14__9
INFO: [Physopt 32-662] Processed net CHANNEL1C/R[0].  Did not re-place instance CHANNEL1C/CH0_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_53__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_53__9
INFO: [Physopt 32-663] Processed net CHANNEL1C/din_0[21].  Re-placed instance CHANNEL1C/EVENTFIFO_i_2__9
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_53__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_53__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[4].  Did not re-place instance CHANNEL2C/CH_0_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL2D/CH_0_reg_n_0_[1].  Re-placed instance CHANNEL2D/CH_0_reg[1]
INFO: [Physopt 32-663] Processed net CHANNEL2D/A[10].  Re-placed instance CHANNEL2D/Ampl_corr_i_15__3
INFO: [Physopt 32-663] Processed net CHANNEL2C/Ampl_corr_i_49__4_n_0.  Re-placed instance CHANNEL2C/Ampl_corr_i_49__4
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_56__3_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_56__3
INFO: [Physopt 32-663] Processed net CHANNEL2D/din_0[21].  Re-placed instance CHANNEL2D/EVENTFIFO_i_2__3
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[10].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_13__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[13].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_10__4
INFO: [Physopt 32-662] Processed net CHANNEL2A/A[12].  Did not re-place instance CHANNEL2A/Ampl_corr_i_13__0
INFO: [Physopt 32-663] Processed net CHANNEL1C/A[9].  Re-placed instance CHANNEL1C/Ampl_corr_i_16__9
INFO: [Physopt 32-663] Processed net CHANNEL2D/A[9].  Re-placed instance CHANNEL2D/Ampl_corr_i_16__3
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[15].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_8__4
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_55__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_55__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[19].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_4__4
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[8].  Re-placed instance CHANNEL2A/Ampl_corr_i_17__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/R[0].  Did not re-place instance CHANNEL2C/CH0_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_44__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_44__0
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_51__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_51__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[14].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_9__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[6].  Did not re-place instance CHANNEL2C/CH_0_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_43__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_43__4
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH_0_reg_n_0_[4].  Did not re-place instance CHANNEL2A/CH_0_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Ampl_corr_i_49__0_n_0.  Re-placed instance CHANNEL2A/Ampl_corr_i_49__0
INFO: [Physopt 32-663] Processed net CHANNEL3C/CH_0_reg_n_0_[0].  Re-placed instance CHANNEL3C/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL3C/A[9].  Re-placed instance CHANNEL3C/Ampl_corr_i_16__7
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[12].  Re-placed instance CHANNEL2C/EVENTFIFO_i_11__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[17].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_6__4
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_57__7_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_57__7
INFO: [Physopt 32-663] Processed net CHANNEL3C/din[21].  Re-placed instance CHANNEL3C/EVENTFIFO_i_2__7
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[16].  Re-placed instance CHANNEL2C/EVENTFIFO_i_7__4
INFO: [Physopt 32-663] Processed net CHANNEL1A/A[12].  Re-placed instance CHANNEL1A/Ampl_corr_i_13
INFO: [Physopt 32-663] Processed net CHANNEL1A/CH_0_reg_n_0_[4].  Re-placed instance CHANNEL1A/CH_0_reg[4]
INFO: [Physopt 32-663] Processed net CHANNEL2D/A[5].  Re-placed instance CHANNEL2D/Ampl_corr_i_20__3
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_45_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_45
INFO: [Physopt 32-663] Processed net CHANNEL1A/din_1[11].  Re-placed instance CHANNEL1A/EVENTFIFO_i_12
INFO: [Physopt 32-663] Processed net CHANNEL2D/din_0[17].  Re-placed instance CHANNEL2D/EVENTFIFO_i_6__3
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[9].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_14__4
INFO: [Physopt 32-663] Processed net CHANNEL2D/CH_0_reg_n_0_[6].  Re-placed instance CHANNEL2D/CH_0_reg[6]
INFO: [Physopt 32-662] Processed net CHANNEL2C/din_0[20].  Did not re-place instance CHANNEL2C/EVENTFIFO_i_3__4
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_47__3_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_47__3
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[9].  Did not re-place instance CHANNEL2C/CH_0_reg[9]
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[8].  Re-placed instance CHANNEL3B/Ampl_corr_i_17__6
INFO: [Physopt 32-662] Processed net CHANNEL3B/R[0].  Did not re-place instance CHANNEL3B/CH0_Z_reg[10]
INFO: [Physopt 32-663] Processed net CHANNEL2C/A[7].  Re-placed instance CHANNEL2C/Ampl_corr_i_18__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_36__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_36__4
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_53__6_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_53__6
INFO: [Physopt 32-663] Processed net CHANNEL3B/din[16].  Re-placed instance CHANNEL3B/EVENTFIFO_i_7__6
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_0_reg_n_0_[8].  Did not re-place instance CHANNEL1A/CH_0_reg[8]
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH1_Z_reg_n_0_[19].  Re-placed instance CHANNEL2C/CH1_Z_reg[19]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_37_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_37
INFO: [Physopt 32-663] Processed net CHANNEL1D/A[10].  Re-placed instance CHANNEL1D/Ampl_corr_i_15__1
INFO: [Physopt 32-662] Processed net CHANNEL1D/R[4].  Did not re-place instance CHANNEL1D/CH0_Z_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL1C/R[4].  Re-placed instance CHANNEL1C/CH0_Z_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL2D/A[11].  Re-placed instance CHANNEL2D/Ampl_corr_i_14__3
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_45__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_45__9
INFO: [Physopt 32-662] Processed net CHANNEL1D/Ampl_corr_i_49__1_n_0.  Did not re-place instance CHANNEL1D/Ampl_corr_i_49__1
INFO: [Physopt 32-663] Processed net CHANNEL1D/din_0[10].  Re-placed instance CHANNEL1D/EVENTFIFO_i_13__1
INFO: [Physopt 32-663] Processed net CHANNEL2C/Z_reg_n_0_[1]_repN.  Re-placed instance CHANNEL2C/Z_reg[1]_replica
INFO: [Physopt 32-663] Processed net CHANNEL2C/Z[8]_i_4__4_n_0.  Re-placed instance CHANNEL2C/Z[8]_i_4__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/p_4_out[1].  Did not re-place instance CHANNEL2C/Z[1]_i_1__4
INFO: [Physopt 32-663] Processed net CHANNEL2A/R[2].  Re-placed instance CHANNEL2A/CH0_Z_reg[12]
INFO: [Physopt 32-663] Processed net CHANNEL2D/CH_0_reg_n_0_[3].  Re-placed instance CHANNEL2D/CH_0_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL1C/CH1_Z_reg_n_0_[11].  Re-placed instance CHANNEL1C/CH1_Z_reg[11]
INFO: [Physopt 32-663] Processed net CHANNEL3B/A[9].  Re-placed instance CHANNEL3B/Ampl_corr_i_16__6
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_56__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_56__9
INFO: [Physopt 32-663] Processed net CHANNEL2A/din_0[15].  Re-placed instance CHANNEL2A/EVENTFIFO_i_8__0
INFO: [Physopt 32-663] Processed net CHANNEL2C/Ampl_corr_i_45__4_n_0.  Re-placed instance CHANNEL2C/Ampl_corr_i_45__4
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_54__3_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_54__3
INFO: [Physopt 32-662] Processed net CHANNEL2D/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL2D/CH_0_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2D/Ampl_corr_i_53__3_n_0.  Re-placed instance CHANNEL2D/Ampl_corr_i_53__3
INFO: [Physopt 32-663] Processed net CHANNEL2C/din_0[18].  Re-placed instance CHANNEL2C/EVENTFIFO_i_5__4
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH_0_reg_n_0_[6].  Did not re-place instance CHANNEL2A/CH_0_reg[6]
INFO: [Physopt 32-663] Processed net CHANNEL2A/Ampl_corr_i_47__0_n_0.  Re-placed instance CHANNEL2A/Ampl_corr_i_47__0
INFO: [Physopt 32-662] Processed net CHANNEL2D/RD_FIFO_i_17__3_n_0.  Did not re-place instance CHANNEL2D/RD_FIFO_i_17__3
INFO: [Physopt 32-662] Processed net TRG0/tas_c[3]_i_20_n_0.  Did not re-place instance TRG0/tas_c[3]_i_20
INFO: [Physopt 32-663] Processed net CHANNEL2D/CH_0_reg_n_0_[5].  Re-placed instance CHANNEL2D/CH_0_reg[5]
INFO: [Physopt 32-663] Processed net TRG0/CH_ampl_reg_n_0_[1][0].  Re-placed instance TRG0/CH_ampl_reg[1][0]
INFO: [Physopt 32-662] Processed net TRG0/L66_out[0].  Did not re-place instance TRG0/tao[1]_i_8
INFO: [Physopt 32-663] Processed net TRG0/tas_c[3]_i_15_n_0.  Re-placed instance TRG0/tas_c[3]_i_15
INFO: [Physopt 32-662] Processed net TRG0/tas_c[3]_i_4_n_0.  Did not re-place instance TRG0/tas_c[3]_i_4
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_48__3_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_48__3
INFO: [Physopt 32-663] Processed net CHANNEL2D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout[23].  Re-placed instance CHANNEL2D/EVENTFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
INFO: [Physopt 32-662] Processed net CHANNEL2D/RD_FIFO_i_18__3_n_0.  Did not re-place instance CHANNEL2D/RD_FIFO_i_18__3
INFO: [Physopt 32-662] Processed net CHANNEL2D/RD_FIFO_i_24__3_n_0.  Did not re-place instance CHANNEL2D/RD_FIFO_i_24__3
INFO: [Physopt 32-662] Processed net CHANNEL2D/plusOp[3].  Did not re-place instance CHANNEL2D/RD_FIFO_i_2__3
INFO: [Physopt 32-663] Processed net CHANNEL3B/din[14].  Re-placed instance CHANNEL3B/EVENTFIFO_i_9__6
INFO: [Physopt 32-662] Processed net TRG0/tas_c[3]_i_2_n_0.  Did not re-place instance TRG0/tas_c[3]_i_2
INFO: [Physopt 32-662] Processed net TRG0/tas_c_reg_n_0_[3].  Did not re-place instance TRG0/tas_c_reg[3]
INFO: [Physopt 32-662] Processed net CHANNEL1C/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL1C/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1C/Ampl_corr_i_57__9_n_0.  Did not re-place instance CHANNEL1C/Ampl_corr_i_57__9
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_0_reg_n_0_[5].  Did not re-place instance CHANNEL2C/CH_0_reg[5]
INFO: [Physopt 32-663] Processed net TDC2_CHB/PINCAPT/ISER_COUL_0__0.  Re-placed instance TDC2_CHB/PINCAPT/ISER_COUL_0
INFO: [Physopt 32-663] Processed net TDC2_CHD/PINCAPT/ISER_COUL_0.  Re-placed instance TDC2_CHD/PINCAPT/ISER_COUL_0__4
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH1_Z_reg_n_0_[16].  Re-placed instance CHANNEL2C/CH1_Z_reg[16]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_47__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_47__4
INFO: [Physopt 32-662] Processed net h0/hyst_md[15]_i_2_n_0.  Did not re-place instance h0/hyst_md[15]_i_2
INFO: [Physopt 32-663] Processed net h0/hyst_md[15]_i_5_n_0.  Re-placed instance h0/hyst_md[15]_i_5
INFO: [Physopt 32-663] Processed net h0/ovf[10].  Re-placed instance h0/ovf_reg[10]
INFO: [Physopt 32-662] Processed net h0/spi_wr_req_reg.  Did not re-place instance h0/hyst_md[15]_i_1
INFO: [Physopt 32-663] Processed net h0/stp.  Re-placed instance h0/hyst_md[15]_i_3
INFO: [Physopt 32-662] Processed net p_0_in48_in.  Did not re-place instance hyst_md_reg[15]
INFO: [Physopt 32-663] Processed net TDC2_CHB/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC2_CHB/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net TDC2_CHD/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC2_CHD/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH_0_reg_n_0_[11].  Re-placed instance CHANNEL2C/CH_0_reg[11]
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_34__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_34__4
INFO: [Physopt 32-663] Processed net CHANNEL1A/A[9].  Re-placed instance CHANNEL1A/Ampl_corr_i_16
INFO: [Physopt 32-663] Processed net TDC2_CHA/PINCAPT/ISER_COUL_0.  Re-placed instance TDC2_CHA/PINCAPT/ISER_COUL_0__2
INFO: [Physopt 32-663] Processed net TDC2_CHA/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC2_CHA/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[4].  Re-placed instance CHANNEL2D/Z_reg[4]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_13_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_13
INFO: [Physopt 32-663] Processed net TDC1_CHA/PINCAPT/ISER_COUL_0.  Re-placed instance TDC1_CHA/PINCAPT/ISER_COUL_0__0
INFO: [Physopt 32-663] Processed net TDC3_CHC/PINCAPT/ISER_COUL_0.  Re-placed instance TDC3_CHC/PINCAPT/ISER_COUL_0__7
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[10]_i_17__3_n_0.  Did not re-place instance CHANNEL2D/ZS0[10]_i_17__3
INFO: [Physopt 32-663] Processed net CHANNEL2D/ZS0[14]_i_13_n_0.  Re-placed instance CHANNEL2D/ZS0[14]_i_13
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_9__1_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_9__1
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[15].  Did not re-place instance CHANNEL2D/ZS0_reg[15]
INFO: [Physopt 32-663] Processed net TDC1_CHA/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC1_CHA/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net TDC3_CHC/PINCAPT/ISER_BITS1_reg_n_0_[0].  Re-placed instance TDC3_CHC/PINCAPT/ISER_BITS1_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_0_reg_n_0_[0].  Did not re-place instance CHANNEL1A/CH_0_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_57_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_57
INFO: [Physopt 32-663] Processed net PINCAPT_M40_1/ISER_COUL_0__0.  Re-placed instance PINCAPT_M40_1/ISER_COUL_0
INFO: [Physopt 32-663] Processed net PINCAPT_M40_1/ISER_BITS1_reg_n_0_[0].  Re-placed instance PINCAPT_M40_1/ISER_BITS1_reg[0]
INFO: [Physopt 32-663] Processed net CHANNEL2D/CH_0_reg_n_0_[9].  Re-placed instance CHANNEL2D/CH_0_reg[9]
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_36__3_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_36__3
INFO: [Physopt 32-663] Processed net CHANNEL1C/din_0[19].  Re-placed instance CHANNEL1C/EVENTFIFO_i_4__9
INFO: [Physopt 32-663] Processed net CHANNEL2C/A[9].  Re-placed instance CHANNEL2C/Ampl_corr_i_16__4
INFO: [Physopt 32-663] Processed net CHANNEL1D/A[9].  Re-placed instance CHANNEL1D/Ampl_corr_i_16__1
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_53_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_53
INFO: [Physopt 32-663] Processed net CHANNEL1A/din_1[20].  Re-placed instance CHANNEL1A/EVENTFIFO_i_3
INFO: [Physopt 32-663] Processed net CHANNEL2A/din_0[10].  Re-placed instance CHANNEL2A/EVENTFIFO_i_13__0
INFO: [Physopt 32-662] Processed net EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0].  Did not re-place instance EV_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[4]_i_1
INFO: [Physopt 32-662] Processed net CHANNEL3A/EV_rdy.  Did not re-place instance CHANNEL3A/EV_rdy_reg
INFO: [Physopt 32-662] Processed net CHANNEL2C/wr_en.  Did not re-place instance CHANNEL2C/EV_FIFO_i_13
INFO: [Physopt 32-662] Processed net CHANNEL3A/EV_rdy_reg_0[0].  Did not re-place instance CHANNEL3A/EV_FIFO_i_4
INFO: [Physopt 32-663] Processed net CHANNEL2C/EV_FIFO_i_15_n_0.  Re-placed instance CHANNEL2C/EV_FIFO_i_15
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH1_Z_reg_n_0_[11].  Did not re-place instance CHANNEL2A/CH1_Z_reg[11]
INFO: [Physopt 32-662] Processed net CHANNEL2C/R[4].  Did not re-place instance CHANNEL2C/CH0_Z_reg[14]
INFO: [Physopt 32-663] Processed net CHANNEL2D/Z_reg_n_0_[3].  Re-placed instance CHANNEL2D/Z_reg[3]
INFO: [Physopt 32-663] Processed net CHANNEL2A/CH_0_reg_n_0_[9].  Re-placed instance CHANNEL2A/CH_0_reg[9]
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_3_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_3
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_40__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_40__0
INFO: [Physopt 32-663] Processed net CHANNEL2D/ZS0[10]_i_20_n_0.  Re-placed instance CHANNEL2D/ZS0[10]_i_20
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_7_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_7
INFO: [Physopt 32-663] Processed net TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout[0].  Re-placed instance TDC2_CHC/TDCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[0]
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_trig_f_reg_0.  Did not re-place instance CHANNEL2C/CH_trig_f_reg
INFO: [Physopt 32-663] Processed net TDC2_CHC/CH_TIME1[11]_i_9__3_n_0.  Re-placed instance TDC2_CHC/CH_TIME1[11]_i_9__3
INFO: [Physopt 32-663] Processed net CHANNEL2C/CH_t_trig0.  Re-placed instance CHANNEL2C/CH_t_trig1_i_2__4
INFO: [Physopt 32-662] Processed net TDC2_CHC/dout_i_reg[4][1].  Did not re-place instance TDC2_CHC/CH_TIME1[11]_i_2__3
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_trig_f_i_1__4_n_0.  Did not re-place instance CHANNEL2C/CH_trig_f_i_1__4
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH_trig_f_i_3__4_n_0.  Did not re-place instance CHANNEL2C/CH_trig_f_i_3__4
INFO: [Physopt 32-662] Processed net TDC2_CHC/CH_t_trig1_i_6__4_n_0.  Did not re-place instance TDC2_CHC/CH_t_trig1_i_6__4
INFO: [Physopt 32-663] Processed net CHANNEL1A/CH_0_reg_n_0_[9].  Re-placed instance CHANNEL1A/CH_0_reg[9]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_40_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_40
INFO: [Physopt 32-663] Processed net h0/ovf[7].  Re-placed instance h0/ovf_reg[7]
INFO: [Physopt 32-663] Processed net CHANNEL2A/A[3].  Re-placed instance CHANNEL2A/Ampl_corr_i_22__0
INFO: [Physopt 32-663] Processed net CHANNEL2B/A[12].  Re-placed instance CHANNEL2B/Ampl_corr_i_13__5
INFO: [Physopt 32-663] Processed net CHANNEL1A/A[11].  Re-placed instance CHANNEL1A/Ampl_corr_i_14
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_4_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_4
INFO: [Physopt 32-663] Processed net CHANNEL2B/CH1_Z_reg_n_0_[11].  Re-placed instance CHANNEL2B/CH1_Z_reg[11]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_52__5_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_52__5
INFO: [Physopt 32-662] Processed net CHANNEL2D/ZS0[14]_i_8_n_0.  Did not re-place instance CHANNEL2D/ZS0[14]_i_8
INFO: [Physopt 32-662] Processed net CHANNEL1A/CH_0_reg_n_0_[5].  Did not re-place instance CHANNEL1A/CH_0_reg[5]
INFO: [Physopt 32-662] Processed net CHANNEL1A/Ampl_corr_i_48_n_0.  Did not re-place instance CHANNEL1A/Ampl_corr_i_48
INFO: [Physopt 32-662] Processed net CHANNEL2C/Ampl_corr_i_48__4_n_0.  Did not re-place instance CHANNEL2C/Ampl_corr_i_48__4
INFO: [Physopt 32-662] Processed net CHANNEL3A/CH_0_reg_n_0_[1].  Did not re-place instance CHANNEL3A/CH_0_reg[1]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_45__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_45__0
INFO: [Physopt 32-662] Processed net CHANNEL3A/Ampl_corr_i_56__2_n_0.  Did not re-place instance CHANNEL3A/Ampl_corr_i_56__2
INFO: [Physopt 32-662] Processed net CHANNEL1B/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL1B/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL1B/Ampl_corr_i_57__10_n_0.  Did not re-place instance CHANNEL1B/Ampl_corr_i_57__10
INFO: [Physopt 32-662] Processed net CHANNEL2B/R[0].  Did not re-place instance CHANNEL2B/CH0_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_57__5_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_57__5
INFO: [Physopt 32-662] Processed net CHANNEL2A/CH1_Z_reg_n_0_[10].  Did not re-place instance CHANNEL2A/CH1_Z_reg[10]
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH1_Z_reg_n_0_[15].  Did not re-place instance CHANNEL2C/CH1_Z_reg[15]
INFO: [Physopt 32-662] Processed net CHANNEL2B/Ampl_corr_i_56__5_n_0.  Did not re-place instance CHANNEL2B/Ampl_corr_i_56__5
INFO: [Physopt 32-662] Processed net CHANNEL3C/Ampl_corr_i_52__7_n_0.  Did not re-place instance CHANNEL3C/Ampl_corr_i_52__7
INFO: [Physopt 32-662] Processed net CHANNEL2D/CH_0_reg_n_0_[2].  Did not re-place instance CHANNEL2D/CH_0_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL2C/R[3].  Did not re-place instance CHANNEL2C/CH0_Z_reg[13]
INFO: [Physopt 32-662] Processed net CHANNEL3B/CH1_Z_reg_n_0_[11].  Did not re-place instance CHANNEL3B/CH1_Z_reg[11]
INFO: [Physopt 32-662] Processed net CHANNEL2A/Ampl_corr_i_52__0_n_0.  Did not re-place instance CHANNEL2A/Ampl_corr_i_52__0
INFO: [Physopt 32-662] Processed net CHANNEL2D/Ampl_corr_i_55__3_n_0.  Did not re-place instance CHANNEL2D/Ampl_corr_i_55__3
INFO: [Physopt 32-662] Processed net CHANNEL3B/Ampl_corr_i_56__6_n_0.  Did not re-place instance CHANNEL3B/Ampl_corr_i_56__6
INFO: [Physopt 32-662] Processed net CHANNEL1B/wr_out_id0.  Did not re-place instance CHANNEL1B/DATA80_in[74]_i_2
INFO: [Physopt 32-662] Processed net CHANNEL1B/Event_ready_0.  Did not re-place instance CHANNEL1B/CH_do[11]_i_3
INFO: [Physopt 32-662] Processed net CHANNEL2B/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg.  Did not re-place instance CHANNEL2B/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net CHANNEL2B/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Did not re-place instance CHANNEL2B/RD_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-662] Processed net CHANNEL2D/ram_empty_i_reg.  Did not re-place instance CHANNEL2D/CH_do[11]_i_10
INFO: [Physopt 32-662] Processed net CHANNEL3B/ram_empty_i_reg.  Did not re-place instance CHANNEL3B/CH_do[11]_i_13
INFO: [Physopt 32-662] Processed net p_101_in[2].  Did not re-place instance CH2B_shift_reg[2]
INFO: [Physopt 32-662] Processed net CHANNEL2C/CH1_Z_reg_n_0_[13].  Did not re-place instance CHANNEL2C/CH1_Z_reg[13]
INFO: [Physopt 32-661] Optimized 128 nets.  Re-placed 128 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 128 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 128 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.055 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17086 ; free virtual = 52308
Phase 4 Single Cell Placement Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17072 ; free virtual = 52293

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17068 ; free virtual = 52289

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17070 ; free virtual = 52291

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17067 ; free virtual = 52288

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17062 ; free virtual = 52284
Phase 8 Fanout Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17062 ; free virtual = 52284

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17060 ; free virtual = 52281
Phase 9 Single Cell Placement Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17060 ; free virtual = 52281

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17061 ; free virtual = 52282

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17060 ; free virtual = 52281

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17057 ; free virtual = 52278

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17041 ; free virtual = 52262

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17039 ; free virtual = 52260
Phase 14 Fanout Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17039 ; free virtual = 52260

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17031 ; free virtual = 52252
Phase 15 Single Cell Placement Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17031 ; free virtual = 52252

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:32 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17031 ; free virtual = 52252

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17030 ; free virtual = 52251

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17029 ; free virtual = 52251

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17035 ; free virtual = 52257

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17043 ; free virtual = 52264

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17043 ; free virtual = 52265

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17043 ; free virtual = 52264

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17042 ; free virtual = 52264

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17042 ; free virtual = 52263

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17041 ; free virtual = 52263

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17039 ; free virtual = 52260

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 20ced7468

Time (s): cpu = 00:09:21 ; elapsed = 00:01:33 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 17035 ; free virtual = 52256

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net cnt_rst_reg_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net CHANNEL2A/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net count1/rd_vector_reg[0]0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net count1/hrd_vector_reg[0]0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net CHANNEL1A/srst. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.055 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16188 ; free virtual = 51409
Phase 28 Very High Fanout Optimization | Checksum: 28b35a98e

Time (s): cpu = 00:09:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16187 ; free virtual = 51409

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16187 ; free virtual = 51408
Phase 29 Single Cell Placement Optimization | Checksum: 28b35a98e

Time (s): cpu = 00:09:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16187 ; free virtual = 51408

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 28b35a98e

Time (s): cpu = 00:09:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16186 ; free virtual = 51407

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 28b35a98e

Time (s): cpu = 00:09:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16184 ; free virtual = 51405

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.055 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.055 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 28b35a98e

Time (s): cpu = 00:09:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16180 ; free virtual = 51402

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 28b35a98e

Time (s): cpu = 00:09:51 ; elapsed = 00:01:40 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16182 ; free virtual = 51403

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.055 | TNS=0.000 | WHS=-0.302 | THS=-74.036 |
INFO: [Physopt 32-45] Identified 30 candidate nets for hold slack optimization.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-234] Optimized 21 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 21 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.055 | TNS=0.000 | WHS=-0.265 | THS=-68.150 |
Phase 34 Hold Fix Optimization | Checksum: 1790816f7

Time (s): cpu = 00:09:58 ; elapsed = 00:01:42 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16213 ; free virtual = 51434
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16213 ; free virtual = 51434
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.055 | TNS=0.000 | WHS=-0.265 | THS=-68.150 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |           26  |              0  |                    15  |          23  |           1  |  00:00:12  |
|  Single Cell Placement   |          0.173  |          0.408  |            0  |              0  |                   128  |           0  |           1  |  00:01:18  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            5  |              0  |                     4  |           1  |           1  |  00:00:07  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.173  |          0.408  |           31  |              0  |                   147  |          24  |           8  |  00:01:37  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.037  |          5.886  |          21  |          0  |              21  |          11  |           1  |  00:00:01  |
|  Total                      |          0.037  |          5.886  |          21  |          0  |              21  |          11  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16210 ; free virtual = 51434
Ending Physical Synthesis Task | Checksum: 217f271e8

Time (s): cpu = 00:09:58 ; elapsed = 00:01:42 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16142 ; free virtual = 51429
INFO: [Common 17-83] Releasing license: Implementation
506 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:10:08 ; elapsed = 00:01:45 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16159 ; free virtual = 51448
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 16153 ; free virtual = 51448
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15969 ; free virtual = 51427
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15720 ; free virtual = 51146
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a01a4bbc ConstDB: 0 ShapeSum: d24a60c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a247f770

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15309 ; free virtual = 50718
Post Restoration Checksum: NetGraph: d6077da NumContArr: 94e77f96 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a247f770

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15331 ; free virtual = 50748

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a247f770

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15333 ; free virtual = 50751

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a247f770

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15326 ; free virtual = 50743
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dad770bd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15286 ; free virtual = 50695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.102 | TNS=-0.148 | WHS=-0.362 | THS=-1833.734|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 123fcfd92

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15456 ; free virtual = 50873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.102 | TNS=-0.026 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 163b0157c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15457 ; free virtual = 50865
Phase 2 Router Initialization | Checksum: 19447d548

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 3481.531 ; gain = 0.000 ; free physical = 15457 ; free virtual = 50865

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36260
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36259
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18c1d41a3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 15220 ; free virtual = 50719
INFO: [Route 35-580] Design has 22 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                   TX_CLK |                   CLK320 |                                                                                            TR_to_reg[4]/D|
|                   TX_CLK |                   CLK320 |                                                                                            TR_to_reg[2]/D|
|                 CLK600_3 |                 CLK300_3 |                                                                                     TDC3_CHD/C_STR1_reg/D|
|                 CLK600_3 |                 CLK300_3 |                                                                                            BC_STR31_reg/D|
|                 CLK600_3 |                 CLK300_3 |                                                                                     TDC3_CHC/C_STR1_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6728
 Number of Nodes with overlaps = 1966
 Number of Nodes with overlaps = 634
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.079 | TNS=-0.280 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aab7929c

Time (s): cpu = 00:02:58 ; elapsed = 00:01:38 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 18376 ; free virtual = 53946

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 800
 Number of Nodes with overlaps = 289
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.074 | TNS=-0.137 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f1735f9d

Time (s): cpu = 00:03:12 ; elapsed = 00:01:47 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 18950 ; free virtual = 54176

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 666
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.028 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ba42397d

Time (s): cpu = 00:03:20 ; elapsed = 00:01:53 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 18952 ; free virtual = 54177

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 499
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.077 | TNS=-0.077 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14af59bf8

Time (s): cpu = 00:03:30 ; elapsed = 00:02:00 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20153 ; free virtual = 55378
Phase 4 Rip-up And Reroute | Checksum: 14af59bf8

Time (s): cpu = 00:03:30 ; elapsed = 00:02:00 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20153 ; free virtual = 55378

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d2280201

Time (s): cpu = 00:03:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20150 ; free virtual = 55375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: df9015de

Time (s): cpu = 00:03:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20149 ; free virtual = 55374

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: df9015de

Time (s): cpu = 00:03:33 ; elapsed = 00:02:01 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20149 ; free virtual = 55374
Phase 5 Delay and Skew Optimization | Checksum: df9015de

Time (s): cpu = 00:03:34 ; elapsed = 00:02:01 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20149 ; free virtual = 55374

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10b4e25ee

Time (s): cpu = 00:03:37 ; elapsed = 00:02:02 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20143 ; free virtual = 55368
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.020  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12a85f1b3

Time (s): cpu = 00:03:37 ; elapsed = 00:02:03 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20027 ; free virtual = 55252
Phase 6 Post Hold Fix | Checksum: 12a85f1b3

Time (s): cpu = 00:03:37 ; elapsed = 00:02:03 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20039 ; free virtual = 55264

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.15193 %
  Global Horizontal Routing Utilization  = 7.77801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 130636a66

Time (s): cpu = 00:03:38 ; elapsed = 00:02:03 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 19988 ; free virtual = 55213

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 130636a66

Time (s): cpu = 00:03:38 ; elapsed = 00:02:03 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20072 ; free virtual = 55297

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fb31881d

Time (s): cpu = 00:03:39 ; elapsed = 00:02:04 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 19923 ; free virtual = 55149

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.020  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 10ace8c5a

Time (s): cpu = 00:03:51 ; elapsed = 00:02:07 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 19877 ; free virtual = 55102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:51 ; elapsed = 00:02:08 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20039 ; free virtual = 55264

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
530 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:56 ; elapsed = 00:02:10 . Memory (MB): peak = 3621.801 ; gain = 140.270 ; free physical = 20039 ; free virtual = 55264
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3621.801 ; gain = 0.000 ; free physical = 20039 ; free virtual = 55264
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3621.801 ; gain = 0.000 ; free physical = 19961 ; free virtual = 55249
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/PM/build/PM12.runs/impl_1/PM12_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3621.801 ; gain = 0.000 ; free physical = 20020 ; free virtual = 55263
Command: write_bitstream -force PM12.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1A/Ampl_corr input CHANNEL1A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1A/Ampl_corr input CHANNEL1A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1B/Ampl_corr input CHANNEL1B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1B/Ampl_corr input CHANNEL1B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1C/Ampl_corr input CHANNEL1C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1C/Ampl_corr input CHANNEL1C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1D/Ampl_corr input CHANNEL1D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL1D/Ampl_corr input CHANNEL1D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2A/Ampl_corr input CHANNEL2A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2A/Ampl_corr input CHANNEL2A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2B/Ampl_corr input CHANNEL2B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2B/Ampl_corr input CHANNEL2B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2C/Ampl_corr input CHANNEL2C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2C/Ampl_corr input CHANNEL2C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2D/Ampl_corr input CHANNEL2D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL2D/Ampl_corr input CHANNEL2D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3A/Ampl_corr input CHANNEL3A/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3A/Ampl_corr input CHANNEL3A/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3B/Ampl_corr input CHANNEL3B/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3B/Ampl_corr input CHANNEL3B/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3C/Ampl_corr input CHANNEL3C/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3C/Ampl_corr input CHANNEL3C/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3D/Ampl_corr input CHANNEL3D/Ampl_corr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP CHANNEL3D/Ampl_corr input CHANNEL3D/Ampl_corr/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1A/Ampl_corr output CHANNEL1A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1B/Ampl_corr output CHANNEL1B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1C/Ampl_corr output CHANNEL1C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL1D/Ampl_corr output CHANNEL1D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2A/Ampl_corr output CHANNEL2A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2B/Ampl_corr output CHANNEL2B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2C/Ampl_corr output CHANNEL2C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL2D/Ampl_corr output CHANNEL2D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3A/Ampl_corr output CHANNEL3A/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3B/Ampl_corr output CHANNEL3B/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3C/Ampl_corr output CHANNEL3C/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP CHANNEL3D/Ampl_corr output CHANNEL3D/Ampl_corr/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1A/Ampl_corr multiplier stage CHANNEL1A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1B/Ampl_corr multiplier stage CHANNEL1B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1C/Ampl_corr multiplier stage CHANNEL1C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL1D/Ampl_corr multiplier stage CHANNEL1D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2A/Ampl_corr multiplier stage CHANNEL2A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2B/Ampl_corr multiplier stage CHANNEL2B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2C/Ampl_corr multiplier stage CHANNEL2C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL2D/Ampl_corr multiplier stage CHANNEL2D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3A/Ampl_corr multiplier stage CHANNEL3A/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3B/Ampl_corr multiplier stage CHANNEL3B/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3C/Ampl_corr multiplier stage CHANNEL3C/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP CHANNEL3D/Ampl_corr multiplier stage CHANNEL3D/Ampl_corr/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X62Y135:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC RTSTAT-10] No routable loads: 168 net(s) have no routable loads. The problem bus(es) and/or net(s) are FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_dly_D, FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][5], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][6], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][7], fl_upg/BF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 141 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "E4AB1591" for option USR_ACCESS
TIMESTAMP = Tue Sep 28 17:22:17 2021

Creating bitmap...
Creating bitstream...
Writing bitstream ./PM12.bit...
Writing bitstream ./PM12.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
540 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3885.930 ; gain = 0.000 ; free physical = 19052 ; free virtual = 54309
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 17:22:23 2021...
[Tue Sep 28 17:22:24 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:26:37 ; elapsed = 00:13:52 . Memory (MB): peak = 2173.781 ; gain = 0.000 ; free physical = 21002 ; free virtual = 56258
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2173.781 ; gain = 0.000 ; free physical = 20182 ; free virtual = 55439
INFO: [Netlist 29-17] Analyzing 2963 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.371 ; gain = 30.039 ; free physical = 20020 ; free virtual = 55277
Restored from archive | CPU: 1.570000 secs | Memory: 45.157097 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.371 ; gain = 30.039 ; free physical = 20020 ; free virtual = 55277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.371 ; gain = 0.000 ; free physical = 20026 ; free virtual = 55283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 142 instances
  SRLC16E => SRL16E: 72 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2706.371 ; gain = 532.590 ; free physical = 20026 ; free virtual = 55283
# report_timing_summary -file impl_1_timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 17:22:51 2021...
