

================================================================
== Vitis HLS Report for 'backprop_Pipeline_soft_max_loop1'
================================================================
* Date:           Wed Aug  6 20:24:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.531 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.176 us|  0.176 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- soft_max_loop1  |       20|       20|        15|          3|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373]   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_18 = alloca i32 1" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 19 'alloca' 'i_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%activations3_2_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_4_reload"   --->   Operation 20 'read' 'activations3_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%activations3_1_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_4_reload"   --->   Operation 21 'read' 'activations3_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activations3_0_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_4_reload"   --->   Operation 22 'read' 'activations3_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 0, i2 %i_18" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 23 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 0, i64 %sum" [data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373]   --->   Operation 24 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i35"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i2 %i_18" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.43ns)   --->   "%icmp_ln22 = icmp_eq  i2 %i, i2 3" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 27 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.43ns)   --->   "%add_ln22 = add i2 %i, i2 1" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 28 'add' 'add_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.i35.split, void %for.inc9.i.preheader.exitStub" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 29 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_4_reload_read, i64 %activations3_1_4_reload_read, i64 %activations3_2_4_reload_read, i2 %i" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 30 'mux' 'tmp_6' <Predicate = (!icmp_ln22)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln17 = store i2 %add_ln22, i2 %i_18" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 31 'store' 'store_ln17' <Predicate = (!icmp_ln22)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 5.53>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %tmp_6" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 32 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.28ns)   --->   "%xor_ln24 = xor i64 %bitcast_ln24, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 33 'xor' 'xor_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %xor_ln24" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 34 'bitcast' 'bitcast_ln24_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [10/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 35 'dexp' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.24>
ST_3 : Operation 36 [9/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 36 'dexp' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.24>
ST_4 : Operation 37 [8/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 37 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.24>
ST_5 : Operation 38 [7/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 38 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.24>
ST_6 : Operation 39 [6/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 39 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.24>
ST_7 : Operation 40 [5/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 40 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.24>
ST_8 : Operation 41 [4/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 41 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.24>
ST_9 : Operation 42 [3/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 42 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.24>
ST_10 : Operation 43 [2/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 43 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.24>
ST_11 : Operation 44 [1/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 44 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 45 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [4/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 46 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 55 'load' 'sum_load_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 47 [3/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 47 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 48 [2/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 48 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.72>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373]   --->   Operation 49 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:23->data/benchmarks/backprop/backprop.c:373]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 51 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 52 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln18 = store i64 %sum_1, i64 %sum" [data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373]   --->   Operation 53 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i35" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 54 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.210ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373 [10]  (0.387 ns)
	'load' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373) on local variable 'i', data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373) [15]  (0.436 ns)
	'store' operation 0 bit ('store_ln17', data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373) of variable 'add_ln22', data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373 on local variable 'i', data/benchmarks/backprop/backprop.c:17->data/benchmarks/backprop/backprop.c:373 [29]  (0.387 ns)

 <State 2>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln24', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [25]  (0.289 ns)
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 3>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 4>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 5>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 6>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 7>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 8>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 9>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 10>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 11>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [27]  (5.242 ns)

 <State 12>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_load', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373 [19]  (0.000 ns)
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [28]  (4.334 ns)

 <State 13>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [28]  (4.334 ns)

 <State 14>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [28]  (4.334 ns)

 <State 15>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [28]  (4.334 ns)
	'store' operation 0 bit ('store_ln18', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373) of variable 'sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373 on local variable 'sum', data/benchmarks/backprop/backprop.c:18->data/benchmarks/backprop/backprop.c:373 [30]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
