{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@108:118@HdlIdDef", "reg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\nwire ilas_config_rd_start;\nreg ilas_config_rd_d1 = 1'b1;\nreg cgs_enable = 1'b1;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n\ngenvar ii;\ngenvar jj;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@110:120", "wire ilas_config_rd_start;\nreg ilas_config_rd_d1 = 1'b1;\nreg cgs_enable = 1'b1;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n\ngenvar ii;\ngenvar jj;\n\nsync_bits #(\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@105:115", "reg sync_request = 1'b0;\nreg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\nwire ilas_config_rd_start;\nreg ilas_config_rd_d1 = 1'b1;\nreg cgs_enable = 1'b1;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@107:117", "reg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\nwire ilas_config_rd_start;\nreg ilas_config_rd_d1 = 1'b1;\nreg cgs_enable = 1'b1;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n\ngenvar ii;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_ctrl.v@106:116", "reg sync_request_received = 1'b0;\nreg last_ilas_mframe = 1'b0;\nreg [7:0] mframe_counter = 'h00;\nreg [ILAS_COUNTER_WIDTH-1:0] ilas_counter = 'h00;\nwire ilas_config_rd_start;\nreg ilas_config_rd_d1 = 1'b1;\nreg cgs_enable = 1'b1;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n\nwire [NUM_LINKS-1:0] status_sync_masked;\n\n"]], "Diff Content": {"Delete": [[113, "wire [DATA_PATH_WIDTH*8-1:0] ilas_default_data;\n"]], "Add": []}}