#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 23 14:51:54 2023
# Process ID: 6968
# Current directory: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14712 C:\Users\Starks\Git\ECE-5508\sysverilog\crc_16\crc_16.xpr
# Log file: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/vivado.log
# Journal file: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16\vivado.jou
# Running On: DESKTOP-JTQ69AP, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 8, Host memory: 16912 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.xpr
update_compile_order -fileset sources_1
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
launch_simulation
source crc_8_encoder_testbench.tcl
close_sim
