module miter (
  input  [ 15:0] \__pi_I0 ,
  input  [ 15:0] \__pi_I1 ,
  input  [ 15:0] \__pi_I2 ,
  input  [ 15:0] \__pi_I3 ,
  input  [ 15:0] \__pi_I4 ,
  input  [ 15:0] \__pi_I5 ,
  input  [ 15:0] \__pi_I6 ,
  input  [ 15:0] \__pi_I7 ,
  input  [ 15:0] \__pi_Q0 ,
  input  [ 15:0] \__pi_Q1 ,
  input  [ 15:0] \__pi_Q2 ,
  input  [ 15:0] \__pi_Q3 ,
  input  [ 15:0] \__pi_Q4 ,
  input  [ 15:0] \__pi_Q5 ,
  input  [ 15:0] \__pi_Q6 ,
  input  [ 15:0] \__pi_Q7 ,
  input  [  0:0] \__pi_clock ,
  input  [  0:0] \__pi_reset ,
  input  [  0:0] \__pi_valid ,
`ifdef DIRECT_CROSS_POINTS
`else
`endif
  output [  0:0] \__po_inter0007_out__gold ,
  output [ 11:0] \__po_inter0008_out__gold ,
  output [ 11:0] \__po_inter0009_out__gold ,
  output [  0:0] \__po_por6_out__gold ,
  output [  0:0] \__po_inter0007_out__gate ,
  output [ 11:0] \__po_inter0008_out__gate ,
  output [ 11:0] \__po_inter0009_out__gate ,
  output [  0:0] \__po_por6_out__gate
);
  \gold.test1 gold (
    .\__pi_I0 (\__pi_I0 ),
    .\__pi_I1 (\__pi_I1 ),
    .\__pi_I2 (\__pi_I2 ),
    .\__pi_I3 (\__pi_I3 ),
    .\__pi_I4 (\__pi_I4 ),
    .\__pi_I5 (\__pi_I5 ),
    .\__pi_I6 (\__pi_I6 ),
    .\__pi_I7 (\__pi_I7 ),
    .\__pi_Q0 (\__pi_Q0 ),
    .\__pi_Q1 (\__pi_Q1 ),
    .\__pi_Q2 (\__pi_Q2 ),
    .\__pi_Q3 (\__pi_Q3 ),
    .\__pi_Q4 (\__pi_Q4 ),
    .\__pi_Q5 (\__pi_Q5 ),
    .\__pi_Q6 (\__pi_Q6 ),
    .\__pi_Q7 (\__pi_Q7 ),
    .\__pi_clock (\__pi_clock ),
    .\__pi_reset (\__pi_reset ),
    .\__pi_valid (\__pi_valid ),
`ifdef DIRECT_CROSS_POINTS
`else
`endif
    .\__po_inter0007_out (\__po_inter0007_out__gold ),
    .\__po_inter0008_out (\__po_inter0008_out__gold ),
    .\__po_inter0009_out (\__po_inter0009_out__gold ),
    .\__po_por6_out (\__po_por6_out__gold )
  );
  \gate.test1 gate (
    .\__pi_I0 (\__pi_I0 ),
    .\__pi_I1 (\__pi_I1 ),
    .\__pi_I2 (\__pi_I2 ),
    .\__pi_I3 (\__pi_I3 ),
    .\__pi_I4 (\__pi_I4 ),
    .\__pi_I5 (\__pi_I5 ),
    .\__pi_I6 (\__pi_I6 ),
    .\__pi_I7 (\__pi_I7 ),
    .\__pi_Q0 (\__pi_Q0 ),
    .\__pi_Q1 (\__pi_Q1 ),
    .\__pi_Q2 (\__pi_Q2 ),
    .\__pi_Q3 (\__pi_Q3 ),
    .\__pi_Q4 (\__pi_Q4 ),
    .\__pi_Q5 (\__pi_Q5 ),
    .\__pi_Q6 (\__pi_Q6 ),
    .\__pi_Q7 (\__pi_Q7 ),
    .\__pi_clock (\__pi_clock ),
    .\__pi_reset (\__pi_reset ),
    .\__pi_valid (\__pi_valid ),
`ifdef DIRECT_CROSS_POINTS
`else
`endif
    .\__po_inter0007_out (\__po_inter0007_out__gate ),
    .\__po_inter0008_out (\__po_inter0008_out__gate ),
    .\__po_inter0009_out (\__po_inter0009_out__gate ),
    .\__po_por6_out (\__po_por6_out__gate )
  );
`ifdef ASSUME_DEFINED_INPUTS
  miter_def_prop #(16, "assume") \__pi_I0__assume (\__pi_I0 );
  miter_def_prop #(16, "assume") \__pi_I1__assume (\__pi_I1 );
  miter_def_prop #(16, "assume") \__pi_I2__assume (\__pi_I2 );
  miter_def_prop #(16, "assume") \__pi_I3__assume (\__pi_I3 );
  miter_def_prop #(16, "assume") \__pi_I4__assume (\__pi_I4 );
  miter_def_prop #(16, "assume") \__pi_I5__assume (\__pi_I5 );
  miter_def_prop #(16, "assume") \__pi_I6__assume (\__pi_I6 );
  miter_def_prop #(16, "assume") \__pi_I7__assume (\__pi_I7 );
  miter_def_prop #(16, "assume") \__pi_Q0__assume (\__pi_Q0 );
  miter_def_prop #(16, "assume") \__pi_Q1__assume (\__pi_Q1 );
  miter_def_prop #(16, "assume") \__pi_Q2__assume (\__pi_Q2 );
  miter_def_prop #(16, "assume") \__pi_Q3__assume (\__pi_Q3 );
  miter_def_prop #(16, "assume") \__pi_Q4__assume (\__pi_Q4 );
  miter_def_prop #(16, "assume") \__pi_Q5__assume (\__pi_Q5 );
  miter_def_prop #(16, "assume") \__pi_Q6__assume (\__pi_Q6 );
  miter_def_prop #(16, "assume") \__pi_Q7__assume (\__pi_Q7 );
  miter_def_prop #(1, "assume") \__pi_clock__assume (\__pi_clock );
  miter_def_prop #(1, "assume") \__pi_reset__assume (\__pi_reset );
  miter_def_prop #(1, "assume") \__pi_valid__assume (\__pi_valid );
`endif
`ifndef DIRECT_CROSS_POINTS
`endif
`ifdef CHECK_MATCH_POINTS
`endif
`ifdef CHECK_OUTPUTS
  miter_cmp_prop #(1, "assert") \__po_inter0007_out__assert (\__po_inter0007_out__gold , \__po_inter0007_out__gate );
  miter_cmp_prop #(12, "assert") \__po_inter0008_out__assert (\__po_inter0008_out__gold , \__po_inter0008_out__gate );
  miter_cmp_prop #(12, "assert") \__po_inter0009_out__assert (\__po_inter0009_out__gold , \__po_inter0009_out__gate );
  miter_cmp_prop #(1, "assert") \__po_por6_out__assert (\__po_por6_out__gold , \__po_por6_out__gate );
`endif
`ifdef COVER_DEF_CROSS_POINTS
  `ifdef DIRECT_CROSS_POINTS
  `else
  `endif
`endif
`ifdef COVER_DEF_GOLD_MATCH_POINTS
`endif
`ifdef COVER_DEF_GATE_MATCH_POINTS
`endif
`ifdef COVER_DEF_GOLD_OUTPUTS
  miter_def_prop #(1, "cover") \__po_inter0007_out__gold_cover (\__po_inter0007_out__gold );
  miter_def_prop #(12, "cover") \__po_inter0008_out__gold_cover (\__po_inter0008_out__gold );
  miter_def_prop #(12, "cover") \__po_inter0009_out__gold_cover (\__po_inter0009_out__gold );
  miter_def_prop #(1, "cover") \__po_por6_out__gold_cover (\__po_por6_out__gold );
`endif
`ifdef COVER_DEF_GATE_OUTPUTS
  miter_def_prop #(1, "cover") \__po_inter0007_out__gate_cover (\__po_inter0007_out__gate );
  miter_def_prop #(12, "cover") \__po_inter0008_out__gate_cover (\__po_inter0008_out__gate );
  miter_def_prop #(12, "cover") \__po_inter0009_out__gate_cover (\__po_inter0009_out__gate );
  miter_def_prop #(1, "cover") \__po_por6_out__gate_cover (\__po_por6_out__gate );
`endif
endmodule
module miter_cmp_prop #(parameter WIDTH=1, parameter TYPE="assert") (input [WIDTH-1:0] in_gold, in_gate);
  reg okay;
  integer i;
  always @* begin
    okay = 1;
    for (i = 0; i < WIDTH; i = i+1)
      okay = okay && (in_gold[i] === 1'bx || in_gold[i] === in_gate[i]);
  end
  generate
    if (TYPE == "assert") always @* assert(okay);
    if (TYPE == "assume") always @* assume(okay);
    if (TYPE == "cover")  always @* cover(okay);
  endgenerate
endmodule
module miter_def_prop #(parameter WIDTH=1, parameter TYPE="assert") (input [WIDTH-1:0] in);
  wire okay = ^in !== 1'bx;
  generate
    if (TYPE == "assert") always @* assert(okay);
    if (TYPE == "assume") always @* assume(okay);
    if (TYPE == "cover")  always @* cover(okay);
  endgenerate
endmodule
module \gold.test1 (
  input  [ 15:0] \__pi_I0 ,
  input  [ 15:0] \__pi_I1 ,
  input  [ 15:0] \__pi_I2 ,
  input  [ 15:0] \__pi_I3 ,
  input  [ 15:0] \__pi_I4 ,
  input  [ 15:0] \__pi_I5 ,
  input  [ 15:0] \__pi_I6 ,
  input  [ 15:0] \__pi_I7 ,
  input  [ 15:0] \__pi_Q0 ,
  input  [ 15:0] \__pi_Q1 ,
  input  [ 15:0] \__pi_Q2 ,
  input  [ 15:0] \__pi_Q3 ,
  input  [ 15:0] \__pi_Q4 ,
  input  [ 15:0] \__pi_Q5 ,
  input  [ 15:0] \__pi_Q6 ,
  input  [ 15:0] \__pi_Q7 ,
  input  [  0:0] \__pi_clock ,
  input  [  0:0] \__pi_reset ,
  input  [  0:0] \__pi_valid ,
  output [  0:0] \__po_inter0007_out ,
  output [ 11:0] \__po_inter0008_out ,
  output [ 11:0] \__po_inter0009_out ,
  output [  0:0] \__po_por6_out
);
endmodule
module \gate.test1 (
  input  [ 15:0] \__pi_I0 ,
  input  [ 15:0] \__pi_I1 ,
  input  [ 15:0] \__pi_I2 ,
  input  [ 15:0] \__pi_I3 ,
  input  [ 15:0] \__pi_I4 ,
  input  [ 15:0] \__pi_I5 ,
  input  [ 15:0] \__pi_I6 ,
  input  [ 15:0] \__pi_I7 ,
  input  [ 15:0] \__pi_Q0 ,
  input  [ 15:0] \__pi_Q1 ,
  input  [ 15:0] \__pi_Q2 ,
  input  [ 15:0] \__pi_Q3 ,
  input  [ 15:0] \__pi_Q4 ,
  input  [ 15:0] \__pi_Q5 ,
  input  [ 15:0] \__pi_Q6 ,
  input  [ 15:0] \__pi_Q7 ,
  input  [  0:0] \__pi_clock ,
  input  [  0:0] \__pi_reset ,
  input  [  0:0] \__pi_valid ,
  output [  0:0] \__po_inter0007_out ,
  output [ 11:0] \__po_inter0008_out ,
  output [ 11:0] \__po_inter0009_out ,
  output [  0:0] \__po_por6_out
);
endmodule
