{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569541684490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569541684493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 17:48:04 2019 " "Processing started: Thu Sep 26 17:48:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569541684493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569541684493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_t_b_a -c RAM_t_b_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_t_b_a -c RAM_t_b_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569541684494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569541686397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569541686397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_t_b_a.v 2 2 " "Found 2 design units, including 2 entities, in source file ram_t_b_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_t_b_a " "Found entity 1: RAM_t_b_a" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569541695374 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569541695374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569541695374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_t_b_a " "Elaborating entity \"RAM_t_b_a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569541695731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dispA " "Elaborating entity \"display\" for hierarchy \"display:dispA\"" {  } { { "RAM_t_b_a.v" "dispA" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569541695906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1569541697021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[8\] VCC " "Pin \"HEX0\[8\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[9\] VCC " "Pin \"HEX0\[9\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[10\] VCC " "Pin \"HEX0\[10\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[11\] VCC " "Pin \"HEX0\[11\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[12\] VCC " "Pin \"HEX0\[12\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[13\] VCC " "Pin \"HEX0\[13\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[8\] VCC " "Pin \"HEX2\[8\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[9\] VCC " "Pin \"HEX2\[9\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[10\] VCC " "Pin \"HEX2\[10\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[11\] VCC " "Pin \"HEX2\[11\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[12\] VCC " "Pin \"HEX2\[12\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[13\] VCC " "Pin \"HEX2\[13\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[10\] VCC " "Pin \"HEX4\[10\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[11\] VCC " "Pin \"HEX4\[11\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[12\] VCC " "Pin \"HEX4\[12\]\" is stuck at VCC" {  } { { "RAM_t_b_a.v" "" { Text "U:/New folder/RAM_t_b_a/RAM_t_b_a.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569541697086 "|RAM_t_b_a|HEX4[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569541697086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569541697162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569541698469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569541698469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569541699078 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569541699078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569541699078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569541699078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569541699203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 17:48:19 2019 " "Processing ended: Thu Sep 26 17:48:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569541699203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569541699203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569541699203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569541699203 ""}
