onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/A1
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/A2
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/A3
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/clk
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/RD1
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/RD2
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/WD3
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/WE3
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/funct3
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/funct7
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/imm
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/imm_in
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/opcode
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/rd
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/rs1
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/imm_gen/rs2
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/Funct3D
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/Funct7D
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/ImmExtD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/OpD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/PCD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/PCPlus4D
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RD1D
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RD2D
add wave -noupdate /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RdD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/ALUControlD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/ALUSrcAD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/ALUSrcBD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/BranchD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/JumpD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/MemWriteD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/RegWriteD
add wave -noupdate /RISC_V_Pipeline_tb/UUT/control/c_pipreg0/ResultSrcD
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {14211 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 361
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {81203 ps}
