<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PROJECT_NAME: Dave/Model/APPS/FREERTOS/v4_1_2/Templates/portable/GCC/ARM_CM4F/portmacro_mpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PROJECT_NAME
   &#160;<span id="projectnumber">PROJECT_NUMBER</span>
   </div>
   <div id="projectbrief">PROJECT_BRIEF</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9ae8d336e4569e0680d3e2193cd995f2.html">Dave</a></li><li class="navelem"><a class="el" href="dir_490bed8d9998c4a99839e21f8ea581e9.html">Model</a></li><li class="navelem"><a class="el" href="dir_33846ca2b359b82220662b9710bd22e5.html">APPS</a></li><li class="navelem"><a class="el" href="dir_248eba3674ae8bcb079875a3cd0e3dd0.html">FREERTOS</a></li><li class="navelem"><a class="el" href="dir_79d0790edffd36fa09e12a820aaca3fd.html">v4_1_2</a></li><li class="navelem"><a class="el" href="dir_76eb16d7d451661575af6a6ac154b6cc.html">Templates</a></li><li class="navelem"><a class="el" href="dir_e63ee3f6a044beec70b44fe174abeade.html">portable</a></li><li class="navelem"><a class="el" href="dir_868b64377a69c8f72c48a03a675654ef.html">GCC</a></li><li class="navelem"><a class="el" href="dir_d57feca6d76ff70e06c05f9fa7791156.html">ARM_CM4F</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">portmacro_mpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html">MPU_REGION_REGISTERS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_p_u___s_e_t_t_i_n_g_s.html">MPU_SETTINGS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:add0bdbfef5abf241c7774f68bde42f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#add0bdbfef5abf241c7774f68bde42f1d">portCHAR</a>&#160;&#160;&#160;char</td></tr>
<tr class="separator:add0bdbfef5abf241c7774f68bde42f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbe1ef117ec274ef919e0a930c888ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1bbe1ef117ec274ef919e0a930c888ac">portFLOAT</a>&#160;&#160;&#160;float</td></tr>
<tr class="separator:a1bbe1ef117ec274ef919e0a930c888ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4711ce186a903a14bc8ea7c8650b4f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a4711ce186a903a14bc8ea7c8650b4f61">portDOUBLE</a>&#160;&#160;&#160;double</td></tr>
<tr class="separator:a4711ce186a903a14bc8ea7c8650b4f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbebff6020ac333ab6ec2ffd7f77001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a6bbebff6020ac333ab6ec2ffd7f77001">portLONG</a>&#160;&#160;&#160;long</td></tr>
<tr class="separator:a6bbebff6020ac333ab6ec2ffd7f77001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e62d5881b12ff2a5c659576c64d003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a42e62d5881b12ff2a5c659576c64d003">portSHORT</a>&#160;&#160;&#160;short</td></tr>
<tr class="separator:a42e62d5881b12ff2a5c659576c64d003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a294066ac7369b8f59a52d9491a92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a>&#160;&#160;&#160;uint32_t</td></tr>
<tr class="separator:ab0a294066ac7369b8f59a52d9491a92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebe82d24d764ae4e352f7c3a9f92c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1ebe82d24d764ae4e352f7c3a9f92c01">portBASE_TYPE</a>&#160;&#160;&#160;long</td></tr>
<tr class="separator:a1ebe82d24d764ae4e352f7c3a9f92c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72723ba1e4a85ca14f25c2b9e066613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a72723ba1e4a85ca14f25c2b9e066613d">portMAX_DELAY</a>&#160;&#160;&#160;( <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#aa69c48c6e902ce54f70886e6573c92a9">TickType_t</a> ) 0xffffffffUL</td></tr>
<tr class="separator:a72723ba1e4a85ca14f25c2b9e066613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e53bc6d3fa5c4bf4e65ab2752930f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a62e53bc6d3fa5c4bf4e65ab2752930f3">portTICK_TYPE_IS_ATOMIC</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a62e53bc6d3fa5c4bf4e65ab2752930f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d7ba028eb2432720bb5c7d626a8d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a63d7ba028eb2432720bb5c7d626a8d7e">portUSING_MPU_WRAPPERS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a63d7ba028eb2432720bb5c7d626a8d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b7e11718b2ec5b5217e60f3b9e8aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a27b7e11718b2ec5b5217e60f3b9e8aec">portPRIVILEGE_BIT</a>&#160;&#160;&#160;( 0x80000000UL )</td></tr>
<tr class="separator:a27b7e11718b2ec5b5217e60f3b9e8aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5734e533fa14ffe54fcc68374f85b7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">portMPU_REGION_READ_WRITE</a>&#160;&#160;&#160;( 0x03UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a5734e533fa14ffe54fcc68374f85b7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a44c7b52e1abb7038f69edf50f1f9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1a44c7b52e1abb7038f69edf50f1f9b8">portMPU_REGION_PRIVILEGED_READ_ONLY</a>&#160;&#160;&#160;( 0x05UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a1a44c7b52e1abb7038f69edf50f1f9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5e113fc0e10d7bc0197f2c6a498ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a8e5e113fc0e10d7bc0197f2c6a498ec2">portMPU_REGION_READ_ONLY</a>&#160;&#160;&#160;( 0x06UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:a8e5e113fc0e10d7bc0197f2c6a498ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97df55904d7519d4b749d9b51a4afd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa97df55904d7519d4b749d9b51a4afd5">portMPU_REGION_PRIVILEGED_READ_WRITE</a>&#160;&#160;&#160;( 0x01UL &lt;&lt; 24UL )</td></tr>
<tr class="separator:aa97df55904d7519d4b749d9b51a4afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf3265552e1b47b077ca1af48fada0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a>&#160;&#160;&#160;( 0x07UL &lt;&lt; 16UL )</td></tr>
<tr class="separator:acdf3265552e1b47b077ca1af48fada0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a2ba380940d5cdf6ee27f2dce08c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a60a2ba380940d5cdf6ee27f2dce08c6a">portMPU_REGION_EXECUTE_NEVER</a>&#160;&#160;&#160;( 0x01UL &lt;&lt; 28UL )</td></tr>
<tr class="separator:a60a2ba380940d5cdf6ee27f2dce08c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98374efce189d3a6a0ec99d80ba1619e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a98374efce189d3a6a0ec99d80ba1619e">portUNPRIVILEGED_FLASH_REGION</a>&#160;&#160;&#160;( 0UL )</td></tr>
<tr class="separator:a98374efce189d3a6a0ec99d80ba1619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e35f210f0e58fe583100a87cb16719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a05e35f210f0e58fe583100a87cb16719">portPRIVILEGED_FLASH_REGION</a>&#160;&#160;&#160;( 1UL )</td></tr>
<tr class="separator:a05e35f210f0e58fe583100a87cb16719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c2c550dd5989c7edc9a951c2e19fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a32c2c550dd5989c7edc9a951c2e19fe1">portPRIVILEGED_RAM_REGION</a>&#160;&#160;&#160;( 2UL )</td></tr>
<tr class="separator:a32c2c550dd5989c7edc9a951c2e19fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaefa4b13d55ffc30d2ee1e65f0f9f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aeaefa4b13d55ffc30d2ee1e65f0f9f81">portGENERAL_PERIPHERALS_REGION</a>&#160;&#160;&#160;( 3UL )</td></tr>
<tr class="separator:aeaefa4b13d55ffc30d2ee1e65f0f9f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0959d7e83d42f6c1dccbfe2535e3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a>&#160;&#160;&#160;( 4UL )</td></tr>
<tr class="separator:a1b0959d7e83d42f6c1dccbfe2535e3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c87d488b9742426ef09ae95c75e1f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a7c87d488b9742426ef09ae95c75e1f43">portFIRST_CONFIGURABLE_REGION</a>&#160;&#160;&#160;( 5UL )</td></tr>
<tr class="separator:a7c87d488b9742426ef09ae95c75e1f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7f2f8670e4dcc37d13e55236cc8c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aef7f2f8670e4dcc37d13e55236cc8c12">portLAST_CONFIGURABLE_REGION</a>&#160;&#160;&#160;( 7UL )</td></tr>
<tr class="separator:aef7f2f8670e4dcc37d13e55236cc8c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7e1a8a568a38b74cc9db10c8efebda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a>&#160;&#160;&#160;( ( <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aef7f2f8670e4dcc37d13e55236cc8c12">portLAST_CONFIGURABLE_REGION</a> - <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a7c87d488b9742426ef09ae95c75e1f43">portFIRST_CONFIGURABLE_REGION</a> ) + 1 )</td></tr>
<tr class="separator:aca7e1a8a568a38b74cc9db10c8efebda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12a3a7fad41e9756e95b6cac92a9af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ae12a3a7fad41e9756e95b6cac92a9af0">portTOTAL_NUM_REGIONS</a>&#160;&#160;&#160;( <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a> + 1 ) /* Plus one to make space for the stack region. */</td></tr>
<tr class="separator:ae12a3a7fad41e9756e95b6cac92a9af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f07a5bb1b812fbf43b245ef14de01d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a4f07a5bb1b812fbf43b245ef14de01d4">portSWITCH_TO_USER_MODE</a>()&#160;&#160;&#160;__asm volatile ( &quot; mrs <a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a>, <a class="el" href="portasm__mpu_8h.html#a74c2020176ad9adfbe1f144348dc39e4">control</a> \n orr <a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a>, #1 \n msr <a class="el" href="portasm__mpu_8h.html#a74c2020176ad9adfbe1f144348dc39e4">control</a>, <a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a> &quot; ::: &quot;<a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a>&quot;, &quot;memory&quot; )</td></tr>
<tr class="separator:a4f07a5bb1b812fbf43b245ef14de01d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21adaab1601f6a0f35ba550a43060830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a21adaab1601f6a0f35ba550a43060830">portSTACK_GROWTH</a>&#160;&#160;&#160;( -1 )</td></tr>
<tr class="separator:a21adaab1601f6a0f35ba550a43060830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554d9322ce7f698a86a22b21234bd8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a554d9322ce7f698a86a22b21234bd8cd">portTICK_PERIOD_MS</a>&#160;&#160;&#160;( ( <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#aa69c48c6e902ce54f70886e6573c92a9">TickType_t</a> ) 1000 / <a class="el" href="_free_r_t_o_s_config_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a> )</td></tr>
<tr class="separator:a554d9322ce7f698a86a22b21234bd8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9091ce3940d8bd93ec850122a2c6a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ab9091ce3940d8bd93ec850122a2c6a1c">portBYTE_ALIGNMENT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab9091ce3940d8bd93ec850122a2c6a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af21c2697be7f3b699e3bafec1bd413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1af21c2697be7f3b699e3bafec1bd413">portSVC_START_SCHEDULER</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1af21c2697be7f3b699e3bafec1bd413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176834b4b22e63f73e0220d6fb65f7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a176834b4b22e63f73e0220d6fb65f7a5">portSVC_YIELD</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a176834b4b22e63f73e0220d6fb65f7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bdd199a81c50bf89474922c0f4c9f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">portSVC_RAISE_PRIVILEGE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a12bdd199a81c50bf89474922c0f4c9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ff06193615f5130b5a97dc9e708fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ae1ff06193615f5130b5a97dc9e708fc7">portYIELD</a>()&#160;&#160;&#160;__asm volatile ( &quot;	SVC	%0	\n&quot; :: &quot;i&quot; (portSVC_YIELD) : &quot;memory&quot; )</td></tr>
<tr class="separator:ae1ff06193615f5130b5a97dc9e708fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664746b0d63d7f84baf1092ff4feeef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a664746b0d63d7f84baf1092ff4feeef9">portYIELD_WITHIN_API</a>()</td></tr>
<tr class="separator:a664746b0d63d7f84baf1092ff4feeef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42817ecbd6fe76d846a89cc0fcd0d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a>&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed04 ) )</td></tr>
<tr class="separator:ae42817ecbd6fe76d846a89cc0fcd0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16830bf8349e14cdeed05193af234d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a>&#160;&#160;&#160;( 1UL &lt;&lt; 28UL )</td></tr>
<tr class="separator:a16830bf8349e14cdeed05193af234d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b994040c62c9685490a71c87a13d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a63b994040c62c9685490a71c87a13d8a">portEND_SWITCHING_ISR</a>(xSwitchRequired)&#160;&#160;&#160;if( xSwitchRequired ) <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a> = <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a></td></tr>
<tr class="separator:a63b994040c62c9685490a71c87a13d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6850c66595efdc02a8bbb95fb4648e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aac6850c66595efdc02a8bbb95fb4648e">portYIELD_FROM_ISR</a>(x)&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a63b994040c62c9685490a71c87a13d8a">portEND_SWITCHING_ISR</a>( x )</td></tr>
<tr class="separator:aac6850c66595efdc02a8bbb95fb4648e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b4260dbc1823ba80b578f86eb15a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a>()&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1ae9e6953da44984c5595ad82b3c0af3">ulPortRaiseBASEPRI</a>()</td></tr>
<tr class="separator:a31b4260dbc1823ba80b578f86eb15a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d65a5d0f6f9133a0739832e9d8367e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a79d65a5d0f6f9133a0739832e9d8367e">portCLEAR_INTERRUPT_MASK_FROM_ISR</a>(x)&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa91c969157d79120a26ea3531474e3f5">vPortSetBASEPRI</a>(x)</td></tr>
<tr class="separator:a79d65a5d0f6f9133a0739832e9d8367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3d10ee1a0734a647ca192523c2cfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">portDISABLE_INTERRUPTS</a>()&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a9021d55b208c59fc725af4e7c330a417">vPortRaiseBASEPRI</a>()</td></tr>
<tr class="separator:a6e3d10ee1a0734a647ca192523c2cfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc47e85a6befbb47961ad5ee7aa57173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#abc47e85a6befbb47961ad5ee7aa57173">portENABLE_INTERRUPTS</a>()&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa91c969157d79120a26ea3531474e3f5">vPortSetBASEPRI</a>(0)</td></tr>
<tr class="separator:abc47e85a6befbb47961ad5ee7aa57173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a09321ad004019f3c8d0f2e4d7224c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a8a09321ad004019f3c8d0f2e4d7224c7">portENTER_CRITICAL</a>()&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>()</td></tr>
<tr class="separator:a8a09321ad004019f3c8d0f2e4d7224c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529358e6147881dd881c890ade21c9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a529358e6147881dd881c890ade21c9bd">portEXIT_CRITICAL</a>()&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>()</td></tr>
<tr class="separator:a529358e6147881dd881c890ade21c9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2921e1c5a1f974dfa01ae44d1f665f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a2921e1c5a1f974dfa01ae44d1f665f14">portTASK_FUNCTION_PROTO</a>(vFunction,  pvParameters)&#160;&#160;&#160;void vFunction( void *pvParameters )</td></tr>
<tr class="separator:a2921e1c5a1f974dfa01ae44d1f665f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a289793652f505c538abea27045ccdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a3a289793652f505c538abea27045ccdf">portTASK_FUNCTION</a>(vFunction,  pvParameters)&#160;&#160;&#160;void vFunction( void *pvParameters )</td></tr>
<tr class="separator:a3a289793652f505c538abea27045ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb8c3a87d591f60f974772be0ee798d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aebb8c3a87d591f60f974772be0ee798d">configUSE_PORT_OPTIMISED_TASK_SELECTION</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aebb8c3a87d591f60f974772be0ee798d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113cd9b8401284194da8ddc4569aa484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a113cd9b8401284194da8ddc4569aa484">portRECORD_READY_PRIORITY</a>(uxPriority,  uxReadyPriorities)&#160;&#160;&#160;( uxReadyPriorities ) |= ( 1UL &lt;&lt; ( uxPriority ) )</td></tr>
<tr class="separator:a113cd9b8401284194da8ddc4569aa484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab771d12c0912d93d52a586628fb18a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aab771d12c0912d93d52a586628fb18a6">portRESET_READY_PRIORITY</a>(uxPriority,  uxReadyPriorities)&#160;&#160;&#160;( uxReadyPriorities ) &amp;= ~( 1UL &lt;&lt; ( uxPriority ) )</td></tr>
<tr class="separator:aab771d12c0912d93d52a586628fb18a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed536be98084ed8c77c95d79a2688ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a5ed536be98084ed8c77c95d79a2688ee">portGET_HIGHEST_PRIORITY</a>(uxTopPriority,  uxReadyPriorities)&#160;&#160;&#160;uxTopPriority = ( 31UL - ( uint32_t ) ucPortCountLeadingZeros( ( uxReadyPriorities ) ) )</td></tr>
<tr class="separator:a5ed536be98084ed8c77c95d79a2688ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c54dff0b50ff35563ef06c6d6d1835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a23c54dff0b50ff35563ef06c6d6d1835">portNOP</a>()</td></tr>
<tr class="separator:a23c54dff0b50ff35563ef06c6d6d1835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73448585c9c9e96500c2f0c9ea824601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a73448585c9c9e96500c2f0c9ea824601">portINLINE</a>&#160;&#160;&#160;__inline</td></tr>
<tr class="separator:a73448585c9c9e96500c2f0c9ea824601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa356ca7932487d20a42d6839842d308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a>&#160;&#160;&#160;inline <a class="el" href="cmsis__gcc_8h.html#ade51b179ed6f69a6bacfab38b7b359b1">__attribute__</a>(( always_inline))</td></tr>
<tr class="separator:aaa356ca7932487d20a42d6839842d308"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a84e9a8ba132feed0b2401c1f4e2ac63c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></td></tr>
<tr class="separator:a84e9a8ba132feed0b2401c1f4e2ac63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fb21e00ae0729d7515c0fbf2269796"><td class="memItemLeft" align="right" valign="top">typedef long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></td></tr>
<tr class="separator:a46fb21e00ae0729d7515c0fbf2269796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646f89d4298e4f5afd522202b11cb2e6"><td class="memItemLeft" align="right" valign="top">typedef unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></td></tr>
<tr class="separator:a646f89d4298e4f5afd522202b11cb2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69c48c6e902ce54f70886e6573c92a9"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa69c48c6e902ce54f70886e6573c92a9">TickType_t</a></td></tr>
<tr class="separator:aa69c48c6e902ce54f70886e6573c92a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbfacfca1c21e805d515664a566cd93"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html">MPU_REGION_REGISTERS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1cbfacfca1c21e805d515664a566cd93">xMPU_REGION_REGISTERS</a></td></tr>
<tr class="separator:a1cbfacfca1c21e805d515664a566cd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8f90148a90e1be9815fda669fc0e28"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_m_p_u___s_e_t_t_i_n_g_s.html">MPU_SETTINGS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a></td></tr>
<tr class="separator:a0f8f90148a90e1be9815fda669fc0e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2ed3554a3de09a3bd09d396ee081ab69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a> (void)</td></tr>
<tr class="separator:a2ed3554a3de09a3bd09d396ee081ab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed20ada05b957181a0de042802a82a5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a> (void)</td></tr>
<tr class="separator:aed20ada05b957181a0de042802a82a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac864e333c11a6614eab8e8542ba01ed0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ac864e333c11a6614eab8e8542ba01ed0">__attribute__</a> ((always_inline)) static inline uint8_t ucPortCountLeadingZeros(uint32_t ulBitmap)</td></tr>
<tr class="separator:ac864e333c11a6614eab8e8542ba01ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa31fb1dd83b8921c10b6a4d0ab1fbb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#affa31fb1dd83b8921c10b6a4d0ab1fbb">vPortResetPrivilege</a> (<a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xRunningPrivileged)</td></tr>
<tr class="separator:affa31fb1dd83b8921c10b6a4d0ab1fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9be2aa97aac4e7f03fe386f9281b9a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a6a9be2aa97aac4e7f03fe386f9281b9a">xPortIsInsideInterrupt</a> (void)</td></tr>
<tr class="separator:a6a9be2aa97aac4e7f03fe386f9281b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9021d55b208c59fc725af4e7c330a417"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a9021d55b208c59fc725af4e7c330a417">vPortRaiseBASEPRI</a> (void)</td></tr>
<tr class="separator:a9021d55b208c59fc725af4e7c330a417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae9e6953da44984c5595ad82b3c0af3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1ae9e6953da44984c5595ad82b3c0af3">ulPortRaiseBASEPRI</a> (void)</td></tr>
<tr class="separator:a1ae9e6953da44984c5595ad82b3c0af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a42595148b6b21ed0569c4e8ca11b0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ae7a42595148b6b21ed0569c4e8ca11b0">vPortSetBASEPRI</a> (uint32_t ulNewMaskValue)</td></tr>
<tr class="separator:ae7a42595148b6b21ed0569c4e8ca11b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aebb8c3a87d591f60f974772be0ee798d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebb8c3a87d591f60f974772be0ee798d">&#9670;&nbsp;</a></span>configUSE_PORT_OPTIMISED_TASK_SELECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define configUSE_PORT_OPTIMISED_TASK_SELECTION&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00160">160</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1ebe82d24d764ae4e352f7c3a9f92c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebe82d24d764ae4e352f7c3a9f92c01">&#9670;&nbsp;</a></span>portBASE_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portBASE_TYPE&#160;&#160;&#160;long</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00055">55</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="ab9091ce3940d8bd93ec850122a2c6a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9091ce3940d8bd93ec850122a2c6a1c">&#9670;&nbsp;</a></span>portBYTE_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portBYTE_ALIGNMENT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00112">112</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="add0bdbfef5abf241c7774f68bde42f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0bdbfef5abf241c7774f68bde42f1d">&#9670;&nbsp;</a></span>portCHAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCHAR&#160;&#160;&#160;char</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00049">49</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a79d65a5d0f6f9133a0739832e9d8367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d65a5d0f6f9133a0739832e9d8367e">&#9670;&nbsp;</a></span>portCLEAR_INTERRUPT_MASK_FROM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portCLEAR_INTERRUPT_MASK_FROM_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa91c969157d79120a26ea3531474e3f5">vPortSetBASEPRI</a>(x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00143">143</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a6e3d10ee1a0734a647ca192523c2cfc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3d10ee1a0734a647ca192523c2cfc1">&#9670;&nbsp;</a></span>portDISABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portDISABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a9021d55b208c59fc725af4e7c330a417">vPortRaiseBASEPRI</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00144">144</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a4711ce186a903a14bc8ea7c8650b4f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4711ce186a903a14bc8ea7c8650b4f61">&#9670;&nbsp;</a></span>portDOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portDOUBLE&#160;&#160;&#160;double</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00051">51</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="abc47e85a6befbb47961ad5ee7aa57173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc47e85a6befbb47961ad5ee7aa57173">&#9670;&nbsp;</a></span>portENABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portENABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa91c969157d79120a26ea3531474e3f5">vPortSetBASEPRI</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00145">145</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a63b994040c62c9685490a71c87a13d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b994040c62c9685490a71c87a13d8a">&#9670;&nbsp;</a></span>portEND_SWITCHING_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portEND_SWITCHING_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">xSwitchRequired</td><td>)</td>
          <td>&#160;&#160;&#160;if( xSwitchRequired ) <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a> = <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00135">135</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a8a09321ad004019f3c8d0f2e4d7224c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a09321ad004019f3c8d0f2e4d7224c7">&#9670;&nbsp;</a></span>portENTER_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portENTER_CRITICAL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00146">146</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a529358e6147881dd881c890ade21c9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529358e6147881dd881c890ade21c9bd">&#9670;&nbsp;</a></span>portEXIT_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portEXIT_CRITICAL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00147">147</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a7c87d488b9742426ef09ae95c75e1f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c87d488b9742426ef09ae95c75e1f43">&#9670;&nbsp;</a></span>portFIRST_CONFIGURABLE_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFIRST_CONFIGURABLE_REGION&#160;&#160;&#160;( 5UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00090">90</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1bbe1ef117ec274ef919e0a930c888ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bbe1ef117ec274ef919e0a930c888ac">&#9670;&nbsp;</a></span>portFLOAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFLOAT&#160;&#160;&#160;float</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00050">50</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aaa356ca7932487d20a42d6839842d308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa356ca7932487d20a42d6839842d308">&#9670;&nbsp;</a></span>portFORCE_INLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portFORCE_INLINE&#160;&#160;&#160;inline <a class="el" href="cmsis__gcc_8h.html#ade51b179ed6f69a6bacfab38b7b359b1">__attribute__</a>(( always_inline))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00202">202</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aeaefa4b13d55ffc30d2ee1e65f0f9f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaefa4b13d55ffc30d2ee1e65f0f9f81">&#9670;&nbsp;</a></span>portGENERAL_PERIPHERALS_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portGENERAL_PERIPHERALS_REGION&#160;&#160;&#160;( 3UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00088">88</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a5ed536be98084ed8c77c95d79a2688ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed536be98084ed8c77c95d79a2688ee">&#9670;&nbsp;</a></span>portGET_HIGHEST_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portGET_HIGHEST_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxTopPriority, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxReadyPriorities&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;uxTopPriority = ( 31UL - ( uint32_t ) ucPortCountLeadingZeros( ( uxReadyPriorities ) ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00185">185</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a73448585c9c9e96500c2f0c9ea824601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73448585c9c9e96500c2f0c9ea824601">&#9670;&nbsp;</a></span>portINLINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portINLINE&#160;&#160;&#160;__inline</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00199">199</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aef7f2f8670e4dcc37d13e55236cc8c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7f2f8670e4dcc37d13e55236cc8c12">&#9670;&nbsp;</a></span>portLAST_CONFIGURABLE_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portLAST_CONFIGURABLE_REGION&#160;&#160;&#160;( 7UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00091">91</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a6bbebff6020ac333ab6ec2ffd7f77001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbebff6020ac333ab6ec2ffd7f77001">&#9670;&nbsp;</a></span>portLONG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portLONG&#160;&#160;&#160;long</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00052">52</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a72723ba1e4a85ca14f25c2b9e066613d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72723ba1e4a85ca14f25c2b9e066613d">&#9670;&nbsp;</a></span>portMAX_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMAX_DELAY&#160;&#160;&#160;( <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#aa69c48c6e902ce54f70886e6573c92a9">TickType_t</a> ) 0xffffffffUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00066">66</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="acdf3265552e1b47b077ca1af48fada0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf3265552e1b47b077ca1af48fada0c">&#9670;&nbsp;</a></span>portMPU_REGION_CACHEABLE_BUFFERABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_CACHEABLE_BUFFERABLE&#160;&#160;&#160;( 0x07UL &lt;&lt; 16UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00082">82</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a60a2ba380940d5cdf6ee27f2dce08c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a2ba380940d5cdf6ee27f2dce08c6a">&#9670;&nbsp;</a></span>portMPU_REGION_EXECUTE_NEVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_EXECUTE_NEVER&#160;&#160;&#160;( 0x01UL &lt;&lt; 28UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00083">83</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1a44c7b52e1abb7038f69edf50f1f9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a44c7b52e1abb7038f69edf50f1f9b8">&#9670;&nbsp;</a></span>portMPU_REGION_PRIVILEGED_READ_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_PRIVILEGED_READ_ONLY&#160;&#160;&#160;( 0x05UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00079">79</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aa97df55904d7519d4b749d9b51a4afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97df55904d7519d4b749d9b51a4afd5">&#9670;&nbsp;</a></span>portMPU_REGION_PRIVILEGED_READ_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_PRIVILEGED_READ_WRITE&#160;&#160;&#160;( 0x01UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00081">81</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a8e5e113fc0e10d7bc0197f2c6a498ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5e113fc0e10d7bc0197f2c6a498ec2">&#9670;&nbsp;</a></span>portMPU_REGION_READ_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_READ_ONLY&#160;&#160;&#160;( 0x06UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00080">80</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a5734e533fa14ffe54fcc68374f85b7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5734e533fa14ffe54fcc68374f85b7f6">&#9670;&nbsp;</a></span>portMPU_REGION_READ_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portMPU_REGION_READ_WRITE&#160;&#160;&#160;( 0x03UL &lt;&lt; 24UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00078">78</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a23c54dff0b50ff35563ef06c6d6d1835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c54dff0b50ff35563ef06c6d6d1835">&#9670;&nbsp;</a></span>portNOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNOP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00197">197</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aca7e1a8a568a38b74cc9db10c8efebda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7e1a8a568a38b74cc9db10c8efebda">&#9670;&nbsp;</a></span>portNUM_CONFIGURABLE_REGIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNUM_CONFIGURABLE_REGIONS&#160;&#160;&#160;( ( <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aef7f2f8670e4dcc37d13e55236cc8c12">portLAST_CONFIGURABLE_REGION</a> - <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a7c87d488b9742426ef09ae95c75e1f43">portFIRST_CONFIGURABLE_REGION</a> ) + 1 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00092">92</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="ae42817ecbd6fe76d846a89cc0fcd0d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42817ecbd6fe76d846a89cc0fcd0d95">&#9670;&nbsp;</a></span>portNVIC_INT_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_INT_CTRL_REG&#160;&#160;&#160;( * ( ( volatile uint32_t * ) 0xe000ed04 ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00133">133</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a16830bf8349e14cdeed05193af234d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16830bf8349e14cdeed05193af234d5e">&#9670;&nbsp;</a></span>portNVIC_PENDSVSET_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portNVIC_PENDSVSET_BIT&#160;&#160;&#160;( 1UL &lt;&lt; 28UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00134">134</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a27b7e11718b2ec5b5217e60f3b9e8aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b7e11718b2ec5b5217e60f3b9e8aec">&#9670;&nbsp;</a></span>portPRIVILEGE_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGE_BIT&#160;&#160;&#160;( 0x80000000UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00076">76</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a05e35f210f0e58fe583100a87cb16719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e35f210f0e58fe583100a87cb16719">&#9670;&nbsp;</a></span>portPRIVILEGED_FLASH_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGED_FLASH_REGION&#160;&#160;&#160;( 1UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00086">86</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a32c2c550dd5989c7edc9a951c2e19fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c2c550dd5989c7edc9a951c2e19fe1">&#9670;&nbsp;</a></span>portPRIVILEGED_RAM_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portPRIVILEGED_RAM_REGION&#160;&#160;&#160;( 2UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00087">87</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a113cd9b8401284194da8ddc4569aa484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113cd9b8401284194da8ddc4569aa484">&#9670;&nbsp;</a></span>portRECORD_READY_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portRECORD_READY_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxPriority, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxReadyPriorities&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;( uxReadyPriorities ) |= ( 1UL &lt;&lt; ( uxPriority ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00180">180</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aab771d12c0912d93d52a586628fb18a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab771d12c0912d93d52a586628fb18a6">&#9670;&nbsp;</a></span>portRESET_READY_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portRESET_READY_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxPriority, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">uxReadyPriorities&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;( uxReadyPriorities ) &amp;= ~( 1UL &lt;&lt; ( uxPriority ) )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00181">181</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a31b4260dbc1823ba80b578f86eb15a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b4260dbc1823ba80b578f86eb15a98">&#9670;&nbsp;</a></span>portSET_INTERRUPT_MASK_FROM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSET_INTERRUPT_MASK_FROM_ISR</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1ae9e6953da44984c5595ad82b3c0af3">ulPortRaiseBASEPRI</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00142">142</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a42e62d5881b12ff2a5c659576c64d003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e62d5881b12ff2a5c659576c64d003">&#9670;&nbsp;</a></span>portSHORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSHORT&#160;&#160;&#160;short</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00053">53</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a21adaab1601f6a0f35ba550a43060830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21adaab1601f6a0f35ba550a43060830">&#9670;&nbsp;</a></span>portSTACK_GROWTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_GROWTH&#160;&#160;&#160;( -1 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00110">110</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1b0959d7e83d42f6c1dccbfe2535e3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0959d7e83d42f6c1dccbfe2535e3d5">&#9670;&nbsp;</a></span>portSTACK_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_REGION&#160;&#160;&#160;( 4UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00089">89</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="ab0a294066ac7369b8f59a52d9491a92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a294066ac7369b8f59a52d9491a92c">&#9670;&nbsp;</a></span>portSTACK_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSTACK_TYPE&#160;&#160;&#160;uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00054">54</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a12bdd199a81c50bf89474922c0f4c9f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bdd199a81c50bf89474922c0f4c9f8">&#9670;&nbsp;</a></span>portSVC_RAISE_PRIVILEGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_RAISE_PRIVILEGE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00118">118</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1af21c2697be7f3b699e3bafec1bd413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af21c2697be7f3b699e3bafec1bd413">&#9670;&nbsp;</a></span>portSVC_START_SCHEDULER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_START_SCHEDULER&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00116">116</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a176834b4b22e63f73e0220d6fb65f7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176834b4b22e63f73e0220d6fb65f7a5">&#9670;&nbsp;</a></span>portSVC_YIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSVC_YIELD&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00117">117</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a4f07a5bb1b812fbf43b245ef14de01d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f07a5bb1b812fbf43b245ef14de01d4">&#9670;&nbsp;</a></span>portSWITCH_TO_USER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portSWITCH_TO_USER_MODE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile ( &quot; mrs <a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a>, <a class="el" href="portasm__mpu_8h.html#a74c2020176ad9adfbe1f144348dc39e4">control</a> \n orr <a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a>, #1 \n msr <a class="el" href="portasm__mpu_8h.html#a74c2020176ad9adfbe1f144348dc39e4">control</a>, <a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a> &quot; ::: &quot;<a class="el" href="portasm__mpu_8h.html#ad4557f79eb7284c5a3f8bbbbd4b7be20">r0</a>&quot;, &quot;memory&quot; )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00095">95</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a3a289793652f505c538abea27045ccdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a289793652f505c538abea27045ccdf">&#9670;&nbsp;</a></span>portTASK_FUNCTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTASK_FUNCTION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vFunction, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pvParameters&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;void vFunction( void *pvParameters )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00155">155</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a2921e1c5a1f974dfa01ae44d1f665f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2921e1c5a1f974dfa01ae44d1f665f14">&#9670;&nbsp;</a></span>portTASK_FUNCTION_PROTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTASK_FUNCTION_PROTO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vFunction, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pvParameters&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;void vFunction( void *pvParameters )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00154">154</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a554d9322ce7f698a86a22b21234bd8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554d9322ce7f698a86a22b21234bd8cd">&#9670;&nbsp;</a></span>portTICK_PERIOD_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTICK_PERIOD_MS&#160;&#160;&#160;( ( <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#aa69c48c6e902ce54f70886e6573c92a9">TickType_t</a> ) 1000 / <a class="el" href="_free_r_t_o_s_config_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00111">111</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a62e53bc6d3fa5c4bf4e65ab2752930f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e53bc6d3fa5c4bf4e65ab2752930f3">&#9670;&nbsp;</a></span>portTICK_TYPE_IS_ATOMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTICK_TYPE_IS_ATOMIC&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00070">70</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="ae12a3a7fad41e9756e95b6cac92a9af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12a3a7fad41e9756e95b6cac92a9af0">&#9670;&nbsp;</a></span>portTOTAL_NUM_REGIONS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portTOTAL_NUM_REGIONS&#160;&#160;&#160;( <a class="el" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a> + 1 ) /* Plus one to make space for the stack region. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00093">93</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a98374efce189d3a6a0ec99d80ba1619e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98374efce189d3a6a0ec99d80ba1619e">&#9670;&nbsp;</a></span>portUNPRIVILEGED_FLASH_REGION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portUNPRIVILEGED_FLASH_REGION&#160;&#160;&#160;( 0UL )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00085">85</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a63d7ba028eb2432720bb5c7d626a8d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d7ba028eb2432720bb5c7d626a8d7e">&#9670;&nbsp;</a></span>portUSING_MPU_WRAPPERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portUSING_MPU_WRAPPERS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00075">75</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="ae1ff06193615f5130b5a97dc9e708fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff06193615f5130b5a97dc9e708fc7">&#9670;&nbsp;</a></span>portYIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portYIELD</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm volatile ( &quot;	SVC	%0	\n&quot; :: &quot;i&quot; (portSVC_YIELD) : &quot;memory&quot; )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00122">122</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aac6850c66595efdc02a8bbb95fb4648e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6850c66595efdc02a8bbb95fb4648e">&#9670;&nbsp;</a></span>portYIELD_FROM_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portYIELD_FROM_ISR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a63b994040c62c9685490a71c87a13d8a">portEND_SWITCHING_ISR</a>( x )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00136">136</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a664746b0d63d7f84baf1092ff4feeef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664746b0d63d7f84baf1092ff4feeef9">&#9670;&nbsp;</a></span>portYIELD_WITHIN_API</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define portYIELD_WITHIN_API</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                                                               \</div>
<div class="line">    <span class="comment">/* Set a PendSV to request a context switch. */</span>                             \</div>
<div class="line">    portNVIC_INT_CTRL_REG = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a>;                             \</div>
<div class="line">                                                                                \</div>
<div class="line">    <span class="comment">/* Barriers are normally not required but do ensure the code is completely  \</span></div>
<div class="line"><span class="comment">    within the specified behaviour for the architecture. */</span>                     \</div>
<div class="line">    __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;dsb&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span> );                                       \</div>
<div class="line">    __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;isb&quot;</span> );                                                    \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00123">123</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a46fb21e00ae0729d7515c0fbf2269796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46fb21e00ae0729d7515c0fbf2269796">&#9670;&nbsp;</a></span>BaseType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef long <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00057">57</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a84e9a8ba132feed0b2401c1f4e2ac63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e9a8ba132feed0b2401c1f4e2ac63c">&#9670;&nbsp;</a></span>StackType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#ab0a294066ac7369b8f59a52d9491a92c">portSTACK_TYPE</a> <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00056">56</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="aa69c48c6e902ce54f70886e6573c92a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69c48c6e902ce54f70886e6573c92a9">&#9670;&nbsp;</a></span>TickType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#aa69c48c6e902ce54f70886e6573c92a9">TickType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00064">64</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a646f89d4298e4f5afd522202b11cb2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646f89d4298e4f5afd522202b11cb2e6">&#9670;&nbsp;</a></span>UBaseType_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned long <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00058">58</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1cbfacfca1c21e805d515664a566cd93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbfacfca1c21e805d515664a566cd93">&#9670;&nbsp;</a></span>xMPU_REGION_REGISTERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html">MPU_REGION_REGISTERS</a> <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1cbfacfca1c21e805d515664a566cd93">xMPU_REGION_REGISTERS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f8f90148a90e1be9815fda669fc0e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8f90148a90e1be9815fda669fc0e28">&#9670;&nbsp;</a></span>xMPU_SETTINGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_m_p_u___s_e_t_t_i_n_g_s.html">MPU_SETTINGS</a> <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a0f8f90148a90e1be9815fda669fc0e28">xMPU_SETTINGS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac864e333c11a6614eab8e8542ba01ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac864e333c11a6614eab8e8542ba01ed0">&#9670;&nbsp;</a></span>__attribute__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(always_inline)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00165">165</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a1ae9e6953da44984c5595ad82b3c0af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae9e6953da44984c5595ad82b3c0af3">&#9670;&nbsp;</a></span>ulPortRaiseBASEPRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> uint32_t ulPortRaiseBASEPRI </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00255">255</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00106">configMAX_SYSCALL_INTERRUPT_PRIORITY</a>.</p>

</div>
</div>
<a id="a2ed3554a3de09a3bd09d396ee081ab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed3554a3de09a3bd09d396ee081ab69">&#9670;&nbsp;</a></span>vPortEnterCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortEnterCritical </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00429">429</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="aed20ada05b957181a0de042802a82a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed20ada05b957181a0de042802a82a5b">&#9670;&nbsp;</a></span>vPortExitCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void vPortExitCritical </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00440">440</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html">port_mpu.h</a>.</p>

</div>
</div>
<a id="a9021d55b208c59fc725af4e7c330a417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9021d55b208c59fc725af4e7c330a417">&#9670;&nbsp;</a></span>vPortRaiseBASEPRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> void vPortRaiseBASEPRI </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00239">239</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_free_r_t_o_s_config_8h_source.html#l00106">configMAX_SYSCALL_INTERRUPT_PRIORITY</a>.</p>

</div>
</div>
<a id="affa31fb1dd83b8921c10b6a4d0ab1fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa31fb1dd83b8921c10b6a4d0ab1fbb">&#9670;&nbsp;</a></span>vPortResetPrivilege()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> void vPortResetPrivilege </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a>&#160;</td>
          <td class="paramname"><em>xRunningPrivileged</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00205">205</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00045">pdTRUE</a>.</p>

</div>
</div>
<a id="ae7a42595148b6b21ed0569c4e8ca11b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a42595148b6b21ed0569c4e8ca11b0">&#9670;&nbsp;</a></span>vPortSetBASEPRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> void vPortSetBASEPRI </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ulNewMaskValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00275">275</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

</div>
</div>
<a id="a6a9be2aa97aac4e7f03fe386f9281b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9be2aa97aac4e7f03fe386f9281b9a">&#9670;&nbsp;</a></span>xPortIsInsideInterrupt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aaa356ca7932487d20a42d6839842d308">portFORCE_INLINE</a> <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xPortIsInsideInterrupt </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00217">217</a> of file <a class="el" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html">portmacro_mpu.h</a>.</p>

<p class="reference">References <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00044">pdFALSE</a>, and <a class="el" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00045">pdTRUE</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a16830bf8349e14cdeed05193af234d5e"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a></div><div class="ttdeci">#define portNVIC_PENDSVSET_BIT</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00134">portmacro_mpu.h:133</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
