Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mtr_drv
Version: N-2017.09-SP5
Date   : Mon Nov  5 17:50:49 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: lft_spd[1] (input port clocked by clk)
  Endpoint: lftPWM/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mtr_drv            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.70       0.70 f
  lft_spd[1] (in)                          0.01       0.71 f
  U77/ZN (IAO21D0BWP)                      0.07       0.77 f
  U78/Z (AO222D0BWP)                       0.15       0.92 f
  U79/Z (OA221D0BWP)                       0.07       1.00 f
  U80/Z (AO221D0BWP)                       0.15       1.14 f
  U81/Z (OA221D0BWP)                       0.07       1.22 f
  U82/Z (AO221D0BWP)                       0.15       1.36 f
  U83/Z (OA221D0BWP)                       0.07       1.44 f
  U84/Z (AO221D0BWP)                       0.15       1.58 f
  U85/Z (OA221D0BWP)                       0.07       1.66 f
  U86/Z (AO221D0BWP)                       0.15       1.80 f
  U87/ZN (OAI21D0BWP)                      0.04       1.84 r
  U52/ZN (AOI21D1BWP)                      0.03       1.88 f
  lftPWM/PWM_sig_reg/D (DFCNQD1BWP)        0.00       1.88 f
  data arrival time                                   1.88

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  lftPWM/PWM_sig_reg/CP (DFCNQD1BWP)       0.00       2.00 r
  library setup time                      -0.01       1.99
  data required time                                  1.99
  -----------------------------------------------------------
  data required time                                  1.99
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.11


1
