
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 357.297 ; gain = 99.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:28]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/clk_div.vhd:5' bound to instance 'CLOCK_DIVIDER' of component 'clk_div' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:112]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/clk_div.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/clk_div.vhd:14]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:14' bound to instance 'VGA_DRIVER' of component 'VGA' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:118]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:35]
INFO: [Synth 8-4471] merging register 'PLAYER_RST_reg' into 'RST_reg' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:217]
INFO: [Synth 8-4471] merging register 'GHOST_RST_reg' into 'RST_reg' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element PLAYER_RST_reg was removed.  [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element GHOST_RST_reg was removed.  [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:35]
INFO: [Synth 8-3491] module 'score_ssd' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_ssd.vhd:11' bound to instance 'SSD_DRIVER' of component 'score_ssd' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:137]
INFO: [Synth 8-638] synthesizing module 'score_ssd' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_ssd.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_ssd.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_ssd.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_ssd.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'score_ssd' (3#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_ssd.vhd:20]
INFO: [Synth 8-3491] module 'user_io' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/user_io.vhd:12' bound to instance 'USER_INPUT' of component 'user_io' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:145]
INFO: [Synth 8-638] synthesizing module 'user_io' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/user_io.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'user_io' (4#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/user_io.vhd:23]
INFO: [Synth 8-3491] module 'score_fsm' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_fsm.vhd:12' bound to instance 'SCORE_HANDLER' of component 'score_fsm' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:156]
INFO: [Synth 8-638] synthesizing module 'score_fsm' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_fsm.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'score_fsm' (5#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/score_fsm.vhd:18]
INFO: [Synth 8-3491] module 'red_ghost' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/red_ghost.vhd:12' bound to instance 'RED_GHOST_HANDLER' of component 'red_ghost' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:161]
INFO: [Synth 8-638] synthesizing module 'red_ghost' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/red_ghost.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'red_ghost' (6#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/red_ghost.vhd:20]
INFO: [Synth 8-3491] module 'cyan_ghost' declared at 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/cyan_ghost.vhd:12' bound to instance 'CYAN_GHOST_HANDLER' of component 'cyan_ghost' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:168]
INFO: [Synth 8-638] synthesizing module 'cyan_ghost' [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/cyan_ghost.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'cyan_ghost' (7#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/cyan_ghost.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'main' (8#1) [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/main.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.828 ; gain = 154.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.828 ; gain = 154.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.828 ; gain = 154.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/constrs_1/new/project_constraints.xdc]
Finished Parsing XDC File [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/constrs_1/new/project_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/constrs_1/new/project_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.006 . Memory (MB): peak = 756.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.633 ; gain = 498.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.633 ; gain = 498.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 756.633 ; gain = 498.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "hPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5545] ROM "hPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "CATHODE" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "TEMP" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'TEMP_reg' in module 'score_ssd'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/red_ghost.vhd:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/red_ghost.vhd:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/cyan_ghost.vhd:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/cyan_ghost.vhd:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TEMP_reg' using encoding 'sequential' in module 'score_ssd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 756.633 ; gain = 498.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 57    
	   3 Input     32 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 87    
	  22 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 49    
	   3 Input     32 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  22 Input      1 Bit        Muxes := 1     
Module score_ssd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module user_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 79    
Module score_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module red_ghost 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cyan_ghost 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "hPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vPos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:69]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:47]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:47]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/pacage.vhd:57]
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: operator DRAW3 is absorbed into DSP DRAW3.
DSP Report: Generating DSP DRAW_out2, operation Mode is: A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW_out2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: operator DRAW_out2 is absorbed into DSP DRAW_out2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: Generating DSP DRAW2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
DSP Report: operator DRAW2 is absorbed into DSP DRAW2.
INFO: [Synth 8-5545] ROM "SSD_DRIVER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSD_DRIVER/TEMP" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_GREEN_reg[0]' (FDC) to 'VGA_DRIVER/VGA_GREEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_GREEN_reg[1]' (FDC) to 'VGA_DRIVER/VGA_GREEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_GREEN_reg[2]' (FDC) to 'VGA_DRIVER/VGA_GREEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_BLUE_reg[0]' (FDC) to 'VGA_DRIVER/VGA_BLUE_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_BLUE_reg[1]' (FDC) to 'VGA_DRIVER/VGA_BLUE_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_BLUE_reg[2]' (FDC) to 'VGA_DRIVER/VGA_BLUE_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_RED_reg[0]' (FDC) to 'VGA_DRIVER/VGA_RED_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_RED_reg[1]' (FDC) to 'VGA_DRIVER/VGA_RED_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA_DRIVER/VGA_RED_reg[2]' (FDC) to 'VGA_DRIVER/VGA_RED_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 756.633 ; gain = 498.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 797.250 ; gain = 539.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 810.742 ; gain = 552.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:72]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/ataha/Documents/Vivado/TermProject/TermProject.srcs/sources_1/new/VGA.vhd:85]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |  1169|
|3     |DSP48E1 |    54|
|4     |LUT1    |   480|
|5     |LUT2    |  4865|
|6     |LUT3    |   295|
|7     |LUT4    |   202|
|8     |LUT5    |    63|
|9     |LUT6    |    72|
|10    |FDCE    |    70|
|11    |FDRE    |   276|
|12    |FDSE    |    21|
|13    |IBUF    |     6|
|14    |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+-----------+------+
|      |Instance             |Module     |Cells |
+------+---------------------+-----------+------+
|1     |top                  |           |  7601|
|2     |  CLOCK_DIVIDER      |clk_div    |    69|
|3     |  CYAN_GHOST_HANDLER |cyan_ghost |   465|
|4     |  RED_GHOST_HANDLER  |red_ghost  |   463|
|5     |  SCORE_HANDLER      |score_fsm  |    21|
|6     |  SSD_DRIVER         |score_ssd  |    63|
|7     |  USER_INPUT         |user_io    |  2296|
|8     |  VGA_DRIVER         |VGA        |  3748|
+------+---------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 850.527 ; gain = 592.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 850.527 ; gain = 248.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 850.527 ; gain = 592.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 850.527 ; gain = 605.215
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ataha/Documents/Vivado/TermProject/TermProject.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 850.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 20:09:23 2018...
