{"Source Block": ["oh/elink/hdl/emaxi.v@140:150@HdlIdDef", "   //wires\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@139:149", "   \n   //wires\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n"], ["oh/elink/hdl/emaxi.v@136:146", "   reg \t\t\temrr_access_reg;\n   reg [31:0] \t\temrr_data;\n   reg [31:0] \t\temrr_srcaddr;\n   \n   //wires\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n"], ["oh/elink/hdl/emaxi.v@141:151", "   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n"], ["oh/elink/hdl/emaxi.v@138:148", "   reg [31:0] \t\temrr_srcaddr;\n   \n   //wires\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n"], ["oh/elink/hdl/emaxi.v@137:147", "   reg [31:0] \t\temrr_data;\n   reg [31:0] \t\temrr_srcaddr;\n   \n   //wires\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n"], ["oh/elink/hdl/emaxi.v@142:152", "   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [47:0] \t\treadinfo_out;\n   wire [47:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n   assign m_axi_awcache[3:0]\t= 4'b0010;//TODO??update value to 4'b0011 if coherent accesses to be used via the zynq acp port\n   assign m_axi_awprot[2:0]\t= 3'h0;\n"]], "Diff Content": {"Delete": [[145, "   wire \t\treadinfo_full;\n"]], "Add": []}}