// Seed: 2770388614
`define pp_0 0
`timescale 1ps / 1 ps `celldefine
`define pp_1 0
`define pp_2 0
`default_nettype wire
module module_0;
  logic id_0;
  logic id_2 = id_0;
  logic id_3;
endmodule
