<profile>

<section name = "Vitis HLS Report for 'sendoutstream'" level="0">
<item name = "Date">Wed May 29 12:58:15 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">hls_userdma.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.507 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_167_1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 59, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="m2s_buf_sts">14, 3, 1, 3</column>
<column name="m2s_buf_sts_preg">9, 2, 1, 2</column>
<column name="outStreamTop_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outbuf_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="m2s_buf_sts_preg">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_107">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sendoutstream, return value</column>
<column name="outbuf_dout">in, 33, ap_fifo, outbuf, pointer</column>
<column name="outbuf_num_data_valid">in, 11, ap_fifo, outbuf, pointer</column>
<column name="outbuf_fifo_cap">in, 11, ap_fifo, outbuf, pointer</column>
<column name="outbuf_empty_n">in, 1, ap_fifo, outbuf, pointer</column>
<column name="outbuf_read">out, 1, ap_fifo, outbuf, pointer</column>
<column name="outStreamTop_TREADY">in, 1, axis, outStreamTop_V_last_V, pointer</column>
<column name="outStreamTop_TVALID">out, 1, axis, outStreamTop_V_last_V, pointer</column>
<column name="outStreamTop_TLAST">out, 1, axis, outStreamTop_V_last_V, pointer</column>
<column name="m2s_buf_sts">out, 1, ap_vld, m2s_buf_sts, pointer</column>
<column name="m2s_buf_sts_ap_vld">out, 1, ap_vld, m2s_buf_sts, pointer</column>
<column name="outStreamTop_TDATA">out, 32, axis, outStreamTop_V_data_V, pointer</column>
<column name="outStreamTop_TKEEP">out, 4, axis, outStreamTop_V_keep_V, pointer</column>
<column name="outStreamTop_TSTRB">out, 4, axis, outStreamTop_V_strb_V, pointer</column>
<column name="outStreamTop_TUSER">out, 2, axis, outStreamTop_V_user_V, pointer</column>
</table>
</item>
</section>
</profile>
