/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ftm_phy_ana.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 7/11/11 12:11p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jul  8 19:20:59 2011
 *                 MD5 Checksum         6d43009b3dfb16bef651d8873360bc15
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_ftm_phy_ana.h $
 * 
 * Hydra_Software_Devel/3   7/11/11 12:11p albertl
 * SW7344-40: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_FTM_PHY_ANA_H__
#define BCHP_FTM_PHY_ANA_H__

/***************************************************************************
 *FTM_PHY_ANA - FTM PHY ANA Register Set
 ***************************************************************************/
#define BCHP_FTM_PHY_ANA_MISC                    0x01410200 /* MISC Control */
#define BCHP_FTM_PHY_ANA_CTL0_0                  0x01410204 /* Analog Control0_0 */
#define BCHP_FTM_PHY_ANA_CTL0_1                  0x01410208 /* Analog Control0_1 */
#define BCHP_FTM_PHY_ANA_CTL1_0                  0x0141020c /* Analog Control1_0 */
#define BCHP_FTM_PHY_ANA_CTL1_1                  0x01410210 /* Analog Control1_1 */

/***************************************************************************
 *MISC - MISC Control
 ***************************************************************************/
/* FTM_PHY_ANA :: MISC :: FSKPHY_CRC_RST [31:31] */
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_RST_MASK                  0x80000000
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_RST_SHIFT                 31
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_RST_DEFAULT               0

/* FTM_PHY_ANA :: MISC :: FSKPHY_CRC_EN [30:30] */
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_EN_MASK                   0x40000000
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_EN_SHIFT                  30
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_EN_DEFAULT                0

/* FTM_PHY_ANA :: MISC :: FSKPHY_CRC_SEL [29:29] */
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_SEL_MASK                  0x20000000
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_SEL_SHIFT                 29
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_CRC_SEL_DEFAULT               0

/* FTM_PHY_ANA :: MISC :: reserved0 [28:20] */
#define BCHP_FTM_PHY_ANA_MISC_reserved0_MASK                       0x1ff00000
#define BCHP_FTM_PHY_ANA_MISC_reserved0_SHIFT                      20

/* FTM_PHY_ANA :: MISC :: CH1_FTM_RX_SEL [19:19] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_RX_SEL_MASK                  0x00080000
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_RX_SEL_SHIFT                 19
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_RX_SEL_DEFAULT               0

/* FTM_PHY_ANA :: MISC :: CH1_CLK_SWP [18:18] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_CLK_SWP_MASK                     0x00040000
#define BCHP_FTM_PHY_ANA_MISC_CH1_CLK_SWP_SHIFT                    18
#define BCHP_FTM_PHY_ANA_MISC_CH1_CLK_SWP_DEFAULT                  0

/* FTM_PHY_ANA :: MISC :: CH0_CH1_DATA_SWP [17:17] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_DATA_SWP_MASK                0x00020000
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_DATA_SWP_SHIFT               17
#define BCHP_FTM_PHY_ANA_MISC_CH0_CH1_DATA_SWP_DEFAULT             0

/* FTM_PHY_ANA :: MISC :: CH0_CLK_SWP [16:16] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_CLK_SWP_MASK                     0x00010000
#define BCHP_FTM_PHY_ANA_MISC_CH0_CLK_SWP_SHIFT                    16
#define BCHP_FTM_PHY_ANA_MISC_CH0_CLK_SWP_DEFAULT                  0

/* FTM_PHY_ANA :: MISC :: reserved1 [15:14] */
#define BCHP_FTM_PHY_ANA_MISC_reserved1_MASK                       0x0000c000
#define BCHP_FTM_PHY_ANA_MISC_reserved1_SHIFT                      14

/* FTM_PHY_ANA :: MISC :: CH1_FSKPHY_DAC_PWRDN [13:13] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_DAC_PWRDN_MASK            0x00002000
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_DAC_PWRDN_SHIFT           13
#define BCHP_FTM_PHY_ANA_MISC_CH1_FSKPHY_DAC_PWRDN_DEFAULT         0

/* FTM_PHY_ANA :: MISC :: reserved2 [12:12] */
#define BCHP_FTM_PHY_ANA_MISC_reserved2_MASK                       0x00001000
#define BCHP_FTM_PHY_ANA_MISC_reserved2_SHIFT                      12

/* FTM_PHY_ANA :: MISC :: CH1_TX_OUT_EDGE [11:11] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_TX_OUT_EDGE_MASK                 0x00000800
#define BCHP_FTM_PHY_ANA_MISC_CH1_TX_OUT_EDGE_SHIFT                11
#define BCHP_FTM_PHY_ANA_MISC_CH1_TX_OUT_EDGE_DEFAULT              0

/* FTM_PHY_ANA :: MISC :: CH1_FTM_TX_SEL [10:10] */
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_TX_SEL_MASK                  0x00000400
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_TX_SEL_SHIFT                 10
#define BCHP_FTM_PHY_ANA_MISC_CH1_FTM_TX_SEL_DEFAULT               0

/* FTM_PHY_ANA :: MISC :: reserved3 [09:08] */
#define BCHP_FTM_PHY_ANA_MISC_reserved3_MASK                       0x00000300
#define BCHP_FTM_PHY_ANA_MISC_reserved3_SHIFT                      8

/* FTM_PHY_ANA :: MISC :: CH0_FSKPHY_DAC_PWRDN [07:07] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_DAC_PWRDN_MASK            0x00000080
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_DAC_PWRDN_SHIFT           7
#define BCHP_FTM_PHY_ANA_MISC_CH0_FSKPHY_DAC_PWRDN_DEFAULT         0

/* FTM_PHY_ANA :: MISC :: reserved4 [06:06] */
#define BCHP_FTM_PHY_ANA_MISC_reserved4_MASK                       0x00000040
#define BCHP_FTM_PHY_ANA_MISC_reserved4_SHIFT                      6

/* FTM_PHY_ANA :: MISC :: CH0_TX_OUT_EDGE [05:05] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_TX_OUT_EDGE_MASK                 0x00000020
#define BCHP_FTM_PHY_ANA_MISC_CH0_TX_OUT_EDGE_SHIFT                5
#define BCHP_FTM_PHY_ANA_MISC_CH0_TX_OUT_EDGE_DEFAULT              0

/* FTM_PHY_ANA :: MISC :: CH0_DISEQC_SEL [04:04] */
#define BCHP_FTM_PHY_ANA_MISC_CH0_DISEQC_SEL_MASK                  0x00000010
#define BCHP_FTM_PHY_ANA_MISC_CH0_DISEQC_SEL_SHIFT                 4
#define BCHP_FTM_PHY_ANA_MISC_CH0_DISEQC_SEL_DEFAULT               0

/* FTM_PHY_ANA :: MISC :: FSKPHY_DAC_DYNAMIC_PWR_CTL [03:02] */
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_DAC_DYNAMIC_PWR_CTL_MASK      0x0000000c
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_DAC_DYNAMIC_PWR_CTL_SHIFT     2
#define BCHP_FTM_PHY_ANA_MISC_FSKPHY_DAC_DYNAMIC_PWR_CTL_DEFAULT   1

/* FTM_PHY_ANA :: MISC :: reserved5 [01:01] */
#define BCHP_FTM_PHY_ANA_MISC_reserved5_MASK                       0x00000002
#define BCHP_FTM_PHY_ANA_MISC_reserved5_SHIFT                      1

/* FTM_PHY_ANA :: MISC :: DIGITAL_CLK108_CTL [00:00] */
#define BCHP_FTM_PHY_ANA_MISC_DIGITAL_CLK108_CTL_MASK              0x00000001
#define BCHP_FTM_PHY_ANA_MISC_DIGITAL_CLK108_CTL_SHIFT             0
#define BCHP_FTM_PHY_ANA_MISC_DIGITAL_CLK108_CTL_DEFAULT           0

/***************************************************************************
 *CTL0_0 - Analog Control0_0
 ***************************************************************************/
/* FTM_PHY_ANA :: CTL0_0 :: DAC_CLK_SEL [31:31] */
#define BCHP_FTM_PHY_ANA_CTL0_0_DAC_CLK_SEL_MASK                   0x80000000
#define BCHP_FTM_PHY_ANA_CTL0_0_DAC_CLK_SEL_SHIFT                  31
#define BCHP_FTM_PHY_ANA_CTL0_0_DAC_CLK_SEL_DEFAULT                0

/* FTM_PHY_ANA :: CTL0_0 :: DAC_INTERNAL_USE_1 [30:09] */
#define BCHP_FTM_PHY_ANA_CTL0_0_DAC_INTERNAL_USE_1_MASK            0x7ffffe00
#define BCHP_FTM_PHY_ANA_CTL0_0_DAC_INTERNAL_USE_1_SHIFT           9
#define BCHP_FTM_PHY_ANA_CTL0_0_DAC_INTERNAL_USE_1_DEFAULT         98363

/* FTM_PHY_ANA :: CTL0_0 :: TC_OBB [08:08] */
#define BCHP_FTM_PHY_ANA_CTL0_0_TC_OBB_MASK                        0x00000100
#define BCHP_FTM_PHY_ANA_CTL0_0_TC_OBB_SHIFT                       8
#define BCHP_FTM_PHY_ANA_CTL0_0_TC_OBB_DEFAULT                     1

/* FTM_PHY_ANA :: CTL0_0 :: IFS_CTL [07:03] */
#define BCHP_FTM_PHY_ANA_CTL0_0_IFS_CTL_MASK                       0x000000f8
#define BCHP_FTM_PHY_ANA_CTL0_0_IFS_CTL_SHIFT                      3
#define BCHP_FTM_PHY_ANA_CTL0_0_IFS_CTL_DEFAULT                    11

/* FTM_PHY_ANA :: CTL0_0 :: BANDGAP_INTERNAL_USE [02:00] */
#define BCHP_FTM_PHY_ANA_CTL0_0_BANDGAP_INTERNAL_USE_MASK          0x00000007
#define BCHP_FTM_PHY_ANA_CTL0_0_BANDGAP_INTERNAL_USE_SHIFT         0
#define BCHP_FTM_PHY_ANA_CTL0_0_BANDGAP_INTERNAL_USE_DEFAULT       3

/***************************************************************************
 *CTL0_1 - Analog Control0_1
 ***************************************************************************/
/* FTM_PHY_ANA :: CTL0_1 :: ADC_INTERNAL_USE [31:24] */
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_INTERNAL_USE_MASK              0xff000000
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_INTERNAL_USE_SHIFT             24
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_INTERNAL_USE_DEFAULT           0

/* FTM_PHY_ANA :: CTL0_1 :: ADC_HBW_EN [23:23] */
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_HBW_EN_MASK                    0x00800000
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_HBW_EN_SHIFT                   23
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_HBW_EN_DEFAULT                 0

/* FTM_PHY_ANA :: CTL0_1 :: ADC_PGA [22:19] */
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_PGA_MASK                       0x00780000
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_PGA_SHIFT                      19
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_PGA_DEFAULT                    10

/* FTM_PHY_ANA :: CTL0_1 :: ADC_AC_SEL [18:18] */
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_AC_SEL_MASK                    0x00040000
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_AC_SEL_SHIFT                   18
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_AC_SEL_DEFAULT                 0

/* FTM_PHY_ANA :: CTL0_1 :: ADC_DC_SEL [17:17] */
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_DC_SEL_MASK                    0x00020000
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_DC_SEL_SHIFT                   17
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_DC_SEL_DEFAULT                 0

/* FTM_PHY_ANA :: CTL0_1 :: ADC_CLK_SEL [16:16] */
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_CLK_SEL_MASK                   0x00010000
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_CLK_SEL_SHIFT                  16
#define BCHP_FTM_PHY_ANA_CTL0_1_ADC_CLK_SEL_DEFAULT                0

/* FTM_PHY_ANA :: CTL0_1 :: reserved0 [15:11] */
#define BCHP_FTM_PHY_ANA_CTL0_1_reserved0_MASK                     0x0000f800
#define BCHP_FTM_PHY_ANA_CTL0_1_reserved0_SHIFT                    11

/* FTM_PHY_ANA :: CTL0_1 :: FSKRX_LPF [10:09] */
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_LPF_MASK                     0x00000600
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_LPF_SHIFT                    9
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_LPF_DEFAULT                  0

/* FTM_PHY_ANA :: CTL0_1 :: FSKRX_PWRDN [08:08] */
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_PWRDN_MASK                   0x00000100
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_PWRDN_SHIFT                  8
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_PWRDN_DEFAULT                0

/* FTM_PHY_ANA :: CTL0_1 :: FSKRX_GAIN [07:06] */
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_GAIN_MASK                    0x000000c0
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_GAIN_SHIFT                   6
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_GAIN_DEFAULT                 0

/* FTM_PHY_ANA :: CTL0_1 :: FSKRX_SET [05:05] */
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_SET_MASK                     0x00000020
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_SET_SHIFT                    5
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_SET_DEFAULT                  0

/* FTM_PHY_ANA :: CTL0_1 :: FSKRX_CLK_SEL [04:04] */
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_CLK_SEL_MASK                 0x00000010
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_CLK_SEL_SHIFT                4
#define BCHP_FTM_PHY_ANA_CTL0_1_FSKRX_CLK_SEL_DEFAULT              0

/* FTM_PHY_ANA :: CTL0_1 :: DAC_INTERNAL_USE_2 [03:01] */
#define BCHP_FTM_PHY_ANA_CTL0_1_DAC_INTERNAL_USE_2_MASK            0x0000000e
#define BCHP_FTM_PHY_ANA_CTL0_1_DAC_INTERNAL_USE_2_SHIFT           1
#define BCHP_FTM_PHY_ANA_CTL0_1_DAC_INTERNAL_USE_2_DEFAULT         0

/* FTM_PHY_ANA :: CTL0_1 :: OUT_ENB [00:00] */
#define BCHP_FTM_PHY_ANA_CTL0_1_OUT_ENB_MASK                       0x00000001
#define BCHP_FTM_PHY_ANA_CTL0_1_OUT_ENB_SHIFT                      0
#define BCHP_FTM_PHY_ANA_CTL0_1_OUT_ENB_DEFAULT                    0

/***************************************************************************
 *CTL1_0 - Analog Control1_0
 ***************************************************************************/
/* FTM_PHY_ANA :: CTL1_0 :: FSKPHY1_CTRL_31_0 [31:00] */
#define BCHP_FTM_PHY_ANA_CTL1_0_FSKPHY1_CTRL_31_0_MASK             0xffffffff
#define BCHP_FTM_PHY_ANA_CTL1_0_FSKPHY1_CTRL_31_0_SHIFT            0
#define BCHP_FTM_PHY_ANA_CTL1_0_FSKPHY1_CTRL_31_0_DEFAULT          50362235

/***************************************************************************
 *CTL1_1 - Analog Control1_1
 ***************************************************************************/
/* FTM_PHY_ANA :: CTL1_1 :: FSKPHY1_CTRL_63_32 [31:00] */
#define BCHP_FTM_PHY_ANA_CTL1_1_FSKPHY1_CTRL_63_32_MASK            0xffffffff
#define BCHP_FTM_PHY_ANA_CTL1_1_FSKPHY1_CTRL_63_32_SHIFT           0
#define BCHP_FTM_PHY_ANA_CTL1_1_FSKPHY1_CTRL_63_32_DEFAULT         5242880

#endif /* #ifndef BCHP_FTM_PHY_ANA_H__ */

/* End of File */
