#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
2 2 0 1 0 30 52 -1 20 0.000 0 0 -1 0 0 5
	 3600 1200 4800 1200 4800 1650 3600 1650 3600 1200
2 2 0 1 0 30 52 -1 20 0.000 0 0 -1 0 0 5
	 5250 900 7650 900 7650 1650 5250 1650 5250 900
2 2 0 1 0 30 52 -1 20 0.000 0 0 -1 0 0 5
	 7950 1200 9000 1200 9000 1650 7950 1650 7950 1200
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 4200 1650 4200 2250
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 60.00 120.00
	 4650 2475 5175 2475
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 4200 3450 4200 3900
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 60.00 120.00
	 5400 3450 5400 3900
2 4 0 1 0 12 54 -1 20 0.000 0 0 7 0 0 5
	 6600 3450 4800 3450 4800 3000 6600 3000 6600 3450
2 4 0 1 0 12 54 -1 20 0.000 0 0 7 0 0 5
	 4650 3450 3600 3450 3600 3000 4650 3000 4650 3450
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 4200 2700 4200 3000
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 8100 1650 8100 2250
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 8100 3450 8100 3900
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 9675 1650 9675 3000
2 2 0 1 0 29 56 -1 20 0.000 0 0 -1 0 0 5
	 3600 3900 5700 3900 5700 4350 3600 4350 3600 3900
2 4 0 1 -1 12 54 -1 20 0.000 0 0 7 0 0 5
	 9000 3450 7200 3450 7200 3000 9000 3000 9000 3450
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 8100 2700 8100 3000
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 8100 4350 8100 4650
2 2 0 1 0 0 50 -1 20 0.000 0 0 -1 0 0 5
	 10650 5250 10800 5250 10800 5400 10650 5400 10650 5250
2 2 0 1 0 28 56 -1 20 0.000 0 0 -1 0 0 5
	 3600 5100 6600 5100 6600 5475 3600 5475 3600 5100
2 2 0 1 0 28 56 -1 20 0.000 0 0 -1 0 0 5
	 3600 4650 10950 4650 10950 5025 3600 5025 3600 4650
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 5400 4350 5400 4650
2 1 0 6 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 5625 4125 8025 4125
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 4
	2 1 1.00 120.00 120.00
	 3600 5250 3150 5250 3150 1200 3450 1200
2 2 0 1 0 30 52 -1 20 0.000 0 0 -1 0 0 5
	 9450 1200 10950 1200 10950 1650 9450 1650 9450 1200
2 4 0 1 0 12 54 -1 20 0.000 0 0 7 0 0 5
	 10950 3450 9450 3450 9450 3000 10950 3000 10950 3450
2 3 0 1 0 28 54 -1 20 0.000 0 0 -1 0 0 9
	 7350 5250 7500 5100 8700 5100 8850 5250 8850 5400 8700 5550
	 7500 5550 7350 5400 7350 5250
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 7350 5325 6600 5325
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 8850 5325 9750 5325
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 9600 3450 9600 3900
2 2 0 1 0 29 56 -1 20 0.000 0 0 -1 0 0 5
	 7950 3900 10950 3900 10950 4350 7950 4350 7950 3900
2 2 1 1 0 30 57 -1 36 4.000 0 0 -1 0 0 5
	 3450 3600 11100 3600 11100 4500 3450 4500 3450 3600
2 2 1 1 0 30 54 -1 36 4.000 0 0 -1 0 0 5
	 3450 750 11100 750 11100 1800 3450 1800 3450 750
2 4 0 1 0 12 54 -1 20 0.000 0 0 7 0 0 5
	 8400 2700 5175 2700 5175 2250 8400 2250 8400 2700
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 5400 2700 5400 3000
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 120.00 120.00
	 5400 1650 5400 2250
2 3 0 1 0 12 54 -1 20 0.000 0 0 -1 0 0 9
	 3600 2400 3750 2250 4500 2250 4650 2400 4650 2550 4500 2700
	 3750 2700 3600 2550 3600 2400
2 2 1 1 0 12 55 -1 38 4.000 0 0 -1 0 0 5
	 3450 1950 11100 1950 11100 3525 3450 3525 3450 1950
4 0 0 50 -1 0 12 0.0000 4 150 1890 5400 1200 finite state machine or\001
4 0 0 50 -1 0 12 0.0000 4 195 2115 5400 1500 labeled transition system\001
4 0 0 50 -1 0 12 0.0000 4 150 750 8100 1500 dataflow\001
4 0 0 50 -1 0 12 0.0000 4 150 1305 9600 1500 discrete events\001
4 0 0 50 -1 0 12 0.0000 4 195 1605 4950 3300 software synthesis\001
4 0 0 50 -1 0 12 0.0000 4 195 1635 7350 3300 behavioral syntesis\001
4 0 0 50 -1 0 12 0.0000 4 195 1245 9600 3300 logic synthesis\001
4 0 0 50 -1 0 12 0.0000 4 195 750 3750 3300 compiler\001
4 0 0 50 -1 0 12 0.0000 4 195 1845 3750 4200 processor executable\001
4 0 0 50 -1 0 12 0.0000 4 105 210 4275 2850 no\001
4 0 0 50 -1 0 12 0.0000 4 195 915 3750 1500 imperative\001
4 0 0 50 -1 0 12 0.0000 4 195 990 8925 4200 logic circuit\001
4 0 0 50 -1 0 12 0.0000 4 150 735 9825 5400 D O N E\001
4 0 0 50 -1 0 12 0.0000 4 195 885 4650 5325 debugging\001
4 0 0 50 -1 0 12 0.0000 4 195 1350 4650 4950 model checking\001
4 0 0 50 -1 0 12 0.0000 4 150 1665 8550 4950 runtime verification\001
4 0 0 50 -1 0 12 0.0000 4 150 315 6900 4950 and\001
4 0 0 50 -1 0 12 0.0000 4 150 1320 5850 4050 communication\001
4 0 0 50 -1 0 12 0.0000 4 195 1215 5850 4350 and glue logic \001
4 0 0 50 -1 0 12 0.0000 4 150 300 6900 5550 yes\001
4 0 0 50 -1 0 12 0.0000 4 195 1485 7425 5400 counterexample?\001
4 0 0 50 -1 0 12 0.0000 4 105 210 9150 5475 no\001
4 0 0 50 -1 1 12 0.0000 4 195 1365 9750 3825 implementation\001
4 0 0 50 -1 1 12 0.0000 4 195 1125 9975 975 specification\001
4 0 0 50 -1 1 12 0.0000 4 195 960 10050 2175 refinement\001
4 0 0 50 -1 1 12 0.0000 4 195 825 10050 2400 synthesis\001
4 0 0 50 -1 0 12 0.0000 4 150 915 3675 2550 realizable?\001
4 0 0 50 -1 0 12 0.0000 4 150 300 4725 2400 yes\001
4 0 0 50 -1 0 12 0.0000 4 195 960 6300 2550 partitioning\001
