

================================================================
== Vitis HLS Report for 'subtract_0_16_1920_1080_1_2_2_2_s'
================================================================
* Date:           Sun Jul 21 20:36:52 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2083201|  2083201|  20.832 ms|  20.832 ms|  2083201|  2083201|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40  |subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop  |     1083|     1083|  10.830 us|  10.830 us|  1081|  1081|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop  |  2083200|  2083200|      1085|          -|          -|  1920|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      40|    159|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     65|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40  |subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop  |        0|   0|  40|  159|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                       |                                                  |        0|   0|  40|  159|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_64_p2         |         +|   0|  0|  12|          11|           1|
    |icmp_ln820_fu_58_p2  |      icmp|   0|  0|  12|          11|           9|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          23|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |i_fu_36               |   9|          2|   11|         22|
    |imgInput1_data_read   |   9|          2|    1|          2|
    |imgInput2_data_read   |   9|          2|    1|          2|
    |imgOutput_data_write  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         14|   16|         34|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   3|   0|    3|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_36                                                                  |  11|   0|   11|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  16|   0|   16|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  subtract<0, 16, 1920, 1080, 1, 2, 2, 2>|  return value|
|imgInput1_data_dout            |   in|   24|     ap_fifo|                           imgInput1_data|       pointer|
|imgInput1_data_num_data_valid  |   in|    3|     ap_fifo|                           imgInput1_data|       pointer|
|imgInput1_data_fifo_cap        |   in|    3|     ap_fifo|                           imgInput1_data|       pointer|
|imgInput1_data_empty_n         |   in|    1|     ap_fifo|                           imgInput1_data|       pointer|
|imgInput1_data_read            |  out|    1|     ap_fifo|                           imgInput1_data|       pointer|
|imgInput2_data_dout            |   in|   24|     ap_fifo|                           imgInput2_data|       pointer|
|imgInput2_data_num_data_valid  |   in|    3|     ap_fifo|                           imgInput2_data|       pointer|
|imgInput2_data_fifo_cap        |   in|    3|     ap_fifo|                           imgInput2_data|       pointer|
|imgInput2_data_empty_n         |   in|    1|     ap_fifo|                           imgInput2_data|       pointer|
|imgInput2_data_read            |  out|    1|     ap_fifo|                           imgInput2_data|       pointer|
|imgOutput_data_din             |  out|   24|     ap_fifo|                           imgOutput_data|       pointer|
|imgOutput_data_num_data_valid  |   in|    3|     ap_fifo|                           imgOutput_data|       pointer|
|imgOutput_data_fifo_cap        |   in|    3|     ap_fifo|                           imgOutput_data|       pointer|
|imgOutput_data_full_n          |   in|    1|     ap_fifo|                           imgOutput_data|       pointer|
|imgOutput_data_write           |  out|    1|     ap_fifo|                           imgOutput_data|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput2_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 0, i11 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 8 'store' 'store_ln814' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln820 = br void %colLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 9 'br' 'br_ln820' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.63ns)   --->   "%icmp_ln820 = icmp_eq  i11 %i_1, i11 1920" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 11 'icmp' 'icmp_ln820' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 12 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln820 = br i1 %icmp_ln820, void %colLoop.i.split, void %_ZN2xf2cv13xFarithm_procILi16ELi1920ELi1080ELi3ELi16ELi1ELi2ELi2ELi2ELi10ELi10ELi1080E10kernel_subLi1EEEvRNS0_3MatIXT_EXT0_EXT1_EXT4_EXT5_EEERNS3_IXT_EXT0_EXT1_EXT4_EXT6_EEENS0_6ScalarIXsr8DataTypeIXT_EXT4_EEE7channelEhEERNS3_IXT_EXT0_EXT1_EXT4_EXT7_EEEitt.exit" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 13 'br' 'br_ln820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = (!icmp_ln820)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop, i24 %imgInput1_data, i24 %imgInput2_data, i24 %imgOutput_data"   --->   Operation 15 'call' 'call_ln0' <Predicate = (!icmp_ln820)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 %i_2, i11 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 16 'store' 'store_ln814' <Predicate = (!icmp_ln820)> <Delay = 1.58>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln1018 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1018]   --->   Operation 17 'ret' 'ret_ln1018' <Predicate = (icmp_ln820)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln822 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:822->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln820 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 19 'specloopname' 'specloopname_ln820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop, i24 %imgInput1_data, i24 %imgInput2_data, i24 %imgOutput_data"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln820 = br void %colLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 21 'br' 'br_ln820' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0111]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln814             (store            ) [ 0000]
br_ln820                (br               ) [ 0000]
i_1                     (load             ) [ 0000]
icmp_ln820              (icmp             ) [ 0011]
i_2                     (add              ) [ 0000]
br_ln820                (br               ) [ 0000]
empty                   (wait             ) [ 0000]
store_ln814             (store            ) [ 0000]
ret_ln1018              (ret              ) [ 0000]
speclooptripcount_ln822 (speclooptripcount) [ 0000]
specloopname_ln820      (specloopname     ) [ 0000]
call_ln0                (call             ) [ 0000]
br_ln820                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput1_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput2_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgOutput_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="24" slack="0"/>
<pin id="43" dir="0" index="2" bw="24" slack="0"/>
<pin id="44" dir="0" index="3" bw="24" slack="0"/>
<pin id="45" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln814_store_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="11" slack="0"/>
<pin id="53" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln814/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="i_1_load_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="11" slack="1"/>
<pin id="57" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="icmp_ln820_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln820/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln814_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="1"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln814/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="55" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="55" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="36" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="80"><net_src comp="75" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="81"><net_src comp="75" pin="1"/><net_sink comp="70" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_data | {2 3 }
 - Input state : 
	Port: subtract<0, 16, 1920, 1080, 1, 2, 2, 2> : imgInput1_data | {2 3 }
	Port: subtract<0, 16, 1920, 1080, 1, 2, 2, 2> : imgInput2_data | {2 3 }
  - Chain level:
	State 1
		store_ln814 : 1
	State 2
		icmp_ln820 : 1
		i_2 : 1
		br_ln820 : 2
		store_ln814 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                      |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|
|   call   | grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40 |    36   |    93   |
|----------|------------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln820_fu_58                      |    0    |    12   |
|----------|------------------------------------------------------------|---------|---------|
|    add   |                          i_2_fu_64                         |    0    |    12   |
|----------|------------------------------------------------------------|---------|---------|
|   Total  |                                                            |    36   |   117   |
|----------|------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|i_reg_75|   11   |
+--------+--------+
|  Total |   11   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   36   |   117  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   47   |   117  |
+-----------+--------+--------+
