#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan  5 08:31:04 2023
# Process ID: 5216
# Current directory: D:/Workspace/vivado/project_final/project_final.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Workspace/vivado/project_final/project_final.runs/synth_1/top.vds
# Journal file: D:/Workspace/vivado/project_final/project_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 431.594 ; gain = 98.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 's_div' [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/s_div.v:22]
INFO: [Synth 8-6155] done synthesizing module 's_div' (1#1) [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/s_div.v:22]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/decoder_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (2#1) [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/decoder_7seg.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cnt' does not match port width (5) of module 'decoder_7seg' [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/top.v:46]
WARNING: [Synth 8-689] width (32) of port connection 'floor' does not match port width (2) of module 'decoder_7seg' [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/top.v:47]
INFO: [Synth 8-6157] synthesizing module 'ajxd' [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/ajxd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ajxd' (3#1) [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/ajxd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [D:/Workspace/vivado/project_final/project_final.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port row[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 487.598 ; gain = 154.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 487.598 ; gain = 154.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 487.598 ; gain = 154.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Workspace/vivado/project_final/project_final.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/Workspace/vivado/project_final/project_final.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Workspace/vivado/project_final/project_final.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.902 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 817.902 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 817.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 817.902 ; gain = 485.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 817.902 ; gain = 485.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 817.902 ; gain = 485.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "qout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qout2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qout3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decoder_7seg'
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "qout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EN2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EN1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "floor1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "floor2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EN2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EN1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "floor1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "floor2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "datashow" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floor2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 | 00000000000000000000000000000000
                 iSTATE1 |                              010 | 00000000000000000000000000000001
                  iSTATE |                              100 | 00000000000000000000000000000010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'decoder_7seg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 817.902 ; gain = 485.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 115   
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input     12 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 111   
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input     12 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module s_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module decoder_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ajxd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "qout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk/qout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk/clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk/qout2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk/clkout2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk/qout3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk/clkout3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EN2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "floor2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EN1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "floor1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port row[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port row[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'floor2_reg[1]' (FDRE) to 'floor2_reg[2]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[2]' (FDRE) to 'floor2_reg[3]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[3]' (FDRE) to 'floor2_reg[4]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[4]' (FDRE) to 'floor2_reg[5]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[5]' (FDRE) to 'floor2_reg[6]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[6]' (FDRE) to 'floor2_reg[7]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[7]' (FDRE) to 'floor2_reg[8]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[8]' (FDRE) to 'floor2_reg[9]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[9]' (FDRE) to 'floor2_reg[10]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[10]' (FDRE) to 'floor2_reg[11]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[11]' (FDRE) to 'floor2_reg[12]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[12]' (FDRE) to 'floor2_reg[13]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[13]' (FDRE) to 'floor2_reg[14]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[14]' (FDRE) to 'floor2_reg[15]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[15]' (FDRE) to 'floor2_reg[16]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[16]' (FDRE) to 'floor2_reg[17]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[17]' (FDRE) to 'floor2_reg[18]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[18]' (FDRE) to 'floor2_reg[19]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[19]' (FDRE) to 'floor2_reg[20]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[20]' (FDRE) to 'floor2_reg[21]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[21]' (FDRE) to 'floor2_reg[22]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[22]' (FDRE) to 'floor2_reg[23]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[23]' (FDRE) to 'floor2_reg[24]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[24]' (FDRE) to 'floor2_reg[25]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[25]' (FDRE) to 'floor2_reg[26]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[26]' (FDRE) to 'floor2_reg[27]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[27]' (FDRE) to 'floor2_reg[28]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[28]' (FDRE) to 'floor2_reg[29]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[29]' (FDRE) to 'floor2_reg[30]'
INFO: [Synth 8-3886] merging instance 'floor2_reg[30]' (FDRE) to 'floor2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\floor2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rst_reg[1] )
INFO: [Synth 8-3886] merging instance 'floor1_reg[1]' (FDRE) to 'floor1_reg[2]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[2]' (FDRE) to 'floor1_reg[3]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[3]' (FDRE) to 'floor1_reg[4]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[4]' (FDRE) to 'floor1_reg[5]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[5]' (FDRE) to 'floor1_reg[6]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[6]' (FDRE) to 'floor1_reg[7]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[7]' (FDRE) to 'floor1_reg[8]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[8]' (FDRE) to 'floor1_reg[9]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[9]' (FDRE) to 'floor1_reg[10]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[10]' (FDRE) to 'floor1_reg[11]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[11]' (FDRE) to 'floor1_reg[12]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[12]' (FDRE) to 'floor1_reg[13]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[13]' (FDRE) to 'floor1_reg[14]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[14]' (FDRE) to 'floor1_reg[15]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[15]' (FDRE) to 'floor1_reg[16]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[16]' (FDRE) to 'floor1_reg[17]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[17]' (FDRE) to 'floor1_reg[18]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[18]' (FDRE) to 'floor1_reg[19]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[19]' (FDRE) to 'floor1_reg[20]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[20]' (FDRE) to 'floor1_reg[21]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[21]' (FDRE) to 'floor1_reg[22]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[22]' (FDRE) to 'floor1_reg[23]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[23]' (FDRE) to 'floor1_reg[24]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[24]' (FDRE) to 'floor1_reg[25]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[25]' (FDRE) to 'floor1_reg[26]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[26]' (FDRE) to 'floor1_reg[27]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[27]' (FDRE) to 'floor1_reg[28]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[28]' (FDRE) to 'floor1_reg[29]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[29]' (FDRE) to 'floor1_reg[30]'
INFO: [Synth 8-3886] merging instance 'floor1_reg[30]' (FDRE) to 'floor1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\floor1_reg[31] )
INFO: [Synth 8-3886] merging instance 'dec/dig_reg[1]' (FDE) to 'dec/dig_reg[3]'
INFO: [Synth 8-3886] merging instance 'dec/dig_reg[2]' (FDE) to 'dec/dig_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dec/dig_reg[3] )
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[31]' (FDE) to 'dec/showdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[30]' (FDE) to 'dec/showdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[29]' (FDE) to 'dec/showdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[28]' (FDE) to 'dec/showdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[27]' (FDE) to 'dec/showdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[26]' (FDE) to 'dec/showdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[25]' (FDE) to 'dec/showdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[24]' (FDE) to 'dec/showdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[23]' (FDE) to 'dec/showdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[22]' (FDE) to 'dec/showdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[21]' (FDE) to 'dec/showdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[20]' (FDE) to 'dec/showdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[19]' (FDE) to 'dec/showdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[18]' (FDE) to 'dec/showdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[17]' (FDE) to 'dec/showdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[16]' (FDE) to 'dec/showdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[15]' (FDE) to 'dec/showdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[14]' (FDE) to 'dec/showdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[13]' (FDE) to 'dec/showdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[12]' (FDE) to 'dec/showdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[11]' (FDE) to 'dec/showdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[10]' (FDE) to 'dec/showdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[9]' (FDE) to 'dec/showdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[8]' (FDE) to 'dec/showdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[7]' (FDE) to 'dec/showdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[6]' (FDE) to 'dec/showdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'dec/showdata_reg[5]' (FDE) to 'dec/showdata_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dec/showdata_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 817.902 ; gain = 485.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 822.980 ; gain = 490.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 823.500 ; gain = 490.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    96|
|3     |LUT1   |    33|
|4     |LUT2   |   175|
|5     |LUT3   |    16|
|6     |LUT4   |    60|
|7     |LUT5   |    54|
|8     |LUT6   |   235|
|9     |FDRE   |   232|
|10    |IBUF   |     7|
|11    |OBUF   |    28|
|12    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   941|
|2     |  a      |ajxd         |   485|
|3     |  clk    |s_div        |   156|
|4     |  dec    |decoder_7seg |    90|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 860.066 ; gain = 527.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 860.066 ; gain = 196.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 860.066 ; gain = 527.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 860.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 860.066 ; gain = 540.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Workspace/vivado/project_final/project_final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 08:31:54 2023...
