// Seed: 1689064431
module module_0;
  parameter id_1 = 1 == -1 == 1;
  assign module_1.id_13 = 0;
  wire id_2, id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input tri id_12,
    id_21,
    output supply0 id_13,
    output supply0 id_14,
    id_22,
    input logic id_15,
    output wand id_16,
    input uwire id_17,
    input supply0 id_18,
    input logic id_19
);
  always_latch @(id_22 or -1 or posedge id_22)
    @(posedge id_15 or -1'b0 && -1, posedge id_19 > 1'b0 or 1)
      id_21 <= id_19;
  module_0 modCall_1 ();
endmodule
