
% If more than three authors, use short format for the author's list: <First_Author et al.>
@IEEEtranBSTCTL{bstctl:etal,
  CTLuse_forced_etal = {yes},
  CTLmax_names_forced_etal = {2},
}

@IEEEtranBSTCTL{bstctl:nodash,
  CTLdash_repeated_names = {no},
}

% Manuals, applications and MareNostrum
%@inproceedings{Euroserver,
% author = {Durand et al., Yves},
% title = {{EUROSERVER: Energy Efficient Node for European Micro-servers}},
% booktitle = {Proceedings of the 17th Euromicro Conference on Digital Systems Design (DSD)},
% year = {2014}
%}

%@misc{Pritom,
%  author       = {Asifuzzaman, Kazi},
%  issn         = {1650-2884},
%  series       = {LU-CS-EX 2013-27},
%  title        = {Design and Implementation of an Embedded Vision System for Industrial Robots},
%  year         = {2013},
%}
%

@inproceedings{kazi,
 author = {Asifuzzaman, Kazi and Verdejo, Rommel S\'{a}nchez and Radojkovi\'{c}, Petar},
 title = {Enabling a Reliable STT-MRAM Main Memory Simulation},
 booktitle = {Proceedings of the International Symposium on Memory Systems},
 series = {MEMSYS '17},

} 


@inproceedings{ZSIM,
 author = {Sanchez, Daniel and Kozyrakis, Christos},
 title = {ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-core Systems},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA},
 year = {2013},

} 

@inproceedings{wang,
 author = {Wang, Jue and Dong, Xiangyu and Xie, Yuan},
 title = {{Enabling High-performance LPDDRx-compatible MRAM}},
 series = {ISLPED},
 year={2014}
} 

@ARTICLE{dramsim, 
author={P. Rosenfeld and E. Cooper-Balis and B. Jacob}, 
journal={IEEE Computer Architecture Letters}, 
title={{DRAMSim2: A Cycle Accurate Memory System Simulator}}, 
year={2011}, 
}

@article{spec,
 author = {Henning, John L.},
 title = {{SPEC CPU2006 Benchmark Descriptions}},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2006},
 year = {2006},

@article{CACTI,
    author = {Naveen Muralimanohar and Rajeev Balasubramonian and Norman P. Jouppi},
    title = {{CACTI 6.0: A Tool to Understand Large Caches}},
    journal = {{HP Technical Report HPL-2009-85}},
    year = {2009}
}

@INPROCEEDINGS{Augustine:STT-MTJNumericalAnalysis, 
author={Augustine, C. and Raychowdhury, A. and Somasekhar, D. and Tschanz, J. and Roy, K. and De, V.K.}, 
booktitle={{IEEE International Electron Devices Meeting (IEDM)}}, 
title={{Numerical Analysis of Typical STT-MTJ Stacks for 1T-1R Memory Arrays}}, 
year={2010}, 
}

@article{MezaNVMRowBuffer,
 author = {Justin Meza, Jing Li and Onur Mutlu},
 title = {{Evaluating Row Buffer Locality in Future Non-Volatile Main Memories}},
 journal = {{Safari Technical Report No. 2012-002}},
 year = {2012},}


@inproceedings{Pajouhi:ECC-4-STTMRAM,
 author = {Pajouhi, Zoha and Fong, Xuanyao and Roy, Kaushik},
 title = {{Device/Circuit/Architecture Co-design of Reliable STT-MRAM}},
 booktitle = {{Proceedings of the Design, Automation \& Test in Europe Conference \& Exhibition}},
 year = {2015},
} 

@misc{EverspinPress,
    author = {{Everspin Technologies, Inc.}},
    title={{Everspin Enhances RIM Smart Meters with Instantly Non-Volatile,
 Low-Energy MRAM  Memory}},
    howpublished = "http://www.everspin.com/everspin-embedded-mram"
}


@misc{ITRS2013,
    author = {{Iternational Technology Roadmap for Semiconductors}},
    title={{ITRS 2013 Edition}},
    howpublished = "http://www.itrs.net/reports.html"
}

@INPROCEEDINGS{Sun:HPCA2009, 
author={Guangyu Sun and Xiangyu Dong and Yuan Xie and Jian Li and Yiran Chen}, 
booktitle={IEEE 15th International Symposium on High Performance Computer Architecture}, 
title={{A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs}}, 
year={2009}, 
}



@INPROCEEDINGS{Halupka:NegativeResistanceSTT, 
author={Halupka, D. and Huda, S. and Song, W. and Sheikholeslami, A. and Tsunoda, K. and Yoshida, C. and Aoki, M.}, 
booktitle={{IEEE International Solid State Circuits Conference}}, 
title={{Negative-Resistance Read and Write Schemes for STT-MRAM in 0.13um CMOS}}, 
year={2010}, 
}

@misc{EverspinProd,
    author = {{Everspin Technologies, Inc.}},
    title={{Everspin Embedded MRAM}},
    howpublished = "http://www.everspin.com/everspin-embedded-mram"
}


@INPROCEEDINGS{ToshibaAdvMTJ1, 
author={Abe, K. and Noguchi, H. and Kitagawa, E. and Shimomura, N. and Ito, J. and Fujita, S.}, 
booktitle={{IEEE International Electron Devices Meeting (IEDM)}}, 
title={{Novel Hybrid DRAM/MRAM Design for Reducing Power of High Performance Mobile CPU}}, 
year={2012}, 

}

@INPROCEEDINGS{ToshibaAdvMTJ2, 
author={Noguchi, H. and Kushida, K. and Ikegami, K. and Abe, K. and Kitagawa, E. and Kashiwada, S. and Kamata, C. and Kawasumi, A. and Hara, H. and Fujita, S.}, 
booktitle={Symposium on VLSI Technology (VLSIT)}, 
title={{A 250-MHz 256b-I/O 1-Mb STT-MRAM with Advanced Perpendicular MTJ Based Dual cell for Nonvolatile Magnetic Caches to Reduce Active Power of Processors}}, 
year={2013}, 
}


@INPROCEEDINGS{ToshibaAdvMTJ3, 
author={Nebashi, R. and Sakimura, N. and Honjo, H. and Saito, S. and Ito, Y. and Miura, S. and Kato, Y. and Mori, K. and Ozaki, Y. and Kobayashi, Y. and Ohshima, N. and Kinoshita, K. and Suzuki, T. and Nagahara, K. and Ishiwata, N. and Suemitsu, K. and Fukami, S. and Hada, H. and Sugibayashi, T. and Kasai, N.}, 
booktitle={IEEE International Solid-State Circuits Conference}, 
title={{A 90nm 12ns 32Mb 2T1MTJ MRAM}}, 
year={2009}, 

}



@misc{Darpa:ExaScale,
 author = {Peter Kogge and Keren Bergman and Shekhar Borkar and Dan Campbell and William Carlson and William Dally and Monty Denneau and Paul Franzon and William Harrod and Kerry Hill and Jon Hiller and Sherman Karp and Stephen Keckler and Dean Klein and Robert Lucas and Mark Richards and Al Scarpelli and Steven Scott and Allan Snavely and Thomas Sterling and R. Stanley Williams and Katherine Yelick},
 title = {{ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems}},
 organization = {DARPA},
 month = sep,
 year = 2008
}

@misc{Intel:ExaScale,
 author = {Avinash Sodani},
 title = {{Race to Exascale: Opportunities and Challenges}},
 howpublished = {Keynote Presentation at the 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
 month = dec,
 year = 2011
}

@misc{DOE:ExaScale,
 author = {Rick Stevens and Andy White and Pete Beckman and Ray Bair-ANL and Jim Hack and Jeff Nichols and Al GeistORNL and Horst Simon and Kathy Yelick and John Shalf-LBNL and Steve Ashby and Moe Khaleel-PNNL and Michel McCoy and Mark Seager and Brent Gorda-LLNL and John Morrison and Cheryl Wampler-LANL and James Peery and Sudip Dosanjh and Jim Ang-SNL and Jim Davenport and Tom Schlagel and BNL and Fred Johnson and Paul Messina},
 title = {{A Decadal DOE Plan for Providing Exascale Applications and Technologies for DOE Mission Needs}},
 howpublished = {Presentation at Advanced Simulation and Computing Principal Investigators Meeting},
 month = mar,
 year = 2010
}


@article{Paul,
 author = {Paul H Hargrove and Jason C Duell},
 title = {{Berkeley Lab Checkpoint/Restart (BLCR) for Linux Clusters}},
 journal = {{Journal of Physics}},
 year = {2006},

}

%: Conf. Ser. 46 494 

@INPROCEEDINGS{Oldfield, 
author={Oldfield, R.A. and Arunagiri, S. and Teller, P.J. and Seelam, S. and Varela, M.R. and Riesen, R. and Roth, P.C.}, 
booktitle={{24th IEEE Conference on Mass Storage Systems and Technologies}}, 
title={{Modeling the Impact of Checkpoints on Next-Generation Systems}}, 
year={2007}, 
}

@article{Ferreira,
  title={{Increasing Fault Resiliency in a Message-Passing Environment}},
  author={Ferreira, Kurt and Riesen, Rolf and Oldfield, Ron and Stearley, Jon and Laros, James and Pedretti, Kevin and Kordenbrock, Todd and Brightwell, Ron},
  journal={Sandia National Laboratories, Tech. Rep.},
  year={2009}
}
%SAND2009-6753

@article{Daly:nuclear,
 author = {John T. Daly},
 title = {{ADTSC Nuclear Weapons Highlights: Facilitating High Throughput ASC Calculations}},
 journal = {Technical Report LALP-07-041, Los Alamos National Laboratory, Los Alamos, NM, USA},
 year = {2007},

} 


@inproceedings{Daly:MTTF,
 author = {John T. Daly and Lori A. Pritchett-Sheats and Sarah E. Michalak},
 title = {{Application MTTFE vs. Platform MTTF: A Fresh Perspective on System
Reliability and Application Throughput for Computations at Scale}},
 booktitle = {Workshop on Resiliency in High Performance Computing},
 year = {2008},

} 



@article{Elnozahy,
 author = {Elnozahy, E. N. (Mootaz) and Alvisi, Lorenzo and Wang, Yi-Min and Johnson, David B.},
 title = {{A Survey of Rollback-recovery Protocols in Message-passing Systems}},
 journal = {ACM Comput. Surv.},
 year = {2002},

} 

@inproceedings{Jian,
 author = {Jian, Xun and Duwe, Henry and Sartori, John and Sridharan, Vilas and Kumar, Rakesh},
 title = {{Low-power, Low-storage-overhead Chipkill Correct via Multi-line Error Correction}},
 booktitle = {{International Conference on High Performance Computing, Networking, Storage and Analysis}},
 year = {2013},} 


@INPROCEEDINGS{Kim, 
author={Yoongu Kim and Daly, R. and Kim, J. and Fallin, C. and Ji Hye Lee and Donghyuk Lee and Wilkerson, C. and Lai, K. and Mutlu, O.}, 
booktitle={{ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)}}, 
year = {2014},
title={{Flipping Bits in Memory without Accessing them: An Experimental Study of DRAM Disturbance Errors}},}


@inproceedings{Bianca,
 author = {Schroeder, Bianca and Pinheiro, Eduardo and Weber, Wolf-Dietrich},
 title = {{DRAM Errors in the Wild: A Large-scale Field Study}},
 booktitle = {{11th International Joint Conference on Measurement and Modeling of Computer Systems}},
 year = {2009},

}

@INPROCEEDINGS{Hwang,
    author = {Andy A. Hwang and Ioan Stefanovici and Bianca Schroeder},
    title = {{Cosmic Rays Don’t Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design}},
    booktitle = {17th International Conference on Architectural Support for Programming Languages and Operating Systems},
    year = {2012}
}

@inproceedings{Sridharan,
 author = {Sridharan, Vilas and Liberty, Dean},
 title = {{A Study of DRAM Failures in the Field}},
 booktitle = {{International Conference on High Performance Computing, Networking, Storage and Analysis}},
 year = {2012},}
 
@inproceedings{SridharanSC,
 author = {Sridharan, Vilas and Stearley, Jon and DeBardeleben, Nathan and Blanchard, Sean and Gurumurthi, Sudhanva},
 title = {{Feng Shui of Supercomputer Memory: Positional Effects in DRAM and SRAM Faults}},
 booktitle = {{International Conference on High Performance Computing, Networking, Storage and Analysis}},
 year = {2013},} 

 

@INPROCEEDINGS{SenniFR, 
author={Senni, S. and Torres, L. and Sassatelli, G. and Bukto, A. and Mussard, B.}, 
booktitle={IEEE Computer Society Annual Symposium on VLSI (ISVLSI)}, 
title={{Exploration of Magnetic RAM Based Memory Hierarchy for Multicore Architecture}}, 
year={2014}, }

@ARTICLE{XiePenn, 
author={Yuan Xie}, 
journal={IEEE Design Test of Computers}, 
title={{Modeling, Architecture, and Applications for Emerging Memory Technologies}}, 
year={2011},}


@misc{SamsungPatent1,
  title={{Magneto-resistive memory device including source line voltage generator}},
  author={Kim, H. and Kang, S.K. and SOHN, D.H. and Kim, D.M. and Lee, K.C.},
  year={2013},
  publisher={Google Patents},
 
}


@misc{SamsungPatent2,
  title={{Resistive Memory Device, System Including the Same and Method of Reading Data in the Same}},
  author={Oh, H.R.},
  year={2014},
  publisher={Google Patents},
}

@misc{SamsungPatent3,
  title={{Magnetic Random Access Memory}},
  author={Kim, C. and Kang, D. and Kim, H. and Park, C.W. and SOHN, D.H. and Lee, Y.S. and Kang, S. and Oh, H.R. and Cha, S.},
  year={2013},
  publisher={Google Patents},
}

 

@INPROCEEDINGS{Hosomi, 
author={Hosomi, M. and Yamagishi, H. and Yamamoto, T. and Bessho, K. and Higo, Y. and Yamane, K. and Yamada, H. and Shoji, M. and Hachino, H. and Fukumoto, C. and Nagao, H. and Kano, H.}, 
booktitle={{IEEE International Electron Devices Meeting}},
year = {2005}, 
title={{A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM}}, }

@article{KatinePillars99,
  title = {{Current-Driven Magnetization Reversal and Spin-Wave Excitations in Co $/$Cu $/$Co Pillars}},
  author = {Katine, J. A. and Albert, F. J. and Buhrman, R. A. and Myers, E. B. and Ralph, D. C.},
  journal = {Phys. Rev. Lett.},
  year = {2000},
}

@ARTICLE{SpongValve96, 
author={Spong, J.K. and Speriosu and Fontana, Robert E. and Dovek, Moris M. and Hylton, T.L.}, 
journal={IEEE Transactions on Magnetics}, 
title={{Giant Magnetoresistive Spin Valve Bridge Sensor}}, 
year={1996},}

@article{DienySoft91,
  title = {{Giant magnetoresistive in soft ferromagnetic multilayers}},
  author = {Dieny, B. and Speriosu, V. S. and Parkin, S. S. P. and Gurney, B. A. and Wilhoit, D. R. and Mauri, D.},
  journal = {Phys. Rev. B},
  year = {1991},

}


@article{Sally,
 author = {Wulf, Wm. A. and McKee, Sally A.},
 title = {{Hitting the Memory Wall: Implications of the Obvious}},
 journal = {SIGARCH Comput. Archit. News},
 month = mar,
 year = {1995},

}



@PhdThesis{IshwarPhD,
title = "{{Scalable and Energy Efficient DRAM Refresh Techniques}}",
author = "Ishwar Singh Bhati",
school = "University of Maryland, College Park",
year = "2014",
}

@INPROCEEDINGS{IshwarDRAM, 
author={Bhati, Ishwar and Chang, Mu-Tien and Chishti, Zeshan and Lu, Shih-Lien and Jacob, Bruce}, 
booktitle={IEEE Transactions on Computers}, 
title={{DRAM Refresh Mechanisms, Penalties, and Trade-Offs}}, 
year={2015},}

@inproceedings{LiuRAIDR,
 author = {Liu, Jamie and Jaiyen, Ben and Veras, Richard and Mutlu, Onur},
 title = {{RAIDR: Retention-Aware Intelligent DRAM Refresh}},
 booktitle = {39th Annual International Symposium on Computer Architecture},
 year = {2012},} 



@INPROCEEDINGS{Suresh, 
author={Suresh, A. and Cicotti, P. and Carrington, L.}, 
booktitle={{IEEE International Conference on Cluster Computing (CLUSTER)}},
year = {2014}, 
title={{Evaluation of Emerging Memory Technologies for HPC, Data Intensive Applications}},}

@article {Vetter,
	title = {{Opportunities for Nonvolatile Memory Systems in Extreme-Scale High Performance Computing}},
	journal = {Computing in Science and Engineering special issue},
	year = {2015},
	author = {Jeffrey S. Vetter and Sparsh Mittal},
}

@INPROCEEDINGS{Li:Hybrid, 
author={Jianhua Li and Xue, C.J. and Yinlong Xu}, 
booktitle={IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)},
year = {2011}, 
title={{STT-RAM Based Energy-Efficiency Hybrid Cache for CMPs}},}


@INPROCEEDINGS{Zhou, 
author={Ping Zhou and Bo Zhao and Jun Yang and Youtao Zhang}, 
booktitle={IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers},
year = {2009}, 
title={{Energy Reduction for STT-RAM Using Early Write Termination}}, }


@INPROCEEDINGS{Jog, 
author={Jog, A. and Mishra, A.K. and Cong Xu and Yuan Xie and Narayanan, V. and Iyer, R. and Das, C.R.}, 
booktitle={49th ACM/EDAC/IEEE Design Automation Conference (DAC)},
year = {2012}, 
title={{Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs}},}

@INPROCEEDINGS{Jin, 
author={Youngbin Jin and Mustafa Shihab and Myoungsoo Jung}, 
title={{Area, Power, and Latency Considerations of STT-MRAM to Substitute for Main Memory}},
booktitle={{41st International Symposium on Computer Architecture (ISCA)}},  
year={2014}, }

@misc{Paraver,
    author = {{Barcelona Supercomputing Center}},
    title = {Paraver},
    howpublished = "http://www.bsc.es/computer-sciences/performance-tools/paraver"
}

@misc{Extrae,
    author = {{Barcelona Supercomputing Center}},
    title = {Extrae},
    howpublished = "http://www.bsc.es/computer-sciences/extrae"
}

@manual{PRACE_del,
    title     = {{Unified European Applications Benchmark Suite}},
    organization = {Partnership for Advanced Computing in Europe (PRACE)},
    year      = {2013},}

@misc{website:mn,
    author = {{Barcelona Supercomputing Center}},
    title = {Mare{N}ostrum {I}{I}{I} {S}ystem {A}rchitecture},
    year = {2013},
    howpublished = "http://www.bsc.es/marenostrum-support-services/mn3"
}

@misc{Valgrind,
    title = {Valgrind},
    howpublished = "http://valgrind.org/"
}


@article{Rico,
 author = {Rico, Alejandro and Cabarcas, Felipe and Villavieja, Carlos and Pavlovic, Milan and Vega, Augusto and Etsion, Yoav and Ramirez, Alex and Valero, Mateo},
 title = {{On the Simulation of Large-scale Architectures Using Multiple Application Abstraction Levels}},
 journal = {ACM Trans. Archit. Code Optim.},
 year = {2012},

} 


@misc{Intel64,
    author = {{Intel}},
    title = {{Intel® 64 and IA-32 Architectures Optimization Reference Manual}},
    year = {},
    howpublished = "http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-optimization-manual.html"
}


@INPROCEEDINGS{Onur, 
author={Kultursay, E. and Kandemir, M. and Sivasubramaniam, A. and Mutlu, O.}, 
booktitle={{IEEE International Symposium on Performance Analysis of Systems and Software}},
year = {2013}, 
title={{Evaluating STT-RAM as an Energy-Efficient Main Memory Alternative}}, } 

@INPROCEEDINGS{MilanICCD, 
author={Pavlovic, M. and Puzovic, N. and Ramirez, A.}, 
booktitle={IEEE 31st International Conference on Computer Design}, 
title={{Data Placement in HPC Architectures with Heterogeneous Off-Chip Memory}}, 
year={2013}, }


@misc{Top500,
    author = {{Top500}},
    title = {{Top500 Supercomuter Sites}},
    howpublished = "http://www.top500.org/"
}

@INPROCEEDINGS{MPIPat, 
author={Preissl, R. and Kockerbauer, T. and Schulz, M. and Kranzlmuller, D. and Supinski, B. and Quinlan, D.J.}, 
booktitle={{37th International Conference on Parallel Processing}}, 
year = {2008},
title={{Detecting Patterns in MPI Communication Traces}}, }


@INPROCEEDINGS{MPIpat2, 
author={Alawneh, L. and Hamou-Lhadj, A.}, 
booktitle={IEEE 20th International Conference on Program Comprehension}, 
year = {2012},
title={{Identifying Computational Phases from Inter-Process Communication Traces of HPC Applications}},}


@ARTICLE{Li, 
author={Hai Li and Xiaobin Wang and Zhong-Liang Ong and Weng-Fai Wong and Yaojun Zhang and Peiyuan Wang and Yiran Chen}, 
journal={IEEE Transactions on Magnetics}, 
title={{Performance, Power, and Reliability Tradeoffs of STT-RAM Cell Subject to Architecture-Level Requirement}}, 
year={2011}, 
}


@inproceedings{Sun,
 author = {Sun, Zhenyu and Bi, Xiuyuan and Li, Hai (Helen) and Wong, Weng-Fai and Ong, Zhong-Liang and Zhu, Xiaochun and Wu, Wenqing},
 title = {{Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme}},
 booktitle = {44th Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2011},}
 
 
 @INPROCEEDINGS{Smullen, 
author={Smullen, C.W. and Mohan, V. and Nigam, A. and Gurumurthi, S. and Stan, M.R.}, 
booktitle={IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)},
year = {2011}, 
title={{Relaxing non-volatility for fast and energy-efficient STT-RAM caches}}, } 


@article{Uhlig:1997:TMS:254180.254184,
 author = {Uhlig, Richard A. and Mudge, Trevor N.},
 title = {{Trace-driven Memory Simulation: A Survey}},
 journal = {ACM Comput. Surv.},
 year = {1997},

}


%@article{10.1109/ICPP.2008.71,
%author = {Robert Preissl and Thomas Kockerbauer and Martin Schulz and Dieter Kranzlm and Bronis R. de Supinski and Daniel J. Quinlan},
%title = {{Detecting Patterns in MPI Communication Traces}},
%journal ={42nd International Conference on Parallel Processing},
%year = {2013},
%}

@inproceedings{limpio,
author={Pavlovic, Milan and Radulovic, Milan and Ramirez, Alex and Radojkovic, Petar},
title = {{Limpio --- LIghtweight MPI instrumentatiOn}},
booktitle = {IEEE 23rd International Conference on Program Comprehension},
year = {2015},
url = {http://www.bsc.es/computer-sciences/computer-architecture/memory-systems/limpio}
}

@phdthesis{Puzak:1985:ACR:911778,
 author = {Puzak, Thomas Roberts},
 title = {{Analysis of Cache Replacement Algorithms}},
 year = {1985},
 publisher = {University of Massachusetts Amherst},
}

@article{Wang:1991:ETS:128738.128740,
 author = {Wang, Wen-Hann and Baer, Jean-Loup},
 title = {{Efficient Trace-driven Simulation Methods for Cache Performance Analysis}},
 journal = {ACM Trans. Comput. Syst.},
 year = {1991},

}


