
TWI_MultiReads_AngleXY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e0c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408e0c  00408e0c  00010e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a8  20000000  00408e14  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000027c  200009a8  004097bc  000189a8  2**2
                  ALLOC
  4 .stack        00000804  20000c24  00409a38  000189a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000189d1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002dacc  00000000  00000000  00018a42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000087db  00000000  00000000  0004650e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00012196  00000000  00000000  0004ece9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001120  00000000  00000000  00060e80  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b50  00000000  00000000  00061fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011db6  00000000  00000000  00062af0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015d40  00000000  00000000  000748a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004494f  00000000  00000000  0008a5e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000273c  00000000  00000000  000cef38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001428 	.word	0x20001428
  400004:	0040168d 	.word	0x0040168d
  400008:	00401689 	.word	0x00401689
  40000c:	00401689 	.word	0x00401689
  400010:	00401689 	.word	0x00401689
  400014:	00401689 	.word	0x00401689
  400018:	00401689 	.word	0x00401689
	...
  40002c:	00401689 	.word	0x00401689
  400030:	00401689 	.word	0x00401689
  400034:	00000000 	.word	0x00000000
  400038:	00401689 	.word	0x00401689
  40003c:	004019a1 	.word	0x004019a1
  400040:	00401689 	.word	0x00401689
  400044:	00401689 	.word	0x00401689
  400048:	00401689 	.word	0x00401689
  40004c:	00401689 	.word	0x00401689
  400050:	00401689 	.word	0x00401689
  400054:	00401689 	.word	0x00401689
  400058:	00401689 	.word	0x00401689
  40005c:	00401689 	.word	0x00401689
  400060:	00401689 	.word	0x00401689
  400064:	00401689 	.word	0x00401689
  400068:	00401689 	.word	0x00401689
  40006c:	00401539 	.word	0x00401539
  400070:	0040154d 	.word	0x0040154d
  400074:	00401561 	.word	0x00401561
  400078:	00401689 	.word	0x00401689
  40007c:	00401689 	.word	0x00401689
  400080:	00401689 	.word	0x00401689
  400084:	00401689 	.word	0x00401689
  400088:	00401689 	.word	0x00401689
  40008c:	00401689 	.word	0x00401689
  400090:	00401689 	.word	0x00401689
  400094:	004019b1 	.word	0x004019b1
  400098:	00401689 	.word	0x00401689
  40009c:	00401689 	.word	0x00401689
  4000a0:	00401689 	.word	0x00401689
  4000a4:	00401689 	.word	0x00401689
  4000a8:	00401689 	.word	0x00401689
  4000ac:	00401689 	.word	0x00401689
  4000b0:	00401689 	.word	0x00401689
  4000b4:	00401689 	.word	0x00401689
  4000b8:	00401689 	.word	0x00401689
  4000bc:	00401689 	.word	0x00401689
  4000c0:	00401689 	.word	0x00401689

004000c4 <deregister_tm_clones>:
  4000c4:	b508      	push	{r3, lr}
  4000c6:	4805      	ldr	r0, [pc, #20]	; (4000dc <deregister_tm_clones+0x18>)
  4000c8:	4b05      	ldr	r3, [pc, #20]	; (4000e0 <deregister_tm_clones+0x1c>)
  4000ca:	1a1b      	subs	r3, r3, r0
  4000cc:	2b06      	cmp	r3, #6
  4000ce:	d800      	bhi.n	4000d2 <deregister_tm_clones+0xe>
  4000d0:	bd08      	pop	{r3, pc}
  4000d2:	4b04      	ldr	r3, [pc, #16]	; (4000e4 <deregister_tm_clones+0x20>)
  4000d4:	2b00      	cmp	r3, #0
  4000d6:	d0fb      	beq.n	4000d0 <deregister_tm_clones+0xc>
  4000d8:	4798      	blx	r3
  4000da:	e7f9      	b.n	4000d0 <deregister_tm_clones+0xc>
  4000dc:	00408e14 	.word	0x00408e14
  4000e0:	00408e17 	.word	0x00408e17
  4000e4:	00000000 	.word	0x00000000

004000e8 <register_tm_clones>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4807      	ldr	r0, [pc, #28]	; (400108 <register_tm_clones+0x20>)
  4000ec:	4b07      	ldr	r3, [pc, #28]	; (40010c <register_tm_clones+0x24>)
  4000ee:	1a1b      	subs	r3, r3, r0
  4000f0:	109b      	asrs	r3, r3, #2
  4000f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000f6:	1059      	asrs	r1, r3, #1
  4000f8:	d100      	bne.n	4000fc <register_tm_clones+0x14>
  4000fa:	bd08      	pop	{r3, pc}
  4000fc:	4a04      	ldr	r2, [pc, #16]	; (400110 <register_tm_clones+0x28>)
  4000fe:	2a00      	cmp	r2, #0
  400100:	d0fb      	beq.n	4000fa <register_tm_clones+0x12>
  400102:	4790      	blx	r2
  400104:	e7f9      	b.n	4000fa <register_tm_clones+0x12>
  400106:	bf00      	nop
  400108:	00408e14 	.word	0x00408e14
  40010c:	00408e14 	.word	0x00408e14
  400110:	00000000 	.word	0x00000000

00400114 <__do_global_dtors_aux>:
  400114:	b510      	push	{r4, lr}
  400116:	4c06      	ldr	r4, [pc, #24]	; (400130 <__do_global_dtors_aux+0x1c>)
  400118:	7823      	ldrb	r3, [r4, #0]
  40011a:	b943      	cbnz	r3, 40012e <__do_global_dtors_aux+0x1a>
  40011c:	f7ff ffd2 	bl	4000c4 <deregister_tm_clones>
  400120:	4b04      	ldr	r3, [pc, #16]	; (400134 <__do_global_dtors_aux+0x20>)
  400122:	b113      	cbz	r3, 40012a <__do_global_dtors_aux+0x16>
  400124:	4804      	ldr	r0, [pc, #16]	; (400138 <__do_global_dtors_aux+0x24>)
  400126:	f3af 8000 	nop.w
  40012a:	2301      	movs	r3, #1
  40012c:	7023      	strb	r3, [r4, #0]
  40012e:	bd10      	pop	{r4, pc}
  400130:	200009a8 	.word	0x200009a8
  400134:	00000000 	.word	0x00000000
  400138:	00408e14 	.word	0x00408e14

0040013c <frame_dummy>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b08      	ldr	r3, [pc, #32]	; (400160 <frame_dummy+0x24>)
  400140:	b11b      	cbz	r3, 40014a <frame_dummy+0xe>
  400142:	4808      	ldr	r0, [pc, #32]	; (400164 <frame_dummy+0x28>)
  400144:	4908      	ldr	r1, [pc, #32]	; (400168 <frame_dummy+0x2c>)
  400146:	f3af 8000 	nop.w
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x30>)
  40014c:	6803      	ldr	r3, [r0, #0]
  40014e:	b113      	cbz	r3, 400156 <frame_dummy+0x1a>
  400150:	4b07      	ldr	r3, [pc, #28]	; (400170 <frame_dummy+0x34>)
  400152:	b103      	cbz	r3, 400156 <frame_dummy+0x1a>
  400154:	4798      	blx	r3
  400156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40015a:	f7ff bfc5 	b.w	4000e8 <register_tm_clones>
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	00408e14 	.word	0x00408e14
  400168:	200009ac 	.word	0x200009ac
  40016c:	00408e14 	.word	0x00408e14
  400170:	00000000 	.word	0x00000000

00400174 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400174:	b510      	push	{r4, lr}
  400176:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400178:	4b10      	ldr	r3, [pc, #64]	; (4001bc <spi_master_init+0x48>)
  40017a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40017c:	2380      	movs	r3, #128	; 0x80
  40017e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400180:	6863      	ldr	r3, [r4, #4]
  400182:	f043 0301 	orr.w	r3, r3, #1
  400186:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400188:	6863      	ldr	r3, [r4, #4]
  40018a:	f043 0310 	orr.w	r3, r3, #16
  40018e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400190:	6863      	ldr	r3, [r4, #4]
  400192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400196:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400198:	4620      	mov	r0, r4
  40019a:	2100      	movs	r1, #0
  40019c:	4b08      	ldr	r3, [pc, #32]	; (4001c0 <spi_master_init+0x4c>)
  40019e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f023 0302 	bic.w	r3, r3, #2
  4001a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f023 0304 	bic.w	r3, r3, #4
  4001ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001b0:	4620      	mov	r0, r4
  4001b2:	2100      	movs	r1, #0
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <spi_master_init+0x50>)
  4001b6:	4798      	blx	r3
  4001b8:	bd10      	pop	{r4, pc}
  4001ba:	bf00      	nop
  4001bc:	004002b5 	.word	0x004002b5
  4001c0:	004002c5 	.word	0x004002c5
  4001c4:	004002dd 	.word	0x004002dd

004001c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4001ca:	4605      	mov	r5, r0
  4001cc:	460c      	mov	r4, r1
  4001ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001d0:	4618      	mov	r0, r3
  4001d2:	4914      	ldr	r1, [pc, #80]	; (400224 <spi_master_setup_device+0x5c>)
  4001d4:	4b14      	ldr	r3, [pc, #80]	; (400228 <spi_master_setup_device+0x60>)
  4001d6:	4798      	blx	r3
  4001d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001da:	4628      	mov	r0, r5
  4001dc:	6821      	ldr	r1, [r4, #0]
  4001de:	2200      	movs	r2, #0
  4001e0:	4613      	mov	r3, r2
  4001e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400240 <spi_master_setup_device+0x78>
  4001e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4001e8:	4628      	mov	r0, r5
  4001ea:	6821      	ldr	r1, [r4, #0]
  4001ec:	2208      	movs	r2, #8
  4001ee:	4b0f      	ldr	r3, [pc, #60]	; (40022c <spi_master_setup_device+0x64>)
  4001f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4001f2:	4628      	mov	r0, r5
  4001f4:	6821      	ldr	r1, [r4, #0]
  4001f6:	b2fa      	uxtb	r2, r7
  4001f8:	4b0d      	ldr	r3, [pc, #52]	; (400230 <spi_master_setup_device+0x68>)
  4001fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001fc:	4628      	mov	r0, r5
  4001fe:	6821      	ldr	r1, [r4, #0]
  400200:	2208      	movs	r2, #8
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <spi_master_setup_device+0x6c>)
  400204:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400206:	4628      	mov	r0, r5
  400208:	6821      	ldr	r1, [r4, #0]
  40020a:	0872      	lsrs	r2, r6, #1
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <spi_master_setup_device+0x70>)
  40020e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400210:	f086 0201 	eor.w	r2, r6, #1
  400214:	4628      	mov	r0, r5
  400216:	6821      	ldr	r1, [r4, #0]
  400218:	f002 0201 	and.w	r2, r2, #1
  40021c:	4b07      	ldr	r3, [pc, #28]	; (40023c <spi_master_setup_device+0x74>)
  40021e:	4798      	blx	r3
  400220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400222:	bf00      	nop
  400224:	02dc6c00 	.word	0x02dc6c00
  400228:	004003c1 	.word	0x004003c1
  40022c:	004003ad 	.word	0x004003ad
  400230:	004003d9 	.word	0x004003d9
  400234:	00400369 	.word	0x00400369
  400238:	00400329 	.word	0x00400329
  40023c:	00400349 	.word	0x00400349
  400240:	004003f1 	.word	0x004003f1

00400244 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400244:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400246:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400248:	f013 0f04 	tst.w	r3, #4
  40024c:	d005      	beq.n	40025a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40024e:	6809      	ldr	r1, [r1, #0]
  400250:	290f      	cmp	r1, #15
  400252:	d80b      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400254:	4b06      	ldr	r3, [pc, #24]	; (400270 <spi_select_device+0x2c>)
  400256:	4798      	blx	r3
  400258:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40025a:	680b      	ldr	r3, [r1, #0]
  40025c:	2b03      	cmp	r3, #3
  40025e:	d805      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400260:	2201      	movs	r2, #1
  400262:	fa02 f103 	lsl.w	r1, r2, r3
  400266:	43c9      	mvns	r1, r1
  400268:	4b01      	ldr	r3, [pc, #4]	; (400270 <spi_select_device+0x2c>)
  40026a:	4798      	blx	r3
  40026c:	bd08      	pop	{r3, pc}
  40026e:	bf00      	nop
  400270:	004002c5 	.word	0x004002c5

00400274 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400278:	460c      	mov	r4, r1
  40027a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40027c:	b960      	cbnz	r0, 400298 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40027e:	2a00      	cmp	r2, #0
  400280:	dd0e      	ble.n	4002a0 <_read+0x2c>
  400282:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400284:	4e09      	ldr	r6, [pc, #36]	; (4002ac <_read+0x38>)
  400286:	4d0a      	ldr	r5, [pc, #40]	; (4002b0 <_read+0x3c>)
  400288:	6830      	ldr	r0, [r6, #0]
  40028a:	4621      	mov	r1, r4
  40028c:	682b      	ldr	r3, [r5, #0]
  40028e:	4798      	blx	r3
		ptr++;
  400290:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400292:	42bc      	cmp	r4, r7
  400294:	d1f8      	bne.n	400288 <_read+0x14>
  400296:	e006      	b.n	4002a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400298:	f04f 30ff 	mov.w	r0, #4294967295
  40029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  4002a0:	2000      	movs	r0, #0
  4002a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4002a6:	4640      	mov	r0, r8
	}
	return nChars;
}
  4002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ac:	20000c0c 	.word	0x20000c0c
  4002b0:	20000c04 	.word	0x20000c04

004002b4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4002b4:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002b6:	2015      	movs	r0, #21
  4002b8:	4b01      	ldr	r3, [pc, #4]	; (4002c0 <spi_enable_clock+0xc>)
  4002ba:	4798      	blx	r3
  4002bc:	bd08      	pop	{r3, pc}
  4002be:	bf00      	nop
  4002c0:	0040165d 	.word	0x0040165d

004002c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4002c4:	6843      	ldr	r3, [r0, #4]
  4002c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002cc:	6843      	ldr	r3, [r0, #4]
  4002ce:	0409      	lsls	r1, r1, #16
  4002d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002d4:	430b      	orrs	r3, r1
  4002d6:	6043      	str	r3, [r0, #4]
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop

004002dc <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4002dc:	6843      	ldr	r3, [r0, #4]
  4002de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4002e2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4002e4:	6843      	ldr	r3, [r0, #4]
  4002e6:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4002ea:	6041      	str	r1, [r0, #4]
  4002ec:	4770      	bx	lr
  4002ee:	bf00      	nop

004002f0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002f0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002f2:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002f6:	e001      	b.n	4002fc <spi_write+0xc>
		if (!timeout--) {
  4002f8:	3c01      	subs	r4, #1
  4002fa:	d011      	beq.n	400320 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002fc:	6905      	ldr	r5, [r0, #16]
  4002fe:	f015 0f02 	tst.w	r5, #2
  400302:	d0f9      	beq.n	4002f8 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400304:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400306:	f014 0f02 	tst.w	r4, #2
  40030a:	d006      	beq.n	40031a <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40030c:	0412      	lsls	r2, r2, #16
  40030e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400312:	4311      	orrs	r1, r2
		if (uc_last) {
  400314:	b10b      	cbz	r3, 40031a <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400316:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40031a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40031c:	2000      	movs	r0, #0
  40031e:	e000      	b.n	400322 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400320:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400322:	bc30      	pop	{r4, r5}
  400324:	4770      	bx	lr
  400326:	bf00      	nop

00400328 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400328:	b132      	cbz	r2, 400338 <spi_set_clock_polarity+0x10>
  40032a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40032e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400330:	f043 0301 	orr.w	r3, r3, #1
  400334:	6303      	str	r3, [r0, #48]	; 0x30
  400336:	4770      	bx	lr
  400338:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40033c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033e:	f023 0301 	bic.w	r3, r3, #1
  400342:	6303      	str	r3, [r0, #48]	; 0x30
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400348:	b132      	cbz	r2, 400358 <spi_set_clock_phase+0x10>
  40034a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40034e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400350:	f043 0302 	orr.w	r3, r3, #2
  400354:	6303      	str	r3, [r0, #48]	; 0x30
  400356:	4770      	bx	lr
  400358:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40035e:	f023 0302 	bic.w	r3, r3, #2
  400362:	6303      	str	r3, [r0, #48]	; 0x30
  400364:	4770      	bx	lr
  400366:	bf00      	nop

00400368 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400368:	2a04      	cmp	r2, #4
  40036a:	d10a      	bne.n	400382 <spi_configure_cs_behavior+0x1a>
  40036c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400370:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400372:	f023 0308 	bic.w	r3, r3, #8
  400376:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400378:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40037a:	f043 0304 	orr.w	r3, r3, #4
  40037e:	6303      	str	r3, [r0, #48]	; 0x30
  400380:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400382:	b952      	cbnz	r2, 40039a <spi_configure_cs_behavior+0x32>
  400384:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400388:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40038a:	f023 0308 	bic.w	r3, r3, #8
  40038e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400390:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400392:	f023 0304 	bic.w	r3, r3, #4
  400396:	6303      	str	r3, [r0, #48]	; 0x30
  400398:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40039a:	2a08      	cmp	r2, #8
  40039c:	d105      	bne.n	4003aa <spi_configure_cs_behavior+0x42>
  40039e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4003a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003a4:	f043 0308 	orr.w	r3, r3, #8
  4003a8:	6303      	str	r3, [r0, #48]	; 0x30
  4003aa:	4770      	bx	lr

004003ac <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4003ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4003b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4003b6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4003b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003ba:	431a      	orrs	r2, r3
  4003bc:	630a      	str	r2, [r1, #48]	; 0x30
  4003be:	4770      	bx	lr

004003c0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4003c0:	1e43      	subs	r3, r0, #1
  4003c2:	4419      	add	r1, r3
  4003c4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4003c8:	1e43      	subs	r3, r0, #1
  4003ca:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4003cc:	bf94      	ite	ls
  4003ce:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4003d0:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  4003d4:	b200      	sxth	r0, r0
  4003d6:	4770      	bx	lr

004003d8 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4003d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4003dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003e6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4003ea:	630a      	str	r2, [r1, #48]	; 0x30
  4003ec:	4770      	bx	lr
  4003ee:	bf00      	nop

004003f0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4003f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4003f4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4003f6:	b280      	uxth	r0, r0
  4003f8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4003fa:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  4003fc:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400400:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400404:	630a      	str	r2, [r1, #48]	; 0x30
  400406:	4770      	bx	lr

00400408 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400408:	4b0f      	ldr	r3, [pc, #60]	; (400448 <twi_set_speed+0x40>)
  40040a:	4299      	cmp	r1, r3
  40040c:	d819      	bhi.n	400442 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40040e:	0049      	lsls	r1, r1, #1
  400410:	fbb2 f2f1 	udiv	r2, r2, r1
  400414:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400416:	2aff      	cmp	r2, #255	; 0xff
  400418:	d907      	bls.n	40042a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40041a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40041c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40041e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400420:	2aff      	cmp	r2, #255	; 0xff
  400422:	d903      	bls.n	40042c <twi_set_speed+0x24>
  400424:	2b07      	cmp	r3, #7
  400426:	d1f9      	bne.n	40041c <twi_set_speed+0x14>
  400428:	e000      	b.n	40042c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40042a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40042c:	0211      	lsls	r1, r2, #8
  40042e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400430:	041b      	lsls	r3, r3, #16
  400432:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400436:	430b      	orrs	r3, r1
  400438:	b2d2      	uxtb	r2, r2
  40043a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40043c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40043e:	2000      	movs	r0, #0
  400440:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400442:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400444:	4770      	bx	lr
  400446:	bf00      	nop
  400448:	00061a80 	.word	0x00061a80

0040044c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40044c:	b538      	push	{r3, r4, r5, lr}
  40044e:	4604      	mov	r4, r0
  400450:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400452:	f04f 33ff 	mov.w	r3, #4294967295
  400456:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400458:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40045a:	2380      	movs	r3, #128	; 0x80
  40045c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400460:	2308      	movs	r3, #8
  400462:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400464:	2320      	movs	r3, #32
  400466:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400468:	2304      	movs	r3, #4
  40046a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40046c:	6849      	ldr	r1, [r1, #4]
  40046e:	682a      	ldr	r2, [r5, #0]
  400470:	4b05      	ldr	r3, [pc, #20]	; (400488 <twi_master_init+0x3c>)
  400472:	4798      	blx	r3
  400474:	2801      	cmp	r0, #1
  400476:	bf14      	ite	ne
  400478:	2000      	movne	r0, #0
  40047a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40047c:	7a6b      	ldrb	r3, [r5, #9]
  40047e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400480:	bf04      	itt	eq
  400482:	2340      	moveq	r3, #64	; 0x40
  400484:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400486:	bd38      	pop	{r3, r4, r5, pc}
  400488:	00400409 	.word	0x00400409

0040048c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40048c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  400490:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400492:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400494:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400496:	2b00      	cmp	r3, #0
  400498:	d049      	beq.n	40052e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40049a:	2200      	movs	r2, #0
  40049c:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40049e:	6848      	ldr	r0, [r1, #4]
  4004a0:	0200      	lsls	r0, r0, #8
  4004a2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004a6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4004aa:	7c0d      	ldrb	r5, [r1, #16]
  4004ac:	042d      	lsls	r5, r5, #16
  4004ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4004b2:	4328      	orrs	r0, r5
  4004b4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004b6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004b8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4004ba:	b15a      	cbz	r2, 4004d4 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  4004bc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  4004be:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  4004c0:	bfc4      	itt	gt
  4004c2:	784d      	ldrbgt	r5, [r1, #1]
  4004c4:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  4004c8:	2a02      	cmp	r2, #2
  4004ca:	dd04      	ble.n	4004d6 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  4004cc:	788a      	ldrb	r2, [r1, #2]
  4004ce:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  4004d2:	e000      	b.n	4004d6 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4004d4:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004d6:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4004d8:	2b01      	cmp	r3, #1
  4004da:	d104      	bne.n	4004e6 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4004dc:	2203      	movs	r2, #3
  4004de:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  4004e0:	f04f 0c01 	mov.w	ip, #1
  4004e4:	e02b      	b.n	40053e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4004e6:	2201      	movs	r2, #1
  4004e8:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  4004ea:	f04f 0c00 	mov.w	ip, #0
  4004ee:	e026      	b.n	40053e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4004f0:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4004f2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4004f6:	d11c      	bne.n	400532 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4004f8:	1e55      	subs	r5, r2, #1
  4004fa:	b1e2      	cbz	r2, 400536 <twi_master_read+0xaa>
  4004fc:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4004fe:	2b01      	cmp	r3, #1
  400500:	d105      	bne.n	40050e <twi_master_read+0x82>
  400502:	f1bc 0f00 	cmp.w	ip, #0
  400506:	d102      	bne.n	40050e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400508:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40050c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40050e:	f011 0f02 	tst.w	r1, #2
  400512:	d004      	beq.n	40051e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400514:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400516:	7032      	strb	r2, [r6, #0]

		cnt--;
  400518:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40051a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40051c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40051e:	2b00      	cmp	r3, #0
  400520:	d1e6      	bne.n	4004f0 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400522:	6a23      	ldr	r3, [r4, #32]
  400524:	f013 0f01 	tst.w	r3, #1
  400528:	d0fb      	beq.n	400522 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40052a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40052c:	e014      	b.n	400558 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40052e:	2001      	movs	r0, #1
  400530:	e012      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400532:	2005      	movs	r0, #5
  400534:	e010      	b.n	400558 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400536:	2009      	movs	r0, #9
  400538:	e00e      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40053a:	2005      	movs	r0, #5
  40053c:	e00c      	b.n	400558 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40053e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400540:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400544:	d1f9      	bne.n	40053a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400546:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40054a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40054e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400552:	f643 2798 	movw	r7, #15000	; 0x3a98
  400556:	e7d2      	b.n	4004fe <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400558:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop

00400560 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400560:	b470      	push	{r4, r5, r6}
  400562:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400564:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400566:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400568:	2a00      	cmp	r2, #0
  40056a:	d03f      	beq.n	4005ec <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40056c:	2400      	movs	r4, #0
  40056e:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400570:	7c0e      	ldrb	r6, [r1, #16]
  400572:	0436      	lsls	r6, r6, #16
  400574:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400578:	684d      	ldr	r5, [r1, #4]
  40057a:	022d      	lsls	r5, r5, #8
  40057c:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400580:	4335      	orrs	r5, r6
  400582:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400584:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400586:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400588:	b15c      	cbz	r4, 4005a2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  40058a:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  40058c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  40058e:	bfc4      	itt	gt
  400590:	784e      	ldrbgt	r6, [r1, #1]
  400592:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  400596:	2c02      	cmp	r4, #2
  400598:	dd04      	ble.n	4005a4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  40059a:	7889      	ldrb	r1, [r1, #2]
  40059c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4005a0:	e000      	b.n	4005a4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4005a2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005a4:	60dd      	str	r5, [r3, #12]
  4005a6:	e00b      	b.n	4005c0 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4005a8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005aa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005ae:	d11f      	bne.n	4005f0 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005b0:	f011 0f04 	tst.w	r1, #4
  4005b4:	d0f8      	beq.n	4005a8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4005b6:	f810 1b01 	ldrb.w	r1, [r0], #1
  4005ba:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4005bc:	3a01      	subs	r2, #1
  4005be:	d007      	beq.n	4005d0 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4005c0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005c2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005c6:	d115      	bne.n	4005f4 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005c8:	f011 0f04 	tst.w	r1, #4
  4005cc:	d1f3      	bne.n	4005b6 <twi_master_write+0x56>
  4005ce:	e7eb      	b.n	4005a8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4005d0:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005d2:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  4005d6:	d10f      	bne.n	4005f8 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4005d8:	f012 0f04 	tst.w	r2, #4
  4005dc:	d0f8      	beq.n	4005d0 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4005de:	2202      	movs	r2, #2
  4005e0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4005e2:	6a1a      	ldr	r2, [r3, #32]
  4005e4:	f012 0f01 	tst.w	r2, #1
  4005e8:	d0fb      	beq.n	4005e2 <twi_master_write+0x82>
  4005ea:	e006      	b.n	4005fa <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e004      	b.n	4005fa <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f0:	2005      	movs	r0, #5
  4005f2:	e002      	b.n	4005fa <twi_master_write+0x9a>
  4005f4:	2005      	movs	r0, #5
  4005f6:	e000      	b.n	4005fa <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f8:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4005fa:	bc70      	pop	{r4, r5, r6}
  4005fc:	4770      	bx	lr
  4005fe:	bf00      	nop

00400600 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400600:	6943      	ldr	r3, [r0, #20]
  400602:	f013 0f02 	tst.w	r3, #2
  400606:	d004      	beq.n	400612 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400608:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40060c:	61c1      	str	r1, [r0, #28]
	return 0;
  40060e:	2000      	movs	r0, #0
  400610:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400612:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400618:	6943      	ldr	r3, [r0, #20]
  40061a:	f013 0f01 	tst.w	r3, #1
  40061e:	d005      	beq.n	40062c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400620:	6983      	ldr	r3, [r0, #24]
  400622:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400626:	600b      	str	r3, [r1, #0]

	return 0;
  400628:	2000      	movs	r0, #0
  40062a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40062c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40062e:	4770      	bx	lr

00400630 <twi_init>:
 */ 

#include <asf.h>
#include "IMU.h"

void twi_init(void){
  400630:	b530      	push	{r4, r5, lr}
  400632:	b085      	sub	sp, #20
	// disable JTAG
	//MATRIX->CCFG_SYSIO |= (1 << 4) | (1 << 5);
	/*REG_CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
	REG_CCFG_SYSIO |= CCFG_SYSIO_SYSIO5;*/
	
	pmc_enable_periph_clk(ID_TWI0);
  400634:	2013      	movs	r0, #19
  400636:	4b0c      	ldr	r3, [pc, #48]	; (400668 <twi_init+0x38>)
  400638:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  40063a:	4b0c      	ldr	r3, [pc, #48]	; (40066c <twi_init+0x3c>)
  40063c:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  40063e:	4b0c      	ldr	r3, [pc, #48]	; (400670 <twi_init+0x40>)
  400640:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  400642:	2300      	movs	r3, #0
  400644:	f88d 300d 	strb.w	r3, [sp, #13]
	
	if (twi_master_init(TWI0, &opt_twi) != TWI_SUCCESS) {
  400648:	480a      	ldr	r0, [pc, #40]	; (400674 <twi_init+0x44>)
  40064a:	a901      	add	r1, sp, #4
  40064c:	4b0a      	ldr	r3, [pc, #40]	; (400678 <twi_init+0x48>)
  40064e:	4798      	blx	r3
  400650:	b138      	cbz	r0, 400662 <twi_init+0x32>
		puts("-E-\tTWI master initialization failed.\r");
  400652:	480a      	ldr	r0, [pc, #40]	; (40067c <twi_init+0x4c>)
  400654:	4b0a      	ldr	r3, [pc, #40]	; (400680 <twi_init+0x50>)
  400656:	4798      	blx	r3
		while (1) {
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
  400658:	2519      	movs	r5, #25
  40065a:	4c0a      	ldr	r4, [pc, #40]	; (400684 <twi_init+0x54>)
  40065c:	4628      	mov	r0, r5
  40065e:	47a0      	blx	r4
  400660:	e7fc      	b.n	40065c <twi_init+0x2c>
		}
	}
}
  400662:	b005      	add	sp, #20
  400664:	bd30      	pop	{r4, r5, pc}
  400666:	bf00      	nop
  400668:	0040165d 	.word	0x0040165d
  40066c:	02dc6c00 	.word	0x02dc6c00
  400670:	00061a80 	.word	0x00061a80
  400674:	40018000 	.word	0x40018000
  400678:	0040044d 	.word	0x0040044d
  40067c:	004083dc 	.word	0x004083dc
  400680:	00402d71 	.word	0x00402d71
  400684:	004012c5 	.word	0x004012c5

00400688 <adxl_write>:
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value){
  400688:	b500      	push	{lr}
  40068a:	b089      	sub	sp, #36	; 0x24
  40068c:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  400690:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  400694:	2301      	movs	r3, #1
  400696:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  400698:	f10d 0207 	add.w	r2, sp, #7
  40069c:	9205      	str	r2, [sp, #20]
	tx.length		=	1;
  40069e:	9306      	str	r3, [sp, #24]
	tx.chip			=	ADXL_ADDR;
  4006a0:	231d      	movs	r3, #29
  4006a2:	f88d 301c 	strb.w	r3, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  4006a6:	4803      	ldr	r0, [pc, #12]	; (4006b4 <adxl_write+0x2c>)
  4006a8:	a903      	add	r1, sp, #12
  4006aa:	4b03      	ldr	r3, [pc, #12]	; (4006b8 <adxl_write+0x30>)
  4006ac:	4798      	blx	r3
}
  4006ae:	b009      	add	sp, #36	; 0x24
  4006b0:	f85d fb04 	ldr.w	pc, [sp], #4
  4006b4:	40018000 	.word	0x40018000
  4006b8:	00400561 	.word	0x00400561

004006bc <adxl_init>:
		}
	}
}

void adxl_init(void) 
{
  4006bc:	b510      	push	{r4, lr}
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B);	//16-bit, 13-bit mode
  4006be:	2031      	movs	r0, #49	; 0x31
  4006c0:	210b      	movs	r1, #11
  4006c2:	4c04      	ldr	r4, [pc, #16]	; (4006d4 <adxl_init+0x18>)
  4006c4:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_BW_RATE,0x0F);		//Sample rate = 3200Hz = 0,3125ms
  4006c6:	202c      	movs	r0, #44	; 0x2c
  4006c8:	210f      	movs	r1, #15
  4006ca:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08);	//Start Measurement
  4006cc:	202d      	movs	r0, #45	; 0x2d
  4006ce:	2108      	movs	r1, #8
  4006d0:	47a0      	blx	r4
  4006d2:	bd10      	pop	{r4, pc}
  4006d4:	00400689 	.word	0x00400689

004006d8 <itg_write>:
	return	twi_master_read(TWI0, &rx);
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value){
  4006d8:	b500      	push	{lr}
  4006da:	b089      	sub	sp, #36	; 0x24
  4006dc:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  4006e0:	2300      	movs	r3, #0
  4006e2:	9303      	str	r3, [sp, #12]
  4006e4:	9307      	str	r3, [sp, #28]
  4006e6:	f88d 000c 	strb.w	r0, [sp, #12]
  4006ea:	2301      	movs	r3, #1
  4006ec:	9304      	str	r3, [sp, #16]
  4006ee:	f10d 0207 	add.w	r2, sp, #7
  4006f2:	9205      	str	r2, [sp, #20]
  4006f4:	9306      	str	r3, [sp, #24]
  4006f6:	2369      	movs	r3, #105	; 0x69
  4006f8:	f88d 301c 	strb.w	r3, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_write(TWI0, &tx);
  4006fc:	4803      	ldr	r0, [pc, #12]	; (40070c <itg_write+0x34>)
  4006fe:	a903      	add	r1, sp, #12
  400700:	4b03      	ldr	r3, [pc, #12]	; (400710 <itg_write+0x38>)
  400702:	4798      	blx	r3
}
  400704:	b009      	add	sp, #36	; 0x24
  400706:	f85d fb04 	ldr.w	pc, [sp], #4
  40070a:	bf00      	nop
  40070c:	40018000 	.word	0x40018000
  400710:	00400561 	.word	0x00400561

00400714 <itg_init>:
	*/
	
}

void itg_init(void)
{
  400714:	b510      	push	{r4, lr}
	itg_write(ITG_ADDR_DLPF_FS,0x18);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
  400716:	2016      	movs	r0, #22
  400718:	2118      	movs	r1, #24
  40071a:	4c06      	ldr	r4, [pc, #24]	; (400734 <itg_init+0x20>)
  40071c:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  40071e:	2015      	movs	r0, #21
  400720:	2100      	movs	r1, #0
  400722:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400724:	2017      	movs	r0, #23
  400726:	2111      	movs	r1, #17
  400728:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
  40072a:	203e      	movs	r0, #62	; 0x3e
  40072c:	2100      	movs	r1, #0
  40072e:	47a0      	blx	r4
  400730:	bd10      	pop	{r4, pc}
  400732:	bf00      	nop
  400734:	004006d9 	.word	0x004006d9

00400738 <adxl_multiplereads>:
}

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length)
{
  400738:	b500      	push	{lr}
  40073a:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  40073c:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400740:	2301      	movs	r3, #1
  400742:	9302      	str	r3, [sp, #8]
	rx.buffer		=	value;
  400744:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  400746:	9204      	str	r2, [sp, #16]
	rx.chip			=	ADXL_ADDR;
  400748:	231d      	movs	r3, #29
  40074a:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  40074e:	4803      	ldr	r0, [pc, #12]	; (40075c <adxl_multiplereads+0x24>)
  400750:	a901      	add	r1, sp, #4
  400752:	4b03      	ldr	r3, [pc, #12]	; (400760 <adxl_multiplereads+0x28>)
  400754:	4798      	blx	r3
}
  400756:	b007      	add	sp, #28
  400758:	f85d fb04 	ldr.w	pc, [sp], #4
  40075c:	40018000 	.word	0x40018000
  400760:	0040048d 	.word	0x0040048d

00400764 <itg_multiplereads>:

uint32_t itg_multiplereads(	uint8_t index,
							uint8_t *value,
							uint8_t length)
{
  400764:	b500      	push	{lr}
  400766:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400768:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  40076c:	2301      	movs	r3, #1
  40076e:	9302      	str	r3, [sp, #8]
	rx.buffer		=	value;
  400770:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  400772:	9204      	str	r2, [sp, #16]
	rx.chip			=	ITG_ADDR;
  400774:	2369      	movs	r3, #105	; 0x69
  400776:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  40077a:	4803      	ldr	r0, [pc, #12]	; (400788 <itg_multiplereads+0x24>)
  40077c:	a901      	add	r1, sp, #4
  40077e:	4b03      	ldr	r3, [pc, #12]	; (40078c <itg_multiplereads+0x28>)
  400780:	4798      	blx	r3
}
  400782:	b007      	add	sp, #28
  400784:	f85d fb04 	ldr.w	pc, [sp], #4
  400788:	40018000 	.word	0x40018000
  40078c:	0040048d 	.word	0x0040048d

00400790 <get_all_gyro_value>:

void get_all_gyro_value(float *value){
  400790:	b538      	push	{r3, r4, r5, lr}
  400792:	4604      	mov	r4, r0
	static uint8_t buf[6];
	uint16_t itg = 0;
	
	itg_multiplereads(ITG_ADDR_DATAX1, &buf, 6);
  400794:	4d30      	ldr	r5, [pc, #192]	; (400858 <get_all_gyro_value+0xc8>)
  400796:	201d      	movs	r0, #29
  400798:	4629      	mov	r1, r5
  40079a:	2206      	movs	r2, #6
  40079c:	4b2f      	ldr	r3, [pc, #188]	; (40085c <get_all_gyro_value+0xcc>)
  40079e:	4798      	blx	r3
	
	//EIXO X:
	if ( (buf[0] & 0x80) == 0x80 ){
  4007a0:	782b      	ldrb	r3, [r5, #0]
  4007a2:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007a6:	d00e      	beq.n	4007c6 <get_all_gyro_value+0x36>
		itg = (buf[0] << 8) | (buf[1]);
  4007a8:	7868      	ldrb	r0, [r5, #1]
  4007aa:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007ae:	4258      	negs	r0, r3
		value[0] = -(((float)itg) / 14.375);
  4007b0:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4007b4:	4b2a      	ldr	r3, [pc, #168]	; (400860 <get_all_gyro_value+0xd0>)
  4007b6:	4798      	blx	r3
  4007b8:	492a      	ldr	r1, [pc, #168]	; (400864 <get_all_gyro_value+0xd4>)
  4007ba:	4b2b      	ldr	r3, [pc, #172]	; (400868 <get_all_gyro_value+0xd8>)
  4007bc:	4798      	blx	r3
  4007be:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007c2:	6020      	str	r0, [r4, #0]
  4007c4:	e009      	b.n	4007da <get_all_gyro_value+0x4a>
	}
	else {
		itg = (buf[0] << 8) | (buf[1]);
  4007c6:	4a24      	ldr	r2, [pc, #144]	; (400858 <get_all_gyro_value+0xc8>)
  4007c8:	7850      	ldrb	r0, [r2, #1]
		value[0] = (((float)itg) / 14.375);
  4007ca:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007ce:	4b24      	ldr	r3, [pc, #144]	; (400860 <get_all_gyro_value+0xd0>)
  4007d0:	4798      	blx	r3
  4007d2:	4924      	ldr	r1, [pc, #144]	; (400864 <get_all_gyro_value+0xd4>)
  4007d4:	4b24      	ldr	r3, [pc, #144]	; (400868 <get_all_gyro_value+0xd8>)
  4007d6:	4798      	blx	r3
  4007d8:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[2] & 0x80) == 0x80 ){
  4007da:	4b1f      	ldr	r3, [pc, #124]	; (400858 <get_all_gyro_value+0xc8>)
  4007dc:	789b      	ldrb	r3, [r3, #2]
  4007de:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007e2:	d00f      	beq.n	400804 <get_all_gyro_value+0x74>
		itg = (buf[2] << 8) | (buf[3]);
  4007e4:	4a1c      	ldr	r2, [pc, #112]	; (400858 <get_all_gyro_value+0xc8>)
  4007e6:	78d0      	ldrb	r0, [r2, #3]
  4007e8:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007ec:	4258      	negs	r0, r3
		value[1] = -(((float)itg) / 14.375);
  4007ee:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4007f2:	4b1b      	ldr	r3, [pc, #108]	; (400860 <get_all_gyro_value+0xd0>)
  4007f4:	4798      	blx	r3
  4007f6:	491b      	ldr	r1, [pc, #108]	; (400864 <get_all_gyro_value+0xd4>)
  4007f8:	4b1b      	ldr	r3, [pc, #108]	; (400868 <get_all_gyro_value+0xd8>)
  4007fa:	4798      	blx	r3
  4007fc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400800:	6060      	str	r0, [r4, #4]
  400802:	e009      	b.n	400818 <get_all_gyro_value+0x88>
	}
	else {
		itg = (buf[2] << 8) | (buf[3]);
  400804:	4a14      	ldr	r2, [pc, #80]	; (400858 <get_all_gyro_value+0xc8>)
  400806:	78d0      	ldrb	r0, [r2, #3]
		value[1] = (((float)itg) / 14.375);
  400808:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40080c:	4b14      	ldr	r3, [pc, #80]	; (400860 <get_all_gyro_value+0xd0>)
  40080e:	4798      	blx	r3
  400810:	4914      	ldr	r1, [pc, #80]	; (400864 <get_all_gyro_value+0xd4>)
  400812:	4b15      	ldr	r3, [pc, #84]	; (400868 <get_all_gyro_value+0xd8>)
  400814:	4798      	blx	r3
  400816:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[4] & 0x80) == 0x80 ){
  400818:	4b0f      	ldr	r3, [pc, #60]	; (400858 <get_all_gyro_value+0xc8>)
  40081a:	791b      	ldrb	r3, [r3, #4]
  40081c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400820:	d00f      	beq.n	400842 <get_all_gyro_value+0xb2>
		itg = (buf[4] << 8) | (buf[5]);
  400822:	4a0d      	ldr	r2, [pc, #52]	; (400858 <get_all_gyro_value+0xc8>)
  400824:	7950      	ldrb	r0, [r2, #5]
  400826:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  40082a:	4258      	negs	r0, r3
		value[2] = -(((float)itg) / 14.375);
  40082c:	f3c0 000e 	ubfx	r0, r0, #0, #15
  400830:	4b0b      	ldr	r3, [pc, #44]	; (400860 <get_all_gyro_value+0xd0>)
  400832:	4798      	blx	r3
  400834:	490b      	ldr	r1, [pc, #44]	; (400864 <get_all_gyro_value+0xd4>)
  400836:	4b0c      	ldr	r3, [pc, #48]	; (400868 <get_all_gyro_value+0xd8>)
  400838:	4798      	blx	r3
  40083a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40083e:	60a0      	str	r0, [r4, #8]
  400840:	bd38      	pop	{r3, r4, r5, pc}
	}
	else {
		itg = (buf[4] << 8) | (buf[5]);
  400842:	4a05      	ldr	r2, [pc, #20]	; (400858 <get_all_gyro_value+0xc8>)
  400844:	7950      	ldrb	r0, [r2, #5]
		value[2] = (((float)itg) / 14.375);
  400846:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40084a:	4b05      	ldr	r3, [pc, #20]	; (400860 <get_all_gyro_value+0xd0>)
  40084c:	4798      	blx	r3
  40084e:	4905      	ldr	r1, [pc, #20]	; (400864 <get_all_gyro_value+0xd4>)
  400850:	4b05      	ldr	r3, [pc, #20]	; (400868 <get_all_gyro_value+0xd8>)
  400852:	4798      	blx	r3
  400854:	60a0      	str	r0, [r4, #8]
  400856:	bd38      	pop	{r3, r4, r5, pc}
  400858:	200009cc 	.word	0x200009cc
  40085c:	00400765 	.word	0x00400765
  400860:	00402841 	.word	0x00402841
  400864:	41660000 	.word	0x41660000
  400868:	00402a59 	.word	0x00402a59
  40086c:	00000000 	.word	0x00000000

00400870 <get_all_acel_value>:
	}
}

void get_all_acel_value(float *value){
  400870:	b538      	push	{r3, r4, r5, lr}
  400872:	4604      	mov	r4, r0
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6);
  400874:	4d46      	ldr	r5, [pc, #280]	; (400990 <get_all_acel_value+0x120>)
  400876:	2032      	movs	r0, #50	; 0x32
  400878:	4629      	mov	r1, r5
  40087a:	2206      	movs	r2, #6
  40087c:	4b45      	ldr	r3, [pc, #276]	; (400994 <get_all_acel_value+0x124>)
  40087e:	4798      	blx	r3
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400880:	786b      	ldrb	r3, [r5, #1]
  400882:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400886:	2af0      	cmp	r2, #240	; 0xf0
  400888:	d114      	bne.n	4008b4 <get_all_acel_value+0x44>
		adxl = (buf[1] << 8) | (buf[0]);
  40088a:	7828      	ldrb	r0, [r5, #0]
  40088c:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400890:	4258      	negs	r0, r3
		value[0] = -(3.9 * ((float)adxl));
  400892:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400896:	4b40      	ldr	r3, [pc, #256]	; (400998 <get_all_acel_value+0x128>)
  400898:	4798      	blx	r3
  40089a:	4b40      	ldr	r3, [pc, #256]	; (40099c <get_all_acel_value+0x12c>)
  40089c:	4798      	blx	r3
  40089e:	a33a      	add	r3, pc, #232	; (adr r3, 400988 <get_all_acel_value+0x118>)
  4008a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008a4:	4d3e      	ldr	r5, [pc, #248]	; (4009a0 <get_all_acel_value+0x130>)
  4008a6:	47a8      	blx	r5
  4008a8:	4b3e      	ldr	r3, [pc, #248]	; (4009a4 <get_all_acel_value+0x134>)
  4008aa:	4798      	blx	r3
  4008ac:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4008b0:	6020      	str	r0, [r4, #0]
  4008b2:	e00f      	b.n	4008d4 <get_all_acel_value+0x64>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4008b4:	4a36      	ldr	r2, [pc, #216]	; (400990 <get_all_acel_value+0x120>)
  4008b6:	7810      	ldrb	r0, [r2, #0]
		value[0] = (3.9 * ((float)adxl));
  4008b8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4008bc:	4b36      	ldr	r3, [pc, #216]	; (400998 <get_all_acel_value+0x128>)
  4008be:	4798      	blx	r3
  4008c0:	4b36      	ldr	r3, [pc, #216]	; (40099c <get_all_acel_value+0x12c>)
  4008c2:	4798      	blx	r3
  4008c4:	a330      	add	r3, pc, #192	; (adr r3, 400988 <get_all_acel_value+0x118>)
  4008c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008ca:	4d35      	ldr	r5, [pc, #212]	; (4009a0 <get_all_acel_value+0x130>)
  4008cc:	47a8      	blx	r5
  4008ce:	4b35      	ldr	r3, [pc, #212]	; (4009a4 <get_all_acel_value+0x134>)
  4008d0:	4798      	blx	r3
  4008d2:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4008d4:	4b2e      	ldr	r3, [pc, #184]	; (400990 <get_all_acel_value+0x120>)
  4008d6:	78db      	ldrb	r3, [r3, #3]
  4008d8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4008dc:	2af0      	cmp	r2, #240	; 0xf0
  4008de:	d115      	bne.n	40090c <get_all_acel_value+0x9c>
		adxl = (buf[3] << 8) | (buf[2]);
  4008e0:	4a2b      	ldr	r2, [pc, #172]	; (400990 <get_all_acel_value+0x120>)
  4008e2:	7890      	ldrb	r0, [r2, #2]
  4008e4:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4008e8:	4258      	negs	r0, r3
		value[1] = -(3.9 * ((float)adxl));
  4008ea:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4008ee:	4b2a      	ldr	r3, [pc, #168]	; (400998 <get_all_acel_value+0x128>)
  4008f0:	4798      	blx	r3
  4008f2:	4b2a      	ldr	r3, [pc, #168]	; (40099c <get_all_acel_value+0x12c>)
  4008f4:	4798      	blx	r3
  4008f6:	a324      	add	r3, pc, #144	; (adr r3, 400988 <get_all_acel_value+0x118>)
  4008f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008fc:	4d28      	ldr	r5, [pc, #160]	; (4009a0 <get_all_acel_value+0x130>)
  4008fe:	47a8      	blx	r5
  400900:	4b28      	ldr	r3, [pc, #160]	; (4009a4 <get_all_acel_value+0x134>)
  400902:	4798      	blx	r3
  400904:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400908:	6060      	str	r0, [r4, #4]
  40090a:	e00f      	b.n	40092c <get_all_acel_value+0xbc>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  40090c:	4a20      	ldr	r2, [pc, #128]	; (400990 <get_all_acel_value+0x120>)
  40090e:	7890      	ldrb	r0, [r2, #2]
		value[1] = (3.9 * ((float)adxl));
  400910:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400914:	4b20      	ldr	r3, [pc, #128]	; (400998 <get_all_acel_value+0x128>)
  400916:	4798      	blx	r3
  400918:	4b20      	ldr	r3, [pc, #128]	; (40099c <get_all_acel_value+0x12c>)
  40091a:	4798      	blx	r3
  40091c:	a31a      	add	r3, pc, #104	; (adr r3, 400988 <get_all_acel_value+0x118>)
  40091e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400922:	4d1f      	ldr	r5, [pc, #124]	; (4009a0 <get_all_acel_value+0x130>)
  400924:	47a8      	blx	r5
  400926:	4b1f      	ldr	r3, [pc, #124]	; (4009a4 <get_all_acel_value+0x134>)
  400928:	4798      	blx	r3
  40092a:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  40092c:	4b18      	ldr	r3, [pc, #96]	; (400990 <get_all_acel_value+0x120>)
  40092e:	795b      	ldrb	r3, [r3, #5]
  400930:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400934:	2af0      	cmp	r2, #240	; 0xf0
  400936:	d115      	bne.n	400964 <get_all_acel_value+0xf4>
		adxl = (buf[5] << 8) | (buf[4]);
  400938:	4a15      	ldr	r2, [pc, #84]	; (400990 <get_all_acel_value+0x120>)
  40093a:	7910      	ldrb	r0, [r2, #4]
  40093c:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400940:	4258      	negs	r0, r3
		value[2] = -(3.9 * ((float)adxl));
  400942:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400946:	4b14      	ldr	r3, [pc, #80]	; (400998 <get_all_acel_value+0x128>)
  400948:	4798      	blx	r3
  40094a:	4b14      	ldr	r3, [pc, #80]	; (40099c <get_all_acel_value+0x12c>)
  40094c:	4798      	blx	r3
  40094e:	a30e      	add	r3, pc, #56	; (adr r3, 400988 <get_all_acel_value+0x118>)
  400950:	e9d3 2300 	ldrd	r2, r3, [r3]
  400954:	4d12      	ldr	r5, [pc, #72]	; (4009a0 <get_all_acel_value+0x130>)
  400956:	47a8      	blx	r5
  400958:	4b12      	ldr	r3, [pc, #72]	; (4009a4 <get_all_acel_value+0x134>)
  40095a:	4798      	blx	r3
  40095c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400960:	60a0      	str	r0, [r4, #8]
  400962:	bd38      	pop	{r3, r4, r5, pc}
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  400964:	4a0a      	ldr	r2, [pc, #40]	; (400990 <get_all_acel_value+0x120>)
  400966:	7910      	ldrb	r0, [r2, #4]
		value[2] = (3.9 * ((float)adxl));
  400968:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40096c:	4b0a      	ldr	r3, [pc, #40]	; (400998 <get_all_acel_value+0x128>)
  40096e:	4798      	blx	r3
  400970:	4b0a      	ldr	r3, [pc, #40]	; (40099c <get_all_acel_value+0x12c>)
  400972:	4798      	blx	r3
  400974:	a304      	add	r3, pc, #16	; (adr r3, 400988 <get_all_acel_value+0x118>)
  400976:	e9d3 2300 	ldrd	r2, r3, [r3]
  40097a:	4d09      	ldr	r5, [pc, #36]	; (4009a0 <get_all_acel_value+0x130>)
  40097c:	47a8      	blx	r5
  40097e:	4b09      	ldr	r3, [pc, #36]	; (4009a4 <get_all_acel_value+0x134>)
  400980:	4798      	blx	r3
  400982:	60a0      	str	r0, [r4, #8]
  400984:	bd38      	pop	{r3, r4, r5, pc}
  400986:	bf00      	nop
  400988:	33333333 	.word	0x33333333
  40098c:	400f3333 	.word	0x400f3333
  400990:	200009c4 	.word	0x200009c4
  400994:	00400739 	.word	0x00400739
  400998:	00402841 	.word	0x00402841
  40099c:	00402169 	.word	0x00402169
  4009a0:	00402211 	.word	0x00402211
  4009a4:	00402635 	.word	0x00402635

004009a8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4009a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009ac:	460e      	mov	r6, r1
  4009ae:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009b0:	3801      	subs	r0, #1
  4009b2:	2802      	cmp	r0, #2
  4009b4:	d80f      	bhi.n	4009d6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  4009b6:	b192      	cbz	r2, 4009de <_write+0x36>
  4009b8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4009ba:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4009f8 <_write+0x50>
  4009be:	4f0d      	ldr	r7, [pc, #52]	; (4009f4 <_write+0x4c>)
  4009c0:	f8d8 0000 	ldr.w	r0, [r8]
  4009c4:	5d31      	ldrb	r1, [r6, r4]
  4009c6:	683b      	ldr	r3, [r7, #0]
  4009c8:	4798      	blx	r3
  4009ca:	2800      	cmp	r0, #0
  4009cc:	db0a      	blt.n	4009e4 <_write+0x3c>
			return -1;
		}
		++nChars;
  4009ce:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4009d0:	42a5      	cmp	r5, r4
  4009d2:	d1f5      	bne.n	4009c0 <_write+0x18>
  4009d4:	e00a      	b.n	4009ec <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4009d6:	f04f 30ff 	mov.w	r0, #4294967295
  4009da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  4009de:	2000      	movs	r0, #0
  4009e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4009e4:	f04f 30ff 	mov.w	r0, #4294967295
  4009e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4009ec:	4620      	mov	r0, r4
	}
	return nChars;
}
  4009ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009f2:	bf00      	nop
  4009f4:	20000c08 	.word	0x20000c08
  4009f8:	20000c0c 	.word	0x20000c0c

004009fc <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4009fc:	b470      	push	{r4, r5, r6}
  4009fe:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400a00:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400a04:	2810      	cmp	r0, #16
  400a06:	bf34      	ite	cc
  400a08:	4606      	movcc	r6, r0
  400a0a:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400a0c:	2e00      	cmp	r6, #0
  400a0e:	bf08      	it	eq
  400a10:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400a12:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a14:	4d0f      	ldr	r5, [pc, #60]	; (400a54 <aat31xx_set_backlight+0x58>)
  400a16:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400a1a:	2018      	movs	r0, #24
  400a1c:	636c      	str	r4, [r5, #52]	; 0x34
  400a1e:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400a20:	9b01      	ldr	r3, [sp, #4]
  400a22:	1e5a      	subs	r2, r3, #1
  400a24:	9201      	str	r2, [sp, #4]
  400a26:	2b00      	cmp	r3, #0
  400a28:	d1fa      	bne.n	400a20 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a2a:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400a2c:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400a2e:	9b01      	ldr	r3, [sp, #4]
  400a30:	1e5a      	subs	r2, r3, #1
  400a32:	9201      	str	r2, [sp, #4]
  400a34:	2b00      	cmp	r3, #0
  400a36:	d1fa      	bne.n	400a2e <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400a38:	3101      	adds	r1, #1
  400a3a:	428e      	cmp	r6, r1
  400a3c:	d8ee      	bhi.n	400a1c <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400a3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400a42:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400a44:	9b01      	ldr	r3, [sp, #4]
  400a46:	1e5a      	subs	r2, r3, #1
  400a48:	9201      	str	r2, [sp, #4]
  400a4a:	2b00      	cmp	r3, #0
  400a4c:	d1fa      	bne.n	400a44 <aat31xx_set_backlight+0x48>
	}
}
  400a4e:	b003      	add	sp, #12
  400a50:	bc70      	pop	{r4, r5, r6}
  400a52:	4770      	bx	lr
  400a54:	400e1200 	.word	0x400e1200

00400a58 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400a58:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400a5e:	4b06      	ldr	r3, [pc, #24]	; (400a78 <aat31xx_disable_backlight+0x20>)
  400a60:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400a62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400a66:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400a68:	9b01      	ldr	r3, [sp, #4]
  400a6a:	1e5a      	subs	r2, r3, #1
  400a6c:	9201      	str	r2, [sp, #4]
  400a6e:	2b00      	cmp	r3, #0
  400a70:	d1fa      	bne.n	400a68 <aat31xx_disable_backlight+0x10>
	}
}
  400a72:	b002      	add	sp, #8
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	400e1200 	.word	0x400e1200

00400a7c <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400a7c:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400a7e:	2300      	movs	r3, #0
  400a80:	9301      	str	r3, [sp, #4]
  400a82:	9b01      	ldr	r3, [sp, #4]
  400a84:	4298      	cmp	r0, r3
  400a86:	d911      	bls.n	400aac <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400a88:	2100      	movs	r1, #0
  400a8a:	4a09      	ldr	r2, [pc, #36]	; (400ab0 <ili9225_delay+0x34>)
  400a8c:	9101      	str	r1, [sp, #4]
  400a8e:	9b01      	ldr	r3, [sp, #4]
  400a90:	4293      	cmp	r3, r2
  400a92:	d805      	bhi.n	400aa0 <ili9225_delay+0x24>
  400a94:	9b01      	ldr	r3, [sp, #4]
  400a96:	3301      	adds	r3, #1
  400a98:	9301      	str	r3, [sp, #4]
  400a9a:	9b01      	ldr	r3, [sp, #4]
  400a9c:	4293      	cmp	r3, r2
  400a9e:	d9f9      	bls.n	400a94 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400aa0:	9b01      	ldr	r3, [sp, #4]
  400aa2:	3301      	adds	r3, #1
  400aa4:	9301      	str	r3, [sp, #4]
  400aa6:	9b01      	ldr	r3, [sp, #4]
  400aa8:	4283      	cmp	r3, r0
  400aaa:	d3ef      	bcc.n	400a8c <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400aac:	b002      	add	sp, #8
  400aae:	4770      	bx	lr
  400ab0:	0001869f 	.word	0x0001869f

00400ab4 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400ab4:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  400ab6:	6804      	ldr	r4, [r0, #0]
  400ab8:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  400aba:	bf84      	itt	hi
  400abc:	24af      	movhi	r4, #175	; 0xaf
  400abe:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400ac0:	6814      	ldr	r4, [r2, #0]
  400ac2:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400ac4:	bf84      	itt	hi
  400ac6:	24af      	movhi	r4, #175	; 0xaf
  400ac8:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  400aca:	680c      	ldr	r4, [r1, #0]
  400acc:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400ace:	bf84      	itt	hi
  400ad0:	24db      	movhi	r4, #219	; 0xdb
  400ad2:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400ad4:	681c      	ldr	r4, [r3, #0]
  400ad6:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  400ad8:	bf84      	itt	hi
  400ada:	24db      	movhi	r4, #219	; 0xdb
  400adc:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400ade:	6804      	ldr	r4, [r0, #0]
  400ae0:	6815      	ldr	r5, [r2, #0]
  400ae2:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400ae4:	bf84      	itt	hi
  400ae6:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  400ae8:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400aea:	680a      	ldr	r2, [r1, #0]
  400aec:	6818      	ldr	r0, [r3, #0]
  400aee:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400af0:	bf84      	itt	hi
  400af2:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  400af4:	601a      	strhi	r2, [r3, #0]
	}
}
  400af6:	bc30      	pop	{r4, r5}
  400af8:	4770      	bx	lr
  400afa:	bf00      	nop

00400afc <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  400afc:	b570      	push	{r4, r5, r6, lr}
  400afe:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  400b00:	4c0b      	ldr	r4, [pc, #44]	; (400b30 <ili9225_write_cmd+0x34>)
  400b02:	4620      	mov	r0, r4
  400b04:	2102      	movs	r1, #2
  400b06:	2200      	movs	r2, #0
  400b08:	4d0a      	ldr	r5, [pc, #40]	; (400b34 <ili9225_write_cmd+0x38>)
  400b0a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b0c:	2301      	movs	r3, #1
  400b0e:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  400b10:	201c      	movs	r0, #28
  400b12:	4b09      	ldr	r3, [pc, #36]	; (400b38 <ili9225_write_cmd+0x3c>)
  400b14:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  400b16:	4620      	mov	r0, r4
  400b18:	4631      	mov	r1, r6
  400b1a:	2202      	movs	r2, #2
  400b1c:	2300      	movs	r3, #0
  400b1e:	4e07      	ldr	r6, [pc, #28]	; (400b3c <ili9225_write_cmd+0x40>)
  400b20:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b22:	2102      	movs	r1, #2
  400b24:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  400b26:	4620      	mov	r0, r4
  400b28:	2280      	movs	r2, #128	; 0x80
  400b2a:	47a8      	blx	r5
  400b2c:	bd70      	pop	{r4, r5, r6, pc}
  400b2e:	bf00      	nop
  400b30:	40008000 	.word	0x40008000
  400b34:	004003ad 	.word	0x004003ad
  400b38:	004012c5 	.word	0x004012c5
  400b3c:	004002f1 	.word	0x004002f1

00400b40 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  400b40:	b538      	push	{r3, r4, r5, lr}
  400b42:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b44:	4c07      	ldr	r4, [pc, #28]	; (400b64 <ili9225_write_ram+0x24>)
  400b46:	2301      	movs	r3, #1
  400b48:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400b4a:	201c      	movs	r0, #28
  400b4c:	4b06      	ldr	r3, [pc, #24]	; (400b68 <ili9225_write_ram+0x28>)
  400b4e:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400b50:	4620      	mov	r0, r4
  400b52:	4629      	mov	r1, r5
  400b54:	2202      	movs	r2, #2
  400b56:	2300      	movs	r3, #0
  400b58:	4d04      	ldr	r5, [pc, #16]	; (400b6c <ili9225_write_ram+0x2c>)
  400b5a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b5c:	2302      	movs	r3, #2
  400b5e:	6023      	str	r3, [r4, #0]
  400b60:	bd38      	pop	{r3, r4, r5, pc}
  400b62:	bf00      	nop
  400b64:	40008000 	.word	0x40008000
  400b68:	004012a9 	.word	0x004012a9
  400b6c:	004002f1 	.word	0x004002f1

00400b70 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400b70:	b510      	push	{r4, lr}
  400b72:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400b74:	4b02      	ldr	r3, [pc, #8]	; (400b80 <ili9225_write_register+0x10>)
  400b76:	4798      	blx	r3
	ili9225_write_ram(us_data);
  400b78:	4620      	mov	r0, r4
  400b7a:	4b02      	ldr	r3, [pc, #8]	; (400b84 <ili9225_write_register+0x14>)
  400b7c:	4798      	blx	r3
  400b7e:	bd10      	pop	{r4, pc}
  400b80:	00400afd 	.word	0x00400afd
  400b84:	00400b41 	.word	0x00400b41

00400b88 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  400b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b8c:	b082      	sub	sp, #8
  400b8e:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  400b90:	460c      	mov	r4, r1
  400b92:	b1f1      	cbz	r1, 400bd2 <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b94:	2201      	movs	r2, #1
  400b96:	4b10      	ldr	r3, [pc, #64]	; (400bd8 <ili9225_write_ram_buffer+0x50>)
  400b98:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400b9a:	201c      	movs	r0, #28
  400b9c:	4b0f      	ldr	r3, [pc, #60]	; (400bdc <ili9225_write_ram_buffer+0x54>)
  400b9e:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400ba0:	2300      	movs	r3, #0
  400ba2:	9301      	str	r3, [sp, #4]
  400ba4:	9b01      	ldr	r3, [sp, #4]
  400ba6:	429c      	cmp	r4, r3
  400ba8:	d910      	bls.n	400bcc <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  400baa:	f8df 802c 	ldr.w	r8, [pc, #44]	; 400bd8 <ili9225_write_ram_buffer+0x50>
  400bae:	2702      	movs	r7, #2
  400bb0:	4e0b      	ldr	r6, [pc, #44]	; (400be0 <ili9225_write_ram_buffer+0x58>)
  400bb2:	9b01      	ldr	r3, [sp, #4]
  400bb4:	4640      	mov	r0, r8
  400bb6:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  400bba:	463a      	mov	r2, r7
  400bbc:	2300      	movs	r3, #0
  400bbe:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  400bc0:	9b01      	ldr	r3, [sp, #4]
  400bc2:	3301      	adds	r3, #1
  400bc4:	9301      	str	r3, [sp, #4]
  400bc6:	9b01      	ldr	r3, [sp, #4]
  400bc8:	429c      	cmp	r4, r3
  400bca:	d8f2      	bhi.n	400bb2 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400bcc:	2202      	movs	r2, #2
  400bce:	4b02      	ldr	r3, [pc, #8]	; (400bd8 <ili9225_write_ram_buffer+0x50>)
  400bd0:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  400bd2:	b002      	add	sp, #8
  400bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bd8:	40008000 	.word	0x40008000
  400bdc:	004012a9 	.word	0x004012a9
  400be0:	004002f1 	.word	0x004002f1

00400be4 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  400be4:	4b03      	ldr	r3, [pc, #12]	; (400bf4 <ili9225_spi_handler+0x10>)
  400be6:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  400be8:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  400bea:	2201      	movs	r2, #1
  400bec:	4b02      	ldr	r3, [pc, #8]	; (400bf8 <ili9225_spi_handler+0x14>)
  400bee:	701a      	strb	r2, [r3, #0]
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	40008000 	.word	0x40008000
  400bf8:	20000b34 	.word	0x20000b34

00400bfc <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  400bfc:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  400bfe:	2007      	movs	r0, #7
  400c00:	f241 0117 	movw	r1, #4119	; 0x1017
  400c04:	4b01      	ldr	r3, [pc, #4]	; (400c0c <ili9225_display_on+0x10>)
  400c06:	4798      	blx	r3
  400c08:	bd08      	pop	{r3, pc}
  400c0a:	bf00      	nop
  400c0c:	00400b71 	.word	0x00400b71

00400c10 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  400c10:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  400c12:	2007      	movs	r0, #7
  400c14:	2100      	movs	r1, #0
  400c16:	4b01      	ldr	r3, [pc, #4]	; (400c1c <ili9225_display_off+0xc>)
  400c18:	4798      	blx	r3
  400c1a:	bd08      	pop	{r3, pc}
  400c1c:	00400b71 	.word	0x00400b71

00400c20 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  400c20:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400c24:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  400c28:	0a1b      	lsrs	r3, r3, #8
  400c2a:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  400c2e:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400c32:	4301      	orrs	r1, r0
  400c34:	4a04      	ldr	r2, [pc, #16]	; (400c48 <ili9225_set_foreground_color+0x28>)
  400c36:	1e93      	subs	r3, r2, #2
  400c38:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  400c3c:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400c40:	4293      	cmp	r3, r2
  400c42:	d1fb      	bne.n	400c3c <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  400c44:	4770      	bx	lr
  400c46:	bf00      	nop
  400c48:	200009d4 	.word	0x200009d4

00400c4c <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c4e:	4606      	mov	r6, r0
  400c50:	460d      	mov	r5, r1
  400c52:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400c54:	3a01      	subs	r2, #1
  400c56:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400c58:	2036      	movs	r0, #54	; 0x36
  400c5a:	b2c9      	uxtb	r1, r1
  400c5c:	4c06      	ldr	r4, [pc, #24]	; (400c78 <ili9225_set_window+0x2c>)
  400c5e:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400c60:	2037      	movs	r0, #55	; 0x37
  400c62:	b2f1      	uxtb	r1, r6
  400c64:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  400c66:	3f01      	subs	r7, #1
  400c68:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400c6a:	2038      	movs	r0, #56	; 0x38
  400c6c:	b2c9      	uxtb	r1, r1
  400c6e:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400c70:	2039      	movs	r0, #57	; 0x39
  400c72:	b2e9      	uxtb	r1, r5
  400c74:	47a0      	blx	r4
  400c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c78:	00400b71 	.word	0x00400b71

00400c7c <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400c7c:	b538      	push	{r3, r4, r5, lr}
  400c7e:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400c80:	b2c1      	uxtb	r1, r0
  400c82:	2020      	movs	r0, #32
  400c84:	4c02      	ldr	r4, [pc, #8]	; (400c90 <ili9225_set_cursor_position+0x14>)
  400c86:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  400c88:	2021      	movs	r0, #33	; 0x21
  400c8a:	b2e9      	uxtb	r1, r5
  400c8c:	47a0      	blx	r4
  400c8e:	bd38      	pop	{r3, r4, r5, pc}
  400c90:	00400b71 	.word	0x00400b71

00400c94 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400c98:	b085      	sub	sp, #20
  400c9a:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400c9c:	f04f 0802 	mov.w	r8, #2
  400ca0:	af04      	add	r7, sp, #16
  400ca2:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400ca6:	201d      	movs	r0, #29
  400ca8:	4c5e      	ldr	r4, [pc, #376]	; (400e24 <ili9225_init+0x190>)
  400caa:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400cac:	4640      	mov	r0, r8
  400cae:	4e5e      	ldr	r6, [pc, #376]	; (400e28 <ili9225_init+0x194>)
  400cb0:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400cb2:	201d      	movs	r0, #29
  400cb4:	4b5d      	ldr	r3, [pc, #372]	; (400e2c <ili9225_init+0x198>)
  400cb6:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  400cb8:	2014      	movs	r0, #20
  400cba:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400cbc:	201d      	movs	r0, #29
  400cbe:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  400cc0:	2032      	movs	r0, #50	; 0x32
  400cc2:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400cc4:	4c5a      	ldr	r4, [pc, #360]	; (400e30 <ili9225_init+0x19c>)
  400cc6:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400cca:	2380      	movs	r3, #128	; 0x80
  400ccc:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400cce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400cd2:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400cd4:	4b57      	ldr	r3, [pc, #348]	; (400e34 <ili9225_init+0x1a0>)
  400cd6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400cda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400cde:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400ce2:	2500      	movs	r5, #0
  400ce4:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400ce8:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  400cea:	4620      	mov	r0, r4
  400cec:	4b52      	ldr	r3, [pc, #328]	; (400e38 <ili9225_init+0x1a4>)
  400cee:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  400cf0:	9500      	str	r5, [sp, #0]
  400cf2:	4620      	mov	r0, r4
  400cf4:	4639      	mov	r1, r7
  400cf6:	462a      	mov	r2, r5
  400cf8:	4b50      	ldr	r3, [pc, #320]	; (400e3c <ili9225_init+0x1a8>)
  400cfa:	f8df c15c 	ldr.w	ip, [pc, #348]	; 400e58 <ili9225_init+0x1c4>
  400cfe:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  400d00:	4620      	mov	r0, r4
  400d02:	4639      	mov	r1, r7
  400d04:	4b4e      	ldr	r3, [pc, #312]	; (400e40 <ili9225_init+0x1ac>)
  400d06:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400d08:	2701      	movs	r7, #1
  400d0a:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400d0c:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  400d0e:	4b4d      	ldr	r3, [pc, #308]	; (400e44 <ili9225_init+0x1b0>)
  400d10:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  400d12:	4638      	mov	r0, r7
  400d14:	f44f 718e 	mov.w	r1, #284	; 0x11c
  400d18:	4c4b      	ldr	r4, [pc, #300]	; (400e48 <ili9225_init+0x1b4>)
  400d1a:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  400d1c:	4640      	mov	r0, r8
  400d1e:	f44f 7180 	mov.w	r1, #256	; 0x100
  400d22:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  400d24:	2003      	movs	r0, #3
  400d26:	f241 0130 	movw	r1, #4144	; 0x1030
  400d2a:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  400d2c:	2008      	movs	r0, #8
  400d2e:	f640 0108 	movw	r1, #2056	; 0x808
  400d32:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400d34:	200c      	movs	r0, #12
  400d36:	4639      	mov	r1, r7
  400d38:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  400d3a:	200f      	movs	r0, #15
  400d3c:	f640 2101 	movw	r1, #2561	; 0xa01
  400d40:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400d42:	2020      	movs	r0, #32
  400d44:	21b0      	movs	r1, #176	; 0xb0
  400d46:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  400d48:	2021      	movs	r0, #33	; 0x21
  400d4a:	21dc      	movs	r1, #220	; 0xdc
  400d4c:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400d4e:	2010      	movs	r0, #16
  400d50:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400d54:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  400d56:	2011      	movs	r0, #17
  400d58:	f241 0138 	movw	r1, #4152	; 0x1038
  400d5c:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400d5e:	2032      	movs	r0, #50	; 0x32
  400d60:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400d62:	2012      	movs	r0, #18
  400d64:	f241 1121 	movw	r1, #4385	; 0x1121
  400d68:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  400d6a:	2013      	movs	r0, #19
  400d6c:	214e      	movs	r1, #78	; 0x4e
  400d6e:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400d70:	2014      	movs	r0, #20
  400d72:	f246 716f 	movw	r1, #26479	; 0x676f
  400d76:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  400d78:	2030      	movs	r0, #48	; 0x30
  400d7a:	4629      	mov	r1, r5
  400d7c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400d7e:	2031      	movs	r0, #49	; 0x31
  400d80:	21db      	movs	r1, #219	; 0xdb
  400d82:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400d84:	2032      	movs	r0, #50	; 0x32
  400d86:	4629      	mov	r1, r5
  400d88:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  400d8a:	2033      	movs	r0, #51	; 0x33
  400d8c:	4629      	mov	r1, r5
  400d8e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400d90:	2034      	movs	r0, #52	; 0x34
  400d92:	21db      	movs	r1, #219	; 0xdb
  400d94:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  400d96:	2035      	movs	r0, #53	; 0x35
  400d98:	4629      	mov	r1, r5
  400d9a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400d9c:	2036      	movs	r0, #54	; 0x36
  400d9e:	21b0      	movs	r1, #176	; 0xb0
  400da0:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400da2:	2037      	movs	r0, #55	; 0x37
  400da4:	4629      	mov	r1, r5
  400da6:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400da8:	2038      	movs	r0, #56	; 0x38
  400daa:	21dc      	movs	r1, #220	; 0xdc
  400dac:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  400dae:	2039      	movs	r0, #57	; 0x39
  400db0:	4629      	mov	r1, r5
  400db2:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400db4:	2050      	movs	r0, #80	; 0x50
  400db6:	4629      	mov	r1, r5
  400db8:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  400dba:	2051      	movs	r0, #81	; 0x51
  400dbc:	f240 610a 	movw	r1, #1546	; 0x60a
  400dc0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  400dc2:	2052      	movs	r0, #82	; 0x52
  400dc4:	f640 510a 	movw	r1, #3338	; 0xd0a
  400dc8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  400dca:	2053      	movs	r0, #83	; 0x53
  400dcc:	f240 3103 	movw	r1, #771	; 0x303
  400dd0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  400dd2:	2054      	movs	r0, #84	; 0x54
  400dd4:	f640 210d 	movw	r1, #2573	; 0xa0d
  400dd8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  400dda:	2055      	movs	r0, #85	; 0x55
  400ddc:	f640 2106 	movw	r1, #2566	; 0xa06
  400de0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  400de2:	2056      	movs	r0, #86	; 0x56
  400de4:	4629      	mov	r1, r5
  400de6:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  400de8:	2057      	movs	r0, #87	; 0x57
  400dea:	f240 3103 	movw	r1, #771	; 0x303
  400dee:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  400df0:	2058      	movs	r0, #88	; 0x58
  400df2:	4629      	mov	r1, r5
  400df4:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  400df6:	2059      	movs	r0, #89	; 0x59
  400df8:	4629      	mov	r1, r5
  400dfa:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400dfc:	4628      	mov	r0, r5
  400dfe:	4629      	mov	r1, r5
  400e00:	f8d9 2000 	ldr.w	r2, [r9]
  400e04:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400e08:	4c10      	ldr	r4, [pc, #64]	; (400e4c <ili9225_init+0x1b8>)
  400e0a:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  400e0c:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400e10:	4b0f      	ldr	r3, [pc, #60]	; (400e50 <ili9225_init+0x1bc>)
  400e12:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  400e14:	4628      	mov	r0, r5
  400e16:	4629      	mov	r1, r5
  400e18:	4b0e      	ldr	r3, [pc, #56]	; (400e54 <ili9225_init+0x1c0>)
  400e1a:	4798      	blx	r3
	return 0;
}
  400e1c:	4628      	mov	r0, r5
  400e1e:	b005      	add	sp, #20
  400e20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400e24:	004012a9 	.word	0x004012a9
  400e28:	00400a7d 	.word	0x00400a7d
  400e2c:	004012c5 	.word	0x004012c5
  400e30:	40008000 	.word	0x40008000
  400e34:	e000e100 	.word	0xe000e100
  400e38:	00400175 	.word	0x00400175
  400e3c:	00bebc20 	.word	0x00bebc20
  400e40:	00400245 	.word	0x00400245
  400e44:	00400c11 	.word	0x00400c11
  400e48:	00400b71 	.word	0x00400b71
  400e4c:	00400c4d 	.word	0x00400c4d
  400e50:	00400c21 	.word	0x00400c21
  400e54:	00400c7d 	.word	0x00400c7d
  400e58:	004001c9 	.word	0x004001c9

00400e5c <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400e5c:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400e5e:	28af      	cmp	r0, #175	; 0xaf
  400e60:	d80e      	bhi.n	400e80 <ili9225_draw_pixel+0x24>
  400e62:	29db      	cmp	r1, #219	; 0xdb
  400e64:	d80e      	bhi.n	400e84 <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400e66:	b280      	uxth	r0, r0
  400e68:	b289      	uxth	r1, r1
  400e6a:	4b07      	ldr	r3, [pc, #28]	; (400e88 <ili9225_draw_pixel+0x2c>)
  400e6c:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400e6e:	2022      	movs	r0, #34	; 0x22
  400e70:	4b06      	ldr	r3, [pc, #24]	; (400e8c <ili9225_draw_pixel+0x30>)
  400e72:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400e74:	4b06      	ldr	r3, [pc, #24]	; (400e90 <ili9225_draw_pixel+0x34>)
  400e76:	8818      	ldrh	r0, [r3, #0]
  400e78:	4b06      	ldr	r3, [pc, #24]	; (400e94 <ili9225_draw_pixel+0x38>)
  400e7a:	4798      	blx	r3
	return 0;
  400e7c:	2000      	movs	r0, #0
  400e7e:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  400e80:	2001      	movs	r0, #1
  400e82:	bd08      	pop	{r3, pc}
  400e84:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  400e86:	bd08      	pop	{r3, pc}
  400e88:	00400c7d 	.word	0x00400c7d
  400e8c:	00400afd 	.word	0x00400afd
  400e90:	200009d4 	.word	0x200009d4
  400e94:	00400b41 	.word	0x00400b41

00400e98 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e9c:	b084      	sub	sp, #16
  400e9e:	9003      	str	r0, [sp, #12]
  400ea0:	9102      	str	r1, [sp, #8]
  400ea2:	9201      	str	r2, [sp, #4]
  400ea4:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400ea6:	a803      	add	r0, sp, #12
  400ea8:	a902      	add	r1, sp, #8
  400eaa:	aa01      	add	r2, sp, #4
  400eac:	466b      	mov	r3, sp
  400eae:	4c21      	ldr	r4, [pc, #132]	; (400f34 <ili9225_draw_filled_rectangle+0x9c>)
  400eb0:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400eb2:	9a03      	ldr	r2, [sp, #12]
  400eb4:	9b02      	ldr	r3, [sp, #8]
  400eb6:	9901      	ldr	r1, [sp, #4]
  400eb8:	1c4d      	adds	r5, r1, #1
  400eba:	9900      	ldr	r1, [sp, #0]
  400ebc:	1c4c      	adds	r4, r1, #1
  400ebe:	4610      	mov	r0, r2
  400ec0:	4619      	mov	r1, r3
  400ec2:	1aaa      	subs	r2, r5, r2
  400ec4:	1ae3      	subs	r3, r4, r3
  400ec6:	4c1c      	ldr	r4, [pc, #112]	; (400f38 <ili9225_draw_filled_rectangle+0xa0>)
  400ec8:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  400eca:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400ece:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400ed2:	4b1a      	ldr	r3, [pc, #104]	; (400f3c <ili9225_draw_filled_rectangle+0xa4>)
  400ed4:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400ed6:	2022      	movs	r0, #34	; 0x22
  400ed8:	4b19      	ldr	r3, [pc, #100]	; (400f40 <ili9225_draw_filled_rectangle+0xa8>)
  400eda:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400edc:	9b02      	ldr	r3, [sp, #8]
  400ede:	9a00      	ldr	r2, [sp, #0]
  400ee0:	1ad2      	subs	r2, r2, r3
  400ee2:	9b01      	ldr	r3, [sp, #4]
  400ee4:	f103 0801 	add.w	r8, r3, #1
  400ee8:	9b03      	ldr	r3, [sp, #12]
  400eea:	ebc3 0808 	rsb	r8, r3, r8
  400eee:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400ef2:	4c14      	ldr	r4, [pc, #80]	; (400f44 <ili9225_draw_filled_rectangle+0xac>)
  400ef4:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400ef8:	09e4      	lsrs	r4, r4, #7
  400efa:	d007      	beq.n	400f0c <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  400efc:	4f12      	ldr	r7, [pc, #72]	; (400f48 <ili9225_draw_filled_rectangle+0xb0>)
  400efe:	26b0      	movs	r6, #176	; 0xb0
  400f00:	4d12      	ldr	r5, [pc, #72]	; (400f4c <ili9225_draw_filled_rectangle+0xb4>)
  400f02:	4638      	mov	r0, r7
  400f04:	4631      	mov	r1, r6
  400f06:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400f08:	3c01      	subs	r4, #1
  400f0a:	d1fa      	bne.n	400f02 <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  400f0c:	490d      	ldr	r1, [pc, #52]	; (400f44 <ili9225_draw_filled_rectangle+0xac>)
  400f0e:	fba1 3108 	umull	r3, r1, r1, r8
  400f12:	09c9      	lsrs	r1, r1, #7
  400f14:	24b0      	movs	r4, #176	; 0xb0
  400f16:	480c      	ldr	r0, [pc, #48]	; (400f48 <ili9225_draw_filled_rectangle+0xb0>)
  400f18:	fb04 8111 	mls	r1, r4, r1, r8
  400f1c:	4b0b      	ldr	r3, [pc, #44]	; (400f4c <ili9225_draw_filled_rectangle+0xb4>)
  400f1e:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400f20:	2000      	movs	r0, #0
  400f22:	4601      	mov	r1, r0
  400f24:	4622      	mov	r2, r4
  400f26:	23dc      	movs	r3, #220	; 0xdc
  400f28:	4c03      	ldr	r4, [pc, #12]	; (400f38 <ili9225_draw_filled_rectangle+0xa0>)
  400f2a:	47a0      	blx	r4
}
  400f2c:	b004      	add	sp, #16
  400f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f32:	bf00      	nop
  400f34:	00400ab5 	.word	0x00400ab5
  400f38:	00400c4d 	.word	0x00400c4d
  400f3c:	00400c7d 	.word	0x00400c7d
  400f40:	00400afd 	.word	0x00400afd
  400f44:	ba2e8ba3 	.word	0xba2e8ba3
  400f48:	200009d4 	.word	0x200009d4
  400f4c:	00400b89 	.word	0x00400b89

00400f50 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f54:	b087      	sub	sp, #28
  400f56:	9004      	str	r0, [sp, #16]
  400f58:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400f5a:	7813      	ldrb	r3, [r2, #0]
  400f5c:	2b00      	cmp	r3, #0
  400f5e:	d04a      	beq.n	400ff6 <ili9225_draw_string+0xa6>
  400f60:	9203      	str	r2, [sp, #12]
  400f62:	9002      	str	r0, [sp, #8]
  400f64:	4a25      	ldr	r2, [pc, #148]	; (400ffc <ili9225_draw_string+0xac>)
  400f66:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  400f6a:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400f6c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 401000 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400f70:	2b0a      	cmp	r3, #10
  400f72:	d104      	bne.n	400f7e <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  400f74:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400f78:	9b04      	ldr	r3, [sp, #16]
  400f7a:	9302      	str	r3, [sp, #8]
  400f7c:	e035      	b.n	400fea <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400f7e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400f82:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400f84:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400f88:	4a1c      	ldr	r2, [pc, #112]	; (400ffc <ili9225_draw_string+0xac>)
  400f8a:	4416      	add	r6, r2
  400f8c:	9a05      	ldr	r2, [sp, #20]
  400f8e:	441a      	add	r2, r3
  400f90:	9201      	str	r2, [sp, #4]
  400f92:	f8dd 8008 	ldr.w	r8, [sp, #8]
  400f96:	2407      	movs	r4, #7
  400f98:	4637      	mov	r7, r6
  400f9a:	eb0b 0a04 	add.w	sl, fp, r4
  400f9e:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400fa0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400fa4:	4123      	asrs	r3, r4
  400fa6:	f013 0f01 	tst.w	r3, #1
  400faa:	d003      	beq.n	400fb4 <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400fac:	4640      	mov	r0, r8
  400fae:	ebc4 010a 	rsb	r1, r4, sl
  400fb2:	47c8      	blx	r9
  400fb4:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400fb6:	f1b4 3fff 	cmp.w	r4, #4294967295
  400fba:	d1f0      	bne.n	400f9e <ili9225_draw_string+0x4e>
  400fbc:	2407      	movs	r4, #7
  400fbe:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400fc2:	782b      	ldrb	r3, [r5, #0]
  400fc4:	4123      	asrs	r3, r4
  400fc6:	f013 0f01 	tst.w	r3, #1
  400fca:	d002      	beq.n	400fd2 <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400fcc:	4640      	mov	r0, r8
  400fce:	1b39      	subs	r1, r7, r4
  400fd0:	47c8      	blx	r9
  400fd2:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400fd4:	2c01      	cmp	r4, #1
  400fd6:	d1f4      	bne.n	400fc2 <ili9225_draw_string+0x72>
  400fd8:	3602      	adds	r6, #2
  400fda:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400fde:	9b01      	ldr	r3, [sp, #4]
  400fe0:	429e      	cmp	r6, r3
  400fe2:	d1d8      	bne.n	400f96 <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400fe4:	9a02      	ldr	r2, [sp, #8]
  400fe6:	320c      	adds	r2, #12
  400fe8:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400fea:	9a03      	ldr	r2, [sp, #12]
  400fec:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400ff0:	9203      	str	r2, [sp, #12]
  400ff2:	2b00      	cmp	r3, #0
  400ff4:	d1bc      	bne.n	400f70 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400ff6:	b007      	add	sp, #28
  400ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ffc:	00408404 	.word	0x00408404
  401000:	00400e5d 	.word	0x00400e5d

00401004 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401004:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401006:	23ac      	movs	r3, #172	; 0xac
  401008:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40100a:	680a      	ldr	r2, [r1, #0]
  40100c:	684b      	ldr	r3, [r1, #4]
  40100e:	fbb2 f3f3 	udiv	r3, r2, r3
  401012:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401014:	1e5c      	subs	r4, r3, #1
  401016:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40101a:	4294      	cmp	r4, r2
  40101c:	d80a      	bhi.n	401034 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40101e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401020:	688b      	ldr	r3, [r1, #8]
  401022:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401024:	f240 2302 	movw	r3, #514	; 0x202
  401028:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40102c:	2350      	movs	r3, #80	; 0x50
  40102e:	6003      	str	r3, [r0, #0]

	return 0;
  401030:	2000      	movs	r0, #0
  401032:	e000      	b.n	401036 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401034:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401036:	f85d 4b04 	ldr.w	r4, [sp], #4
  40103a:	4770      	bx	lr

0040103c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40103c:	6943      	ldr	r3, [r0, #20]
  40103e:	f013 0f02 	tst.w	r3, #2
  401042:	d002      	beq.n	40104a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401044:	61c1      	str	r1, [r0, #28]
	return 0;
  401046:	2000      	movs	r0, #0
  401048:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40104a:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40104c:	4770      	bx	lr
  40104e:	bf00      	nop

00401050 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401050:	6943      	ldr	r3, [r0, #20]
  401052:	f013 0f01 	tst.w	r3, #1
  401056:	d003      	beq.n	401060 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401058:	6983      	ldr	r3, [r0, #24]
  40105a:	700b      	strb	r3, [r1, #0]
	return 0;
  40105c:	2000      	movs	r0, #0
  40105e:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401060:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401062:	4770      	bx	lr

00401064 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401064:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401066:	480e      	ldr	r0, [pc, #56]	; (4010a0 <sysclk_init+0x3c>)
  401068:	4b0e      	ldr	r3, [pc, #56]	; (4010a4 <sysclk_init+0x40>)
  40106a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40106c:	2000      	movs	r0, #0
  40106e:	213e      	movs	r1, #62	; 0x3e
  401070:	4b0d      	ldr	r3, [pc, #52]	; (4010a8 <sysclk_init+0x44>)
  401072:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401074:	4c0d      	ldr	r4, [pc, #52]	; (4010ac <sysclk_init+0x48>)
  401076:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401078:	2800      	cmp	r0, #0
  40107a:	d0fc      	beq.n	401076 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40107c:	4b0c      	ldr	r3, [pc, #48]	; (4010b0 <sysclk_init+0x4c>)
  40107e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401080:	4a0c      	ldr	r2, [pc, #48]	; (4010b4 <sysclk_init+0x50>)
  401082:	4b0d      	ldr	r3, [pc, #52]	; (4010b8 <sysclk_init+0x54>)
  401084:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  401086:	4c0d      	ldr	r4, [pc, #52]	; (4010bc <sysclk_init+0x58>)
  401088:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40108a:	2800      	cmp	r0, #0
  40108c:	d0fc      	beq.n	401088 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40108e:	2010      	movs	r0, #16
  401090:	4b0b      	ldr	r3, [pc, #44]	; (4010c0 <sysclk_init+0x5c>)
  401092:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401094:	4b0b      	ldr	r3, [pc, #44]	; (4010c4 <sysclk_init+0x60>)
  401096:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401098:	4801      	ldr	r0, [pc, #4]	; (4010a0 <sysclk_init+0x3c>)
  40109a:	4b02      	ldr	r3, [pc, #8]	; (4010a4 <sysclk_init+0x40>)
  40109c:	4798      	blx	r3
  40109e:	bd10      	pop	{r4, pc}
  4010a0:	02dc6c00 	.word	0x02dc6c00
  4010a4:	200000a1 	.word	0x200000a1
  4010a8:	004015d9 	.word	0x004015d9
  4010ac:	0040162d 	.word	0x0040162d
  4010b0:	0040163d 	.word	0x0040163d
  4010b4:	20073f01 	.word	0x20073f01
  4010b8:	400e0400 	.word	0x400e0400
  4010bc:	0040164d 	.word	0x0040164d
  4010c0:	00401575 	.word	0x00401575
  4010c4:	0040173d 	.word	0x0040173d

004010c8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4010c8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4010ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4010ce:	4b32      	ldr	r3, [pc, #200]	; (401198 <board_init+0xd0>)
  4010d0:	605a      	str	r2, [r3, #4]
  4010d2:	200b      	movs	r0, #11
  4010d4:	4c31      	ldr	r4, [pc, #196]	; (40119c <board_init+0xd4>)
  4010d6:	47a0      	blx	r4
  4010d8:	200c      	movs	r0, #12
  4010da:	47a0      	blx	r4
  4010dc:	200d      	movs	r0, #13
  4010de:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4010e0:	2017      	movs	r0, #23
  4010e2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4010e6:	4c2e      	ldr	r4, [pc, #184]	; (4011a0 <board_init+0xd8>)
  4010e8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4010ea:	202e      	movs	r0, #46	; 0x2e
  4010ec:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4010f0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  4010f2:	2019      	movs	r0, #25
  4010f4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4010f8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4010fa:	200f      	movs	r0, #15
  4010fc:	4929      	ldr	r1, [pc, #164]	; (4011a4 <board_init+0xdc>)
  4010fe:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  401100:	2010      	movs	r0, #16
  401102:	4929      	ldr	r1, [pc, #164]	; (4011a8 <board_init+0xe0>)
  401104:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401106:	4829      	ldr	r0, [pc, #164]	; (4011ac <board_init+0xe4>)
  401108:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40110c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401110:	4b27      	ldr	r3, [pc, #156]	; (4011b0 <board_init+0xe8>)
  401112:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  401114:	2000      	movs	r0, #0
  401116:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40111a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  40111c:	2008      	movs	r0, #8
  40111e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401122:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401124:	2003      	movs	r0, #3
  401126:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40112a:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40112c:	2004      	movs	r0, #4
  40112e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401132:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401134:	200c      	movs	r0, #12
  401136:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40113a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40113c:	200d      	movs	r0, #13
  40113e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401142:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401144:	200e      	movs	r0, #14
  401146:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40114a:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  40114c:	201f      	movs	r0, #31
  40114e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401152:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401154:	201e      	movs	r0, #30
  401156:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40115a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40115c:	200c      	movs	r0, #12
  40115e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401162:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401164:	200d      	movs	r0, #13
  401166:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40116a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40116c:	200e      	movs	r0, #14
  40116e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401172:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401174:	201e      	movs	r0, #30
  401176:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40117a:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40117c:	201c      	movs	r0, #28
  40117e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401182:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  401184:	201d      	movs	r0, #29
  401186:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40118a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40118c:	204d      	movs	r0, #77	; 0x4d
  40118e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401192:	47a0      	blx	r4
  401194:	bd10      	pop	{r4, pc}
  401196:	bf00      	nop
  401198:	400e1450 	.word	0x400e1450
  40119c:	0040165d 	.word	0x0040165d
  4011a0:	004012e1 	.word	0x004012e1
  4011a4:	28000079 	.word	0x28000079
  4011a8:	28000059 	.word	0x28000059
  4011ac:	400e0e00 	.word	0x400e0e00
  4011b0:	00401405 	.word	0x00401405

004011b4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4011b4:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011b6:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011b8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4011bc:	d02e      	beq.n	40121c <pio_set_peripheral+0x68>
  4011be:	d808      	bhi.n	4011d2 <pio_set_peripheral+0x1e>
  4011c0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4011c4:	d014      	beq.n	4011f0 <pio_set_peripheral+0x3c>
  4011c6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4011ca:	d01d      	beq.n	401208 <pio_set_peripheral+0x54>
  4011cc:	2900      	cmp	r1, #0
  4011ce:	d135      	bne.n	40123c <pio_set_peripheral+0x88>
  4011d0:	e035      	b.n	40123e <pio_set_peripheral+0x8a>
  4011d2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4011d6:	d032      	beq.n	40123e <pio_set_peripheral+0x8a>
  4011d8:	d803      	bhi.n	4011e2 <pio_set_peripheral+0x2e>
  4011da:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4011de:	d027      	beq.n	401230 <pio_set_peripheral+0x7c>
  4011e0:	e02c      	b.n	40123c <pio_set_peripheral+0x88>
  4011e2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4011e6:	d02a      	beq.n	40123e <pio_set_peripheral+0x8a>
  4011e8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4011ec:	d027      	beq.n	40123e <pio_set_peripheral+0x8a>
  4011ee:	e025      	b.n	40123c <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011f0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011f2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4011f4:	43d3      	mvns	r3, r2
  4011f6:	4021      	ands	r1, r4
  4011f8:	4019      	ands	r1, r3
  4011fa:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011fc:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011fe:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401200:	4021      	ands	r1, r4
  401202:	400b      	ands	r3, r1
  401204:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401206:	e019      	b.n	40123c <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401208:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40120a:	4313      	orrs	r3, r2
  40120c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40120e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401210:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401212:	400b      	ands	r3, r1
  401214:	ea23 0302 	bic.w	r3, r3, r2
  401218:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40121a:	e00f      	b.n	40123c <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40121c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40121e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401220:	400b      	ands	r3, r1
  401222:	ea23 0302 	bic.w	r3, r3, r2
  401226:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401228:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40122a:	4313      	orrs	r3, r2
  40122c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40122e:	e005      	b.n	40123c <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401230:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401232:	4313      	orrs	r3, r2
  401234:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401236:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401238:	4313      	orrs	r3, r2
  40123a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40123c:	6042      	str	r2, [r0, #4]
}
  40123e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401242:	4770      	bx	lr

00401244 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401244:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401246:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40124a:	bf14      	ite	ne
  40124c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40124e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401250:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401254:	bf14      	ite	ne
  401256:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401258:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40125a:	f012 0f02 	tst.w	r2, #2
  40125e:	d002      	beq.n	401266 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401260:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401264:	e004      	b.n	401270 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401266:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40126a:	bf18      	it	ne
  40126c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401270:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401272:	6001      	str	r1, [r0, #0]
  401274:	4770      	bx	lr
  401276:	bf00      	nop

00401278 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401278:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40127a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40127c:	9c01      	ldr	r4, [sp, #4]
  40127e:	b10c      	cbz	r4, 401284 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401280:	6641      	str	r1, [r0, #100]	; 0x64
  401282:	e000      	b.n	401286 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401284:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401286:	b10b      	cbz	r3, 40128c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401288:	6501      	str	r1, [r0, #80]	; 0x50
  40128a:	e000      	b.n	40128e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40128c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40128e:	b10a      	cbz	r2, 401294 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401290:	6301      	str	r1, [r0, #48]	; 0x30
  401292:	e000      	b.n	401296 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401294:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401296:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401298:	6001      	str	r1, [r0, #0]
}
  40129a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40129e:	4770      	bx	lr

004012a0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4012a0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4012a2:	4770      	bx	lr

004012a4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4012a4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4012a6:	4770      	bx	lr

004012a8 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012a8:	0943      	lsrs	r3, r0, #5
  4012aa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4012ae:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4012b2:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4012b4:	f000 001f 	and.w	r0, r0, #31
  4012b8:	2201      	movs	r2, #1
  4012ba:	fa02 f000 	lsl.w	r0, r2, r0
  4012be:	6318      	str	r0, [r3, #48]	; 0x30
  4012c0:	4770      	bx	lr
  4012c2:	bf00      	nop

004012c4 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012c4:	0943      	lsrs	r3, r0, #5
  4012c6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4012ca:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4012ce:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4012d0:	f000 001f 	and.w	r0, r0, #31
  4012d4:	2201      	movs	r2, #1
  4012d6:	fa02 f000 	lsl.w	r0, r2, r0
  4012da:	6358      	str	r0, [r3, #52]	; 0x34
  4012dc:	4770      	bx	lr
  4012de:	bf00      	nop

004012e0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4012e0:	b570      	push	{r4, r5, r6, lr}
  4012e2:	b082      	sub	sp, #8
  4012e4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012e6:	0944      	lsrs	r4, r0, #5
  4012e8:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  4012ec:	f204 7407 	addw	r4, r4, #1799	; 0x707
  4012f0:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4012f2:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  4012f6:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4012fa:	d047      	beq.n	40138c <pio_configure_pin+0xac>
  4012fc:	d809      	bhi.n	401312 <pio_configure_pin+0x32>
  4012fe:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401302:	d021      	beq.n	401348 <pio_configure_pin+0x68>
  401304:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401308:	d02f      	beq.n	40136a <pio_configure_pin+0x8a>
  40130a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40130e:	d16f      	bne.n	4013f0 <pio_configure_pin+0x110>
  401310:	e009      	b.n	401326 <pio_configure_pin+0x46>
  401312:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401316:	d055      	beq.n	4013c4 <pio_configure_pin+0xe4>
  401318:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  40131c:	d052      	beq.n	4013c4 <pio_configure_pin+0xe4>
  40131e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401322:	d044      	beq.n	4013ae <pio_configure_pin+0xce>
  401324:	e064      	b.n	4013f0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401326:	f000 001f 	and.w	r0, r0, #31
  40132a:	2401      	movs	r4, #1
  40132c:	4084      	lsls	r4, r0
  40132e:	4630      	mov	r0, r6
  401330:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401334:	4622      	mov	r2, r4
  401336:	4b30      	ldr	r3, [pc, #192]	; (4013f8 <pio_configure_pin+0x118>)
  401338:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40133a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40133e:	bf14      	ite	ne
  401340:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401342:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401344:	2001      	movs	r0, #1
  401346:	e054      	b.n	4013f2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401348:	f000 001f 	and.w	r0, r0, #31
  40134c:	2401      	movs	r4, #1
  40134e:	4084      	lsls	r4, r0
  401350:	4630      	mov	r0, r6
  401352:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401356:	4622      	mov	r2, r4
  401358:	4b27      	ldr	r3, [pc, #156]	; (4013f8 <pio_configure_pin+0x118>)
  40135a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40135c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401360:	bf14      	ite	ne
  401362:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401364:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401366:	2001      	movs	r0, #1
  401368:	e043      	b.n	4013f2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40136a:	f000 001f 	and.w	r0, r0, #31
  40136e:	2401      	movs	r4, #1
  401370:	4084      	lsls	r4, r0
  401372:	4630      	mov	r0, r6
  401374:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401378:	4622      	mov	r2, r4
  40137a:	4b1f      	ldr	r3, [pc, #124]	; (4013f8 <pio_configure_pin+0x118>)
  40137c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40137e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401382:	bf14      	ite	ne
  401384:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401386:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401388:	2001      	movs	r0, #1
  40138a:	e032      	b.n	4013f2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40138c:	f000 001f 	and.w	r0, r0, #31
  401390:	2401      	movs	r4, #1
  401392:	4084      	lsls	r4, r0
  401394:	4630      	mov	r0, r6
  401396:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40139a:	4622      	mov	r2, r4
  40139c:	4b16      	ldr	r3, [pc, #88]	; (4013f8 <pio_configure_pin+0x118>)
  40139e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4013a0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4013a4:	bf14      	ite	ne
  4013a6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4013a8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4013aa:	2001      	movs	r0, #1
  4013ac:	e021      	b.n	4013f2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4013ae:	f000 011f 	and.w	r1, r0, #31
  4013b2:	2401      	movs	r4, #1
  4013b4:	4630      	mov	r0, r6
  4013b6:	fa04 f101 	lsl.w	r1, r4, r1
  4013ba:	462a      	mov	r2, r5
  4013bc:	4b0f      	ldr	r3, [pc, #60]	; (4013fc <pio_configure_pin+0x11c>)
  4013be:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4013c0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4013c2:	e016      	b.n	4013f2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4013c4:	f000 011f 	and.w	r1, r0, #31
  4013c8:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4013ca:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4013ce:	ea05 0304 	and.w	r3, r5, r4
  4013d2:	9300      	str	r3, [sp, #0]
  4013d4:	4630      	mov	r0, r6
  4013d6:	fa04 f101 	lsl.w	r1, r4, r1
  4013da:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4013de:	bf14      	ite	ne
  4013e0:	2200      	movne	r2, #0
  4013e2:	2201      	moveq	r2, #1
  4013e4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4013e8:	4d05      	ldr	r5, [pc, #20]	; (401400 <pio_configure_pin+0x120>)
  4013ea:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4013ec:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4013ee:	e000      	b.n	4013f2 <pio_configure_pin+0x112>

	default:
		return 0;
  4013f0:	2000      	movs	r0, #0
	}

	return 1;
}
  4013f2:	b002      	add	sp, #8
  4013f4:	bd70      	pop	{r4, r5, r6, pc}
  4013f6:	bf00      	nop
  4013f8:	004011b5 	.word	0x004011b5
  4013fc:	00401245 	.word	0x00401245
  401400:	00401279 	.word	0x00401279

00401404 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401404:	b5f0      	push	{r4, r5, r6, r7, lr}
  401406:	b083      	sub	sp, #12
  401408:	4607      	mov	r7, r0
  40140a:	460e      	mov	r6, r1
  40140c:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40140e:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  401412:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401416:	d038      	beq.n	40148a <pio_configure_pin_group+0x86>
  401418:	d809      	bhi.n	40142e <pio_configure_pin_group+0x2a>
  40141a:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  40141e:	d01c      	beq.n	40145a <pio_configure_pin_group+0x56>
  401420:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401424:	d025      	beq.n	401472 <pio_configure_pin_group+0x6e>
  401426:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40142a:	d150      	bne.n	4014ce <pio_configure_pin_group+0xca>
  40142c:	e009      	b.n	401442 <pio_configure_pin_group+0x3e>
  40142e:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401432:	d03a      	beq.n	4014aa <pio_configure_pin_group+0xa6>
  401434:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401438:	d037      	beq.n	4014aa <pio_configure_pin_group+0xa6>
  40143a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  40143e:	d030      	beq.n	4014a2 <pio_configure_pin_group+0x9e>
  401440:	e045      	b.n	4014ce <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401442:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401446:	4632      	mov	r2, r6
  401448:	4b22      	ldr	r3, [pc, #136]	; (4014d4 <pio_configure_pin_group+0xd0>)
  40144a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40144c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401450:	bf14      	ite	ne
  401452:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401454:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401456:	2001      	movs	r0, #1
  401458:	e03a      	b.n	4014d0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40145a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40145e:	4632      	mov	r2, r6
  401460:	4b1c      	ldr	r3, [pc, #112]	; (4014d4 <pio_configure_pin_group+0xd0>)
  401462:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401464:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401468:	bf14      	ite	ne
  40146a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40146c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40146e:	2001      	movs	r0, #1
  401470:	e02e      	b.n	4014d0 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401472:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401476:	4632      	mov	r2, r6
  401478:	4b16      	ldr	r3, [pc, #88]	; (4014d4 <pio_configure_pin_group+0xd0>)
  40147a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40147c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401480:	bf14      	ite	ne
  401482:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401484:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401486:	2001      	movs	r0, #1
  401488:	e022      	b.n	4014d0 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40148a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40148e:	4632      	mov	r2, r6
  401490:	4b10      	ldr	r3, [pc, #64]	; (4014d4 <pio_configure_pin_group+0xd0>)
  401492:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401494:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401498:	bf14      	ite	ne
  40149a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40149c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40149e:	2001      	movs	r0, #1
  4014a0:	e016      	b.n	4014d0 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4014a2:	4b0d      	ldr	r3, [pc, #52]	; (4014d8 <pio_configure_pin_group+0xd4>)
  4014a4:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4014a6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4014a8:	e012      	b.n	4014d0 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4014aa:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4014ae:	f005 0301 	and.w	r3, r5, #1
  4014b2:	9300      	str	r3, [sp, #0]
  4014b4:	4638      	mov	r0, r7
  4014b6:	4631      	mov	r1, r6
  4014b8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4014bc:	bf14      	ite	ne
  4014be:	2200      	movne	r2, #0
  4014c0:	2201      	moveq	r2, #1
  4014c2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4014c6:	4c05      	ldr	r4, [pc, #20]	; (4014dc <pio_configure_pin_group+0xd8>)
  4014c8:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4014ca:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4014cc:	e000      	b.n	4014d0 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4014ce:	2000      	movs	r0, #0
	}

	return 1;
}
  4014d0:	b003      	add	sp, #12
  4014d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4014d4:	004011b5 	.word	0x004011b5
  4014d8:	00401245 	.word	0x00401245
  4014dc:	00401279 	.word	0x00401279

004014e0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4014e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4014e4:	4604      	mov	r4, r0
  4014e6:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4014e8:	4b10      	ldr	r3, [pc, #64]	; (40152c <pio_handler_process+0x4c>)
  4014ea:	4798      	blx	r3
  4014ec:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4014ee:	4620      	mov	r0, r4
  4014f0:	4b0f      	ldr	r3, [pc, #60]	; (401530 <pio_handler_process+0x50>)
  4014f2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4014f4:	4005      	ands	r5, r0
  4014f6:	d017      	beq.n	401528 <pio_handler_process+0x48>
  4014f8:	4f0e      	ldr	r7, [pc, #56]	; (401534 <pio_handler_process+0x54>)
  4014fa:	f107 040c 	add.w	r4, r7, #12
  4014fe:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401500:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401504:	42b3      	cmp	r3, r6
  401506:	d10a      	bne.n	40151e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401508:	f854 1c08 	ldr.w	r1, [r4, #-8]
  40150c:	4229      	tst	r1, r5
  40150e:	d006      	beq.n	40151e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401510:	6823      	ldr	r3, [r4, #0]
  401512:	4630      	mov	r0, r6
  401514:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401516:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40151a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40151e:	42bc      	cmp	r4, r7
  401520:	d002      	beq.n	401528 <pio_handler_process+0x48>
  401522:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401524:	2d00      	cmp	r5, #0
  401526:	d1eb      	bne.n	401500 <pio_handler_process+0x20>
  401528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40152c:	004012a1 	.word	0x004012a1
  401530:	004012a5 	.word	0x004012a5
  401534:	20000b38 	.word	0x20000b38

00401538 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401538:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40153a:	4802      	ldr	r0, [pc, #8]	; (401544 <PIOA_Handler+0xc>)
  40153c:	210b      	movs	r1, #11
  40153e:	4b02      	ldr	r3, [pc, #8]	; (401548 <PIOA_Handler+0x10>)
  401540:	4798      	blx	r3
  401542:	bd08      	pop	{r3, pc}
  401544:	400e0e00 	.word	0x400e0e00
  401548:	004014e1 	.word	0x004014e1

0040154c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40154c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40154e:	4802      	ldr	r0, [pc, #8]	; (401558 <PIOB_Handler+0xc>)
  401550:	210c      	movs	r1, #12
  401552:	4b02      	ldr	r3, [pc, #8]	; (40155c <PIOB_Handler+0x10>)
  401554:	4798      	blx	r3
  401556:	bd08      	pop	{r3, pc}
  401558:	400e1000 	.word	0x400e1000
  40155c:	004014e1 	.word	0x004014e1

00401560 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401560:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401562:	4802      	ldr	r0, [pc, #8]	; (40156c <PIOC_Handler+0xc>)
  401564:	210d      	movs	r1, #13
  401566:	4b02      	ldr	r3, [pc, #8]	; (401570 <PIOC_Handler+0x10>)
  401568:	4798      	blx	r3
  40156a:	bd08      	pop	{r3, pc}
  40156c:	400e1200 	.word	0x400e1200
  401570:	004014e1 	.word	0x004014e1

00401574 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401574:	4b17      	ldr	r3, [pc, #92]	; (4015d4 <pmc_switch_mck_to_pllack+0x60>)
  401576:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401578:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  40157c:	4310      	orrs	r0, r2
  40157e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401580:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401582:	f013 0f08 	tst.w	r3, #8
  401586:	d109      	bne.n	40159c <pmc_switch_mck_to_pllack+0x28>
  401588:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40158c:	4911      	ldr	r1, [pc, #68]	; (4015d4 <pmc_switch_mck_to_pllack+0x60>)
  40158e:	e001      	b.n	401594 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401590:	3b01      	subs	r3, #1
  401592:	d019      	beq.n	4015c8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401594:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401596:	f012 0f08 	tst.w	r2, #8
  40159a:	d0f9      	beq.n	401590 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40159c:	4b0d      	ldr	r3, [pc, #52]	; (4015d4 <pmc_switch_mck_to_pllack+0x60>)
  40159e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4015a0:	f022 0203 	bic.w	r2, r2, #3
  4015a4:	f042 0202 	orr.w	r2, r2, #2
  4015a8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015aa:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4015ac:	f010 0008 	ands.w	r0, r0, #8
  4015b0:	d10c      	bne.n	4015cc <pmc_switch_mck_to_pllack+0x58>
  4015b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4015b6:	4907      	ldr	r1, [pc, #28]	; (4015d4 <pmc_switch_mck_to_pllack+0x60>)
  4015b8:	e001      	b.n	4015be <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015ba:	3b01      	subs	r3, #1
  4015bc:	d008      	beq.n	4015d0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4015c0:	f012 0f08 	tst.w	r2, #8
  4015c4:	d0f9      	beq.n	4015ba <pmc_switch_mck_to_pllack+0x46>
  4015c6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4015c8:	2001      	movs	r0, #1
  4015ca:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4015cc:	2000      	movs	r0, #0
  4015ce:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4015d0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4015d2:	4770      	bx	lr
  4015d4:	400e0400 	.word	0x400e0400

004015d8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015d8:	b138      	cbz	r0, 4015ea <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015da:	4911      	ldr	r1, [pc, #68]	; (401620 <pmc_switch_mainck_to_xtal+0x48>)
  4015dc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4015de:	4a11      	ldr	r2, [pc, #68]	; (401624 <pmc_switch_mainck_to_xtal+0x4c>)
  4015e0:	401a      	ands	r2, r3
  4015e2:	4b11      	ldr	r3, [pc, #68]	; (401628 <pmc_switch_mainck_to_xtal+0x50>)
  4015e4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015e6:	620b      	str	r3, [r1, #32]
  4015e8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015ea:	4a0d      	ldr	r2, [pc, #52]	; (401620 <pmc_switch_mainck_to_xtal+0x48>)
  4015ec:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015ee:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4015f2:	f023 0303 	bic.w	r3, r3, #3
  4015f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015fa:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4015fe:	0209      	lsls	r1, r1, #8
  401600:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401602:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401604:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401606:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401608:	f013 0f01 	tst.w	r3, #1
  40160c:	d0fb      	beq.n	401606 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40160e:	4a04      	ldr	r2, [pc, #16]	; (401620 <pmc_switch_mainck_to_xtal+0x48>)
  401610:	6a13      	ldr	r3, [r2, #32]
  401612:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401616:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40161a:	6213      	str	r3, [r2, #32]
  40161c:	4770      	bx	lr
  40161e:	bf00      	nop
  401620:	400e0400 	.word	0x400e0400
  401624:	fec8fffc 	.word	0xfec8fffc
  401628:	01370002 	.word	0x01370002

0040162c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40162c:	4b02      	ldr	r3, [pc, #8]	; (401638 <pmc_osc_is_ready_mainck+0xc>)
  40162e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401630:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401634:	4770      	bx	lr
  401636:	bf00      	nop
  401638:	400e0400 	.word	0x400e0400

0040163c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40163c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401640:	4b01      	ldr	r3, [pc, #4]	; (401648 <pmc_disable_pllack+0xc>)
  401642:	629a      	str	r2, [r3, #40]	; 0x28
  401644:	4770      	bx	lr
  401646:	bf00      	nop
  401648:	400e0400 	.word	0x400e0400

0040164c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40164c:	4b02      	ldr	r3, [pc, #8]	; (401658 <pmc_is_locked_pllack+0xc>)
  40164e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401650:	f000 0002 	and.w	r0, r0, #2
  401654:	4770      	bx	lr
  401656:	bf00      	nop
  401658:	400e0400 	.word	0x400e0400

0040165c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40165c:	281f      	cmp	r0, #31
  40165e:	d80d      	bhi.n	40167c <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401660:	4b08      	ldr	r3, [pc, #32]	; (401684 <pmc_enable_periph_clk+0x28>)
  401662:	699a      	ldr	r2, [r3, #24]
  401664:	2301      	movs	r3, #1
  401666:	4083      	lsls	r3, r0
  401668:	401a      	ands	r2, r3
  40166a:	4293      	cmp	r3, r2
  40166c:	d008      	beq.n	401680 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  40166e:	2301      	movs	r3, #1
  401670:	fa03 f000 	lsl.w	r0, r3, r0
  401674:	4b03      	ldr	r3, [pc, #12]	; (401684 <pmc_enable_periph_clk+0x28>)
  401676:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401678:	2000      	movs	r0, #0
  40167a:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40167c:	2001      	movs	r0, #1
  40167e:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401680:	2000      	movs	r0, #0
}
  401682:	4770      	bx	lr
  401684:	400e0400 	.word	0x400e0400

00401688 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401688:	e7fe      	b.n	401688 <Dummy_Handler>
  40168a:	bf00      	nop

0040168c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40168c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40168e:	4b1e      	ldr	r3, [pc, #120]	; (401708 <Reset_Handler+0x7c>)
  401690:	4a1e      	ldr	r2, [pc, #120]	; (40170c <Reset_Handler+0x80>)
  401692:	429a      	cmp	r2, r3
  401694:	d003      	beq.n	40169e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401696:	4b1e      	ldr	r3, [pc, #120]	; (401710 <Reset_Handler+0x84>)
  401698:	4a1b      	ldr	r2, [pc, #108]	; (401708 <Reset_Handler+0x7c>)
  40169a:	429a      	cmp	r2, r3
  40169c:	d304      	bcc.n	4016a8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40169e:	4b1d      	ldr	r3, [pc, #116]	; (401714 <Reset_Handler+0x88>)
  4016a0:	4a1d      	ldr	r2, [pc, #116]	; (401718 <Reset_Handler+0x8c>)
  4016a2:	429a      	cmp	r2, r3
  4016a4:	d30f      	bcc.n	4016c6 <Reset_Handler+0x3a>
  4016a6:	e01a      	b.n	4016de <Reset_Handler+0x52>
  4016a8:	4b1c      	ldr	r3, [pc, #112]	; (40171c <Reset_Handler+0x90>)
  4016aa:	4c1d      	ldr	r4, [pc, #116]	; (401720 <Reset_Handler+0x94>)
  4016ac:	1ae4      	subs	r4, r4, r3
  4016ae:	f024 0403 	bic.w	r4, r4, #3
  4016b2:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016b4:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4016b6:	4814      	ldr	r0, [pc, #80]	; (401708 <Reset_Handler+0x7c>)
  4016b8:	4914      	ldr	r1, [pc, #80]	; (40170c <Reset_Handler+0x80>)
  4016ba:	585a      	ldr	r2, [r3, r1]
  4016bc:	501a      	str	r2, [r3, r0]
  4016be:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016c0:	42a3      	cmp	r3, r4
  4016c2:	d1fa      	bne.n	4016ba <Reset_Handler+0x2e>
  4016c4:	e7eb      	b.n	40169e <Reset_Handler+0x12>
  4016c6:	4b17      	ldr	r3, [pc, #92]	; (401724 <Reset_Handler+0x98>)
  4016c8:	4917      	ldr	r1, [pc, #92]	; (401728 <Reset_Handler+0x9c>)
  4016ca:	1ac9      	subs	r1, r1, r3
  4016cc:	f021 0103 	bic.w	r1, r1, #3
  4016d0:	1d1a      	adds	r2, r3, #4
  4016d2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4016d4:	2200      	movs	r2, #0
  4016d6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4016da:	428b      	cmp	r3, r1
  4016dc:	d1fb      	bne.n	4016d6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4016de:	4a13      	ldr	r2, [pc, #76]	; (40172c <Reset_Handler+0xa0>)
  4016e0:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  4016e4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4016e8:	4911      	ldr	r1, [pc, #68]	; (401730 <Reset_Handler+0xa4>)
  4016ea:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4016ec:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  4016f0:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  4016f4:	d203      	bcs.n	4016fe <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4016f6:	688a      	ldr	r2, [r1, #8]
  4016f8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4016fc:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4016fe:	4b0d      	ldr	r3, [pc, #52]	; (401734 <Reset_Handler+0xa8>)
  401700:	4798      	blx	r3

	/* Branch to main function */
	main();
  401702:	4b0d      	ldr	r3, [pc, #52]	; (401738 <Reset_Handler+0xac>)
  401704:	4798      	blx	r3
  401706:	e7fe      	b.n	401706 <Reset_Handler+0x7a>
  401708:	20000000 	.word	0x20000000
  40170c:	00408e14 	.word	0x00408e14
  401710:	200009a8 	.word	0x200009a8
  401714:	20000c24 	.word	0x20000c24
  401718:	200009a8 	.word	0x200009a8
  40171c:	20000004 	.word	0x20000004
  401720:	200009ab 	.word	0x200009ab
  401724:	200009a4 	.word	0x200009a4
  401728:	20000c1f 	.word	0x20000c1f
  40172c:	00400000 	.word	0x00400000
  401730:	e000ed00 	.word	0xe000ed00
  401734:	00402c7d 	.word	0x00402c7d
  401738:	00401a21 	.word	0x00401a21

0040173c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  40173c:	4b39      	ldr	r3, [pc, #228]	; (401824 <SystemCoreClockUpdate+0xe8>)
  40173e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401740:	f003 0303 	and.w	r3, r3, #3
  401744:	2b01      	cmp	r3, #1
  401746:	d00f      	beq.n	401768 <SystemCoreClockUpdate+0x2c>
  401748:	b113      	cbz	r3, 401750 <SystemCoreClockUpdate+0x14>
  40174a:	2b02      	cmp	r3, #2
  40174c:	d029      	beq.n	4017a2 <SystemCoreClockUpdate+0x66>
  40174e:	e051      	b.n	4017f4 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401750:	4b35      	ldr	r3, [pc, #212]	; (401828 <SystemCoreClockUpdate+0xec>)
  401752:	695b      	ldr	r3, [r3, #20]
  401754:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401758:	bf14      	ite	ne
  40175a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40175e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401762:	4b32      	ldr	r3, [pc, #200]	; (40182c <SystemCoreClockUpdate+0xf0>)
  401764:	601a      	str	r2, [r3, #0]
  401766:	e045      	b.n	4017f4 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401768:	4b2e      	ldr	r3, [pc, #184]	; (401824 <SystemCoreClockUpdate+0xe8>)
  40176a:	6a1b      	ldr	r3, [r3, #32]
  40176c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401770:	d003      	beq.n	40177a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401772:	4a2f      	ldr	r2, [pc, #188]	; (401830 <SystemCoreClockUpdate+0xf4>)
  401774:	4b2d      	ldr	r3, [pc, #180]	; (40182c <SystemCoreClockUpdate+0xf0>)
  401776:	601a      	str	r2, [r3, #0]
  401778:	e03c      	b.n	4017f4 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40177a:	4a2e      	ldr	r2, [pc, #184]	; (401834 <SystemCoreClockUpdate+0xf8>)
  40177c:	4b2b      	ldr	r3, [pc, #172]	; (40182c <SystemCoreClockUpdate+0xf0>)
  40177e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401780:	4b28      	ldr	r3, [pc, #160]	; (401824 <SystemCoreClockUpdate+0xe8>)
  401782:	6a1b      	ldr	r3, [r3, #32]
  401784:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401788:	2b10      	cmp	r3, #16
  40178a:	d002      	beq.n	401792 <SystemCoreClockUpdate+0x56>
  40178c:	2b20      	cmp	r3, #32
  40178e:	d004      	beq.n	40179a <SystemCoreClockUpdate+0x5e>
  401790:	e030      	b.n	4017f4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401792:	4a29      	ldr	r2, [pc, #164]	; (401838 <SystemCoreClockUpdate+0xfc>)
  401794:	4b25      	ldr	r3, [pc, #148]	; (40182c <SystemCoreClockUpdate+0xf0>)
  401796:	601a      	str	r2, [r3, #0]
				break;
  401798:	e02c      	b.n	4017f4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40179a:	4a25      	ldr	r2, [pc, #148]	; (401830 <SystemCoreClockUpdate+0xf4>)
  40179c:	4b23      	ldr	r3, [pc, #140]	; (40182c <SystemCoreClockUpdate+0xf0>)
  40179e:	601a      	str	r2, [r3, #0]
				break;
  4017a0:	e028      	b.n	4017f4 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4017a2:	4b20      	ldr	r3, [pc, #128]	; (401824 <SystemCoreClockUpdate+0xe8>)
  4017a4:	6a1b      	ldr	r3, [r3, #32]
  4017a6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017aa:	d003      	beq.n	4017b4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017ac:	4a20      	ldr	r2, [pc, #128]	; (401830 <SystemCoreClockUpdate+0xf4>)
  4017ae:	4b1f      	ldr	r3, [pc, #124]	; (40182c <SystemCoreClockUpdate+0xf0>)
  4017b0:	601a      	str	r2, [r3, #0]
  4017b2:	e012      	b.n	4017da <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017b4:	4a1f      	ldr	r2, [pc, #124]	; (401834 <SystemCoreClockUpdate+0xf8>)
  4017b6:	4b1d      	ldr	r3, [pc, #116]	; (40182c <SystemCoreClockUpdate+0xf0>)
  4017b8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4017ba:	4b1a      	ldr	r3, [pc, #104]	; (401824 <SystemCoreClockUpdate+0xe8>)
  4017bc:	6a1b      	ldr	r3, [r3, #32]
  4017be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017c2:	2b10      	cmp	r3, #16
  4017c4:	d002      	beq.n	4017cc <SystemCoreClockUpdate+0x90>
  4017c6:	2b20      	cmp	r3, #32
  4017c8:	d004      	beq.n	4017d4 <SystemCoreClockUpdate+0x98>
  4017ca:	e006      	b.n	4017da <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4017cc:	4a1a      	ldr	r2, [pc, #104]	; (401838 <SystemCoreClockUpdate+0xfc>)
  4017ce:	4b17      	ldr	r3, [pc, #92]	; (40182c <SystemCoreClockUpdate+0xf0>)
  4017d0:	601a      	str	r2, [r3, #0]
				break;
  4017d2:	e002      	b.n	4017da <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4017d4:	4a16      	ldr	r2, [pc, #88]	; (401830 <SystemCoreClockUpdate+0xf4>)
  4017d6:	4b15      	ldr	r3, [pc, #84]	; (40182c <SystemCoreClockUpdate+0xf0>)
  4017d8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4017da:	4b12      	ldr	r3, [pc, #72]	; (401824 <SystemCoreClockUpdate+0xe8>)
  4017dc:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4017de:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4017e0:	4b12      	ldr	r3, [pc, #72]	; (40182c <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4017e2:	f3c0 400a 	ubfx	r0, r0, #16, #11
  4017e6:	681a      	ldr	r2, [r3, #0]
  4017e8:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4017ec:	b2c9      	uxtb	r1, r1
  4017ee:	fbb2 f2f1 	udiv	r2, r2, r1
  4017f2:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4017f4:	4b0b      	ldr	r3, [pc, #44]	; (401824 <SystemCoreClockUpdate+0xe8>)
  4017f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017fc:	2b70      	cmp	r3, #112	; 0x70
  4017fe:	d107      	bne.n	401810 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401800:	4b0a      	ldr	r3, [pc, #40]	; (40182c <SystemCoreClockUpdate+0xf0>)
  401802:	681a      	ldr	r2, [r3, #0]
  401804:	490d      	ldr	r1, [pc, #52]	; (40183c <SystemCoreClockUpdate+0x100>)
  401806:	fba1 0202 	umull	r0, r2, r1, r2
  40180a:	0852      	lsrs	r2, r2, #1
  40180c:	601a      	str	r2, [r3, #0]
  40180e:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401810:	4b04      	ldr	r3, [pc, #16]	; (401824 <SystemCoreClockUpdate+0xe8>)
  401812:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401814:	4b05      	ldr	r3, [pc, #20]	; (40182c <SystemCoreClockUpdate+0xf0>)
  401816:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40181a:	681a      	ldr	r2, [r3, #0]
  40181c:	40ca      	lsrs	r2, r1
  40181e:	601a      	str	r2, [r3, #0]
  401820:	4770      	bx	lr
  401822:	bf00      	nop
  401824:	400e0400 	.word	0x400e0400
  401828:	400e1410 	.word	0x400e1410
  40182c:	200000e4 	.word	0x200000e4
  401830:	00b71b00 	.word	0x00b71b00
  401834:	003d0900 	.word	0x003d0900
  401838:	007a1200 	.word	0x007a1200
  40183c:	aaaaaaab 	.word	0xaaaaaaab

00401840 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401840:	4b09      	ldr	r3, [pc, #36]	; (401868 <_sbrk+0x28>)
  401842:	681b      	ldr	r3, [r3, #0]
  401844:	b913      	cbnz	r3, 40184c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401846:	4a09      	ldr	r2, [pc, #36]	; (40186c <_sbrk+0x2c>)
  401848:	4b07      	ldr	r3, [pc, #28]	; (401868 <_sbrk+0x28>)
  40184a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40184c:	4b06      	ldr	r3, [pc, #24]	; (401868 <_sbrk+0x28>)
  40184e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401850:	181a      	adds	r2, r3, r0
  401852:	4907      	ldr	r1, [pc, #28]	; (401870 <_sbrk+0x30>)
  401854:	4291      	cmp	r1, r2
  401856:	db04      	blt.n	401862 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401858:	4610      	mov	r0, r2
  40185a:	4a03      	ldr	r2, [pc, #12]	; (401868 <_sbrk+0x28>)
  40185c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40185e:	4618      	mov	r0, r3
  401860:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401862:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401866:	4770      	bx	lr
  401868:	20000ba8 	.word	0x20000ba8
  40186c:	20001428 	.word	0x20001428
  401870:	20005ffc 	.word	0x20005ffc

00401874 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401874:	f04f 30ff 	mov.w	r0, #4294967295
  401878:	4770      	bx	lr
  40187a:	bf00      	nop

0040187c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40187c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401880:	604b      	str	r3, [r1, #4]

	return 0;
}
  401882:	2000      	movs	r0, #0
  401884:	4770      	bx	lr
  401886:	bf00      	nop

00401888 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401888:	2001      	movs	r0, #1
  40188a:	4770      	bx	lr

0040188c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40188c:	2000      	movs	r0, #0
  40188e:	4770      	bx	lr

00401890 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401890:	b5f0      	push	{r4, r5, r6, r7, lr}
  401892:	b083      	sub	sp, #12
  401894:	4605      	mov	r5, r0
  401896:	460c      	mov	r4, r1
	uint32_t val = 0;
  401898:	2300      	movs	r3, #0
  40189a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40189c:	4b18      	ldr	r3, [pc, #96]	; (401900 <usart_serial_getchar+0x70>)
  40189e:	4298      	cmp	r0, r3
  4018a0:	d107      	bne.n	4018b2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4018a2:	461f      	mov	r7, r3
  4018a4:	4e17      	ldr	r6, [pc, #92]	; (401904 <usart_serial_getchar+0x74>)
  4018a6:	4638      	mov	r0, r7
  4018a8:	4621      	mov	r1, r4
  4018aa:	47b0      	blx	r6
  4018ac:	2800      	cmp	r0, #0
  4018ae:	d1fa      	bne.n	4018a6 <usart_serial_getchar+0x16>
  4018b0:	e017      	b.n	4018e2 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018b2:	4b15      	ldr	r3, [pc, #84]	; (401908 <usart_serial_getchar+0x78>)
  4018b4:	4298      	cmp	r0, r3
  4018b6:	d107      	bne.n	4018c8 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4018b8:	461e      	mov	r6, r3
  4018ba:	4d12      	ldr	r5, [pc, #72]	; (401904 <usart_serial_getchar+0x74>)
  4018bc:	4630      	mov	r0, r6
  4018be:	4621      	mov	r1, r4
  4018c0:	47a8      	blx	r5
  4018c2:	2800      	cmp	r0, #0
  4018c4:	d1fa      	bne.n	4018bc <usart_serial_getchar+0x2c>
  4018c6:	e018      	b.n	4018fa <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4018c8:	4b10      	ldr	r3, [pc, #64]	; (40190c <usart_serial_getchar+0x7c>)
  4018ca:	4298      	cmp	r0, r3
  4018cc:	d109      	bne.n	4018e2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4018ce:	461e      	mov	r6, r3
  4018d0:	4d0f      	ldr	r5, [pc, #60]	; (401910 <usart_serial_getchar+0x80>)
  4018d2:	4630      	mov	r0, r6
  4018d4:	a901      	add	r1, sp, #4
  4018d6:	47a8      	blx	r5
  4018d8:	2800      	cmp	r0, #0
  4018da:	d1fa      	bne.n	4018d2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4018dc:	9b01      	ldr	r3, [sp, #4]
  4018de:	7023      	strb	r3, [r4, #0]
  4018e0:	e00b      	b.n	4018fa <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4018e2:	4b0c      	ldr	r3, [pc, #48]	; (401914 <usart_serial_getchar+0x84>)
  4018e4:	429d      	cmp	r5, r3
  4018e6:	d108      	bne.n	4018fa <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4018e8:	461e      	mov	r6, r3
  4018ea:	4d09      	ldr	r5, [pc, #36]	; (401910 <usart_serial_getchar+0x80>)
  4018ec:	4630      	mov	r0, r6
  4018ee:	a901      	add	r1, sp, #4
  4018f0:	47a8      	blx	r5
  4018f2:	2800      	cmp	r0, #0
  4018f4:	d1fa      	bne.n	4018ec <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4018f6:	9b01      	ldr	r3, [sp, #4]
  4018f8:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4018fa:	b003      	add	sp, #12
  4018fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4018fe:	bf00      	nop
  401900:	400e0600 	.word	0x400e0600
  401904:	00401051 	.word	0x00401051
  401908:	400e0800 	.word	0x400e0800
  40190c:	40024000 	.word	0x40024000
  401910:	00400619 	.word	0x00400619
  401914:	40028000 	.word	0x40028000

00401918 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401918:	b570      	push	{r4, r5, r6, lr}
  40191a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40191c:	4b1a      	ldr	r3, [pc, #104]	; (401988 <usart_serial_putchar+0x70>)
  40191e:	4298      	cmp	r0, r3
  401920:	d107      	bne.n	401932 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401922:	461e      	mov	r6, r3
  401924:	4d19      	ldr	r5, [pc, #100]	; (40198c <usart_serial_putchar+0x74>)
  401926:	4630      	mov	r0, r6
  401928:	4621      	mov	r1, r4
  40192a:	47a8      	blx	r5
  40192c:	2800      	cmp	r0, #0
  40192e:	d1fa      	bne.n	401926 <usart_serial_putchar+0xe>
  401930:	e020      	b.n	401974 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401932:	4b17      	ldr	r3, [pc, #92]	; (401990 <usart_serial_putchar+0x78>)
  401934:	4298      	cmp	r0, r3
  401936:	d107      	bne.n	401948 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401938:	461e      	mov	r6, r3
  40193a:	4d14      	ldr	r5, [pc, #80]	; (40198c <usart_serial_putchar+0x74>)
  40193c:	4630      	mov	r0, r6
  40193e:	4621      	mov	r1, r4
  401940:	47a8      	blx	r5
  401942:	2800      	cmp	r0, #0
  401944:	d1fa      	bne.n	40193c <usart_serial_putchar+0x24>
  401946:	e017      	b.n	401978 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401948:	4b12      	ldr	r3, [pc, #72]	; (401994 <usart_serial_putchar+0x7c>)
  40194a:	4298      	cmp	r0, r3
  40194c:	d107      	bne.n	40195e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  40194e:	461e      	mov	r6, r3
  401950:	4d11      	ldr	r5, [pc, #68]	; (401998 <usart_serial_putchar+0x80>)
  401952:	4630      	mov	r0, r6
  401954:	4621      	mov	r1, r4
  401956:	47a8      	blx	r5
  401958:	2800      	cmp	r0, #0
  40195a:	d1fa      	bne.n	401952 <usart_serial_putchar+0x3a>
  40195c:	e00e      	b.n	40197c <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40195e:	4b0f      	ldr	r3, [pc, #60]	; (40199c <usart_serial_putchar+0x84>)
  401960:	4298      	cmp	r0, r3
  401962:	d10d      	bne.n	401980 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  401964:	461e      	mov	r6, r3
  401966:	4d0c      	ldr	r5, [pc, #48]	; (401998 <usart_serial_putchar+0x80>)
  401968:	4630      	mov	r0, r6
  40196a:	4621      	mov	r1, r4
  40196c:	47a8      	blx	r5
  40196e:	2800      	cmp	r0, #0
  401970:	d1fa      	bne.n	401968 <usart_serial_putchar+0x50>
  401972:	e007      	b.n	401984 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401974:	2001      	movs	r0, #1
  401976:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401978:	2001      	movs	r0, #1
  40197a:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  40197c:	2001      	movs	r0, #1
  40197e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401980:	2000      	movs	r0, #0
  401982:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  401984:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  401986:	bd70      	pop	{r4, r5, r6, pc}
  401988:	400e0600 	.word	0x400e0600
  40198c:	0040103d 	.word	0x0040103d
  401990:	400e0800 	.word	0x400e0800
  401994:	40024000 	.word	0x40024000
  401998:	00400601 	.word	0x00400601
  40199c:	40028000 	.word	0x40028000

004019a0 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  4019a0:	4b02      	ldr	r3, [pc, #8]	; (4019ac <SysTick_Handler+0xc>)
  4019a2:	681a      	ldr	r2, [r3, #0]
  4019a4:	3201      	adds	r2, #1
  4019a6:	601a      	str	r2, [r3, #0]
  4019a8:	4770      	bx	lr
  4019aa:	bf00      	nop
  4019ac:	20000bb8 	.word	0x20000bb8

004019b0 <SPI_Handler>:
}

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void){
  4019b0:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  4019b2:	4b01      	ldr	r3, [pc, #4]	; (4019b8 <SPI_Handler+0x8>)
  4019b4:	4798      	blx	r3
  4019b6:	bd08      	pop	{r3, pc}
  4019b8:	00400be5 	.word	0x00400be5

004019bc <config_lcd>:
}

void config_lcd(void){
  4019bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  4019c0:	4c0f      	ldr	r4, [pc, #60]	; (401a00 <config_lcd+0x44>)
  4019c2:	27b0      	movs	r7, #176	; 0xb0
  4019c4:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  4019c6:	26dc      	movs	r6, #220	; 0xdc
  4019c8:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  4019ca:	2500      	movs	r5, #0
  4019cc:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  4019ce:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4019d2:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  4019d6:	4b0b      	ldr	r3, [pc, #44]	; (401a04 <config_lcd+0x48>)
  4019d8:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  4019da:	4620      	mov	r0, r4
  4019dc:	4b0a      	ldr	r3, [pc, #40]	; (401a08 <config_lcd+0x4c>)
  4019de:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4019e0:	2008      	movs	r0, #8
  4019e2:	4b0a      	ldr	r3, [pc, #40]	; (401a0c <config_lcd+0x50>)
  4019e4:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  4019e6:	4b0a      	ldr	r3, [pc, #40]	; (401a10 <config_lcd+0x54>)
  4019e8:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  4019ea:	4640      	mov	r0, r8
  4019ec:	4b09      	ldr	r3, [pc, #36]	; (401a14 <config_lcd+0x58>)
  4019ee:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4019f0:	4628      	mov	r0, r5
  4019f2:	4629      	mov	r1, r5
  4019f4:	463a      	mov	r2, r7
  4019f6:	4633      	mov	r3, r6
  4019f8:	4c07      	ldr	r4, [pc, #28]	; (401a18 <config_lcd+0x5c>)
  4019fa:	47a0      	blx	r4
  4019fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a00:	20000c10 	.word	0x20000c10
  401a04:	00400a59 	.word	0x00400a59
  401a08:	00400c95 	.word	0x00400c95
  401a0c:	004009fd 	.word	0x004009fd
  401a10:	00400bfd 	.word	0x00400bfd
  401a14:	00400c21 	.word	0x00400c21
  401a18:	00400e99 	.word	0x00400e99
  401a1c:	00000000 	.word	0x00000000

00401a20 <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

int main (void)
{
  401a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a24:	b0ab      	sub	sp, #172	; 0xac
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  401a26:	4b64      	ldr	r3, [pc, #400]	; (401bb8 <main+0x198>)
  401a28:	4798      	blx	r3
	board_init();
  401a2a:	4b64      	ldr	r3, [pc, #400]	; (401bbc <main+0x19c>)
  401a2c:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401a2e:	4b64      	ldr	r3, [pc, #400]	; (401bc0 <main+0x1a0>)
  401a30:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  401a34:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401a36:	21f0      	movs	r1, #240	; 0xf0
  401a38:	4a62      	ldr	r2, [pc, #392]	; (401bc4 <main+0x1a4>)
  401a3a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401a3e:	2400      	movs	r4, #0
  401a40:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401a42:	2207      	movs	r2, #7
  401a44:	601a      	str	r2, [r3, #0]
  401a46:	2008      	movs	r0, #8
  401a48:	4e5f      	ldr	r6, [pc, #380]	; (401bc8 <main+0x1a8>)
  401a4a:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401a4c:	4d5f      	ldr	r5, [pc, #380]	; (401bcc <main+0x1ac>)
  401a4e:	4b60      	ldr	r3, [pc, #384]	; (401bd0 <main+0x1b0>)
  401a50:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401a52:	4a60      	ldr	r2, [pc, #384]	; (401bd4 <main+0x1b4>)
  401a54:	4b60      	ldr	r3, [pc, #384]	; (401bd8 <main+0x1b8>)
  401a56:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401a58:	4a60      	ldr	r2, [pc, #384]	; (401bdc <main+0x1bc>)
  401a5a:	4b61      	ldr	r3, [pc, #388]	; (401be0 <main+0x1c0>)
  401a5c:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401a5e:	4b61      	ldr	r3, [pc, #388]	; (401be4 <main+0x1c4>)
  401a60:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.ul_baudrate = opt->baudrate;
  401a62:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401a66:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.ul_mode = opt->paritytype;
  401a68:	9410      	str	r4, [sp, #64]	; 0x40
  401a6a:	2008      	movs	r0, #8
  401a6c:	47b0      	blx	r6
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a6e:	4628      	mov	r0, r5
  401a70:	a90e      	add	r1, sp, #56	; 0x38
  401a72:	4b5d      	ldr	r3, [pc, #372]	; (401be8 <main+0x1c8>)
  401a74:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401a76:	4e5d      	ldr	r6, [pc, #372]	; (401bec <main+0x1cc>)
  401a78:	6833      	ldr	r3, [r6, #0]
  401a7a:	6898      	ldr	r0, [r3, #8]
  401a7c:	4621      	mov	r1, r4
  401a7e:	4d5c      	ldr	r5, [pc, #368]	; (401bf0 <main+0x1d0>)
  401a80:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401a82:	6833      	ldr	r3, [r6, #0]
  401a84:	6858      	ldr	r0, [r3, #4]
  401a86:	4621      	mov	r1, r4
  401a88:	47a8      	blx	r5
	}

	/* Insert application code here, after the board has been initialized. */
	
	configure_console();
	config_lcd();
  401a8a:	4b5a      	ldr	r3, [pc, #360]	; (401bf4 <main+0x1d4>)
  401a8c:	4798      	blx	r3
	
	twi_init();
  401a8e:	4b5a      	ldr	r3, [pc, #360]	; (401bf8 <main+0x1d8>)
  401a90:	4798      	blx	r3
	/*TWI0 / TWI1:
	- Clock:	PA4 / PB5 (Laranja)
	- Data:		PA3 / PB4 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	adxl_init();
  401a92:	4b5a      	ldr	r3, [pc, #360]	; (401bfc <main+0x1dc>)
  401a94:	4798      	blx	r3
	itg_init();
  401a96:	4b5a      	ldr	r3, [pc, #360]	; (401c00 <main+0x1e0>)
  401a98:	4798      	blx	r3
	
	ili9225_set_foreground_color(COLOR_BLACK);
  401a9a:	4620      	mov	r0, r4
  401a9c:	4b59      	ldr	r3, [pc, #356]	; (401c04 <main+0x1e4>)
  401a9e:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"Teste TWI IMU");
  401aa0:	200a      	movs	r0, #10
  401aa2:	4601      	mov	r1, r0
  401aa4:	4a58      	ldr	r2, [pc, #352]	; (401c08 <main+0x1e8>)
  401aa6:	4b59      	ldr	r3, [pc, #356]	; (401c0c <main+0x1ec>)
  401aa8:	4798      	blx	r3
	
	char buf[100];
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
  401aaa:	4b59      	ldr	r3, [pc, #356]	; (401c10 <main+0x1f0>)
  401aac:	681a      	ldr	r2, [r3, #0]
  401aae:	4b59      	ldr	r3, [pc, #356]	; (401c14 <main+0x1f4>)
  401ab0:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
  401ab2:	f8df 815c 	ldr.w	r8, [pc, #348]	; 401c10 <main+0x1f0>
  401ab6:	461f      	mov	r7, r3
			cont_ticks = g_ul_ms_ticks;
			get_all_acel_value(&acel_adxl);
			acel_adxl[0] = acel_adxl[0];// - 400.0;
			acel_adxl[1] = acel_adxl[1];// + 500.0;
			acel_adxl[2] = acel_adxl[2];// - 5000.0;
			angleYX = atanf(acel_adxl[0]/acel_adxl[1]) * (180.0/PI);
  401ab8:	a53d      	add	r5, pc, #244	; (adr r5, 401bb0 <main+0x190>)
  401aba:	e9d5 4500 	ldrd	r4, r5, [r5]
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
			cont_ticks = g_ul_ms_ticks;
			get_all_acel_value(&acel_adxl);
  401abe:	f8df 9188 	ldr.w	r9, [pc, #392]	; 401c48 <main+0x228>
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

int main (void)
{
  401ac2:	2600      	movs	r6, #0
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
	
	while(1){
		
		if ( (g_ul_ms_ticks - cont_ticks) >= 20 ){
  401ac4:	f8d8 2000 	ldr.w	r2, [r8]
  401ac8:	683b      	ldr	r3, [r7, #0]
  401aca:	1ad3      	subs	r3, r2, r3
  401acc:	2b13      	cmp	r3, #19
  401ace:	d92c      	bls.n	401b2a <main+0x10a>
			cont_ticks = g_ul_ms_ticks;
  401ad0:	f8d8 3000 	ldr.w	r3, [r8]
  401ad4:	603b      	str	r3, [r7, #0]
			get_all_acel_value(&acel_adxl);
  401ad6:	4648      	mov	r0, r9
  401ad8:	4b4f      	ldr	r3, [pc, #316]	; (401c18 <main+0x1f8>)
  401ada:	4798      	blx	r3
			acel_adxl[0] = acel_adxl[0];// - 400.0;
			acel_adxl[1] = acel_adxl[1];// + 500.0;
			acel_adxl[2] = acel_adxl[2];// - 5000.0;
			angleYX = atanf(acel_adxl[0]/acel_adxl[1]) * (180.0/PI);
  401adc:	f8d9 0000 	ldr.w	r0, [r9]
  401ae0:	f8d9 1004 	ldr.w	r1, [r9, #4]
  401ae4:	4b4d      	ldr	r3, [pc, #308]	; (401c1c <main+0x1fc>)
  401ae6:	4798      	blx	r3
  401ae8:	4b4d      	ldr	r3, [pc, #308]	; (401c20 <main+0x200>)
  401aea:	4798      	blx	r3
  401aec:	f8df b150 	ldr.w	fp, [pc, #336]	; 401c40 <main+0x220>
  401af0:	f8df a148 	ldr.w	sl, [pc, #328]	; 401c3c <main+0x21c>
  401af4:	47d0      	blx	sl
  401af6:	4622      	mov	r2, r4
  401af8:	462b      	mov	r3, r5
  401afa:	f8df c150 	ldr.w	ip, [pc, #336]	; 401c4c <main+0x22c>
  401afe:	47e0      	blx	ip
  401b00:	4b48      	ldr	r3, [pc, #288]	; (401c24 <main+0x204>)
  401b02:	4798      	blx	r3
  401b04:	f8cb 0000 	str.w	r0, [fp]
			get_all_gyro_value(&gyro_itg);
  401b08:	4847      	ldr	r0, [pc, #284]	; (401c28 <main+0x208>)
  401b0a:	4b48      	ldr	r3, [pc, #288]	; (401c2c <main+0x20c>)
  401b0c:	4798      	blx	r3
			snprintf(buf, sizeof(buf),"%.4f\n", angleYX);
  401b0e:	f8db 0000 	ldr.w	r0, [fp]
  401b12:	47d0      	blx	sl
  401b14:	e9cd 0100 	strd	r0, r1, [sp]
  401b18:	a811      	add	r0, sp, #68	; 0x44
  401b1a:	2164      	movs	r1, #100	; 0x64
  401b1c:	4a44      	ldr	r2, [pc, #272]	; (401c30 <main+0x210>)
  401b1e:	4b45      	ldr	r3, [pc, #276]	; (401c34 <main+0x214>)
  401b20:	4798      	blx	r3
			printf(buf);
  401b22:	a811      	add	r0, sp, #68	; 0x44
  401b24:	4b44      	ldr	r3, [pc, #272]	; (401c38 <main+0x218>)
  401b26:	4798      	blx	r3
			cont++;
  401b28:	3601      	adds	r6, #1
		}
		
		if (cont >= 50){
  401b2a:	2e31      	cmp	r6, #49	; 0x31
  401b2c:	d9ca      	bls.n	401ac4 <main+0xa4>
			cont = 0;
			/*snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));*/
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f"
  401b2e:	4e43      	ldr	r6, [pc, #268]	; (401c3c <main+0x21c>)
  401b30:	f8d9 0000 	ldr.w	r0, [r9]
  401b34:	47b0      	blx	r6
  401b36:	e9cd 0100 	strd	r0, r1, [sp]
  401b3a:	f8d9 0004 	ldr.w	r0, [r9, #4]
  401b3e:	47b0      	blx	r6
  401b40:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401b44:	f8d9 0008 	ldr.w	r0, [r9, #8]
  401b48:	47b0      	blx	r6
  401b4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401b4e:	4b3c      	ldr	r3, [pc, #240]	; (401c40 <main+0x220>)
  401b50:	6818      	ldr	r0, [r3, #0]
  401b52:	47b0      	blx	r6
  401b54:	e9cd 0106 	strd	r0, r1, [sp, #24]
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angleYX, gyro_itg[0], gyro_itg[1], gyro_itg[2]);
  401b58:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 401c28 <main+0x208>
		
		if (cont >= 50){
			cont = 0;
			/*snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));*/
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nYX = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f"
  401b5c:	f8da 0000 	ldr.w	r0, [sl]
  401b60:	47b0      	blx	r6
  401b62:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401b66:	f8da 0004 	ldr.w	r0, [sl, #4]
  401b6a:	47b0      	blx	r6
  401b6c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401b70:	f8da 0008 	ldr.w	r0, [sl, #8]
  401b74:	47b0      	blx	r6
  401b76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  401b7a:	a811      	add	r0, sp, #68	; 0x44
  401b7c:	2164      	movs	r1, #100	; 0x64
  401b7e:	4a31      	ldr	r2, [pc, #196]	; (401c44 <main+0x224>)
  401b80:	4b2c      	ldr	r3, [pc, #176]	; (401c34 <main+0x214>)
  401b82:	4798      	blx	r3
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angleYX, gyro_itg[0], gyro_itg[1], gyro_itg[2]);
			ili9225_set_foreground_color(COLOR_WHITE);
  401b84:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401b88:	4e1e      	ldr	r6, [pc, #120]	; (401c04 <main+0x1e4>)
  401b8a:	47b0      	blx	r6
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401b8c:	2000      	movs	r0, #0
  401b8e:	211e      	movs	r1, #30
  401b90:	22b0      	movs	r2, #176	; 0xb0
  401b92:	23dc      	movs	r3, #220	; 0xdc
  401b94:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 401c50 <main+0x230>
  401b98:	47e0      	blx	ip
			ili9225_set_foreground_color(COLOR_BLACK);
  401b9a:	2000      	movs	r0, #0
  401b9c:	47b0      	blx	r6
			ili9225_draw_string(10, 30, (uint8_t*) buf);
  401b9e:	200a      	movs	r0, #10
  401ba0:	211e      	movs	r1, #30
  401ba2:	aa11      	add	r2, sp, #68	; 0x44
  401ba4:	4b19      	ldr	r3, [pc, #100]	; (401c0c <main+0x1ec>)
  401ba6:	4798      	blx	r3
  401ba8:	e78b      	b.n	401ac2 <main+0xa2>
  401baa:	bf00      	nop
  401bac:	f3af 8000 	nop.w
  401bb0:	1a53b118 	.word	0x1a53b118
  401bb4:	404ca5dc 	.word	0x404ca5dc
  401bb8:	00401065 	.word	0x00401065
  401bbc:	004010c9 	.word	0x004010c9
  401bc0:	e000e010 	.word	0xe000e010
  401bc4:	e000ed00 	.word	0xe000ed00
  401bc8:	0040165d 	.word	0x0040165d
  401bcc:	400e0600 	.word	0x400e0600
  401bd0:	20000c0c 	.word	0x20000c0c
  401bd4:	00401919 	.word	0x00401919
  401bd8:	20000c08 	.word	0x20000c08
  401bdc:	00401891 	.word	0x00401891
  401be0:	20000c04 	.word	0x20000c04
  401be4:	02dc6c00 	.word	0x02dc6c00
  401be8:	00401005 	.word	0x00401005
  401bec:	200000e8 	.word	0x200000e8
  401bf0:	00402d81 	.word	0x00402d81
  401bf4:	004019bd 	.word	0x004019bd
  401bf8:	00400631 	.word	0x00400631
  401bfc:	004006bd 	.word	0x004006bd
  401c00:	00400715 	.word	0x00400715
  401c04:	00400c21 	.word	0x00400c21
  401c08:	00408b84 	.word	0x00408b84
  401c0c:	00400f51 	.word	0x00400f51
  401c10:	20000bb8 	.word	0x20000bb8
  401c14:	20000bbc 	.word	0x20000bbc
  401c18:	00400871 	.word	0x00400871
  401c1c:	00402a59 	.word	0x00402a59
  401c20:	00401c59 	.word	0x00401c59
  401c24:	00402635 	.word	0x00402635
  401c28:	20000bc4 	.word	0x20000bc4
  401c2c:	00400791 	.word	0x00400791
  401c30:	00408b94 	.word	0x00408b94
  401c34:	00402ed5 	.word	0x00402ed5
  401c38:	00402cc9 	.word	0x00402cc9
  401c3c:	00402169 	.word	0x00402169
  401c40:	20000bc0 	.word	0x20000bc0
  401c44:	00408b9c 	.word	0x00408b9c
  401c48:	20000bac 	.word	0x20000bac
  401c4c:	00402211 	.word	0x00402211
  401c50:	00400e99 	.word	0x00400e99
  401c54:	f3af 8000 	nop.w

00401c58 <atanf>:
  401c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c5c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  401c60:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  401c64:	4604      	mov	r4, r0
  401c66:	4607      	mov	r7, r0
  401c68:	db0d      	blt.n	401c86 <atanf+0x2e>
  401c6a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  401c6e:	dd04      	ble.n	401c7a <atanf+0x22>
  401c70:	4601      	mov	r1, r0
  401c72:	f000 fd35 	bl	4026e0 <__addsf3>
  401c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c7a:	2800      	cmp	r0, #0
  401c7c:	f340 80df 	ble.w	401e3e <atanf+0x1e6>
  401c80:	4872      	ldr	r0, [pc, #456]	; (401e4c <atanf+0x1f4>)
  401c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c86:	4b72      	ldr	r3, [pc, #456]	; (401e50 <atanf+0x1f8>)
  401c88:	429d      	cmp	r5, r3
  401c8a:	dc0d      	bgt.n	401ca8 <atanf+0x50>
  401c8c:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  401c90:	da58      	bge.n	401d44 <atanf+0xec>
  401c92:	4970      	ldr	r1, [pc, #448]	; (401e54 <atanf+0x1fc>)
  401c94:	f000 fd24 	bl	4026e0 <__addsf3>
  401c98:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401c9c:	f000 ffe4 	bl	402c68 <__aeabi_fcmpgt>
  401ca0:	2800      	cmp	r0, #0
  401ca2:	f040 80cf 	bne.w	401e44 <atanf+0x1ec>
  401ca6:	e04d      	b.n	401d44 <atanf+0xec>
  401ca8:	f000 f8f6 	bl	401e98 <fabsf>
  401cac:	4b6a      	ldr	r3, [pc, #424]	; (401e58 <atanf+0x200>)
  401cae:	4604      	mov	r4, r0
  401cb0:	429d      	cmp	r5, r3
  401cb2:	dc28      	bgt.n	401d06 <atanf+0xae>
  401cb4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  401cb8:	429d      	cmp	r5, r3
  401cba:	dc13      	bgt.n	401ce4 <atanf+0x8c>
  401cbc:	4601      	mov	r1, r0
  401cbe:	f000 fd0f 	bl	4026e0 <__addsf3>
  401cc2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401cc6:	f000 fd09 	bl	4026dc <__aeabi_fsub>
  401cca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401cce:	4605      	mov	r5, r0
  401cd0:	4620      	mov	r0, r4
  401cd2:	f000 fd05 	bl	4026e0 <__addsf3>
  401cd6:	4601      	mov	r1, r0
  401cd8:	4628      	mov	r0, r5
  401cda:	f000 febd 	bl	402a58 <__aeabi_fdiv>
  401cde:	2600      	movs	r6, #0
  401ce0:	4604      	mov	r4, r0
  401ce2:	e031      	b.n	401d48 <atanf+0xf0>
  401ce4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401ce8:	f000 fcf8 	bl	4026dc <__aeabi_fsub>
  401cec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401cf0:	4605      	mov	r5, r0
  401cf2:	4620      	mov	r0, r4
  401cf4:	f000 fcf4 	bl	4026e0 <__addsf3>
  401cf8:	4601      	mov	r1, r0
  401cfa:	4628      	mov	r0, r5
  401cfc:	f000 feac 	bl	402a58 <__aeabi_fdiv>
  401d00:	2601      	movs	r6, #1
  401d02:	4604      	mov	r4, r0
  401d04:	e020      	b.n	401d48 <atanf+0xf0>
  401d06:	4b55      	ldr	r3, [pc, #340]	; (401e5c <atanf+0x204>)
  401d08:	429d      	cmp	r5, r3
  401d0a:	dc14      	bgt.n	401d36 <atanf+0xde>
  401d0c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d10:	f000 fce4 	bl	4026dc <__aeabi_fsub>
  401d14:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  401d18:	4605      	mov	r5, r0
  401d1a:	4620      	mov	r0, r4
  401d1c:	f000 fde8 	bl	4028f0 <__aeabi_fmul>
  401d20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  401d24:	f000 fcdc 	bl	4026e0 <__addsf3>
  401d28:	4601      	mov	r1, r0
  401d2a:	4628      	mov	r0, r5
  401d2c:	f000 fe94 	bl	402a58 <__aeabi_fdiv>
  401d30:	2602      	movs	r6, #2
  401d32:	4604      	mov	r4, r0
  401d34:	e008      	b.n	401d48 <atanf+0xf0>
  401d36:	4621      	mov	r1, r4
  401d38:	4849      	ldr	r0, [pc, #292]	; (401e60 <atanf+0x208>)
  401d3a:	f000 fe8d 	bl	402a58 <__aeabi_fdiv>
  401d3e:	2603      	movs	r6, #3
  401d40:	4604      	mov	r4, r0
  401d42:	e001      	b.n	401d48 <atanf+0xf0>
  401d44:	f04f 36ff 	mov.w	r6, #4294967295
  401d48:	4621      	mov	r1, r4
  401d4a:	4620      	mov	r0, r4
  401d4c:	f000 fdd0 	bl	4028f0 <__aeabi_fmul>
  401d50:	4601      	mov	r1, r0
  401d52:	4680      	mov	r8, r0
  401d54:	f000 fdcc 	bl	4028f0 <__aeabi_fmul>
  401d58:	4942      	ldr	r1, [pc, #264]	; (401e64 <atanf+0x20c>)
  401d5a:	4605      	mov	r5, r0
  401d5c:	f000 fdc8 	bl	4028f0 <__aeabi_fmul>
  401d60:	4941      	ldr	r1, [pc, #260]	; (401e68 <atanf+0x210>)
  401d62:	f000 fcbd 	bl	4026e0 <__addsf3>
  401d66:	4601      	mov	r1, r0
  401d68:	4628      	mov	r0, r5
  401d6a:	f000 fdc1 	bl	4028f0 <__aeabi_fmul>
  401d6e:	493f      	ldr	r1, [pc, #252]	; (401e6c <atanf+0x214>)
  401d70:	f000 fcb6 	bl	4026e0 <__addsf3>
  401d74:	4601      	mov	r1, r0
  401d76:	4628      	mov	r0, r5
  401d78:	f000 fdba 	bl	4028f0 <__aeabi_fmul>
  401d7c:	493c      	ldr	r1, [pc, #240]	; (401e70 <atanf+0x218>)
  401d7e:	f000 fcaf 	bl	4026e0 <__addsf3>
  401d82:	4601      	mov	r1, r0
  401d84:	4628      	mov	r0, r5
  401d86:	f000 fdb3 	bl	4028f0 <__aeabi_fmul>
  401d8a:	493a      	ldr	r1, [pc, #232]	; (401e74 <atanf+0x21c>)
  401d8c:	f000 fca8 	bl	4026e0 <__addsf3>
  401d90:	4601      	mov	r1, r0
  401d92:	4628      	mov	r0, r5
  401d94:	f000 fdac 	bl	4028f0 <__aeabi_fmul>
  401d98:	4937      	ldr	r1, [pc, #220]	; (401e78 <atanf+0x220>)
  401d9a:	f000 fca1 	bl	4026e0 <__addsf3>
  401d9e:	4601      	mov	r1, r0
  401da0:	4640      	mov	r0, r8
  401da2:	f000 fda5 	bl	4028f0 <__aeabi_fmul>
  401da6:	4935      	ldr	r1, [pc, #212]	; (401e7c <atanf+0x224>)
  401da8:	4680      	mov	r8, r0
  401daa:	4628      	mov	r0, r5
  401dac:	f000 fda0 	bl	4028f0 <__aeabi_fmul>
  401db0:	4933      	ldr	r1, [pc, #204]	; (401e80 <atanf+0x228>)
  401db2:	f000 fc93 	bl	4026dc <__aeabi_fsub>
  401db6:	4601      	mov	r1, r0
  401db8:	4628      	mov	r0, r5
  401dba:	f000 fd99 	bl	4028f0 <__aeabi_fmul>
  401dbe:	4931      	ldr	r1, [pc, #196]	; (401e84 <atanf+0x22c>)
  401dc0:	f000 fc8c 	bl	4026dc <__aeabi_fsub>
  401dc4:	4601      	mov	r1, r0
  401dc6:	4628      	mov	r0, r5
  401dc8:	f000 fd92 	bl	4028f0 <__aeabi_fmul>
  401dcc:	492e      	ldr	r1, [pc, #184]	; (401e88 <atanf+0x230>)
  401dce:	f000 fc85 	bl	4026dc <__aeabi_fsub>
  401dd2:	4601      	mov	r1, r0
  401dd4:	4628      	mov	r0, r5
  401dd6:	f000 fd8b 	bl	4028f0 <__aeabi_fmul>
  401dda:	492c      	ldr	r1, [pc, #176]	; (401e8c <atanf+0x234>)
  401ddc:	f000 fc7e 	bl	4026dc <__aeabi_fsub>
  401de0:	4601      	mov	r1, r0
  401de2:	4628      	mov	r0, r5
  401de4:	f000 fd84 	bl	4028f0 <__aeabi_fmul>
  401de8:	1c73      	adds	r3, r6, #1
  401dea:	4601      	mov	r1, r0
  401dec:	d10c      	bne.n	401e08 <atanf+0x1b0>
  401dee:	4640      	mov	r0, r8
  401df0:	f000 fc76 	bl	4026e0 <__addsf3>
  401df4:	4601      	mov	r1, r0
  401df6:	4620      	mov	r0, r4
  401df8:	f000 fd7a 	bl	4028f0 <__aeabi_fmul>
  401dfc:	4601      	mov	r1, r0
  401dfe:	4620      	mov	r0, r4
  401e00:	f000 fc6c 	bl	4026dc <__aeabi_fsub>
  401e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e08:	4640      	mov	r0, r8
  401e0a:	f000 fc69 	bl	4026e0 <__addsf3>
  401e0e:	4d20      	ldr	r5, [pc, #128]	; (401e90 <atanf+0x238>)
  401e10:	4601      	mov	r1, r0
  401e12:	4620      	mov	r0, r4
  401e14:	f000 fd6c 	bl	4028f0 <__aeabi_fmul>
  401e18:	eb05 0386 	add.w	r3, r5, r6, lsl #2
  401e1c:	6919      	ldr	r1, [r3, #16]
  401e1e:	f000 fc5d 	bl	4026dc <__aeabi_fsub>
  401e22:	4621      	mov	r1, r4
  401e24:	f000 fc5a 	bl	4026dc <__aeabi_fsub>
  401e28:	4601      	mov	r1, r0
  401e2a:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
  401e2e:	f000 fc55 	bl	4026dc <__aeabi_fsub>
  401e32:	2f00      	cmp	r7, #0
  401e34:	da07      	bge.n	401e46 <atanf+0x1ee>
  401e36:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  401e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e3e:	4815      	ldr	r0, [pc, #84]	; (401e94 <atanf+0x23c>)
  401e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e44:	4620      	mov	r0, r4
  401e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e4a:	bf00      	nop
  401e4c:	3fc90fdb 	.word	0x3fc90fdb
  401e50:	3edfffff 	.word	0x3edfffff
  401e54:	7149f2ca 	.word	0x7149f2ca
  401e58:	3f97ffff 	.word	0x3f97ffff
  401e5c:	401bffff 	.word	0x401bffff
  401e60:	bf800000 	.word	0xbf800000
  401e64:	3c8569d7 	.word	0x3c8569d7
  401e68:	3d4bda59 	.word	0x3d4bda59
  401e6c:	3d886b35 	.word	0x3d886b35
  401e70:	3dba2e6e 	.word	0x3dba2e6e
  401e74:	3e124925 	.word	0x3e124925
  401e78:	3eaaaaab 	.word	0x3eaaaaab
  401e7c:	bd15a221 	.word	0xbd15a221
  401e80:	3d6ef16b 	.word	0x3d6ef16b
  401e84:	3d9d8795 	.word	0x3d9d8795
  401e88:	3de38e38 	.word	0x3de38e38
  401e8c:	3e4ccccd 	.word	0x3e4ccccd
  401e90:	00408bec 	.word	0x00408bec
  401e94:	bfc90fdb 	.word	0xbfc90fdb

00401e98 <fabsf>:
  401e98:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  401e9c:	4770      	bx	lr
	...

00401ea0 <__aeabi_drsub>:
  401ea0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401ea4:	e002      	b.n	401eac <__adddf3>
  401ea6:	bf00      	nop

00401ea8 <__aeabi_dsub>:
  401ea8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401eac <__adddf3>:
  401eac:	b530      	push	{r4, r5, lr}
  401eae:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401eb2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401eb6:	ea94 0f05 	teq	r4, r5
  401eba:	bf08      	it	eq
  401ebc:	ea90 0f02 	teqeq	r0, r2
  401ec0:	bf1f      	itttt	ne
  401ec2:	ea54 0c00 	orrsne.w	ip, r4, r0
  401ec6:	ea55 0c02 	orrsne.w	ip, r5, r2
  401eca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401ece:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ed2:	f000 80e2 	beq.w	40209a <__adddf3+0x1ee>
  401ed6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401eda:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401ede:	bfb8      	it	lt
  401ee0:	426d      	neglt	r5, r5
  401ee2:	dd0c      	ble.n	401efe <__adddf3+0x52>
  401ee4:	442c      	add	r4, r5
  401ee6:	ea80 0202 	eor.w	r2, r0, r2
  401eea:	ea81 0303 	eor.w	r3, r1, r3
  401eee:	ea82 0000 	eor.w	r0, r2, r0
  401ef2:	ea83 0101 	eor.w	r1, r3, r1
  401ef6:	ea80 0202 	eor.w	r2, r0, r2
  401efa:	ea81 0303 	eor.w	r3, r1, r3
  401efe:	2d36      	cmp	r5, #54	; 0x36
  401f00:	bf88      	it	hi
  401f02:	bd30      	pophi	{r4, r5, pc}
  401f04:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401f08:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401f0c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401f10:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401f14:	d002      	beq.n	401f1c <__adddf3+0x70>
  401f16:	4240      	negs	r0, r0
  401f18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401f1c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401f20:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401f24:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401f28:	d002      	beq.n	401f30 <__adddf3+0x84>
  401f2a:	4252      	negs	r2, r2
  401f2c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401f30:	ea94 0f05 	teq	r4, r5
  401f34:	f000 80a7 	beq.w	402086 <__adddf3+0x1da>
  401f38:	f1a4 0401 	sub.w	r4, r4, #1
  401f3c:	f1d5 0e20 	rsbs	lr, r5, #32
  401f40:	db0d      	blt.n	401f5e <__adddf3+0xb2>
  401f42:	fa02 fc0e 	lsl.w	ip, r2, lr
  401f46:	fa22 f205 	lsr.w	r2, r2, r5
  401f4a:	1880      	adds	r0, r0, r2
  401f4c:	f141 0100 	adc.w	r1, r1, #0
  401f50:	fa03 f20e 	lsl.w	r2, r3, lr
  401f54:	1880      	adds	r0, r0, r2
  401f56:	fa43 f305 	asr.w	r3, r3, r5
  401f5a:	4159      	adcs	r1, r3
  401f5c:	e00e      	b.n	401f7c <__adddf3+0xd0>
  401f5e:	f1a5 0520 	sub.w	r5, r5, #32
  401f62:	f10e 0e20 	add.w	lr, lr, #32
  401f66:	2a01      	cmp	r2, #1
  401f68:	fa03 fc0e 	lsl.w	ip, r3, lr
  401f6c:	bf28      	it	cs
  401f6e:	f04c 0c02 	orrcs.w	ip, ip, #2
  401f72:	fa43 f305 	asr.w	r3, r3, r5
  401f76:	18c0      	adds	r0, r0, r3
  401f78:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401f7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401f80:	d507      	bpl.n	401f92 <__adddf3+0xe6>
  401f82:	f04f 0e00 	mov.w	lr, #0
  401f86:	f1dc 0c00 	rsbs	ip, ip, #0
  401f8a:	eb7e 0000 	sbcs.w	r0, lr, r0
  401f8e:	eb6e 0101 	sbc.w	r1, lr, r1
  401f92:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401f96:	d31b      	bcc.n	401fd0 <__adddf3+0x124>
  401f98:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401f9c:	d30c      	bcc.n	401fb8 <__adddf3+0x10c>
  401f9e:	0849      	lsrs	r1, r1, #1
  401fa0:	ea5f 0030 	movs.w	r0, r0, rrx
  401fa4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401fa8:	f104 0401 	add.w	r4, r4, #1
  401fac:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401fb0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401fb4:	f080 809a 	bcs.w	4020ec <__adddf3+0x240>
  401fb8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401fbc:	bf08      	it	eq
  401fbe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401fc2:	f150 0000 	adcs.w	r0, r0, #0
  401fc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401fca:	ea41 0105 	orr.w	r1, r1, r5
  401fce:	bd30      	pop	{r4, r5, pc}
  401fd0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401fd4:	4140      	adcs	r0, r0
  401fd6:	eb41 0101 	adc.w	r1, r1, r1
  401fda:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fde:	f1a4 0401 	sub.w	r4, r4, #1
  401fe2:	d1e9      	bne.n	401fb8 <__adddf3+0x10c>
  401fe4:	f091 0f00 	teq	r1, #0
  401fe8:	bf04      	itt	eq
  401fea:	4601      	moveq	r1, r0
  401fec:	2000      	moveq	r0, #0
  401fee:	fab1 f381 	clz	r3, r1
  401ff2:	bf08      	it	eq
  401ff4:	3320      	addeq	r3, #32
  401ff6:	f1a3 030b 	sub.w	r3, r3, #11
  401ffa:	f1b3 0220 	subs.w	r2, r3, #32
  401ffe:	da0c      	bge.n	40201a <__adddf3+0x16e>
  402000:	320c      	adds	r2, #12
  402002:	dd08      	ble.n	402016 <__adddf3+0x16a>
  402004:	f102 0c14 	add.w	ip, r2, #20
  402008:	f1c2 020c 	rsb	r2, r2, #12
  40200c:	fa01 f00c 	lsl.w	r0, r1, ip
  402010:	fa21 f102 	lsr.w	r1, r1, r2
  402014:	e00c      	b.n	402030 <__adddf3+0x184>
  402016:	f102 0214 	add.w	r2, r2, #20
  40201a:	bfd8      	it	le
  40201c:	f1c2 0c20 	rsble	ip, r2, #32
  402020:	fa01 f102 	lsl.w	r1, r1, r2
  402024:	fa20 fc0c 	lsr.w	ip, r0, ip
  402028:	bfdc      	itt	le
  40202a:	ea41 010c 	orrle.w	r1, r1, ip
  40202e:	4090      	lslle	r0, r2
  402030:	1ae4      	subs	r4, r4, r3
  402032:	bfa2      	ittt	ge
  402034:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402038:	4329      	orrge	r1, r5
  40203a:	bd30      	popge	{r4, r5, pc}
  40203c:	ea6f 0404 	mvn.w	r4, r4
  402040:	3c1f      	subs	r4, #31
  402042:	da1c      	bge.n	40207e <__adddf3+0x1d2>
  402044:	340c      	adds	r4, #12
  402046:	dc0e      	bgt.n	402066 <__adddf3+0x1ba>
  402048:	f104 0414 	add.w	r4, r4, #20
  40204c:	f1c4 0220 	rsb	r2, r4, #32
  402050:	fa20 f004 	lsr.w	r0, r0, r4
  402054:	fa01 f302 	lsl.w	r3, r1, r2
  402058:	ea40 0003 	orr.w	r0, r0, r3
  40205c:	fa21 f304 	lsr.w	r3, r1, r4
  402060:	ea45 0103 	orr.w	r1, r5, r3
  402064:	bd30      	pop	{r4, r5, pc}
  402066:	f1c4 040c 	rsb	r4, r4, #12
  40206a:	f1c4 0220 	rsb	r2, r4, #32
  40206e:	fa20 f002 	lsr.w	r0, r0, r2
  402072:	fa01 f304 	lsl.w	r3, r1, r4
  402076:	ea40 0003 	orr.w	r0, r0, r3
  40207a:	4629      	mov	r1, r5
  40207c:	bd30      	pop	{r4, r5, pc}
  40207e:	fa21 f004 	lsr.w	r0, r1, r4
  402082:	4629      	mov	r1, r5
  402084:	bd30      	pop	{r4, r5, pc}
  402086:	f094 0f00 	teq	r4, #0
  40208a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40208e:	bf06      	itte	eq
  402090:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402094:	3401      	addeq	r4, #1
  402096:	3d01      	subne	r5, #1
  402098:	e74e      	b.n	401f38 <__adddf3+0x8c>
  40209a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40209e:	bf18      	it	ne
  4020a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4020a4:	d029      	beq.n	4020fa <__adddf3+0x24e>
  4020a6:	ea94 0f05 	teq	r4, r5
  4020aa:	bf08      	it	eq
  4020ac:	ea90 0f02 	teqeq	r0, r2
  4020b0:	d005      	beq.n	4020be <__adddf3+0x212>
  4020b2:	ea54 0c00 	orrs.w	ip, r4, r0
  4020b6:	bf04      	itt	eq
  4020b8:	4619      	moveq	r1, r3
  4020ba:	4610      	moveq	r0, r2
  4020bc:	bd30      	pop	{r4, r5, pc}
  4020be:	ea91 0f03 	teq	r1, r3
  4020c2:	bf1e      	ittt	ne
  4020c4:	2100      	movne	r1, #0
  4020c6:	2000      	movne	r0, #0
  4020c8:	bd30      	popne	{r4, r5, pc}
  4020ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4020ce:	d105      	bne.n	4020dc <__adddf3+0x230>
  4020d0:	0040      	lsls	r0, r0, #1
  4020d2:	4149      	adcs	r1, r1
  4020d4:	bf28      	it	cs
  4020d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4020da:	bd30      	pop	{r4, r5, pc}
  4020dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4020e0:	bf3c      	itt	cc
  4020e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4020e6:	bd30      	popcc	{r4, r5, pc}
  4020e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4020ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4020f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4020f4:	f04f 0000 	mov.w	r0, #0
  4020f8:	bd30      	pop	{r4, r5, pc}
  4020fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4020fe:	bf1a      	itte	ne
  402100:	4619      	movne	r1, r3
  402102:	4610      	movne	r0, r2
  402104:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402108:	bf1c      	itt	ne
  40210a:	460b      	movne	r3, r1
  40210c:	4602      	movne	r2, r0
  40210e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402112:	bf06      	itte	eq
  402114:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402118:	ea91 0f03 	teqeq	r1, r3
  40211c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402120:	bd30      	pop	{r4, r5, pc}
  402122:	bf00      	nop

00402124 <__aeabi_ui2d>:
  402124:	f090 0f00 	teq	r0, #0
  402128:	bf04      	itt	eq
  40212a:	2100      	moveq	r1, #0
  40212c:	4770      	bxeq	lr
  40212e:	b530      	push	{r4, r5, lr}
  402130:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402134:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402138:	f04f 0500 	mov.w	r5, #0
  40213c:	f04f 0100 	mov.w	r1, #0
  402140:	e750      	b.n	401fe4 <__adddf3+0x138>
  402142:	bf00      	nop

00402144 <__aeabi_i2d>:
  402144:	f090 0f00 	teq	r0, #0
  402148:	bf04      	itt	eq
  40214a:	2100      	moveq	r1, #0
  40214c:	4770      	bxeq	lr
  40214e:	b530      	push	{r4, r5, lr}
  402150:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402154:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402158:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40215c:	bf48      	it	mi
  40215e:	4240      	negmi	r0, r0
  402160:	f04f 0100 	mov.w	r1, #0
  402164:	e73e      	b.n	401fe4 <__adddf3+0x138>
  402166:	bf00      	nop

00402168 <__aeabi_f2d>:
  402168:	0042      	lsls	r2, r0, #1
  40216a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40216e:	ea4f 0131 	mov.w	r1, r1, rrx
  402172:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402176:	bf1f      	itttt	ne
  402178:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40217c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402180:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402184:	4770      	bxne	lr
  402186:	f092 0f00 	teq	r2, #0
  40218a:	bf14      	ite	ne
  40218c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402190:	4770      	bxeq	lr
  402192:	b530      	push	{r4, r5, lr}
  402194:	f44f 7460 	mov.w	r4, #896	; 0x380
  402198:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40219c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4021a0:	e720      	b.n	401fe4 <__adddf3+0x138>
  4021a2:	bf00      	nop

004021a4 <__aeabi_ul2d>:
  4021a4:	ea50 0201 	orrs.w	r2, r0, r1
  4021a8:	bf08      	it	eq
  4021aa:	4770      	bxeq	lr
  4021ac:	b530      	push	{r4, r5, lr}
  4021ae:	f04f 0500 	mov.w	r5, #0
  4021b2:	e00a      	b.n	4021ca <__aeabi_l2d+0x16>

004021b4 <__aeabi_l2d>:
  4021b4:	ea50 0201 	orrs.w	r2, r0, r1
  4021b8:	bf08      	it	eq
  4021ba:	4770      	bxeq	lr
  4021bc:	b530      	push	{r4, r5, lr}
  4021be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4021c2:	d502      	bpl.n	4021ca <__aeabi_l2d+0x16>
  4021c4:	4240      	negs	r0, r0
  4021c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4021ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4021ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4021d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4021d6:	f43f aedc 	beq.w	401f92 <__adddf3+0xe6>
  4021da:	f04f 0203 	mov.w	r2, #3
  4021de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4021e2:	bf18      	it	ne
  4021e4:	3203      	addne	r2, #3
  4021e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4021ea:	bf18      	it	ne
  4021ec:	3203      	addne	r2, #3
  4021ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4021f2:	f1c2 0320 	rsb	r3, r2, #32
  4021f6:	fa00 fc03 	lsl.w	ip, r0, r3
  4021fa:	fa20 f002 	lsr.w	r0, r0, r2
  4021fe:	fa01 fe03 	lsl.w	lr, r1, r3
  402202:	ea40 000e 	orr.w	r0, r0, lr
  402206:	fa21 f102 	lsr.w	r1, r1, r2
  40220a:	4414      	add	r4, r2
  40220c:	e6c1      	b.n	401f92 <__adddf3+0xe6>
  40220e:	bf00      	nop

00402210 <__aeabi_dmul>:
  402210:	b570      	push	{r4, r5, r6, lr}
  402212:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402216:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40221a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40221e:	bf1d      	ittte	ne
  402220:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402224:	ea94 0f0c 	teqne	r4, ip
  402228:	ea95 0f0c 	teqne	r5, ip
  40222c:	f000 f8de 	bleq	4023ec <__aeabi_dmul+0x1dc>
  402230:	442c      	add	r4, r5
  402232:	ea81 0603 	eor.w	r6, r1, r3
  402236:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40223a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40223e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402242:	bf18      	it	ne
  402244:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402248:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40224c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402250:	d038      	beq.n	4022c4 <__aeabi_dmul+0xb4>
  402252:	fba0 ce02 	umull	ip, lr, r0, r2
  402256:	f04f 0500 	mov.w	r5, #0
  40225a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40225e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402262:	fbe0 e503 	umlal	lr, r5, r0, r3
  402266:	f04f 0600 	mov.w	r6, #0
  40226a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40226e:	f09c 0f00 	teq	ip, #0
  402272:	bf18      	it	ne
  402274:	f04e 0e01 	orrne.w	lr, lr, #1
  402278:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40227c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402280:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402284:	d204      	bcs.n	402290 <__aeabi_dmul+0x80>
  402286:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40228a:	416d      	adcs	r5, r5
  40228c:	eb46 0606 	adc.w	r6, r6, r6
  402290:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402294:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402298:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40229c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4022a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4022a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4022a8:	bf88      	it	hi
  4022aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4022ae:	d81e      	bhi.n	4022ee <__aeabi_dmul+0xde>
  4022b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4022b4:	bf08      	it	eq
  4022b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4022ba:	f150 0000 	adcs.w	r0, r0, #0
  4022be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4022c2:	bd70      	pop	{r4, r5, r6, pc}
  4022c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4022c8:	ea46 0101 	orr.w	r1, r6, r1
  4022cc:	ea40 0002 	orr.w	r0, r0, r2
  4022d0:	ea81 0103 	eor.w	r1, r1, r3
  4022d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4022d8:	bfc2      	ittt	gt
  4022da:	ebd4 050c 	rsbsgt	r5, r4, ip
  4022de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4022e2:	bd70      	popgt	{r4, r5, r6, pc}
  4022e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4022e8:	f04f 0e00 	mov.w	lr, #0
  4022ec:	3c01      	subs	r4, #1
  4022ee:	f300 80ab 	bgt.w	402448 <__aeabi_dmul+0x238>
  4022f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4022f6:	bfde      	ittt	le
  4022f8:	2000      	movle	r0, #0
  4022fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4022fe:	bd70      	pople	{r4, r5, r6, pc}
  402300:	f1c4 0400 	rsb	r4, r4, #0
  402304:	3c20      	subs	r4, #32
  402306:	da35      	bge.n	402374 <__aeabi_dmul+0x164>
  402308:	340c      	adds	r4, #12
  40230a:	dc1b      	bgt.n	402344 <__aeabi_dmul+0x134>
  40230c:	f104 0414 	add.w	r4, r4, #20
  402310:	f1c4 0520 	rsb	r5, r4, #32
  402314:	fa00 f305 	lsl.w	r3, r0, r5
  402318:	fa20 f004 	lsr.w	r0, r0, r4
  40231c:	fa01 f205 	lsl.w	r2, r1, r5
  402320:	ea40 0002 	orr.w	r0, r0, r2
  402324:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402328:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40232c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402330:	fa21 f604 	lsr.w	r6, r1, r4
  402334:	eb42 0106 	adc.w	r1, r2, r6
  402338:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40233c:	bf08      	it	eq
  40233e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402342:	bd70      	pop	{r4, r5, r6, pc}
  402344:	f1c4 040c 	rsb	r4, r4, #12
  402348:	f1c4 0520 	rsb	r5, r4, #32
  40234c:	fa00 f304 	lsl.w	r3, r0, r4
  402350:	fa20 f005 	lsr.w	r0, r0, r5
  402354:	fa01 f204 	lsl.w	r2, r1, r4
  402358:	ea40 0002 	orr.w	r0, r0, r2
  40235c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402360:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402364:	f141 0100 	adc.w	r1, r1, #0
  402368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40236c:	bf08      	it	eq
  40236e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402372:	bd70      	pop	{r4, r5, r6, pc}
  402374:	f1c4 0520 	rsb	r5, r4, #32
  402378:	fa00 f205 	lsl.w	r2, r0, r5
  40237c:	ea4e 0e02 	orr.w	lr, lr, r2
  402380:	fa20 f304 	lsr.w	r3, r0, r4
  402384:	fa01 f205 	lsl.w	r2, r1, r5
  402388:	ea43 0302 	orr.w	r3, r3, r2
  40238c:	fa21 f004 	lsr.w	r0, r1, r4
  402390:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402394:	fa21 f204 	lsr.w	r2, r1, r4
  402398:	ea20 0002 	bic.w	r0, r0, r2
  40239c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4023a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4023a4:	bf08      	it	eq
  4023a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4023aa:	bd70      	pop	{r4, r5, r6, pc}
  4023ac:	f094 0f00 	teq	r4, #0
  4023b0:	d10f      	bne.n	4023d2 <__aeabi_dmul+0x1c2>
  4023b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4023b6:	0040      	lsls	r0, r0, #1
  4023b8:	eb41 0101 	adc.w	r1, r1, r1
  4023bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4023c0:	bf08      	it	eq
  4023c2:	3c01      	subeq	r4, #1
  4023c4:	d0f7      	beq.n	4023b6 <__aeabi_dmul+0x1a6>
  4023c6:	ea41 0106 	orr.w	r1, r1, r6
  4023ca:	f095 0f00 	teq	r5, #0
  4023ce:	bf18      	it	ne
  4023d0:	4770      	bxne	lr
  4023d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4023d6:	0052      	lsls	r2, r2, #1
  4023d8:	eb43 0303 	adc.w	r3, r3, r3
  4023dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4023e0:	bf08      	it	eq
  4023e2:	3d01      	subeq	r5, #1
  4023e4:	d0f7      	beq.n	4023d6 <__aeabi_dmul+0x1c6>
  4023e6:	ea43 0306 	orr.w	r3, r3, r6
  4023ea:	4770      	bx	lr
  4023ec:	ea94 0f0c 	teq	r4, ip
  4023f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4023f4:	bf18      	it	ne
  4023f6:	ea95 0f0c 	teqne	r5, ip
  4023fa:	d00c      	beq.n	402416 <__aeabi_dmul+0x206>
  4023fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402400:	bf18      	it	ne
  402402:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402406:	d1d1      	bne.n	4023ac <__aeabi_dmul+0x19c>
  402408:	ea81 0103 	eor.w	r1, r1, r3
  40240c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402410:	f04f 0000 	mov.w	r0, #0
  402414:	bd70      	pop	{r4, r5, r6, pc}
  402416:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40241a:	bf06      	itte	eq
  40241c:	4610      	moveq	r0, r2
  40241e:	4619      	moveq	r1, r3
  402420:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402424:	d019      	beq.n	40245a <__aeabi_dmul+0x24a>
  402426:	ea94 0f0c 	teq	r4, ip
  40242a:	d102      	bne.n	402432 <__aeabi_dmul+0x222>
  40242c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402430:	d113      	bne.n	40245a <__aeabi_dmul+0x24a>
  402432:	ea95 0f0c 	teq	r5, ip
  402436:	d105      	bne.n	402444 <__aeabi_dmul+0x234>
  402438:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40243c:	bf1c      	itt	ne
  40243e:	4610      	movne	r0, r2
  402440:	4619      	movne	r1, r3
  402442:	d10a      	bne.n	40245a <__aeabi_dmul+0x24a>
  402444:	ea81 0103 	eor.w	r1, r1, r3
  402448:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40244c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402454:	f04f 0000 	mov.w	r0, #0
  402458:	bd70      	pop	{r4, r5, r6, pc}
  40245a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40245e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402462:	bd70      	pop	{r4, r5, r6, pc}

00402464 <__aeabi_ddiv>:
  402464:	b570      	push	{r4, r5, r6, lr}
  402466:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40246a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40246e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402472:	bf1d      	ittte	ne
  402474:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402478:	ea94 0f0c 	teqne	r4, ip
  40247c:	ea95 0f0c 	teqne	r5, ip
  402480:	f000 f8a7 	bleq	4025d2 <__aeabi_ddiv+0x16e>
  402484:	eba4 0405 	sub.w	r4, r4, r5
  402488:	ea81 0e03 	eor.w	lr, r1, r3
  40248c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402490:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402494:	f000 8088 	beq.w	4025a8 <__aeabi_ddiv+0x144>
  402498:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40249c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4024a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4024a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4024a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4024ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4024b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4024b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4024b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4024bc:	429d      	cmp	r5, r3
  4024be:	bf08      	it	eq
  4024c0:	4296      	cmpeq	r6, r2
  4024c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4024c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4024ca:	d202      	bcs.n	4024d2 <__aeabi_ddiv+0x6e>
  4024cc:	085b      	lsrs	r3, r3, #1
  4024ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4024d2:	1ab6      	subs	r6, r6, r2
  4024d4:	eb65 0503 	sbc.w	r5, r5, r3
  4024d8:	085b      	lsrs	r3, r3, #1
  4024da:	ea4f 0232 	mov.w	r2, r2, rrx
  4024de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4024e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4024e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4024ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024ee:	bf22      	ittt	cs
  4024f0:	1ab6      	subcs	r6, r6, r2
  4024f2:	4675      	movcs	r5, lr
  4024f4:	ea40 000c 	orrcs.w	r0, r0, ip
  4024f8:	085b      	lsrs	r3, r3, #1
  4024fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4024fe:	ebb6 0e02 	subs.w	lr, r6, r2
  402502:	eb75 0e03 	sbcs.w	lr, r5, r3
  402506:	bf22      	ittt	cs
  402508:	1ab6      	subcs	r6, r6, r2
  40250a:	4675      	movcs	r5, lr
  40250c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402510:	085b      	lsrs	r3, r3, #1
  402512:	ea4f 0232 	mov.w	r2, r2, rrx
  402516:	ebb6 0e02 	subs.w	lr, r6, r2
  40251a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40251e:	bf22      	ittt	cs
  402520:	1ab6      	subcs	r6, r6, r2
  402522:	4675      	movcs	r5, lr
  402524:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402528:	085b      	lsrs	r3, r3, #1
  40252a:	ea4f 0232 	mov.w	r2, r2, rrx
  40252e:	ebb6 0e02 	subs.w	lr, r6, r2
  402532:	eb75 0e03 	sbcs.w	lr, r5, r3
  402536:	bf22      	ittt	cs
  402538:	1ab6      	subcs	r6, r6, r2
  40253a:	4675      	movcs	r5, lr
  40253c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402540:	ea55 0e06 	orrs.w	lr, r5, r6
  402544:	d018      	beq.n	402578 <__aeabi_ddiv+0x114>
  402546:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40254a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40254e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402552:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402556:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40255a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40255e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402562:	d1c0      	bne.n	4024e6 <__aeabi_ddiv+0x82>
  402564:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402568:	d10b      	bne.n	402582 <__aeabi_ddiv+0x11e>
  40256a:	ea41 0100 	orr.w	r1, r1, r0
  40256e:	f04f 0000 	mov.w	r0, #0
  402572:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402576:	e7b6      	b.n	4024e6 <__aeabi_ddiv+0x82>
  402578:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40257c:	bf04      	itt	eq
  40257e:	4301      	orreq	r1, r0
  402580:	2000      	moveq	r0, #0
  402582:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402586:	bf88      	it	hi
  402588:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40258c:	f63f aeaf 	bhi.w	4022ee <__aeabi_dmul+0xde>
  402590:	ebb5 0c03 	subs.w	ip, r5, r3
  402594:	bf04      	itt	eq
  402596:	ebb6 0c02 	subseq.w	ip, r6, r2
  40259a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40259e:	f150 0000 	adcs.w	r0, r0, #0
  4025a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025a6:	bd70      	pop	{r4, r5, r6, pc}
  4025a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4025ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4025b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4025b4:	bfc2      	ittt	gt
  4025b6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4025ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4025be:	bd70      	popgt	{r4, r5, r6, pc}
  4025c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4025c4:	f04f 0e00 	mov.w	lr, #0
  4025c8:	3c01      	subs	r4, #1
  4025ca:	e690      	b.n	4022ee <__aeabi_dmul+0xde>
  4025cc:	ea45 0e06 	orr.w	lr, r5, r6
  4025d0:	e68d      	b.n	4022ee <__aeabi_dmul+0xde>
  4025d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4025d6:	ea94 0f0c 	teq	r4, ip
  4025da:	bf08      	it	eq
  4025dc:	ea95 0f0c 	teqeq	r5, ip
  4025e0:	f43f af3b 	beq.w	40245a <__aeabi_dmul+0x24a>
  4025e4:	ea94 0f0c 	teq	r4, ip
  4025e8:	d10a      	bne.n	402600 <__aeabi_ddiv+0x19c>
  4025ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4025ee:	f47f af34 	bne.w	40245a <__aeabi_dmul+0x24a>
  4025f2:	ea95 0f0c 	teq	r5, ip
  4025f6:	f47f af25 	bne.w	402444 <__aeabi_dmul+0x234>
  4025fa:	4610      	mov	r0, r2
  4025fc:	4619      	mov	r1, r3
  4025fe:	e72c      	b.n	40245a <__aeabi_dmul+0x24a>
  402600:	ea95 0f0c 	teq	r5, ip
  402604:	d106      	bne.n	402614 <__aeabi_ddiv+0x1b0>
  402606:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40260a:	f43f aefd 	beq.w	402408 <__aeabi_dmul+0x1f8>
  40260e:	4610      	mov	r0, r2
  402610:	4619      	mov	r1, r3
  402612:	e722      	b.n	40245a <__aeabi_dmul+0x24a>
  402614:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402618:	bf18      	it	ne
  40261a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40261e:	f47f aec5 	bne.w	4023ac <__aeabi_dmul+0x19c>
  402622:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402626:	f47f af0d 	bne.w	402444 <__aeabi_dmul+0x234>
  40262a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40262e:	f47f aeeb 	bne.w	402408 <__aeabi_dmul+0x1f8>
  402632:	e712      	b.n	40245a <__aeabi_dmul+0x24a>

00402634 <__aeabi_d2f>:
  402634:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402638:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40263c:	bf24      	itt	cs
  40263e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402642:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402646:	d90d      	bls.n	402664 <__aeabi_d2f+0x30>
  402648:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40264c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402650:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402654:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402658:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40265c:	bf08      	it	eq
  40265e:	f020 0001 	biceq.w	r0, r0, #1
  402662:	4770      	bx	lr
  402664:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402668:	d121      	bne.n	4026ae <__aeabi_d2f+0x7a>
  40266a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40266e:	bfbc      	itt	lt
  402670:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402674:	4770      	bxlt	lr
  402676:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40267a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40267e:	f1c2 0218 	rsb	r2, r2, #24
  402682:	f1c2 0c20 	rsb	ip, r2, #32
  402686:	fa10 f30c 	lsls.w	r3, r0, ip
  40268a:	fa20 f002 	lsr.w	r0, r0, r2
  40268e:	bf18      	it	ne
  402690:	f040 0001 	orrne.w	r0, r0, #1
  402694:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402698:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40269c:	fa03 fc0c 	lsl.w	ip, r3, ip
  4026a0:	ea40 000c 	orr.w	r0, r0, ip
  4026a4:	fa23 f302 	lsr.w	r3, r3, r2
  4026a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4026ac:	e7cc      	b.n	402648 <__aeabi_d2f+0x14>
  4026ae:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4026b2:	d107      	bne.n	4026c4 <__aeabi_d2f+0x90>
  4026b4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4026b8:	bf1e      	ittt	ne
  4026ba:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4026be:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4026c2:	4770      	bxne	lr
  4026c4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4026c8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4026cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4026d0:	4770      	bx	lr
  4026d2:	bf00      	nop

004026d4 <__aeabi_frsub>:
  4026d4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4026d8:	e002      	b.n	4026e0 <__addsf3>
  4026da:	bf00      	nop

004026dc <__aeabi_fsub>:
  4026dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004026e0 <__addsf3>:
  4026e0:	0042      	lsls	r2, r0, #1
  4026e2:	bf1f      	itttt	ne
  4026e4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4026e8:	ea92 0f03 	teqne	r2, r3
  4026ec:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4026f0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4026f4:	d06a      	beq.n	4027cc <__addsf3+0xec>
  4026f6:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4026fa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4026fe:	bfc1      	itttt	gt
  402700:	18d2      	addgt	r2, r2, r3
  402702:	4041      	eorgt	r1, r0
  402704:	4048      	eorgt	r0, r1
  402706:	4041      	eorgt	r1, r0
  402708:	bfb8      	it	lt
  40270a:	425b      	neglt	r3, r3
  40270c:	2b19      	cmp	r3, #25
  40270e:	bf88      	it	hi
  402710:	4770      	bxhi	lr
  402712:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402716:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40271a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40271e:	bf18      	it	ne
  402720:	4240      	negne	r0, r0
  402722:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402726:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40272a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40272e:	bf18      	it	ne
  402730:	4249      	negne	r1, r1
  402732:	ea92 0f03 	teq	r2, r3
  402736:	d03f      	beq.n	4027b8 <__addsf3+0xd8>
  402738:	f1a2 0201 	sub.w	r2, r2, #1
  40273c:	fa41 fc03 	asr.w	ip, r1, r3
  402740:	eb10 000c 	adds.w	r0, r0, ip
  402744:	f1c3 0320 	rsb	r3, r3, #32
  402748:	fa01 f103 	lsl.w	r1, r1, r3
  40274c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402750:	d502      	bpl.n	402758 <__addsf3+0x78>
  402752:	4249      	negs	r1, r1
  402754:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402758:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40275c:	d313      	bcc.n	402786 <__addsf3+0xa6>
  40275e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402762:	d306      	bcc.n	402772 <__addsf3+0x92>
  402764:	0840      	lsrs	r0, r0, #1
  402766:	ea4f 0131 	mov.w	r1, r1, rrx
  40276a:	f102 0201 	add.w	r2, r2, #1
  40276e:	2afe      	cmp	r2, #254	; 0xfe
  402770:	d251      	bcs.n	402816 <__addsf3+0x136>
  402772:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402776:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40277a:	bf08      	it	eq
  40277c:	f020 0001 	biceq.w	r0, r0, #1
  402780:	ea40 0003 	orr.w	r0, r0, r3
  402784:	4770      	bx	lr
  402786:	0049      	lsls	r1, r1, #1
  402788:	eb40 0000 	adc.w	r0, r0, r0
  40278c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402790:	f1a2 0201 	sub.w	r2, r2, #1
  402794:	d1ed      	bne.n	402772 <__addsf3+0x92>
  402796:	fab0 fc80 	clz	ip, r0
  40279a:	f1ac 0c08 	sub.w	ip, ip, #8
  40279e:	ebb2 020c 	subs.w	r2, r2, ip
  4027a2:	fa00 f00c 	lsl.w	r0, r0, ip
  4027a6:	bfaa      	itet	ge
  4027a8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4027ac:	4252      	neglt	r2, r2
  4027ae:	4318      	orrge	r0, r3
  4027b0:	bfbc      	itt	lt
  4027b2:	40d0      	lsrlt	r0, r2
  4027b4:	4318      	orrlt	r0, r3
  4027b6:	4770      	bx	lr
  4027b8:	f092 0f00 	teq	r2, #0
  4027bc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4027c0:	bf06      	itte	eq
  4027c2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4027c6:	3201      	addeq	r2, #1
  4027c8:	3b01      	subne	r3, #1
  4027ca:	e7b5      	b.n	402738 <__addsf3+0x58>
  4027cc:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4027d0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4027d4:	bf18      	it	ne
  4027d6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4027da:	d021      	beq.n	402820 <__addsf3+0x140>
  4027dc:	ea92 0f03 	teq	r2, r3
  4027e0:	d004      	beq.n	4027ec <__addsf3+0x10c>
  4027e2:	f092 0f00 	teq	r2, #0
  4027e6:	bf08      	it	eq
  4027e8:	4608      	moveq	r0, r1
  4027ea:	4770      	bx	lr
  4027ec:	ea90 0f01 	teq	r0, r1
  4027f0:	bf1c      	itt	ne
  4027f2:	2000      	movne	r0, #0
  4027f4:	4770      	bxne	lr
  4027f6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4027fa:	d104      	bne.n	402806 <__addsf3+0x126>
  4027fc:	0040      	lsls	r0, r0, #1
  4027fe:	bf28      	it	cs
  402800:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402804:	4770      	bx	lr
  402806:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40280a:	bf3c      	itt	cc
  40280c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402810:	4770      	bxcc	lr
  402812:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402816:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40281a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40281e:	4770      	bx	lr
  402820:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402824:	bf16      	itet	ne
  402826:	4608      	movne	r0, r1
  402828:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40282c:	4601      	movne	r1, r0
  40282e:	0242      	lsls	r2, r0, #9
  402830:	bf06      	itte	eq
  402832:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402836:	ea90 0f01 	teqeq	r0, r1
  40283a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40283e:	4770      	bx	lr

00402840 <__aeabi_ui2f>:
  402840:	f04f 0300 	mov.w	r3, #0
  402844:	e004      	b.n	402850 <__aeabi_i2f+0x8>
  402846:	bf00      	nop

00402848 <__aeabi_i2f>:
  402848:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40284c:	bf48      	it	mi
  40284e:	4240      	negmi	r0, r0
  402850:	ea5f 0c00 	movs.w	ip, r0
  402854:	bf08      	it	eq
  402856:	4770      	bxeq	lr
  402858:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40285c:	4601      	mov	r1, r0
  40285e:	f04f 0000 	mov.w	r0, #0
  402862:	e01c      	b.n	40289e <__aeabi_l2f+0x2a>

00402864 <__aeabi_ul2f>:
  402864:	ea50 0201 	orrs.w	r2, r0, r1
  402868:	bf08      	it	eq
  40286a:	4770      	bxeq	lr
  40286c:	f04f 0300 	mov.w	r3, #0
  402870:	e00a      	b.n	402888 <__aeabi_l2f+0x14>
  402872:	bf00      	nop

00402874 <__aeabi_l2f>:
  402874:	ea50 0201 	orrs.w	r2, r0, r1
  402878:	bf08      	it	eq
  40287a:	4770      	bxeq	lr
  40287c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402880:	d502      	bpl.n	402888 <__aeabi_l2f+0x14>
  402882:	4240      	negs	r0, r0
  402884:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402888:	ea5f 0c01 	movs.w	ip, r1
  40288c:	bf02      	ittt	eq
  40288e:	4684      	moveq	ip, r0
  402890:	4601      	moveq	r1, r0
  402892:	2000      	moveq	r0, #0
  402894:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402898:	bf08      	it	eq
  40289a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40289e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4028a2:	fabc f28c 	clz	r2, ip
  4028a6:	3a08      	subs	r2, #8
  4028a8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4028ac:	db10      	blt.n	4028d0 <__aeabi_l2f+0x5c>
  4028ae:	fa01 fc02 	lsl.w	ip, r1, r2
  4028b2:	4463      	add	r3, ip
  4028b4:	fa00 fc02 	lsl.w	ip, r0, r2
  4028b8:	f1c2 0220 	rsb	r2, r2, #32
  4028bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4028c0:	fa20 f202 	lsr.w	r2, r0, r2
  4028c4:	eb43 0002 	adc.w	r0, r3, r2
  4028c8:	bf08      	it	eq
  4028ca:	f020 0001 	biceq.w	r0, r0, #1
  4028ce:	4770      	bx	lr
  4028d0:	f102 0220 	add.w	r2, r2, #32
  4028d4:	fa01 fc02 	lsl.w	ip, r1, r2
  4028d8:	f1c2 0220 	rsb	r2, r2, #32
  4028dc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4028e0:	fa21 f202 	lsr.w	r2, r1, r2
  4028e4:	eb43 0002 	adc.w	r0, r3, r2
  4028e8:	bf08      	it	eq
  4028ea:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4028ee:	4770      	bx	lr

004028f0 <__aeabi_fmul>:
  4028f0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4028f4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4028f8:	bf1e      	ittt	ne
  4028fa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4028fe:	ea92 0f0c 	teqne	r2, ip
  402902:	ea93 0f0c 	teqne	r3, ip
  402906:	d06f      	beq.n	4029e8 <__aeabi_fmul+0xf8>
  402908:	441a      	add	r2, r3
  40290a:	ea80 0c01 	eor.w	ip, r0, r1
  40290e:	0240      	lsls	r0, r0, #9
  402910:	bf18      	it	ne
  402912:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402916:	d01e      	beq.n	402956 <__aeabi_fmul+0x66>
  402918:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40291c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402920:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402924:	fba0 3101 	umull	r3, r1, r0, r1
  402928:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40292c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402930:	bf3e      	ittt	cc
  402932:	0049      	lslcc	r1, r1, #1
  402934:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402938:	005b      	lslcc	r3, r3, #1
  40293a:	ea40 0001 	orr.w	r0, r0, r1
  40293e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402942:	2afd      	cmp	r2, #253	; 0xfd
  402944:	d81d      	bhi.n	402982 <__aeabi_fmul+0x92>
  402946:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40294a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40294e:	bf08      	it	eq
  402950:	f020 0001 	biceq.w	r0, r0, #1
  402954:	4770      	bx	lr
  402956:	f090 0f00 	teq	r0, #0
  40295a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40295e:	bf08      	it	eq
  402960:	0249      	lsleq	r1, r1, #9
  402962:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402966:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40296a:	3a7f      	subs	r2, #127	; 0x7f
  40296c:	bfc2      	ittt	gt
  40296e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402972:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402976:	4770      	bxgt	lr
  402978:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40297c:	f04f 0300 	mov.w	r3, #0
  402980:	3a01      	subs	r2, #1
  402982:	dc5d      	bgt.n	402a40 <__aeabi_fmul+0x150>
  402984:	f112 0f19 	cmn.w	r2, #25
  402988:	bfdc      	itt	le
  40298a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40298e:	4770      	bxle	lr
  402990:	f1c2 0200 	rsb	r2, r2, #0
  402994:	0041      	lsls	r1, r0, #1
  402996:	fa21 f102 	lsr.w	r1, r1, r2
  40299a:	f1c2 0220 	rsb	r2, r2, #32
  40299e:	fa00 fc02 	lsl.w	ip, r0, r2
  4029a2:	ea5f 0031 	movs.w	r0, r1, rrx
  4029a6:	f140 0000 	adc.w	r0, r0, #0
  4029aa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4029ae:	bf08      	it	eq
  4029b0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4029b4:	4770      	bx	lr
  4029b6:	f092 0f00 	teq	r2, #0
  4029ba:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4029be:	bf02      	ittt	eq
  4029c0:	0040      	lsleq	r0, r0, #1
  4029c2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4029c6:	3a01      	subeq	r2, #1
  4029c8:	d0f9      	beq.n	4029be <__aeabi_fmul+0xce>
  4029ca:	ea40 000c 	orr.w	r0, r0, ip
  4029ce:	f093 0f00 	teq	r3, #0
  4029d2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4029d6:	bf02      	ittt	eq
  4029d8:	0049      	lsleq	r1, r1, #1
  4029da:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4029de:	3b01      	subeq	r3, #1
  4029e0:	d0f9      	beq.n	4029d6 <__aeabi_fmul+0xe6>
  4029e2:	ea41 010c 	orr.w	r1, r1, ip
  4029e6:	e78f      	b.n	402908 <__aeabi_fmul+0x18>
  4029e8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4029ec:	ea92 0f0c 	teq	r2, ip
  4029f0:	bf18      	it	ne
  4029f2:	ea93 0f0c 	teqne	r3, ip
  4029f6:	d00a      	beq.n	402a0e <__aeabi_fmul+0x11e>
  4029f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4029fc:	bf18      	it	ne
  4029fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402a02:	d1d8      	bne.n	4029b6 <__aeabi_fmul+0xc6>
  402a04:	ea80 0001 	eor.w	r0, r0, r1
  402a08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402a0c:	4770      	bx	lr
  402a0e:	f090 0f00 	teq	r0, #0
  402a12:	bf17      	itett	ne
  402a14:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402a18:	4608      	moveq	r0, r1
  402a1a:	f091 0f00 	teqne	r1, #0
  402a1e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402a22:	d014      	beq.n	402a4e <__aeabi_fmul+0x15e>
  402a24:	ea92 0f0c 	teq	r2, ip
  402a28:	d101      	bne.n	402a2e <__aeabi_fmul+0x13e>
  402a2a:	0242      	lsls	r2, r0, #9
  402a2c:	d10f      	bne.n	402a4e <__aeabi_fmul+0x15e>
  402a2e:	ea93 0f0c 	teq	r3, ip
  402a32:	d103      	bne.n	402a3c <__aeabi_fmul+0x14c>
  402a34:	024b      	lsls	r3, r1, #9
  402a36:	bf18      	it	ne
  402a38:	4608      	movne	r0, r1
  402a3a:	d108      	bne.n	402a4e <__aeabi_fmul+0x15e>
  402a3c:	ea80 0001 	eor.w	r0, r0, r1
  402a40:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402a44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402a48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402a4c:	4770      	bx	lr
  402a4e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402a52:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402a56:	4770      	bx	lr

00402a58 <__aeabi_fdiv>:
  402a58:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402a60:	bf1e      	ittt	ne
  402a62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402a66:	ea92 0f0c 	teqne	r2, ip
  402a6a:	ea93 0f0c 	teqne	r3, ip
  402a6e:	d069      	beq.n	402b44 <__aeabi_fdiv+0xec>
  402a70:	eba2 0203 	sub.w	r2, r2, r3
  402a74:	ea80 0c01 	eor.w	ip, r0, r1
  402a78:	0249      	lsls	r1, r1, #9
  402a7a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402a7e:	d037      	beq.n	402af0 <__aeabi_fdiv+0x98>
  402a80:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402a84:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402a88:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402a8c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402a90:	428b      	cmp	r3, r1
  402a92:	bf38      	it	cc
  402a94:	005b      	lslcc	r3, r3, #1
  402a96:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402a9a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402a9e:	428b      	cmp	r3, r1
  402aa0:	bf24      	itt	cs
  402aa2:	1a5b      	subcs	r3, r3, r1
  402aa4:	ea40 000c 	orrcs.w	r0, r0, ip
  402aa8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402aac:	bf24      	itt	cs
  402aae:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402ab2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402ab6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402aba:	bf24      	itt	cs
  402abc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402ac0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402ac4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402ac8:	bf24      	itt	cs
  402aca:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402ace:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402ad2:	011b      	lsls	r3, r3, #4
  402ad4:	bf18      	it	ne
  402ad6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402ada:	d1e0      	bne.n	402a9e <__aeabi_fdiv+0x46>
  402adc:	2afd      	cmp	r2, #253	; 0xfd
  402ade:	f63f af50 	bhi.w	402982 <__aeabi_fmul+0x92>
  402ae2:	428b      	cmp	r3, r1
  402ae4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402ae8:	bf08      	it	eq
  402aea:	f020 0001 	biceq.w	r0, r0, #1
  402aee:	4770      	bx	lr
  402af0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402af4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402af8:	327f      	adds	r2, #127	; 0x7f
  402afa:	bfc2      	ittt	gt
  402afc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402b00:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402b04:	4770      	bxgt	lr
  402b06:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402b0a:	f04f 0300 	mov.w	r3, #0
  402b0e:	3a01      	subs	r2, #1
  402b10:	e737      	b.n	402982 <__aeabi_fmul+0x92>
  402b12:	f092 0f00 	teq	r2, #0
  402b16:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402b1a:	bf02      	ittt	eq
  402b1c:	0040      	lsleq	r0, r0, #1
  402b1e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402b22:	3a01      	subeq	r2, #1
  402b24:	d0f9      	beq.n	402b1a <__aeabi_fdiv+0xc2>
  402b26:	ea40 000c 	orr.w	r0, r0, ip
  402b2a:	f093 0f00 	teq	r3, #0
  402b2e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402b32:	bf02      	ittt	eq
  402b34:	0049      	lsleq	r1, r1, #1
  402b36:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402b3a:	3b01      	subeq	r3, #1
  402b3c:	d0f9      	beq.n	402b32 <__aeabi_fdiv+0xda>
  402b3e:	ea41 010c 	orr.w	r1, r1, ip
  402b42:	e795      	b.n	402a70 <__aeabi_fdiv+0x18>
  402b44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402b48:	ea92 0f0c 	teq	r2, ip
  402b4c:	d108      	bne.n	402b60 <__aeabi_fdiv+0x108>
  402b4e:	0242      	lsls	r2, r0, #9
  402b50:	f47f af7d 	bne.w	402a4e <__aeabi_fmul+0x15e>
  402b54:	ea93 0f0c 	teq	r3, ip
  402b58:	f47f af70 	bne.w	402a3c <__aeabi_fmul+0x14c>
  402b5c:	4608      	mov	r0, r1
  402b5e:	e776      	b.n	402a4e <__aeabi_fmul+0x15e>
  402b60:	ea93 0f0c 	teq	r3, ip
  402b64:	d104      	bne.n	402b70 <__aeabi_fdiv+0x118>
  402b66:	024b      	lsls	r3, r1, #9
  402b68:	f43f af4c 	beq.w	402a04 <__aeabi_fmul+0x114>
  402b6c:	4608      	mov	r0, r1
  402b6e:	e76e      	b.n	402a4e <__aeabi_fmul+0x15e>
  402b70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402b74:	bf18      	it	ne
  402b76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402b7a:	d1ca      	bne.n	402b12 <__aeabi_fdiv+0xba>
  402b7c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402b80:	f47f af5c 	bne.w	402a3c <__aeabi_fmul+0x14c>
  402b84:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402b88:	f47f af3c 	bne.w	402a04 <__aeabi_fmul+0x114>
  402b8c:	e75f      	b.n	402a4e <__aeabi_fmul+0x15e>
  402b8e:	bf00      	nop

00402b90 <__gesf2>:
  402b90:	f04f 3cff 	mov.w	ip, #4294967295
  402b94:	e006      	b.n	402ba4 <__cmpsf2+0x4>
  402b96:	bf00      	nop

00402b98 <__lesf2>:
  402b98:	f04f 0c01 	mov.w	ip, #1
  402b9c:	e002      	b.n	402ba4 <__cmpsf2+0x4>
  402b9e:	bf00      	nop

00402ba0 <__cmpsf2>:
  402ba0:	f04f 0c01 	mov.w	ip, #1
  402ba4:	f84d cd04 	str.w	ip, [sp, #-4]!
  402ba8:	ea4f 0240 	mov.w	r2, r0, lsl #1
  402bac:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402bb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402bb4:	bf18      	it	ne
  402bb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402bba:	d011      	beq.n	402be0 <__cmpsf2+0x40>
  402bbc:	b001      	add	sp, #4
  402bbe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  402bc2:	bf18      	it	ne
  402bc4:	ea90 0f01 	teqne	r0, r1
  402bc8:	bf58      	it	pl
  402bca:	ebb2 0003 	subspl.w	r0, r2, r3
  402bce:	bf88      	it	hi
  402bd0:	17c8      	asrhi	r0, r1, #31
  402bd2:	bf38      	it	cc
  402bd4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  402bd8:	bf18      	it	ne
  402bda:	f040 0001 	orrne.w	r0, r0, #1
  402bde:	4770      	bx	lr
  402be0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402be4:	d102      	bne.n	402bec <__cmpsf2+0x4c>
  402be6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  402bea:	d105      	bne.n	402bf8 <__cmpsf2+0x58>
  402bec:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  402bf0:	d1e4      	bne.n	402bbc <__cmpsf2+0x1c>
  402bf2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  402bf6:	d0e1      	beq.n	402bbc <__cmpsf2+0x1c>
  402bf8:	f85d 0b04 	ldr.w	r0, [sp], #4
  402bfc:	4770      	bx	lr
  402bfe:	bf00      	nop

00402c00 <__aeabi_cfrcmple>:
  402c00:	4684      	mov	ip, r0
  402c02:	4608      	mov	r0, r1
  402c04:	4661      	mov	r1, ip
  402c06:	e7ff      	b.n	402c08 <__aeabi_cfcmpeq>

00402c08 <__aeabi_cfcmpeq>:
  402c08:	b50f      	push	{r0, r1, r2, r3, lr}
  402c0a:	f7ff ffc9 	bl	402ba0 <__cmpsf2>
  402c0e:	2800      	cmp	r0, #0
  402c10:	bf48      	it	mi
  402c12:	f110 0f00 	cmnmi.w	r0, #0
  402c16:	bd0f      	pop	{r0, r1, r2, r3, pc}

00402c18 <__aeabi_fcmpeq>:
  402c18:	f84d ed08 	str.w	lr, [sp, #-8]!
  402c1c:	f7ff fff4 	bl	402c08 <__aeabi_cfcmpeq>
  402c20:	bf0c      	ite	eq
  402c22:	2001      	moveq	r0, #1
  402c24:	2000      	movne	r0, #0
  402c26:	f85d fb08 	ldr.w	pc, [sp], #8
  402c2a:	bf00      	nop

00402c2c <__aeabi_fcmplt>:
  402c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402c30:	f7ff ffea 	bl	402c08 <__aeabi_cfcmpeq>
  402c34:	bf34      	ite	cc
  402c36:	2001      	movcc	r0, #1
  402c38:	2000      	movcs	r0, #0
  402c3a:	f85d fb08 	ldr.w	pc, [sp], #8
  402c3e:	bf00      	nop

00402c40 <__aeabi_fcmple>:
  402c40:	f84d ed08 	str.w	lr, [sp, #-8]!
  402c44:	f7ff ffe0 	bl	402c08 <__aeabi_cfcmpeq>
  402c48:	bf94      	ite	ls
  402c4a:	2001      	movls	r0, #1
  402c4c:	2000      	movhi	r0, #0
  402c4e:	f85d fb08 	ldr.w	pc, [sp], #8
  402c52:	bf00      	nop

00402c54 <__aeabi_fcmpge>:
  402c54:	f84d ed08 	str.w	lr, [sp, #-8]!
  402c58:	f7ff ffd2 	bl	402c00 <__aeabi_cfrcmple>
  402c5c:	bf94      	ite	ls
  402c5e:	2001      	movls	r0, #1
  402c60:	2000      	movhi	r0, #0
  402c62:	f85d fb08 	ldr.w	pc, [sp], #8
  402c66:	bf00      	nop

00402c68 <__aeabi_fcmpgt>:
  402c68:	f84d ed08 	str.w	lr, [sp, #-8]!
  402c6c:	f7ff ffc8 	bl	402c00 <__aeabi_cfrcmple>
  402c70:	bf34      	ite	cc
  402c72:	2001      	movcc	r0, #1
  402c74:	2000      	movcs	r0, #0
  402c76:	f85d fb08 	ldr.w	pc, [sp], #8
  402c7a:	bf00      	nop

00402c7c <__libc_init_array>:
  402c7c:	b570      	push	{r4, r5, r6, lr}
  402c7e:	4b0e      	ldr	r3, [pc, #56]	; (402cb8 <__libc_init_array+0x3c>)
  402c80:	4d0e      	ldr	r5, [pc, #56]	; (402cbc <__libc_init_array+0x40>)
  402c82:	2400      	movs	r4, #0
  402c84:	1aed      	subs	r5, r5, r3
  402c86:	10ad      	asrs	r5, r5, #2
  402c88:	461e      	mov	r6, r3
  402c8a:	42ac      	cmp	r4, r5
  402c8c:	d004      	beq.n	402c98 <__libc_init_array+0x1c>
  402c8e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402c92:	4790      	blx	r2
  402c94:	3401      	adds	r4, #1
  402c96:	e7f8      	b.n	402c8a <__libc_init_array+0xe>
  402c98:	f006 f8a6 	bl	408de8 <_init>
  402c9c:	4d08      	ldr	r5, [pc, #32]	; (402cc0 <__libc_init_array+0x44>)
  402c9e:	4b09      	ldr	r3, [pc, #36]	; (402cc4 <__libc_init_array+0x48>)
  402ca0:	2400      	movs	r4, #0
  402ca2:	1aed      	subs	r5, r5, r3
  402ca4:	10ad      	asrs	r5, r5, #2
  402ca6:	461e      	mov	r6, r3
  402ca8:	42ac      	cmp	r4, r5
  402caa:	d004      	beq.n	402cb6 <__libc_init_array+0x3a>
  402cac:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402cb0:	4790      	blx	r2
  402cb2:	3401      	adds	r4, #1
  402cb4:	e7f8      	b.n	402ca8 <__libc_init_array+0x2c>
  402cb6:	bd70      	pop	{r4, r5, r6, pc}
  402cb8:	00408df4 	.word	0x00408df4
  402cbc:	00408df4 	.word	0x00408df4
  402cc0:	00408dfc 	.word	0x00408dfc
  402cc4:	00408df4 	.word	0x00408df4

00402cc8 <iprintf>:
  402cc8:	b40f      	push	{r0, r1, r2, r3}
  402cca:	b507      	push	{r0, r1, r2, lr}
  402ccc:	4906      	ldr	r1, [pc, #24]	; (402ce8 <iprintf+0x20>)
  402cce:	ab04      	add	r3, sp, #16
  402cd0:	6808      	ldr	r0, [r1, #0]
  402cd2:	f853 2b04 	ldr.w	r2, [r3], #4
  402cd6:	6881      	ldr	r1, [r0, #8]
  402cd8:	9301      	str	r3, [sp, #4]
  402cda:	f001 f900 	bl	403ede <_vfiprintf_r>
  402cde:	b003      	add	sp, #12
  402ce0:	f85d eb04 	ldr.w	lr, [sp], #4
  402ce4:	b004      	add	sp, #16
  402ce6:	4770      	bx	lr
  402ce8:	200000e8 	.word	0x200000e8

00402cec <_iprintf_r>:
  402cec:	b40e      	push	{r1, r2, r3}
  402cee:	b503      	push	{r0, r1, lr}
  402cf0:	ab03      	add	r3, sp, #12
  402cf2:	f853 2b04 	ldr.w	r2, [r3], #4
  402cf6:	6881      	ldr	r1, [r0, #8]
  402cf8:	9301      	str	r3, [sp, #4]
  402cfa:	f001 f8f0 	bl	403ede <_vfiprintf_r>
  402cfe:	b002      	add	sp, #8
  402d00:	f85d eb04 	ldr.w	lr, [sp], #4
  402d04:	b003      	add	sp, #12
  402d06:	4770      	bx	lr

00402d08 <memset>:
  402d08:	4402      	add	r2, r0
  402d0a:	4603      	mov	r3, r0
  402d0c:	4293      	cmp	r3, r2
  402d0e:	d002      	beq.n	402d16 <memset+0xe>
  402d10:	f803 1b01 	strb.w	r1, [r3], #1
  402d14:	e7fa      	b.n	402d0c <memset+0x4>
  402d16:	4770      	bx	lr

00402d18 <_puts_r>:
  402d18:	b530      	push	{r4, r5, lr}
  402d1a:	4604      	mov	r4, r0
  402d1c:	b089      	sub	sp, #36	; 0x24
  402d1e:	4608      	mov	r0, r1
  402d20:	460d      	mov	r5, r1
  402d22:	f000 f909 	bl	402f38 <strlen>
  402d26:	4b11      	ldr	r3, [pc, #68]	; (402d6c <_puts_r+0x54>)
  402d28:	9005      	str	r0, [sp, #20]
  402d2a:	9306      	str	r3, [sp, #24]
  402d2c:	2301      	movs	r3, #1
  402d2e:	4418      	add	r0, r3
  402d30:	9307      	str	r3, [sp, #28]
  402d32:	68a1      	ldr	r1, [r4, #8]
  402d34:	ab04      	add	r3, sp, #16
  402d36:	9301      	str	r3, [sp, #4]
  402d38:	2302      	movs	r3, #2
  402d3a:	9302      	str	r3, [sp, #8]
  402d3c:	898b      	ldrh	r3, [r1, #12]
  402d3e:	9504      	str	r5, [sp, #16]
  402d40:	049a      	lsls	r2, r3, #18
  402d42:	9003      	str	r0, [sp, #12]
  402d44:	d406      	bmi.n	402d54 <_puts_r+0x3c>
  402d46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402d4a:	818b      	strh	r3, [r1, #12]
  402d4c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402d4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402d52:	664b      	str	r3, [r1, #100]	; 0x64
  402d54:	4620      	mov	r0, r4
  402d56:	aa01      	add	r2, sp, #4
  402d58:	f002 fee4 	bl	405b24 <__sfvwrite_r>
  402d5c:	2800      	cmp	r0, #0
  402d5e:	bf0c      	ite	eq
  402d60:	200a      	moveq	r0, #10
  402d62:	f04f 30ff 	movne.w	r0, #4294967295
  402d66:	b009      	add	sp, #36	; 0x24
  402d68:	bd30      	pop	{r4, r5, pc}
  402d6a:	bf00      	nop
  402d6c:	00408c12 	.word	0x00408c12

00402d70 <puts>:
  402d70:	4b02      	ldr	r3, [pc, #8]	; (402d7c <puts+0xc>)
  402d72:	4601      	mov	r1, r0
  402d74:	6818      	ldr	r0, [r3, #0]
  402d76:	f7ff bfcf 	b.w	402d18 <_puts_r>
  402d7a:	bf00      	nop
  402d7c:	200000e8 	.word	0x200000e8

00402d80 <setbuf>:
  402d80:	2900      	cmp	r1, #0
  402d82:	bf0c      	ite	eq
  402d84:	2202      	moveq	r2, #2
  402d86:	2200      	movne	r2, #0
  402d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d8c:	f000 b800 	b.w	402d90 <setvbuf>

00402d90 <setvbuf>:
  402d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d94:	461d      	mov	r5, r3
  402d96:	4b36      	ldr	r3, [pc, #216]	; (402e70 <setvbuf+0xe0>)
  402d98:	4604      	mov	r4, r0
  402d9a:	681f      	ldr	r7, [r3, #0]
  402d9c:	460e      	mov	r6, r1
  402d9e:	4690      	mov	r8, r2
  402da0:	b127      	cbz	r7, 402dac <setvbuf+0x1c>
  402da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402da4:	b913      	cbnz	r3, 402dac <setvbuf+0x1c>
  402da6:	4638      	mov	r0, r7
  402da8:	f002 fc6a 	bl	405680 <__sinit>
  402dac:	f1b8 0f02 	cmp.w	r8, #2
  402db0:	d859      	bhi.n	402e66 <setvbuf+0xd6>
  402db2:	2d00      	cmp	r5, #0
  402db4:	db57      	blt.n	402e66 <setvbuf+0xd6>
  402db6:	4638      	mov	r0, r7
  402db8:	4621      	mov	r1, r4
  402dba:	f002 fc18 	bl	4055ee <_fflush_r>
  402dbe:	2300      	movs	r3, #0
  402dc0:	6063      	str	r3, [r4, #4]
  402dc2:	61a3      	str	r3, [r4, #24]
  402dc4:	89a3      	ldrh	r3, [r4, #12]
  402dc6:	061b      	lsls	r3, r3, #24
  402dc8:	d503      	bpl.n	402dd2 <setvbuf+0x42>
  402dca:	4638      	mov	r0, r7
  402dcc:	6921      	ldr	r1, [r4, #16]
  402dce:	f002 fdf1 	bl	4059b4 <_free_r>
  402dd2:	89a3      	ldrh	r3, [r4, #12]
  402dd4:	f1b8 0f02 	cmp.w	r8, #2
  402dd8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  402ddc:	81a3      	strh	r3, [r4, #12]
  402dde:	d012      	beq.n	402e06 <setvbuf+0x76>
  402de0:	bb36      	cbnz	r6, 402e30 <setvbuf+0xa0>
  402de2:	2d00      	cmp	r5, #0
  402de4:	bf08      	it	eq
  402de6:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  402dea:	4628      	mov	r0, r5
  402dec:	f003 f8c6 	bl	405f7c <malloc>
  402df0:	4606      	mov	r6, r0
  402df2:	b9c8      	cbnz	r0, 402e28 <setvbuf+0x98>
  402df4:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402df8:	f003 f8c0 	bl	405f7c <malloc>
  402dfc:	4606      	mov	r6, r0
  402dfe:	b988      	cbnz	r0, 402e24 <setvbuf+0x94>
  402e00:	f04f 30ff 	mov.w	r0, #4294967295
  402e04:	e000      	b.n	402e08 <setvbuf+0x78>
  402e06:	2000      	movs	r0, #0
  402e08:	89a3      	ldrh	r3, [r4, #12]
  402e0a:	f043 0302 	orr.w	r3, r3, #2
  402e0e:	81a3      	strh	r3, [r4, #12]
  402e10:	2300      	movs	r3, #0
  402e12:	60a3      	str	r3, [r4, #8]
  402e14:	f104 0343 	add.w	r3, r4, #67	; 0x43
  402e18:	6023      	str	r3, [r4, #0]
  402e1a:	6123      	str	r3, [r4, #16]
  402e1c:	2301      	movs	r3, #1
  402e1e:	6163      	str	r3, [r4, #20]
  402e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e24:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402e28:	89a3      	ldrh	r3, [r4, #12]
  402e2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402e2e:	81a3      	strh	r3, [r4, #12]
  402e30:	f1b8 0f01 	cmp.w	r8, #1
  402e34:	d105      	bne.n	402e42 <setvbuf+0xb2>
  402e36:	89a3      	ldrh	r3, [r4, #12]
  402e38:	f043 0301 	orr.w	r3, r3, #1
  402e3c:	81a3      	strh	r3, [r4, #12]
  402e3e:	426b      	negs	r3, r5
  402e40:	61a3      	str	r3, [r4, #24]
  402e42:	4b0c      	ldr	r3, [pc, #48]	; (402e74 <setvbuf+0xe4>)
  402e44:	63fb      	str	r3, [r7, #60]	; 0x3c
  402e46:	89a3      	ldrh	r3, [r4, #12]
  402e48:	6026      	str	r6, [r4, #0]
  402e4a:	f003 0008 	and.w	r0, r3, #8
  402e4e:	b280      	uxth	r0, r0
  402e50:	6126      	str	r6, [r4, #16]
  402e52:	6165      	str	r5, [r4, #20]
  402e54:	b148      	cbz	r0, 402e6a <setvbuf+0xda>
  402e56:	f013 0f03 	tst.w	r3, #3
  402e5a:	bf18      	it	ne
  402e5c:	2500      	movne	r5, #0
  402e5e:	60a5      	str	r5, [r4, #8]
  402e60:	2000      	movs	r0, #0
  402e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e66:	f04f 30ff 	mov.w	r0, #4294967295
  402e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e6e:	bf00      	nop
  402e70:	200000e8 	.word	0x200000e8
  402e74:	0040563d 	.word	0x0040563d

00402e78 <_snprintf_r>:
  402e78:	b408      	push	{r3}
  402e7a:	b530      	push	{r4, r5, lr}
  402e7c:	1e14      	subs	r4, r2, #0
  402e7e:	b09c      	sub	sp, #112	; 0x70
  402e80:	4605      	mov	r5, r0
  402e82:	da04      	bge.n	402e8e <_snprintf_r+0x16>
  402e84:	238b      	movs	r3, #139	; 0x8b
  402e86:	6003      	str	r3, [r0, #0]
  402e88:	f04f 30ff 	mov.w	r0, #4294967295
  402e8c:	e01d      	b.n	402eca <_snprintf_r+0x52>
  402e8e:	f44f 7302 	mov.w	r3, #520	; 0x208
  402e92:	f8ad 3014 	strh.w	r3, [sp, #20]
  402e96:	bf14      	ite	ne
  402e98:	f104 33ff 	addne.w	r3, r4, #4294967295
  402e9c:	4623      	moveq	r3, r4
  402e9e:	9304      	str	r3, [sp, #16]
  402ea0:	9307      	str	r3, [sp, #28]
  402ea2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402ea6:	9102      	str	r1, [sp, #8]
  402ea8:	9106      	str	r1, [sp, #24]
  402eaa:	f8ad 3016 	strh.w	r3, [sp, #22]
  402eae:	a902      	add	r1, sp, #8
  402eb0:	ab20      	add	r3, sp, #128	; 0x80
  402eb2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402eb4:	9301      	str	r3, [sp, #4]
  402eb6:	f000 f847 	bl	402f48 <_svfprintf_r>
  402eba:	1c43      	adds	r3, r0, #1
  402ebc:	bfbc      	itt	lt
  402ebe:	238b      	movlt	r3, #139	; 0x8b
  402ec0:	602b      	strlt	r3, [r5, #0]
  402ec2:	b114      	cbz	r4, 402eca <_snprintf_r+0x52>
  402ec4:	9b02      	ldr	r3, [sp, #8]
  402ec6:	2200      	movs	r2, #0
  402ec8:	701a      	strb	r2, [r3, #0]
  402eca:	b01c      	add	sp, #112	; 0x70
  402ecc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  402ed0:	b001      	add	sp, #4
  402ed2:	4770      	bx	lr

00402ed4 <snprintf>:
  402ed4:	b40c      	push	{r2, r3}
  402ed6:	b530      	push	{r4, r5, lr}
  402ed8:	4b16      	ldr	r3, [pc, #88]	; (402f34 <snprintf+0x60>)
  402eda:	1e0c      	subs	r4, r1, #0
  402edc:	b09d      	sub	sp, #116	; 0x74
  402ede:	681d      	ldr	r5, [r3, #0]
  402ee0:	da04      	bge.n	402eec <snprintf+0x18>
  402ee2:	238b      	movs	r3, #139	; 0x8b
  402ee4:	602b      	str	r3, [r5, #0]
  402ee6:	f04f 30ff 	mov.w	r0, #4294967295
  402eea:	e01e      	b.n	402f2a <snprintf+0x56>
  402eec:	f44f 7302 	mov.w	r3, #520	; 0x208
  402ef0:	f8ad 3014 	strh.w	r3, [sp, #20]
  402ef4:	bf14      	ite	ne
  402ef6:	f104 33ff 	addne.w	r3, r4, #4294967295
  402efa:	4623      	moveq	r3, r4
  402efc:	9304      	str	r3, [sp, #16]
  402efe:	9307      	str	r3, [sp, #28]
  402f00:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402f04:	9002      	str	r0, [sp, #8]
  402f06:	9006      	str	r0, [sp, #24]
  402f08:	f8ad 3016 	strh.w	r3, [sp, #22]
  402f0c:	4628      	mov	r0, r5
  402f0e:	ab21      	add	r3, sp, #132	; 0x84
  402f10:	a902      	add	r1, sp, #8
  402f12:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402f14:	9301      	str	r3, [sp, #4]
  402f16:	f000 f817 	bl	402f48 <_svfprintf_r>
  402f1a:	1c43      	adds	r3, r0, #1
  402f1c:	bfbc      	itt	lt
  402f1e:	238b      	movlt	r3, #139	; 0x8b
  402f20:	602b      	strlt	r3, [r5, #0]
  402f22:	b114      	cbz	r4, 402f2a <snprintf+0x56>
  402f24:	9b02      	ldr	r3, [sp, #8]
  402f26:	2200      	movs	r2, #0
  402f28:	701a      	strb	r2, [r3, #0]
  402f2a:	b01d      	add	sp, #116	; 0x74
  402f2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  402f30:	b002      	add	sp, #8
  402f32:	4770      	bx	lr
  402f34:	200000e8 	.word	0x200000e8

00402f38 <strlen>:
  402f38:	4603      	mov	r3, r0
  402f3a:	f813 2b01 	ldrb.w	r2, [r3], #1
  402f3e:	2a00      	cmp	r2, #0
  402f40:	d1fb      	bne.n	402f3a <strlen+0x2>
  402f42:	1a18      	subs	r0, r3, r0
  402f44:	3801      	subs	r0, #1
  402f46:	4770      	bx	lr

00402f48 <_svfprintf_r>:
  402f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f4c:	b0c3      	sub	sp, #268	; 0x10c
  402f4e:	468b      	mov	fp, r1
  402f50:	4698      	mov	r8, r3
  402f52:	920b      	str	r2, [sp, #44]	; 0x2c
  402f54:	4682      	mov	sl, r0
  402f56:	f002 ff9b 	bl	405e90 <_localeconv_r>
  402f5a:	6800      	ldr	r0, [r0, #0]
  402f5c:	9018      	str	r0, [sp, #96]	; 0x60
  402f5e:	f7ff ffeb 	bl	402f38 <strlen>
  402f62:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402f66:	9010      	str	r0, [sp, #64]	; 0x40
  402f68:	0619      	lsls	r1, r3, #24
  402f6a:	d515      	bpl.n	402f98 <_svfprintf_r+0x50>
  402f6c:	f8db 3010 	ldr.w	r3, [fp, #16]
  402f70:	b993      	cbnz	r3, 402f98 <_svfprintf_r+0x50>
  402f72:	4650      	mov	r0, sl
  402f74:	2140      	movs	r1, #64	; 0x40
  402f76:	f003 f811 	bl	405f9c <_malloc_r>
  402f7a:	f8cb 0000 	str.w	r0, [fp]
  402f7e:	f8cb 0010 	str.w	r0, [fp, #16]
  402f82:	b930      	cbnz	r0, 402f92 <_svfprintf_r+0x4a>
  402f84:	230c      	movs	r3, #12
  402f86:	f8ca 3000 	str.w	r3, [sl]
  402f8a:	f04f 30ff 	mov.w	r0, #4294967295
  402f8e:	f000 bf6e 	b.w	403e6e <_svfprintf_r+0xf26>
  402f92:	2340      	movs	r3, #64	; 0x40
  402f94:	f8cb 3014 	str.w	r3, [fp, #20]
  402f98:	2400      	movs	r4, #0
  402f9a:	2500      	movs	r5, #0
  402f9c:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  402fa0:	2300      	movs	r3, #0
  402fa2:	ae32      	add	r6, sp, #200	; 0xc8
  402fa4:	9625      	str	r6, [sp, #148]	; 0x94
  402fa6:	9327      	str	r3, [sp, #156]	; 0x9c
  402fa8:	9326      	str	r3, [sp, #152]	; 0x98
  402faa:	9309      	str	r3, [sp, #36]	; 0x24
  402fac:	931b      	str	r3, [sp, #108]	; 0x6c
  402fae:	931a      	str	r3, [sp, #104]	; 0x68
  402fb0:	930f      	str	r3, [sp, #60]	; 0x3c
  402fb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402fb4:	461c      	mov	r4, r3
  402fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
  402fba:	b91a      	cbnz	r2, 402fc4 <_svfprintf_r+0x7c>
  402fbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402fbe:	1a25      	subs	r5, r4, r0
  402fc0:	d103      	bne.n	402fca <_svfprintf_r+0x82>
  402fc2:	e01b      	b.n	402ffc <_svfprintf_r+0xb4>
  402fc4:	2a25      	cmp	r2, #37	; 0x25
  402fc6:	d1f5      	bne.n	402fb4 <_svfprintf_r+0x6c>
  402fc8:	e7f8      	b.n	402fbc <_svfprintf_r+0x74>
  402fca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402fcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fce:	442b      	add	r3, r5
  402fd0:	9327      	str	r3, [sp, #156]	; 0x9c
  402fd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fd4:	e886 0022 	stmia.w	r6, {r1, r5}
  402fd8:	3301      	adds	r3, #1
  402fda:	2b07      	cmp	r3, #7
  402fdc:	9326      	str	r3, [sp, #152]	; 0x98
  402fde:	dc01      	bgt.n	402fe4 <_svfprintf_r+0x9c>
  402fe0:	3608      	adds	r6, #8
  402fe2:	e008      	b.n	402ff6 <_svfprintf_r+0xae>
  402fe4:	4650      	mov	r0, sl
  402fe6:	4659      	mov	r1, fp
  402fe8:	aa25      	add	r2, sp, #148	; 0x94
  402fea:	f004 f829 	bl	407040 <__ssprint_r>
  402fee:	2800      	cmp	r0, #0
  402ff0:	f040 8735 	bne.w	403e5e <_svfprintf_r+0xf16>
  402ff4:	ae32      	add	r6, sp, #200	; 0xc8
  402ff6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ff8:	442a      	add	r2, r5
  402ffa:	920f      	str	r2, [sp, #60]	; 0x3c
  402ffc:	7823      	ldrb	r3, [r4, #0]
  402ffe:	2b00      	cmp	r3, #0
  403000:	f000 8726 	beq.w	403e50 <_svfprintf_r+0xf08>
  403004:	2300      	movs	r3, #0
  403006:	3401      	adds	r4, #1
  403008:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40300c:	f04f 39ff 	mov.w	r9, #4294967295
  403010:	930e      	str	r3, [sp, #56]	; 0x38
  403012:	461f      	mov	r7, r3
  403014:	1c65      	adds	r5, r4, #1
  403016:	7824      	ldrb	r4, [r4, #0]
  403018:	950b      	str	r5, [sp, #44]	; 0x2c
  40301a:	9408      	str	r4, [sp, #32]
  40301c:	9c08      	ldr	r4, [sp, #32]
  40301e:	f1a4 0220 	sub.w	r2, r4, #32
  403022:	2a58      	cmp	r2, #88	; 0x58
  403024:	f200 8385 	bhi.w	403732 <_svfprintf_r+0x7ea>
  403028:	e8df f012 	tbh	[pc, r2, lsl #1]
  40302c:	0383006d 	.word	0x0383006d
  403030:	00710383 	.word	0x00710383
  403034:	03830383 	.word	0x03830383
  403038:	03830383 	.word	0x03830383
  40303c:	03830383 	.word	0x03830383
  403040:	0059005b 	.word	0x0059005b
  403044:	00770383 	.word	0x00770383
  403048:	0383007a 	.word	0x0383007a
  40304c:	00a2009f 	.word	0x00a2009f
  403050:	00a200a2 	.word	0x00a200a2
  403054:	00a200a2 	.word	0x00a200a2
  403058:	00a200a2 	.word	0x00a200a2
  40305c:	00a200a2 	.word	0x00a200a2
  403060:	03830383 	.word	0x03830383
  403064:	03830383 	.word	0x03830383
  403068:	03830383 	.word	0x03830383
  40306c:	03830383 	.word	0x03830383
  403070:	03830383 	.word	0x03830383
  403074:	00fe00d3 	.word	0x00fe00d3
  403078:	00fe0383 	.word	0x00fe0383
  40307c:	03830383 	.word	0x03830383
  403080:	03830383 	.word	0x03830383
  403084:	038300b6 	.word	0x038300b6
  403088:	026b0383 	.word	0x026b0383
  40308c:	03830383 	.word	0x03830383
  403090:	03830383 	.word	0x03830383
  403094:	02bb0383 	.word	0x02bb0383
  403098:	03830383 	.word	0x03830383
  40309c:	03830068 	.word	0x03830068
  4030a0:	03830383 	.word	0x03830383
  4030a4:	03830383 	.word	0x03830383
  4030a8:	03830383 	.word	0x03830383
  4030ac:	03830383 	.word	0x03830383
  4030b0:	00c90383 	.word	0x00c90383
  4030b4:	00fe0065 	.word	0x00fe0065
  4030b8:	00fe00fe 	.word	0x00fe00fe
  4030bc:	006500b9 	.word	0x006500b9
  4030c0:	03830383 	.word	0x03830383
  4030c4:	038300bc 	.word	0x038300bc
  4030c8:	026d024c 	.word	0x026d024c
  4030cc:	00c6028c 	.word	0x00c6028c
  4030d0:	029e0383 	.word	0x029e0383
  4030d4:	02bd0383 	.word	0x02bd0383
  4030d8:	03830383 	.word	0x03830383
  4030dc:	02d8      	.short	0x02d8
  4030de:	232b      	movs	r3, #43	; 0x2b
  4030e0:	e007      	b.n	4030f2 <_svfprintf_r+0x1aa>
  4030e2:	f8d8 5000 	ldr.w	r5, [r8]
  4030e6:	f108 0204 	add.w	r2, r8, #4
  4030ea:	2d00      	cmp	r5, #0
  4030ec:	950e      	str	r5, [sp, #56]	; 0x38
  4030ee:	db11      	blt.n	403114 <_svfprintf_r+0x1cc>
  4030f0:	4690      	mov	r8, r2
  4030f2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4030f4:	e78e      	b.n	403014 <_svfprintf_r+0xcc>
  4030f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4030fa:	e06e      	b.n	4031da <_svfprintf_r+0x292>
  4030fc:	4cab      	ldr	r4, [pc, #684]	; (4033ac <_svfprintf_r+0x464>)
  4030fe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403102:	941b      	str	r4, [sp, #108]	; 0x6c
  403104:	e26e      	b.n	4035e4 <_svfprintf_r+0x69c>
  403106:	2b00      	cmp	r3, #0
  403108:	bf08      	it	eq
  40310a:	2320      	moveq	r3, #32
  40310c:	e7f1      	b.n	4030f2 <_svfprintf_r+0x1aa>
  40310e:	f047 0701 	orr.w	r7, r7, #1
  403112:	e7ee      	b.n	4030f2 <_svfprintf_r+0x1aa>
  403114:	426d      	negs	r5, r5
  403116:	950e      	str	r5, [sp, #56]	; 0x38
  403118:	4690      	mov	r8, r2
  40311a:	f047 0704 	orr.w	r7, r7, #4
  40311e:	e7e8      	b.n	4030f2 <_svfprintf_r+0x1aa>
  403120:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403122:	7825      	ldrb	r5, [r4, #0]
  403124:	1c62      	adds	r2, r4, #1
  403126:	2d2a      	cmp	r5, #42	; 0x2a
  403128:	9508      	str	r5, [sp, #32]
  40312a:	d002      	beq.n	403132 <_svfprintf_r+0x1ea>
  40312c:	f04f 0900 	mov.w	r9, #0
  403130:	e00b      	b.n	40314a <_svfprintf_r+0x202>
  403132:	f8d8 9000 	ldr.w	r9, [r8]
  403136:	f108 0104 	add.w	r1, r8, #4
  40313a:	f1b9 0f00 	cmp.w	r9, #0
  40313e:	4688      	mov	r8, r1
  403140:	920b      	str	r2, [sp, #44]	; 0x2c
  403142:	dad6      	bge.n	4030f2 <_svfprintf_r+0x1aa>
  403144:	f04f 39ff 	mov.w	r9, #4294967295
  403148:	e7d3      	b.n	4030f2 <_svfprintf_r+0x1aa>
  40314a:	9d08      	ldr	r5, [sp, #32]
  40314c:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  403150:	2909      	cmp	r1, #9
  403152:	d806      	bhi.n	403162 <_svfprintf_r+0x21a>
  403154:	f812 4b01 	ldrb.w	r4, [r2], #1
  403158:	200a      	movs	r0, #10
  40315a:	fb00 1909 	mla	r9, r0, r9, r1
  40315e:	9408      	str	r4, [sp, #32]
  403160:	e7f3      	b.n	40314a <_svfprintf_r+0x202>
  403162:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  403166:	920b      	str	r2, [sp, #44]	; 0x2c
  403168:	e758      	b.n	40301c <_svfprintf_r+0xd4>
  40316a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40316e:	e7c0      	b.n	4030f2 <_svfprintf_r+0x1aa>
  403170:	2400      	movs	r4, #0
  403172:	940e      	str	r4, [sp, #56]	; 0x38
  403174:	9d08      	ldr	r5, [sp, #32]
  403176:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403178:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  40317c:	210a      	movs	r1, #10
  40317e:	fb01 2404 	mla	r4, r1, r4, r2
  403182:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403184:	940e      	str	r4, [sp, #56]	; 0x38
  403186:	f812 5b01 	ldrb.w	r5, [r2], #1
  40318a:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40318e:	2909      	cmp	r1, #9
  403190:	9508      	str	r5, [sp, #32]
  403192:	d8e8      	bhi.n	403166 <_svfprintf_r+0x21e>
  403194:	920b      	str	r2, [sp, #44]	; 0x2c
  403196:	e7ed      	b.n	403174 <_svfprintf_r+0x22c>
  403198:	f047 0708 	orr.w	r7, r7, #8
  40319c:	e7a9      	b.n	4030f2 <_svfprintf_r+0x1aa>
  40319e:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  4031a2:	e7a6      	b.n	4030f2 <_svfprintf_r+0x1aa>
  4031a4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4031a6:	7822      	ldrb	r2, [r4, #0]
  4031a8:	2a6c      	cmp	r2, #108	; 0x6c
  4031aa:	d102      	bne.n	4031b2 <_svfprintf_r+0x26a>
  4031ac:	3401      	adds	r4, #1
  4031ae:	940b      	str	r4, [sp, #44]	; 0x2c
  4031b0:	e002      	b.n	4031b8 <_svfprintf_r+0x270>
  4031b2:	f047 0710 	orr.w	r7, r7, #16
  4031b6:	e79c      	b.n	4030f2 <_svfprintf_r+0x1aa>
  4031b8:	f047 0720 	orr.w	r7, r7, #32
  4031bc:	e799      	b.n	4030f2 <_svfprintf_r+0x1aa>
  4031be:	f8d8 3000 	ldr.w	r3, [r8]
  4031c2:	2500      	movs	r5, #0
  4031c4:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  4031c8:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4031cc:	f108 0804 	add.w	r8, r8, #4
  4031d0:	e2ba      	b.n	403748 <_svfprintf_r+0x800>
  4031d2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4031d6:	f047 0710 	orr.w	r7, r7, #16
  4031da:	06ba      	lsls	r2, r7, #26
  4031dc:	d508      	bpl.n	4031f0 <_svfprintf_r+0x2a8>
  4031de:	f108 0807 	add.w	r8, r8, #7
  4031e2:	f028 0307 	bic.w	r3, r8, #7
  4031e6:	f103 0808 	add.w	r8, r3, #8
  4031ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4031ee:	e00f      	b.n	403210 <_svfprintf_r+0x2c8>
  4031f0:	f017 0f10 	tst.w	r7, #16
  4031f4:	f108 0304 	add.w	r3, r8, #4
  4031f8:	d002      	beq.n	403200 <_svfprintf_r+0x2b8>
  4031fa:	f8d8 4000 	ldr.w	r4, [r8]
  4031fe:	e005      	b.n	40320c <_svfprintf_r+0x2c4>
  403200:	f8d8 4000 	ldr.w	r4, [r8]
  403204:	f017 0f40 	tst.w	r7, #64	; 0x40
  403208:	bf18      	it	ne
  40320a:	b224      	sxthne	r4, r4
  40320c:	17e5      	asrs	r5, r4, #31
  40320e:	4698      	mov	r8, r3
  403210:	2c00      	cmp	r4, #0
  403212:	f175 0100 	sbcs.w	r1, r5, #0
  403216:	f280 8210 	bge.w	40363a <_svfprintf_r+0x6f2>
  40321a:	232d      	movs	r3, #45	; 0x2d
  40321c:	4264      	negs	r4, r4
  40321e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403222:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403226:	e208      	b.n	40363a <_svfprintf_r+0x6f2>
  403228:	9c08      	ldr	r4, [sp, #32]
  40322a:	f108 0807 	add.w	r8, r8, #7
  40322e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403232:	970a      	str	r7, [sp, #40]	; 0x28
  403234:	f028 0307 	bic.w	r3, r8, #7
  403238:	9411      	str	r4, [sp, #68]	; 0x44
  40323a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40323e:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  403242:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403246:	f103 0808 	add.w	r8, r3, #8
  40324a:	f003 fe77 	bl	406f3c <__fpclassifyd>
  40324e:	2801      	cmp	r0, #1
  403250:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403254:	d114      	bne.n	403280 <_svfprintf_r+0x338>
  403256:	2200      	movs	r2, #0
  403258:	2300      	movs	r3, #0
  40325a:	f004 fd8f 	bl	407d7c <__aeabi_dcmplt>
  40325e:	b110      	cbz	r0, 403266 <_svfprintf_r+0x31e>
  403260:	232d      	movs	r3, #45	; 0x2d
  403262:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403266:	9d08      	ldr	r5, [sp, #32]
  403268:	4b51      	ldr	r3, [pc, #324]	; (4033b0 <_svfprintf_r+0x468>)
  40326a:	4a52      	ldr	r2, [pc, #328]	; (4033b4 <_svfprintf_r+0x46c>)
  40326c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  403270:	2d47      	cmp	r5, #71	; 0x47
  403272:	bfd8      	it	le
  403274:	461a      	movle	r2, r3
  403276:	9207      	str	r2, [sp, #28]
  403278:	f04f 0903 	mov.w	r9, #3
  40327c:	2500      	movs	r5, #0
  40327e:	e26a      	b.n	403756 <_svfprintf_r+0x80e>
  403280:	f003 fe5c 	bl	406f3c <__fpclassifyd>
  403284:	b958      	cbnz	r0, 40329e <_svfprintf_r+0x356>
  403286:	4b4c      	ldr	r3, [pc, #304]	; (4033b8 <_svfprintf_r+0x470>)
  403288:	4a4c      	ldr	r2, [pc, #304]	; (4033bc <_svfprintf_r+0x474>)
  40328a:	9c08      	ldr	r4, [sp, #32]
  40328c:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  403290:	2c47      	cmp	r4, #71	; 0x47
  403292:	bfd8      	it	le
  403294:	461a      	movle	r2, r3
  403296:	9207      	str	r2, [sp, #28]
  403298:	f04f 0903 	mov.w	r9, #3
  40329c:	e25a      	b.n	403754 <_svfprintf_r+0x80c>
  40329e:	f1b9 3fff 	cmp.w	r9, #4294967295
  4032a2:	d00a      	beq.n	4032ba <_svfprintf_r+0x372>
  4032a4:	9d08      	ldr	r5, [sp, #32]
  4032a6:	f025 0320 	bic.w	r3, r5, #32
  4032aa:	2b47      	cmp	r3, #71	; 0x47
  4032ac:	d107      	bne.n	4032be <_svfprintf_r+0x376>
  4032ae:	f1b9 0f00 	cmp.w	r9, #0
  4032b2:	bf08      	it	eq
  4032b4:	f04f 0901 	moveq.w	r9, #1
  4032b8:	e001      	b.n	4032be <_svfprintf_r+0x376>
  4032ba:	f04f 0906 	mov.w	r9, #6
  4032be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  4032c2:	2b00      	cmp	r3, #0
  4032c4:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  4032c8:	da08      	bge.n	4032dc <_svfprintf_r+0x394>
  4032ca:	990d      	ldr	r1, [sp, #52]	; 0x34
  4032cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ce:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4032d2:	242d      	movs	r4, #45	; 0x2d
  4032d4:	9012      	str	r0, [sp, #72]	; 0x48
  4032d6:	9113      	str	r1, [sp, #76]	; 0x4c
  4032d8:	9419      	str	r4, [sp, #100]	; 0x64
  4032da:	e005      	b.n	4032e8 <_svfprintf_r+0x3a0>
  4032dc:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  4032e0:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  4032e4:	2500      	movs	r5, #0
  4032e6:	9519      	str	r5, [sp, #100]	; 0x64
  4032e8:	9d08      	ldr	r5, [sp, #32]
  4032ea:	f025 0420 	bic.w	r4, r5, #32
  4032ee:	2c46      	cmp	r4, #70	; 0x46
  4032f0:	d004      	beq.n	4032fc <_svfprintf_r+0x3b4>
  4032f2:	2c45      	cmp	r4, #69	; 0x45
  4032f4:	d105      	bne.n	403302 <_svfprintf_r+0x3ba>
  4032f6:	f109 0501 	add.w	r5, r9, #1
  4032fa:	e003      	b.n	403304 <_svfprintf_r+0x3bc>
  4032fc:	464d      	mov	r5, r9
  4032fe:	2303      	movs	r3, #3
  403300:	e001      	b.n	403306 <_svfprintf_r+0x3be>
  403302:	464d      	mov	r5, r9
  403304:	2302      	movs	r3, #2
  403306:	e88d 0028 	stmia.w	sp, {r3, r5}
  40330a:	ab1f      	add	r3, sp, #124	; 0x7c
  40330c:	9302      	str	r3, [sp, #8]
  40330e:	ab20      	add	r3, sp, #128	; 0x80
  403310:	9303      	str	r3, [sp, #12]
  403312:	ab23      	add	r3, sp, #140	; 0x8c
  403314:	9304      	str	r3, [sp, #16]
  403316:	4650      	mov	r0, sl
  403318:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40331c:	f001 fb2b 	bl	404976 <_dtoa_r>
  403320:	2c47      	cmp	r4, #71	; 0x47
  403322:	9007      	str	r0, [sp, #28]
  403324:	d10a      	bne.n	40333c <_svfprintf_r+0x3f4>
  403326:	980a      	ldr	r0, [sp, #40]	; 0x28
  403328:	07c3      	lsls	r3, r0, #31
  40332a:	d407      	bmi.n	40333c <_svfprintf_r+0x3f4>
  40332c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40332e:	9d07      	ldr	r5, [sp, #28]
  403330:	2c47      	cmp	r4, #71	; 0x47
  403332:	ebc5 0303 	rsb	r3, r5, r3
  403336:	9309      	str	r3, [sp, #36]	; 0x24
  403338:	d142      	bne.n	4033c0 <_svfprintf_r+0x478>
  40333a:	e02d      	b.n	403398 <_svfprintf_r+0x450>
  40333c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  403340:	2c46      	cmp	r4, #70	; 0x46
  403342:	44ac      	add	ip, r5
  403344:	d113      	bne.n	40336e <_svfprintf_r+0x426>
  403346:	9807      	ldr	r0, [sp, #28]
  403348:	7803      	ldrb	r3, [r0, #0]
  40334a:	2b30      	cmp	r3, #48	; 0x30
  40334c:	d10d      	bne.n	40336a <_svfprintf_r+0x422>
  40334e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403352:	2200      	movs	r2, #0
  403354:	2300      	movs	r3, #0
  403356:	f8cd c018 	str.w	ip, [sp, #24]
  40335a:	f004 fd05 	bl	407d68 <__aeabi_dcmpeq>
  40335e:	f8dd c018 	ldr.w	ip, [sp, #24]
  403362:	b910      	cbnz	r0, 40336a <_svfprintf_r+0x422>
  403364:	f1c5 0501 	rsb	r5, r5, #1
  403368:	951f      	str	r5, [sp, #124]	; 0x7c
  40336a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40336c:	449c      	add	ip, r3
  40336e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403372:	2200      	movs	r2, #0
  403374:	2300      	movs	r3, #0
  403376:	f8cd c018 	str.w	ip, [sp, #24]
  40337a:	f004 fcf5 	bl	407d68 <__aeabi_dcmpeq>
  40337e:	f8dd c018 	ldr.w	ip, [sp, #24]
  403382:	b108      	cbz	r0, 403388 <_svfprintf_r+0x440>
  403384:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  403388:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40338a:	4563      	cmp	r3, ip
  40338c:	d2ce      	bcs.n	40332c <_svfprintf_r+0x3e4>
  40338e:	1c5a      	adds	r2, r3, #1
  403390:	9223      	str	r2, [sp, #140]	; 0x8c
  403392:	2230      	movs	r2, #48	; 0x30
  403394:	701a      	strb	r2, [r3, #0]
  403396:	e7f7      	b.n	403388 <_svfprintf_r+0x440>
  403398:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40339a:	1cdc      	adds	r4, r3, #3
  40339c:	db01      	blt.n	4033a2 <_svfprintf_r+0x45a>
  40339e:	454b      	cmp	r3, r9
  4033a0:	dd6e      	ble.n	403480 <_svfprintf_r+0x538>
  4033a2:	9c08      	ldr	r4, [sp, #32]
  4033a4:	3c02      	subs	r4, #2
  4033a6:	9408      	str	r4, [sp, #32]
  4033a8:	e00d      	b.n	4033c6 <_svfprintf_r+0x47e>
  4033aa:	bf00      	nop
  4033ac:	00408c44 	.word	0x00408c44
  4033b0:	00408c34 	.word	0x00408c34
  4033b4:	00408c38 	.word	0x00408c38
  4033b8:	00408c3c 	.word	0x00408c3c
  4033bc:	00408c40 	.word	0x00408c40
  4033c0:	9d08      	ldr	r5, [sp, #32]
  4033c2:	2d65      	cmp	r5, #101	; 0x65
  4033c4:	dc43      	bgt.n	40344e <_svfprintf_r+0x506>
  4033c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4033c8:	9c08      	ldr	r4, [sp, #32]
  4033ca:	3b01      	subs	r3, #1
  4033cc:	2b00      	cmp	r3, #0
  4033ce:	931f      	str	r3, [sp, #124]	; 0x7c
  4033d0:	bfba      	itte	lt
  4033d2:	425b      	neglt	r3, r3
  4033d4:	222d      	movlt	r2, #45	; 0x2d
  4033d6:	222b      	movge	r2, #43	; 0x2b
  4033d8:	2b09      	cmp	r3, #9
  4033da:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  4033de:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4033e2:	dd1d      	ble.n	403420 <_svfprintf_r+0x4d8>
  4033e4:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  4033e8:	200a      	movs	r0, #10
  4033ea:	fb93 f1f0 	sdiv	r1, r3, r0
  4033ee:	fb00 3311 	mls	r3, r0, r1, r3
  4033f2:	2909      	cmp	r1, #9
  4033f4:	f103 0330 	add.w	r3, r3, #48	; 0x30
  4033f8:	4614      	mov	r4, r2
  4033fa:	f802 3901 	strb.w	r3, [r2], #-1
  4033fe:	460b      	mov	r3, r1
  403400:	dcf2      	bgt.n	4033e8 <_svfprintf_r+0x4a0>
  403402:	f101 0330 	add.w	r3, r1, #48	; 0x30
  403406:	f804 3d01 	strb.w	r3, [r4, #-1]!
  40340a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40340e:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  403412:	4294      	cmp	r4, r2
  403414:	d20b      	bcs.n	40342e <_svfprintf_r+0x4e6>
  403416:	f814 2b01 	ldrb.w	r2, [r4], #1
  40341a:	f803 2b01 	strb.w	r2, [r3], #1
  40341e:	e7f6      	b.n	40340e <_svfprintf_r+0x4c6>
  403420:	2230      	movs	r2, #48	; 0x30
  403422:	4413      	add	r3, r2
  403424:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403428:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40342c:	ab22      	add	r3, sp, #136	; 0x88
  40342e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403430:	aa21      	add	r2, sp, #132	; 0x84
  403432:	1a9a      	subs	r2, r3, r2
  403434:	4691      	mov	r9, r2
  403436:	2d01      	cmp	r5, #1
  403438:	921a      	str	r2, [sp, #104]	; 0x68
  40343a:	44a9      	add	r9, r5
  40343c:	dc03      	bgt.n	403446 <_svfprintf_r+0x4fe>
  40343e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403440:	f015 0401 	ands.w	r4, r5, #1
  403444:	d037      	beq.n	4034b6 <_svfprintf_r+0x56e>
  403446:	f109 0901 	add.w	r9, r9, #1
  40344a:	2400      	movs	r4, #0
  40344c:	e033      	b.n	4034b6 <_svfprintf_r+0x56e>
  40344e:	9c08      	ldr	r4, [sp, #32]
  403450:	2c66      	cmp	r4, #102	; 0x66
  403452:	d115      	bne.n	403480 <_svfprintf_r+0x538>
  403454:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403456:	2b00      	cmp	r3, #0
  403458:	dd09      	ble.n	40346e <_svfprintf_r+0x526>
  40345a:	f1b9 0f00 	cmp.w	r9, #0
  40345e:	d102      	bne.n	403466 <_svfprintf_r+0x51e>
  403460:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403462:	07e8      	lsls	r0, r5, #31
  403464:	d523      	bpl.n	4034ae <_svfprintf_r+0x566>
  403466:	f109 0901 	add.w	r9, r9, #1
  40346a:	444b      	add	r3, r9
  40346c:	e01f      	b.n	4034ae <_svfprintf_r+0x566>
  40346e:	f1b9 0f00 	cmp.w	r9, #0
  403472:	d102      	bne.n	40347a <_svfprintf_r+0x532>
  403474:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403476:	07e1      	lsls	r1, r4, #31
  403478:	d515      	bpl.n	4034a6 <_svfprintf_r+0x55e>
  40347a:	f109 0302 	add.w	r3, r9, #2
  40347e:	e016      	b.n	4034ae <_svfprintf_r+0x566>
  403480:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403482:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403484:	42ab      	cmp	r3, r5
  403486:	db04      	blt.n	403492 <_svfprintf_r+0x54a>
  403488:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40348a:	07e2      	lsls	r2, r4, #31
  40348c:	d50d      	bpl.n	4034aa <_svfprintf_r+0x562>
  40348e:	3301      	adds	r3, #1
  403490:	e006      	b.n	4034a0 <_svfprintf_r+0x558>
  403492:	2b00      	cmp	r3, #0
  403494:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403496:	bfd4      	ite	le
  403498:	f1c3 0302 	rsble	r3, r3, #2
  40349c:	2301      	movgt	r3, #1
  40349e:	4423      	add	r3, r4
  4034a0:	2567      	movs	r5, #103	; 0x67
  4034a2:	9511      	str	r5, [sp, #68]	; 0x44
  4034a4:	e003      	b.n	4034ae <_svfprintf_r+0x566>
  4034a6:	2301      	movs	r3, #1
  4034a8:	e001      	b.n	4034ae <_svfprintf_r+0x566>
  4034aa:	2467      	movs	r4, #103	; 0x67
  4034ac:	9411      	str	r4, [sp, #68]	; 0x44
  4034ae:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4034b0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  4034b2:	9508      	str	r5, [sp, #32]
  4034b4:	4699      	mov	r9, r3
  4034b6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4034b8:	b115      	cbz	r5, 4034c0 <_svfprintf_r+0x578>
  4034ba:	232d      	movs	r3, #45	; 0x2d
  4034bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034c0:	2500      	movs	r5, #0
  4034c2:	e149      	b.n	403758 <_svfprintf_r+0x810>
  4034c4:	f017 0f20 	tst.w	r7, #32
  4034c8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4034cc:	f108 0104 	add.w	r1, r8, #4
  4034d0:	d008      	beq.n	4034e4 <_svfprintf_r+0x59c>
  4034d2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4034d4:	f8d8 0000 	ldr.w	r0, [r8]
  4034d8:	17e5      	asrs	r5, r4, #31
  4034da:	4622      	mov	r2, r4
  4034dc:	462b      	mov	r3, r5
  4034de:	e9c0 2300 	strd	r2, r3, [r0]
  4034e2:	e00c      	b.n	4034fe <_svfprintf_r+0x5b6>
  4034e4:	06fb      	lsls	r3, r7, #27
  4034e6:	d406      	bmi.n	4034f6 <_svfprintf_r+0x5ae>
  4034e8:	067d      	lsls	r5, r7, #25
  4034ea:	d504      	bpl.n	4034f6 <_svfprintf_r+0x5ae>
  4034ec:	f8d8 3000 	ldr.w	r3, [r8]
  4034f0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4034f2:	801c      	strh	r4, [r3, #0]
  4034f4:	e003      	b.n	4034fe <_svfprintf_r+0x5b6>
  4034f6:	f8d8 3000 	ldr.w	r3, [r8]
  4034fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4034fc:	601d      	str	r5, [r3, #0]
  4034fe:	4688      	mov	r8, r1
  403500:	e557      	b.n	402fb2 <_svfprintf_r+0x6a>
  403502:	f047 0710 	orr.w	r7, r7, #16
  403506:	f017 0320 	ands.w	r3, r7, #32
  40350a:	d009      	beq.n	403520 <_svfprintf_r+0x5d8>
  40350c:	f108 0807 	add.w	r8, r8, #7
  403510:	f028 0307 	bic.w	r3, r8, #7
  403514:	f103 0808 	add.w	r8, r3, #8
  403518:	e9d3 4500 	ldrd	r4, r5, [r3]
  40351c:	2300      	movs	r3, #0
  40351e:	e088      	b.n	403632 <_svfprintf_r+0x6ea>
  403520:	f017 0110 	ands.w	r1, r7, #16
  403524:	f108 0204 	add.w	r2, r8, #4
  403528:	d107      	bne.n	40353a <_svfprintf_r+0x5f2>
  40352a:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  40352e:	d004      	beq.n	40353a <_svfprintf_r+0x5f2>
  403530:	f8b8 4000 	ldrh.w	r4, [r8]
  403534:	2500      	movs	r5, #0
  403536:	4690      	mov	r8, r2
  403538:	e7f0      	b.n	40351c <_svfprintf_r+0x5d4>
  40353a:	f8d8 4000 	ldr.w	r4, [r8]
  40353e:	2500      	movs	r5, #0
  403540:	4690      	mov	r8, r2
  403542:	e076      	b.n	403632 <_svfprintf_r+0x6ea>
  403544:	48a9      	ldr	r0, [pc, #676]	; (4037ec <_svfprintf_r+0x8a4>)
  403546:	2330      	movs	r3, #48	; 0x30
  403548:	2278      	movs	r2, #120	; 0x78
  40354a:	f8d8 4000 	ldr.w	r4, [r8]
  40354e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403552:	2500      	movs	r5, #0
  403554:	f047 0702 	orr.w	r7, r7, #2
  403558:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40355c:	f108 0804 	add.w	r8, r8, #4
  403560:	901b      	str	r0, [sp, #108]	; 0x6c
  403562:	2302      	movs	r3, #2
  403564:	9208      	str	r2, [sp, #32]
  403566:	e064      	b.n	403632 <_svfprintf_r+0x6ea>
  403568:	4643      	mov	r3, r8
  40356a:	2500      	movs	r5, #0
  40356c:	681b      	ldr	r3, [r3, #0]
  40356e:	45a9      	cmp	r9, r5
  403570:	9307      	str	r3, [sp, #28]
  403572:	f108 0804 	add.w	r8, r8, #4
  403576:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  40357a:	db0d      	blt.n	403598 <_svfprintf_r+0x650>
  40357c:	4618      	mov	r0, r3
  40357e:	4629      	mov	r1, r5
  403580:	464a      	mov	r2, r9
  403582:	f002 ff13 	bl	4063ac <memchr>
  403586:	2800      	cmp	r0, #0
  403588:	f000 80e4 	beq.w	403754 <_svfprintf_r+0x80c>
  40358c:	9c07      	ldr	r4, [sp, #28]
  40358e:	1b00      	subs	r0, r0, r4
  403590:	4548      	cmp	r0, r9
  403592:	bfb8      	it	lt
  403594:	4681      	movlt	r9, r0
  403596:	e0de      	b.n	403756 <_svfprintf_r+0x80e>
  403598:	9807      	ldr	r0, [sp, #28]
  40359a:	f7ff fccd 	bl	402f38 <strlen>
  40359e:	4681      	mov	r9, r0
  4035a0:	e0d9      	b.n	403756 <_svfprintf_r+0x80e>
  4035a2:	f047 0710 	orr.w	r7, r7, #16
  4035a6:	06bc      	lsls	r4, r7, #26
  4035a8:	d508      	bpl.n	4035bc <_svfprintf_r+0x674>
  4035aa:	f108 0807 	add.w	r8, r8, #7
  4035ae:	f028 0307 	bic.w	r3, r8, #7
  4035b2:	f103 0808 	add.w	r8, r3, #8
  4035b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4035ba:	e00d      	b.n	4035d8 <_svfprintf_r+0x690>
  4035bc:	f017 0f10 	tst.w	r7, #16
  4035c0:	f108 0304 	add.w	r3, r8, #4
  4035c4:	d104      	bne.n	4035d0 <_svfprintf_r+0x688>
  4035c6:	0678      	lsls	r0, r7, #25
  4035c8:	d502      	bpl.n	4035d0 <_svfprintf_r+0x688>
  4035ca:	f8b8 4000 	ldrh.w	r4, [r8]
  4035ce:	e001      	b.n	4035d4 <_svfprintf_r+0x68c>
  4035d0:	f8d8 4000 	ldr.w	r4, [r8]
  4035d4:	2500      	movs	r5, #0
  4035d6:	4698      	mov	r8, r3
  4035d8:	2301      	movs	r3, #1
  4035da:	e02a      	b.n	403632 <_svfprintf_r+0x6ea>
  4035dc:	4d83      	ldr	r5, [pc, #524]	; (4037ec <_svfprintf_r+0x8a4>)
  4035de:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4035e2:	951b      	str	r5, [sp, #108]	; 0x6c
  4035e4:	06b9      	lsls	r1, r7, #26
  4035e6:	d508      	bpl.n	4035fa <_svfprintf_r+0x6b2>
  4035e8:	f108 0807 	add.w	r8, r8, #7
  4035ec:	f028 0307 	bic.w	r3, r8, #7
  4035f0:	f103 0808 	add.w	r8, r3, #8
  4035f4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4035f8:	e00d      	b.n	403616 <_svfprintf_r+0x6ce>
  4035fa:	f017 0f10 	tst.w	r7, #16
  4035fe:	f108 0304 	add.w	r3, r8, #4
  403602:	d104      	bne.n	40360e <_svfprintf_r+0x6c6>
  403604:	067a      	lsls	r2, r7, #25
  403606:	d502      	bpl.n	40360e <_svfprintf_r+0x6c6>
  403608:	f8b8 4000 	ldrh.w	r4, [r8]
  40360c:	e001      	b.n	403612 <_svfprintf_r+0x6ca>
  40360e:	f8d8 4000 	ldr.w	r4, [r8]
  403612:	2500      	movs	r5, #0
  403614:	4698      	mov	r8, r3
  403616:	07fb      	lsls	r3, r7, #31
  403618:	d50a      	bpl.n	403630 <_svfprintf_r+0x6e8>
  40361a:	ea54 0005 	orrs.w	r0, r4, r5
  40361e:	d007      	beq.n	403630 <_svfprintf_r+0x6e8>
  403620:	9908      	ldr	r1, [sp, #32]
  403622:	2330      	movs	r3, #48	; 0x30
  403624:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403628:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  40362c:	f047 0702 	orr.w	r7, r7, #2
  403630:	2302      	movs	r3, #2
  403632:	2200      	movs	r2, #0
  403634:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  403638:	e000      	b.n	40363c <_svfprintf_r+0x6f4>
  40363a:	2301      	movs	r3, #1
  40363c:	f1b9 0f00 	cmp.w	r9, #0
  403640:	bfa8      	it	ge
  403642:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  403646:	ea54 0205 	orrs.w	r2, r4, r5
  40364a:	d102      	bne.n	403652 <_svfprintf_r+0x70a>
  40364c:	f1b9 0f00 	cmp.w	r9, #0
  403650:	d05a      	beq.n	403708 <_svfprintf_r+0x7c0>
  403652:	2b01      	cmp	r3, #1
  403654:	d01f      	beq.n	403696 <_svfprintf_r+0x74e>
  403656:	2b02      	cmp	r3, #2
  403658:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  40365c:	d041      	beq.n	4036e2 <_svfprintf_r+0x79a>
  40365e:	08e1      	lsrs	r1, r4, #3
  403660:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  403664:	08e9      	lsrs	r1, r5, #3
  403666:	f004 0207 	and.w	r2, r4, #7
  40366a:	9014      	str	r0, [sp, #80]	; 0x50
  40366c:	9115      	str	r1, [sp, #84]	; 0x54
  40366e:	3230      	adds	r2, #48	; 0x30
  403670:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  403674:	ea54 0005 	orrs.w	r0, r4, r5
  403678:	9307      	str	r3, [sp, #28]
  40367a:	701a      	strb	r2, [r3, #0]
  40367c:	f103 33ff 	add.w	r3, r3, #4294967295
  403680:	d1ed      	bne.n	40365e <_svfprintf_r+0x716>
  403682:	07f8      	lsls	r0, r7, #31
  403684:	9907      	ldr	r1, [sp, #28]
  403686:	d54c      	bpl.n	403722 <_svfprintf_r+0x7da>
  403688:	2a30      	cmp	r2, #48	; 0x30
  40368a:	d04a      	beq.n	403722 <_svfprintf_r+0x7da>
  40368c:	9307      	str	r3, [sp, #28]
  40368e:	2330      	movs	r3, #48	; 0x30
  403690:	f801 3c01 	strb.w	r3, [r1, #-1]
  403694:	e045      	b.n	403722 <_svfprintf_r+0x7da>
  403696:	2d00      	cmp	r5, #0
  403698:	bf08      	it	eq
  40369a:	2c0a      	cmpeq	r4, #10
  40369c:	d205      	bcs.n	4036aa <_svfprintf_r+0x762>
  40369e:	3430      	adds	r4, #48	; 0x30
  4036a0:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  4036a4:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  4036a8:	e03a      	b.n	403720 <_svfprintf_r+0x7d8>
  4036aa:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  4036ae:	900a      	str	r0, [sp, #40]	; 0x28
  4036b0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4036b2:	4620      	mov	r0, r4
  4036b4:	9107      	str	r1, [sp, #28]
  4036b6:	220a      	movs	r2, #10
  4036b8:	4629      	mov	r1, r5
  4036ba:	2300      	movs	r3, #0
  4036bc:	f004 fbae 	bl	407e1c <__aeabi_uldivmod>
  4036c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036c2:	3230      	adds	r2, #48	; 0x30
  4036c4:	f803 2901 	strb.w	r2, [r3], #-1
  4036c8:	930a      	str	r3, [sp, #40]	; 0x28
  4036ca:	4620      	mov	r0, r4
  4036cc:	4629      	mov	r1, r5
  4036ce:	220a      	movs	r2, #10
  4036d0:	2300      	movs	r3, #0
  4036d2:	f004 fba3 	bl	407e1c <__aeabi_uldivmod>
  4036d6:	4604      	mov	r4, r0
  4036d8:	460d      	mov	r5, r1
  4036da:	ea54 0005 	orrs.w	r0, r4, r5
  4036de:	d1e7      	bne.n	4036b0 <_svfprintf_r+0x768>
  4036e0:	e01f      	b.n	403722 <_svfprintf_r+0x7da>
  4036e2:	991b      	ldr	r1, [sp, #108]	; 0x6c
  4036e4:	f004 020f 	and.w	r2, r4, #15
  4036e8:	5c8a      	ldrb	r2, [r1, r2]
  4036ea:	9307      	str	r3, [sp, #28]
  4036ec:	f803 2901 	strb.w	r2, [r3], #-1
  4036f0:	0922      	lsrs	r2, r4, #4
  4036f2:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4036f6:	0929      	lsrs	r1, r5, #4
  4036f8:	9016      	str	r0, [sp, #88]	; 0x58
  4036fa:	9117      	str	r1, [sp, #92]	; 0x5c
  4036fc:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403700:	ea54 0205 	orrs.w	r2, r4, r5
  403704:	d1ed      	bne.n	4036e2 <_svfprintf_r+0x79a>
  403706:	e00c      	b.n	403722 <_svfprintf_r+0x7da>
  403708:	b933      	cbnz	r3, 403718 <_svfprintf_r+0x7d0>
  40370a:	07fb      	lsls	r3, r7, #31
  40370c:	d507      	bpl.n	40371e <_svfprintf_r+0x7d6>
  40370e:	ac42      	add	r4, sp, #264	; 0x108
  403710:	2330      	movs	r3, #48	; 0x30
  403712:	f804 3d41 	strb.w	r3, [r4, #-65]!
  403716:	e003      	b.n	403720 <_svfprintf_r+0x7d8>
  403718:	ad32      	add	r5, sp, #200	; 0xc8
  40371a:	9507      	str	r5, [sp, #28]
  40371c:	e001      	b.n	403722 <_svfprintf_r+0x7da>
  40371e:	ac32      	add	r4, sp, #200	; 0xc8
  403720:	9407      	str	r4, [sp, #28]
  403722:	9c07      	ldr	r4, [sp, #28]
  403724:	464d      	mov	r5, r9
  403726:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40372a:	ebc4 0909 	rsb	r9, r4, r9
  40372e:	2400      	movs	r4, #0
  403730:	e012      	b.n	403758 <_svfprintf_r+0x810>
  403732:	9d08      	ldr	r5, [sp, #32]
  403734:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403738:	2d00      	cmp	r5, #0
  40373a:	f000 8389 	beq.w	403e50 <_svfprintf_r+0xf08>
  40373e:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  403742:	2500      	movs	r5, #0
  403744:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  403748:	a828      	add	r0, sp, #160	; 0xa0
  40374a:	f04f 0901 	mov.w	r9, #1
  40374e:	462c      	mov	r4, r5
  403750:	9007      	str	r0, [sp, #28]
  403752:	e001      	b.n	403758 <_svfprintf_r+0x810>
  403754:	4605      	mov	r5, r0
  403756:	462c      	mov	r4, r5
  403758:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  40375c:	45a9      	cmp	r9, r5
  40375e:	bfac      	ite	ge
  403760:	4649      	movge	r1, r9
  403762:	4629      	movlt	r1, r5
  403764:	910a      	str	r1, [sp, #40]	; 0x28
  403766:	b10b      	cbz	r3, 40376c <_svfprintf_r+0x824>
  403768:	3101      	adds	r1, #1
  40376a:	910a      	str	r1, [sp, #40]	; 0x28
  40376c:	f017 0302 	ands.w	r3, r7, #2
  403770:	9311      	str	r3, [sp, #68]	; 0x44
  403772:	d002      	beq.n	40377a <_svfprintf_r+0x832>
  403774:	980a      	ldr	r0, [sp, #40]	; 0x28
  403776:	3002      	adds	r0, #2
  403778:	900a      	str	r0, [sp, #40]	; 0x28
  40377a:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40377e:	9319      	str	r3, [sp, #100]	; 0x64
  403780:	d141      	bne.n	403806 <_svfprintf_r+0x8be>
  403782:	980e      	ldr	r0, [sp, #56]	; 0x38
  403784:	990a      	ldr	r1, [sp, #40]	; 0x28
  403786:	ebc1 0c00 	rsb	ip, r1, r0
  40378a:	f1bc 0f00 	cmp.w	ip, #0
  40378e:	dd3a      	ble.n	403806 <_svfprintf_r+0x8be>
  403790:	4b17      	ldr	r3, [pc, #92]	; (4037f0 <_svfprintf_r+0x8a8>)
  403792:	f1bc 0f10 	cmp.w	ip, #16
  403796:	6033      	str	r3, [r6, #0]
  403798:	dd1b      	ble.n	4037d2 <_svfprintf_r+0x88a>
  40379a:	2310      	movs	r3, #16
  40379c:	6073      	str	r3, [r6, #4]
  40379e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037a0:	3310      	adds	r3, #16
  4037a2:	9327      	str	r3, [sp, #156]	; 0x9c
  4037a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037a6:	3301      	adds	r3, #1
  4037a8:	2b07      	cmp	r3, #7
  4037aa:	9326      	str	r3, [sp, #152]	; 0x98
  4037ac:	dc01      	bgt.n	4037b2 <_svfprintf_r+0x86a>
  4037ae:	3608      	adds	r6, #8
  4037b0:	e00c      	b.n	4037cc <_svfprintf_r+0x884>
  4037b2:	4650      	mov	r0, sl
  4037b4:	4659      	mov	r1, fp
  4037b6:	aa25      	add	r2, sp, #148	; 0x94
  4037b8:	f8cd c018 	str.w	ip, [sp, #24]
  4037bc:	f003 fc40 	bl	407040 <__ssprint_r>
  4037c0:	f8dd c018 	ldr.w	ip, [sp, #24]
  4037c4:	2800      	cmp	r0, #0
  4037c6:	f040 834a 	bne.w	403e5e <_svfprintf_r+0xf16>
  4037ca:	ae32      	add	r6, sp, #200	; 0xc8
  4037cc:	f1ac 0c10 	sub.w	ip, ip, #16
  4037d0:	e7de      	b.n	403790 <_svfprintf_r+0x848>
  4037d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037d4:	f8c6 c004 	str.w	ip, [r6, #4]
  4037d8:	4463      	add	r3, ip
  4037da:	9327      	str	r3, [sp, #156]	; 0x9c
  4037dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037de:	3301      	adds	r3, #1
  4037e0:	2b07      	cmp	r3, #7
  4037e2:	9326      	str	r3, [sp, #152]	; 0x98
  4037e4:	dc06      	bgt.n	4037f4 <_svfprintf_r+0x8ac>
  4037e6:	3608      	adds	r6, #8
  4037e8:	e00d      	b.n	403806 <_svfprintf_r+0x8be>
  4037ea:	bf00      	nop
  4037ec:	00408c55 	.word	0x00408c55
  4037f0:	00408c14 	.word	0x00408c14
  4037f4:	4650      	mov	r0, sl
  4037f6:	4659      	mov	r1, fp
  4037f8:	aa25      	add	r2, sp, #148	; 0x94
  4037fa:	f003 fc21 	bl	407040 <__ssprint_r>
  4037fe:	2800      	cmp	r0, #0
  403800:	f040 832d 	bne.w	403e5e <_svfprintf_r+0xf16>
  403804:	ae32      	add	r6, sp, #200	; 0xc8
  403806:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  40380a:	b1bb      	cbz	r3, 40383c <_svfprintf_r+0x8f4>
  40380c:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  403810:	6033      	str	r3, [r6, #0]
  403812:	2301      	movs	r3, #1
  403814:	6073      	str	r3, [r6, #4]
  403816:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403818:	3301      	adds	r3, #1
  40381a:	9327      	str	r3, [sp, #156]	; 0x9c
  40381c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40381e:	3301      	adds	r3, #1
  403820:	2b07      	cmp	r3, #7
  403822:	9326      	str	r3, [sp, #152]	; 0x98
  403824:	dc01      	bgt.n	40382a <_svfprintf_r+0x8e2>
  403826:	3608      	adds	r6, #8
  403828:	e008      	b.n	40383c <_svfprintf_r+0x8f4>
  40382a:	4650      	mov	r0, sl
  40382c:	4659      	mov	r1, fp
  40382e:	aa25      	add	r2, sp, #148	; 0x94
  403830:	f003 fc06 	bl	407040 <__ssprint_r>
  403834:	2800      	cmp	r0, #0
  403836:	f040 8312 	bne.w	403e5e <_svfprintf_r+0xf16>
  40383a:	ae32      	add	r6, sp, #200	; 0xc8
  40383c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40383e:	b1b3      	cbz	r3, 40386e <_svfprintf_r+0x926>
  403840:	ab1e      	add	r3, sp, #120	; 0x78
  403842:	6033      	str	r3, [r6, #0]
  403844:	2302      	movs	r3, #2
  403846:	6073      	str	r3, [r6, #4]
  403848:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40384a:	3302      	adds	r3, #2
  40384c:	9327      	str	r3, [sp, #156]	; 0x9c
  40384e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403850:	3301      	adds	r3, #1
  403852:	2b07      	cmp	r3, #7
  403854:	9326      	str	r3, [sp, #152]	; 0x98
  403856:	dc01      	bgt.n	40385c <_svfprintf_r+0x914>
  403858:	3608      	adds	r6, #8
  40385a:	e008      	b.n	40386e <_svfprintf_r+0x926>
  40385c:	4650      	mov	r0, sl
  40385e:	4659      	mov	r1, fp
  403860:	aa25      	add	r2, sp, #148	; 0x94
  403862:	f003 fbed 	bl	407040 <__ssprint_r>
  403866:	2800      	cmp	r0, #0
  403868:	f040 82f9 	bne.w	403e5e <_svfprintf_r+0xf16>
  40386c:	ae32      	add	r6, sp, #200	; 0xc8
  40386e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403870:	2b80      	cmp	r3, #128	; 0x80
  403872:	d13c      	bne.n	4038ee <_svfprintf_r+0x9a6>
  403874:	980e      	ldr	r0, [sp, #56]	; 0x38
  403876:	990a      	ldr	r1, [sp, #40]	; 0x28
  403878:	ebc1 0c00 	rsb	ip, r1, r0
  40387c:	f1bc 0f00 	cmp.w	ip, #0
  403880:	dd35      	ble.n	4038ee <_svfprintf_r+0x9a6>
  403882:	4b9c      	ldr	r3, [pc, #624]	; (403af4 <_svfprintf_r+0xbac>)
  403884:	f1bc 0f10 	cmp.w	ip, #16
  403888:	6033      	str	r3, [r6, #0]
  40388a:	dd1b      	ble.n	4038c4 <_svfprintf_r+0x97c>
  40388c:	2310      	movs	r3, #16
  40388e:	6073      	str	r3, [r6, #4]
  403890:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403892:	3310      	adds	r3, #16
  403894:	9327      	str	r3, [sp, #156]	; 0x9c
  403896:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403898:	3301      	adds	r3, #1
  40389a:	2b07      	cmp	r3, #7
  40389c:	9326      	str	r3, [sp, #152]	; 0x98
  40389e:	dc01      	bgt.n	4038a4 <_svfprintf_r+0x95c>
  4038a0:	3608      	adds	r6, #8
  4038a2:	e00c      	b.n	4038be <_svfprintf_r+0x976>
  4038a4:	4650      	mov	r0, sl
  4038a6:	4659      	mov	r1, fp
  4038a8:	aa25      	add	r2, sp, #148	; 0x94
  4038aa:	f8cd c018 	str.w	ip, [sp, #24]
  4038ae:	f003 fbc7 	bl	407040 <__ssprint_r>
  4038b2:	f8dd c018 	ldr.w	ip, [sp, #24]
  4038b6:	2800      	cmp	r0, #0
  4038b8:	f040 82d1 	bne.w	403e5e <_svfprintf_r+0xf16>
  4038bc:	ae32      	add	r6, sp, #200	; 0xc8
  4038be:	f1ac 0c10 	sub.w	ip, ip, #16
  4038c2:	e7de      	b.n	403882 <_svfprintf_r+0x93a>
  4038c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4038c6:	f8c6 c004 	str.w	ip, [r6, #4]
  4038ca:	4463      	add	r3, ip
  4038cc:	9327      	str	r3, [sp, #156]	; 0x9c
  4038ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038d0:	3301      	adds	r3, #1
  4038d2:	2b07      	cmp	r3, #7
  4038d4:	9326      	str	r3, [sp, #152]	; 0x98
  4038d6:	dc01      	bgt.n	4038dc <_svfprintf_r+0x994>
  4038d8:	3608      	adds	r6, #8
  4038da:	e008      	b.n	4038ee <_svfprintf_r+0x9a6>
  4038dc:	4650      	mov	r0, sl
  4038de:	4659      	mov	r1, fp
  4038e0:	aa25      	add	r2, sp, #148	; 0x94
  4038e2:	f003 fbad 	bl	407040 <__ssprint_r>
  4038e6:	2800      	cmp	r0, #0
  4038e8:	f040 82b9 	bne.w	403e5e <_svfprintf_r+0xf16>
  4038ec:	ae32      	add	r6, sp, #200	; 0xc8
  4038ee:	ebc9 0505 	rsb	r5, r9, r5
  4038f2:	2d00      	cmp	r5, #0
  4038f4:	dd2e      	ble.n	403954 <_svfprintf_r+0xa0c>
  4038f6:	4b7f      	ldr	r3, [pc, #508]	; (403af4 <_svfprintf_r+0xbac>)
  4038f8:	2d10      	cmp	r5, #16
  4038fa:	6033      	str	r3, [r6, #0]
  4038fc:	dd16      	ble.n	40392c <_svfprintf_r+0x9e4>
  4038fe:	2310      	movs	r3, #16
  403900:	6073      	str	r3, [r6, #4]
  403902:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403904:	3310      	adds	r3, #16
  403906:	9327      	str	r3, [sp, #156]	; 0x9c
  403908:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40390a:	3301      	adds	r3, #1
  40390c:	2b07      	cmp	r3, #7
  40390e:	9326      	str	r3, [sp, #152]	; 0x98
  403910:	dc01      	bgt.n	403916 <_svfprintf_r+0x9ce>
  403912:	3608      	adds	r6, #8
  403914:	e008      	b.n	403928 <_svfprintf_r+0x9e0>
  403916:	4650      	mov	r0, sl
  403918:	4659      	mov	r1, fp
  40391a:	aa25      	add	r2, sp, #148	; 0x94
  40391c:	f003 fb90 	bl	407040 <__ssprint_r>
  403920:	2800      	cmp	r0, #0
  403922:	f040 829c 	bne.w	403e5e <_svfprintf_r+0xf16>
  403926:	ae32      	add	r6, sp, #200	; 0xc8
  403928:	3d10      	subs	r5, #16
  40392a:	e7e4      	b.n	4038f6 <_svfprintf_r+0x9ae>
  40392c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40392e:	6075      	str	r5, [r6, #4]
  403930:	441d      	add	r5, r3
  403932:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403934:	9527      	str	r5, [sp, #156]	; 0x9c
  403936:	3301      	adds	r3, #1
  403938:	2b07      	cmp	r3, #7
  40393a:	9326      	str	r3, [sp, #152]	; 0x98
  40393c:	dc01      	bgt.n	403942 <_svfprintf_r+0x9fa>
  40393e:	3608      	adds	r6, #8
  403940:	e008      	b.n	403954 <_svfprintf_r+0xa0c>
  403942:	4650      	mov	r0, sl
  403944:	4659      	mov	r1, fp
  403946:	aa25      	add	r2, sp, #148	; 0x94
  403948:	f003 fb7a 	bl	407040 <__ssprint_r>
  40394c:	2800      	cmp	r0, #0
  40394e:	f040 8286 	bne.w	403e5e <_svfprintf_r+0xf16>
  403952:	ae32      	add	r6, sp, #200	; 0xc8
  403954:	05fd      	lsls	r5, r7, #23
  403956:	d405      	bmi.n	403964 <_svfprintf_r+0xa1c>
  403958:	9c07      	ldr	r4, [sp, #28]
  40395a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40395c:	e886 0210 	stmia.w	r6, {r4, r9}
  403960:	444b      	add	r3, r9
  403962:	e0da      	b.n	403b1a <_svfprintf_r+0xbd2>
  403964:	9d08      	ldr	r5, [sp, #32]
  403966:	2d65      	cmp	r5, #101	; 0x65
  403968:	f340 81a7 	ble.w	403cba <_svfprintf_r+0xd72>
  40396c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403970:	2200      	movs	r2, #0
  403972:	2300      	movs	r3, #0
  403974:	f004 f9f8 	bl	407d68 <__aeabi_dcmpeq>
  403978:	2800      	cmp	r0, #0
  40397a:	d059      	beq.n	403a30 <_svfprintf_r+0xae8>
  40397c:	4b5e      	ldr	r3, [pc, #376]	; (403af8 <_svfprintf_r+0xbb0>)
  40397e:	6033      	str	r3, [r6, #0]
  403980:	2301      	movs	r3, #1
  403982:	6073      	str	r3, [r6, #4]
  403984:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403986:	3301      	adds	r3, #1
  403988:	9327      	str	r3, [sp, #156]	; 0x9c
  40398a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40398c:	3301      	adds	r3, #1
  40398e:	2b07      	cmp	r3, #7
  403990:	9326      	str	r3, [sp, #152]	; 0x98
  403992:	dc01      	bgt.n	403998 <_svfprintf_r+0xa50>
  403994:	3608      	adds	r6, #8
  403996:	e008      	b.n	4039aa <_svfprintf_r+0xa62>
  403998:	4650      	mov	r0, sl
  40399a:	4659      	mov	r1, fp
  40399c:	aa25      	add	r2, sp, #148	; 0x94
  40399e:	f003 fb4f 	bl	407040 <__ssprint_r>
  4039a2:	2800      	cmp	r0, #0
  4039a4:	f040 825b 	bne.w	403e5e <_svfprintf_r+0xf16>
  4039a8:	ae32      	add	r6, sp, #200	; 0xc8
  4039aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039ac:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4039ae:	42a3      	cmp	r3, r4
  4039b0:	db02      	blt.n	4039b8 <_svfprintf_r+0xa70>
  4039b2:	07fc      	lsls	r4, r7, #31
  4039b4:	f140 8202 	bpl.w	403dbc <_svfprintf_r+0xe74>
  4039b8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4039ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4039bc:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4039be:	4423      	add	r3, r4
  4039c0:	9327      	str	r3, [sp, #156]	; 0x9c
  4039c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039c4:	6035      	str	r5, [r6, #0]
  4039c6:	3301      	adds	r3, #1
  4039c8:	2b07      	cmp	r3, #7
  4039ca:	6074      	str	r4, [r6, #4]
  4039cc:	9326      	str	r3, [sp, #152]	; 0x98
  4039ce:	dc01      	bgt.n	4039d4 <_svfprintf_r+0xa8c>
  4039d0:	3608      	adds	r6, #8
  4039d2:	e008      	b.n	4039e6 <_svfprintf_r+0xa9e>
  4039d4:	4650      	mov	r0, sl
  4039d6:	4659      	mov	r1, fp
  4039d8:	aa25      	add	r2, sp, #148	; 0x94
  4039da:	f003 fb31 	bl	407040 <__ssprint_r>
  4039de:	2800      	cmp	r0, #0
  4039e0:	f040 823d 	bne.w	403e5e <_svfprintf_r+0xf16>
  4039e4:	ae32      	add	r6, sp, #200	; 0xc8
  4039e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4039e8:	1e6c      	subs	r4, r5, #1
  4039ea:	2c00      	cmp	r4, #0
  4039ec:	f340 81e6 	ble.w	403dbc <_svfprintf_r+0xe74>
  4039f0:	4b40      	ldr	r3, [pc, #256]	; (403af4 <_svfprintf_r+0xbac>)
  4039f2:	2c10      	cmp	r4, #16
  4039f4:	6033      	str	r3, [r6, #0]
  4039f6:	dd16      	ble.n	403a26 <_svfprintf_r+0xade>
  4039f8:	2310      	movs	r3, #16
  4039fa:	6073      	str	r3, [r6, #4]
  4039fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4039fe:	3310      	adds	r3, #16
  403a00:	9327      	str	r3, [sp, #156]	; 0x9c
  403a02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a04:	3301      	adds	r3, #1
  403a06:	2b07      	cmp	r3, #7
  403a08:	9326      	str	r3, [sp, #152]	; 0x98
  403a0a:	dc01      	bgt.n	403a10 <_svfprintf_r+0xac8>
  403a0c:	3608      	adds	r6, #8
  403a0e:	e008      	b.n	403a22 <_svfprintf_r+0xada>
  403a10:	4650      	mov	r0, sl
  403a12:	4659      	mov	r1, fp
  403a14:	aa25      	add	r2, sp, #148	; 0x94
  403a16:	f003 fb13 	bl	407040 <__ssprint_r>
  403a1a:	2800      	cmp	r0, #0
  403a1c:	f040 821f 	bne.w	403e5e <_svfprintf_r+0xf16>
  403a20:	ae32      	add	r6, sp, #200	; 0xc8
  403a22:	3c10      	subs	r4, #16
  403a24:	e7e4      	b.n	4039f0 <_svfprintf_r+0xaa8>
  403a26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a28:	6074      	str	r4, [r6, #4]
  403a2a:	441c      	add	r4, r3
  403a2c:	9427      	str	r4, [sp, #156]	; 0x9c
  403a2e:	e134      	b.n	403c9a <_svfprintf_r+0xd52>
  403a30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403a32:	2b00      	cmp	r3, #0
  403a34:	dc73      	bgt.n	403b1e <_svfprintf_r+0xbd6>
  403a36:	4b30      	ldr	r3, [pc, #192]	; (403af8 <_svfprintf_r+0xbb0>)
  403a38:	6033      	str	r3, [r6, #0]
  403a3a:	2301      	movs	r3, #1
  403a3c:	6073      	str	r3, [r6, #4]
  403a3e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a40:	3301      	adds	r3, #1
  403a42:	9327      	str	r3, [sp, #156]	; 0x9c
  403a44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a46:	3301      	adds	r3, #1
  403a48:	2b07      	cmp	r3, #7
  403a4a:	9326      	str	r3, [sp, #152]	; 0x98
  403a4c:	dc01      	bgt.n	403a52 <_svfprintf_r+0xb0a>
  403a4e:	3608      	adds	r6, #8
  403a50:	e008      	b.n	403a64 <_svfprintf_r+0xb1c>
  403a52:	4650      	mov	r0, sl
  403a54:	4659      	mov	r1, fp
  403a56:	aa25      	add	r2, sp, #148	; 0x94
  403a58:	f003 faf2 	bl	407040 <__ssprint_r>
  403a5c:	2800      	cmp	r0, #0
  403a5e:	f040 81fe 	bne.w	403e5e <_svfprintf_r+0xf16>
  403a62:	ae32      	add	r6, sp, #200	; 0xc8
  403a64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403a66:	b923      	cbnz	r3, 403a72 <_svfprintf_r+0xb2a>
  403a68:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403a6a:	b914      	cbnz	r4, 403a72 <_svfprintf_r+0xb2a>
  403a6c:	07f8      	lsls	r0, r7, #31
  403a6e:	f140 81a5 	bpl.w	403dbc <_svfprintf_r+0xe74>
  403a72:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403a74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a76:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403a78:	4423      	add	r3, r4
  403a7a:	9327      	str	r3, [sp, #156]	; 0x9c
  403a7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a7e:	6035      	str	r5, [r6, #0]
  403a80:	3301      	adds	r3, #1
  403a82:	2b07      	cmp	r3, #7
  403a84:	6074      	str	r4, [r6, #4]
  403a86:	9326      	str	r3, [sp, #152]	; 0x98
  403a88:	dc01      	bgt.n	403a8e <_svfprintf_r+0xb46>
  403a8a:	3608      	adds	r6, #8
  403a8c:	e008      	b.n	403aa0 <_svfprintf_r+0xb58>
  403a8e:	4650      	mov	r0, sl
  403a90:	4659      	mov	r1, fp
  403a92:	aa25      	add	r2, sp, #148	; 0x94
  403a94:	f003 fad4 	bl	407040 <__ssprint_r>
  403a98:	2800      	cmp	r0, #0
  403a9a:	f040 81e0 	bne.w	403e5e <_svfprintf_r+0xf16>
  403a9e:	ae32      	add	r6, sp, #200	; 0xc8
  403aa0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  403aa2:	4264      	negs	r4, r4
  403aa4:	2c00      	cmp	r4, #0
  403aa6:	dd32      	ble.n	403b0e <_svfprintf_r+0xbc6>
  403aa8:	4b12      	ldr	r3, [pc, #72]	; (403af4 <_svfprintf_r+0xbac>)
  403aaa:	2c10      	cmp	r4, #16
  403aac:	6033      	str	r3, [r6, #0]
  403aae:	dd16      	ble.n	403ade <_svfprintf_r+0xb96>
  403ab0:	2310      	movs	r3, #16
  403ab2:	6073      	str	r3, [r6, #4]
  403ab4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ab6:	3310      	adds	r3, #16
  403ab8:	9327      	str	r3, [sp, #156]	; 0x9c
  403aba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403abc:	3301      	adds	r3, #1
  403abe:	2b07      	cmp	r3, #7
  403ac0:	9326      	str	r3, [sp, #152]	; 0x98
  403ac2:	dc01      	bgt.n	403ac8 <_svfprintf_r+0xb80>
  403ac4:	3608      	adds	r6, #8
  403ac6:	e008      	b.n	403ada <_svfprintf_r+0xb92>
  403ac8:	4650      	mov	r0, sl
  403aca:	4659      	mov	r1, fp
  403acc:	aa25      	add	r2, sp, #148	; 0x94
  403ace:	f003 fab7 	bl	407040 <__ssprint_r>
  403ad2:	2800      	cmp	r0, #0
  403ad4:	f040 81c3 	bne.w	403e5e <_svfprintf_r+0xf16>
  403ad8:	ae32      	add	r6, sp, #200	; 0xc8
  403ada:	3c10      	subs	r4, #16
  403adc:	e7e4      	b.n	403aa8 <_svfprintf_r+0xb60>
  403ade:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ae0:	6074      	str	r4, [r6, #4]
  403ae2:	441c      	add	r4, r3
  403ae4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ae6:	9427      	str	r4, [sp, #156]	; 0x9c
  403ae8:	3301      	adds	r3, #1
  403aea:	2b07      	cmp	r3, #7
  403aec:	9326      	str	r3, [sp, #152]	; 0x98
  403aee:	dc05      	bgt.n	403afc <_svfprintf_r+0xbb4>
  403af0:	3608      	adds	r6, #8
  403af2:	e00c      	b.n	403b0e <_svfprintf_r+0xbc6>
  403af4:	00408c24 	.word	0x00408c24
  403af8:	00408c66 	.word	0x00408c66
  403afc:	4650      	mov	r0, sl
  403afe:	4659      	mov	r1, fp
  403b00:	aa25      	add	r2, sp, #148	; 0x94
  403b02:	f003 fa9d 	bl	407040 <__ssprint_r>
  403b06:	2800      	cmp	r0, #0
  403b08:	f040 81a9 	bne.w	403e5e <_svfprintf_r+0xf16>
  403b0c:	ae32      	add	r6, sp, #200	; 0xc8
  403b0e:	9d07      	ldr	r5, [sp, #28]
  403b10:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403b12:	6035      	str	r5, [r6, #0]
  403b14:	6074      	str	r4, [r6, #4]
  403b16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b18:	4423      	add	r3, r4
  403b1a:	9327      	str	r3, [sp, #156]	; 0x9c
  403b1c:	e0bd      	b.n	403c9a <_svfprintf_r+0xd52>
  403b1e:	9809      	ldr	r0, [sp, #36]	; 0x24
  403b20:	9d07      	ldr	r5, [sp, #28]
  403b22:	4681      	mov	r9, r0
  403b24:	45a1      	cmp	r9, r4
  403b26:	bfa8      	it	ge
  403b28:	46a1      	movge	r9, r4
  403b2a:	f1b9 0f00 	cmp.w	r9, #0
  403b2e:	4405      	add	r5, r0
  403b30:	dd15      	ble.n	403b5e <_svfprintf_r+0xc16>
  403b32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b34:	9907      	ldr	r1, [sp, #28]
  403b36:	444b      	add	r3, r9
  403b38:	9327      	str	r3, [sp, #156]	; 0x9c
  403b3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b3c:	e886 0202 	stmia.w	r6, {r1, r9}
  403b40:	3301      	adds	r3, #1
  403b42:	2b07      	cmp	r3, #7
  403b44:	9326      	str	r3, [sp, #152]	; 0x98
  403b46:	dc01      	bgt.n	403b4c <_svfprintf_r+0xc04>
  403b48:	3608      	adds	r6, #8
  403b4a:	e008      	b.n	403b5e <_svfprintf_r+0xc16>
  403b4c:	4650      	mov	r0, sl
  403b4e:	4659      	mov	r1, fp
  403b50:	aa25      	add	r2, sp, #148	; 0x94
  403b52:	f003 fa75 	bl	407040 <__ssprint_r>
  403b56:	2800      	cmp	r0, #0
  403b58:	f040 8181 	bne.w	403e5e <_svfprintf_r+0xf16>
  403b5c:	ae32      	add	r6, sp, #200	; 0xc8
  403b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  403b62:	ebc9 0904 	rsb	r9, r9, r4
  403b66:	f1b9 0f00 	cmp.w	r9, #0
  403b6a:	dd31      	ble.n	403bd0 <_svfprintf_r+0xc88>
  403b6c:	4b9a      	ldr	r3, [pc, #616]	; (403dd8 <_svfprintf_r+0xe90>)
  403b6e:	f1b9 0f10 	cmp.w	r9, #16
  403b72:	6033      	str	r3, [r6, #0]
  403b74:	dd17      	ble.n	403ba6 <_svfprintf_r+0xc5e>
  403b76:	2310      	movs	r3, #16
  403b78:	6073      	str	r3, [r6, #4]
  403b7a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b7c:	3310      	adds	r3, #16
  403b7e:	9327      	str	r3, [sp, #156]	; 0x9c
  403b80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b82:	3301      	adds	r3, #1
  403b84:	2b07      	cmp	r3, #7
  403b86:	9326      	str	r3, [sp, #152]	; 0x98
  403b88:	dc01      	bgt.n	403b8e <_svfprintf_r+0xc46>
  403b8a:	3608      	adds	r6, #8
  403b8c:	e008      	b.n	403ba0 <_svfprintf_r+0xc58>
  403b8e:	4650      	mov	r0, sl
  403b90:	4659      	mov	r1, fp
  403b92:	aa25      	add	r2, sp, #148	; 0x94
  403b94:	f003 fa54 	bl	407040 <__ssprint_r>
  403b98:	2800      	cmp	r0, #0
  403b9a:	f040 8160 	bne.w	403e5e <_svfprintf_r+0xf16>
  403b9e:	ae32      	add	r6, sp, #200	; 0xc8
  403ba0:	f1a9 0910 	sub.w	r9, r9, #16
  403ba4:	e7e2      	b.n	403b6c <_svfprintf_r+0xc24>
  403ba6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ba8:	f8c6 9004 	str.w	r9, [r6, #4]
  403bac:	444b      	add	r3, r9
  403bae:	9327      	str	r3, [sp, #156]	; 0x9c
  403bb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bb2:	3301      	adds	r3, #1
  403bb4:	2b07      	cmp	r3, #7
  403bb6:	9326      	str	r3, [sp, #152]	; 0x98
  403bb8:	dc01      	bgt.n	403bbe <_svfprintf_r+0xc76>
  403bba:	3608      	adds	r6, #8
  403bbc:	e008      	b.n	403bd0 <_svfprintf_r+0xc88>
  403bbe:	4650      	mov	r0, sl
  403bc0:	4659      	mov	r1, fp
  403bc2:	aa25      	add	r2, sp, #148	; 0x94
  403bc4:	f003 fa3c 	bl	407040 <__ssprint_r>
  403bc8:	2800      	cmp	r0, #0
  403bca:	f040 8148 	bne.w	403e5e <_svfprintf_r+0xf16>
  403bce:	ae32      	add	r6, sp, #200	; 0xc8
  403bd0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403bd2:	9809      	ldr	r0, [sp, #36]	; 0x24
  403bd4:	9a07      	ldr	r2, [sp, #28]
  403bd6:	4283      	cmp	r3, r0
  403bd8:	4414      	add	r4, r2
  403bda:	db01      	blt.n	403be0 <_svfprintf_r+0xc98>
  403bdc:	07f9      	lsls	r1, r7, #31
  403bde:	d516      	bpl.n	403c0e <_svfprintf_r+0xcc6>
  403be0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403be2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403be4:	9918      	ldr	r1, [sp, #96]	; 0x60
  403be6:	4413      	add	r3, r2
  403be8:	9327      	str	r3, [sp, #156]	; 0x9c
  403bea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bec:	6031      	str	r1, [r6, #0]
  403bee:	3301      	adds	r3, #1
  403bf0:	2b07      	cmp	r3, #7
  403bf2:	6072      	str	r2, [r6, #4]
  403bf4:	9326      	str	r3, [sp, #152]	; 0x98
  403bf6:	dc01      	bgt.n	403bfc <_svfprintf_r+0xcb4>
  403bf8:	3608      	adds	r6, #8
  403bfa:	e008      	b.n	403c0e <_svfprintf_r+0xcc6>
  403bfc:	4650      	mov	r0, sl
  403bfe:	4659      	mov	r1, fp
  403c00:	aa25      	add	r2, sp, #148	; 0x94
  403c02:	f003 fa1d 	bl	407040 <__ssprint_r>
  403c06:	2800      	cmp	r0, #0
  403c08:	f040 8129 	bne.w	403e5e <_svfprintf_r+0xf16>
  403c0c:	ae32      	add	r6, sp, #200	; 0xc8
  403c0e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c10:	9809      	ldr	r0, [sp, #36]	; 0x24
  403c12:	1b2d      	subs	r5, r5, r4
  403c14:	1ac3      	subs	r3, r0, r3
  403c16:	429d      	cmp	r5, r3
  403c18:	bfa8      	it	ge
  403c1a:	461d      	movge	r5, r3
  403c1c:	2d00      	cmp	r5, #0
  403c1e:	dd14      	ble.n	403c4a <_svfprintf_r+0xd02>
  403c20:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c22:	e886 0030 	stmia.w	r6, {r4, r5}
  403c26:	442b      	add	r3, r5
  403c28:	9327      	str	r3, [sp, #156]	; 0x9c
  403c2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c2c:	3301      	adds	r3, #1
  403c2e:	2b07      	cmp	r3, #7
  403c30:	9326      	str	r3, [sp, #152]	; 0x98
  403c32:	dc01      	bgt.n	403c38 <_svfprintf_r+0xcf0>
  403c34:	3608      	adds	r6, #8
  403c36:	e008      	b.n	403c4a <_svfprintf_r+0xd02>
  403c38:	4650      	mov	r0, sl
  403c3a:	4659      	mov	r1, fp
  403c3c:	aa25      	add	r2, sp, #148	; 0x94
  403c3e:	f003 f9ff 	bl	407040 <__ssprint_r>
  403c42:	2800      	cmp	r0, #0
  403c44:	f040 810b 	bne.w	403e5e <_svfprintf_r+0xf16>
  403c48:	ae32      	add	r6, sp, #200	; 0xc8
  403c4a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403c4e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  403c52:	1ae3      	subs	r3, r4, r3
  403c54:	1b5d      	subs	r5, r3, r5
  403c56:	2d00      	cmp	r5, #0
  403c58:	f340 80b0 	ble.w	403dbc <_svfprintf_r+0xe74>
  403c5c:	4b5e      	ldr	r3, [pc, #376]	; (403dd8 <_svfprintf_r+0xe90>)
  403c5e:	2d10      	cmp	r5, #16
  403c60:	6033      	str	r3, [r6, #0]
  403c62:	dd16      	ble.n	403c92 <_svfprintf_r+0xd4a>
  403c64:	2310      	movs	r3, #16
  403c66:	6073      	str	r3, [r6, #4]
  403c68:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c6a:	3310      	adds	r3, #16
  403c6c:	9327      	str	r3, [sp, #156]	; 0x9c
  403c6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c70:	3301      	adds	r3, #1
  403c72:	2b07      	cmp	r3, #7
  403c74:	9326      	str	r3, [sp, #152]	; 0x98
  403c76:	dc01      	bgt.n	403c7c <_svfprintf_r+0xd34>
  403c78:	3608      	adds	r6, #8
  403c7a:	e008      	b.n	403c8e <_svfprintf_r+0xd46>
  403c7c:	4650      	mov	r0, sl
  403c7e:	4659      	mov	r1, fp
  403c80:	aa25      	add	r2, sp, #148	; 0x94
  403c82:	f003 f9dd 	bl	407040 <__ssprint_r>
  403c86:	2800      	cmp	r0, #0
  403c88:	f040 80e9 	bne.w	403e5e <_svfprintf_r+0xf16>
  403c8c:	ae32      	add	r6, sp, #200	; 0xc8
  403c8e:	3d10      	subs	r5, #16
  403c90:	e7e4      	b.n	403c5c <_svfprintf_r+0xd14>
  403c92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c94:	6075      	str	r5, [r6, #4]
  403c96:	441d      	add	r5, r3
  403c98:	9527      	str	r5, [sp, #156]	; 0x9c
  403c9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c9c:	3301      	adds	r3, #1
  403c9e:	2b07      	cmp	r3, #7
  403ca0:	9326      	str	r3, [sp, #152]	; 0x98
  403ca2:	f340 808a 	ble.w	403dba <_svfprintf_r+0xe72>
  403ca6:	4650      	mov	r0, sl
  403ca8:	4659      	mov	r1, fp
  403caa:	aa25      	add	r2, sp, #148	; 0x94
  403cac:	f003 f9c8 	bl	407040 <__ssprint_r>
  403cb0:	2800      	cmp	r0, #0
  403cb2:	f040 80d4 	bne.w	403e5e <_svfprintf_r+0xf16>
  403cb6:	ae32      	add	r6, sp, #200	; 0xc8
  403cb8:	e080      	b.n	403dbc <_svfprintf_r+0xe74>
  403cba:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403cbc:	2d01      	cmp	r5, #1
  403cbe:	dc01      	bgt.n	403cc4 <_svfprintf_r+0xd7c>
  403cc0:	07fa      	lsls	r2, r7, #31
  403cc2:	d56d      	bpl.n	403da0 <_svfprintf_r+0xe58>
  403cc4:	2301      	movs	r3, #1
  403cc6:	6073      	str	r3, [r6, #4]
  403cc8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403cca:	9c07      	ldr	r4, [sp, #28]
  403ccc:	3301      	adds	r3, #1
  403cce:	9327      	str	r3, [sp, #156]	; 0x9c
  403cd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cd2:	6034      	str	r4, [r6, #0]
  403cd4:	3301      	adds	r3, #1
  403cd6:	2b07      	cmp	r3, #7
  403cd8:	9326      	str	r3, [sp, #152]	; 0x98
  403cda:	dc01      	bgt.n	403ce0 <_svfprintf_r+0xd98>
  403cdc:	3608      	adds	r6, #8
  403cde:	e008      	b.n	403cf2 <_svfprintf_r+0xdaa>
  403ce0:	4650      	mov	r0, sl
  403ce2:	4659      	mov	r1, fp
  403ce4:	aa25      	add	r2, sp, #148	; 0x94
  403ce6:	f003 f9ab 	bl	407040 <__ssprint_r>
  403cea:	2800      	cmp	r0, #0
  403cec:	f040 80b7 	bne.w	403e5e <_svfprintf_r+0xf16>
  403cf0:	ae32      	add	r6, sp, #200	; 0xc8
  403cf2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403cf4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403cf6:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403cf8:	4423      	add	r3, r4
  403cfa:	9327      	str	r3, [sp, #156]	; 0x9c
  403cfc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cfe:	6035      	str	r5, [r6, #0]
  403d00:	3301      	adds	r3, #1
  403d02:	2b07      	cmp	r3, #7
  403d04:	6074      	str	r4, [r6, #4]
  403d06:	9326      	str	r3, [sp, #152]	; 0x98
  403d08:	dc01      	bgt.n	403d0e <_svfprintf_r+0xdc6>
  403d0a:	3608      	adds	r6, #8
  403d0c:	e008      	b.n	403d20 <_svfprintf_r+0xdd8>
  403d0e:	4650      	mov	r0, sl
  403d10:	4659      	mov	r1, fp
  403d12:	aa25      	add	r2, sp, #148	; 0x94
  403d14:	f003 f994 	bl	407040 <__ssprint_r>
  403d18:	2800      	cmp	r0, #0
  403d1a:	f040 80a0 	bne.w	403e5e <_svfprintf_r+0xf16>
  403d1e:	ae32      	add	r6, sp, #200	; 0xc8
  403d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403d24:	2200      	movs	r2, #0
  403d26:	2300      	movs	r3, #0
  403d28:	f004 f81e 	bl	407d68 <__aeabi_dcmpeq>
  403d2c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403d2e:	1e6c      	subs	r4, r5, #1
  403d30:	b940      	cbnz	r0, 403d44 <_svfprintf_r+0xdfc>
  403d32:	9d07      	ldr	r5, [sp, #28]
  403d34:	1c6b      	adds	r3, r5, #1
  403d36:	e886 0018 	stmia.w	r6, {r3, r4}
  403d3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d3c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403d3e:	3b01      	subs	r3, #1
  403d40:	4423      	add	r3, r4
  403d42:	e033      	b.n	403dac <_svfprintf_r+0xe64>
  403d44:	2c00      	cmp	r4, #0
  403d46:	dd34      	ble.n	403db2 <_svfprintf_r+0xe6a>
  403d48:	4b23      	ldr	r3, [pc, #140]	; (403dd8 <_svfprintf_r+0xe90>)
  403d4a:	2c10      	cmp	r4, #16
  403d4c:	6033      	str	r3, [r6, #0]
  403d4e:	dd15      	ble.n	403d7c <_svfprintf_r+0xe34>
  403d50:	2310      	movs	r3, #16
  403d52:	6073      	str	r3, [r6, #4]
  403d54:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d56:	3310      	adds	r3, #16
  403d58:	9327      	str	r3, [sp, #156]	; 0x9c
  403d5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d5c:	3301      	adds	r3, #1
  403d5e:	2b07      	cmp	r3, #7
  403d60:	9326      	str	r3, [sp, #152]	; 0x98
  403d62:	dc01      	bgt.n	403d68 <_svfprintf_r+0xe20>
  403d64:	3608      	adds	r6, #8
  403d66:	e007      	b.n	403d78 <_svfprintf_r+0xe30>
  403d68:	4650      	mov	r0, sl
  403d6a:	4659      	mov	r1, fp
  403d6c:	aa25      	add	r2, sp, #148	; 0x94
  403d6e:	f003 f967 	bl	407040 <__ssprint_r>
  403d72:	2800      	cmp	r0, #0
  403d74:	d173      	bne.n	403e5e <_svfprintf_r+0xf16>
  403d76:	ae32      	add	r6, sp, #200	; 0xc8
  403d78:	3c10      	subs	r4, #16
  403d7a:	e7e5      	b.n	403d48 <_svfprintf_r+0xe00>
  403d7c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403d7e:	6074      	str	r4, [r6, #4]
  403d80:	441c      	add	r4, r3
  403d82:	9427      	str	r4, [sp, #156]	; 0x9c
  403d84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d86:	3301      	adds	r3, #1
  403d88:	2b07      	cmp	r3, #7
  403d8a:	9326      	str	r3, [sp, #152]	; 0x98
  403d8c:	dd10      	ble.n	403db0 <_svfprintf_r+0xe68>
  403d8e:	4650      	mov	r0, sl
  403d90:	4659      	mov	r1, fp
  403d92:	aa25      	add	r2, sp, #148	; 0x94
  403d94:	f003 f954 	bl	407040 <__ssprint_r>
  403d98:	2800      	cmp	r0, #0
  403d9a:	d160      	bne.n	403e5e <_svfprintf_r+0xf16>
  403d9c:	ae32      	add	r6, sp, #200	; 0xc8
  403d9e:	e008      	b.n	403db2 <_svfprintf_r+0xe6a>
  403da0:	2301      	movs	r3, #1
  403da2:	9d07      	ldr	r5, [sp, #28]
  403da4:	6073      	str	r3, [r6, #4]
  403da6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403da8:	6035      	str	r5, [r6, #0]
  403daa:	3301      	adds	r3, #1
  403dac:	9327      	str	r3, [sp, #156]	; 0x9c
  403dae:	e7e9      	b.n	403d84 <_svfprintf_r+0xe3c>
  403db0:	3608      	adds	r6, #8
  403db2:	ab21      	add	r3, sp, #132	; 0x84
  403db4:	6033      	str	r3, [r6, #0]
  403db6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  403db8:	e6ac      	b.n	403b14 <_svfprintf_r+0xbcc>
  403dba:	3608      	adds	r6, #8
  403dbc:	077b      	lsls	r3, r7, #29
  403dbe:	d40d      	bmi.n	403ddc <_svfprintf_r+0xe94>
  403dc0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403dc2:	980a      	ldr	r0, [sp, #40]	; 0x28
  403dc4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403dc6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403dc8:	42a0      	cmp	r0, r4
  403dca:	bfac      	ite	ge
  403dcc:	182d      	addge	r5, r5, r0
  403dce:	192d      	addlt	r5, r5, r4
  403dd0:	950f      	str	r5, [sp, #60]	; 0x3c
  403dd2:	2b00      	cmp	r3, #0
  403dd4:	d037      	beq.n	403e46 <_svfprintf_r+0xefe>
  403dd6:	e030      	b.n	403e3a <_svfprintf_r+0xef2>
  403dd8:	00408c24 	.word	0x00408c24
  403ddc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403dde:	980a      	ldr	r0, [sp, #40]	; 0x28
  403de0:	1a2c      	subs	r4, r5, r0
  403de2:	2c00      	cmp	r4, #0
  403de4:	ddec      	ble.n	403dc0 <_svfprintf_r+0xe78>
  403de6:	4b23      	ldr	r3, [pc, #140]	; (403e74 <_svfprintf_r+0xf2c>)
  403de8:	2c10      	cmp	r4, #16
  403dea:	6033      	str	r3, [r6, #0]
  403dec:	dd14      	ble.n	403e18 <_svfprintf_r+0xed0>
  403dee:	2310      	movs	r3, #16
  403df0:	6073      	str	r3, [r6, #4]
  403df2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403df4:	3310      	adds	r3, #16
  403df6:	9327      	str	r3, [sp, #156]	; 0x9c
  403df8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dfa:	3301      	adds	r3, #1
  403dfc:	2b07      	cmp	r3, #7
  403dfe:	9326      	str	r3, [sp, #152]	; 0x98
  403e00:	dc01      	bgt.n	403e06 <_svfprintf_r+0xebe>
  403e02:	3608      	adds	r6, #8
  403e04:	e006      	b.n	403e14 <_svfprintf_r+0xecc>
  403e06:	4650      	mov	r0, sl
  403e08:	4659      	mov	r1, fp
  403e0a:	aa25      	add	r2, sp, #148	; 0x94
  403e0c:	f003 f918 	bl	407040 <__ssprint_r>
  403e10:	bb28      	cbnz	r0, 403e5e <_svfprintf_r+0xf16>
  403e12:	ae32      	add	r6, sp, #200	; 0xc8
  403e14:	3c10      	subs	r4, #16
  403e16:	e7e6      	b.n	403de6 <_svfprintf_r+0xe9e>
  403e18:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e1a:	6074      	str	r4, [r6, #4]
  403e1c:	441c      	add	r4, r3
  403e1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e20:	9427      	str	r4, [sp, #156]	; 0x9c
  403e22:	3301      	adds	r3, #1
  403e24:	2b07      	cmp	r3, #7
  403e26:	9326      	str	r3, [sp, #152]	; 0x98
  403e28:	ddca      	ble.n	403dc0 <_svfprintf_r+0xe78>
  403e2a:	4650      	mov	r0, sl
  403e2c:	4659      	mov	r1, fp
  403e2e:	aa25      	add	r2, sp, #148	; 0x94
  403e30:	f003 f906 	bl	407040 <__ssprint_r>
  403e34:	2800      	cmp	r0, #0
  403e36:	d0c3      	beq.n	403dc0 <_svfprintf_r+0xe78>
  403e38:	e011      	b.n	403e5e <_svfprintf_r+0xf16>
  403e3a:	4650      	mov	r0, sl
  403e3c:	4659      	mov	r1, fp
  403e3e:	aa25      	add	r2, sp, #148	; 0x94
  403e40:	f003 f8fe 	bl	407040 <__ssprint_r>
  403e44:	b958      	cbnz	r0, 403e5e <_svfprintf_r+0xf16>
  403e46:	2300      	movs	r3, #0
  403e48:	9326      	str	r3, [sp, #152]	; 0x98
  403e4a:	ae32      	add	r6, sp, #200	; 0xc8
  403e4c:	f7ff b8b1 	b.w	402fb2 <_svfprintf_r+0x6a>
  403e50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e52:	b123      	cbz	r3, 403e5e <_svfprintf_r+0xf16>
  403e54:	4650      	mov	r0, sl
  403e56:	4659      	mov	r1, fp
  403e58:	aa25      	add	r2, sp, #148	; 0x94
  403e5a:	f003 f8f1 	bl	407040 <__ssprint_r>
  403e5e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403e62:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403e64:	f013 0f40 	tst.w	r3, #64	; 0x40
  403e68:	bf18      	it	ne
  403e6a:	f04f 30ff 	movne.w	r0, #4294967295
  403e6e:	b043      	add	sp, #268	; 0x10c
  403e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e74:	00408c14 	.word	0x00408c14

00403e78 <__sprint_r>:
  403e78:	6893      	ldr	r3, [r2, #8]
  403e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e7e:	4681      	mov	r9, r0
  403e80:	460f      	mov	r7, r1
  403e82:	4614      	mov	r4, r2
  403e84:	b91b      	cbnz	r3, 403e8e <__sprint_r+0x16>
  403e86:	6053      	str	r3, [r2, #4]
  403e88:	4618      	mov	r0, r3
  403e8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e8e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403e90:	049d      	lsls	r5, r3, #18
  403e92:	d51d      	bpl.n	403ed0 <__sprint_r+0x58>
  403e94:	6815      	ldr	r5, [r2, #0]
  403e96:	68a3      	ldr	r3, [r4, #8]
  403e98:	3508      	adds	r5, #8
  403e9a:	b1bb      	cbz	r3, 403ecc <__sprint_r+0x54>
  403e9c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403ea0:	f855 ac08 	ldr.w	sl, [r5, #-8]
  403ea4:	ea4f 0893 	mov.w	r8, r3, lsr #2
  403ea8:	2600      	movs	r6, #0
  403eaa:	4546      	cmp	r6, r8
  403eac:	da09      	bge.n	403ec2 <__sprint_r+0x4a>
  403eae:	4648      	mov	r0, r9
  403eb0:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  403eb4:	463a      	mov	r2, r7
  403eb6:	f001 fcc3 	bl	405840 <_fputwc_r>
  403eba:	1c43      	adds	r3, r0, #1
  403ebc:	d00a      	beq.n	403ed4 <__sprint_r+0x5c>
  403ebe:	3601      	adds	r6, #1
  403ec0:	e7f3      	b.n	403eaa <__sprint_r+0x32>
  403ec2:	68a3      	ldr	r3, [r4, #8]
  403ec4:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
  403ec8:	60a3      	str	r3, [r4, #8]
  403eca:	e7e4      	b.n	403e96 <__sprint_r+0x1e>
  403ecc:	4618      	mov	r0, r3
  403ece:	e001      	b.n	403ed4 <__sprint_r+0x5c>
  403ed0:	f001 fe28 	bl	405b24 <__sfvwrite_r>
  403ed4:	2300      	movs	r3, #0
  403ed6:	60a3      	str	r3, [r4, #8]
  403ed8:	6063      	str	r3, [r4, #4]
  403eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403ede <_vfiprintf_r>:
  403ede:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ee2:	b0ad      	sub	sp, #180	; 0xb4
  403ee4:	4688      	mov	r8, r1
  403ee6:	9202      	str	r2, [sp, #8]
  403ee8:	461c      	mov	r4, r3
  403eea:	461e      	mov	r6, r3
  403eec:	4683      	mov	fp, r0
  403eee:	b118      	cbz	r0, 403ef8 <_vfiprintf_r+0x1a>
  403ef0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ef2:	b90b      	cbnz	r3, 403ef8 <_vfiprintf_r+0x1a>
  403ef4:	f001 fbc4 	bl	405680 <__sinit>
  403ef8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403efc:	0498      	lsls	r0, r3, #18
  403efe:	d409      	bmi.n	403f14 <_vfiprintf_r+0x36>
  403f00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403f04:	f8a8 300c 	strh.w	r3, [r8, #12]
  403f08:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
  403f0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403f10:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
  403f14:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403f18:	0719      	lsls	r1, r3, #28
  403f1a:	d509      	bpl.n	403f30 <_vfiprintf_r+0x52>
  403f1c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403f20:	b133      	cbz	r3, 403f30 <_vfiprintf_r+0x52>
  403f22:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403f26:	f003 031a 	and.w	r3, r3, #26
  403f2a:	2b0a      	cmp	r3, #10
  403f2c:	d114      	bne.n	403f58 <_vfiprintf_r+0x7a>
  403f2e:	e008      	b.n	403f42 <_vfiprintf_r+0x64>
  403f30:	4658      	mov	r0, fp
  403f32:	4641      	mov	r1, r8
  403f34:	f000 fc26 	bl	404784 <__swsetup_r>
  403f38:	2800      	cmp	r0, #0
  403f3a:	d0f2      	beq.n	403f22 <_vfiprintf_r+0x44>
  403f3c:	f04f 30ff 	mov.w	r0, #4294967295
  403f40:	e3d9      	b.n	4046f6 <_vfiprintf_r+0x818>
  403f42:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
  403f46:	2b00      	cmp	r3, #0
  403f48:	db06      	blt.n	403f58 <_vfiprintf_r+0x7a>
  403f4a:	4658      	mov	r0, fp
  403f4c:	4641      	mov	r1, r8
  403f4e:	9a02      	ldr	r2, [sp, #8]
  403f50:	4623      	mov	r3, r4
  403f52:	f000 fbe1 	bl	404718 <__sbprintf>
  403f56:	e3ce      	b.n	4046f6 <_vfiprintf_r+0x818>
  403f58:	2300      	movs	r3, #0
  403f5a:	aa1c      	add	r2, sp, #112	; 0x70
  403f5c:	920f      	str	r2, [sp, #60]	; 0x3c
  403f5e:	9311      	str	r3, [sp, #68]	; 0x44
  403f60:	9310      	str	r3, [sp, #64]	; 0x40
  403f62:	4694      	mov	ip, r2
  403f64:	930a      	str	r3, [sp, #40]	; 0x28
  403f66:	9305      	str	r3, [sp, #20]
  403f68:	9b02      	ldr	r3, [sp, #8]
  403f6a:	461c      	mov	r4, r3
  403f6c:	f813 2b01 	ldrb.w	r2, [r3], #1
  403f70:	b91a      	cbnz	r2, 403f7a <_vfiprintf_r+0x9c>
  403f72:	9802      	ldr	r0, [sp, #8]
  403f74:	1a25      	subs	r5, r4, r0
  403f76:	d103      	bne.n	403f80 <_vfiprintf_r+0xa2>
  403f78:	e01d      	b.n	403fb6 <_vfiprintf_r+0xd8>
  403f7a:	2a25      	cmp	r2, #37	; 0x25
  403f7c:	d1f5      	bne.n	403f6a <_vfiprintf_r+0x8c>
  403f7e:	e7f8      	b.n	403f72 <_vfiprintf_r+0x94>
  403f80:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f82:	9902      	ldr	r1, [sp, #8]
  403f84:	442b      	add	r3, r5
  403f86:	9311      	str	r3, [sp, #68]	; 0x44
  403f88:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f8a:	e88c 0022 	stmia.w	ip, {r1, r5}
  403f8e:	3301      	adds	r3, #1
  403f90:	2b07      	cmp	r3, #7
  403f92:	9310      	str	r3, [sp, #64]	; 0x40
  403f94:	dc02      	bgt.n	403f9c <_vfiprintf_r+0xbe>
  403f96:	f10c 0c08 	add.w	ip, ip, #8
  403f9a:	e009      	b.n	403fb0 <_vfiprintf_r+0xd2>
  403f9c:	4658      	mov	r0, fp
  403f9e:	4641      	mov	r1, r8
  403fa0:	aa0f      	add	r2, sp, #60	; 0x3c
  403fa2:	f7ff ff69 	bl	403e78 <__sprint_r>
  403fa6:	2800      	cmp	r0, #0
  403fa8:	f040 839f 	bne.w	4046ea <_vfiprintf_r+0x80c>
  403fac:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403fb0:	9a05      	ldr	r2, [sp, #20]
  403fb2:	442a      	add	r2, r5
  403fb4:	9205      	str	r2, [sp, #20]
  403fb6:	7823      	ldrb	r3, [r4, #0]
  403fb8:	2b00      	cmp	r3, #0
  403fba:	f000 838f 	beq.w	4046dc <_vfiprintf_r+0x7fe>
  403fbe:	2200      	movs	r2, #0
  403fc0:	3401      	adds	r4, #1
  403fc2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403fc6:	f04f 3aff 	mov.w	sl, #4294967295
  403fca:	9204      	str	r2, [sp, #16]
  403fcc:	4617      	mov	r7, r2
  403fce:	1c65      	adds	r5, r4, #1
  403fd0:	7823      	ldrb	r3, [r4, #0]
  403fd2:	9502      	str	r5, [sp, #8]
  403fd4:	2b58      	cmp	r3, #88	; 0x58
  403fd6:	d064      	beq.n	4040a2 <_vfiprintf_r+0x1c4>
  403fd8:	dc2d      	bgt.n	404036 <_vfiprintf_r+0x158>
  403fda:	2b2e      	cmp	r3, #46	; 0x2e
  403fdc:	d076      	beq.n	4040cc <_vfiprintf_r+0x1ee>
  403fde:	dc12      	bgt.n	404006 <_vfiprintf_r+0x128>
  403fe0:	2b2a      	cmp	r3, #42	; 0x2a
  403fe2:	d066      	beq.n	4040b2 <_vfiprintf_r+0x1d4>
  403fe4:	dc08      	bgt.n	403ff8 <_vfiprintf_r+0x11a>
  403fe6:	2b20      	cmp	r3, #32
  403fe8:	d05f      	beq.n	4040aa <_vfiprintf_r+0x1cc>
  403fea:	2b23      	cmp	r3, #35	; 0x23
  403fec:	f040 8200 	bne.w	4043f0 <_vfiprintf_r+0x512>
  403ff0:	f047 0701 	orr.w	r7, r7, #1
  403ff4:	9c02      	ldr	r4, [sp, #8]
  403ff6:	e7ea      	b.n	403fce <_vfiprintf_r+0xf0>
  403ff8:	2b2b      	cmp	r3, #43	; 0x2b
  403ffa:	d101      	bne.n	404000 <_vfiprintf_r+0x122>
  403ffc:	461a      	mov	r2, r3
  403ffe:	e7f9      	b.n	403ff4 <_vfiprintf_r+0x116>
  404000:	2b2d      	cmp	r3, #45	; 0x2d
  404002:	d060      	beq.n	4040c6 <_vfiprintf_r+0x1e8>
  404004:	e1f4      	b.n	4043f0 <_vfiprintf_r+0x512>
  404006:	2b39      	cmp	r3, #57	; 0x39
  404008:	dc07      	bgt.n	40401a <_vfiprintf_r+0x13c>
  40400a:	2b31      	cmp	r3, #49	; 0x31
  40400c:	da7f      	bge.n	40410e <_vfiprintf_r+0x230>
  40400e:	2b30      	cmp	r3, #48	; 0x30
  404010:	f040 81ee 	bne.w	4043f0 <_vfiprintf_r+0x512>
  404014:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  404018:	e7ec      	b.n	403ff4 <_vfiprintf_r+0x116>
  40401a:	2b4f      	cmp	r3, #79	; 0x4f
  40401c:	f000 80e0 	beq.w	4041e0 <_vfiprintf_r+0x302>
  404020:	2b55      	cmp	r3, #85	; 0x55
  404022:	f000 8120 	beq.w	404266 <_vfiprintf_r+0x388>
  404026:	2b44      	cmp	r3, #68	; 0x44
  404028:	f040 81e2 	bne.w	4043f0 <_vfiprintf_r+0x512>
  40402c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404030:	f047 0710 	orr.w	r7, r7, #16
  404034:	e094      	b.n	404160 <_vfiprintf_r+0x282>
  404036:	2b6e      	cmp	r3, #110	; 0x6e
  404038:	f000 80b6 	beq.w	4041a8 <_vfiprintf_r+0x2ca>
  40403c:	dc0d      	bgt.n	40405a <_vfiprintf_r+0x17c>
  40403e:	2b68      	cmp	r3, #104	; 0x68
  404040:	d076      	beq.n	404130 <_vfiprintf_r+0x252>
  404042:	dc05      	bgt.n	404050 <_vfiprintf_r+0x172>
  404044:	2b63      	cmp	r3, #99	; 0x63
  404046:	f000 8083 	beq.w	404150 <_vfiprintf_r+0x272>
  40404a:	2b64      	cmp	r3, #100	; 0x64
  40404c:	d026      	beq.n	40409c <_vfiprintf_r+0x1be>
  40404e:	e1cf      	b.n	4043f0 <_vfiprintf_r+0x512>
  404050:	2b69      	cmp	r3, #105	; 0x69
  404052:	d023      	beq.n	40409c <_vfiprintf_r+0x1be>
  404054:	2b6c      	cmp	r3, #108	; 0x6c
  404056:	d06e      	beq.n	404136 <_vfiprintf_r+0x258>
  404058:	e1ca      	b.n	4043f0 <_vfiprintf_r+0x512>
  40405a:	2b71      	cmp	r3, #113	; 0x71
  40405c:	d075      	beq.n	40414a <_vfiprintf_r+0x26c>
  40405e:	dc13      	bgt.n	404088 <_vfiprintf_r+0x1aa>
  404060:	2b6f      	cmp	r3, #111	; 0x6f
  404062:	f000 80bf 	beq.w	4041e4 <_vfiprintf_r+0x306>
  404066:	2b70      	cmp	r3, #112	; 0x70
  404068:	f040 81c2 	bne.w	4043f0 <_vfiprintf_r+0x512>
  40406c:	2330      	movs	r3, #48	; 0x30
  40406e:	48a0      	ldr	r0, [pc, #640]	; (4042f0 <_vfiprintf_r+0x412>)
  404070:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  404074:	2378      	movs	r3, #120	; 0x78
  404076:	6834      	ldr	r4, [r6, #0]
  404078:	2500      	movs	r5, #0
  40407a:	f047 0702 	orr.w	r7, r7, #2
  40407e:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  404082:	3604      	adds	r6, #4
  404084:	900a      	str	r0, [sp, #40]	; 0x28
  404086:	e12e      	b.n	4042e6 <_vfiprintf_r+0x408>
  404088:	2b75      	cmp	r3, #117	; 0x75
  40408a:	f000 80ee 	beq.w	40426a <_vfiprintf_r+0x38c>
  40408e:	2b78      	cmp	r3, #120	; 0x78
  404090:	f000 8103 	beq.w	40429a <_vfiprintf_r+0x3bc>
  404094:	2b73      	cmp	r3, #115	; 0x73
  404096:	f040 81ab 	bne.w	4043f0 <_vfiprintf_r+0x512>
  40409a:	e0bf      	b.n	40421c <_vfiprintf_r+0x33e>
  40409c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4040a0:	e05e      	b.n	404160 <_vfiprintf_r+0x282>
  4040a2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4040a6:	4c93      	ldr	r4, [pc, #588]	; (4042f4 <_vfiprintf_r+0x416>)
  4040a8:	e0fa      	b.n	4042a0 <_vfiprintf_r+0x3c2>
  4040aa:	2a00      	cmp	r2, #0
  4040ac:	bf08      	it	eq
  4040ae:	2220      	moveq	r2, #32
  4040b0:	e7a0      	b.n	403ff4 <_vfiprintf_r+0x116>
  4040b2:	1d33      	adds	r3, r6, #4
  4040b4:	6836      	ldr	r6, [r6, #0]
  4040b6:	2e00      	cmp	r6, #0
  4040b8:	9604      	str	r6, [sp, #16]
  4040ba:	db01      	blt.n	4040c0 <_vfiprintf_r+0x1e2>
  4040bc:	461e      	mov	r6, r3
  4040be:	e799      	b.n	403ff4 <_vfiprintf_r+0x116>
  4040c0:	4275      	negs	r5, r6
  4040c2:	9504      	str	r5, [sp, #16]
  4040c4:	461e      	mov	r6, r3
  4040c6:	f047 0704 	orr.w	r7, r7, #4
  4040ca:	e793      	b.n	403ff4 <_vfiprintf_r+0x116>
  4040cc:	9c02      	ldr	r4, [sp, #8]
  4040ce:	7823      	ldrb	r3, [r4, #0]
  4040d0:	1c61      	adds	r1, r4, #1
  4040d2:	2b2a      	cmp	r3, #42	; 0x2a
  4040d4:	d002      	beq.n	4040dc <_vfiprintf_r+0x1fe>
  4040d6:	f04f 0a00 	mov.w	sl, #0
  4040da:	e00a      	b.n	4040f2 <_vfiprintf_r+0x214>
  4040dc:	f8d6 a000 	ldr.w	sl, [r6]
  4040e0:	1d33      	adds	r3, r6, #4
  4040e2:	f1ba 0f00 	cmp.w	sl, #0
  4040e6:	461e      	mov	r6, r3
  4040e8:	9102      	str	r1, [sp, #8]
  4040ea:	da83      	bge.n	403ff4 <_vfiprintf_r+0x116>
  4040ec:	f04f 3aff 	mov.w	sl, #4294967295
  4040f0:	e780      	b.n	403ff4 <_vfiprintf_r+0x116>
  4040f2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4040f6:	2809      	cmp	r0, #9
  4040f8:	d805      	bhi.n	404106 <_vfiprintf_r+0x228>
  4040fa:	230a      	movs	r3, #10
  4040fc:	fb03 0a0a 	mla	sl, r3, sl, r0
  404100:	f811 3b01 	ldrb.w	r3, [r1], #1
  404104:	e7f5      	b.n	4040f2 <_vfiprintf_r+0x214>
  404106:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  40410a:	9102      	str	r1, [sp, #8]
  40410c:	e762      	b.n	403fd4 <_vfiprintf_r+0xf6>
  40410e:	2500      	movs	r5, #0
  404110:	9504      	str	r5, [sp, #16]
  404112:	9c04      	ldr	r4, [sp, #16]
  404114:	3b30      	subs	r3, #48	; 0x30
  404116:	210a      	movs	r1, #10
  404118:	fb01 3404 	mla	r4, r1, r4, r3
  40411c:	9902      	ldr	r1, [sp, #8]
  40411e:	9404      	str	r4, [sp, #16]
  404120:	f811 3b01 	ldrb.w	r3, [r1], #1
  404124:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404128:	2809      	cmp	r0, #9
  40412a:	d8ee      	bhi.n	40410a <_vfiprintf_r+0x22c>
  40412c:	9102      	str	r1, [sp, #8]
  40412e:	e7f0      	b.n	404112 <_vfiprintf_r+0x234>
  404130:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  404134:	e75e      	b.n	403ff4 <_vfiprintf_r+0x116>
  404136:	9d02      	ldr	r5, [sp, #8]
  404138:	782b      	ldrb	r3, [r5, #0]
  40413a:	2b6c      	cmp	r3, #108	; 0x6c
  40413c:	d102      	bne.n	404144 <_vfiprintf_r+0x266>
  40413e:	3501      	adds	r5, #1
  404140:	9502      	str	r5, [sp, #8]
  404142:	e002      	b.n	40414a <_vfiprintf_r+0x26c>
  404144:	f047 0710 	orr.w	r7, r7, #16
  404148:	e754      	b.n	403ff4 <_vfiprintf_r+0x116>
  40414a:	f047 0720 	orr.w	r7, r7, #32
  40414e:	e751      	b.n	403ff4 <_vfiprintf_r+0x116>
  404150:	6833      	ldr	r3, [r6, #0]
  404152:	2500      	movs	r5, #0
  404154:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  404158:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40415c:	3604      	adds	r6, #4
  40415e:	e151      	b.n	404404 <_vfiprintf_r+0x526>
  404160:	06ba      	lsls	r2, r7, #26
  404162:	d507      	bpl.n	404174 <_vfiprintf_r+0x296>
  404164:	3607      	adds	r6, #7
  404166:	f026 0307 	bic.w	r3, r6, #7
  40416a:	f103 0608 	add.w	r6, r3, #8
  40416e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404172:	e00d      	b.n	404190 <_vfiprintf_r+0x2b2>
  404174:	f017 0f10 	tst.w	r7, #16
  404178:	f106 0304 	add.w	r3, r6, #4
  40417c:	d001      	beq.n	404182 <_vfiprintf_r+0x2a4>
  40417e:	6834      	ldr	r4, [r6, #0]
  404180:	e004      	b.n	40418c <_vfiprintf_r+0x2ae>
  404182:	6834      	ldr	r4, [r6, #0]
  404184:	f017 0f40 	tst.w	r7, #64	; 0x40
  404188:	bf18      	it	ne
  40418a:	b224      	sxthne	r4, r4
  40418c:	17e5      	asrs	r5, r4, #31
  40418e:	461e      	mov	r6, r3
  404190:	2c00      	cmp	r4, #0
  404192:	f175 0000 	sbcs.w	r0, r5, #0
  404196:	f280 80af 	bge.w	4042f8 <_vfiprintf_r+0x41a>
  40419a:	232d      	movs	r3, #45	; 0x2d
  40419c:	4264      	negs	r4, r4
  40419e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4041a2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4041a6:	e0a7      	b.n	4042f8 <_vfiprintf_r+0x41a>
  4041a8:	f017 0f20 	tst.w	r7, #32
  4041ac:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4041b0:	f106 0104 	add.w	r1, r6, #4
  4041b4:	d007      	beq.n	4041c6 <_vfiprintf_r+0x2e8>
  4041b6:	9c05      	ldr	r4, [sp, #20]
  4041b8:	6830      	ldr	r0, [r6, #0]
  4041ba:	17e5      	asrs	r5, r4, #31
  4041bc:	4622      	mov	r2, r4
  4041be:	462b      	mov	r3, r5
  4041c0:	e9c0 2300 	strd	r2, r3, [r0]
  4041c4:	e00a      	b.n	4041dc <_vfiprintf_r+0x2fe>
  4041c6:	06fb      	lsls	r3, r7, #27
  4041c8:	d405      	bmi.n	4041d6 <_vfiprintf_r+0x2f8>
  4041ca:	067f      	lsls	r7, r7, #25
  4041cc:	d503      	bpl.n	4041d6 <_vfiprintf_r+0x2f8>
  4041ce:	6833      	ldr	r3, [r6, #0]
  4041d0:	9c05      	ldr	r4, [sp, #20]
  4041d2:	801c      	strh	r4, [r3, #0]
  4041d4:	e002      	b.n	4041dc <_vfiprintf_r+0x2fe>
  4041d6:	6833      	ldr	r3, [r6, #0]
  4041d8:	9d05      	ldr	r5, [sp, #20]
  4041da:	601d      	str	r5, [r3, #0]
  4041dc:	460e      	mov	r6, r1
  4041de:	e6c3      	b.n	403f68 <_vfiprintf_r+0x8a>
  4041e0:	f047 0710 	orr.w	r7, r7, #16
  4041e4:	f017 0320 	ands.w	r3, r7, #32
  4041e8:	d008      	beq.n	4041fc <_vfiprintf_r+0x31e>
  4041ea:	3607      	adds	r6, #7
  4041ec:	f026 0307 	bic.w	r3, r6, #7
  4041f0:	f103 0608 	add.w	r6, r3, #8
  4041f4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4041f8:	2300      	movs	r3, #0
  4041fa:	e075      	b.n	4042e8 <_vfiprintf_r+0x40a>
  4041fc:	f017 0110 	ands.w	r1, r7, #16
  404200:	f106 0204 	add.w	r2, r6, #4
  404204:	d106      	bne.n	404214 <_vfiprintf_r+0x336>
  404206:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  40420a:	d003      	beq.n	404214 <_vfiprintf_r+0x336>
  40420c:	8834      	ldrh	r4, [r6, #0]
  40420e:	2500      	movs	r5, #0
  404210:	4616      	mov	r6, r2
  404212:	e7f1      	b.n	4041f8 <_vfiprintf_r+0x31a>
  404214:	6834      	ldr	r4, [r6, #0]
  404216:	2500      	movs	r5, #0
  404218:	4616      	mov	r6, r2
  40421a:	e065      	b.n	4042e8 <_vfiprintf_r+0x40a>
  40421c:	f8d6 9000 	ldr.w	r9, [r6]
  404220:	2300      	movs	r3, #0
  404222:	459a      	cmp	sl, r3
  404224:	f106 0604 	add.w	r6, r6, #4
  404228:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40422c:	4648      	mov	r0, r9
  40422e:	db11      	blt.n	404254 <_vfiprintf_r+0x376>
  404230:	4619      	mov	r1, r3
  404232:	4652      	mov	r2, sl
  404234:	f8cd c004 	str.w	ip, [sp, #4]
  404238:	f002 f8b8 	bl	4063ac <memchr>
  40423c:	f8dd c004 	ldr.w	ip, [sp, #4]
  404240:	2800      	cmp	r0, #0
  404242:	f000 80e4 	beq.w	40440e <_vfiprintf_r+0x530>
  404246:	ebc9 0000 	rsb	r0, r9, r0
  40424a:	4550      	cmp	r0, sl
  40424c:	bfb8      	it	lt
  40424e:	4682      	movlt	sl, r0
  404250:	2500      	movs	r5, #0
  404252:	e0dd      	b.n	404410 <_vfiprintf_r+0x532>
  404254:	f8cd c004 	str.w	ip, [sp, #4]
  404258:	f7fe fe6e 	bl	402f38 <strlen>
  40425c:	2500      	movs	r5, #0
  40425e:	4682      	mov	sl, r0
  404260:	f8dd c004 	ldr.w	ip, [sp, #4]
  404264:	e0d4      	b.n	404410 <_vfiprintf_r+0x532>
  404266:	f047 0710 	orr.w	r7, r7, #16
  40426a:	06bd      	lsls	r5, r7, #26
  40426c:	d507      	bpl.n	40427e <_vfiprintf_r+0x3a0>
  40426e:	3607      	adds	r6, #7
  404270:	f026 0307 	bic.w	r3, r6, #7
  404274:	f103 0608 	add.w	r6, r3, #8
  404278:	e9d3 4500 	ldrd	r4, r5, [r3]
  40427c:	e00b      	b.n	404296 <_vfiprintf_r+0x3b8>
  40427e:	f017 0f10 	tst.w	r7, #16
  404282:	f106 0304 	add.w	r3, r6, #4
  404286:	d103      	bne.n	404290 <_vfiprintf_r+0x3b2>
  404288:	067c      	lsls	r4, r7, #25
  40428a:	d501      	bpl.n	404290 <_vfiprintf_r+0x3b2>
  40428c:	8834      	ldrh	r4, [r6, #0]
  40428e:	e000      	b.n	404292 <_vfiprintf_r+0x3b4>
  404290:	6834      	ldr	r4, [r6, #0]
  404292:	2500      	movs	r5, #0
  404294:	461e      	mov	r6, r3
  404296:	2301      	movs	r3, #1
  404298:	e026      	b.n	4042e8 <_vfiprintf_r+0x40a>
  40429a:	4c15      	ldr	r4, [pc, #84]	; (4042f0 <_vfiprintf_r+0x412>)
  40429c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042a0:	06b8      	lsls	r0, r7, #26
  4042a2:	940a      	str	r4, [sp, #40]	; 0x28
  4042a4:	d507      	bpl.n	4042b6 <_vfiprintf_r+0x3d8>
  4042a6:	3607      	adds	r6, #7
  4042a8:	f026 0207 	bic.w	r2, r6, #7
  4042ac:	f102 0608 	add.w	r6, r2, #8
  4042b0:	e9d2 4500 	ldrd	r4, r5, [r2]
  4042b4:	e00b      	b.n	4042ce <_vfiprintf_r+0x3f0>
  4042b6:	f017 0f10 	tst.w	r7, #16
  4042ba:	f106 0204 	add.w	r2, r6, #4
  4042be:	d103      	bne.n	4042c8 <_vfiprintf_r+0x3ea>
  4042c0:	0679      	lsls	r1, r7, #25
  4042c2:	d501      	bpl.n	4042c8 <_vfiprintf_r+0x3ea>
  4042c4:	8834      	ldrh	r4, [r6, #0]
  4042c6:	e000      	b.n	4042ca <_vfiprintf_r+0x3ec>
  4042c8:	6834      	ldr	r4, [r6, #0]
  4042ca:	2500      	movs	r5, #0
  4042cc:	4616      	mov	r6, r2
  4042ce:	07fa      	lsls	r2, r7, #31
  4042d0:	d509      	bpl.n	4042e6 <_vfiprintf_r+0x408>
  4042d2:	ea54 0005 	orrs.w	r0, r4, r5
  4042d6:	d006      	beq.n	4042e6 <_vfiprintf_r+0x408>
  4042d8:	2230      	movs	r2, #48	; 0x30
  4042da:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4042de:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4042e2:	f047 0702 	orr.w	r7, r7, #2
  4042e6:	2302      	movs	r3, #2
  4042e8:	2200      	movs	r2, #0
  4042ea:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042ee:	e004      	b.n	4042fa <_vfiprintf_r+0x41c>
  4042f0:	00408c55 	.word	0x00408c55
  4042f4:	00408c44 	.word	0x00408c44
  4042f8:	2301      	movs	r3, #1
  4042fa:	f1ba 0f00 	cmp.w	sl, #0
  4042fe:	bfa8      	it	ge
  404300:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  404304:	ea54 0105 	orrs.w	r1, r4, r5
  404308:	d102      	bne.n	404310 <_vfiprintf_r+0x432>
  40430a:	f1ba 0f00 	cmp.w	sl, #0
  40430e:	d05e      	beq.n	4043ce <_vfiprintf_r+0x4f0>
  404310:	2b01      	cmp	r3, #1
  404312:	d01f      	beq.n	404354 <_vfiprintf_r+0x476>
  404314:	2b02      	cmp	r3, #2
  404316:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  40431a:	d045      	beq.n	4043a8 <_vfiprintf_r+0x4ca>
  40431c:	08e0      	lsrs	r0, r4, #3
  40431e:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  404322:	08e8      	lsrs	r0, r5, #3
  404324:	f004 0207 	and.w	r2, r4, #7
  404328:	9106      	str	r1, [sp, #24]
  40432a:	9007      	str	r0, [sp, #28]
  40432c:	3230      	adds	r2, #48	; 0x30
  40432e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  404332:	ea54 0105 	orrs.w	r1, r4, r5
  404336:	4699      	mov	r9, r3
  404338:	701a      	strb	r2, [r3, #0]
  40433a:	f103 33ff 	add.w	r3, r3, #4294967295
  40433e:	d1ed      	bne.n	40431c <_vfiprintf_r+0x43e>
  404340:	07f8      	lsls	r0, r7, #31
  404342:	4649      	mov	r1, r9
  404344:	d54e      	bpl.n	4043e4 <_vfiprintf_r+0x506>
  404346:	2a30      	cmp	r2, #48	; 0x30
  404348:	d04c      	beq.n	4043e4 <_vfiprintf_r+0x506>
  40434a:	4699      	mov	r9, r3
  40434c:	2330      	movs	r3, #48	; 0x30
  40434e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404352:	e047      	b.n	4043e4 <_vfiprintf_r+0x506>
  404354:	2d00      	cmp	r5, #0
  404356:	bf08      	it	eq
  404358:	2c0a      	cmpeq	r4, #10
  40435a:	d205      	bcs.n	404368 <_vfiprintf_r+0x48a>
  40435c:	3430      	adds	r4, #48	; 0x30
  40435e:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  404362:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  404366:	e03d      	b.n	4043e4 <_vfiprintf_r+0x506>
  404368:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  40436c:	9203      	str	r2, [sp, #12]
  40436e:	4620      	mov	r0, r4
  404370:	4629      	mov	r1, r5
  404372:	220a      	movs	r2, #10
  404374:	2300      	movs	r3, #0
  404376:	f8cd c004 	str.w	ip, [sp, #4]
  40437a:	f003 fd4f 	bl	407e1c <__aeabi_uldivmod>
  40437e:	9b03      	ldr	r3, [sp, #12]
  404380:	3230      	adds	r2, #48	; 0x30
  404382:	f803 2901 	strb.w	r2, [r3], #-1
  404386:	4620      	mov	r0, r4
  404388:	4629      	mov	r1, r5
  40438a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40438e:	220a      	movs	r2, #10
  404390:	9303      	str	r3, [sp, #12]
  404392:	2300      	movs	r3, #0
  404394:	f003 fd42 	bl	407e1c <__aeabi_uldivmod>
  404398:	4604      	mov	r4, r0
  40439a:	460d      	mov	r5, r1
  40439c:	ea54 0005 	orrs.w	r0, r4, r5
  4043a0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4043a4:	d1e3      	bne.n	40436e <_vfiprintf_r+0x490>
  4043a6:	e01d      	b.n	4043e4 <_vfiprintf_r+0x506>
  4043a8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4043aa:	f004 020f 	and.w	r2, r4, #15
  4043ae:	5c8a      	ldrb	r2, [r1, r2]
  4043b0:	4699      	mov	r9, r3
  4043b2:	f803 2901 	strb.w	r2, [r3], #-1
  4043b6:	0922      	lsrs	r2, r4, #4
  4043b8:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4043bc:	0929      	lsrs	r1, r5, #4
  4043be:	9008      	str	r0, [sp, #32]
  4043c0:	9109      	str	r1, [sp, #36]	; 0x24
  4043c2:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4043c6:	ea54 0205 	orrs.w	r2, r4, r5
  4043ca:	d1ed      	bne.n	4043a8 <_vfiprintf_r+0x4ca>
  4043cc:	e00a      	b.n	4043e4 <_vfiprintf_r+0x506>
  4043ce:	b93b      	cbnz	r3, 4043e0 <_vfiprintf_r+0x502>
  4043d0:	07f9      	lsls	r1, r7, #31
  4043d2:	d505      	bpl.n	4043e0 <_vfiprintf_r+0x502>
  4043d4:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4043d8:	2330      	movs	r3, #48	; 0x30
  4043da:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4043de:	e001      	b.n	4043e4 <_vfiprintf_r+0x506>
  4043e0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4043e4:	4655      	mov	r5, sl
  4043e6:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4043ea:	ebc9 0a0a 	rsb	sl, r9, sl
  4043ee:	e00f      	b.n	404410 <_vfiprintf_r+0x532>
  4043f0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4043f4:	2b00      	cmp	r3, #0
  4043f6:	f000 8171 	beq.w	4046dc <_vfiprintf_r+0x7fe>
  4043fa:	2500      	movs	r5, #0
  4043fc:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  404400:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404404:	f04f 0a01 	mov.w	sl, #1
  404408:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  40440c:	e000      	b.n	404410 <_vfiprintf_r+0x532>
  40440e:	4605      	mov	r5, r0
  404410:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  404414:	45aa      	cmp	sl, r5
  404416:	bfac      	ite	ge
  404418:	4654      	movge	r4, sl
  40441a:	462c      	movlt	r4, r5
  40441c:	b103      	cbz	r3, 404420 <_vfiprintf_r+0x542>
  40441e:	3401      	adds	r4, #1
  404420:	f017 0302 	ands.w	r3, r7, #2
  404424:	9303      	str	r3, [sp, #12]
  404426:	bf18      	it	ne
  404428:	3402      	addne	r4, #2
  40442a:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40442e:	930b      	str	r3, [sp, #44]	; 0x2c
  404430:	d13b      	bne.n	4044aa <_vfiprintf_r+0x5cc>
  404432:	9804      	ldr	r0, [sp, #16]
  404434:	1b03      	subs	r3, r0, r4
  404436:	2b00      	cmp	r3, #0
  404438:	dd37      	ble.n	4044aa <_vfiprintf_r+0x5cc>
  40443a:	4aa6      	ldr	r2, [pc, #664]	; (4046d4 <_vfiprintf_r+0x7f6>)
  40443c:	2b10      	cmp	r3, #16
  40443e:	f8cc 2000 	str.w	r2, [ip]
  404442:	dd1b      	ble.n	40447c <_vfiprintf_r+0x59e>
  404444:	2210      	movs	r2, #16
  404446:	f8cc 2004 	str.w	r2, [ip, #4]
  40444a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40444c:	3210      	adds	r2, #16
  40444e:	9211      	str	r2, [sp, #68]	; 0x44
  404450:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404452:	3201      	adds	r2, #1
  404454:	2a07      	cmp	r2, #7
  404456:	9210      	str	r2, [sp, #64]	; 0x40
  404458:	dc02      	bgt.n	404460 <_vfiprintf_r+0x582>
  40445a:	f10c 0c08 	add.w	ip, ip, #8
  40445e:	e00b      	b.n	404478 <_vfiprintf_r+0x59a>
  404460:	4658      	mov	r0, fp
  404462:	4641      	mov	r1, r8
  404464:	aa0f      	add	r2, sp, #60	; 0x3c
  404466:	9301      	str	r3, [sp, #4]
  404468:	f7ff fd06 	bl	403e78 <__sprint_r>
  40446c:	9b01      	ldr	r3, [sp, #4]
  40446e:	2800      	cmp	r0, #0
  404470:	f040 813b 	bne.w	4046ea <_vfiprintf_r+0x80c>
  404474:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404478:	3b10      	subs	r3, #16
  40447a:	e7de      	b.n	40443a <_vfiprintf_r+0x55c>
  40447c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40447e:	f8cc 3004 	str.w	r3, [ip, #4]
  404482:	4413      	add	r3, r2
  404484:	9311      	str	r3, [sp, #68]	; 0x44
  404486:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404488:	3301      	adds	r3, #1
  40448a:	2b07      	cmp	r3, #7
  40448c:	9310      	str	r3, [sp, #64]	; 0x40
  40448e:	dc02      	bgt.n	404496 <_vfiprintf_r+0x5b8>
  404490:	f10c 0c08 	add.w	ip, ip, #8
  404494:	e009      	b.n	4044aa <_vfiprintf_r+0x5cc>
  404496:	4658      	mov	r0, fp
  404498:	4641      	mov	r1, r8
  40449a:	aa0f      	add	r2, sp, #60	; 0x3c
  40449c:	f7ff fcec 	bl	403e78 <__sprint_r>
  4044a0:	2800      	cmp	r0, #0
  4044a2:	f040 8122 	bne.w	4046ea <_vfiprintf_r+0x80c>
  4044a6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4044aa:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4044ae:	b1db      	cbz	r3, 4044e8 <_vfiprintf_r+0x60a>
  4044b0:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  4044b4:	f8cc 3000 	str.w	r3, [ip]
  4044b8:	2301      	movs	r3, #1
  4044ba:	f8cc 3004 	str.w	r3, [ip, #4]
  4044be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044c0:	3301      	adds	r3, #1
  4044c2:	9311      	str	r3, [sp, #68]	; 0x44
  4044c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4044c6:	3301      	adds	r3, #1
  4044c8:	2b07      	cmp	r3, #7
  4044ca:	9310      	str	r3, [sp, #64]	; 0x40
  4044cc:	dc02      	bgt.n	4044d4 <_vfiprintf_r+0x5f6>
  4044ce:	f10c 0c08 	add.w	ip, ip, #8
  4044d2:	e009      	b.n	4044e8 <_vfiprintf_r+0x60a>
  4044d4:	4658      	mov	r0, fp
  4044d6:	4641      	mov	r1, r8
  4044d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4044da:	f7ff fccd 	bl	403e78 <__sprint_r>
  4044de:	2800      	cmp	r0, #0
  4044e0:	f040 8103 	bne.w	4046ea <_vfiprintf_r+0x80c>
  4044e4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4044e8:	9b03      	ldr	r3, [sp, #12]
  4044ea:	b1d3      	cbz	r3, 404522 <_vfiprintf_r+0x644>
  4044ec:	ab0e      	add	r3, sp, #56	; 0x38
  4044ee:	f8cc 3000 	str.w	r3, [ip]
  4044f2:	2302      	movs	r3, #2
  4044f4:	f8cc 3004 	str.w	r3, [ip, #4]
  4044f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044fa:	3302      	adds	r3, #2
  4044fc:	9311      	str	r3, [sp, #68]	; 0x44
  4044fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404500:	3301      	adds	r3, #1
  404502:	2b07      	cmp	r3, #7
  404504:	9310      	str	r3, [sp, #64]	; 0x40
  404506:	dc02      	bgt.n	40450e <_vfiprintf_r+0x630>
  404508:	f10c 0c08 	add.w	ip, ip, #8
  40450c:	e009      	b.n	404522 <_vfiprintf_r+0x644>
  40450e:	4658      	mov	r0, fp
  404510:	4641      	mov	r1, r8
  404512:	aa0f      	add	r2, sp, #60	; 0x3c
  404514:	f7ff fcb0 	bl	403e78 <__sprint_r>
  404518:	2800      	cmp	r0, #0
  40451a:	f040 80e6 	bne.w	4046ea <_vfiprintf_r+0x80c>
  40451e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404524:	2b80      	cmp	r3, #128	; 0x80
  404526:	d13f      	bne.n	4045a8 <_vfiprintf_r+0x6ca>
  404528:	9b04      	ldr	r3, [sp, #16]
  40452a:	1b1b      	subs	r3, r3, r4
  40452c:	2b00      	cmp	r3, #0
  40452e:	9303      	str	r3, [sp, #12]
  404530:	dd3a      	ble.n	4045a8 <_vfiprintf_r+0x6ca>
  404532:	9b03      	ldr	r3, [sp, #12]
  404534:	2b10      	cmp	r3, #16
  404536:	4b68      	ldr	r3, [pc, #416]	; (4046d8 <_vfiprintf_r+0x7fa>)
  404538:	f8cc 3000 	str.w	r3, [ip]
  40453c:	dd1b      	ble.n	404576 <_vfiprintf_r+0x698>
  40453e:	2310      	movs	r3, #16
  404540:	f8cc 3004 	str.w	r3, [ip, #4]
  404544:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404546:	3310      	adds	r3, #16
  404548:	9311      	str	r3, [sp, #68]	; 0x44
  40454a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40454c:	3301      	adds	r3, #1
  40454e:	2b07      	cmp	r3, #7
  404550:	9310      	str	r3, [sp, #64]	; 0x40
  404552:	dc02      	bgt.n	40455a <_vfiprintf_r+0x67c>
  404554:	f10c 0c08 	add.w	ip, ip, #8
  404558:	e009      	b.n	40456e <_vfiprintf_r+0x690>
  40455a:	4658      	mov	r0, fp
  40455c:	4641      	mov	r1, r8
  40455e:	aa0f      	add	r2, sp, #60	; 0x3c
  404560:	f7ff fc8a 	bl	403e78 <__sprint_r>
  404564:	2800      	cmp	r0, #0
  404566:	f040 80c0 	bne.w	4046ea <_vfiprintf_r+0x80c>
  40456a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40456e:	9b03      	ldr	r3, [sp, #12]
  404570:	3b10      	subs	r3, #16
  404572:	9303      	str	r3, [sp, #12]
  404574:	e7dd      	b.n	404532 <_vfiprintf_r+0x654>
  404576:	9b03      	ldr	r3, [sp, #12]
  404578:	9803      	ldr	r0, [sp, #12]
  40457a:	f8cc 3004 	str.w	r3, [ip, #4]
  40457e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404580:	4403      	add	r3, r0
  404582:	9311      	str	r3, [sp, #68]	; 0x44
  404584:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404586:	3301      	adds	r3, #1
  404588:	2b07      	cmp	r3, #7
  40458a:	9310      	str	r3, [sp, #64]	; 0x40
  40458c:	dc02      	bgt.n	404594 <_vfiprintf_r+0x6b6>
  40458e:	f10c 0c08 	add.w	ip, ip, #8
  404592:	e009      	b.n	4045a8 <_vfiprintf_r+0x6ca>
  404594:	4658      	mov	r0, fp
  404596:	4641      	mov	r1, r8
  404598:	aa0f      	add	r2, sp, #60	; 0x3c
  40459a:	f7ff fc6d 	bl	403e78 <__sprint_r>
  40459e:	2800      	cmp	r0, #0
  4045a0:	f040 80a3 	bne.w	4046ea <_vfiprintf_r+0x80c>
  4045a4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4045a8:	ebca 0505 	rsb	r5, sl, r5
  4045ac:	2d00      	cmp	r5, #0
  4045ae:	dd34      	ble.n	40461a <_vfiprintf_r+0x73c>
  4045b0:	4b49      	ldr	r3, [pc, #292]	; (4046d8 <_vfiprintf_r+0x7fa>)
  4045b2:	2d10      	cmp	r5, #16
  4045b4:	f8cc 3000 	str.w	r3, [ip]
  4045b8:	dd19      	ble.n	4045ee <_vfiprintf_r+0x710>
  4045ba:	2310      	movs	r3, #16
  4045bc:	f8cc 3004 	str.w	r3, [ip, #4]
  4045c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045c2:	3310      	adds	r3, #16
  4045c4:	9311      	str	r3, [sp, #68]	; 0x44
  4045c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4045c8:	3301      	adds	r3, #1
  4045ca:	2b07      	cmp	r3, #7
  4045cc:	9310      	str	r3, [sp, #64]	; 0x40
  4045ce:	dc02      	bgt.n	4045d6 <_vfiprintf_r+0x6f8>
  4045d0:	f10c 0c08 	add.w	ip, ip, #8
  4045d4:	e009      	b.n	4045ea <_vfiprintf_r+0x70c>
  4045d6:	4658      	mov	r0, fp
  4045d8:	4641      	mov	r1, r8
  4045da:	aa0f      	add	r2, sp, #60	; 0x3c
  4045dc:	f7ff fc4c 	bl	403e78 <__sprint_r>
  4045e0:	2800      	cmp	r0, #0
  4045e2:	f040 8082 	bne.w	4046ea <_vfiprintf_r+0x80c>
  4045e6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4045ea:	3d10      	subs	r5, #16
  4045ec:	e7e0      	b.n	4045b0 <_vfiprintf_r+0x6d2>
  4045ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4045f0:	f8cc 5004 	str.w	r5, [ip, #4]
  4045f4:	441d      	add	r5, r3
  4045f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4045f8:	9511      	str	r5, [sp, #68]	; 0x44
  4045fa:	3301      	adds	r3, #1
  4045fc:	2b07      	cmp	r3, #7
  4045fe:	9310      	str	r3, [sp, #64]	; 0x40
  404600:	dc02      	bgt.n	404608 <_vfiprintf_r+0x72a>
  404602:	f10c 0c08 	add.w	ip, ip, #8
  404606:	e008      	b.n	40461a <_vfiprintf_r+0x73c>
  404608:	4658      	mov	r0, fp
  40460a:	4641      	mov	r1, r8
  40460c:	aa0f      	add	r2, sp, #60	; 0x3c
  40460e:	f7ff fc33 	bl	403e78 <__sprint_r>
  404612:	2800      	cmp	r0, #0
  404614:	d169      	bne.n	4046ea <_vfiprintf_r+0x80c>
  404616:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40461a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40461c:	e88c 0600 	stmia.w	ip, {r9, sl}
  404620:	4453      	add	r3, sl
  404622:	9311      	str	r3, [sp, #68]	; 0x44
  404624:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404626:	3301      	adds	r3, #1
  404628:	2b07      	cmp	r3, #7
  40462a:	9310      	str	r3, [sp, #64]	; 0x40
  40462c:	dc02      	bgt.n	404634 <_vfiprintf_r+0x756>
  40462e:	f10c 0308 	add.w	r3, ip, #8
  404632:	e007      	b.n	404644 <_vfiprintf_r+0x766>
  404634:	4658      	mov	r0, fp
  404636:	4641      	mov	r1, r8
  404638:	aa0f      	add	r2, sp, #60	; 0x3c
  40463a:	f7ff fc1d 	bl	403e78 <__sprint_r>
  40463e:	2800      	cmp	r0, #0
  404640:	d153      	bne.n	4046ea <_vfiprintf_r+0x80c>
  404642:	ab1c      	add	r3, sp, #112	; 0x70
  404644:	077a      	lsls	r2, r7, #29
  404646:	d40a      	bmi.n	40465e <_vfiprintf_r+0x780>
  404648:	9d05      	ldr	r5, [sp, #20]
  40464a:	9804      	ldr	r0, [sp, #16]
  40464c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40464e:	4284      	cmp	r4, r0
  404650:	bfac      	ite	ge
  404652:	192d      	addge	r5, r5, r4
  404654:	182d      	addlt	r5, r5, r0
  404656:	9505      	str	r5, [sp, #20]
  404658:	2b00      	cmp	r3, #0
  40465a:	d035      	beq.n	4046c8 <_vfiprintf_r+0x7ea>
  40465c:	e02e      	b.n	4046bc <_vfiprintf_r+0x7de>
  40465e:	9904      	ldr	r1, [sp, #16]
  404660:	1b0d      	subs	r5, r1, r4
  404662:	2d00      	cmp	r5, #0
  404664:	ddf0      	ble.n	404648 <_vfiprintf_r+0x76a>
  404666:	4a1b      	ldr	r2, [pc, #108]	; (4046d4 <_vfiprintf_r+0x7f6>)
  404668:	2d10      	cmp	r5, #16
  40466a:	601a      	str	r2, [r3, #0]
  40466c:	dd15      	ble.n	40469a <_vfiprintf_r+0x7bc>
  40466e:	2210      	movs	r2, #16
  404670:	605a      	str	r2, [r3, #4]
  404672:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404674:	3210      	adds	r2, #16
  404676:	9211      	str	r2, [sp, #68]	; 0x44
  404678:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40467a:	3201      	adds	r2, #1
  40467c:	2a07      	cmp	r2, #7
  40467e:	9210      	str	r2, [sp, #64]	; 0x40
  404680:	dc01      	bgt.n	404686 <_vfiprintf_r+0x7a8>
  404682:	3308      	adds	r3, #8
  404684:	e007      	b.n	404696 <_vfiprintf_r+0x7b8>
  404686:	4658      	mov	r0, fp
  404688:	4641      	mov	r1, r8
  40468a:	aa0f      	add	r2, sp, #60	; 0x3c
  40468c:	f7ff fbf4 	bl	403e78 <__sprint_r>
  404690:	2800      	cmp	r0, #0
  404692:	d12a      	bne.n	4046ea <_vfiprintf_r+0x80c>
  404694:	ab1c      	add	r3, sp, #112	; 0x70
  404696:	3d10      	subs	r5, #16
  404698:	e7e5      	b.n	404666 <_vfiprintf_r+0x788>
  40469a:	605d      	str	r5, [r3, #4]
  40469c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40469e:	441d      	add	r5, r3
  4046a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4046a2:	9511      	str	r5, [sp, #68]	; 0x44
  4046a4:	3301      	adds	r3, #1
  4046a6:	2b07      	cmp	r3, #7
  4046a8:	9310      	str	r3, [sp, #64]	; 0x40
  4046aa:	ddcd      	ble.n	404648 <_vfiprintf_r+0x76a>
  4046ac:	4658      	mov	r0, fp
  4046ae:	4641      	mov	r1, r8
  4046b0:	aa0f      	add	r2, sp, #60	; 0x3c
  4046b2:	f7ff fbe1 	bl	403e78 <__sprint_r>
  4046b6:	2800      	cmp	r0, #0
  4046b8:	d0c6      	beq.n	404648 <_vfiprintf_r+0x76a>
  4046ba:	e016      	b.n	4046ea <_vfiprintf_r+0x80c>
  4046bc:	4658      	mov	r0, fp
  4046be:	4641      	mov	r1, r8
  4046c0:	aa0f      	add	r2, sp, #60	; 0x3c
  4046c2:	f7ff fbd9 	bl	403e78 <__sprint_r>
  4046c6:	b980      	cbnz	r0, 4046ea <_vfiprintf_r+0x80c>
  4046c8:	2300      	movs	r3, #0
  4046ca:	9310      	str	r3, [sp, #64]	; 0x40
  4046cc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4046d0:	e44a      	b.n	403f68 <_vfiprintf_r+0x8a>
  4046d2:	bf00      	nop
  4046d4:	00408c68 	.word	0x00408c68
  4046d8:	00408c78 	.word	0x00408c78
  4046dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046de:	b123      	cbz	r3, 4046ea <_vfiprintf_r+0x80c>
  4046e0:	4658      	mov	r0, fp
  4046e2:	4641      	mov	r1, r8
  4046e4:	aa0f      	add	r2, sp, #60	; 0x3c
  4046e6:	f7ff fbc7 	bl	403e78 <__sprint_r>
  4046ea:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4046ee:	065b      	lsls	r3, r3, #25
  4046f0:	f53f ac24 	bmi.w	403f3c <_vfiprintf_r+0x5e>
  4046f4:	9805      	ldr	r0, [sp, #20]
  4046f6:	b02d      	add	sp, #180	; 0xb4
  4046f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004046fc <vfiprintf>:
  4046fc:	b530      	push	{r4, r5, lr}
  4046fe:	4613      	mov	r3, r2
  404700:	4a04      	ldr	r2, [pc, #16]	; (404714 <vfiprintf+0x18>)
  404702:	4605      	mov	r5, r0
  404704:	460c      	mov	r4, r1
  404706:	6810      	ldr	r0, [r2, #0]
  404708:	4629      	mov	r1, r5
  40470a:	4622      	mov	r2, r4
  40470c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  404710:	f7ff bbe5 	b.w	403ede <_vfiprintf_r>
  404714:	200000e8 	.word	0x200000e8

00404718 <__sbprintf>:
  404718:	b570      	push	{r4, r5, r6, lr}
  40471a:	460c      	mov	r4, r1
  40471c:	8989      	ldrh	r1, [r1, #12]
  40471e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404722:	f021 0102 	bic.w	r1, r1, #2
  404726:	f8ad 100c 	strh.w	r1, [sp, #12]
  40472a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40472c:	4606      	mov	r6, r0
  40472e:	9119      	str	r1, [sp, #100]	; 0x64
  404730:	89e1      	ldrh	r1, [r4, #14]
  404732:	f8ad 100e 	strh.w	r1, [sp, #14]
  404736:	69e1      	ldr	r1, [r4, #28]
  404738:	9107      	str	r1, [sp, #28]
  40473a:	6a61      	ldr	r1, [r4, #36]	; 0x24
  40473c:	9109      	str	r1, [sp, #36]	; 0x24
  40473e:	a91a      	add	r1, sp, #104	; 0x68
  404740:	9100      	str	r1, [sp, #0]
  404742:	9104      	str	r1, [sp, #16]
  404744:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404748:	9102      	str	r1, [sp, #8]
  40474a:	9105      	str	r1, [sp, #20]
  40474c:	2100      	movs	r1, #0
  40474e:	9106      	str	r1, [sp, #24]
  404750:	4669      	mov	r1, sp
  404752:	f7ff fbc4 	bl	403ede <_vfiprintf_r>
  404756:	1e05      	subs	r5, r0, #0
  404758:	db07      	blt.n	40476a <__sbprintf+0x52>
  40475a:	4630      	mov	r0, r6
  40475c:	4669      	mov	r1, sp
  40475e:	f000 ff46 	bl	4055ee <_fflush_r>
  404762:	2800      	cmp	r0, #0
  404764:	bf18      	it	ne
  404766:	f04f 35ff 	movne.w	r5, #4294967295
  40476a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40476e:	065b      	lsls	r3, r3, #25
  404770:	d503      	bpl.n	40477a <__sbprintf+0x62>
  404772:	89a3      	ldrh	r3, [r4, #12]
  404774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404778:	81a3      	strh	r3, [r4, #12]
  40477a:	4628      	mov	r0, r5
  40477c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404780:	bd70      	pop	{r4, r5, r6, pc}
  404782:	bf00      	nop

00404784 <__swsetup_r>:
  404784:	b538      	push	{r3, r4, r5, lr}
  404786:	4b2b      	ldr	r3, [pc, #172]	; (404834 <__swsetup_r+0xb0>)
  404788:	4605      	mov	r5, r0
  40478a:	6818      	ldr	r0, [r3, #0]
  40478c:	460c      	mov	r4, r1
  40478e:	b118      	cbz	r0, 404798 <__swsetup_r+0x14>
  404790:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404792:	b90b      	cbnz	r3, 404798 <__swsetup_r+0x14>
  404794:	f000 ff74 	bl	405680 <__sinit>
  404798:	89a2      	ldrh	r2, [r4, #12]
  40479a:	b293      	uxth	r3, r2
  40479c:	0718      	lsls	r0, r3, #28
  40479e:	d420      	bmi.n	4047e2 <__swsetup_r+0x5e>
  4047a0:	06d9      	lsls	r1, r3, #27
  4047a2:	d405      	bmi.n	4047b0 <__swsetup_r+0x2c>
  4047a4:	2309      	movs	r3, #9
  4047a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4047aa:	602b      	str	r3, [r5, #0]
  4047ac:	81a2      	strh	r2, [r4, #12]
  4047ae:	e03b      	b.n	404828 <__swsetup_r+0xa4>
  4047b0:	0758      	lsls	r0, r3, #29
  4047b2:	d512      	bpl.n	4047da <__swsetup_r+0x56>
  4047b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4047b6:	b141      	cbz	r1, 4047ca <__swsetup_r+0x46>
  4047b8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4047bc:	4299      	cmp	r1, r3
  4047be:	d002      	beq.n	4047c6 <__swsetup_r+0x42>
  4047c0:	4628      	mov	r0, r5
  4047c2:	f001 f8f7 	bl	4059b4 <_free_r>
  4047c6:	2300      	movs	r3, #0
  4047c8:	6323      	str	r3, [r4, #48]	; 0x30
  4047ca:	89a3      	ldrh	r3, [r4, #12]
  4047cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  4047d0:	81a3      	strh	r3, [r4, #12]
  4047d2:	2300      	movs	r3, #0
  4047d4:	6063      	str	r3, [r4, #4]
  4047d6:	6923      	ldr	r3, [r4, #16]
  4047d8:	6023      	str	r3, [r4, #0]
  4047da:	89a3      	ldrh	r3, [r4, #12]
  4047dc:	f043 0308 	orr.w	r3, r3, #8
  4047e0:	81a3      	strh	r3, [r4, #12]
  4047e2:	6923      	ldr	r3, [r4, #16]
  4047e4:	b94b      	cbnz	r3, 4047fa <__swsetup_r+0x76>
  4047e6:	89a3      	ldrh	r3, [r4, #12]
  4047e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
  4047ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4047f0:	d003      	beq.n	4047fa <__swsetup_r+0x76>
  4047f2:	4628      	mov	r0, r5
  4047f4:	4621      	mov	r1, r4
  4047f6:	f001 fb5d 	bl	405eb4 <__smakebuf_r>
  4047fa:	89a3      	ldrh	r3, [r4, #12]
  4047fc:	f013 0201 	ands.w	r2, r3, #1
  404800:	d005      	beq.n	40480e <__swsetup_r+0x8a>
  404802:	2200      	movs	r2, #0
  404804:	60a2      	str	r2, [r4, #8]
  404806:	6962      	ldr	r2, [r4, #20]
  404808:	4252      	negs	r2, r2
  40480a:	61a2      	str	r2, [r4, #24]
  40480c:	e003      	b.n	404816 <__swsetup_r+0x92>
  40480e:	0799      	lsls	r1, r3, #30
  404810:	bf58      	it	pl
  404812:	6962      	ldrpl	r2, [r4, #20]
  404814:	60a2      	str	r2, [r4, #8]
  404816:	6922      	ldr	r2, [r4, #16]
  404818:	b94a      	cbnz	r2, 40482e <__swsetup_r+0xaa>
  40481a:	f003 0080 	and.w	r0, r3, #128	; 0x80
  40481e:	b280      	uxth	r0, r0
  404820:	b130      	cbz	r0, 404830 <__swsetup_r+0xac>
  404822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404826:	81a3      	strh	r3, [r4, #12]
  404828:	f04f 30ff 	mov.w	r0, #4294967295
  40482c:	bd38      	pop	{r3, r4, r5, pc}
  40482e:	2000      	movs	r0, #0
  404830:	bd38      	pop	{r3, r4, r5, pc}
  404832:	bf00      	nop
  404834:	200000e8 	.word	0x200000e8

00404838 <register_fini>:
  404838:	4b02      	ldr	r3, [pc, #8]	; (404844 <register_fini+0xc>)
  40483a:	b113      	cbz	r3, 404842 <register_fini+0xa>
  40483c:	4802      	ldr	r0, [pc, #8]	; (404848 <register_fini+0x10>)
  40483e:	f000 b805 	b.w	40484c <atexit>
  404842:	4770      	bx	lr
  404844:	00000000 	.word	0x00000000
  404848:	00405815 	.word	0x00405815

0040484c <atexit>:
  40484c:	4601      	mov	r1, r0
  40484e:	2000      	movs	r0, #0
  404850:	4602      	mov	r2, r0
  404852:	4603      	mov	r3, r0
  404854:	f003 b91c 	b.w	407a90 <__register_exitproc>

00404858 <quorem>:
  404858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40485c:	6903      	ldr	r3, [r0, #16]
  40485e:	690c      	ldr	r4, [r1, #16]
  404860:	4680      	mov	r8, r0
  404862:	42a3      	cmp	r3, r4
  404864:	f2c0 8083 	blt.w	40496e <quorem+0x116>
  404868:	3c01      	subs	r4, #1
  40486a:	00a2      	lsls	r2, r4, #2
  40486c:	f101 0714 	add.w	r7, r1, #20
  404870:	f100 0514 	add.w	r5, r0, #20
  404874:	4691      	mov	r9, r2
  404876:	9200      	str	r2, [sp, #0]
  404878:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  40487c:	442a      	add	r2, r5
  40487e:	9201      	str	r2, [sp, #4]
  404880:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  404884:	3601      	adds	r6, #1
  404886:	fbb2 f6f6 	udiv	r6, r2, r6
  40488a:	44b9      	add	r9, r7
  40488c:	2e00      	cmp	r6, #0
  40488e:	d03b      	beq.n	404908 <quorem+0xb0>
  404890:	f04f 0e00 	mov.w	lr, #0
  404894:	463a      	mov	r2, r7
  404896:	4628      	mov	r0, r5
  404898:	46f3      	mov	fp, lr
  40489a:	f852 cb04 	ldr.w	ip, [r2], #4
  40489e:	6803      	ldr	r3, [r0, #0]
  4048a0:	fa1f fa8c 	uxth.w	sl, ip
  4048a4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  4048a8:	fb0a ea06 	mla	sl, sl, r6, lr
  4048ac:	fb0c fc06 	mul.w	ip, ip, r6
  4048b0:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  4048b4:	fa1f fa8a 	uxth.w	sl, sl
  4048b8:	ebca 0b0b 	rsb	fp, sl, fp
  4048bc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  4048c0:	fa1f fa83 	uxth.w	sl, r3
  4048c4:	fa1f fc8c 	uxth.w	ip, ip
  4048c8:	44da      	add	sl, fp
  4048ca:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  4048ce:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  4048d2:	fa1f fa8a 	uxth.w	sl, sl
  4048d6:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  4048da:	454a      	cmp	r2, r9
  4048dc:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  4048e0:	f840 ab04 	str.w	sl, [r0], #4
  4048e4:	d9d9      	bls.n	40489a <quorem+0x42>
  4048e6:	9a00      	ldr	r2, [sp, #0]
  4048e8:	58ab      	ldr	r3, [r5, r2]
  4048ea:	b96b      	cbnz	r3, 404908 <quorem+0xb0>
  4048ec:	9a01      	ldr	r2, [sp, #4]
  4048ee:	1f13      	subs	r3, r2, #4
  4048f0:	42ab      	cmp	r3, r5
  4048f2:	461a      	mov	r2, r3
  4048f4:	d802      	bhi.n	4048fc <quorem+0xa4>
  4048f6:	f8c8 4010 	str.w	r4, [r8, #16]
  4048fa:	e005      	b.n	404908 <quorem+0xb0>
  4048fc:	6812      	ldr	r2, [r2, #0]
  4048fe:	3b04      	subs	r3, #4
  404900:	2a00      	cmp	r2, #0
  404902:	d1f8      	bne.n	4048f6 <quorem+0x9e>
  404904:	3c01      	subs	r4, #1
  404906:	e7f3      	b.n	4048f0 <quorem+0x98>
  404908:	4640      	mov	r0, r8
  40490a:	f001 ffae 	bl	40686a <__mcmp>
  40490e:	2800      	cmp	r0, #0
  404910:	db2b      	blt.n	40496a <quorem+0x112>
  404912:	3601      	adds	r6, #1
  404914:	462b      	mov	r3, r5
  404916:	2000      	movs	r0, #0
  404918:	f857 cb04 	ldr.w	ip, [r7], #4
  40491c:	681a      	ldr	r2, [r3, #0]
  40491e:	fa1f f18c 	uxth.w	r1, ip
  404922:	1a41      	subs	r1, r0, r1
  404924:	fa1f fa82 	uxth.w	sl, r2
  404928:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  40492c:	4451      	add	r1, sl
  40492e:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  404932:	eb02 4221 	add.w	r2, r2, r1, asr #16
  404936:	b289      	uxth	r1, r1
  404938:	1410      	asrs	r0, r2, #16
  40493a:	454f      	cmp	r7, r9
  40493c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  404940:	f843 2b04 	str.w	r2, [r3], #4
  404944:	d9e8      	bls.n	404918 <quorem+0xc0>
  404946:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  40494a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  40494e:	b962      	cbnz	r2, 40496a <quorem+0x112>
  404950:	3b04      	subs	r3, #4
  404952:	42ab      	cmp	r3, r5
  404954:	461a      	mov	r2, r3
  404956:	d802      	bhi.n	40495e <quorem+0x106>
  404958:	f8c8 4010 	str.w	r4, [r8, #16]
  40495c:	e005      	b.n	40496a <quorem+0x112>
  40495e:	6812      	ldr	r2, [r2, #0]
  404960:	3b04      	subs	r3, #4
  404962:	2a00      	cmp	r2, #0
  404964:	d1f8      	bne.n	404958 <quorem+0x100>
  404966:	3c01      	subs	r4, #1
  404968:	e7f3      	b.n	404952 <quorem+0xfa>
  40496a:	4630      	mov	r0, r6
  40496c:	e000      	b.n	404970 <quorem+0x118>
  40496e:	2000      	movs	r0, #0
  404970:	b003      	add	sp, #12
  404972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404976 <_dtoa_r>:
  404976:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40497a:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40497c:	b09b      	sub	sp, #108	; 0x6c
  40497e:	4682      	mov	sl, r0
  404980:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404982:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404986:	b151      	cbz	r1, 40499e <_dtoa_r+0x28>
  404988:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40498a:	2201      	movs	r2, #1
  40498c:	604b      	str	r3, [r1, #4]
  40498e:	fa02 f303 	lsl.w	r3, r2, r3
  404992:	608b      	str	r3, [r1, #8]
  404994:	f001 fd64 	bl	406460 <_Bfree>
  404998:	2300      	movs	r3, #0
  40499a:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  40499e:	9805      	ldr	r0, [sp, #20]
  4049a0:	2800      	cmp	r0, #0
  4049a2:	da05      	bge.n	4049b0 <_dtoa_r+0x3a>
  4049a4:	2301      	movs	r3, #1
  4049a6:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  4049aa:	6023      	str	r3, [r4, #0]
  4049ac:	9105      	str	r1, [sp, #20]
  4049ae:	e001      	b.n	4049b4 <_dtoa_r+0x3e>
  4049b0:	2300      	movs	r3, #0
  4049b2:	6023      	str	r3, [r4, #0]
  4049b4:	9f05      	ldr	r7, [sp, #20]
  4049b6:	4a9c      	ldr	r2, [pc, #624]	; (404c28 <_dtoa_r+0x2b2>)
  4049b8:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  4049bc:	0d1b      	lsrs	r3, r3, #20
  4049be:	051b      	lsls	r3, r3, #20
  4049c0:	4293      	cmp	r3, r2
  4049c2:	d11d      	bne.n	404a00 <_dtoa_r+0x8a>
  4049c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4049c6:	f242 730f 	movw	r3, #9999	; 0x270f
  4049ca:	6013      	str	r3, [r2, #0]
  4049cc:	9b04      	ldr	r3, [sp, #16]
  4049ce:	b943      	cbnz	r3, 4049e2 <_dtoa_r+0x6c>
  4049d0:	4b96      	ldr	r3, [pc, #600]	; (404c2c <_dtoa_r+0x2b6>)
  4049d2:	4a97      	ldr	r2, [pc, #604]	; (404c30 <_dtoa_r+0x2ba>)
  4049d4:	f3c7 0013 	ubfx	r0, r7, #0, #20
  4049d8:	2800      	cmp	r0, #0
  4049da:	bf0c      	ite	eq
  4049dc:	4610      	moveq	r0, r2
  4049de:	4618      	movne	r0, r3
  4049e0:	e000      	b.n	4049e4 <_dtoa_r+0x6e>
  4049e2:	4892      	ldr	r0, [pc, #584]	; (404c2c <_dtoa_r+0x2b6>)
  4049e4:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4049e6:	2f00      	cmp	r7, #0
  4049e8:	f000 856f 	beq.w	4054ca <_dtoa_r+0xb54>
  4049ec:	78c3      	ldrb	r3, [r0, #3]
  4049ee:	b113      	cbz	r3, 4049f6 <_dtoa_r+0x80>
  4049f0:	f100 0308 	add.w	r3, r0, #8
  4049f4:	e000      	b.n	4049f8 <_dtoa_r+0x82>
  4049f6:	1cc3      	adds	r3, r0, #3
  4049f8:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4049fa:	603b      	str	r3, [r7, #0]
  4049fc:	f000 bd65 	b.w	4054ca <_dtoa_r+0xb54>
  404a00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404a04:	2200      	movs	r2, #0
  404a06:	4620      	mov	r0, r4
  404a08:	4629      	mov	r1, r5
  404a0a:	2300      	movs	r3, #0
  404a0c:	f003 f9ac 	bl	407d68 <__aeabi_dcmpeq>
  404a10:	4680      	mov	r8, r0
  404a12:	b158      	cbz	r0, 404a2c <_dtoa_r+0xb6>
  404a14:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a16:	2301      	movs	r3, #1
  404a18:	603b      	str	r3, [r7, #0]
  404a1a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  404a1c:	2f00      	cmp	r7, #0
  404a1e:	f000 8551 	beq.w	4054c4 <_dtoa_r+0xb4e>
  404a22:	4884      	ldr	r0, [pc, #528]	; (404c34 <_dtoa_r+0x2be>)
  404a24:	6038      	str	r0, [r7, #0]
  404a26:	3801      	subs	r0, #1
  404a28:	f000 bd4f 	b.w	4054ca <_dtoa_r+0xb54>
  404a2c:	ab19      	add	r3, sp, #100	; 0x64
  404a2e:	9300      	str	r3, [sp, #0]
  404a30:	ab18      	add	r3, sp, #96	; 0x60
  404a32:	9301      	str	r3, [sp, #4]
  404a34:	4650      	mov	r0, sl
  404a36:	4622      	mov	r2, r4
  404a38:	462b      	mov	r3, r5
  404a3a:	f002 f806 	bl	406a4a <__d2b>
  404a3e:	f3c7 560a 	ubfx	r6, r7, #20, #11
  404a42:	4683      	mov	fp, r0
  404a44:	b15e      	cbz	r6, 404a5e <_dtoa_r+0xe8>
  404a46:	f3c5 0313 	ubfx	r3, r5, #0, #20
  404a4a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404a4e:	4620      	mov	r0, r4
  404a50:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404a54:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  404a58:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  404a5c:	e01c      	b.n	404a98 <_dtoa_r+0x122>
  404a5e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404a60:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404a62:	441e      	add	r6, r3
  404a64:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404a68:	429e      	cmp	r6, r3
  404a6a:	db09      	blt.n	404a80 <_dtoa_r+0x10a>
  404a6c:	9904      	ldr	r1, [sp, #16]
  404a6e:	331f      	adds	r3, #31
  404a70:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404a74:	1b9b      	subs	r3, r3, r6
  404a76:	fa21 f000 	lsr.w	r0, r1, r0
  404a7a:	409f      	lsls	r7, r3
  404a7c:	4338      	orrs	r0, r7
  404a7e:	e004      	b.n	404a8a <_dtoa_r+0x114>
  404a80:	486d      	ldr	r0, [pc, #436]	; (404c38 <_dtoa_r+0x2c2>)
  404a82:	9a04      	ldr	r2, [sp, #16]
  404a84:	1b80      	subs	r0, r0, r6
  404a86:	fa02 f000 	lsl.w	r0, r2, r0
  404a8a:	f7fd fb4b 	bl	402124 <__aeabi_ui2d>
  404a8e:	2701      	movs	r7, #1
  404a90:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404a94:	3e01      	subs	r6, #1
  404a96:	9715      	str	r7, [sp, #84]	; 0x54
  404a98:	2200      	movs	r2, #0
  404a9a:	4b68      	ldr	r3, [pc, #416]	; (404c3c <_dtoa_r+0x2c6>)
  404a9c:	f7fd fa04 	bl	401ea8 <__aeabi_dsub>
  404aa0:	a35b      	add	r3, pc, #364	; (adr r3, 404c10 <_dtoa_r+0x29a>)
  404aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
  404aa6:	f7fd fbb3 	bl	402210 <__aeabi_dmul>
  404aaa:	a35b      	add	r3, pc, #364	; (adr r3, 404c18 <_dtoa_r+0x2a2>)
  404aac:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ab0:	f7fd f9fc 	bl	401eac <__adddf3>
  404ab4:	4604      	mov	r4, r0
  404ab6:	4630      	mov	r0, r6
  404ab8:	460d      	mov	r5, r1
  404aba:	f7fd fb43 	bl	402144 <__aeabi_i2d>
  404abe:	a358      	add	r3, pc, #352	; (adr r3, 404c20 <_dtoa_r+0x2aa>)
  404ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ac4:	f7fd fba4 	bl	402210 <__aeabi_dmul>
  404ac8:	4602      	mov	r2, r0
  404aca:	460b      	mov	r3, r1
  404acc:	4620      	mov	r0, r4
  404ace:	4629      	mov	r1, r5
  404ad0:	f7fd f9ec 	bl	401eac <__adddf3>
  404ad4:	4604      	mov	r4, r0
  404ad6:	460d      	mov	r5, r1
  404ad8:	f003 f978 	bl	407dcc <__aeabi_d2iz>
  404adc:	4629      	mov	r1, r5
  404ade:	4681      	mov	r9, r0
  404ae0:	2200      	movs	r2, #0
  404ae2:	4620      	mov	r0, r4
  404ae4:	2300      	movs	r3, #0
  404ae6:	f003 f949 	bl	407d7c <__aeabi_dcmplt>
  404aea:	b158      	cbz	r0, 404b04 <_dtoa_r+0x18e>
  404aec:	4648      	mov	r0, r9
  404aee:	f7fd fb29 	bl	402144 <__aeabi_i2d>
  404af2:	4602      	mov	r2, r0
  404af4:	460b      	mov	r3, r1
  404af6:	4620      	mov	r0, r4
  404af8:	4629      	mov	r1, r5
  404afa:	f003 f935 	bl	407d68 <__aeabi_dcmpeq>
  404afe:	b908      	cbnz	r0, 404b04 <_dtoa_r+0x18e>
  404b00:	f109 39ff 	add.w	r9, r9, #4294967295
  404b04:	f1b9 0f16 	cmp.w	r9, #22
  404b08:	d80d      	bhi.n	404b26 <_dtoa_r+0x1b0>
  404b0a:	4b4d      	ldr	r3, [pc, #308]	; (404c40 <_dtoa_r+0x2ca>)
  404b0c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404b10:	e9d3 0100 	ldrd	r0, r1, [r3]
  404b14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404b18:	f003 f94e 	bl	407db8 <__aeabi_dcmpgt>
  404b1c:	b130      	cbz	r0, 404b2c <_dtoa_r+0x1b6>
  404b1e:	f109 39ff 	add.w	r9, r9, #4294967295
  404b22:	2700      	movs	r7, #0
  404b24:	e000      	b.n	404b28 <_dtoa_r+0x1b2>
  404b26:	2701      	movs	r7, #1
  404b28:	9714      	str	r7, [sp, #80]	; 0x50
  404b2a:	e000      	b.n	404b2e <_dtoa_r+0x1b8>
  404b2c:	9014      	str	r0, [sp, #80]	; 0x50
  404b2e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404b30:	1b9e      	subs	r6, r3, r6
  404b32:	3e01      	subs	r6, #1
  404b34:	960a      	str	r6, [sp, #40]	; 0x28
  404b36:	d504      	bpl.n	404b42 <_dtoa_r+0x1cc>
  404b38:	4277      	negs	r7, r6
  404b3a:	9708      	str	r7, [sp, #32]
  404b3c:	2700      	movs	r7, #0
  404b3e:	970a      	str	r7, [sp, #40]	; 0x28
  404b40:	e001      	b.n	404b46 <_dtoa_r+0x1d0>
  404b42:	2700      	movs	r7, #0
  404b44:	9708      	str	r7, [sp, #32]
  404b46:	f1b9 0f00 	cmp.w	r9, #0
  404b4a:	db07      	blt.n	404b5c <_dtoa_r+0x1e6>
  404b4c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404b4e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  404b52:	444f      	add	r7, r9
  404b54:	970a      	str	r7, [sp, #40]	; 0x28
  404b56:	2700      	movs	r7, #0
  404b58:	970e      	str	r7, [sp, #56]	; 0x38
  404b5a:	e008      	b.n	404b6e <_dtoa_r+0x1f8>
  404b5c:	9f08      	ldr	r7, [sp, #32]
  404b5e:	ebc9 0707 	rsb	r7, r9, r7
  404b62:	9708      	str	r7, [sp, #32]
  404b64:	f1c9 0700 	rsb	r7, r9, #0
  404b68:	970e      	str	r7, [sp, #56]	; 0x38
  404b6a:	2700      	movs	r7, #0
  404b6c:	9711      	str	r7, [sp, #68]	; 0x44
  404b6e:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404b70:	2f09      	cmp	r7, #9
  404b72:	d829      	bhi.n	404bc8 <_dtoa_r+0x252>
  404b74:	2f05      	cmp	r7, #5
  404b76:	bfc4      	itt	gt
  404b78:	3f04      	subgt	r7, #4
  404b7a:	9724      	strgt	r7, [sp, #144]	; 0x90
  404b7c:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404b7e:	bfc8      	it	gt
  404b80:	2400      	movgt	r4, #0
  404b82:	f1a7 0302 	sub.w	r3, r7, #2
  404b86:	bfd8      	it	le
  404b88:	2401      	movle	r4, #1
  404b8a:	2b03      	cmp	r3, #3
  404b8c:	d821      	bhi.n	404bd2 <_dtoa_r+0x25c>
  404b8e:	e8df f003 	tbb	[pc, r3]
  404b92:	0f06      	.short	0x0f06
  404b94:	0402      	.short	0x0402
  404b96:	2701      	movs	r7, #1
  404b98:	e002      	b.n	404ba0 <_dtoa_r+0x22a>
  404b9a:	2701      	movs	r7, #1
  404b9c:	e009      	b.n	404bb2 <_dtoa_r+0x23c>
  404b9e:	2700      	movs	r7, #0
  404ba0:	970f      	str	r7, [sp, #60]	; 0x3c
  404ba2:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404ba4:	2f00      	cmp	r7, #0
  404ba6:	dd1e      	ble.n	404be6 <_dtoa_r+0x270>
  404ba8:	970b      	str	r7, [sp, #44]	; 0x2c
  404baa:	9707      	str	r7, [sp, #28]
  404bac:	463b      	mov	r3, r7
  404bae:	e01f      	b.n	404bf0 <_dtoa_r+0x27a>
  404bb0:	2700      	movs	r7, #0
  404bb2:	970f      	str	r7, [sp, #60]	; 0x3c
  404bb4:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404bb6:	444f      	add	r7, r9
  404bb8:	970b      	str	r7, [sp, #44]	; 0x2c
  404bba:	3701      	adds	r7, #1
  404bbc:	463b      	mov	r3, r7
  404bbe:	9707      	str	r7, [sp, #28]
  404bc0:	2b01      	cmp	r3, #1
  404bc2:	bfb8      	it	lt
  404bc4:	2301      	movlt	r3, #1
  404bc6:	e013      	b.n	404bf0 <_dtoa_r+0x27a>
  404bc8:	2401      	movs	r4, #1
  404bca:	2700      	movs	r7, #0
  404bcc:	9724      	str	r7, [sp, #144]	; 0x90
  404bce:	940f      	str	r4, [sp, #60]	; 0x3c
  404bd0:	e001      	b.n	404bd6 <_dtoa_r+0x260>
  404bd2:	2701      	movs	r7, #1
  404bd4:	970f      	str	r7, [sp, #60]	; 0x3c
  404bd6:	f04f 37ff 	mov.w	r7, #4294967295
  404bda:	970b      	str	r7, [sp, #44]	; 0x2c
  404bdc:	9707      	str	r7, [sp, #28]
  404bde:	2700      	movs	r7, #0
  404be0:	2312      	movs	r3, #18
  404be2:	9725      	str	r7, [sp, #148]	; 0x94
  404be4:	e004      	b.n	404bf0 <_dtoa_r+0x27a>
  404be6:	2701      	movs	r7, #1
  404be8:	970b      	str	r7, [sp, #44]	; 0x2c
  404bea:	9707      	str	r7, [sp, #28]
  404bec:	463b      	mov	r3, r7
  404bee:	9725      	str	r7, [sp, #148]	; 0x94
  404bf0:	2200      	movs	r2, #0
  404bf2:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  404bf6:	2204      	movs	r2, #4
  404bf8:	f102 0114 	add.w	r1, r2, #20
  404bfc:	4299      	cmp	r1, r3
  404bfe:	d821      	bhi.n	404c44 <_dtoa_r+0x2ce>
  404c00:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404c04:	0052      	lsls	r2, r2, #1
  404c06:	3101      	adds	r1, #1
  404c08:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  404c0c:	e7f4      	b.n	404bf8 <_dtoa_r+0x282>
  404c0e:	bf00      	nop
  404c10:	636f4361 	.word	0x636f4361
  404c14:	3fd287a7 	.word	0x3fd287a7
  404c18:	8b60c8b3 	.word	0x8b60c8b3
  404c1c:	3fc68a28 	.word	0x3fc68a28
  404c20:	509f79fb 	.word	0x509f79fb
  404c24:	3fd34413 	.word	0x3fd34413
  404c28:	7ff00000 	.word	0x7ff00000
  404c2c:	00408c91 	.word	0x00408c91
  404c30:	00408c88 	.word	0x00408c88
  404c34:	00408c67 	.word	0x00408c67
  404c38:	fffffbee 	.word	0xfffffbee
  404c3c:	3ff80000 	.word	0x3ff80000
  404c40:	00408cb0 	.word	0x00408cb0
  404c44:	4650      	mov	r0, sl
  404c46:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404c4a:	f001 fbe3 	bl	406414 <_Balloc>
  404c4e:	9f07      	ldr	r7, [sp, #28]
  404c50:	9009      	str	r0, [sp, #36]	; 0x24
  404c52:	2f0e      	cmp	r7, #14
  404c54:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  404c58:	f200 816a 	bhi.w	404f30 <_dtoa_r+0x5ba>
  404c5c:	2c00      	cmp	r4, #0
  404c5e:	f000 8167 	beq.w	404f30 <_dtoa_r+0x5ba>
  404c62:	f1b9 0f00 	cmp.w	r9, #0
  404c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404c6a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404c6e:	dd31      	ble.n	404cd4 <_dtoa_r+0x35e>
  404c70:	4a80      	ldr	r2, [pc, #512]	; (404e74 <_dtoa_r+0x4fe>)
  404c72:	f009 030f 	and.w	r3, r9, #15
  404c76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404c7a:	ea4f 1429 	mov.w	r4, r9, asr #4
  404c7e:	e9d3 0100 	ldrd	r0, r1, [r3]
  404c82:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404c86:	06e0      	lsls	r0, r4, #27
  404c88:	d50c      	bpl.n	404ca4 <_dtoa_r+0x32e>
  404c8a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404c8e:	4b7a      	ldr	r3, [pc, #488]	; (404e78 <_dtoa_r+0x502>)
  404c90:	f004 040f 	and.w	r4, r4, #15
  404c94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404c98:	f7fd fbe4 	bl	402464 <__aeabi_ddiv>
  404c9c:	2703      	movs	r7, #3
  404c9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404ca2:	e000      	b.n	404ca6 <_dtoa_r+0x330>
  404ca4:	2702      	movs	r7, #2
  404ca6:	4d74      	ldr	r5, [pc, #464]	; (404e78 <_dtoa_r+0x502>)
  404ca8:	b16c      	cbz	r4, 404cc6 <_dtoa_r+0x350>
  404caa:	07e1      	lsls	r1, r4, #31
  404cac:	d508      	bpl.n	404cc0 <_dtoa_r+0x34a>
  404cae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404cb2:	e9d5 2300 	ldrd	r2, r3, [r5]
  404cb6:	f7fd faab 	bl	402210 <__aeabi_dmul>
  404cba:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404cbe:	3701      	adds	r7, #1
  404cc0:	1064      	asrs	r4, r4, #1
  404cc2:	3508      	adds	r5, #8
  404cc4:	e7f0      	b.n	404ca8 <_dtoa_r+0x332>
  404cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404cca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  404cce:	f7fd fbc9 	bl	402464 <__aeabi_ddiv>
  404cd2:	e01b      	b.n	404d0c <_dtoa_r+0x396>
  404cd4:	f1c9 0400 	rsb	r4, r9, #0
  404cd8:	b1dc      	cbz	r4, 404d12 <_dtoa_r+0x39c>
  404cda:	4b66      	ldr	r3, [pc, #408]	; (404e74 <_dtoa_r+0x4fe>)
  404cdc:	f004 020f 	and.w	r2, r4, #15
  404ce0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404ce4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
  404cec:	f7fd fa90 	bl	402210 <__aeabi_dmul>
  404cf0:	4d61      	ldr	r5, [pc, #388]	; (404e78 <_dtoa_r+0x502>)
  404cf2:	1124      	asrs	r4, r4, #4
  404cf4:	2702      	movs	r7, #2
  404cf6:	b14c      	cbz	r4, 404d0c <_dtoa_r+0x396>
  404cf8:	07e2      	lsls	r2, r4, #31
  404cfa:	d504      	bpl.n	404d06 <_dtoa_r+0x390>
  404cfc:	e9d5 2300 	ldrd	r2, r3, [r5]
  404d00:	3701      	adds	r7, #1
  404d02:	f7fd fa85 	bl	402210 <__aeabi_dmul>
  404d06:	1064      	asrs	r4, r4, #1
  404d08:	3508      	adds	r5, #8
  404d0a:	e7f4      	b.n	404cf6 <_dtoa_r+0x380>
  404d0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404d10:	e000      	b.n	404d14 <_dtoa_r+0x39e>
  404d12:	2702      	movs	r7, #2
  404d14:	9914      	ldr	r1, [sp, #80]	; 0x50
  404d16:	b1e9      	cbz	r1, 404d54 <_dtoa_r+0x3de>
  404d18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404d1c:	2200      	movs	r2, #0
  404d1e:	4620      	mov	r0, r4
  404d20:	4629      	mov	r1, r5
  404d22:	4b56      	ldr	r3, [pc, #344]	; (404e7c <_dtoa_r+0x506>)
  404d24:	f003 f82a 	bl	407d7c <__aeabi_dcmplt>
  404d28:	b1c8      	cbz	r0, 404d5e <_dtoa_r+0x3e8>
  404d2a:	9a07      	ldr	r2, [sp, #28]
  404d2c:	b1e2      	cbz	r2, 404d68 <_dtoa_r+0x3f2>
  404d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404d30:	2b00      	cmp	r3, #0
  404d32:	f340 80f9 	ble.w	404f28 <_dtoa_r+0x5b2>
  404d36:	f109 30ff 	add.w	r0, r9, #4294967295
  404d3a:	9010      	str	r0, [sp, #64]	; 0x40
  404d3c:	4629      	mov	r1, r5
  404d3e:	4620      	mov	r0, r4
  404d40:	2200      	movs	r2, #0
  404d42:	4b4f      	ldr	r3, [pc, #316]	; (404e80 <_dtoa_r+0x50a>)
  404d44:	f7fd fa64 	bl	402210 <__aeabi_dmul>
  404d48:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d4e:	3701      	adds	r7, #1
  404d50:	910c      	str	r1, [sp, #48]	; 0x30
  404d52:	e00d      	b.n	404d70 <_dtoa_r+0x3fa>
  404d54:	9a07      	ldr	r2, [sp, #28]
  404d56:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404d5a:	920c      	str	r2, [sp, #48]	; 0x30
  404d5c:	e008      	b.n	404d70 <_dtoa_r+0x3fa>
  404d5e:	9b07      	ldr	r3, [sp, #28]
  404d60:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404d64:	930c      	str	r3, [sp, #48]	; 0x30
  404d66:	e003      	b.n	404d70 <_dtoa_r+0x3fa>
  404d68:	9807      	ldr	r0, [sp, #28]
  404d6a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404d6e:	900c      	str	r0, [sp, #48]	; 0x30
  404d70:	4638      	mov	r0, r7
  404d72:	f7fd f9e7 	bl	402144 <__aeabi_i2d>
  404d76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404d7a:	f7fd fa49 	bl	402210 <__aeabi_dmul>
  404d7e:	2200      	movs	r2, #0
  404d80:	4b40      	ldr	r3, [pc, #256]	; (404e84 <_dtoa_r+0x50e>)
  404d82:	f7fd f893 	bl	401eac <__adddf3>
  404d86:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404d88:	4604      	mov	r4, r0
  404d8a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404d8e:	b9cf      	cbnz	r7, 404dc4 <_dtoa_r+0x44e>
  404d90:	2200      	movs	r2, #0
  404d92:	4b3d      	ldr	r3, [pc, #244]	; (404e88 <_dtoa_r+0x512>)
  404d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404d98:	f7fd f886 	bl	401ea8 <__aeabi_dsub>
  404d9c:	4622      	mov	r2, r4
  404d9e:	462b      	mov	r3, r5
  404da0:	4606      	mov	r6, r0
  404da2:	460f      	mov	r7, r1
  404da4:	f003 f808 	bl	407db8 <__aeabi_dcmpgt>
  404da8:	2800      	cmp	r0, #0
  404daa:	f040 8252 	bne.w	405252 <_dtoa_r+0x8dc>
  404dae:	4622      	mov	r2, r4
  404db0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404db4:	4630      	mov	r0, r6
  404db6:	4639      	mov	r1, r7
  404db8:	f002 ffe0 	bl	407d7c <__aeabi_dcmplt>
  404dbc:	2800      	cmp	r0, #0
  404dbe:	f040 823e 	bne.w	40523e <_dtoa_r+0x8c8>
  404dc2:	e0b1      	b.n	404f28 <_dtoa_r+0x5b2>
  404dc4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404dc6:	4b2b      	ldr	r3, [pc, #172]	; (404e74 <_dtoa_r+0x4fe>)
  404dc8:	1e7a      	subs	r2, r7, #1
  404dca:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404dcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404dd0:	2f00      	cmp	r7, #0
  404dd2:	d05d      	beq.n	404e90 <_dtoa_r+0x51a>
  404dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404dd8:	2000      	movs	r0, #0
  404dda:	492c      	ldr	r1, [pc, #176]	; (404e8c <_dtoa_r+0x516>)
  404ddc:	f7fd fb42 	bl	402464 <__aeabi_ddiv>
  404de0:	4622      	mov	r2, r4
  404de2:	462b      	mov	r3, r5
  404de4:	f7fd f860 	bl	401ea8 <__aeabi_dsub>
  404de8:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404dec:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404df0:	4604      	mov	r4, r0
  404df2:	460d      	mov	r5, r1
  404df4:	4639      	mov	r1, r7
  404df6:	4630      	mov	r0, r6
  404df8:	f002 ffe8 	bl	407dcc <__aeabi_d2iz>
  404dfc:	9002      	str	r0, [sp, #8]
  404dfe:	f7fd f9a1 	bl	402144 <__aeabi_i2d>
  404e02:	4602      	mov	r2, r0
  404e04:	460b      	mov	r3, r1
  404e06:	4630      	mov	r0, r6
  404e08:	4639      	mov	r1, r7
  404e0a:	f7fd f84d 	bl	401ea8 <__aeabi_dsub>
  404e0e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404e12:	4622      	mov	r2, r4
  404e14:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  404e18:	f808 3b01 	strb.w	r3, [r8], #1
  404e1c:	462b      	mov	r3, r5
  404e1e:	4606      	mov	r6, r0
  404e20:	460f      	mov	r7, r1
  404e22:	f002 ffab 	bl	407d7c <__aeabi_dcmplt>
  404e26:	2800      	cmp	r0, #0
  404e28:	f040 833a 	bne.w	4054a0 <_dtoa_r+0xb2a>
  404e2c:	4632      	mov	r2, r6
  404e2e:	463b      	mov	r3, r7
  404e30:	2000      	movs	r0, #0
  404e32:	4912      	ldr	r1, [pc, #72]	; (404e7c <_dtoa_r+0x506>)
  404e34:	f7fd f838 	bl	401ea8 <__aeabi_dsub>
  404e38:	4622      	mov	r2, r4
  404e3a:	462b      	mov	r3, r5
  404e3c:	f002 ff9e 	bl	407d7c <__aeabi_dcmplt>
  404e40:	2800      	cmp	r0, #0
  404e42:	f040 80d4 	bne.w	404fee <_dtoa_r+0x678>
  404e46:	9809      	ldr	r0, [sp, #36]	; 0x24
  404e48:	990c      	ldr	r1, [sp, #48]	; 0x30
  404e4a:	ebc0 0308 	rsb	r3, r0, r8
  404e4e:	428b      	cmp	r3, r1
  404e50:	da6a      	bge.n	404f28 <_dtoa_r+0x5b2>
  404e52:	4620      	mov	r0, r4
  404e54:	4629      	mov	r1, r5
  404e56:	2200      	movs	r2, #0
  404e58:	4b09      	ldr	r3, [pc, #36]	; (404e80 <_dtoa_r+0x50a>)
  404e5a:	f7fd f9d9 	bl	402210 <__aeabi_dmul>
  404e5e:	2200      	movs	r2, #0
  404e60:	4604      	mov	r4, r0
  404e62:	460d      	mov	r5, r1
  404e64:	4630      	mov	r0, r6
  404e66:	4639      	mov	r1, r7
  404e68:	4b05      	ldr	r3, [pc, #20]	; (404e80 <_dtoa_r+0x50a>)
  404e6a:	f7fd f9d1 	bl	402210 <__aeabi_dmul>
  404e6e:	4606      	mov	r6, r0
  404e70:	460f      	mov	r7, r1
  404e72:	e7bf      	b.n	404df4 <_dtoa_r+0x47e>
  404e74:	00408cb0 	.word	0x00408cb0
  404e78:	00408da0 	.word	0x00408da0
  404e7c:	3ff00000 	.word	0x3ff00000
  404e80:	40240000 	.word	0x40240000
  404e84:	401c0000 	.word	0x401c0000
  404e88:	40140000 	.word	0x40140000
  404e8c:	3fe00000 	.word	0x3fe00000
  404e90:	4622      	mov	r2, r4
  404e92:	e9d3 0100 	ldrd	r0, r1, [r3]
  404e96:	462b      	mov	r3, r5
  404e98:	f7fd f9ba 	bl	402210 <__aeabi_dmul>
  404e9c:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404ea0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404ea6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404eaa:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404eac:	4490      	add	r8, r2
  404eae:	4639      	mov	r1, r7
  404eb0:	4630      	mov	r0, r6
  404eb2:	f002 ff8b 	bl	407dcc <__aeabi_d2iz>
  404eb6:	4605      	mov	r5, r0
  404eb8:	f7fd f944 	bl	402144 <__aeabi_i2d>
  404ebc:	4602      	mov	r2, r0
  404ebe:	460b      	mov	r3, r1
  404ec0:	4630      	mov	r0, r6
  404ec2:	4639      	mov	r1, r7
  404ec4:	f7fc fff0 	bl	401ea8 <__aeabi_dsub>
  404ec8:	3530      	adds	r5, #48	; 0x30
  404eca:	f804 5b01 	strb.w	r5, [r4], #1
  404ece:	4544      	cmp	r4, r8
  404ed0:	4606      	mov	r6, r0
  404ed2:	460f      	mov	r7, r1
  404ed4:	d121      	bne.n	404f1a <_dtoa_r+0x5a4>
  404ed6:	2200      	movs	r2, #0
  404ed8:	4b87      	ldr	r3, [pc, #540]	; (4050f8 <_dtoa_r+0x782>)
  404eda:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404ede:	f7fc ffe5 	bl	401eac <__adddf3>
  404ee2:	4602      	mov	r2, r0
  404ee4:	460b      	mov	r3, r1
  404ee6:	4630      	mov	r0, r6
  404ee8:	4639      	mov	r1, r7
  404eea:	f002 ff65 	bl	407db8 <__aeabi_dcmpgt>
  404eee:	2800      	cmp	r0, #0
  404ef0:	d17d      	bne.n	404fee <_dtoa_r+0x678>
  404ef2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404ef6:	2000      	movs	r0, #0
  404ef8:	497f      	ldr	r1, [pc, #508]	; (4050f8 <_dtoa_r+0x782>)
  404efa:	f7fc ffd5 	bl	401ea8 <__aeabi_dsub>
  404efe:	4602      	mov	r2, r0
  404f00:	460b      	mov	r3, r1
  404f02:	4630      	mov	r0, r6
  404f04:	4639      	mov	r1, r7
  404f06:	f002 ff39 	bl	407d7c <__aeabi_dcmplt>
  404f0a:	b168      	cbz	r0, 404f28 <_dtoa_r+0x5b2>
  404f0c:	46a0      	mov	r8, r4
  404f0e:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  404f12:	3c01      	subs	r4, #1
  404f14:	2b30      	cmp	r3, #48	; 0x30
  404f16:	d0f9      	beq.n	404f0c <_dtoa_r+0x596>
  404f18:	e2c2      	b.n	4054a0 <_dtoa_r+0xb2a>
  404f1a:	2200      	movs	r2, #0
  404f1c:	4b77      	ldr	r3, [pc, #476]	; (4050fc <_dtoa_r+0x786>)
  404f1e:	f7fd f977 	bl	402210 <__aeabi_dmul>
  404f22:	4606      	mov	r6, r0
  404f24:	460f      	mov	r7, r1
  404f26:	e7c2      	b.n	404eae <_dtoa_r+0x538>
  404f28:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404f2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404f30:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404f32:	2b00      	cmp	r3, #0
  404f34:	db7c      	blt.n	405030 <_dtoa_r+0x6ba>
  404f36:	f1b9 0f0e 	cmp.w	r9, #14
  404f3a:	dc79      	bgt.n	405030 <_dtoa_r+0x6ba>
  404f3c:	4b70      	ldr	r3, [pc, #448]	; (405100 <_dtoa_r+0x78a>)
  404f3e:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404f40:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404f44:	2f00      	cmp	r7, #0
  404f46:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f4a:	da14      	bge.n	404f76 <_dtoa_r+0x600>
  404f4c:	9f07      	ldr	r7, [sp, #28]
  404f4e:	2f00      	cmp	r7, #0
  404f50:	dc11      	bgt.n	404f76 <_dtoa_r+0x600>
  404f52:	f040 8176 	bne.w	405242 <_dtoa_r+0x8cc>
  404f56:	4620      	mov	r0, r4
  404f58:	4629      	mov	r1, r5
  404f5a:	2200      	movs	r2, #0
  404f5c:	4b69      	ldr	r3, [pc, #420]	; (405104 <_dtoa_r+0x78e>)
  404f5e:	f7fd f957 	bl	402210 <__aeabi_dmul>
  404f62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404f66:	f002 ff1d 	bl	407da4 <__aeabi_dcmpge>
  404f6a:	9d07      	ldr	r5, [sp, #28]
  404f6c:	462c      	mov	r4, r5
  404f6e:	2800      	cmp	r0, #0
  404f70:	f040 8169 	bne.w	405246 <_dtoa_r+0x8d0>
  404f74:	e171      	b.n	40525a <_dtoa_r+0x8e4>
  404f76:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404f7a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404f7e:	4622      	mov	r2, r4
  404f80:	462b      	mov	r3, r5
  404f82:	4630      	mov	r0, r6
  404f84:	4639      	mov	r1, r7
  404f86:	f7fd fa6d 	bl	402464 <__aeabi_ddiv>
  404f8a:	f002 ff1f 	bl	407dcc <__aeabi_d2iz>
  404f8e:	9004      	str	r0, [sp, #16]
  404f90:	f7fd f8d8 	bl	402144 <__aeabi_i2d>
  404f94:	4622      	mov	r2, r4
  404f96:	462b      	mov	r3, r5
  404f98:	f7fd f93a 	bl	402210 <__aeabi_dmul>
  404f9c:	4602      	mov	r2, r0
  404f9e:	460b      	mov	r3, r1
  404fa0:	4630      	mov	r0, r6
  404fa2:	4639      	mov	r1, r7
  404fa4:	f7fc ff80 	bl	401ea8 <__aeabi_dsub>
  404fa8:	9f04      	ldr	r7, [sp, #16]
  404faa:	4602      	mov	r2, r0
  404fac:	f107 0630 	add.w	r6, r7, #48	; 0x30
  404fb0:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404fb2:	f808 6b01 	strb.w	r6, [r8], #1
  404fb6:	ebc7 0608 	rsb	r6, r7, r8
  404fba:	9f07      	ldr	r7, [sp, #28]
  404fbc:	460b      	mov	r3, r1
  404fbe:	42be      	cmp	r6, r7
  404fc0:	d129      	bne.n	405016 <_dtoa_r+0x6a0>
  404fc2:	f7fc ff73 	bl	401eac <__adddf3>
  404fc6:	4622      	mov	r2, r4
  404fc8:	462b      	mov	r3, r5
  404fca:	4606      	mov	r6, r0
  404fcc:	460f      	mov	r7, r1
  404fce:	f002 fef3 	bl	407db8 <__aeabi_dcmpgt>
  404fd2:	b970      	cbnz	r0, 404ff2 <_dtoa_r+0x67c>
  404fd4:	4630      	mov	r0, r6
  404fd6:	4639      	mov	r1, r7
  404fd8:	4622      	mov	r2, r4
  404fda:	462b      	mov	r3, r5
  404fdc:	f002 fec4 	bl	407d68 <__aeabi_dcmpeq>
  404fe0:	2800      	cmp	r0, #0
  404fe2:	f000 825f 	beq.w	4054a4 <_dtoa_r+0xb2e>
  404fe6:	9f04      	ldr	r7, [sp, #16]
  404fe8:	07fb      	lsls	r3, r7, #31
  404fea:	d402      	bmi.n	404ff2 <_dtoa_r+0x67c>
  404fec:	e25a      	b.n	4054a4 <_dtoa_r+0xb2e>
  404fee:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404ff2:	4643      	mov	r3, r8
  404ff4:	4698      	mov	r8, r3
  404ff6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  404ffa:	3b01      	subs	r3, #1
  404ffc:	2a39      	cmp	r2, #57	; 0x39
  404ffe:	d106      	bne.n	40500e <_dtoa_r+0x698>
  405000:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405002:	429f      	cmp	r7, r3
  405004:	d1f6      	bne.n	404ff4 <_dtoa_r+0x67e>
  405006:	2230      	movs	r2, #48	; 0x30
  405008:	f109 0901 	add.w	r9, r9, #1
  40500c:	703a      	strb	r2, [r7, #0]
  40500e:	781a      	ldrb	r2, [r3, #0]
  405010:	3201      	adds	r2, #1
  405012:	701a      	strb	r2, [r3, #0]
  405014:	e246      	b.n	4054a4 <_dtoa_r+0xb2e>
  405016:	2200      	movs	r2, #0
  405018:	4b38      	ldr	r3, [pc, #224]	; (4050fc <_dtoa_r+0x786>)
  40501a:	f7fd f8f9 	bl	402210 <__aeabi_dmul>
  40501e:	2200      	movs	r2, #0
  405020:	2300      	movs	r3, #0
  405022:	4606      	mov	r6, r0
  405024:	460f      	mov	r7, r1
  405026:	f002 fe9f 	bl	407d68 <__aeabi_dcmpeq>
  40502a:	2800      	cmp	r0, #0
  40502c:	d0a7      	beq.n	404f7e <_dtoa_r+0x608>
  40502e:	e239      	b.n	4054a4 <_dtoa_r+0xb2e>
  405030:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  405032:	2f00      	cmp	r7, #0
  405034:	d030      	beq.n	405098 <_dtoa_r+0x722>
  405036:	9f24      	ldr	r7, [sp, #144]	; 0x90
  405038:	2f01      	cmp	r7, #1
  40503a:	dc0a      	bgt.n	405052 <_dtoa_r+0x6dc>
  40503c:	9f15      	ldr	r7, [sp, #84]	; 0x54
  40503e:	b117      	cbz	r7, 405046 <_dtoa_r+0x6d0>
  405040:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405044:	e002      	b.n	40504c <_dtoa_r+0x6d6>
  405046:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405048:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40504c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40504e:	9e08      	ldr	r6, [sp, #32]
  405050:	e016      	b.n	405080 <_dtoa_r+0x70a>
  405052:	9f07      	ldr	r7, [sp, #28]
  405054:	1e7d      	subs	r5, r7, #1
  405056:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405058:	42af      	cmp	r7, r5
  40505a:	db01      	blt.n	405060 <_dtoa_r+0x6ea>
  40505c:	1b7d      	subs	r5, r7, r5
  40505e:	e006      	b.n	40506e <_dtoa_r+0x6f8>
  405060:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  405062:	950e      	str	r5, [sp, #56]	; 0x38
  405064:	1beb      	subs	r3, r5, r7
  405066:	9f11      	ldr	r7, [sp, #68]	; 0x44
  405068:	2500      	movs	r5, #0
  40506a:	441f      	add	r7, r3
  40506c:	9711      	str	r7, [sp, #68]	; 0x44
  40506e:	9f07      	ldr	r7, [sp, #28]
  405070:	2f00      	cmp	r7, #0
  405072:	da03      	bge.n	40507c <_dtoa_r+0x706>
  405074:	9808      	ldr	r0, [sp, #32]
  405076:	2300      	movs	r3, #0
  405078:	1bc6      	subs	r6, r0, r7
  40507a:	e001      	b.n	405080 <_dtoa_r+0x70a>
  40507c:	9e08      	ldr	r6, [sp, #32]
  40507e:	9b07      	ldr	r3, [sp, #28]
  405080:	9f08      	ldr	r7, [sp, #32]
  405082:	4650      	mov	r0, sl
  405084:	441f      	add	r7, r3
  405086:	9708      	str	r7, [sp, #32]
  405088:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40508a:	2101      	movs	r1, #1
  40508c:	441f      	add	r7, r3
  40508e:	970a      	str	r7, [sp, #40]	; 0x28
  405090:	f001 fab8 	bl	406604 <__i2b>
  405094:	4604      	mov	r4, r0
  405096:	e002      	b.n	40509e <_dtoa_r+0x728>
  405098:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40509a:	9e08      	ldr	r6, [sp, #32]
  40509c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40509e:	b16e      	cbz	r6, 4050bc <_dtoa_r+0x746>
  4050a0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4050a2:	2f00      	cmp	r7, #0
  4050a4:	dd0a      	ble.n	4050bc <_dtoa_r+0x746>
  4050a6:	463b      	mov	r3, r7
  4050a8:	9f08      	ldr	r7, [sp, #32]
  4050aa:	42b3      	cmp	r3, r6
  4050ac:	bfa8      	it	ge
  4050ae:	4633      	movge	r3, r6
  4050b0:	1aff      	subs	r7, r7, r3
  4050b2:	9708      	str	r7, [sp, #32]
  4050b4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4050b6:	1af6      	subs	r6, r6, r3
  4050b8:	1aff      	subs	r7, r7, r3
  4050ba:	970a      	str	r7, [sp, #40]	; 0x28
  4050bc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4050be:	2f00      	cmp	r7, #0
  4050c0:	dd28      	ble.n	405114 <_dtoa_r+0x79e>
  4050c2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4050c4:	b307      	cbz	r7, 405108 <_dtoa_r+0x792>
  4050c6:	2d00      	cmp	r5, #0
  4050c8:	dd10      	ble.n	4050ec <_dtoa_r+0x776>
  4050ca:	4621      	mov	r1, r4
  4050cc:	462a      	mov	r2, r5
  4050ce:	4650      	mov	r0, sl
  4050d0:	f001 fb39 	bl	406746 <__pow5mult>
  4050d4:	4604      	mov	r4, r0
  4050d6:	465a      	mov	r2, fp
  4050d8:	4621      	mov	r1, r4
  4050da:	4650      	mov	r0, sl
  4050dc:	f001 fa9b 	bl	406616 <__multiply>
  4050e0:	4659      	mov	r1, fp
  4050e2:	4607      	mov	r7, r0
  4050e4:	4650      	mov	r0, sl
  4050e6:	f001 f9bb 	bl	406460 <_Bfree>
  4050ea:	46bb      	mov	fp, r7
  4050ec:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4050ee:	1b7a      	subs	r2, r7, r5
  4050f0:	d010      	beq.n	405114 <_dtoa_r+0x79e>
  4050f2:	4650      	mov	r0, sl
  4050f4:	4659      	mov	r1, fp
  4050f6:	e00a      	b.n	40510e <_dtoa_r+0x798>
  4050f8:	3fe00000 	.word	0x3fe00000
  4050fc:	40240000 	.word	0x40240000
  405100:	00408cb0 	.word	0x00408cb0
  405104:	40140000 	.word	0x40140000
  405108:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40510a:	4650      	mov	r0, sl
  40510c:	4659      	mov	r1, fp
  40510e:	f001 fb1a 	bl	406746 <__pow5mult>
  405112:	4683      	mov	fp, r0
  405114:	4650      	mov	r0, sl
  405116:	2101      	movs	r1, #1
  405118:	f001 fa74 	bl	406604 <__i2b>
  40511c:	9f11      	ldr	r7, [sp, #68]	; 0x44
  40511e:	4605      	mov	r5, r0
  405120:	2f00      	cmp	r7, #0
  405122:	dd05      	ble.n	405130 <_dtoa_r+0x7ba>
  405124:	4629      	mov	r1, r5
  405126:	4650      	mov	r0, sl
  405128:	463a      	mov	r2, r7
  40512a:	f001 fb0c 	bl	406746 <__pow5mult>
  40512e:	4605      	mov	r5, r0
  405130:	9f24      	ldr	r7, [sp, #144]	; 0x90
  405132:	2f01      	cmp	r7, #1
  405134:	dc12      	bgt.n	40515c <_dtoa_r+0x7e6>
  405136:	9804      	ldr	r0, [sp, #16]
  405138:	b980      	cbnz	r0, 40515c <_dtoa_r+0x7e6>
  40513a:	9905      	ldr	r1, [sp, #20]
  40513c:	f3c1 0313 	ubfx	r3, r1, #0, #20
  405140:	b973      	cbnz	r3, 405160 <_dtoa_r+0x7ea>
  405142:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  405146:	0d3f      	lsrs	r7, r7, #20
  405148:	053f      	lsls	r7, r7, #20
  40514a:	b157      	cbz	r7, 405162 <_dtoa_r+0x7ec>
  40514c:	9f08      	ldr	r7, [sp, #32]
  40514e:	3701      	adds	r7, #1
  405150:	9708      	str	r7, [sp, #32]
  405152:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405154:	3701      	adds	r7, #1
  405156:	970a      	str	r7, [sp, #40]	; 0x28
  405158:	2701      	movs	r7, #1
  40515a:	e002      	b.n	405162 <_dtoa_r+0x7ec>
  40515c:	2700      	movs	r7, #0
  40515e:	e000      	b.n	405162 <_dtoa_r+0x7ec>
  405160:	9f04      	ldr	r7, [sp, #16]
  405162:	9811      	ldr	r0, [sp, #68]	; 0x44
  405164:	b140      	cbz	r0, 405178 <_dtoa_r+0x802>
  405166:	692b      	ldr	r3, [r5, #16]
  405168:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  40516c:	6918      	ldr	r0, [r3, #16]
  40516e:	f001 f9fc 	bl	40656a <__hi0bits>
  405172:	f1c0 0020 	rsb	r0, r0, #32
  405176:	e000      	b.n	40517a <_dtoa_r+0x804>
  405178:	2001      	movs	r0, #1
  40517a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40517c:	4403      	add	r3, r0
  40517e:	f013 031f 	ands.w	r3, r3, #31
  405182:	d00f      	beq.n	4051a4 <_dtoa_r+0x82e>
  405184:	f1c3 0220 	rsb	r2, r3, #32
  405188:	2a04      	cmp	r2, #4
  40518a:	dd09      	ble.n	4051a0 <_dtoa_r+0x82a>
  40518c:	9908      	ldr	r1, [sp, #32]
  40518e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405190:	f1c3 031c 	rsb	r3, r3, #28
  405194:	4419      	add	r1, r3
  405196:	441a      	add	r2, r3
  405198:	9108      	str	r1, [sp, #32]
  40519a:	441e      	add	r6, r3
  40519c:	920a      	str	r2, [sp, #40]	; 0x28
  40519e:	e009      	b.n	4051b4 <_dtoa_r+0x83e>
  4051a0:	d008      	beq.n	4051b4 <_dtoa_r+0x83e>
  4051a2:	4613      	mov	r3, r2
  4051a4:	9808      	ldr	r0, [sp, #32]
  4051a6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4051a8:	331c      	adds	r3, #28
  4051aa:	4418      	add	r0, r3
  4051ac:	4419      	add	r1, r3
  4051ae:	9008      	str	r0, [sp, #32]
  4051b0:	441e      	add	r6, r3
  4051b2:	910a      	str	r1, [sp, #40]	; 0x28
  4051b4:	9a08      	ldr	r2, [sp, #32]
  4051b6:	2a00      	cmp	r2, #0
  4051b8:	dd04      	ble.n	4051c4 <_dtoa_r+0x84e>
  4051ba:	4659      	mov	r1, fp
  4051bc:	4650      	mov	r0, sl
  4051be:	f001 fb01 	bl	4067c4 <__lshift>
  4051c2:	4683      	mov	fp, r0
  4051c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051c6:	2b00      	cmp	r3, #0
  4051c8:	dd05      	ble.n	4051d6 <_dtoa_r+0x860>
  4051ca:	4629      	mov	r1, r5
  4051cc:	4650      	mov	r0, sl
  4051ce:	461a      	mov	r2, r3
  4051d0:	f001 faf8 	bl	4067c4 <__lshift>
  4051d4:	4605      	mov	r5, r0
  4051d6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4051d8:	b1e0      	cbz	r0, 405214 <_dtoa_r+0x89e>
  4051da:	4658      	mov	r0, fp
  4051dc:	4629      	mov	r1, r5
  4051de:	f001 fb44 	bl	40686a <__mcmp>
  4051e2:	2800      	cmp	r0, #0
  4051e4:	da16      	bge.n	405214 <_dtoa_r+0x89e>
  4051e6:	4659      	mov	r1, fp
  4051e8:	4650      	mov	r0, sl
  4051ea:	220a      	movs	r2, #10
  4051ec:	2300      	movs	r3, #0
  4051ee:	f001 f940 	bl	406472 <__multadd>
  4051f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4051f4:	f109 39ff 	add.w	r9, r9, #4294967295
  4051f8:	4683      	mov	fp, r0
  4051fa:	b149      	cbz	r1, 405210 <_dtoa_r+0x89a>
  4051fc:	4621      	mov	r1, r4
  4051fe:	220a      	movs	r2, #10
  405200:	4650      	mov	r0, sl
  405202:	2300      	movs	r3, #0
  405204:	f001 f935 	bl	406472 <__multadd>
  405208:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40520a:	4604      	mov	r4, r0
  40520c:	9207      	str	r2, [sp, #28]
  40520e:	e001      	b.n	405214 <_dtoa_r+0x89e>
  405210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405212:	9307      	str	r3, [sp, #28]
  405214:	9807      	ldr	r0, [sp, #28]
  405216:	2800      	cmp	r0, #0
  405218:	dc29      	bgt.n	40526e <_dtoa_r+0x8f8>
  40521a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40521c:	2902      	cmp	r1, #2
  40521e:	dd26      	ble.n	40526e <_dtoa_r+0x8f8>
  405220:	b988      	cbnz	r0, 405246 <_dtoa_r+0x8d0>
  405222:	4629      	mov	r1, r5
  405224:	2205      	movs	r2, #5
  405226:	9b07      	ldr	r3, [sp, #28]
  405228:	4650      	mov	r0, sl
  40522a:	f001 f922 	bl	406472 <__multadd>
  40522e:	4605      	mov	r5, r0
  405230:	4629      	mov	r1, r5
  405232:	4658      	mov	r0, fp
  405234:	f001 fb19 	bl	40686a <__mcmp>
  405238:	2800      	cmp	r0, #0
  40523a:	dc0e      	bgt.n	40525a <_dtoa_r+0x8e4>
  40523c:	e003      	b.n	405246 <_dtoa_r+0x8d0>
  40523e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405240:	e000      	b.n	405244 <_dtoa_r+0x8ce>
  405242:	2500      	movs	r5, #0
  405244:	462c      	mov	r4, r5
  405246:	9f25      	ldr	r7, [sp, #148]	; 0x94
  405248:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40524c:	ea6f 0907 	mvn.w	r9, r7
  405250:	e00a      	b.n	405268 <_dtoa_r+0x8f2>
  405252:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405254:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  405258:	462c      	mov	r4, r5
  40525a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40525c:	2331      	movs	r3, #49	; 0x31
  40525e:	f107 0801 	add.w	r8, r7, #1
  405262:	703b      	strb	r3, [r7, #0]
  405264:	f109 0901 	add.w	r9, r9, #1
  405268:	4627      	mov	r7, r4
  40526a:	2400      	movs	r4, #0
  40526c:	e107      	b.n	40547e <_dtoa_r+0xb08>
  40526e:	980f      	ldr	r0, [sp, #60]	; 0x3c
  405270:	2800      	cmp	r0, #0
  405272:	f000 80bb 	beq.w	4053ec <_dtoa_r+0xa76>
  405276:	2e00      	cmp	r6, #0
  405278:	dd05      	ble.n	405286 <_dtoa_r+0x910>
  40527a:	4621      	mov	r1, r4
  40527c:	4650      	mov	r0, sl
  40527e:	4632      	mov	r2, r6
  405280:	f001 faa0 	bl	4067c4 <__lshift>
  405284:	4604      	mov	r4, r0
  405286:	b19f      	cbz	r7, 4052b0 <_dtoa_r+0x93a>
  405288:	6861      	ldr	r1, [r4, #4]
  40528a:	4650      	mov	r0, sl
  40528c:	f001 f8c2 	bl	406414 <_Balloc>
  405290:	6922      	ldr	r2, [r4, #16]
  405292:	4606      	mov	r6, r0
  405294:	3202      	adds	r2, #2
  405296:	f104 010c 	add.w	r1, r4, #12
  40529a:	0092      	lsls	r2, r2, #2
  40529c:	300c      	adds	r0, #12
  40529e:	f001 f893 	bl	4063c8 <memcpy>
  4052a2:	4650      	mov	r0, sl
  4052a4:	4631      	mov	r1, r6
  4052a6:	2201      	movs	r2, #1
  4052a8:	f001 fa8c 	bl	4067c4 <__lshift>
  4052ac:	4607      	mov	r7, r0
  4052ae:	e000      	b.n	4052b2 <_dtoa_r+0x93c>
  4052b0:	4627      	mov	r7, r4
  4052b2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4052b4:	4629      	mov	r1, r5
  4052b6:	4658      	mov	r0, fp
  4052b8:	f7ff face 	bl	404858 <quorem>
  4052bc:	4621      	mov	r1, r4
  4052be:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4052c2:	4680      	mov	r8, r0
  4052c4:	4658      	mov	r0, fp
  4052c6:	f8cd c008 	str.w	ip, [sp, #8]
  4052ca:	f001 face 	bl	40686a <__mcmp>
  4052ce:	463a      	mov	r2, r7
  4052d0:	9008      	str	r0, [sp, #32]
  4052d2:	4629      	mov	r1, r5
  4052d4:	4650      	mov	r0, sl
  4052d6:	f001 fae5 	bl	4068a4 <__mdiff>
  4052da:	68c3      	ldr	r3, [r0, #12]
  4052dc:	4602      	mov	r2, r0
  4052de:	f8dd c008 	ldr.w	ip, [sp, #8]
  4052e2:	b94b      	cbnz	r3, 4052f8 <_dtoa_r+0x982>
  4052e4:	4611      	mov	r1, r2
  4052e6:	4658      	mov	r0, fp
  4052e8:	9203      	str	r2, [sp, #12]
  4052ea:	f001 fabe 	bl	40686a <__mcmp>
  4052ee:	9a03      	ldr	r2, [sp, #12]
  4052f0:	4603      	mov	r3, r0
  4052f2:	f8dd c008 	ldr.w	ip, [sp, #8]
  4052f6:	e000      	b.n	4052fa <_dtoa_r+0x984>
  4052f8:	2301      	movs	r3, #1
  4052fa:	4650      	mov	r0, sl
  4052fc:	4611      	mov	r1, r2
  4052fe:	9303      	str	r3, [sp, #12]
  405300:	f8cd c008 	str.w	ip, [sp, #8]
  405304:	f001 f8ac 	bl	406460 <_Bfree>
  405308:	9b03      	ldr	r3, [sp, #12]
  40530a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40530e:	b963      	cbnz	r3, 40532a <_dtoa_r+0x9b4>
  405310:	9924      	ldr	r1, [sp, #144]	; 0x90
  405312:	b951      	cbnz	r1, 40532a <_dtoa_r+0x9b4>
  405314:	9804      	ldr	r0, [sp, #16]
  405316:	f000 0201 	and.w	r2, r0, #1
  40531a:	b932      	cbnz	r2, 40532a <_dtoa_r+0x9b4>
  40531c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405320:	d035      	beq.n	40538e <_dtoa_r+0xa18>
  405322:	9b08      	ldr	r3, [sp, #32]
  405324:	2b00      	cmp	r3, #0
  405326:	dc24      	bgt.n	405372 <_dtoa_r+0x9fc>
  405328:	e025      	b.n	405376 <_dtoa_r+0xa00>
  40532a:	9808      	ldr	r0, [sp, #32]
  40532c:	2800      	cmp	r0, #0
  40532e:	da02      	bge.n	405336 <_dtoa_r+0x9c0>
  405330:	2b00      	cmp	r3, #0
  405332:	dc08      	bgt.n	405346 <_dtoa_r+0x9d0>
  405334:	e01f      	b.n	405376 <_dtoa_r+0xa00>
  405336:	d123      	bne.n	405380 <_dtoa_r+0xa0a>
  405338:	9924      	ldr	r1, [sp, #144]	; 0x90
  40533a:	bb09      	cbnz	r1, 405380 <_dtoa_r+0xa0a>
  40533c:	9804      	ldr	r0, [sp, #16]
  40533e:	f000 0201 	and.w	r2, r0, #1
  405342:	b9ea      	cbnz	r2, 405380 <_dtoa_r+0xa0a>
  405344:	e7f4      	b.n	405330 <_dtoa_r+0x9ba>
  405346:	4659      	mov	r1, fp
  405348:	2201      	movs	r2, #1
  40534a:	4650      	mov	r0, sl
  40534c:	f8cd c008 	str.w	ip, [sp, #8]
  405350:	f001 fa38 	bl	4067c4 <__lshift>
  405354:	4629      	mov	r1, r5
  405356:	4683      	mov	fp, r0
  405358:	f001 fa87 	bl	40686a <__mcmp>
  40535c:	2800      	cmp	r0, #0
  40535e:	f8dd c008 	ldr.w	ip, [sp, #8]
  405362:	dc03      	bgt.n	40536c <_dtoa_r+0x9f6>
  405364:	d107      	bne.n	405376 <_dtoa_r+0xa00>
  405366:	f01c 0f01 	tst.w	ip, #1
  40536a:	d004      	beq.n	405376 <_dtoa_r+0xa00>
  40536c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405370:	d00d      	beq.n	40538e <_dtoa_r+0xa18>
  405372:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  405376:	f106 0801 	add.w	r8, r6, #1
  40537a:	f886 c000 	strb.w	ip, [r6]
  40537e:	e07e      	b.n	40547e <_dtoa_r+0xb08>
  405380:	2b00      	cmp	r3, #0
  405382:	f106 0801 	add.w	r8, r6, #1
  405386:	dd09      	ble.n	40539c <_dtoa_r+0xa26>
  405388:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40538c:	d103      	bne.n	405396 <_dtoa_r+0xa20>
  40538e:	2339      	movs	r3, #57	; 0x39
  405390:	7033      	strb	r3, [r6, #0]
  405392:	3601      	adds	r6, #1
  405394:	e05b      	b.n	40544e <_dtoa_r+0xad8>
  405396:	f10c 0301 	add.w	r3, ip, #1
  40539a:	e068      	b.n	40546e <_dtoa_r+0xaf8>
  40539c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40539e:	9a07      	ldr	r2, [sp, #28]
  4053a0:	ebc1 0308 	rsb	r3, r1, r8
  4053a4:	4646      	mov	r6, r8
  4053a6:	4293      	cmp	r3, r2
  4053a8:	f806 cc01 	strb.w	ip, [r6, #-1]
  4053ac:	d03c      	beq.n	405428 <_dtoa_r+0xab2>
  4053ae:	4659      	mov	r1, fp
  4053b0:	220a      	movs	r2, #10
  4053b2:	2300      	movs	r3, #0
  4053b4:	4650      	mov	r0, sl
  4053b6:	f001 f85c 	bl	406472 <__multadd>
  4053ba:	42bc      	cmp	r4, r7
  4053bc:	4683      	mov	fp, r0
  4053be:	4621      	mov	r1, r4
  4053c0:	4650      	mov	r0, sl
  4053c2:	f04f 020a 	mov.w	r2, #10
  4053c6:	f04f 0300 	mov.w	r3, #0
  4053ca:	d104      	bne.n	4053d6 <_dtoa_r+0xa60>
  4053cc:	f001 f851 	bl	406472 <__multadd>
  4053d0:	4604      	mov	r4, r0
  4053d2:	4607      	mov	r7, r0
  4053d4:	e76e      	b.n	4052b4 <_dtoa_r+0x93e>
  4053d6:	f001 f84c 	bl	406472 <__multadd>
  4053da:	4639      	mov	r1, r7
  4053dc:	4604      	mov	r4, r0
  4053de:	220a      	movs	r2, #10
  4053e0:	4650      	mov	r0, sl
  4053e2:	2300      	movs	r3, #0
  4053e4:	f001 f845 	bl	406472 <__multadd>
  4053e8:	4607      	mov	r7, r0
  4053ea:	e763      	b.n	4052b4 <_dtoa_r+0x93e>
  4053ec:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4053ee:	4658      	mov	r0, fp
  4053f0:	4629      	mov	r1, r5
  4053f2:	f7ff fa31 	bl	404858 <quorem>
  4053f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4053f8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4053fc:	f807 c006 	strb.w	ip, [r7, r6]
  405400:	9f07      	ldr	r7, [sp, #28]
  405402:	3601      	adds	r6, #1
  405404:	42be      	cmp	r6, r7
  405406:	db07      	blt.n	405418 <_dtoa_r+0xaa2>
  405408:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40540a:	2f01      	cmp	r7, #1
  40540c:	bfac      	ite	ge
  40540e:	19f6      	addge	r6, r6, r7
  405410:	3601      	addlt	r6, #1
  405412:	4627      	mov	r7, r4
  405414:	2400      	movs	r4, #0
  405416:	e007      	b.n	405428 <_dtoa_r+0xab2>
  405418:	4659      	mov	r1, fp
  40541a:	4650      	mov	r0, sl
  40541c:	220a      	movs	r2, #10
  40541e:	2300      	movs	r3, #0
  405420:	f001 f827 	bl	406472 <__multadd>
  405424:	4683      	mov	fp, r0
  405426:	e7e2      	b.n	4053ee <_dtoa_r+0xa78>
  405428:	4659      	mov	r1, fp
  40542a:	2201      	movs	r2, #1
  40542c:	4650      	mov	r0, sl
  40542e:	f8cd c008 	str.w	ip, [sp, #8]
  405432:	f001 f9c7 	bl	4067c4 <__lshift>
  405436:	4629      	mov	r1, r5
  405438:	4683      	mov	fp, r0
  40543a:	f001 fa16 	bl	40686a <__mcmp>
  40543e:	2800      	cmp	r0, #0
  405440:	f8dd c008 	ldr.w	ip, [sp, #8]
  405444:	dc03      	bgt.n	40544e <_dtoa_r+0xad8>
  405446:	d114      	bne.n	405472 <_dtoa_r+0xafc>
  405448:	f01c 0f01 	tst.w	ip, #1
  40544c:	d011      	beq.n	405472 <_dtoa_r+0xafc>
  40544e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  405452:	46b0      	mov	r8, r6
  405454:	2b39      	cmp	r3, #57	; 0x39
  405456:	f106 36ff 	add.w	r6, r6, #4294967295
  40545a:	d107      	bne.n	40546c <_dtoa_r+0xaf6>
  40545c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40545e:	42b0      	cmp	r0, r6
  405460:	d1f5      	bne.n	40544e <_dtoa_r+0xad8>
  405462:	2331      	movs	r3, #49	; 0x31
  405464:	f109 0901 	add.w	r9, r9, #1
  405468:	7003      	strb	r3, [r0, #0]
  40546a:	e008      	b.n	40547e <_dtoa_r+0xb08>
  40546c:	3301      	adds	r3, #1
  40546e:	7033      	strb	r3, [r6, #0]
  405470:	e005      	b.n	40547e <_dtoa_r+0xb08>
  405472:	46b0      	mov	r8, r6
  405474:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  405478:	3e01      	subs	r6, #1
  40547a:	2b30      	cmp	r3, #48	; 0x30
  40547c:	d0f9      	beq.n	405472 <_dtoa_r+0xafc>
  40547e:	4650      	mov	r0, sl
  405480:	4629      	mov	r1, r5
  405482:	f000 ffed 	bl	406460 <_Bfree>
  405486:	b16f      	cbz	r7, 4054a4 <_dtoa_r+0xb2e>
  405488:	b12c      	cbz	r4, 405496 <_dtoa_r+0xb20>
  40548a:	42bc      	cmp	r4, r7
  40548c:	d003      	beq.n	405496 <_dtoa_r+0xb20>
  40548e:	4650      	mov	r0, sl
  405490:	4621      	mov	r1, r4
  405492:	f000 ffe5 	bl	406460 <_Bfree>
  405496:	4650      	mov	r0, sl
  405498:	4639      	mov	r1, r7
  40549a:	f000 ffe1 	bl	406460 <_Bfree>
  40549e:	e001      	b.n	4054a4 <_dtoa_r+0xb2e>
  4054a0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  4054a4:	4650      	mov	r0, sl
  4054a6:	4659      	mov	r1, fp
  4054a8:	f000 ffda 	bl	406460 <_Bfree>
  4054ac:	2300      	movs	r3, #0
  4054ae:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4054b0:	f888 3000 	strb.w	r3, [r8]
  4054b4:	f109 0301 	add.w	r3, r9, #1
  4054b8:	603b      	str	r3, [r7, #0]
  4054ba:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4054bc:	b127      	cbz	r7, 4054c8 <_dtoa_r+0xb52>
  4054be:	f8c7 8000 	str.w	r8, [r7]
  4054c2:	e001      	b.n	4054c8 <_dtoa_r+0xb52>
  4054c4:	4802      	ldr	r0, [pc, #8]	; (4054d0 <_dtoa_r+0xb5a>)
  4054c6:	e000      	b.n	4054ca <_dtoa_r+0xb54>
  4054c8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4054ca:	b01b      	add	sp, #108	; 0x6c
  4054cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054d0:	00408c66 	.word	0x00408c66
  4054d4:	f3af 8000 	nop.w

004054d8 <__sflush_r>:
  4054d8:	898a      	ldrh	r2, [r1, #12]
  4054da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054de:	b293      	uxth	r3, r2
  4054e0:	4605      	mov	r5, r0
  4054e2:	0718      	lsls	r0, r3, #28
  4054e4:	460c      	mov	r4, r1
  4054e6:	d45e      	bmi.n	4055a6 <__sflush_r+0xce>
  4054e8:	684b      	ldr	r3, [r1, #4]
  4054ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  4054ee:	2b00      	cmp	r3, #0
  4054f0:	818a      	strh	r2, [r1, #12]
  4054f2:	dc02      	bgt.n	4054fa <__sflush_r+0x22>
  4054f4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4054f6:	2b00      	cmp	r3, #0
  4054f8:	dd18      	ble.n	40552c <__sflush_r+0x54>
  4054fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  4054fc:	b1b6      	cbz	r6, 40552c <__sflush_r+0x54>
  4054fe:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  405502:	2300      	movs	r3, #0
  405504:	b292      	uxth	r2, r2
  405506:	682f      	ldr	r7, [r5, #0]
  405508:	602b      	str	r3, [r5, #0]
  40550a:	b10a      	cbz	r2, 405510 <__sflush_r+0x38>
  40550c:	6d22      	ldr	r2, [r4, #80]	; 0x50
  40550e:	e010      	b.n	405532 <__sflush_r+0x5a>
  405510:	69e1      	ldr	r1, [r4, #28]
  405512:	4628      	mov	r0, r5
  405514:	2301      	movs	r3, #1
  405516:	47b0      	blx	r6
  405518:	1c41      	adds	r1, r0, #1
  40551a:	4602      	mov	r2, r0
  40551c:	d109      	bne.n	405532 <__sflush_r+0x5a>
  40551e:	682b      	ldr	r3, [r5, #0]
  405520:	b13b      	cbz	r3, 405532 <__sflush_r+0x5a>
  405522:	2b1d      	cmp	r3, #29
  405524:	d001      	beq.n	40552a <__sflush_r+0x52>
  405526:	2b16      	cmp	r3, #22
  405528:	d14a      	bne.n	4055c0 <__sflush_r+0xe8>
  40552a:	602f      	str	r7, [r5, #0]
  40552c:	2000      	movs	r0, #0
  40552e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405532:	89a3      	ldrh	r3, [r4, #12]
  405534:	075b      	lsls	r3, r3, #29
  405536:	d505      	bpl.n	405544 <__sflush_r+0x6c>
  405538:	6863      	ldr	r3, [r4, #4]
  40553a:	1ad2      	subs	r2, r2, r3
  40553c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40553e:	b10b      	cbz	r3, 405544 <__sflush_r+0x6c>
  405540:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  405542:	1ad2      	subs	r2, r2, r3
  405544:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  405546:	4628      	mov	r0, r5
  405548:	69e1      	ldr	r1, [r4, #28]
  40554a:	2300      	movs	r3, #0
  40554c:	47b0      	blx	r6
  40554e:	1c46      	adds	r6, r0, #1
  405550:	89a2      	ldrh	r2, [r4, #12]
  405552:	d105      	bne.n	405560 <__sflush_r+0x88>
  405554:	682b      	ldr	r3, [r5, #0]
  405556:	b11b      	cbz	r3, 405560 <__sflush_r+0x88>
  405558:	2b1d      	cmp	r3, #29
  40555a:	d001      	beq.n	405560 <__sflush_r+0x88>
  40555c:	2b16      	cmp	r3, #22
  40555e:	d11d      	bne.n	40559c <__sflush_r+0xc4>
  405560:	2300      	movs	r3, #0
  405562:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  405566:	b292      	uxth	r2, r2
  405568:	6063      	str	r3, [r4, #4]
  40556a:	6923      	ldr	r3, [r4, #16]
  40556c:	04d1      	lsls	r1, r2, #19
  40556e:	81a2      	strh	r2, [r4, #12]
  405570:	6023      	str	r3, [r4, #0]
  405572:	d504      	bpl.n	40557e <__sflush_r+0xa6>
  405574:	1c42      	adds	r2, r0, #1
  405576:	d101      	bne.n	40557c <__sflush_r+0xa4>
  405578:	682b      	ldr	r3, [r5, #0]
  40557a:	b903      	cbnz	r3, 40557e <__sflush_r+0xa6>
  40557c:	6520      	str	r0, [r4, #80]	; 0x50
  40557e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405580:	602f      	str	r7, [r5, #0]
  405582:	2900      	cmp	r1, #0
  405584:	d0d2      	beq.n	40552c <__sflush_r+0x54>
  405586:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40558a:	4299      	cmp	r1, r3
  40558c:	d002      	beq.n	405594 <__sflush_r+0xbc>
  40558e:	4628      	mov	r0, r5
  405590:	f000 fa10 	bl	4059b4 <_free_r>
  405594:	2000      	movs	r0, #0
  405596:	6320      	str	r0, [r4, #48]	; 0x30
  405598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40559c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4055a0:	81a2      	strh	r2, [r4, #12]
  4055a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055a6:	690e      	ldr	r6, [r1, #16]
  4055a8:	2e00      	cmp	r6, #0
  4055aa:	d0bf      	beq.n	40552c <__sflush_r+0x54>
  4055ac:	079b      	lsls	r3, r3, #30
  4055ae:	680a      	ldr	r2, [r1, #0]
  4055b0:	bf0c      	ite	eq
  4055b2:	694b      	ldreq	r3, [r1, #20]
  4055b4:	2300      	movne	r3, #0
  4055b6:	ebc6 0802 	rsb	r8, r6, r2
  4055ba:	600e      	str	r6, [r1, #0]
  4055bc:	608b      	str	r3, [r1, #8]
  4055be:	e012      	b.n	4055e6 <__sflush_r+0x10e>
  4055c0:	89a3      	ldrh	r3, [r4, #12]
  4055c2:	f04f 30ff 	mov.w	r0, #4294967295
  4055c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055ca:	81a3      	strh	r3, [r4, #12]
  4055cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055d0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4055d2:	4628      	mov	r0, r5
  4055d4:	69e1      	ldr	r1, [r4, #28]
  4055d6:	4632      	mov	r2, r6
  4055d8:	4643      	mov	r3, r8
  4055da:	47b8      	blx	r7
  4055dc:	2800      	cmp	r0, #0
  4055de:	ddef      	ble.n	4055c0 <__sflush_r+0xe8>
  4055e0:	4406      	add	r6, r0
  4055e2:	ebc0 0808 	rsb	r8, r0, r8
  4055e6:	f1b8 0f00 	cmp.w	r8, #0
  4055ea:	dcf1      	bgt.n	4055d0 <__sflush_r+0xf8>
  4055ec:	e79e      	b.n	40552c <__sflush_r+0x54>

004055ee <_fflush_r>:
  4055ee:	b538      	push	{r3, r4, r5, lr}
  4055f0:	460c      	mov	r4, r1
  4055f2:	4605      	mov	r5, r0
  4055f4:	b118      	cbz	r0, 4055fe <_fflush_r+0x10>
  4055f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4055f8:	b90b      	cbnz	r3, 4055fe <_fflush_r+0x10>
  4055fa:	f000 f841 	bl	405680 <__sinit>
  4055fe:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  405602:	b128      	cbz	r0, 405610 <_fflush_r+0x22>
  405604:	4628      	mov	r0, r5
  405606:	4621      	mov	r1, r4
  405608:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40560c:	f7ff bf64 	b.w	4054d8 <__sflush_r>
  405610:	bd38      	pop	{r3, r4, r5, pc}

00405612 <fflush>:
  405612:	4601      	mov	r1, r0
  405614:	b920      	cbnz	r0, 405620 <fflush+0xe>
  405616:	4b04      	ldr	r3, [pc, #16]	; (405628 <fflush+0x16>)
  405618:	4904      	ldr	r1, [pc, #16]	; (40562c <fflush+0x1a>)
  40561a:	6818      	ldr	r0, [r3, #0]
  40561c:	f000 bbea 	b.w	405df4 <_fwalk_reent>
  405620:	4b03      	ldr	r3, [pc, #12]	; (405630 <fflush+0x1e>)
  405622:	6818      	ldr	r0, [r3, #0]
  405624:	f7ff bfe3 	b.w	4055ee <_fflush_r>
  405628:	00408c0c 	.word	0x00408c0c
  40562c:	004055ef 	.word	0x004055ef
  405630:	200000e8 	.word	0x200000e8

00405634 <__fp_lock>:
  405634:	2000      	movs	r0, #0
  405636:	4770      	bx	lr

00405638 <__fp_unlock>:
  405638:	2000      	movs	r0, #0
  40563a:	4770      	bx	lr

0040563c <_cleanup_r>:
  40563c:	4901      	ldr	r1, [pc, #4]	; (405644 <_cleanup_r+0x8>)
  40563e:	f000 bbbd 	b.w	405dbc <_fwalk>
  405642:	bf00      	nop
  405644:	00407c21 	.word	0x00407c21

00405648 <__sfmoreglue>:
  405648:	b570      	push	{r4, r5, r6, lr}
  40564a:	1e4b      	subs	r3, r1, #1
  40564c:	2568      	movs	r5, #104	; 0x68
  40564e:	435d      	muls	r5, r3
  405650:	460e      	mov	r6, r1
  405652:	f105 0174 	add.w	r1, r5, #116	; 0x74
  405656:	f000 fca1 	bl	405f9c <_malloc_r>
  40565a:	4604      	mov	r4, r0
  40565c:	b140      	cbz	r0, 405670 <__sfmoreglue+0x28>
  40565e:	2100      	movs	r1, #0
  405660:	e880 0042 	stmia.w	r0, {r1, r6}
  405664:	300c      	adds	r0, #12
  405666:	60a0      	str	r0, [r4, #8]
  405668:	f105 0268 	add.w	r2, r5, #104	; 0x68
  40566c:	f7fd fb4c 	bl	402d08 <memset>
  405670:	4620      	mov	r0, r4
  405672:	bd70      	pop	{r4, r5, r6, pc}

00405674 <_cleanup>:
  405674:	4b01      	ldr	r3, [pc, #4]	; (40567c <_cleanup+0x8>)
  405676:	6818      	ldr	r0, [r3, #0]
  405678:	f7ff bfe0 	b.w	40563c <_cleanup_r>
  40567c:	00408c0c 	.word	0x00408c0c

00405680 <__sinit>:
  405680:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405684:	6b84      	ldr	r4, [r0, #56]	; 0x38
  405686:	4606      	mov	r6, r0
  405688:	2c00      	cmp	r4, #0
  40568a:	d162      	bne.n	405752 <__sinit+0xd2>
  40568c:	4b32      	ldr	r3, [pc, #200]	; (405758 <__sinit+0xd8>)
  40568e:	6845      	ldr	r5, [r0, #4]
  405690:	63c3      	str	r3, [r0, #60]	; 0x3c
  405692:	2303      	movs	r3, #3
  405694:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
  405698:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
  40569c:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
  4056a0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 405760 <__sinit+0xe0>
  4056a4:	2304      	movs	r3, #4
  4056a6:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 405764 <__sinit+0xe4>
  4056aa:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 405768 <__sinit+0xe8>
  4056ae:	4f2b      	ldr	r7, [pc, #172]	; (40575c <__sinit+0xdc>)
  4056b0:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4056b4:	4621      	mov	r1, r4
  4056b6:	81ab      	strh	r3, [r5, #12]
  4056b8:	602c      	str	r4, [r5, #0]
  4056ba:	606c      	str	r4, [r5, #4]
  4056bc:	60ac      	str	r4, [r5, #8]
  4056be:	666c      	str	r4, [r5, #100]	; 0x64
  4056c0:	81ec      	strh	r4, [r5, #14]
  4056c2:	612c      	str	r4, [r5, #16]
  4056c4:	616c      	str	r4, [r5, #20]
  4056c6:	61ac      	str	r4, [r5, #24]
  4056c8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4056cc:	2208      	movs	r2, #8
  4056ce:	f7fd fb1b 	bl	402d08 <memset>
  4056d2:	61ed      	str	r5, [r5, #28]
  4056d4:	f8c5 a020 	str.w	sl, [r5, #32]
  4056d8:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4056dc:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4056e0:	62ef      	str	r7, [r5, #44]	; 0x2c
  4056e2:	68b5      	ldr	r5, [r6, #8]
  4056e4:	2309      	movs	r3, #9
  4056e6:	f04f 0b01 	mov.w	fp, #1
  4056ea:	81ab      	strh	r3, [r5, #12]
  4056ec:	602c      	str	r4, [r5, #0]
  4056ee:	606c      	str	r4, [r5, #4]
  4056f0:	60ac      	str	r4, [r5, #8]
  4056f2:	666c      	str	r4, [r5, #100]	; 0x64
  4056f4:	f8a5 b00e 	strh.w	fp, [r5, #14]
  4056f8:	612c      	str	r4, [r5, #16]
  4056fa:	616c      	str	r4, [r5, #20]
  4056fc:	61ac      	str	r4, [r5, #24]
  4056fe:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405702:	4621      	mov	r1, r4
  405704:	2208      	movs	r2, #8
  405706:	f7fd faff 	bl	402d08 <memset>
  40570a:	61ed      	str	r5, [r5, #28]
  40570c:	f8c5 a020 	str.w	sl, [r5, #32]
  405710:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  405714:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  405718:	62ef      	str	r7, [r5, #44]	; 0x2c
  40571a:	68f5      	ldr	r5, [r6, #12]
  40571c:	2312      	movs	r3, #18
  40571e:	81ab      	strh	r3, [r5, #12]
  405720:	2302      	movs	r3, #2
  405722:	602c      	str	r4, [r5, #0]
  405724:	606c      	str	r4, [r5, #4]
  405726:	60ac      	str	r4, [r5, #8]
  405728:	666c      	str	r4, [r5, #100]	; 0x64
  40572a:	81eb      	strh	r3, [r5, #14]
  40572c:	612c      	str	r4, [r5, #16]
  40572e:	616c      	str	r4, [r5, #20]
  405730:	61ac      	str	r4, [r5, #24]
  405732:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405736:	4621      	mov	r1, r4
  405738:	2208      	movs	r2, #8
  40573a:	f7fd fae5 	bl	402d08 <memset>
  40573e:	61ed      	str	r5, [r5, #28]
  405740:	f8c5 a020 	str.w	sl, [r5, #32]
  405744:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  405748:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  40574c:	62ef      	str	r7, [r5, #44]	; 0x2c
  40574e:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
  405752:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405756:	bf00      	nop
  405758:	0040563d 	.word	0x0040563d
  40575c:	00407023 	.word	0x00407023
  405760:	00406fa1 	.word	0x00406fa1
  405764:	00406fc7 	.word	0x00406fc7
  405768:	00406fff 	.word	0x00406fff

0040576c <__sfp>:
  40576c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40576e:	4b1c      	ldr	r3, [pc, #112]	; (4057e0 <__sfp+0x74>)
  405770:	4607      	mov	r7, r0
  405772:	681e      	ldr	r6, [r3, #0]
  405774:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  405776:	b913      	cbnz	r3, 40577e <__sfp+0x12>
  405778:	4630      	mov	r0, r6
  40577a:	f7ff ff81 	bl	405680 <__sinit>
  40577e:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  405782:	68b4      	ldr	r4, [r6, #8]
  405784:	6873      	ldr	r3, [r6, #4]
  405786:	3b01      	subs	r3, #1
  405788:	d404      	bmi.n	405794 <__sfp+0x28>
  40578a:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  40578e:	b175      	cbz	r5, 4057ae <__sfp+0x42>
  405790:	3468      	adds	r4, #104	; 0x68
  405792:	e7f8      	b.n	405786 <__sfp+0x1a>
  405794:	6833      	ldr	r3, [r6, #0]
  405796:	b92b      	cbnz	r3, 4057a4 <__sfp+0x38>
  405798:	4638      	mov	r0, r7
  40579a:	2104      	movs	r1, #4
  40579c:	f7ff ff54 	bl	405648 <__sfmoreglue>
  4057a0:	6030      	str	r0, [r6, #0]
  4057a2:	b108      	cbz	r0, 4057a8 <__sfp+0x3c>
  4057a4:	6836      	ldr	r6, [r6, #0]
  4057a6:	e7ec      	b.n	405782 <__sfp+0x16>
  4057a8:	230c      	movs	r3, #12
  4057aa:	603b      	str	r3, [r7, #0]
  4057ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4057b2:	81e3      	strh	r3, [r4, #14]
  4057b4:	2301      	movs	r3, #1
  4057b6:	81a3      	strh	r3, [r4, #12]
  4057b8:	6665      	str	r5, [r4, #100]	; 0x64
  4057ba:	6025      	str	r5, [r4, #0]
  4057bc:	60a5      	str	r5, [r4, #8]
  4057be:	6065      	str	r5, [r4, #4]
  4057c0:	6125      	str	r5, [r4, #16]
  4057c2:	6165      	str	r5, [r4, #20]
  4057c4:	61a5      	str	r5, [r4, #24]
  4057c6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  4057ca:	4629      	mov	r1, r5
  4057cc:	2208      	movs	r2, #8
  4057ce:	f7fd fa9b 	bl	402d08 <memset>
  4057d2:	6325      	str	r5, [r4, #48]	; 0x30
  4057d4:	6365      	str	r5, [r4, #52]	; 0x34
  4057d6:	6465      	str	r5, [r4, #68]	; 0x44
  4057d8:	64a5      	str	r5, [r4, #72]	; 0x48
  4057da:	4620      	mov	r0, r4
  4057dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057de:	bf00      	nop
  4057e0:	00408c0c 	.word	0x00408c0c

004057e4 <__sfp_lock_acquire>:
  4057e4:	4770      	bx	lr

004057e6 <__sfp_lock_release>:
  4057e6:	4770      	bx	lr

004057e8 <__sinit_lock_acquire>:
  4057e8:	4770      	bx	lr

004057ea <__sinit_lock_release>:
  4057ea:	4770      	bx	lr

004057ec <__fp_lock_all>:
  4057ec:	4b02      	ldr	r3, [pc, #8]	; (4057f8 <__fp_lock_all+0xc>)
  4057ee:	4903      	ldr	r1, [pc, #12]	; (4057fc <__fp_lock_all+0x10>)
  4057f0:	6818      	ldr	r0, [r3, #0]
  4057f2:	f000 bae3 	b.w	405dbc <_fwalk>
  4057f6:	bf00      	nop
  4057f8:	200000e8 	.word	0x200000e8
  4057fc:	00405635 	.word	0x00405635

00405800 <__fp_unlock_all>:
  405800:	4b02      	ldr	r3, [pc, #8]	; (40580c <__fp_unlock_all+0xc>)
  405802:	4903      	ldr	r1, [pc, #12]	; (405810 <__fp_unlock_all+0x10>)
  405804:	6818      	ldr	r0, [r3, #0]
  405806:	f000 bad9 	b.w	405dbc <_fwalk>
  40580a:	bf00      	nop
  40580c:	200000e8 	.word	0x200000e8
  405810:	00405639 	.word	0x00405639

00405814 <__libc_fini_array>:
  405814:	b538      	push	{r3, r4, r5, lr}
  405816:	4d08      	ldr	r5, [pc, #32]	; (405838 <__libc_fini_array+0x24>)
  405818:	4c08      	ldr	r4, [pc, #32]	; (40583c <__libc_fini_array+0x28>)
  40581a:	1b64      	subs	r4, r4, r5
  40581c:	10a4      	asrs	r4, r4, #2
  40581e:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  405822:	b124      	cbz	r4, 40582e <__libc_fini_array+0x1a>
  405824:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405828:	3c01      	subs	r4, #1
  40582a:	4798      	blx	r3
  40582c:	e7f9      	b.n	405822 <__libc_fini_array+0xe>
  40582e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405832:	f003 bae3 	b.w	408dfc <_fini>
  405836:	bf00      	nop
  405838:	00408e08 	.word	0x00408e08
  40583c:	00408e0c 	.word	0x00408e0c

00405840 <_fputwc_r>:
  405840:	8993      	ldrh	r3, [r2, #12]
  405842:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405846:	460e      	mov	r6, r1
  405848:	0499      	lsls	r1, r3, #18
  40584a:	4680      	mov	r8, r0
  40584c:	4614      	mov	r4, r2
  40584e:	d406      	bmi.n	40585e <_fputwc_r+0x1e>
  405850:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405854:	8193      	strh	r3, [r2, #12]
  405856:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405858:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40585c:	6653      	str	r3, [r2, #100]	; 0x64
  40585e:	f000 fb0b 	bl	405e78 <__locale_mb_cur_max>
  405862:	2801      	cmp	r0, #1
  405864:	d106      	bne.n	405874 <_fputwc_r+0x34>
  405866:	1e73      	subs	r3, r6, #1
  405868:	2bfe      	cmp	r3, #254	; 0xfe
  40586a:	d803      	bhi.n	405874 <_fputwc_r+0x34>
  40586c:	f88d 6004 	strb.w	r6, [sp, #4]
  405870:	4607      	mov	r7, r0
  405872:	e00e      	b.n	405892 <_fputwc_r+0x52>
  405874:	4632      	mov	r2, r6
  405876:	4640      	mov	r0, r8
  405878:	a901      	add	r1, sp, #4
  40587a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40587e:	f002 f89d 	bl	4079bc <_wcrtomb_r>
  405882:	1c42      	adds	r2, r0, #1
  405884:	4607      	mov	r7, r0
  405886:	d104      	bne.n	405892 <_fputwc_r+0x52>
  405888:	89a3      	ldrh	r3, [r4, #12]
  40588a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40588e:	81a3      	strh	r3, [r4, #12]
  405890:	e02b      	b.n	4058ea <_fputwc_r+0xaa>
  405892:	2500      	movs	r5, #0
  405894:	42bd      	cmp	r5, r7
  405896:	d024      	beq.n	4058e2 <_fputwc_r+0xa2>
  405898:	68a2      	ldr	r2, [r4, #8]
  40589a:	ab01      	add	r3, sp, #4
  40589c:	3a01      	subs	r2, #1
  40589e:	2a00      	cmp	r2, #0
  4058a0:	60a2      	str	r2, [r4, #8]
  4058a2:	da16      	bge.n	4058d2 <_fputwc_r+0x92>
  4058a4:	69a1      	ldr	r1, [r4, #24]
  4058a6:	428a      	cmp	r2, r1
  4058a8:	db08      	blt.n	4058bc <_fputwc_r+0x7c>
  4058aa:	5d5b      	ldrb	r3, [r3, r5]
  4058ac:	6822      	ldr	r2, [r4, #0]
  4058ae:	7013      	strb	r3, [r2, #0]
  4058b0:	6823      	ldr	r3, [r4, #0]
  4058b2:	7819      	ldrb	r1, [r3, #0]
  4058b4:	290a      	cmp	r1, #10
  4058b6:	d110      	bne.n	4058da <_fputwc_r+0x9a>
  4058b8:	4640      	mov	r0, r8
  4058ba:	e001      	b.n	4058c0 <_fputwc_r+0x80>
  4058bc:	5d59      	ldrb	r1, [r3, r5]
  4058be:	4640      	mov	r0, r8
  4058c0:	4622      	mov	r2, r4
  4058c2:	f002 f829 	bl	407918 <__swbuf_r>
  4058c6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  4058ca:	4258      	negs	r0, r3
  4058cc:	4158      	adcs	r0, r3
  4058ce:	b130      	cbz	r0, 4058de <_fputwc_r+0x9e>
  4058d0:	e009      	b.n	4058e6 <_fputwc_r+0xa6>
  4058d2:	5d5b      	ldrb	r3, [r3, r5]
  4058d4:	6822      	ldr	r2, [r4, #0]
  4058d6:	7013      	strb	r3, [r2, #0]
  4058d8:	6823      	ldr	r3, [r4, #0]
  4058da:	3301      	adds	r3, #1
  4058dc:	6023      	str	r3, [r4, #0]
  4058de:	3501      	adds	r5, #1
  4058e0:	e7d8      	b.n	405894 <_fputwc_r+0x54>
  4058e2:	4630      	mov	r0, r6
  4058e4:	e001      	b.n	4058ea <_fputwc_r+0xaa>
  4058e6:	f04f 30ff 	mov.w	r0, #4294967295
  4058ea:	b002      	add	sp, #8
  4058ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004058f0 <fputwc>:
  4058f0:	4b08      	ldr	r3, [pc, #32]	; (405914 <fputwc+0x24>)
  4058f2:	b570      	push	{r4, r5, r6, lr}
  4058f4:	681c      	ldr	r4, [r3, #0]
  4058f6:	4606      	mov	r6, r0
  4058f8:	460d      	mov	r5, r1
  4058fa:	b124      	cbz	r4, 405906 <fputwc+0x16>
  4058fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4058fe:	b913      	cbnz	r3, 405906 <fputwc+0x16>
  405900:	4620      	mov	r0, r4
  405902:	f7ff febd 	bl	405680 <__sinit>
  405906:	4620      	mov	r0, r4
  405908:	4631      	mov	r1, r6
  40590a:	462a      	mov	r2, r5
  40590c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  405910:	f7ff bf96 	b.w	405840 <_fputwc_r>
  405914:	200000e8 	.word	0x200000e8

00405918 <_malloc_trim_r>:
  405918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40591a:	4d23      	ldr	r5, [pc, #140]	; (4059a8 <_malloc_trim_r+0x90>)
  40591c:	460e      	mov	r6, r1
  40591e:	4604      	mov	r4, r0
  405920:	f000 fd76 	bl	406410 <__malloc_lock>
  405924:	68ab      	ldr	r3, [r5, #8]
  405926:	685f      	ldr	r7, [r3, #4]
  405928:	f027 0703 	bic.w	r7, r7, #3
  40592c:	1bbe      	subs	r6, r7, r6
  40592e:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  405932:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  405936:	f026 060f 	bic.w	r6, r6, #15
  40593a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  40593e:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  405942:	da04      	bge.n	40594e <_malloc_trim_r+0x36>
  405944:	4620      	mov	r0, r4
  405946:	f000 fd64 	bl	406412 <__malloc_unlock>
  40594a:	2000      	movs	r0, #0
  40594c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40594e:	4620      	mov	r0, r4
  405950:	2100      	movs	r1, #0
  405952:	f001 fb15 	bl	406f80 <_sbrk_r>
  405956:	68ab      	ldr	r3, [r5, #8]
  405958:	443b      	add	r3, r7
  40595a:	4298      	cmp	r0, r3
  40595c:	d1f2      	bne.n	405944 <_malloc_trim_r+0x2c>
  40595e:	4620      	mov	r0, r4
  405960:	4271      	negs	r1, r6
  405962:	f001 fb0d 	bl	406f80 <_sbrk_r>
  405966:	3001      	adds	r0, #1
  405968:	d110      	bne.n	40598c <_malloc_trim_r+0x74>
  40596a:	4620      	mov	r0, r4
  40596c:	2100      	movs	r1, #0
  40596e:	f001 fb07 	bl	406f80 <_sbrk_r>
  405972:	68ab      	ldr	r3, [r5, #8]
  405974:	1ac2      	subs	r2, r0, r3
  405976:	2a0f      	cmp	r2, #15
  405978:	dde4      	ble.n	405944 <_malloc_trim_r+0x2c>
  40597a:	490c      	ldr	r1, [pc, #48]	; (4059ac <_malloc_trim_r+0x94>)
  40597c:	f042 0201 	orr.w	r2, r2, #1
  405980:	6809      	ldr	r1, [r1, #0]
  405982:	605a      	str	r2, [r3, #4]
  405984:	1a40      	subs	r0, r0, r1
  405986:	490a      	ldr	r1, [pc, #40]	; (4059b0 <_malloc_trim_r+0x98>)
  405988:	6008      	str	r0, [r1, #0]
  40598a:	e7db      	b.n	405944 <_malloc_trim_r+0x2c>
  40598c:	68ab      	ldr	r3, [r5, #8]
  40598e:	1bbf      	subs	r7, r7, r6
  405990:	f047 0701 	orr.w	r7, r7, #1
  405994:	605f      	str	r7, [r3, #4]
  405996:	4b06      	ldr	r3, [pc, #24]	; (4059b0 <_malloc_trim_r+0x98>)
  405998:	4620      	mov	r0, r4
  40599a:	681a      	ldr	r2, [r3, #0]
  40599c:	1b96      	subs	r6, r2, r6
  40599e:	601e      	str	r6, [r3, #0]
  4059a0:	f000 fd37 	bl	406412 <__malloc_unlock>
  4059a4:	2001      	movs	r0, #1
  4059a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059a8:	20000594 	.word	0x20000594
  4059ac:	2000099c 	.word	0x2000099c
  4059b0:	20000bd4 	.word	0x20000bd4

004059b4 <_free_r>:
  4059b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4059b6:	4606      	mov	r6, r0
  4059b8:	460d      	mov	r5, r1
  4059ba:	2900      	cmp	r1, #0
  4059bc:	f000 80a9 	beq.w	405b12 <_free_r+0x15e>
  4059c0:	f000 fd26 	bl	406410 <__malloc_lock>
  4059c4:	f855 cc04 	ldr.w	ip, [r5, #-4]
  4059c8:	4c52      	ldr	r4, [pc, #328]	; (405b14 <_free_r+0x160>)
  4059ca:	f1a5 0308 	sub.w	r3, r5, #8
  4059ce:	f02c 0201 	bic.w	r2, ip, #1
  4059d2:	1898      	adds	r0, r3, r2
  4059d4:	68a1      	ldr	r1, [r4, #8]
  4059d6:	6847      	ldr	r7, [r0, #4]
  4059d8:	4288      	cmp	r0, r1
  4059da:	f027 0703 	bic.w	r7, r7, #3
  4059de:	f00c 0101 	and.w	r1, ip, #1
  4059e2:	d11b      	bne.n	405a1c <_free_r+0x68>
  4059e4:	443a      	add	r2, r7
  4059e6:	b939      	cbnz	r1, 4059f8 <_free_r+0x44>
  4059e8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4059ec:	1a5b      	subs	r3, r3, r1
  4059ee:	6898      	ldr	r0, [r3, #8]
  4059f0:	440a      	add	r2, r1
  4059f2:	68d9      	ldr	r1, [r3, #12]
  4059f4:	60c1      	str	r1, [r0, #12]
  4059f6:	6088      	str	r0, [r1, #8]
  4059f8:	f042 0101 	orr.w	r1, r2, #1
  4059fc:	6059      	str	r1, [r3, #4]
  4059fe:	60a3      	str	r3, [r4, #8]
  405a00:	4b45      	ldr	r3, [pc, #276]	; (405b18 <_free_r+0x164>)
  405a02:	681b      	ldr	r3, [r3, #0]
  405a04:	429a      	cmp	r2, r3
  405a06:	d304      	bcc.n	405a12 <_free_r+0x5e>
  405a08:	4b44      	ldr	r3, [pc, #272]	; (405b1c <_free_r+0x168>)
  405a0a:	4630      	mov	r0, r6
  405a0c:	6819      	ldr	r1, [r3, #0]
  405a0e:	f7ff ff83 	bl	405918 <_malloc_trim_r>
  405a12:	4630      	mov	r0, r6
  405a14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  405a18:	f000 bcfb 	b.w	406412 <__malloc_unlock>
  405a1c:	6047      	str	r7, [r0, #4]
  405a1e:	b979      	cbnz	r1, 405a40 <_free_r+0x8c>
  405a20:	f855 5c08 	ldr.w	r5, [r5, #-8]
  405a24:	f104 0c08 	add.w	ip, r4, #8
  405a28:	1b5b      	subs	r3, r3, r5
  405a2a:	442a      	add	r2, r5
  405a2c:	689d      	ldr	r5, [r3, #8]
  405a2e:	4565      	cmp	r5, ip
  405a30:	d008      	beq.n	405a44 <_free_r+0x90>
  405a32:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405a36:	f8c5 c00c 	str.w	ip, [r5, #12]
  405a3a:	f8cc 5008 	str.w	r5, [ip, #8]
  405a3e:	e002      	b.n	405a46 <_free_r+0x92>
  405a40:	2100      	movs	r1, #0
  405a42:	e000      	b.n	405a46 <_free_r+0x92>
  405a44:	2101      	movs	r1, #1
  405a46:	19c5      	adds	r5, r0, r7
  405a48:	686d      	ldr	r5, [r5, #4]
  405a4a:	07ed      	lsls	r5, r5, #31
  405a4c:	d40e      	bmi.n	405a6c <_free_r+0xb8>
  405a4e:	443a      	add	r2, r7
  405a50:	6885      	ldr	r5, [r0, #8]
  405a52:	b941      	cbnz	r1, 405a66 <_free_r+0xb2>
  405a54:	4f32      	ldr	r7, [pc, #200]	; (405b20 <_free_r+0x16c>)
  405a56:	42bd      	cmp	r5, r7
  405a58:	d105      	bne.n	405a66 <_free_r+0xb2>
  405a5a:	6163      	str	r3, [r4, #20]
  405a5c:	6123      	str	r3, [r4, #16]
  405a5e:	2101      	movs	r1, #1
  405a60:	60dd      	str	r5, [r3, #12]
  405a62:	609d      	str	r5, [r3, #8]
  405a64:	e002      	b.n	405a6c <_free_r+0xb8>
  405a66:	68c0      	ldr	r0, [r0, #12]
  405a68:	60e8      	str	r0, [r5, #12]
  405a6a:	6085      	str	r5, [r0, #8]
  405a6c:	f042 0001 	orr.w	r0, r2, #1
  405a70:	6058      	str	r0, [r3, #4]
  405a72:	509a      	str	r2, [r3, r2]
  405a74:	2900      	cmp	r1, #0
  405a76:	d1cc      	bne.n	405a12 <_free_r+0x5e>
  405a78:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405a7c:	d20e      	bcs.n	405a9c <_free_r+0xe8>
  405a7e:	08d2      	lsrs	r2, r2, #3
  405a80:	1091      	asrs	r1, r2, #2
  405a82:	2001      	movs	r0, #1
  405a84:	4088      	lsls	r0, r1
  405a86:	6861      	ldr	r1, [r4, #4]
  405a88:	4301      	orrs	r1, r0
  405a8a:	6061      	str	r1, [r4, #4]
  405a8c:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  405a90:	68a2      	ldr	r2, [r4, #8]
  405a92:	60dc      	str	r4, [r3, #12]
  405a94:	609a      	str	r2, [r3, #8]
  405a96:	60a3      	str	r3, [r4, #8]
  405a98:	60d3      	str	r3, [r2, #12]
  405a9a:	e7ba      	b.n	405a12 <_free_r+0x5e>
  405a9c:	0a51      	lsrs	r1, r2, #9
  405a9e:	2904      	cmp	r1, #4
  405aa0:	d802      	bhi.n	405aa8 <_free_r+0xf4>
  405aa2:	0991      	lsrs	r1, r2, #6
  405aa4:	3138      	adds	r1, #56	; 0x38
  405aa6:	e015      	b.n	405ad4 <_free_r+0x120>
  405aa8:	2914      	cmp	r1, #20
  405aaa:	d801      	bhi.n	405ab0 <_free_r+0xfc>
  405aac:	315b      	adds	r1, #91	; 0x5b
  405aae:	e011      	b.n	405ad4 <_free_r+0x120>
  405ab0:	2954      	cmp	r1, #84	; 0x54
  405ab2:	d802      	bhi.n	405aba <_free_r+0x106>
  405ab4:	0b11      	lsrs	r1, r2, #12
  405ab6:	316e      	adds	r1, #110	; 0x6e
  405ab8:	e00c      	b.n	405ad4 <_free_r+0x120>
  405aba:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  405abe:	d802      	bhi.n	405ac6 <_free_r+0x112>
  405ac0:	0bd1      	lsrs	r1, r2, #15
  405ac2:	3177      	adds	r1, #119	; 0x77
  405ac4:	e006      	b.n	405ad4 <_free_r+0x120>
  405ac6:	f240 5054 	movw	r0, #1364	; 0x554
  405aca:	4281      	cmp	r1, r0
  405acc:	bf9a      	itte	ls
  405ace:	0c91      	lsrls	r1, r2, #18
  405ad0:	317c      	addls	r1, #124	; 0x7c
  405ad2:	217e      	movhi	r1, #126	; 0x7e
  405ad4:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  405ad8:	68a5      	ldr	r5, [r4, #8]
  405ada:	480e      	ldr	r0, [pc, #56]	; (405b14 <_free_r+0x160>)
  405adc:	42a5      	cmp	r5, r4
  405ade:	d001      	beq.n	405ae4 <_free_r+0x130>
  405ae0:	4629      	mov	r1, r5
  405ae2:	e00b      	b.n	405afc <_free_r+0x148>
  405ae4:	2201      	movs	r2, #1
  405ae6:	1089      	asrs	r1, r1, #2
  405ae8:	fa02 f101 	lsl.w	r1, r2, r1
  405aec:	6842      	ldr	r2, [r0, #4]
  405aee:	430a      	orrs	r2, r1
  405af0:	6042      	str	r2, [r0, #4]
  405af2:	4629      	mov	r1, r5
  405af4:	e008      	b.n	405b08 <_free_r+0x154>
  405af6:	6889      	ldr	r1, [r1, #8]
  405af8:	42a1      	cmp	r1, r4
  405afa:	d004      	beq.n	405b06 <_free_r+0x152>
  405afc:	6848      	ldr	r0, [r1, #4]
  405afe:	f020 0003 	bic.w	r0, r0, #3
  405b02:	4282      	cmp	r2, r0
  405b04:	d3f7      	bcc.n	405af6 <_free_r+0x142>
  405b06:	68cd      	ldr	r5, [r1, #12]
  405b08:	60dd      	str	r5, [r3, #12]
  405b0a:	6099      	str	r1, [r3, #8]
  405b0c:	60ab      	str	r3, [r5, #8]
  405b0e:	60cb      	str	r3, [r1, #12]
  405b10:	e77f      	b.n	405a12 <_free_r+0x5e>
  405b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405b14:	20000594 	.word	0x20000594
  405b18:	200009a0 	.word	0x200009a0
  405b1c:	20000bd0 	.word	0x20000bd0
  405b20:	2000059c 	.word	0x2000059c

00405b24 <__sfvwrite_r>:
  405b24:	6893      	ldr	r3, [r2, #8]
  405b26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b2a:	4680      	mov	r8, r0
  405b2c:	460c      	mov	r4, r1
  405b2e:	4691      	mov	r9, r2
  405b30:	b90b      	cbnz	r3, 405b36 <__sfvwrite_r+0x12>
  405b32:	2000      	movs	r0, #0
  405b34:	e13c      	b.n	405db0 <__sfvwrite_r+0x28c>
  405b36:	898b      	ldrh	r3, [r1, #12]
  405b38:	0718      	lsls	r0, r3, #28
  405b3a:	d50e      	bpl.n	405b5a <__sfvwrite_r+0x36>
  405b3c:	690b      	ldr	r3, [r1, #16]
  405b3e:	b163      	cbz	r3, 405b5a <__sfvwrite_r+0x36>
  405b40:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  405b44:	f8d9 6000 	ldr.w	r6, [r9]
  405b48:	f00a 0c02 	and.w	ip, sl, #2
  405b4c:	fa1f f38c 	uxth.w	r3, ip
  405b50:	b333      	cbz	r3, 405ba0 <__sfvwrite_r+0x7c>
  405b52:	f04f 0a00 	mov.w	sl, #0
  405b56:	4657      	mov	r7, sl
  405b58:	e01b      	b.n	405b92 <__sfvwrite_r+0x6e>
  405b5a:	4640      	mov	r0, r8
  405b5c:	4621      	mov	r1, r4
  405b5e:	f7fe fe11 	bl	404784 <__swsetup_r>
  405b62:	2800      	cmp	r0, #0
  405b64:	d0ec      	beq.n	405b40 <__sfvwrite_r+0x1c>
  405b66:	e121      	b.n	405dac <__sfvwrite_r+0x288>
  405b68:	4b93      	ldr	r3, [pc, #588]	; (405db8 <__sfvwrite_r+0x294>)
  405b6a:	4640      	mov	r0, r8
  405b6c:	429f      	cmp	r7, r3
  405b6e:	bf38      	it	cc
  405b70:	463b      	movcc	r3, r7
  405b72:	69e1      	ldr	r1, [r4, #28]
  405b74:	4652      	mov	r2, sl
  405b76:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405b78:	47a8      	blx	r5
  405b7a:	2800      	cmp	r0, #0
  405b7c:	f340 8112 	ble.w	405da4 <__sfvwrite_r+0x280>
  405b80:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405b84:	4482      	add	sl, r0
  405b86:	1a3f      	subs	r7, r7, r0
  405b88:	1a18      	subs	r0, r3, r0
  405b8a:	f8c9 0008 	str.w	r0, [r9, #8]
  405b8e:	2800      	cmp	r0, #0
  405b90:	d0cf      	beq.n	405b32 <__sfvwrite_r+0xe>
  405b92:	2f00      	cmp	r7, #0
  405b94:	d1e8      	bne.n	405b68 <__sfvwrite_r+0x44>
  405b96:	f8d6 a000 	ldr.w	sl, [r6]
  405b9a:	6877      	ldr	r7, [r6, #4]
  405b9c:	3608      	adds	r6, #8
  405b9e:	e7f8      	b.n	405b92 <__sfvwrite_r+0x6e>
  405ba0:	f01a 0a01 	ands.w	sl, sl, #1
  405ba4:	d004      	beq.n	405bb0 <__sfvwrite_r+0x8c>
  405ba6:	469b      	mov	fp, r3
  405ba8:	9301      	str	r3, [sp, #4]
  405baa:	461f      	mov	r7, r3
  405bac:	469a      	mov	sl, r3
  405bae:	e0bf      	b.n	405d30 <__sfvwrite_r+0x20c>
  405bb0:	4655      	mov	r5, sl
  405bb2:	b925      	cbnz	r5, 405bbe <__sfvwrite_r+0x9a>
  405bb4:	f8d6 a000 	ldr.w	sl, [r6]
  405bb8:	6875      	ldr	r5, [r6, #4]
  405bba:	3608      	adds	r6, #8
  405bbc:	e7f9      	b.n	405bb2 <__sfvwrite_r+0x8e>
  405bbe:	89a2      	ldrh	r2, [r4, #12]
  405bc0:	68a7      	ldr	r7, [r4, #8]
  405bc2:	0591      	lsls	r1, r2, #22
  405bc4:	d552      	bpl.n	405c6c <__sfvwrite_r+0x148>
  405bc6:	42bd      	cmp	r5, r7
  405bc8:	d342      	bcc.n	405c50 <__sfvwrite_r+0x12c>
  405bca:	f412 6f90 	tst.w	r2, #1152	; 0x480
  405bce:	d03d      	beq.n	405c4c <__sfvwrite_r+0x128>
  405bd0:	6921      	ldr	r1, [r4, #16]
  405bd2:	6823      	ldr	r3, [r4, #0]
  405bd4:	2002      	movs	r0, #2
  405bd6:	1a5b      	subs	r3, r3, r1
  405bd8:	9301      	str	r3, [sp, #4]
  405bda:	6963      	ldr	r3, [r4, #20]
  405bdc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  405be0:	fb93 fbf0 	sdiv	fp, r3, r0
  405be4:	9b01      	ldr	r3, [sp, #4]
  405be6:	1c58      	adds	r0, r3, #1
  405be8:	4428      	add	r0, r5
  405bea:	4583      	cmp	fp, r0
  405bec:	bf38      	it	cc
  405bee:	4683      	movcc	fp, r0
  405bf0:	0553      	lsls	r3, r2, #21
  405bf2:	4640      	mov	r0, r8
  405bf4:	d50f      	bpl.n	405c16 <__sfvwrite_r+0xf2>
  405bf6:	4659      	mov	r1, fp
  405bf8:	f000 f9d0 	bl	405f9c <_malloc_r>
  405bfc:	4607      	mov	r7, r0
  405bfe:	b1b8      	cbz	r0, 405c30 <__sfvwrite_r+0x10c>
  405c00:	9a01      	ldr	r2, [sp, #4]
  405c02:	6921      	ldr	r1, [r4, #16]
  405c04:	f000 fbe0 	bl	4063c8 <memcpy>
  405c08:	89a2      	ldrh	r2, [r4, #12]
  405c0a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405c0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405c12:	81a2      	strh	r2, [r4, #12]
  405c14:	e010      	b.n	405c38 <__sfvwrite_r+0x114>
  405c16:	465a      	mov	r2, fp
  405c18:	f000 ffe6 	bl	406be8 <_realloc_r>
  405c1c:	4607      	mov	r7, r0
  405c1e:	b958      	cbnz	r0, 405c38 <__sfvwrite_r+0x114>
  405c20:	4640      	mov	r0, r8
  405c22:	6921      	ldr	r1, [r4, #16]
  405c24:	f7ff fec6 	bl	4059b4 <_free_r>
  405c28:	89a3      	ldrh	r3, [r4, #12]
  405c2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405c2e:	81a3      	strh	r3, [r4, #12]
  405c30:	230c      	movs	r3, #12
  405c32:	f8c8 3000 	str.w	r3, [r8]
  405c36:	e0b5      	b.n	405da4 <__sfvwrite_r+0x280>
  405c38:	9b01      	ldr	r3, [sp, #4]
  405c3a:	6127      	str	r7, [r4, #16]
  405c3c:	441f      	add	r7, r3
  405c3e:	ebc3 030b 	rsb	r3, r3, fp
  405c42:	6027      	str	r7, [r4, #0]
  405c44:	f8c4 b014 	str.w	fp, [r4, #20]
  405c48:	462f      	mov	r7, r5
  405c4a:	60a3      	str	r3, [r4, #8]
  405c4c:	42bd      	cmp	r5, r7
  405c4e:	d200      	bcs.n	405c52 <__sfvwrite_r+0x12e>
  405c50:	462f      	mov	r7, r5
  405c52:	463a      	mov	r2, r7
  405c54:	6820      	ldr	r0, [r4, #0]
  405c56:	4651      	mov	r1, sl
  405c58:	f000 fbbf 	bl	4063da <memmove>
  405c5c:	68a3      	ldr	r3, [r4, #8]
  405c5e:	1bdb      	subs	r3, r3, r7
  405c60:	60a3      	str	r3, [r4, #8]
  405c62:	6823      	ldr	r3, [r4, #0]
  405c64:	441f      	add	r7, r3
  405c66:	6027      	str	r7, [r4, #0]
  405c68:	462f      	mov	r7, r5
  405c6a:	e02a      	b.n	405cc2 <__sfvwrite_r+0x19e>
  405c6c:	6820      	ldr	r0, [r4, #0]
  405c6e:	6923      	ldr	r3, [r4, #16]
  405c70:	4298      	cmp	r0, r3
  405c72:	d802      	bhi.n	405c7a <__sfvwrite_r+0x156>
  405c74:	6963      	ldr	r3, [r4, #20]
  405c76:	429d      	cmp	r5, r3
  405c78:	d213      	bcs.n	405ca2 <__sfvwrite_r+0x17e>
  405c7a:	42bd      	cmp	r5, r7
  405c7c:	bf38      	it	cc
  405c7e:	462f      	movcc	r7, r5
  405c80:	463a      	mov	r2, r7
  405c82:	4651      	mov	r1, sl
  405c84:	f000 fba9 	bl	4063da <memmove>
  405c88:	68a3      	ldr	r3, [r4, #8]
  405c8a:	6822      	ldr	r2, [r4, #0]
  405c8c:	1bdb      	subs	r3, r3, r7
  405c8e:	443a      	add	r2, r7
  405c90:	60a3      	str	r3, [r4, #8]
  405c92:	6022      	str	r2, [r4, #0]
  405c94:	b9ab      	cbnz	r3, 405cc2 <__sfvwrite_r+0x19e>
  405c96:	4640      	mov	r0, r8
  405c98:	4621      	mov	r1, r4
  405c9a:	f7ff fca8 	bl	4055ee <_fflush_r>
  405c9e:	b180      	cbz	r0, 405cc2 <__sfvwrite_r+0x19e>
  405ca0:	e080      	b.n	405da4 <__sfvwrite_r+0x280>
  405ca2:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  405ca6:	4575      	cmp	r5, lr
  405ca8:	bf38      	it	cc
  405caa:	46ae      	movcc	lr, r5
  405cac:	fb9e fef3 	sdiv	lr, lr, r3
  405cb0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405cb2:	4640      	mov	r0, r8
  405cb4:	69e1      	ldr	r1, [r4, #28]
  405cb6:	4652      	mov	r2, sl
  405cb8:	fb03 f30e 	mul.w	r3, r3, lr
  405cbc:	47b8      	blx	r7
  405cbe:	1e07      	subs	r7, r0, #0
  405cc0:	dd70      	ble.n	405da4 <__sfvwrite_r+0x280>
  405cc2:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405cc6:	44ba      	add	sl, r7
  405cc8:	1bed      	subs	r5, r5, r7
  405cca:	1bdf      	subs	r7, r3, r7
  405ccc:	f8c9 7008 	str.w	r7, [r9, #8]
  405cd0:	2f00      	cmp	r7, #0
  405cd2:	f47f af6e 	bne.w	405bb2 <__sfvwrite_r+0x8e>
  405cd6:	e72c      	b.n	405b32 <__sfvwrite_r+0xe>
  405cd8:	9d01      	ldr	r5, [sp, #4]
  405cda:	2d00      	cmp	r5, #0
  405cdc:	d031      	beq.n	405d42 <__sfvwrite_r+0x21e>
  405cde:	6820      	ldr	r0, [r4, #0]
  405ce0:	6922      	ldr	r2, [r4, #16]
  405ce2:	45d3      	cmp	fp, sl
  405ce4:	bf34      	ite	cc
  405ce6:	465b      	movcc	r3, fp
  405ce8:	4653      	movcs	r3, sl
  405cea:	4290      	cmp	r0, r2
  405cec:	68a5      	ldr	r5, [r4, #8]
  405cee:	f8d4 e014 	ldr.w	lr, [r4, #20]
  405cf2:	d936      	bls.n	405d62 <__sfvwrite_r+0x23e>
  405cf4:	4475      	add	r5, lr
  405cf6:	42ab      	cmp	r3, r5
  405cf8:	dd33      	ble.n	405d62 <__sfvwrite_r+0x23e>
  405cfa:	4639      	mov	r1, r7
  405cfc:	462a      	mov	r2, r5
  405cfe:	f000 fb6c 	bl	4063da <memmove>
  405d02:	6823      	ldr	r3, [r4, #0]
  405d04:	4640      	mov	r0, r8
  405d06:	442b      	add	r3, r5
  405d08:	6023      	str	r3, [r4, #0]
  405d0a:	4621      	mov	r1, r4
  405d0c:	f7ff fc6f 	bl	4055ee <_fflush_r>
  405d10:	2800      	cmp	r0, #0
  405d12:	d147      	bne.n	405da4 <__sfvwrite_r+0x280>
  405d14:	ebbb 0b05 	subs.w	fp, fp, r5
  405d18:	d03c      	beq.n	405d94 <__sfvwrite_r+0x270>
  405d1a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405d1e:	442f      	add	r7, r5
  405d20:	ebc5 0a0a 	rsb	sl, r5, sl
  405d24:	1b5d      	subs	r5, r3, r5
  405d26:	f8c9 5008 	str.w	r5, [r9, #8]
  405d2a:	2d00      	cmp	r5, #0
  405d2c:	f43f af01 	beq.w	405b32 <__sfvwrite_r+0xe>
  405d30:	f1ba 0f00 	cmp.w	sl, #0
  405d34:	d1d0      	bne.n	405cd8 <__sfvwrite_r+0x1b4>
  405d36:	2500      	movs	r5, #0
  405d38:	e896 0480 	ldmia.w	r6, {r7, sl}
  405d3c:	9501      	str	r5, [sp, #4]
  405d3e:	3608      	adds	r6, #8
  405d40:	e7f6      	b.n	405d30 <__sfvwrite_r+0x20c>
  405d42:	4638      	mov	r0, r7
  405d44:	210a      	movs	r1, #10
  405d46:	4652      	mov	r2, sl
  405d48:	f000 fb30 	bl	4063ac <memchr>
  405d4c:	b120      	cbz	r0, 405d58 <__sfvwrite_r+0x234>
  405d4e:	f100 0c01 	add.w	ip, r0, #1
  405d52:	ebc7 0b0c 	rsb	fp, r7, ip
  405d56:	e001      	b.n	405d5c <__sfvwrite_r+0x238>
  405d58:	f10a 0b01 	add.w	fp, sl, #1
  405d5c:	2501      	movs	r5, #1
  405d5e:	9501      	str	r5, [sp, #4]
  405d60:	e7bd      	b.n	405cde <__sfvwrite_r+0x1ba>
  405d62:	4573      	cmp	r3, lr
  405d64:	db08      	blt.n	405d78 <__sfvwrite_r+0x254>
  405d66:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405d68:	4640      	mov	r0, r8
  405d6a:	69e1      	ldr	r1, [r4, #28]
  405d6c:	463a      	mov	r2, r7
  405d6e:	4673      	mov	r3, lr
  405d70:	47a8      	blx	r5
  405d72:	1e05      	subs	r5, r0, #0
  405d74:	dcce      	bgt.n	405d14 <__sfvwrite_r+0x1f0>
  405d76:	e015      	b.n	405da4 <__sfvwrite_r+0x280>
  405d78:	461a      	mov	r2, r3
  405d7a:	4639      	mov	r1, r7
  405d7c:	9300      	str	r3, [sp, #0]
  405d7e:	f000 fb2c 	bl	4063da <memmove>
  405d82:	9b00      	ldr	r3, [sp, #0]
  405d84:	68a2      	ldr	r2, [r4, #8]
  405d86:	461d      	mov	r5, r3
  405d88:	1ad2      	subs	r2, r2, r3
  405d8a:	60a2      	str	r2, [r4, #8]
  405d8c:	6822      	ldr	r2, [r4, #0]
  405d8e:	441a      	add	r2, r3
  405d90:	6022      	str	r2, [r4, #0]
  405d92:	e7bf      	b.n	405d14 <__sfvwrite_r+0x1f0>
  405d94:	4640      	mov	r0, r8
  405d96:	4621      	mov	r1, r4
  405d98:	f7ff fc29 	bl	4055ee <_fflush_r>
  405d9c:	b910      	cbnz	r0, 405da4 <__sfvwrite_r+0x280>
  405d9e:	f8cd b004 	str.w	fp, [sp, #4]
  405da2:	e7ba      	b.n	405d1a <__sfvwrite_r+0x1f6>
  405da4:	89a3      	ldrh	r3, [r4, #12]
  405da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405daa:	81a3      	strh	r3, [r4, #12]
  405dac:	f04f 30ff 	mov.w	r0, #4294967295
  405db0:	b003      	add	sp, #12
  405db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405db6:	bf00      	nop
  405db8:	7ffffc00 	.word	0x7ffffc00

00405dbc <_fwalk>:
  405dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405dc0:	4688      	mov	r8, r1
  405dc2:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405dc6:	2600      	movs	r6, #0
  405dc8:	b18c      	cbz	r4, 405dee <_fwalk+0x32>
  405dca:	68a5      	ldr	r5, [r4, #8]
  405dcc:	6867      	ldr	r7, [r4, #4]
  405dce:	3f01      	subs	r7, #1
  405dd0:	d40b      	bmi.n	405dea <_fwalk+0x2e>
  405dd2:	89ab      	ldrh	r3, [r5, #12]
  405dd4:	2b01      	cmp	r3, #1
  405dd6:	d906      	bls.n	405de6 <_fwalk+0x2a>
  405dd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405ddc:	3301      	adds	r3, #1
  405dde:	d002      	beq.n	405de6 <_fwalk+0x2a>
  405de0:	4628      	mov	r0, r5
  405de2:	47c0      	blx	r8
  405de4:	4306      	orrs	r6, r0
  405de6:	3568      	adds	r5, #104	; 0x68
  405de8:	e7f1      	b.n	405dce <_fwalk+0x12>
  405dea:	6824      	ldr	r4, [r4, #0]
  405dec:	e7ec      	b.n	405dc8 <_fwalk+0xc>
  405dee:	4630      	mov	r0, r6
  405df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405df4 <_fwalk_reent>:
  405df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405df8:	4680      	mov	r8, r0
  405dfa:	4689      	mov	r9, r1
  405dfc:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405e00:	2600      	movs	r6, #0
  405e02:	b194      	cbz	r4, 405e2a <_fwalk_reent+0x36>
  405e04:	68a5      	ldr	r5, [r4, #8]
  405e06:	6867      	ldr	r7, [r4, #4]
  405e08:	3f01      	subs	r7, #1
  405e0a:	d40c      	bmi.n	405e26 <_fwalk_reent+0x32>
  405e0c:	89ab      	ldrh	r3, [r5, #12]
  405e0e:	2b01      	cmp	r3, #1
  405e10:	d907      	bls.n	405e22 <_fwalk_reent+0x2e>
  405e12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405e16:	3301      	adds	r3, #1
  405e18:	d003      	beq.n	405e22 <_fwalk_reent+0x2e>
  405e1a:	4640      	mov	r0, r8
  405e1c:	4629      	mov	r1, r5
  405e1e:	47c8      	blx	r9
  405e20:	4306      	orrs	r6, r0
  405e22:	3568      	adds	r5, #104	; 0x68
  405e24:	e7f0      	b.n	405e08 <_fwalk_reent+0x14>
  405e26:	6824      	ldr	r4, [r4, #0]
  405e28:	e7eb      	b.n	405e02 <_fwalk_reent+0xe>
  405e2a:	4630      	mov	r0, r6
  405e2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405e30 <_setlocale_r>:
  405e30:	b510      	push	{r4, lr}
  405e32:	4614      	mov	r4, r2
  405e34:	b90a      	cbnz	r2, 405e3a <_setlocale_r+0xa>
  405e36:	480b      	ldr	r0, [pc, #44]	; (405e64 <_setlocale_r+0x34>)
  405e38:	bd10      	pop	{r4, pc}
  405e3a:	4610      	mov	r0, r2
  405e3c:	490a      	ldr	r1, [pc, #40]	; (405e68 <_setlocale_r+0x38>)
  405e3e:	f001 f8f4 	bl	40702a <strcmp>
  405e42:	2800      	cmp	r0, #0
  405e44:	d0f7      	beq.n	405e36 <_setlocale_r+0x6>
  405e46:	4620      	mov	r0, r4
  405e48:	4906      	ldr	r1, [pc, #24]	; (405e64 <_setlocale_r+0x34>)
  405e4a:	f001 f8ee 	bl	40702a <strcmp>
  405e4e:	2800      	cmp	r0, #0
  405e50:	d0f1      	beq.n	405e36 <_setlocale_r+0x6>
  405e52:	4620      	mov	r0, r4
  405e54:	4905      	ldr	r1, [pc, #20]	; (405e6c <_setlocale_r+0x3c>)
  405e56:	f001 f8e8 	bl	40702a <strcmp>
  405e5a:	2800      	cmp	r0, #0
  405e5c:	4801      	ldr	r0, [pc, #4]	; (405e64 <_setlocale_r+0x34>)
  405e5e:	bf18      	it	ne
  405e60:	2000      	movne	r0, #0
  405e62:	bd10      	pop	{r4, pc}
  405e64:	00408c10 	.word	0x00408c10
  405e68:	00408c95 	.word	0x00408c95
  405e6c:	00408c13 	.word	0x00408c13

00405e70 <__locale_charset>:
  405e70:	4800      	ldr	r0, [pc, #0]	; (405e74 <__locale_charset+0x4>)
  405e72:	4770      	bx	lr
  405e74:	20000518 	.word	0x20000518

00405e78 <__locale_mb_cur_max>:
  405e78:	4b01      	ldr	r3, [pc, #4]	; (405e80 <__locale_mb_cur_max+0x8>)
  405e7a:	6a18      	ldr	r0, [r3, #32]
  405e7c:	4770      	bx	lr
  405e7e:	bf00      	nop
  405e80:	20000518 	.word	0x20000518

00405e84 <__locale_msgcharset>:
  405e84:	4800      	ldr	r0, [pc, #0]	; (405e88 <__locale_msgcharset+0x4>)
  405e86:	4770      	bx	lr
  405e88:	2000053c 	.word	0x2000053c

00405e8c <__locale_cjk_lang>:
  405e8c:	2000      	movs	r0, #0
  405e8e:	4770      	bx	lr

00405e90 <_localeconv_r>:
  405e90:	4800      	ldr	r0, [pc, #0]	; (405e94 <_localeconv_r+0x4>)
  405e92:	4770      	bx	lr
  405e94:	2000055c 	.word	0x2000055c

00405e98 <setlocale>:
  405e98:	460a      	mov	r2, r1
  405e9a:	4903      	ldr	r1, [pc, #12]	; (405ea8 <setlocale+0x10>)
  405e9c:	4603      	mov	r3, r0
  405e9e:	6808      	ldr	r0, [r1, #0]
  405ea0:	4619      	mov	r1, r3
  405ea2:	f7ff bfc5 	b.w	405e30 <_setlocale_r>
  405ea6:	bf00      	nop
  405ea8:	200000e8 	.word	0x200000e8

00405eac <localeconv>:
  405eac:	4800      	ldr	r0, [pc, #0]	; (405eb0 <localeconv+0x4>)
  405eae:	4770      	bx	lr
  405eb0:	2000055c 	.word	0x2000055c

00405eb4 <__smakebuf_r>:
  405eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  405eb6:	898b      	ldrh	r3, [r1, #12]
  405eb8:	b091      	sub	sp, #68	; 0x44
  405eba:	079d      	lsls	r5, r3, #30
  405ebc:	4606      	mov	r6, r0
  405ebe:	460c      	mov	r4, r1
  405ec0:	d43a      	bmi.n	405f38 <__smakebuf_r+0x84>
  405ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ec6:	2900      	cmp	r1, #0
  405ec8:	da0b      	bge.n	405ee2 <__smakebuf_r+0x2e>
  405eca:	89a3      	ldrh	r3, [r4, #12]
  405ecc:	2700      	movs	r7, #0
  405ece:	f013 0f80 	tst.w	r3, #128	; 0x80
  405ed2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405ed6:	bf0c      	ite	eq
  405ed8:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  405edc:	2540      	movne	r5, #64	; 0x40
  405ede:	81a3      	strh	r3, [r4, #12]
  405ee0:	e01f      	b.n	405f22 <__smakebuf_r+0x6e>
  405ee2:	aa01      	add	r2, sp, #4
  405ee4:	f001 fea4 	bl	407c30 <_fstat_r>
  405ee8:	2800      	cmp	r0, #0
  405eea:	dbee      	blt.n	405eca <__smakebuf_r+0x16>
  405eec:	9b02      	ldr	r3, [sp, #8]
  405eee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  405ef2:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  405ef6:	424f      	negs	r7, r1
  405ef8:	414f      	adcs	r7, r1
  405efa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  405efe:	89a3      	ldrh	r3, [r4, #12]
  405f00:	d10a      	bne.n	405f18 <__smakebuf_r+0x64>
  405f02:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  405f04:	491b      	ldr	r1, [pc, #108]	; (405f74 <__smakebuf_r+0xc0>)
  405f06:	428a      	cmp	r2, r1
  405f08:	d106      	bne.n	405f18 <__smakebuf_r+0x64>
  405f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  405f0e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405f12:	81a3      	strh	r3, [r4, #12]
  405f14:	64e5      	str	r5, [r4, #76]	; 0x4c
  405f16:	e004      	b.n	405f22 <__smakebuf_r+0x6e>
  405f18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405f1c:	81a3      	strh	r3, [r4, #12]
  405f1e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405f22:	4630      	mov	r0, r6
  405f24:	4629      	mov	r1, r5
  405f26:	f000 f839 	bl	405f9c <_malloc_r>
  405f2a:	b960      	cbnz	r0, 405f46 <__smakebuf_r+0x92>
  405f2c:	89a3      	ldrh	r3, [r4, #12]
  405f2e:	059a      	lsls	r2, r3, #22
  405f30:	d41d      	bmi.n	405f6e <__smakebuf_r+0xba>
  405f32:	f043 0302 	orr.w	r3, r3, #2
  405f36:	81a3      	strh	r3, [r4, #12]
  405f38:	f104 0343 	add.w	r3, r4, #67	; 0x43
  405f3c:	6023      	str	r3, [r4, #0]
  405f3e:	6123      	str	r3, [r4, #16]
  405f40:	2301      	movs	r3, #1
  405f42:	6163      	str	r3, [r4, #20]
  405f44:	e013      	b.n	405f6e <__smakebuf_r+0xba>
  405f46:	4b0c      	ldr	r3, [pc, #48]	; (405f78 <__smakebuf_r+0xc4>)
  405f48:	63f3      	str	r3, [r6, #60]	; 0x3c
  405f4a:	89a3      	ldrh	r3, [r4, #12]
  405f4c:	6020      	str	r0, [r4, #0]
  405f4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405f52:	81a3      	strh	r3, [r4, #12]
  405f54:	6120      	str	r0, [r4, #16]
  405f56:	6165      	str	r5, [r4, #20]
  405f58:	b14f      	cbz	r7, 405f6e <__smakebuf_r+0xba>
  405f5a:	4630      	mov	r0, r6
  405f5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405f60:	f001 fe78 	bl	407c54 <_isatty_r>
  405f64:	b118      	cbz	r0, 405f6e <__smakebuf_r+0xba>
  405f66:	89a3      	ldrh	r3, [r4, #12]
  405f68:	f043 0301 	orr.w	r3, r3, #1
  405f6c:	81a3      	strh	r3, [r4, #12]
  405f6e:	b011      	add	sp, #68	; 0x44
  405f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f72:	bf00      	nop
  405f74:	00406fff 	.word	0x00406fff
  405f78:	0040563d 	.word	0x0040563d

00405f7c <malloc>:
  405f7c:	4b02      	ldr	r3, [pc, #8]	; (405f88 <malloc+0xc>)
  405f7e:	4601      	mov	r1, r0
  405f80:	6818      	ldr	r0, [r3, #0]
  405f82:	f000 b80b 	b.w	405f9c <_malloc_r>
  405f86:	bf00      	nop
  405f88:	200000e8 	.word	0x200000e8

00405f8c <free>:
  405f8c:	4b02      	ldr	r3, [pc, #8]	; (405f98 <free+0xc>)
  405f8e:	4601      	mov	r1, r0
  405f90:	6818      	ldr	r0, [r3, #0]
  405f92:	f7ff bd0f 	b.w	4059b4 <_free_r>
  405f96:	bf00      	nop
  405f98:	200000e8 	.word	0x200000e8

00405f9c <_malloc_r>:
  405f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405fa0:	f101 040b 	add.w	r4, r1, #11
  405fa4:	2c16      	cmp	r4, #22
  405fa6:	4607      	mov	r7, r0
  405fa8:	d903      	bls.n	405fb2 <_malloc_r+0x16>
  405faa:	f034 0407 	bics.w	r4, r4, #7
  405fae:	d501      	bpl.n	405fb4 <_malloc_r+0x18>
  405fb0:	e002      	b.n	405fb8 <_malloc_r+0x1c>
  405fb2:	2410      	movs	r4, #16
  405fb4:	428c      	cmp	r4, r1
  405fb6:	d202      	bcs.n	405fbe <_malloc_r+0x22>
  405fb8:	230c      	movs	r3, #12
  405fba:	603b      	str	r3, [r7, #0]
  405fbc:	e1de      	b.n	40637c <_malloc_r+0x3e0>
  405fbe:	4638      	mov	r0, r7
  405fc0:	f000 fa26 	bl	406410 <__malloc_lock>
  405fc4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  405fc8:	4da3      	ldr	r5, [pc, #652]	; (406258 <_malloc_r+0x2bc>)
  405fca:	d214      	bcs.n	405ff6 <_malloc_r+0x5a>
  405fcc:	08e2      	lsrs	r2, r4, #3
  405fce:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  405fd2:	68de      	ldr	r6, [r3, #12]
  405fd4:	429e      	cmp	r6, r3
  405fd6:	d106      	bne.n	405fe6 <_malloc_r+0x4a>
  405fd8:	f106 0308 	add.w	r3, r6, #8
  405fdc:	6976      	ldr	r6, [r6, #20]
  405fde:	429e      	cmp	r6, r3
  405fe0:	bf08      	it	eq
  405fe2:	3202      	addeq	r2, #2
  405fe4:	d043      	beq.n	40606e <_malloc_r+0xd2>
  405fe6:	6873      	ldr	r3, [r6, #4]
  405fe8:	68f2      	ldr	r2, [r6, #12]
  405fea:	68b1      	ldr	r1, [r6, #8]
  405fec:	f023 0303 	bic.w	r3, r3, #3
  405ff0:	60ca      	str	r2, [r1, #12]
  405ff2:	6091      	str	r1, [r2, #8]
  405ff4:	e05d      	b.n	4060b2 <_malloc_r+0x116>
  405ff6:	0a62      	lsrs	r2, r4, #9
  405ff8:	d01a      	beq.n	406030 <_malloc_r+0x94>
  405ffa:	2a04      	cmp	r2, #4
  405ffc:	d802      	bhi.n	406004 <_malloc_r+0x68>
  405ffe:	09a2      	lsrs	r2, r4, #6
  406000:	3238      	adds	r2, #56	; 0x38
  406002:	e018      	b.n	406036 <_malloc_r+0x9a>
  406004:	2a14      	cmp	r2, #20
  406006:	d801      	bhi.n	40600c <_malloc_r+0x70>
  406008:	325b      	adds	r2, #91	; 0x5b
  40600a:	e014      	b.n	406036 <_malloc_r+0x9a>
  40600c:	2a54      	cmp	r2, #84	; 0x54
  40600e:	d802      	bhi.n	406016 <_malloc_r+0x7a>
  406010:	0b22      	lsrs	r2, r4, #12
  406012:	326e      	adds	r2, #110	; 0x6e
  406014:	e00f      	b.n	406036 <_malloc_r+0x9a>
  406016:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40601a:	d802      	bhi.n	406022 <_malloc_r+0x86>
  40601c:	0be2      	lsrs	r2, r4, #15
  40601e:	3277      	adds	r2, #119	; 0x77
  406020:	e009      	b.n	406036 <_malloc_r+0x9a>
  406022:	f240 5354 	movw	r3, #1364	; 0x554
  406026:	429a      	cmp	r2, r3
  406028:	d804      	bhi.n	406034 <_malloc_r+0x98>
  40602a:	0ca2      	lsrs	r2, r4, #18
  40602c:	327c      	adds	r2, #124	; 0x7c
  40602e:	e002      	b.n	406036 <_malloc_r+0x9a>
  406030:	223f      	movs	r2, #63	; 0x3f
  406032:	e000      	b.n	406036 <_malloc_r+0x9a>
  406034:	227e      	movs	r2, #126	; 0x7e
  406036:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  40603a:	68de      	ldr	r6, [r3, #12]
  40603c:	429e      	cmp	r6, r3
  40603e:	d015      	beq.n	40606c <_malloc_r+0xd0>
  406040:	6871      	ldr	r1, [r6, #4]
  406042:	f021 0103 	bic.w	r1, r1, #3
  406046:	1b08      	subs	r0, r1, r4
  406048:	280f      	cmp	r0, #15
  40604a:	dd01      	ble.n	406050 <_malloc_r+0xb4>
  40604c:	3a01      	subs	r2, #1
  40604e:	e00d      	b.n	40606c <_malloc_r+0xd0>
  406050:	2800      	cmp	r0, #0
  406052:	db09      	blt.n	406068 <_malloc_r+0xcc>
  406054:	68f3      	ldr	r3, [r6, #12]
  406056:	68b2      	ldr	r2, [r6, #8]
  406058:	60d3      	str	r3, [r2, #12]
  40605a:	609a      	str	r2, [r3, #8]
  40605c:	1873      	adds	r3, r6, r1
  40605e:	685a      	ldr	r2, [r3, #4]
  406060:	f042 0201 	orr.w	r2, r2, #1
  406064:	605a      	str	r2, [r3, #4]
  406066:	e194      	b.n	406392 <_malloc_r+0x3f6>
  406068:	68f6      	ldr	r6, [r6, #12]
  40606a:	e7e7      	b.n	40603c <_malloc_r+0xa0>
  40606c:	3201      	adds	r2, #1
  40606e:	497a      	ldr	r1, [pc, #488]	; (406258 <_malloc_r+0x2bc>)
  406070:	692e      	ldr	r6, [r5, #16]
  406072:	f101 0008 	add.w	r0, r1, #8
  406076:	4286      	cmp	r6, r0
  406078:	4686      	mov	lr, r0
  40607a:	d06d      	beq.n	406158 <_malloc_r+0x1bc>
  40607c:	6873      	ldr	r3, [r6, #4]
  40607e:	f023 0303 	bic.w	r3, r3, #3
  406082:	ebc4 0c03 	rsb	ip, r4, r3
  406086:	f1bc 0f0f 	cmp.w	ip, #15
  40608a:	dd0d      	ble.n	4060a8 <_malloc_r+0x10c>
  40608c:	1933      	adds	r3, r6, r4
  40608e:	f04c 0201 	orr.w	r2, ip, #1
  406092:	f044 0401 	orr.w	r4, r4, #1
  406096:	6074      	str	r4, [r6, #4]
  406098:	614b      	str	r3, [r1, #20]
  40609a:	610b      	str	r3, [r1, #16]
  40609c:	60d8      	str	r0, [r3, #12]
  40609e:	6098      	str	r0, [r3, #8]
  4060a0:	605a      	str	r2, [r3, #4]
  4060a2:	f843 c00c 	str.w	ip, [r3, ip]
  4060a6:	e174      	b.n	406392 <_malloc_r+0x3f6>
  4060a8:	f1bc 0f00 	cmp.w	ip, #0
  4060ac:	6148      	str	r0, [r1, #20]
  4060ae:	6108      	str	r0, [r1, #16]
  4060b0:	db01      	blt.n	4060b6 <_malloc_r+0x11a>
  4060b2:	4433      	add	r3, r6
  4060b4:	e7d3      	b.n	40605e <_malloc_r+0xc2>
  4060b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4060ba:	d211      	bcs.n	4060e0 <_malloc_r+0x144>
  4060bc:	08db      	lsrs	r3, r3, #3
  4060be:	1098      	asrs	r0, r3, #2
  4060c0:	f04f 0c01 	mov.w	ip, #1
  4060c4:	fa0c fc00 	lsl.w	ip, ip, r0
  4060c8:	6848      	ldr	r0, [r1, #4]
  4060ca:	ea4c 0000 	orr.w	r0, ip, r0
  4060ce:	6048      	str	r0, [r1, #4]
  4060d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4060d4:	688b      	ldr	r3, [r1, #8]
  4060d6:	60f1      	str	r1, [r6, #12]
  4060d8:	60b3      	str	r3, [r6, #8]
  4060da:	608e      	str	r6, [r1, #8]
  4060dc:	60de      	str	r6, [r3, #12]
  4060de:	e03b      	b.n	406158 <_malloc_r+0x1bc>
  4060e0:	0a58      	lsrs	r0, r3, #9
  4060e2:	2804      	cmp	r0, #4
  4060e4:	d802      	bhi.n	4060ec <_malloc_r+0x150>
  4060e6:	0998      	lsrs	r0, r3, #6
  4060e8:	3038      	adds	r0, #56	; 0x38
  4060ea:	e015      	b.n	406118 <_malloc_r+0x17c>
  4060ec:	2814      	cmp	r0, #20
  4060ee:	d801      	bhi.n	4060f4 <_malloc_r+0x158>
  4060f0:	305b      	adds	r0, #91	; 0x5b
  4060f2:	e011      	b.n	406118 <_malloc_r+0x17c>
  4060f4:	2854      	cmp	r0, #84	; 0x54
  4060f6:	d802      	bhi.n	4060fe <_malloc_r+0x162>
  4060f8:	0b18      	lsrs	r0, r3, #12
  4060fa:	306e      	adds	r0, #110	; 0x6e
  4060fc:	e00c      	b.n	406118 <_malloc_r+0x17c>
  4060fe:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  406102:	d802      	bhi.n	40610a <_malloc_r+0x16e>
  406104:	0bd8      	lsrs	r0, r3, #15
  406106:	3077      	adds	r0, #119	; 0x77
  406108:	e006      	b.n	406118 <_malloc_r+0x17c>
  40610a:	f240 5154 	movw	r1, #1364	; 0x554
  40610e:	4288      	cmp	r0, r1
  406110:	bf9a      	itte	ls
  406112:	0c98      	lsrls	r0, r3, #18
  406114:	307c      	addls	r0, #124	; 0x7c
  406116:	207e      	movhi	r0, #126	; 0x7e
  406118:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  40611c:	f8dc 1008 	ldr.w	r1, [ip, #8]
  406120:	f8df 8134 	ldr.w	r8, [pc, #308]	; 406258 <_malloc_r+0x2bc>
  406124:	4561      	cmp	r1, ip
  406126:	d10d      	bne.n	406144 <_malloc_r+0x1a8>
  406128:	2301      	movs	r3, #1
  40612a:	1080      	asrs	r0, r0, #2
  40612c:	fa03 f000 	lsl.w	r0, r3, r0
  406130:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406134:	4303      	orrs	r3, r0
  406136:	f8c8 3004 	str.w	r3, [r8, #4]
  40613a:	460b      	mov	r3, r1
  40613c:	e008      	b.n	406150 <_malloc_r+0x1b4>
  40613e:	6889      	ldr	r1, [r1, #8]
  406140:	4561      	cmp	r1, ip
  406142:	d004      	beq.n	40614e <_malloc_r+0x1b2>
  406144:	6848      	ldr	r0, [r1, #4]
  406146:	f020 0003 	bic.w	r0, r0, #3
  40614a:	4283      	cmp	r3, r0
  40614c:	d3f7      	bcc.n	40613e <_malloc_r+0x1a2>
  40614e:	68cb      	ldr	r3, [r1, #12]
  406150:	60f3      	str	r3, [r6, #12]
  406152:	60b1      	str	r1, [r6, #8]
  406154:	609e      	str	r6, [r3, #8]
  406156:	60ce      	str	r6, [r1, #12]
  406158:	2101      	movs	r1, #1
  40615a:	1093      	asrs	r3, r2, #2
  40615c:	fa01 f303 	lsl.w	r3, r1, r3
  406160:	6869      	ldr	r1, [r5, #4]
  406162:	428b      	cmp	r3, r1
  406164:	d85d      	bhi.n	406222 <_malloc_r+0x286>
  406166:	420b      	tst	r3, r1
  406168:	d106      	bne.n	406178 <_malloc_r+0x1dc>
  40616a:	f022 0203 	bic.w	r2, r2, #3
  40616e:	005b      	lsls	r3, r3, #1
  406170:	420b      	tst	r3, r1
  406172:	f102 0204 	add.w	r2, r2, #4
  406176:	d0fa      	beq.n	40616e <_malloc_r+0x1d2>
  406178:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  40617c:	4680      	mov	r8, r0
  40617e:	4694      	mov	ip, r2
  406180:	f8d8 600c 	ldr.w	r6, [r8, #12]
  406184:	4546      	cmp	r6, r8
  406186:	d02d      	beq.n	4061e4 <_malloc_r+0x248>
  406188:	6871      	ldr	r1, [r6, #4]
  40618a:	f021 0903 	bic.w	r9, r1, #3
  40618e:	ebc4 0109 	rsb	r1, r4, r9
  406192:	290f      	cmp	r1, #15
  406194:	dd13      	ble.n	4061be <_malloc_r+0x222>
  406196:	1933      	adds	r3, r6, r4
  406198:	f044 0401 	orr.w	r4, r4, #1
  40619c:	68f2      	ldr	r2, [r6, #12]
  40619e:	6074      	str	r4, [r6, #4]
  4061a0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4061a4:	60c2      	str	r2, [r0, #12]
  4061a6:	6090      	str	r0, [r2, #8]
  4061a8:	f041 0201 	orr.w	r2, r1, #1
  4061ac:	616b      	str	r3, [r5, #20]
  4061ae:	612b      	str	r3, [r5, #16]
  4061b0:	f8c3 e00c 	str.w	lr, [r3, #12]
  4061b4:	f8c3 e008 	str.w	lr, [r3, #8]
  4061b8:	605a      	str	r2, [r3, #4]
  4061ba:	5059      	str	r1, [r3, r1]
  4061bc:	e00c      	b.n	4061d8 <_malloc_r+0x23c>
  4061be:	2900      	cmp	r1, #0
  4061c0:	db0e      	blt.n	4061e0 <_malloc_r+0x244>
  4061c2:	eb06 0109 	add.w	r1, r6, r9
  4061c6:	684b      	ldr	r3, [r1, #4]
  4061c8:	f043 0301 	orr.w	r3, r3, #1
  4061cc:	604b      	str	r3, [r1, #4]
  4061ce:	68f3      	ldr	r3, [r6, #12]
  4061d0:	f856 2f08 	ldr.w	r2, [r6, #8]!
  4061d4:	60d3      	str	r3, [r2, #12]
  4061d6:	609a      	str	r2, [r3, #8]
  4061d8:	4638      	mov	r0, r7
  4061da:	f000 f91a 	bl	406412 <__malloc_unlock>
  4061de:	e0dc      	b.n	40639a <_malloc_r+0x3fe>
  4061e0:	68f6      	ldr	r6, [r6, #12]
  4061e2:	e7cf      	b.n	406184 <_malloc_r+0x1e8>
  4061e4:	f10c 0c01 	add.w	ip, ip, #1
  4061e8:	f01c 0f03 	tst.w	ip, #3
  4061ec:	f108 0808 	add.w	r8, r8, #8
  4061f0:	d1c6      	bne.n	406180 <_malloc_r+0x1e4>
  4061f2:	0791      	lsls	r1, r2, #30
  4061f4:	d104      	bne.n	406200 <_malloc_r+0x264>
  4061f6:	686a      	ldr	r2, [r5, #4]
  4061f8:	ea22 0203 	bic.w	r2, r2, r3
  4061fc:	606a      	str	r2, [r5, #4]
  4061fe:	e005      	b.n	40620c <_malloc_r+0x270>
  406200:	f1a0 0108 	sub.w	r1, r0, #8
  406204:	6800      	ldr	r0, [r0, #0]
  406206:	3a01      	subs	r2, #1
  406208:	4288      	cmp	r0, r1
  40620a:	d0f2      	beq.n	4061f2 <_malloc_r+0x256>
  40620c:	6869      	ldr	r1, [r5, #4]
  40620e:	005b      	lsls	r3, r3, #1
  406210:	428b      	cmp	r3, r1
  406212:	d806      	bhi.n	406222 <_malloc_r+0x286>
  406214:	b12b      	cbz	r3, 406222 <_malloc_r+0x286>
  406216:	4662      	mov	r2, ip
  406218:	420b      	tst	r3, r1
  40621a:	d1ad      	bne.n	406178 <_malloc_r+0x1dc>
  40621c:	3204      	adds	r2, #4
  40621e:	005b      	lsls	r3, r3, #1
  406220:	e7fa      	b.n	406218 <_malloc_r+0x27c>
  406222:	f8d5 9008 	ldr.w	r9, [r5, #8]
  406226:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40622a:	f023 0b03 	bic.w	fp, r3, #3
  40622e:	45a3      	cmp	fp, r4
  406230:	d304      	bcc.n	40623c <_malloc_r+0x2a0>
  406232:	ebc4 030b 	rsb	r3, r4, fp
  406236:	2b0f      	cmp	r3, #15
  406238:	f300 80a2 	bgt.w	406380 <_malloc_r+0x3e4>
  40623c:	4907      	ldr	r1, [pc, #28]	; (40625c <_malloc_r+0x2c0>)
  40623e:	eb09 030b 	add.w	r3, r9, fp
  406242:	680a      	ldr	r2, [r1, #0]
  406244:	4688      	mov	r8, r1
  406246:	eb04 0a02 	add.w	sl, r4, r2
  40624a:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  40624e:	3201      	adds	r2, #1
  406250:	d106      	bne.n	406260 <_malloc_r+0x2c4>
  406252:	f10a 0a10 	add.w	sl, sl, #16
  406256:	e00b      	b.n	406270 <_malloc_r+0x2d4>
  406258:	20000594 	.word	0x20000594
  40625c:	20000bd0 	.word	0x20000bd0
  406260:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  406264:	f10a 0a0f 	add.w	sl, sl, #15
  406268:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40626c:	f02a 0a0f 	bic.w	sl, sl, #15
  406270:	4638      	mov	r0, r7
  406272:	4651      	mov	r1, sl
  406274:	9301      	str	r3, [sp, #4]
  406276:	f000 fe83 	bl	406f80 <_sbrk_r>
  40627a:	1c42      	adds	r2, r0, #1
  40627c:	4606      	mov	r6, r0
  40627e:	9b01      	ldr	r3, [sp, #4]
  406280:	d06f      	beq.n	406362 <_malloc_r+0x3c6>
  406282:	4298      	cmp	r0, r3
  406284:	d201      	bcs.n	40628a <_malloc_r+0x2ee>
  406286:	45a9      	cmp	r9, r5
  406288:	d16b      	bne.n	406362 <_malloc_r+0x3c6>
  40628a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40628e:	429e      	cmp	r6, r3
  406290:	4452      	add	r2, sl
  406292:	f8c8 2004 	str.w	r2, [r8, #4]
  406296:	d108      	bne.n	4062aa <_malloc_r+0x30e>
  406298:	f3c6 010b 	ubfx	r1, r6, #0, #12
  40629c:	b929      	cbnz	r1, 4062aa <_malloc_r+0x30e>
  40629e:	68ab      	ldr	r3, [r5, #8]
  4062a0:	44da      	add	sl, fp
  4062a2:	f04a 0201 	orr.w	r2, sl, #1
  4062a6:	605a      	str	r2, [r3, #4]
  4062a8:	e04d      	b.n	406346 <_malloc_r+0x3aa>
  4062aa:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  4062ae:	3101      	adds	r1, #1
  4062b0:	d103      	bne.n	4062ba <_malloc_r+0x31e>
  4062b2:	4b3c      	ldr	r3, [pc, #240]	; (4063a4 <_malloc_r+0x408>)
  4062b4:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  4062b8:	e003      	b.n	4062c2 <_malloc_r+0x326>
  4062ba:	1af3      	subs	r3, r6, r3
  4062bc:	441a      	add	r2, r3
  4062be:	f8c8 2004 	str.w	r2, [r8, #4]
  4062c2:	f016 0307 	ands.w	r3, r6, #7
  4062c6:	bf1c      	itt	ne
  4062c8:	f1c3 0308 	rsbne	r3, r3, #8
  4062cc:	18f6      	addne	r6, r6, r3
  4062ce:	44b2      	add	sl, r6
  4062d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4062d4:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4062d8:	ebca 0a03 	rsb	sl, sl, r3
  4062dc:	4651      	mov	r1, sl
  4062de:	4638      	mov	r0, r7
  4062e0:	f000 fe4e 	bl	406f80 <_sbrk_r>
  4062e4:	1c43      	adds	r3, r0, #1
  4062e6:	bf04      	itt	eq
  4062e8:	4630      	moveq	r0, r6
  4062ea:	f04f 0a00 	moveq.w	sl, #0
  4062ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4062f2:	1b80      	subs	r0, r0, r6
  4062f4:	4450      	add	r0, sl
  4062f6:	4453      	add	r3, sl
  4062f8:	f040 0001 	orr.w	r0, r0, #1
  4062fc:	45a9      	cmp	r9, r5
  4062fe:	60ae      	str	r6, [r5, #8]
  406300:	f8c8 3004 	str.w	r3, [r8, #4]
  406304:	6070      	str	r0, [r6, #4]
  406306:	d01e      	beq.n	406346 <_malloc_r+0x3aa>
  406308:	f1bb 0f0f 	cmp.w	fp, #15
  40630c:	d802      	bhi.n	406314 <_malloc_r+0x378>
  40630e:	2301      	movs	r3, #1
  406310:	6073      	str	r3, [r6, #4]
  406312:	e026      	b.n	406362 <_malloc_r+0x3c6>
  406314:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406318:	f1ab 0b0c 	sub.w	fp, fp, #12
  40631c:	f02b 0b07 	bic.w	fp, fp, #7
  406320:	f003 0301 	and.w	r3, r3, #1
  406324:	ea4b 0303 	orr.w	r3, fp, r3
  406328:	f8c9 3004 	str.w	r3, [r9, #4]
  40632c:	2205      	movs	r2, #5
  40632e:	eb09 030b 	add.w	r3, r9, fp
  406332:	f1bb 0f0f 	cmp.w	fp, #15
  406336:	605a      	str	r2, [r3, #4]
  406338:	609a      	str	r2, [r3, #8]
  40633a:	d904      	bls.n	406346 <_malloc_r+0x3aa>
  40633c:	4638      	mov	r0, r7
  40633e:	f109 0108 	add.w	r1, r9, #8
  406342:	f7ff fb37 	bl	4059b4 <_free_r>
  406346:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40634a:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  40634e:	4293      	cmp	r3, r2
  406350:	bf84      	itt	hi
  406352:	4a15      	ldrhi	r2, [pc, #84]	; (4063a8 <_malloc_r+0x40c>)
  406354:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  406356:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  40635a:	4293      	cmp	r3, r2
  40635c:	bf84      	itt	hi
  40635e:	4a12      	ldrhi	r2, [pc, #72]	; (4063a8 <_malloc_r+0x40c>)
  406360:	6313      	strhi	r3, [r2, #48]	; 0x30
  406362:	68ab      	ldr	r3, [r5, #8]
  406364:	685a      	ldr	r2, [r3, #4]
  406366:	f022 0203 	bic.w	r2, r2, #3
  40636a:	42a2      	cmp	r2, r4
  40636c:	ebc4 0302 	rsb	r3, r4, r2
  406370:	d301      	bcc.n	406376 <_malloc_r+0x3da>
  406372:	2b0f      	cmp	r3, #15
  406374:	dc04      	bgt.n	406380 <_malloc_r+0x3e4>
  406376:	4638      	mov	r0, r7
  406378:	f000 f84b 	bl	406412 <__malloc_unlock>
  40637c:	2600      	movs	r6, #0
  40637e:	e00c      	b.n	40639a <_malloc_r+0x3fe>
  406380:	68ae      	ldr	r6, [r5, #8]
  406382:	f044 0201 	orr.w	r2, r4, #1
  406386:	f043 0301 	orr.w	r3, r3, #1
  40638a:	4434      	add	r4, r6
  40638c:	6072      	str	r2, [r6, #4]
  40638e:	60ac      	str	r4, [r5, #8]
  406390:	6063      	str	r3, [r4, #4]
  406392:	4638      	mov	r0, r7
  406394:	f000 f83d 	bl	406412 <__malloc_unlock>
  406398:	3608      	adds	r6, #8
  40639a:	4630      	mov	r0, r6
  40639c:	b003      	add	sp, #12
  40639e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063a2:	bf00      	nop
  4063a4:	20000594 	.word	0x20000594
  4063a8:	20000bd0 	.word	0x20000bd0

004063ac <memchr>:
  4063ac:	b510      	push	{r4, lr}
  4063ae:	b2c9      	uxtb	r1, r1
  4063b0:	4402      	add	r2, r0
  4063b2:	4290      	cmp	r0, r2
  4063b4:	4603      	mov	r3, r0
  4063b6:	d005      	beq.n	4063c4 <memchr+0x18>
  4063b8:	781c      	ldrb	r4, [r3, #0]
  4063ba:	3001      	adds	r0, #1
  4063bc:	428c      	cmp	r4, r1
  4063be:	d1f8      	bne.n	4063b2 <memchr+0x6>
  4063c0:	4618      	mov	r0, r3
  4063c2:	bd10      	pop	{r4, pc}
  4063c4:	2000      	movs	r0, #0
  4063c6:	bd10      	pop	{r4, pc}

004063c8 <memcpy>:
  4063c8:	b510      	push	{r4, lr}
  4063ca:	2300      	movs	r3, #0
  4063cc:	4293      	cmp	r3, r2
  4063ce:	d003      	beq.n	4063d8 <memcpy+0x10>
  4063d0:	5ccc      	ldrb	r4, [r1, r3]
  4063d2:	54c4      	strb	r4, [r0, r3]
  4063d4:	3301      	adds	r3, #1
  4063d6:	e7f9      	b.n	4063cc <memcpy+0x4>
  4063d8:	bd10      	pop	{r4, pc}

004063da <memmove>:
  4063da:	4281      	cmp	r1, r0
  4063dc:	b570      	push	{r4, r5, r6, lr}
  4063de:	d301      	bcc.n	4063e4 <memmove+0xa>
  4063e0:	2300      	movs	r3, #0
  4063e2:	e00e      	b.n	406402 <memmove+0x28>
  4063e4:	188c      	adds	r4, r1, r2
  4063e6:	42a0      	cmp	r0, r4
  4063e8:	d2fa      	bcs.n	4063e0 <memmove+0x6>
  4063ea:	1885      	adds	r5, r0, r2
  4063ec:	4613      	mov	r3, r2
  4063ee:	f113 33ff 	adds.w	r3, r3, #4294967295
  4063f2:	d305      	bcc.n	406400 <memmove+0x26>
  4063f4:	4251      	negs	r1, r2
  4063f6:	1866      	adds	r6, r4, r1
  4063f8:	5cf6      	ldrb	r6, [r6, r3]
  4063fa:	4429      	add	r1, r5
  4063fc:	54ce      	strb	r6, [r1, r3]
  4063fe:	e7f6      	b.n	4063ee <memmove+0x14>
  406400:	bd70      	pop	{r4, r5, r6, pc}
  406402:	4293      	cmp	r3, r2
  406404:	d003      	beq.n	40640e <memmove+0x34>
  406406:	5ccc      	ldrb	r4, [r1, r3]
  406408:	54c4      	strb	r4, [r0, r3]
  40640a:	3301      	adds	r3, #1
  40640c:	e7f9      	b.n	406402 <memmove+0x28>
  40640e:	bd70      	pop	{r4, r5, r6, pc}

00406410 <__malloc_lock>:
  406410:	4770      	bx	lr

00406412 <__malloc_unlock>:
  406412:	4770      	bx	lr

00406414 <_Balloc>:
  406414:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406416:	b570      	push	{r4, r5, r6, lr}
  406418:	4605      	mov	r5, r0
  40641a:	460c      	mov	r4, r1
  40641c:	b13b      	cbz	r3, 40642e <_Balloc+0x1a>
  40641e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  406420:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  406424:	b160      	cbz	r0, 406440 <_Balloc+0x2c>
  406426:	6801      	ldr	r1, [r0, #0]
  406428:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40642c:	e014      	b.n	406458 <_Balloc+0x44>
  40642e:	2104      	movs	r1, #4
  406430:	2221      	movs	r2, #33	; 0x21
  406432:	f001 fb79 	bl	407b28 <_calloc_r>
  406436:	64e8      	str	r0, [r5, #76]	; 0x4c
  406438:	2800      	cmp	r0, #0
  40643a:	d1f0      	bne.n	40641e <_Balloc+0xa>
  40643c:	2000      	movs	r0, #0
  40643e:	bd70      	pop	{r4, r5, r6, pc}
  406440:	2101      	movs	r1, #1
  406442:	fa01 f604 	lsl.w	r6, r1, r4
  406446:	1d72      	adds	r2, r6, #5
  406448:	4628      	mov	r0, r5
  40644a:	0092      	lsls	r2, r2, #2
  40644c:	f001 fb6c 	bl	407b28 <_calloc_r>
  406450:	2800      	cmp	r0, #0
  406452:	d0f3      	beq.n	40643c <_Balloc+0x28>
  406454:	6044      	str	r4, [r0, #4]
  406456:	6086      	str	r6, [r0, #8]
  406458:	2200      	movs	r2, #0
  40645a:	6102      	str	r2, [r0, #16]
  40645c:	60c2      	str	r2, [r0, #12]
  40645e:	bd70      	pop	{r4, r5, r6, pc}

00406460 <_Bfree>:
  406460:	b131      	cbz	r1, 406470 <_Bfree+0x10>
  406462:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406464:	684a      	ldr	r2, [r1, #4]
  406466:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40646a:	6008      	str	r0, [r1, #0]
  40646c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406470:	4770      	bx	lr

00406472 <__multadd>:
  406472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406476:	460c      	mov	r4, r1
  406478:	461e      	mov	r6, r3
  40647a:	690d      	ldr	r5, [r1, #16]
  40647c:	4607      	mov	r7, r0
  40647e:	3114      	adds	r1, #20
  406480:	2300      	movs	r3, #0
  406482:	6808      	ldr	r0, [r1, #0]
  406484:	3301      	adds	r3, #1
  406486:	fa1f fc80 	uxth.w	ip, r0
  40648a:	0c00      	lsrs	r0, r0, #16
  40648c:	fb02 6c0c 	mla	ip, r2, ip, r6
  406490:	4350      	muls	r0, r2
  406492:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  406496:	fa1f fc8c 	uxth.w	ip, ip
  40649a:	0c06      	lsrs	r6, r0, #16
  40649c:	42ab      	cmp	r3, r5
  40649e:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  4064a2:	f841 0b04 	str.w	r0, [r1], #4
  4064a6:	dbec      	blt.n	406482 <__multadd+0x10>
  4064a8:	b1d6      	cbz	r6, 4064e0 <__multadd+0x6e>
  4064aa:	68a3      	ldr	r3, [r4, #8]
  4064ac:	429d      	cmp	r5, r3
  4064ae:	db12      	blt.n	4064d6 <__multadd+0x64>
  4064b0:	6861      	ldr	r1, [r4, #4]
  4064b2:	4638      	mov	r0, r7
  4064b4:	3101      	adds	r1, #1
  4064b6:	f7ff ffad 	bl	406414 <_Balloc>
  4064ba:	6922      	ldr	r2, [r4, #16]
  4064bc:	f104 010c 	add.w	r1, r4, #12
  4064c0:	3202      	adds	r2, #2
  4064c2:	4680      	mov	r8, r0
  4064c4:	0092      	lsls	r2, r2, #2
  4064c6:	300c      	adds	r0, #12
  4064c8:	f7ff ff7e 	bl	4063c8 <memcpy>
  4064cc:	4621      	mov	r1, r4
  4064ce:	4638      	mov	r0, r7
  4064d0:	f7ff ffc6 	bl	406460 <_Bfree>
  4064d4:	4644      	mov	r4, r8
  4064d6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  4064da:	3501      	adds	r5, #1
  4064dc:	615e      	str	r6, [r3, #20]
  4064de:	6125      	str	r5, [r4, #16]
  4064e0:	4620      	mov	r0, r4
  4064e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004064e6 <__s2b>:
  4064e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4064ea:	4614      	mov	r4, r2
  4064ec:	4698      	mov	r8, r3
  4064ee:	f103 0208 	add.w	r2, r3, #8
  4064f2:	2309      	movs	r3, #9
  4064f4:	460d      	mov	r5, r1
  4064f6:	fb92 f2f3 	sdiv	r2, r2, r3
  4064fa:	4606      	mov	r6, r0
  4064fc:	2301      	movs	r3, #1
  4064fe:	2100      	movs	r1, #0
  406500:	429a      	cmp	r2, r3
  406502:	dd02      	ble.n	40650a <__s2b+0x24>
  406504:	005b      	lsls	r3, r3, #1
  406506:	3101      	adds	r1, #1
  406508:	e7fa      	b.n	406500 <__s2b+0x1a>
  40650a:	4630      	mov	r0, r6
  40650c:	f7ff ff82 	bl	406414 <_Balloc>
  406510:	9b08      	ldr	r3, [sp, #32]
  406512:	2c09      	cmp	r4, #9
  406514:	6143      	str	r3, [r0, #20]
  406516:	f04f 0301 	mov.w	r3, #1
  40651a:	4601      	mov	r1, r0
  40651c:	6103      	str	r3, [r0, #16]
  40651e:	dd11      	ble.n	406544 <__s2b+0x5e>
  406520:	f105 0909 	add.w	r9, r5, #9
  406524:	464f      	mov	r7, r9
  406526:	4425      	add	r5, r4
  406528:	f817 3b01 	ldrb.w	r3, [r7], #1
  40652c:	4630      	mov	r0, r6
  40652e:	220a      	movs	r2, #10
  406530:	3b30      	subs	r3, #48	; 0x30
  406532:	f7ff ff9e 	bl	406472 <__multadd>
  406536:	42af      	cmp	r7, r5
  406538:	4601      	mov	r1, r0
  40653a:	d1f5      	bne.n	406528 <__s2b+0x42>
  40653c:	eb09 0704 	add.w	r7, r9, r4
  406540:	3f08      	subs	r7, #8
  406542:	e002      	b.n	40654a <__s2b+0x64>
  406544:	f105 070a 	add.w	r7, r5, #10
  406548:	2409      	movs	r4, #9
  40654a:	4625      	mov	r5, r4
  40654c:	4545      	cmp	r5, r8
  40654e:	da09      	bge.n	406564 <__s2b+0x7e>
  406550:	1b3b      	subs	r3, r7, r4
  406552:	5d5b      	ldrb	r3, [r3, r5]
  406554:	4630      	mov	r0, r6
  406556:	220a      	movs	r2, #10
  406558:	3b30      	subs	r3, #48	; 0x30
  40655a:	f7ff ff8a 	bl	406472 <__multadd>
  40655e:	3501      	adds	r5, #1
  406560:	4601      	mov	r1, r0
  406562:	e7f3      	b.n	40654c <__s2b+0x66>
  406564:	4608      	mov	r0, r1
  406566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0040656a <__hi0bits>:
  40656a:	0c03      	lsrs	r3, r0, #16
  40656c:	041b      	lsls	r3, r3, #16
  40656e:	b913      	cbnz	r3, 406576 <__hi0bits+0xc>
  406570:	0400      	lsls	r0, r0, #16
  406572:	2310      	movs	r3, #16
  406574:	e000      	b.n	406578 <__hi0bits+0xe>
  406576:	2300      	movs	r3, #0
  406578:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40657c:	bf04      	itt	eq
  40657e:	0200      	lsleq	r0, r0, #8
  406580:	3308      	addeq	r3, #8
  406582:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  406586:	bf04      	itt	eq
  406588:	0100      	lsleq	r0, r0, #4
  40658a:	3304      	addeq	r3, #4
  40658c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406590:	bf04      	itt	eq
  406592:	0080      	lsleq	r0, r0, #2
  406594:	3302      	addeq	r3, #2
  406596:	2800      	cmp	r0, #0
  406598:	db03      	blt.n	4065a2 <__hi0bits+0x38>
  40659a:	0042      	lsls	r2, r0, #1
  40659c:	d503      	bpl.n	4065a6 <__hi0bits+0x3c>
  40659e:	1c58      	adds	r0, r3, #1
  4065a0:	4770      	bx	lr
  4065a2:	4618      	mov	r0, r3
  4065a4:	4770      	bx	lr
  4065a6:	2020      	movs	r0, #32
  4065a8:	4770      	bx	lr

004065aa <__lo0bits>:
  4065aa:	6803      	ldr	r3, [r0, #0]
  4065ac:	f013 0207 	ands.w	r2, r3, #7
  4065b0:	d00b      	beq.n	4065ca <__lo0bits+0x20>
  4065b2:	07d9      	lsls	r1, r3, #31
  4065b4:	d422      	bmi.n	4065fc <__lo0bits+0x52>
  4065b6:	079a      	lsls	r2, r3, #30
  4065b8:	d503      	bpl.n	4065c2 <__lo0bits+0x18>
  4065ba:	085b      	lsrs	r3, r3, #1
  4065bc:	6003      	str	r3, [r0, #0]
  4065be:	2001      	movs	r0, #1
  4065c0:	4770      	bx	lr
  4065c2:	089b      	lsrs	r3, r3, #2
  4065c4:	6003      	str	r3, [r0, #0]
  4065c6:	2002      	movs	r0, #2
  4065c8:	4770      	bx	lr
  4065ca:	b299      	uxth	r1, r3
  4065cc:	b909      	cbnz	r1, 4065d2 <__lo0bits+0x28>
  4065ce:	0c1b      	lsrs	r3, r3, #16
  4065d0:	2210      	movs	r2, #16
  4065d2:	f013 0fff 	tst.w	r3, #255	; 0xff
  4065d6:	bf04      	itt	eq
  4065d8:	0a1b      	lsreq	r3, r3, #8
  4065da:	3208      	addeq	r2, #8
  4065dc:	0719      	lsls	r1, r3, #28
  4065de:	bf04      	itt	eq
  4065e0:	091b      	lsreq	r3, r3, #4
  4065e2:	3204      	addeq	r2, #4
  4065e4:	0799      	lsls	r1, r3, #30
  4065e6:	bf04      	itt	eq
  4065e8:	089b      	lsreq	r3, r3, #2
  4065ea:	3202      	addeq	r2, #2
  4065ec:	07d9      	lsls	r1, r3, #31
  4065ee:	d402      	bmi.n	4065f6 <__lo0bits+0x4c>
  4065f0:	085b      	lsrs	r3, r3, #1
  4065f2:	d005      	beq.n	406600 <__lo0bits+0x56>
  4065f4:	3201      	adds	r2, #1
  4065f6:	6003      	str	r3, [r0, #0]
  4065f8:	4610      	mov	r0, r2
  4065fa:	4770      	bx	lr
  4065fc:	2000      	movs	r0, #0
  4065fe:	4770      	bx	lr
  406600:	2020      	movs	r0, #32
  406602:	4770      	bx	lr

00406604 <__i2b>:
  406604:	b510      	push	{r4, lr}
  406606:	460c      	mov	r4, r1
  406608:	2101      	movs	r1, #1
  40660a:	f7ff ff03 	bl	406414 <_Balloc>
  40660e:	2201      	movs	r2, #1
  406610:	6144      	str	r4, [r0, #20]
  406612:	6102      	str	r2, [r0, #16]
  406614:	bd10      	pop	{r4, pc}

00406616 <__multiply>:
  406616:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40661a:	4616      	mov	r6, r2
  40661c:	6933      	ldr	r3, [r6, #16]
  40661e:	690a      	ldr	r2, [r1, #16]
  406620:	b085      	sub	sp, #20
  406622:	429a      	cmp	r2, r3
  406624:	460d      	mov	r5, r1
  406626:	da01      	bge.n	40662c <__multiply+0x16>
  406628:	4635      	mov	r5, r6
  40662a:	460e      	mov	r6, r1
  40662c:	f8d5 8010 	ldr.w	r8, [r5, #16]
  406630:	6937      	ldr	r7, [r6, #16]
  406632:	68ab      	ldr	r3, [r5, #8]
  406634:	6869      	ldr	r1, [r5, #4]
  406636:	eb08 0407 	add.w	r4, r8, r7
  40663a:	429c      	cmp	r4, r3
  40663c:	bfc8      	it	gt
  40663e:	3101      	addgt	r1, #1
  406640:	f7ff fee8 	bl	406414 <_Balloc>
  406644:	f100 0314 	add.w	r3, r0, #20
  406648:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  40664c:	9101      	str	r1, [sp, #4]
  40664e:	461a      	mov	r2, r3
  406650:	f8dd a004 	ldr.w	sl, [sp, #4]
  406654:	4552      	cmp	r2, sl
  406656:	d203      	bcs.n	406660 <__multiply+0x4a>
  406658:	2100      	movs	r1, #0
  40665a:	f842 1b04 	str.w	r1, [r2], #4
  40665e:	e7f7      	b.n	406650 <__multiply+0x3a>
  406660:	f105 0114 	add.w	r1, r5, #20
  406664:	f106 0214 	add.w	r2, r6, #20
  406668:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  40666c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  406670:	f8cd 8008 	str.w	r8, [sp, #8]
  406674:	9703      	str	r7, [sp, #12]
  406676:	9e03      	ldr	r6, [sp, #12]
  406678:	4615      	mov	r5, r2
  40667a:	42b2      	cmp	r2, r6
  40667c:	d256      	bcs.n	40672c <__multiply+0x116>
  40667e:	f8b5 c000 	ldrh.w	ip, [r5]
  406682:	3204      	adds	r2, #4
  406684:	f1bc 0f00 	cmp.w	ip, #0
  406688:	d025      	beq.n	4066d6 <__multiply+0xc0>
  40668a:	460f      	mov	r7, r1
  40668c:	461d      	mov	r5, r3
  40668e:	2600      	movs	r6, #0
  406690:	f857 9b04 	ldr.w	r9, [r7], #4
  406694:	f8d5 8000 	ldr.w	r8, [r5]
  406698:	fa1f fb89 	uxth.w	fp, r9
  40669c:	fa1f fa88 	uxth.w	sl, r8
  4066a0:	fb0c aa0b 	mla	sl, ip, fp, sl
  4066a4:	ea4f 4919 	mov.w	r9, r9, lsr #16
  4066a8:	ea4f 4818 	mov.w	r8, r8, lsr #16
  4066ac:	fb0c 8809 	mla	r8, ip, r9, r8
  4066b0:	44b2      	add	sl, r6
  4066b2:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  4066b6:	fa1f fa8a 	uxth.w	sl, sl
  4066ba:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  4066be:	ea4f 4618 	mov.w	r6, r8, lsr #16
  4066c2:	f8dd 8008 	ldr.w	r8, [sp, #8]
  4066c6:	46ab      	mov	fp, r5
  4066c8:	45b8      	cmp	r8, r7
  4066ca:	f84b ab04 	str.w	sl, [fp], #4
  4066ce:	d901      	bls.n	4066d4 <__multiply+0xbe>
  4066d0:	465d      	mov	r5, fp
  4066d2:	e7dd      	b.n	406690 <__multiply+0x7a>
  4066d4:	606e      	str	r6, [r5, #4]
  4066d6:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  4066da:	f1b8 0f00 	cmp.w	r8, #0
  4066de:	d023      	beq.n	406728 <__multiply+0x112>
  4066e0:	681e      	ldr	r6, [r3, #0]
  4066e2:	460f      	mov	r7, r1
  4066e4:	461d      	mov	r5, r3
  4066e6:	f04f 0900 	mov.w	r9, #0
  4066ea:	f8b7 a000 	ldrh.w	sl, [r7]
  4066ee:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  4066f2:	b2b6      	uxth	r6, r6
  4066f4:	fb08 cc0a 	mla	ip, r8, sl, ip
  4066f8:	44e1      	add	r9, ip
  4066fa:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  4066fe:	46ac      	mov	ip, r5
  406700:	f84c 6b04 	str.w	r6, [ip], #4
  406704:	f857 6b04 	ldr.w	r6, [r7], #4
  406708:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  40670c:	0c36      	lsrs	r6, r6, #16
  40670e:	fb08 a606 	mla	r6, r8, r6, sl
  406712:	f8dd a008 	ldr.w	sl, [sp, #8]
  406716:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  40671a:	4557      	cmp	r7, sl
  40671c:	ea4f 4916 	mov.w	r9, r6, lsr #16
  406720:	d201      	bcs.n	406726 <__multiply+0x110>
  406722:	4665      	mov	r5, ip
  406724:	e7e1      	b.n	4066ea <__multiply+0xd4>
  406726:	606e      	str	r6, [r5, #4]
  406728:	3304      	adds	r3, #4
  40672a:	e7a4      	b.n	406676 <__multiply+0x60>
  40672c:	9b01      	ldr	r3, [sp, #4]
  40672e:	2c00      	cmp	r4, #0
  406730:	dc03      	bgt.n	40673a <__multiply+0x124>
  406732:	6104      	str	r4, [r0, #16]
  406734:	b005      	add	sp, #20
  406736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40673a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40673e:	2a00      	cmp	r2, #0
  406740:	d1f7      	bne.n	406732 <__multiply+0x11c>
  406742:	3c01      	subs	r4, #1
  406744:	e7f3      	b.n	40672e <__multiply+0x118>

00406746 <__pow5mult>:
  406746:	f012 0303 	ands.w	r3, r2, #3
  40674a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40674e:	4605      	mov	r5, r0
  406750:	460e      	mov	r6, r1
  406752:	4617      	mov	r7, r2
  406754:	d007      	beq.n	406766 <__pow5mult+0x20>
  406756:	4a1a      	ldr	r2, [pc, #104]	; (4067c0 <__pow5mult+0x7a>)
  406758:	3b01      	subs	r3, #1
  40675a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40675e:	2300      	movs	r3, #0
  406760:	f7ff fe87 	bl	406472 <__multadd>
  406764:	4606      	mov	r6, r0
  406766:	10bf      	asrs	r7, r7, #2
  406768:	d027      	beq.n	4067ba <__pow5mult+0x74>
  40676a:	6cac      	ldr	r4, [r5, #72]	; 0x48
  40676c:	b974      	cbnz	r4, 40678c <__pow5mult+0x46>
  40676e:	4628      	mov	r0, r5
  406770:	f240 2171 	movw	r1, #625	; 0x271
  406774:	f7ff ff46 	bl	406604 <__i2b>
  406778:	2300      	movs	r3, #0
  40677a:	64a8      	str	r0, [r5, #72]	; 0x48
  40677c:	4604      	mov	r4, r0
  40677e:	6003      	str	r3, [r0, #0]
  406780:	e004      	b.n	40678c <__pow5mult+0x46>
  406782:	107f      	asrs	r7, r7, #1
  406784:	d019      	beq.n	4067ba <__pow5mult+0x74>
  406786:	6820      	ldr	r0, [r4, #0]
  406788:	b170      	cbz	r0, 4067a8 <__pow5mult+0x62>
  40678a:	4604      	mov	r4, r0
  40678c:	07fb      	lsls	r3, r7, #31
  40678e:	d5f8      	bpl.n	406782 <__pow5mult+0x3c>
  406790:	4631      	mov	r1, r6
  406792:	4622      	mov	r2, r4
  406794:	4628      	mov	r0, r5
  406796:	f7ff ff3e 	bl	406616 <__multiply>
  40679a:	4631      	mov	r1, r6
  40679c:	4680      	mov	r8, r0
  40679e:	4628      	mov	r0, r5
  4067a0:	f7ff fe5e 	bl	406460 <_Bfree>
  4067a4:	4646      	mov	r6, r8
  4067a6:	e7ec      	b.n	406782 <__pow5mult+0x3c>
  4067a8:	4628      	mov	r0, r5
  4067aa:	4621      	mov	r1, r4
  4067ac:	4622      	mov	r2, r4
  4067ae:	f7ff ff32 	bl	406616 <__multiply>
  4067b2:	2300      	movs	r3, #0
  4067b4:	6020      	str	r0, [r4, #0]
  4067b6:	6003      	str	r3, [r0, #0]
  4067b8:	e7e7      	b.n	40678a <__pow5mult+0x44>
  4067ba:	4630      	mov	r0, r6
  4067bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067c0:	00408ca0 	.word	0x00408ca0

004067c4 <__lshift>:
  4067c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4067c8:	460c      	mov	r4, r1
  4067ca:	6923      	ldr	r3, [r4, #16]
  4067cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
  4067d0:	eb0a 0903 	add.w	r9, sl, r3
  4067d4:	6849      	ldr	r1, [r1, #4]
  4067d6:	68a3      	ldr	r3, [r4, #8]
  4067d8:	4680      	mov	r8, r0
  4067da:	4615      	mov	r5, r2
  4067dc:	f109 0701 	add.w	r7, r9, #1
  4067e0:	429f      	cmp	r7, r3
  4067e2:	dd02      	ble.n	4067ea <__lshift+0x26>
  4067e4:	3101      	adds	r1, #1
  4067e6:	005b      	lsls	r3, r3, #1
  4067e8:	e7fa      	b.n	4067e0 <__lshift+0x1c>
  4067ea:	4640      	mov	r0, r8
  4067ec:	f7ff fe12 	bl	406414 <_Balloc>
  4067f0:	2300      	movs	r3, #0
  4067f2:	4606      	mov	r6, r0
  4067f4:	f100 0214 	add.w	r2, r0, #20
  4067f8:	4553      	cmp	r3, sl
  4067fa:	da04      	bge.n	406806 <__lshift+0x42>
  4067fc:	2100      	movs	r1, #0
  4067fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  406802:	3301      	adds	r3, #1
  406804:	e7f8      	b.n	4067f8 <__lshift+0x34>
  406806:	6920      	ldr	r0, [r4, #16]
  406808:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  40680c:	f104 0314 	add.w	r3, r4, #20
  406810:	f015 0c1f 	ands.w	ip, r5, #31
  406814:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  406818:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  40681c:	d016      	beq.n	40684c <__lshift+0x88>
  40681e:	f1cc 0a20 	rsb	sl, ip, #32
  406822:	2500      	movs	r5, #0
  406824:	6818      	ldr	r0, [r3, #0]
  406826:	460a      	mov	r2, r1
  406828:	fa00 f00c 	lsl.w	r0, r0, ip
  40682c:	4305      	orrs	r5, r0
  40682e:	f842 5b04 	str.w	r5, [r2], #4
  406832:	f853 5b04 	ldr.w	r5, [r3], #4
  406836:	4573      	cmp	r3, lr
  406838:	fa25 f50a 	lsr.w	r5, r5, sl
  40683c:	d201      	bcs.n	406842 <__lshift+0x7e>
  40683e:	4611      	mov	r1, r2
  406840:	e7f0      	b.n	406824 <__lshift+0x60>
  406842:	604d      	str	r5, [r1, #4]
  406844:	b145      	cbz	r5, 406858 <__lshift+0x94>
  406846:	f109 0702 	add.w	r7, r9, #2
  40684a:	e005      	b.n	406858 <__lshift+0x94>
  40684c:	f853 2b04 	ldr.w	r2, [r3], #4
  406850:	4573      	cmp	r3, lr
  406852:	f841 2b04 	str.w	r2, [r1], #4
  406856:	d3f9      	bcc.n	40684c <__lshift+0x88>
  406858:	3f01      	subs	r7, #1
  40685a:	4640      	mov	r0, r8
  40685c:	6137      	str	r7, [r6, #16]
  40685e:	4621      	mov	r1, r4
  406860:	f7ff fdfe 	bl	406460 <_Bfree>
  406864:	4630      	mov	r0, r6
  406866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040686a <__mcmp>:
  40686a:	6902      	ldr	r2, [r0, #16]
  40686c:	690b      	ldr	r3, [r1, #16]
  40686e:	b510      	push	{r4, lr}
  406870:	1ad2      	subs	r2, r2, r3
  406872:	d113      	bne.n	40689c <__mcmp+0x32>
  406874:	009c      	lsls	r4, r3, #2
  406876:	3014      	adds	r0, #20
  406878:	f101 0214 	add.w	r2, r1, #20
  40687c:	1903      	adds	r3, r0, r4
  40687e:	4422      	add	r2, r4
  406880:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406884:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  406888:	428c      	cmp	r4, r1
  40688a:	d003      	beq.n	406894 <__mcmp+0x2a>
  40688c:	d208      	bcs.n	4068a0 <__mcmp+0x36>
  40688e:	f04f 30ff 	mov.w	r0, #4294967295
  406892:	bd10      	pop	{r4, pc}
  406894:	4298      	cmp	r0, r3
  406896:	d3f3      	bcc.n	406880 <__mcmp+0x16>
  406898:	2000      	movs	r0, #0
  40689a:	bd10      	pop	{r4, pc}
  40689c:	4610      	mov	r0, r2
  40689e:	bd10      	pop	{r4, pc}
  4068a0:	2001      	movs	r0, #1
  4068a2:	bd10      	pop	{r4, pc}

004068a4 <__mdiff>:
  4068a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4068a8:	4606      	mov	r6, r0
  4068aa:	460c      	mov	r4, r1
  4068ac:	4608      	mov	r0, r1
  4068ae:	4611      	mov	r1, r2
  4068b0:	4615      	mov	r5, r2
  4068b2:	f7ff ffda 	bl	40686a <__mcmp>
  4068b6:	1e07      	subs	r7, r0, #0
  4068b8:	d108      	bne.n	4068cc <__mdiff+0x28>
  4068ba:	4630      	mov	r0, r6
  4068bc:	4639      	mov	r1, r7
  4068be:	f7ff fda9 	bl	406414 <_Balloc>
  4068c2:	2301      	movs	r3, #1
  4068c4:	6103      	str	r3, [r0, #16]
  4068c6:	6147      	str	r7, [r0, #20]
  4068c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4068cc:	db01      	blt.n	4068d2 <__mdiff+0x2e>
  4068ce:	2700      	movs	r7, #0
  4068d0:	e003      	b.n	4068da <__mdiff+0x36>
  4068d2:	4623      	mov	r3, r4
  4068d4:	2701      	movs	r7, #1
  4068d6:	462c      	mov	r4, r5
  4068d8:	461d      	mov	r5, r3
  4068da:	6861      	ldr	r1, [r4, #4]
  4068dc:	4630      	mov	r0, r6
  4068de:	f7ff fd99 	bl	406414 <_Balloc>
  4068e2:	6922      	ldr	r2, [r4, #16]
  4068e4:	692b      	ldr	r3, [r5, #16]
  4068e6:	3414      	adds	r4, #20
  4068e8:	f105 0614 	add.w	r6, r5, #20
  4068ec:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  4068f0:	60c7      	str	r7, [r0, #12]
  4068f2:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  4068f6:	f100 0314 	add.w	r3, r0, #20
  4068fa:	2100      	movs	r1, #0
  4068fc:	f854 7b04 	ldr.w	r7, [r4], #4
  406900:	f856 9b04 	ldr.w	r9, [r6], #4
  406904:	fa1f f887 	uxth.w	r8, r7
  406908:	fa1f f589 	uxth.w	r5, r9
  40690c:	4441      	add	r1, r8
  40690e:	ea4f 4919 	mov.w	r9, r9, lsr #16
  406912:	ebc5 0801 	rsb	r8, r5, r1
  406916:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  40691a:	eb07 4728 	add.w	r7, r7, r8, asr #16
  40691e:	fa1f f888 	uxth.w	r8, r8
  406922:	1439      	asrs	r1, r7, #16
  406924:	45b2      	cmp	sl, r6
  406926:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40692a:	4625      	mov	r5, r4
  40692c:	f843 7b04 	str.w	r7, [r3], #4
  406930:	d8e4      	bhi.n	4068fc <__mdiff+0x58>
  406932:	4565      	cmp	r5, ip
  406934:	d20d      	bcs.n	406952 <__mdiff+0xae>
  406936:	f855 4b04 	ldr.w	r4, [r5], #4
  40693a:	b2a6      	uxth	r6, r4
  40693c:	440e      	add	r6, r1
  40693e:	0c24      	lsrs	r4, r4, #16
  406940:	eb04 4426 	add.w	r4, r4, r6, asr #16
  406944:	b2b6      	uxth	r6, r6
  406946:	1421      	asrs	r1, r4, #16
  406948:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  40694c:	f843 4b04 	str.w	r4, [r3], #4
  406950:	e7ef      	b.n	406932 <__mdiff+0x8e>
  406952:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  406956:	b909      	cbnz	r1, 40695c <__mdiff+0xb8>
  406958:	3a01      	subs	r2, #1
  40695a:	e7fa      	b.n	406952 <__mdiff+0xae>
  40695c:	6102      	str	r2, [r0, #16]
  40695e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406962 <__ulp>:
  406962:	4b0f      	ldr	r3, [pc, #60]	; (4069a0 <__ulp+0x3e>)
  406964:	400b      	ands	r3, r1
  406966:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  40696a:	2b00      	cmp	r3, #0
  40696c:	dd01      	ble.n	406972 <__ulp+0x10>
  40696e:	4619      	mov	r1, r3
  406970:	e009      	b.n	406986 <__ulp+0x24>
  406972:	425b      	negs	r3, r3
  406974:	151b      	asrs	r3, r3, #20
  406976:	2b13      	cmp	r3, #19
  406978:	f04f 0100 	mov.w	r1, #0
  40697c:	dc05      	bgt.n	40698a <__ulp+0x28>
  40697e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  406982:	fa42 f103 	asr.w	r1, r2, r3
  406986:	2000      	movs	r0, #0
  406988:	4770      	bx	lr
  40698a:	2b32      	cmp	r3, #50	; 0x32
  40698c:	f04f 0201 	mov.w	r2, #1
  406990:	bfda      	itte	le
  406992:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  406996:	fa02 f303 	lslle.w	r3, r2, r3
  40699a:	4613      	movgt	r3, r2
  40699c:	4618      	mov	r0, r3
  40699e:	4770      	bx	lr
  4069a0:	7ff00000 	.word	0x7ff00000

004069a4 <__b2d>:
  4069a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069a8:	6906      	ldr	r6, [r0, #16]
  4069aa:	f100 0714 	add.w	r7, r0, #20
  4069ae:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  4069b2:	f856 4c04 	ldr.w	r4, [r6, #-4]
  4069b6:	4688      	mov	r8, r1
  4069b8:	4620      	mov	r0, r4
  4069ba:	f7ff fdd6 	bl	40656a <__hi0bits>
  4069be:	f1c0 0320 	rsb	r3, r0, #32
  4069c2:	280a      	cmp	r0, #10
  4069c4:	f1a6 0504 	sub.w	r5, r6, #4
  4069c8:	f8c8 3000 	str.w	r3, [r8]
  4069cc:	dc14      	bgt.n	4069f8 <__b2d+0x54>
  4069ce:	42bd      	cmp	r5, r7
  4069d0:	f1c0 010b 	rsb	r1, r0, #11
  4069d4:	bf88      	it	hi
  4069d6:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  4069da:	fa24 fc01 	lsr.w	ip, r4, r1
  4069de:	bf98      	it	ls
  4069e0:	2500      	movls	r5, #0
  4069e2:	3015      	adds	r0, #21
  4069e4:	fa25 f101 	lsr.w	r1, r5, r1
  4069e8:	4084      	lsls	r4, r0
  4069ea:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  4069ee:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4069f2:	ea41 0204 	orr.w	r2, r1, r4
  4069f6:	e024      	b.n	406a42 <__b2d+0x9e>
  4069f8:	42bd      	cmp	r5, r7
  4069fa:	bf86      	itte	hi
  4069fc:	f1a6 0508 	subhi.w	r5, r6, #8
  406a00:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  406a04:	2100      	movls	r1, #0
  406a06:	f1b0 060b 	subs.w	r6, r0, #11
  406a0a:	d015      	beq.n	406a38 <__b2d+0x94>
  406a0c:	40b4      	lsls	r4, r6
  406a0e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  406a12:	fa21 fc00 	lsr.w	ip, r1, r0
  406a16:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  406a1a:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  406a1e:	42bd      	cmp	r5, r7
  406a20:	ea44 030c 	orr.w	r3, r4, ip
  406a24:	bf8c      	ite	hi
  406a26:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  406a2a:	2400      	movls	r4, #0
  406a2c:	fa24 f000 	lsr.w	r0, r4, r0
  406a30:	40b1      	lsls	r1, r6
  406a32:	ea40 0201 	orr.w	r2, r0, r1
  406a36:	e004      	b.n	406a42 <__b2d+0x9e>
  406a38:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  406a3c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406a40:	460a      	mov	r2, r1
  406a42:	4610      	mov	r0, r2
  406a44:	4619      	mov	r1, r3
  406a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406a4a <__d2b>:
  406a4a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  406a4e:	2101      	movs	r1, #1
  406a50:	461d      	mov	r5, r3
  406a52:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406a56:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  406a5a:	4614      	mov	r4, r2
  406a5c:	f7ff fcda 	bl	406414 <_Balloc>
  406a60:	f3c5 570a 	ubfx	r7, r5, #20, #11
  406a64:	4606      	mov	r6, r0
  406a66:	f3c5 0313 	ubfx	r3, r5, #0, #20
  406a6a:	b10f      	cbz	r7, 406a70 <__d2b+0x26>
  406a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406a70:	9301      	str	r3, [sp, #4]
  406a72:	b1d4      	cbz	r4, 406aaa <__d2b+0x60>
  406a74:	a802      	add	r0, sp, #8
  406a76:	f840 4d08 	str.w	r4, [r0, #-8]!
  406a7a:	4668      	mov	r0, sp
  406a7c:	f7ff fd95 	bl	4065aa <__lo0bits>
  406a80:	9b00      	ldr	r3, [sp, #0]
  406a82:	b148      	cbz	r0, 406a98 <__d2b+0x4e>
  406a84:	9a01      	ldr	r2, [sp, #4]
  406a86:	f1c0 0120 	rsb	r1, r0, #32
  406a8a:	fa02 f101 	lsl.w	r1, r2, r1
  406a8e:	40c2      	lsrs	r2, r0
  406a90:	430b      	orrs	r3, r1
  406a92:	6173      	str	r3, [r6, #20]
  406a94:	9201      	str	r2, [sp, #4]
  406a96:	e000      	b.n	406a9a <__d2b+0x50>
  406a98:	6173      	str	r3, [r6, #20]
  406a9a:	9b01      	ldr	r3, [sp, #4]
  406a9c:	2b00      	cmp	r3, #0
  406a9e:	bf0c      	ite	eq
  406aa0:	2401      	moveq	r4, #1
  406aa2:	2402      	movne	r4, #2
  406aa4:	61b3      	str	r3, [r6, #24]
  406aa6:	6134      	str	r4, [r6, #16]
  406aa8:	e007      	b.n	406aba <__d2b+0x70>
  406aaa:	a801      	add	r0, sp, #4
  406aac:	f7ff fd7d 	bl	4065aa <__lo0bits>
  406ab0:	9b01      	ldr	r3, [sp, #4]
  406ab2:	2401      	movs	r4, #1
  406ab4:	6173      	str	r3, [r6, #20]
  406ab6:	6134      	str	r4, [r6, #16]
  406ab8:	3020      	adds	r0, #32
  406aba:	b13f      	cbz	r7, 406acc <__d2b+0x82>
  406abc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406ac0:	4407      	add	r7, r0
  406ac2:	f8c9 7000 	str.w	r7, [r9]
  406ac6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406aca:	e00a      	b.n	406ae2 <__d2b+0x98>
  406acc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406ad0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  406ad4:	f8c9 0000 	str.w	r0, [r9]
  406ad8:	6918      	ldr	r0, [r3, #16]
  406ada:	f7ff fd46 	bl	40656a <__hi0bits>
  406ade:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  406ae2:	f8c8 0000 	str.w	r0, [r8]
  406ae6:	4630      	mov	r0, r6
  406ae8:	b003      	add	sp, #12
  406aea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00406aee <__ratio>:
  406aee:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  406af2:	460e      	mov	r6, r1
  406af4:	4669      	mov	r1, sp
  406af6:	4680      	mov	r8, r0
  406af8:	f7ff ff54 	bl	4069a4 <__b2d>
  406afc:	460d      	mov	r5, r1
  406afe:	4604      	mov	r4, r0
  406b00:	a901      	add	r1, sp, #4
  406b02:	4630      	mov	r0, r6
  406b04:	f7ff ff4e 	bl	4069a4 <__b2d>
  406b08:	9f00      	ldr	r7, [sp, #0]
  406b0a:	460b      	mov	r3, r1
  406b0c:	9901      	ldr	r1, [sp, #4]
  406b0e:	4602      	mov	r2, r0
  406b10:	1a7f      	subs	r7, r7, r1
  406b12:	f8d8 0010 	ldr.w	r0, [r8, #16]
  406b16:	6931      	ldr	r1, [r6, #16]
  406b18:	1a41      	subs	r1, r0, r1
  406b1a:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  406b1e:	2900      	cmp	r1, #0
  406b20:	bfcc      	ite	gt
  406b22:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  406b26:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  406b2a:	4620      	mov	r0, r4
  406b2c:	4629      	mov	r1, r5
  406b2e:	f7fb fc99 	bl	402464 <__aeabi_ddiv>
  406b32:	b002      	add	sp, #8
  406b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406b38 <_mprec_log10>:
  406b38:	2817      	cmp	r0, #23
  406b3a:	b510      	push	{r4, lr}
  406b3c:	4604      	mov	r4, r0
  406b3e:	dc05      	bgt.n	406b4c <_mprec_log10+0x14>
  406b40:	4b07      	ldr	r3, [pc, #28]	; (406b60 <_mprec_log10+0x28>)
  406b42:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  406b46:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  406b4a:	bd10      	pop	{r4, pc}
  406b4c:	4905      	ldr	r1, [pc, #20]	; (406b64 <_mprec_log10+0x2c>)
  406b4e:	2000      	movs	r0, #0
  406b50:	2200      	movs	r2, #0
  406b52:	4b05      	ldr	r3, [pc, #20]	; (406b68 <_mprec_log10+0x30>)
  406b54:	f7fb fb5c 	bl	402210 <__aeabi_dmul>
  406b58:	3c01      	subs	r4, #1
  406b5a:	d1f9      	bne.n	406b50 <_mprec_log10+0x18>
  406b5c:	bd10      	pop	{r4, pc}
  406b5e:	bf00      	nop
  406b60:	00408ca0 	.word	0x00408ca0
  406b64:	3ff00000 	.word	0x3ff00000
  406b68:	40240000 	.word	0x40240000

00406b6c <__copybits>:
  406b6c:	b510      	push	{r4, lr}
  406b6e:	3901      	subs	r1, #1
  406b70:	f102 0314 	add.w	r3, r2, #20
  406b74:	1149      	asrs	r1, r1, #5
  406b76:	6912      	ldr	r2, [r2, #16]
  406b78:	3101      	adds	r1, #1
  406b7a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  406b7e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  406b82:	4293      	cmp	r3, r2
  406b84:	d204      	bcs.n	406b90 <__copybits+0x24>
  406b86:	f853 4b04 	ldr.w	r4, [r3], #4
  406b8a:	f840 4b04 	str.w	r4, [r0], #4
  406b8e:	e7f8      	b.n	406b82 <__copybits+0x16>
  406b90:	4288      	cmp	r0, r1
  406b92:	d203      	bcs.n	406b9c <__copybits+0x30>
  406b94:	2300      	movs	r3, #0
  406b96:	f840 3b04 	str.w	r3, [r0], #4
  406b9a:	e7f9      	b.n	406b90 <__copybits+0x24>
  406b9c:	bd10      	pop	{r4, pc}

00406b9e <__any_on>:
  406b9e:	f100 0214 	add.w	r2, r0, #20
  406ba2:	6900      	ldr	r0, [r0, #16]
  406ba4:	114b      	asrs	r3, r1, #5
  406ba6:	4283      	cmp	r3, r0
  406ba8:	b510      	push	{r4, lr}
  406baa:	dc0c      	bgt.n	406bc6 <__any_on+0x28>
  406bac:	da0c      	bge.n	406bc8 <__any_on+0x2a>
  406bae:	f011 011f 	ands.w	r1, r1, #31
  406bb2:	d009      	beq.n	406bc8 <__any_on+0x2a>
  406bb4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  406bb8:	fa20 f401 	lsr.w	r4, r0, r1
  406bbc:	fa04 f101 	lsl.w	r1, r4, r1
  406bc0:	4281      	cmp	r1, r0
  406bc2:	d10e      	bne.n	406be2 <__any_on+0x44>
  406bc4:	e000      	b.n	406bc8 <__any_on+0x2a>
  406bc6:	4603      	mov	r3, r0
  406bc8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  406bcc:	4293      	cmp	r3, r2
  406bce:	4619      	mov	r1, r3
  406bd0:	d905      	bls.n	406bde <__any_on+0x40>
  406bd2:	f851 1c04 	ldr.w	r1, [r1, #-4]
  406bd6:	3b04      	subs	r3, #4
  406bd8:	2900      	cmp	r1, #0
  406bda:	d0f7      	beq.n	406bcc <__any_on+0x2e>
  406bdc:	e001      	b.n	406be2 <__any_on+0x44>
  406bde:	2000      	movs	r0, #0
  406be0:	bd10      	pop	{r4, pc}
  406be2:	2001      	movs	r0, #1
  406be4:	bd10      	pop	{r4, pc}
  406be6:	bf00      	nop

00406be8 <_realloc_r>:
  406be8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bec:	4681      	mov	r9, r0
  406bee:	460c      	mov	r4, r1
  406bf0:	b929      	cbnz	r1, 406bfe <_realloc_r+0x16>
  406bf2:	4611      	mov	r1, r2
  406bf4:	b003      	add	sp, #12
  406bf6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bfa:	f7ff b9cf 	b.w	405f9c <_malloc_r>
  406bfe:	9201      	str	r2, [sp, #4]
  406c00:	f7ff fc06 	bl	406410 <__malloc_lock>
  406c04:	9a01      	ldr	r2, [sp, #4]
  406c06:	f854 5c04 	ldr.w	r5, [r4, #-4]
  406c0a:	f102 070b 	add.w	r7, r2, #11
  406c0e:	2f16      	cmp	r7, #22
  406c10:	f1a4 0808 	sub.w	r8, r4, #8
  406c14:	f025 0603 	bic.w	r6, r5, #3
  406c18:	d903      	bls.n	406c22 <_realloc_r+0x3a>
  406c1a:	f037 0707 	bics.w	r7, r7, #7
  406c1e:	d501      	bpl.n	406c24 <_realloc_r+0x3c>
  406c20:	e002      	b.n	406c28 <_realloc_r+0x40>
  406c22:	2710      	movs	r7, #16
  406c24:	4297      	cmp	r7, r2
  406c26:	d204      	bcs.n	406c32 <_realloc_r+0x4a>
  406c28:	230c      	movs	r3, #12
  406c2a:	f8c9 3000 	str.w	r3, [r9]
  406c2e:	2000      	movs	r0, #0
  406c30:	e180      	b.n	406f34 <_realloc_r+0x34c>
  406c32:	42be      	cmp	r6, r7
  406c34:	f280 8156 	bge.w	406ee4 <_realloc_r+0x2fc>
  406c38:	49a3      	ldr	r1, [pc, #652]	; (406ec8 <_realloc_r+0x2e0>)
  406c3a:	eb08 0306 	add.w	r3, r8, r6
  406c3e:	f8d1 e008 	ldr.w	lr, [r1, #8]
  406c42:	468b      	mov	fp, r1
  406c44:	4573      	cmp	r3, lr
  406c46:	6858      	ldr	r0, [r3, #4]
  406c48:	d005      	beq.n	406c56 <_realloc_r+0x6e>
  406c4a:	f020 0101 	bic.w	r1, r0, #1
  406c4e:	4419      	add	r1, r3
  406c50:	6849      	ldr	r1, [r1, #4]
  406c52:	07c9      	lsls	r1, r1, #31
  406c54:	d425      	bmi.n	406ca2 <_realloc_r+0xba>
  406c56:	f020 0003 	bic.w	r0, r0, #3
  406c5a:	4573      	cmp	r3, lr
  406c5c:	eb00 0106 	add.w	r1, r0, r6
  406c60:	d117      	bne.n	406c92 <_realloc_r+0xaa>
  406c62:	f107 0c10 	add.w	ip, r7, #16
  406c66:	4561      	cmp	r1, ip
  406c68:	db1d      	blt.n	406ca6 <_realloc_r+0xbe>
  406c6a:	1bc9      	subs	r1, r1, r7
  406c6c:	eb08 0507 	add.w	r5, r8, r7
  406c70:	f041 0101 	orr.w	r1, r1, #1
  406c74:	f8cb 5008 	str.w	r5, [fp, #8]
  406c78:	6069      	str	r1, [r5, #4]
  406c7a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406c7e:	4648      	mov	r0, r9
  406c80:	f003 0301 	and.w	r3, r3, #1
  406c84:	431f      	orrs	r7, r3
  406c86:	f844 7c04 	str.w	r7, [r4, #-4]
  406c8a:	f7ff fbc2 	bl	406412 <__malloc_unlock>
  406c8e:	4620      	mov	r0, r4
  406c90:	e150      	b.n	406f34 <_realloc_r+0x34c>
  406c92:	42b9      	cmp	r1, r7
  406c94:	db07      	blt.n	406ca6 <_realloc_r+0xbe>
  406c96:	68da      	ldr	r2, [r3, #12]
  406c98:	689b      	ldr	r3, [r3, #8]
  406c9a:	460e      	mov	r6, r1
  406c9c:	60da      	str	r2, [r3, #12]
  406c9e:	6093      	str	r3, [r2, #8]
  406ca0:	e120      	b.n	406ee4 <_realloc_r+0x2fc>
  406ca2:	2000      	movs	r0, #0
  406ca4:	4603      	mov	r3, r0
  406ca6:	07e9      	lsls	r1, r5, #31
  406ca8:	f100 80cb 	bmi.w	406e42 <_realloc_r+0x25a>
  406cac:	f854 5c08 	ldr.w	r5, [r4, #-8]
  406cb0:	ebc5 0508 	rsb	r5, r5, r8
  406cb4:	6869      	ldr	r1, [r5, #4]
  406cb6:	f021 0103 	bic.w	r1, r1, #3
  406cba:	eb01 0a06 	add.w	sl, r1, r6
  406cbe:	2b00      	cmp	r3, #0
  406cc0:	f000 808a 	beq.w	406dd8 <_realloc_r+0x1f0>
  406cc4:	4573      	cmp	r3, lr
  406cc6:	d14d      	bne.n	406d64 <_realloc_r+0x17c>
  406cc8:	eb0a 0300 	add.w	r3, sl, r0
  406ccc:	f107 0110 	add.w	r1, r7, #16
  406cd0:	428b      	cmp	r3, r1
  406cd2:	f2c0 8081 	blt.w	406dd8 <_realloc_r+0x1f0>
  406cd6:	46a8      	mov	r8, r5
  406cd8:	68ea      	ldr	r2, [r5, #12]
  406cda:	f858 1f08 	ldr.w	r1, [r8, #8]!
  406cde:	60ca      	str	r2, [r1, #12]
  406ce0:	6091      	str	r1, [r2, #8]
  406ce2:	1f32      	subs	r2, r6, #4
  406ce4:	2a24      	cmp	r2, #36	; 0x24
  406ce6:	d826      	bhi.n	406d36 <_realloc_r+0x14e>
  406ce8:	2a13      	cmp	r2, #19
  406cea:	d91c      	bls.n	406d26 <_realloc_r+0x13e>
  406cec:	6821      	ldr	r1, [r4, #0]
  406cee:	2a1b      	cmp	r2, #27
  406cf0:	60a9      	str	r1, [r5, #8]
  406cf2:	6861      	ldr	r1, [r4, #4]
  406cf4:	60e9      	str	r1, [r5, #12]
  406cf6:	d803      	bhi.n	406d00 <_realloc_r+0x118>
  406cf8:	f105 0210 	add.w	r2, r5, #16
  406cfc:	3408      	adds	r4, #8
  406cfe:	e013      	b.n	406d28 <_realloc_r+0x140>
  406d00:	68a1      	ldr	r1, [r4, #8]
  406d02:	2a24      	cmp	r2, #36	; 0x24
  406d04:	6129      	str	r1, [r5, #16]
  406d06:	68e1      	ldr	r1, [r4, #12]
  406d08:	6169      	str	r1, [r5, #20]
  406d0a:	d003      	beq.n	406d14 <_realloc_r+0x12c>
  406d0c:	f105 0218 	add.w	r2, r5, #24
  406d10:	3410      	adds	r4, #16
  406d12:	e009      	b.n	406d28 <_realloc_r+0x140>
  406d14:	6922      	ldr	r2, [r4, #16]
  406d16:	3418      	adds	r4, #24
  406d18:	61aa      	str	r2, [r5, #24]
  406d1a:	f854 1c04 	ldr.w	r1, [r4, #-4]
  406d1e:	f105 0220 	add.w	r2, r5, #32
  406d22:	61e9      	str	r1, [r5, #28]
  406d24:	e000      	b.n	406d28 <_realloc_r+0x140>
  406d26:	4642      	mov	r2, r8
  406d28:	6821      	ldr	r1, [r4, #0]
  406d2a:	6011      	str	r1, [r2, #0]
  406d2c:	6861      	ldr	r1, [r4, #4]
  406d2e:	6051      	str	r1, [r2, #4]
  406d30:	68a1      	ldr	r1, [r4, #8]
  406d32:	6091      	str	r1, [r2, #8]
  406d34:	e005      	b.n	406d42 <_realloc_r+0x15a>
  406d36:	4640      	mov	r0, r8
  406d38:	4621      	mov	r1, r4
  406d3a:	9301      	str	r3, [sp, #4]
  406d3c:	f7ff fb4d 	bl	4063da <memmove>
  406d40:	9b01      	ldr	r3, [sp, #4]
  406d42:	1bdb      	subs	r3, r3, r7
  406d44:	19ea      	adds	r2, r5, r7
  406d46:	f043 0301 	orr.w	r3, r3, #1
  406d4a:	f8cb 2008 	str.w	r2, [fp, #8]
  406d4e:	6053      	str	r3, [r2, #4]
  406d50:	686b      	ldr	r3, [r5, #4]
  406d52:	4648      	mov	r0, r9
  406d54:	f003 0301 	and.w	r3, r3, #1
  406d58:	431f      	orrs	r7, r3
  406d5a:	606f      	str	r7, [r5, #4]
  406d5c:	f7ff fb59 	bl	406412 <__malloc_unlock>
  406d60:	4640      	mov	r0, r8
  406d62:	e0e7      	b.n	406f34 <_realloc_r+0x34c>
  406d64:	eb0a 0b00 	add.w	fp, sl, r0
  406d68:	45bb      	cmp	fp, r7
  406d6a:	db35      	blt.n	406dd8 <_realloc_r+0x1f0>
  406d6c:	68da      	ldr	r2, [r3, #12]
  406d6e:	689b      	ldr	r3, [r3, #8]
  406d70:	4628      	mov	r0, r5
  406d72:	60da      	str	r2, [r3, #12]
  406d74:	6093      	str	r3, [r2, #8]
  406d76:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406d7a:	68eb      	ldr	r3, [r5, #12]
  406d7c:	60d3      	str	r3, [r2, #12]
  406d7e:	609a      	str	r2, [r3, #8]
  406d80:	1f32      	subs	r2, r6, #4
  406d82:	2a24      	cmp	r2, #36	; 0x24
  406d84:	d823      	bhi.n	406dce <_realloc_r+0x1e6>
  406d86:	2a13      	cmp	r2, #19
  406d88:	d91a      	bls.n	406dc0 <_realloc_r+0x1d8>
  406d8a:	6823      	ldr	r3, [r4, #0]
  406d8c:	2a1b      	cmp	r2, #27
  406d8e:	60ab      	str	r3, [r5, #8]
  406d90:	6863      	ldr	r3, [r4, #4]
  406d92:	60eb      	str	r3, [r5, #12]
  406d94:	d803      	bhi.n	406d9e <_realloc_r+0x1b6>
  406d96:	f105 0010 	add.w	r0, r5, #16
  406d9a:	3408      	adds	r4, #8
  406d9c:	e010      	b.n	406dc0 <_realloc_r+0x1d8>
  406d9e:	68a3      	ldr	r3, [r4, #8]
  406da0:	2a24      	cmp	r2, #36	; 0x24
  406da2:	612b      	str	r3, [r5, #16]
  406da4:	68e3      	ldr	r3, [r4, #12]
  406da6:	616b      	str	r3, [r5, #20]
  406da8:	d003      	beq.n	406db2 <_realloc_r+0x1ca>
  406daa:	f105 0018 	add.w	r0, r5, #24
  406dae:	3410      	adds	r4, #16
  406db0:	e006      	b.n	406dc0 <_realloc_r+0x1d8>
  406db2:	6923      	ldr	r3, [r4, #16]
  406db4:	f105 0020 	add.w	r0, r5, #32
  406db8:	61ab      	str	r3, [r5, #24]
  406dba:	6963      	ldr	r3, [r4, #20]
  406dbc:	3418      	adds	r4, #24
  406dbe:	61eb      	str	r3, [r5, #28]
  406dc0:	6823      	ldr	r3, [r4, #0]
  406dc2:	6003      	str	r3, [r0, #0]
  406dc4:	6863      	ldr	r3, [r4, #4]
  406dc6:	6043      	str	r3, [r0, #4]
  406dc8:	68a3      	ldr	r3, [r4, #8]
  406dca:	6083      	str	r3, [r0, #8]
  406dcc:	e002      	b.n	406dd4 <_realloc_r+0x1ec>
  406dce:	4621      	mov	r1, r4
  406dd0:	f7ff fb03 	bl	4063da <memmove>
  406dd4:	465e      	mov	r6, fp
  406dd6:	e02e      	b.n	406e36 <_realloc_r+0x24e>
  406dd8:	45ba      	cmp	sl, r7
  406dda:	db32      	blt.n	406e42 <_realloc_r+0x25a>
  406ddc:	4628      	mov	r0, r5
  406dde:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406de2:	68eb      	ldr	r3, [r5, #12]
  406de4:	60d3      	str	r3, [r2, #12]
  406de6:	609a      	str	r2, [r3, #8]
  406de8:	1f32      	subs	r2, r6, #4
  406dea:	2a24      	cmp	r2, #36	; 0x24
  406dec:	d825      	bhi.n	406e3a <_realloc_r+0x252>
  406dee:	2a13      	cmp	r2, #19
  406df0:	d91a      	bls.n	406e28 <_realloc_r+0x240>
  406df2:	6823      	ldr	r3, [r4, #0]
  406df4:	2a1b      	cmp	r2, #27
  406df6:	60ab      	str	r3, [r5, #8]
  406df8:	6863      	ldr	r3, [r4, #4]
  406dfa:	60eb      	str	r3, [r5, #12]
  406dfc:	d803      	bhi.n	406e06 <_realloc_r+0x21e>
  406dfe:	f105 0010 	add.w	r0, r5, #16
  406e02:	3408      	adds	r4, #8
  406e04:	e010      	b.n	406e28 <_realloc_r+0x240>
  406e06:	68a3      	ldr	r3, [r4, #8]
  406e08:	2a24      	cmp	r2, #36	; 0x24
  406e0a:	612b      	str	r3, [r5, #16]
  406e0c:	68e3      	ldr	r3, [r4, #12]
  406e0e:	616b      	str	r3, [r5, #20]
  406e10:	d003      	beq.n	406e1a <_realloc_r+0x232>
  406e12:	f105 0018 	add.w	r0, r5, #24
  406e16:	3410      	adds	r4, #16
  406e18:	e006      	b.n	406e28 <_realloc_r+0x240>
  406e1a:	6923      	ldr	r3, [r4, #16]
  406e1c:	f105 0020 	add.w	r0, r5, #32
  406e20:	61ab      	str	r3, [r5, #24]
  406e22:	6963      	ldr	r3, [r4, #20]
  406e24:	3418      	adds	r4, #24
  406e26:	61eb      	str	r3, [r5, #28]
  406e28:	6823      	ldr	r3, [r4, #0]
  406e2a:	6003      	str	r3, [r0, #0]
  406e2c:	6863      	ldr	r3, [r4, #4]
  406e2e:	6043      	str	r3, [r0, #4]
  406e30:	68a3      	ldr	r3, [r4, #8]
  406e32:	6083      	str	r3, [r0, #8]
  406e34:	4656      	mov	r6, sl
  406e36:	46a8      	mov	r8, r5
  406e38:	e054      	b.n	406ee4 <_realloc_r+0x2fc>
  406e3a:	4621      	mov	r1, r4
  406e3c:	f7ff facd 	bl	4063da <memmove>
  406e40:	e7f8      	b.n	406e34 <_realloc_r+0x24c>
  406e42:	4648      	mov	r0, r9
  406e44:	4611      	mov	r1, r2
  406e46:	f7ff f8a9 	bl	405f9c <_malloc_r>
  406e4a:	4605      	mov	r5, r0
  406e4c:	2800      	cmp	r0, #0
  406e4e:	d044      	beq.n	406eda <_realloc_r+0x2f2>
  406e50:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406e54:	f1a0 0208 	sub.w	r2, r0, #8
  406e58:	f023 0301 	bic.w	r3, r3, #1
  406e5c:	4443      	add	r3, r8
  406e5e:	429a      	cmp	r2, r3
  406e60:	d105      	bne.n	406e6e <_realloc_r+0x286>
  406e62:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406e66:	f023 0303 	bic.w	r3, r3, #3
  406e6a:	441e      	add	r6, r3
  406e6c:	e03a      	b.n	406ee4 <_realloc_r+0x2fc>
  406e6e:	1f32      	subs	r2, r6, #4
  406e70:	2a24      	cmp	r2, #36	; 0x24
  406e72:	d82b      	bhi.n	406ecc <_realloc_r+0x2e4>
  406e74:	2a13      	cmp	r2, #19
  406e76:	d91e      	bls.n	406eb6 <_realloc_r+0x2ce>
  406e78:	6823      	ldr	r3, [r4, #0]
  406e7a:	2a1b      	cmp	r2, #27
  406e7c:	6003      	str	r3, [r0, #0]
  406e7e:	6863      	ldr	r3, [r4, #4]
  406e80:	6043      	str	r3, [r0, #4]
  406e82:	d804      	bhi.n	406e8e <_realloc_r+0x2a6>
  406e84:	f100 0308 	add.w	r3, r0, #8
  406e88:	f104 0208 	add.w	r2, r4, #8
  406e8c:	e015      	b.n	406eba <_realloc_r+0x2d2>
  406e8e:	68a3      	ldr	r3, [r4, #8]
  406e90:	2a24      	cmp	r2, #36	; 0x24
  406e92:	6083      	str	r3, [r0, #8]
  406e94:	68e3      	ldr	r3, [r4, #12]
  406e96:	60c3      	str	r3, [r0, #12]
  406e98:	d004      	beq.n	406ea4 <_realloc_r+0x2bc>
  406e9a:	f100 0310 	add.w	r3, r0, #16
  406e9e:	f104 0210 	add.w	r2, r4, #16
  406ea2:	e00a      	b.n	406eba <_realloc_r+0x2d2>
  406ea4:	6923      	ldr	r3, [r4, #16]
  406ea6:	f104 0218 	add.w	r2, r4, #24
  406eaa:	6103      	str	r3, [r0, #16]
  406eac:	6961      	ldr	r1, [r4, #20]
  406eae:	f100 0318 	add.w	r3, r0, #24
  406eb2:	6141      	str	r1, [r0, #20]
  406eb4:	e001      	b.n	406eba <_realloc_r+0x2d2>
  406eb6:	4603      	mov	r3, r0
  406eb8:	4622      	mov	r2, r4
  406eba:	6811      	ldr	r1, [r2, #0]
  406ebc:	6019      	str	r1, [r3, #0]
  406ebe:	6851      	ldr	r1, [r2, #4]
  406ec0:	6059      	str	r1, [r3, #4]
  406ec2:	6892      	ldr	r2, [r2, #8]
  406ec4:	609a      	str	r2, [r3, #8]
  406ec6:	e004      	b.n	406ed2 <_realloc_r+0x2ea>
  406ec8:	20000594 	.word	0x20000594
  406ecc:	4621      	mov	r1, r4
  406ece:	f7ff fa84 	bl	4063da <memmove>
  406ed2:	4648      	mov	r0, r9
  406ed4:	4621      	mov	r1, r4
  406ed6:	f7fe fd6d 	bl	4059b4 <_free_r>
  406eda:	4648      	mov	r0, r9
  406edc:	f7ff fa99 	bl	406412 <__malloc_unlock>
  406ee0:	4628      	mov	r0, r5
  406ee2:	e027      	b.n	406f34 <_realloc_r+0x34c>
  406ee4:	1bf3      	subs	r3, r6, r7
  406ee6:	2b0f      	cmp	r3, #15
  406ee8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406eec:	d913      	bls.n	406f16 <_realloc_r+0x32e>
  406eee:	f002 0201 	and.w	r2, r2, #1
  406ef2:	eb08 0107 	add.w	r1, r8, r7
  406ef6:	4317      	orrs	r7, r2
  406ef8:	f043 0201 	orr.w	r2, r3, #1
  406efc:	f8c8 7004 	str.w	r7, [r8, #4]
  406f00:	440b      	add	r3, r1
  406f02:	604a      	str	r2, [r1, #4]
  406f04:	685a      	ldr	r2, [r3, #4]
  406f06:	4648      	mov	r0, r9
  406f08:	f042 0201 	orr.w	r2, r2, #1
  406f0c:	605a      	str	r2, [r3, #4]
  406f0e:	3108      	adds	r1, #8
  406f10:	f7fe fd50 	bl	4059b4 <_free_r>
  406f14:	e009      	b.n	406f2a <_realloc_r+0x342>
  406f16:	f002 0201 	and.w	r2, r2, #1
  406f1a:	4332      	orrs	r2, r6
  406f1c:	f8c8 2004 	str.w	r2, [r8, #4]
  406f20:	4446      	add	r6, r8
  406f22:	6873      	ldr	r3, [r6, #4]
  406f24:	f043 0301 	orr.w	r3, r3, #1
  406f28:	6073      	str	r3, [r6, #4]
  406f2a:	4648      	mov	r0, r9
  406f2c:	f7ff fa71 	bl	406412 <__malloc_unlock>
  406f30:	f108 0008 	add.w	r0, r8, #8
  406f34:	b003      	add	sp, #12
  406f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f3a:	bf00      	nop

00406f3c <__fpclassifyd>:
  406f3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406f40:	b510      	push	{r4, lr}
  406f42:	d100      	bne.n	406f46 <__fpclassifyd+0xa>
  406f44:	b178      	cbz	r0, 406f66 <__fpclassifyd+0x2a>
  406f46:	4a0c      	ldr	r2, [pc, #48]	; (406f78 <__fpclassifyd+0x3c>)
  406f48:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  406f4c:	4294      	cmp	r4, r2
  406f4e:	d90c      	bls.n	406f6a <__fpclassifyd+0x2e>
  406f50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  406f54:	d30b      	bcc.n	406f6e <__fpclassifyd+0x32>
  406f56:	4a09      	ldr	r2, [pc, #36]	; (406f7c <__fpclassifyd+0x40>)
  406f58:	4293      	cmp	r3, r2
  406f5a:	d10a      	bne.n	406f72 <__fpclassifyd+0x36>
  406f5c:	f1d0 0001 	rsbs	r0, r0, #1
  406f60:	bf38      	it	cc
  406f62:	2000      	movcc	r0, #0
  406f64:	bd10      	pop	{r4, pc}
  406f66:	2002      	movs	r0, #2
  406f68:	bd10      	pop	{r4, pc}
  406f6a:	2004      	movs	r0, #4
  406f6c:	bd10      	pop	{r4, pc}
  406f6e:	2003      	movs	r0, #3
  406f70:	bd10      	pop	{r4, pc}
  406f72:	2000      	movs	r0, #0
  406f74:	bd10      	pop	{r4, pc}
  406f76:	bf00      	nop
  406f78:	7fdfffff 	.word	0x7fdfffff
  406f7c:	7ff00000 	.word	0x7ff00000

00406f80 <_sbrk_r>:
  406f80:	b538      	push	{r3, r4, r5, lr}
  406f82:	4c06      	ldr	r4, [pc, #24]	; (406f9c <_sbrk_r+0x1c>)
  406f84:	2300      	movs	r3, #0
  406f86:	4605      	mov	r5, r0
  406f88:	4608      	mov	r0, r1
  406f8a:	6023      	str	r3, [r4, #0]
  406f8c:	f7fa fc58 	bl	401840 <_sbrk>
  406f90:	1c43      	adds	r3, r0, #1
  406f92:	d102      	bne.n	406f9a <_sbrk_r+0x1a>
  406f94:	6823      	ldr	r3, [r4, #0]
  406f96:	b103      	cbz	r3, 406f9a <_sbrk_r+0x1a>
  406f98:	602b      	str	r3, [r5, #0]
  406f9a:	bd38      	pop	{r3, r4, r5, pc}
  406f9c:	20000c20 	.word	0x20000c20

00406fa0 <__sread>:
  406fa0:	b510      	push	{r4, lr}
  406fa2:	460c      	mov	r4, r1
  406fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fa8:	f000 fe76 	bl	407c98 <_read_r>
  406fac:	2800      	cmp	r0, #0
  406fae:	db03      	blt.n	406fb8 <__sread+0x18>
  406fb0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406fb2:	4403      	add	r3, r0
  406fb4:	6523      	str	r3, [r4, #80]	; 0x50
  406fb6:	bd10      	pop	{r4, pc}
  406fb8:	89a3      	ldrh	r3, [r4, #12]
  406fba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406fbe:	81a3      	strh	r3, [r4, #12]
  406fc0:	bd10      	pop	{r4, pc}

00406fc2 <__seofread>:
  406fc2:	2000      	movs	r0, #0
  406fc4:	4770      	bx	lr

00406fc6 <__swrite>:
  406fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fca:	461d      	mov	r5, r3
  406fcc:	898b      	ldrh	r3, [r1, #12]
  406fce:	4607      	mov	r7, r0
  406fd0:	05db      	lsls	r3, r3, #23
  406fd2:	460c      	mov	r4, r1
  406fd4:	4616      	mov	r6, r2
  406fd6:	d505      	bpl.n	406fe4 <__swrite+0x1e>
  406fd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406fdc:	2200      	movs	r2, #0
  406fde:	2302      	movs	r3, #2
  406fe0:	f000 fe48 	bl	407c74 <_lseek_r>
  406fe4:	89a3      	ldrh	r3, [r4, #12]
  406fe6:	4638      	mov	r0, r7
  406fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406fec:	81a3      	strh	r3, [r4, #12]
  406fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406ff2:	4632      	mov	r2, r6
  406ff4:	462b      	mov	r3, r5
  406ff6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406ffa:	f000 bd37 	b.w	407a6c <_write_r>

00406ffe <__sseek>:
  406ffe:	b510      	push	{r4, lr}
  407000:	460c      	mov	r4, r1
  407002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407006:	f000 fe35 	bl	407c74 <_lseek_r>
  40700a:	1c43      	adds	r3, r0, #1
  40700c:	89a3      	ldrh	r3, [r4, #12]
  40700e:	d103      	bne.n	407018 <__sseek+0x1a>
  407010:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407014:	81a3      	strh	r3, [r4, #12]
  407016:	bd10      	pop	{r4, pc}
  407018:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40701c:	81a3      	strh	r3, [r4, #12]
  40701e:	6520      	str	r0, [r4, #80]	; 0x50
  407020:	bd10      	pop	{r4, pc}

00407022 <__sclose>:
  407022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407026:	f000 bdad 	b.w	407b84 <_close_r>

0040702a <strcmp>:
  40702a:	f810 2b01 	ldrb.w	r2, [r0], #1
  40702e:	f811 3b01 	ldrb.w	r3, [r1], #1
  407032:	2a01      	cmp	r2, #1
  407034:	bf28      	it	cs
  407036:	429a      	cmpcs	r2, r3
  407038:	d0f7      	beq.n	40702a <strcmp>
  40703a:	1ad0      	subs	r0, r2, r3
  40703c:	4770      	bx	lr
	...

00407040 <__ssprint_r>:
  407040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407044:	4680      	mov	r8, r0
  407046:	6890      	ldr	r0, [r2, #8]
  407048:	460c      	mov	r4, r1
  40704a:	4615      	mov	r5, r2
  40704c:	f8d2 9000 	ldr.w	r9, [r2]
  407050:	b118      	cbz	r0, 40705a <__ssprint_r+0x1a>
  407052:	2300      	movs	r3, #0
  407054:	9301      	str	r3, [sp, #4]
  407056:	461e      	mov	r6, r3
  407058:	e008      	b.n	40706c <__ssprint_r+0x2c>
  40705a:	6050      	str	r0, [r2, #4]
  40705c:	e066      	b.n	40712c <__ssprint_r+0xec>
  40705e:	f8d9 3000 	ldr.w	r3, [r9]
  407062:	f8d9 6004 	ldr.w	r6, [r9, #4]
  407066:	9301      	str	r3, [sp, #4]
  407068:	f109 0908 	add.w	r9, r9, #8
  40706c:	2e00      	cmp	r6, #0
  40706e:	d0f6      	beq.n	40705e <__ssprint_r+0x1e>
  407070:	68a7      	ldr	r7, [r4, #8]
  407072:	42be      	cmp	r6, r7
  407074:	d347      	bcc.n	407106 <__ssprint_r+0xc6>
  407076:	89a2      	ldrh	r2, [r4, #12]
  407078:	f412 6f90 	tst.w	r2, #1152	; 0x480
  40707c:	d041      	beq.n	407102 <__ssprint_r+0xc2>
  40707e:	6823      	ldr	r3, [r4, #0]
  407080:	6921      	ldr	r1, [r4, #16]
  407082:	2002      	movs	r0, #2
  407084:	ebc1 0a03 	rsb	sl, r1, r3
  407088:	6963      	ldr	r3, [r4, #20]
  40708a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40708e:	fb93 fbf0 	sdiv	fp, r3, r0
  407092:	f10a 0001 	add.w	r0, sl, #1
  407096:	4430      	add	r0, r6
  407098:	4583      	cmp	fp, r0
  40709a:	bf38      	it	cc
  40709c:	4683      	movcc	fp, r0
  40709e:	0553      	lsls	r3, r2, #21
  4070a0:	4640      	mov	r0, r8
  4070a2:	d50f      	bpl.n	4070c4 <__ssprint_r+0x84>
  4070a4:	4659      	mov	r1, fp
  4070a6:	f7fe ff79 	bl	405f9c <_malloc_r>
  4070aa:	4607      	mov	r7, r0
  4070ac:	b198      	cbz	r0, 4070d6 <__ssprint_r+0x96>
  4070ae:	4652      	mov	r2, sl
  4070b0:	6921      	ldr	r1, [r4, #16]
  4070b2:	f7ff f989 	bl	4063c8 <memcpy>
  4070b6:	89a2      	ldrh	r2, [r4, #12]
  4070b8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4070bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4070c0:	81a2      	strh	r2, [r4, #12]
  4070c2:	e015      	b.n	4070f0 <__ssprint_r+0xb0>
  4070c4:	465a      	mov	r2, fp
  4070c6:	f7ff fd8f 	bl	406be8 <_realloc_r>
  4070ca:	4607      	mov	r7, r0
  4070cc:	b980      	cbnz	r0, 4070f0 <__ssprint_r+0xb0>
  4070ce:	4640      	mov	r0, r8
  4070d0:	6921      	ldr	r1, [r4, #16]
  4070d2:	f7fe fc6f 	bl	4059b4 <_free_r>
  4070d6:	230c      	movs	r3, #12
  4070d8:	f8c8 3000 	str.w	r3, [r8]
  4070dc:	89a3      	ldrh	r3, [r4, #12]
  4070de:	f04f 30ff 	mov.w	r0, #4294967295
  4070e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4070e6:	81a3      	strh	r3, [r4, #12]
  4070e8:	2300      	movs	r3, #0
  4070ea:	60ab      	str	r3, [r5, #8]
  4070ec:	606b      	str	r3, [r5, #4]
  4070ee:	e01d      	b.n	40712c <__ssprint_r+0xec>
  4070f0:	6127      	str	r7, [r4, #16]
  4070f2:	ebca 030b 	rsb	r3, sl, fp
  4070f6:	4457      	add	r7, sl
  4070f8:	6027      	str	r7, [r4, #0]
  4070fa:	f8c4 b014 	str.w	fp, [r4, #20]
  4070fe:	4637      	mov	r7, r6
  407100:	60a3      	str	r3, [r4, #8]
  407102:	42be      	cmp	r6, r7
  407104:	d200      	bcs.n	407108 <__ssprint_r+0xc8>
  407106:	4637      	mov	r7, r6
  407108:	463a      	mov	r2, r7
  40710a:	6820      	ldr	r0, [r4, #0]
  40710c:	9901      	ldr	r1, [sp, #4]
  40710e:	f7ff f964 	bl	4063da <memmove>
  407112:	68a3      	ldr	r3, [r4, #8]
  407114:	1bdb      	subs	r3, r3, r7
  407116:	60a3      	str	r3, [r4, #8]
  407118:	6823      	ldr	r3, [r4, #0]
  40711a:	441f      	add	r7, r3
  40711c:	68ab      	ldr	r3, [r5, #8]
  40711e:	6027      	str	r7, [r4, #0]
  407120:	1b9e      	subs	r6, r3, r6
  407122:	60ae      	str	r6, [r5, #8]
  407124:	2e00      	cmp	r6, #0
  407126:	d19a      	bne.n	40705e <__ssprint_r+0x1e>
  407128:	606e      	str	r6, [r5, #4]
  40712a:	4630      	mov	r0, r6
  40712c:	b003      	add	sp, #12
  40712e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407132 <_svfiprintf_r>:
  407132:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407136:	461e      	mov	r6, r3
  407138:	898b      	ldrh	r3, [r1, #12]
  40713a:	b0ad      	sub	sp, #180	; 0xb4
  40713c:	4688      	mov	r8, r1
  40713e:	0619      	lsls	r1, r3, #24
  407140:	4683      	mov	fp, r0
  407142:	9202      	str	r2, [sp, #8]
  407144:	d513      	bpl.n	40716e <_svfiprintf_r+0x3c>
  407146:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40714a:	b983      	cbnz	r3, 40716e <_svfiprintf_r+0x3c>
  40714c:	2140      	movs	r1, #64	; 0x40
  40714e:	f7fe ff25 	bl	405f9c <_malloc_r>
  407152:	f8c8 0000 	str.w	r0, [r8]
  407156:	f8c8 0010 	str.w	r0, [r8, #16]
  40715a:	b928      	cbnz	r0, 407168 <_svfiprintf_r+0x36>
  40715c:	230c      	movs	r3, #12
  40715e:	f8cb 3000 	str.w	r3, [fp]
  407162:	f04f 30ff 	mov.w	r0, #4294967295
  407166:	e3d4      	b.n	407912 <_svfiprintf_r+0x7e0>
  407168:	2340      	movs	r3, #64	; 0x40
  40716a:	f8c8 3014 	str.w	r3, [r8, #20]
  40716e:	2300      	movs	r3, #0
  407170:	aa1c      	add	r2, sp, #112	; 0x70
  407172:	920f      	str	r2, [sp, #60]	; 0x3c
  407174:	9311      	str	r3, [sp, #68]	; 0x44
  407176:	9310      	str	r3, [sp, #64]	; 0x40
  407178:	4694      	mov	ip, r2
  40717a:	930a      	str	r3, [sp, #40]	; 0x28
  40717c:	9305      	str	r3, [sp, #20]
  40717e:	9b02      	ldr	r3, [sp, #8]
  407180:	461c      	mov	r4, r3
  407182:	f813 2b01 	ldrb.w	r2, [r3], #1
  407186:	b91a      	cbnz	r2, 407190 <_svfiprintf_r+0x5e>
  407188:	9802      	ldr	r0, [sp, #8]
  40718a:	1a25      	subs	r5, r4, r0
  40718c:	d103      	bne.n	407196 <_svfiprintf_r+0x64>
  40718e:	e01d      	b.n	4071cc <_svfiprintf_r+0x9a>
  407190:	2a25      	cmp	r2, #37	; 0x25
  407192:	d1f5      	bne.n	407180 <_svfiprintf_r+0x4e>
  407194:	e7f8      	b.n	407188 <_svfiprintf_r+0x56>
  407196:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407198:	9902      	ldr	r1, [sp, #8]
  40719a:	442b      	add	r3, r5
  40719c:	9311      	str	r3, [sp, #68]	; 0x44
  40719e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4071a0:	e88c 0022 	stmia.w	ip, {r1, r5}
  4071a4:	3301      	adds	r3, #1
  4071a6:	2b07      	cmp	r3, #7
  4071a8:	9310      	str	r3, [sp, #64]	; 0x40
  4071aa:	dc02      	bgt.n	4071b2 <_svfiprintf_r+0x80>
  4071ac:	f10c 0c08 	add.w	ip, ip, #8
  4071b0:	e009      	b.n	4071c6 <_svfiprintf_r+0x94>
  4071b2:	4658      	mov	r0, fp
  4071b4:	4641      	mov	r1, r8
  4071b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4071b8:	f7ff ff42 	bl	407040 <__ssprint_r>
  4071bc:	2800      	cmp	r0, #0
  4071be:	f040 83a0 	bne.w	407902 <_svfiprintf_r+0x7d0>
  4071c2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4071c6:	9a05      	ldr	r2, [sp, #20]
  4071c8:	442a      	add	r2, r5
  4071ca:	9205      	str	r2, [sp, #20]
  4071cc:	7823      	ldrb	r3, [r4, #0]
  4071ce:	2b00      	cmp	r3, #0
  4071d0:	f000 8390 	beq.w	4078f4 <_svfiprintf_r+0x7c2>
  4071d4:	2200      	movs	r2, #0
  4071d6:	3401      	adds	r4, #1
  4071d8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4071dc:	f04f 3aff 	mov.w	sl, #4294967295
  4071e0:	9204      	str	r2, [sp, #16]
  4071e2:	4617      	mov	r7, r2
  4071e4:	1c65      	adds	r5, r4, #1
  4071e6:	7823      	ldrb	r3, [r4, #0]
  4071e8:	9502      	str	r5, [sp, #8]
  4071ea:	2b58      	cmp	r3, #88	; 0x58
  4071ec:	d064      	beq.n	4072b8 <_svfiprintf_r+0x186>
  4071ee:	dc2d      	bgt.n	40724c <_svfiprintf_r+0x11a>
  4071f0:	2b2e      	cmp	r3, #46	; 0x2e
  4071f2:	d076      	beq.n	4072e2 <_svfiprintf_r+0x1b0>
  4071f4:	dc12      	bgt.n	40721c <_svfiprintf_r+0xea>
  4071f6:	2b2a      	cmp	r3, #42	; 0x2a
  4071f8:	d066      	beq.n	4072c8 <_svfiprintf_r+0x196>
  4071fa:	dc08      	bgt.n	40720e <_svfiprintf_r+0xdc>
  4071fc:	2b20      	cmp	r3, #32
  4071fe:	d05f      	beq.n	4072c0 <_svfiprintf_r+0x18e>
  407200:	2b23      	cmp	r3, #35	; 0x23
  407202:	f040 8201 	bne.w	407608 <_svfiprintf_r+0x4d6>
  407206:	f047 0701 	orr.w	r7, r7, #1
  40720a:	9c02      	ldr	r4, [sp, #8]
  40720c:	e7ea      	b.n	4071e4 <_svfiprintf_r+0xb2>
  40720e:	2b2b      	cmp	r3, #43	; 0x2b
  407210:	d101      	bne.n	407216 <_svfiprintf_r+0xe4>
  407212:	461a      	mov	r2, r3
  407214:	e7f9      	b.n	40720a <_svfiprintf_r+0xd8>
  407216:	2b2d      	cmp	r3, #45	; 0x2d
  407218:	d060      	beq.n	4072dc <_svfiprintf_r+0x1aa>
  40721a:	e1f5      	b.n	407608 <_svfiprintf_r+0x4d6>
  40721c:	2b39      	cmp	r3, #57	; 0x39
  40721e:	dc07      	bgt.n	407230 <_svfiprintf_r+0xfe>
  407220:	2b31      	cmp	r3, #49	; 0x31
  407222:	da7f      	bge.n	407324 <_svfiprintf_r+0x1f2>
  407224:	2b30      	cmp	r3, #48	; 0x30
  407226:	f040 81ef 	bne.w	407608 <_svfiprintf_r+0x4d6>
  40722a:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  40722e:	e7ec      	b.n	40720a <_svfiprintf_r+0xd8>
  407230:	2b4f      	cmp	r3, #79	; 0x4f
  407232:	f000 80e0 	beq.w	4073f6 <_svfiprintf_r+0x2c4>
  407236:	2b55      	cmp	r3, #85	; 0x55
  407238:	f000 8120 	beq.w	40747c <_svfiprintf_r+0x34a>
  40723c:	2b44      	cmp	r3, #68	; 0x44
  40723e:	f040 81e3 	bne.w	407608 <_svfiprintf_r+0x4d6>
  407242:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407246:	f047 0710 	orr.w	r7, r7, #16
  40724a:	e094      	b.n	407376 <_svfiprintf_r+0x244>
  40724c:	2b6e      	cmp	r3, #110	; 0x6e
  40724e:	f000 80b6 	beq.w	4073be <_svfiprintf_r+0x28c>
  407252:	dc0d      	bgt.n	407270 <_svfiprintf_r+0x13e>
  407254:	2b68      	cmp	r3, #104	; 0x68
  407256:	d076      	beq.n	407346 <_svfiprintf_r+0x214>
  407258:	dc05      	bgt.n	407266 <_svfiprintf_r+0x134>
  40725a:	2b63      	cmp	r3, #99	; 0x63
  40725c:	f000 8083 	beq.w	407366 <_svfiprintf_r+0x234>
  407260:	2b64      	cmp	r3, #100	; 0x64
  407262:	d026      	beq.n	4072b2 <_svfiprintf_r+0x180>
  407264:	e1d0      	b.n	407608 <_svfiprintf_r+0x4d6>
  407266:	2b69      	cmp	r3, #105	; 0x69
  407268:	d023      	beq.n	4072b2 <_svfiprintf_r+0x180>
  40726a:	2b6c      	cmp	r3, #108	; 0x6c
  40726c:	d06e      	beq.n	40734c <_svfiprintf_r+0x21a>
  40726e:	e1cb      	b.n	407608 <_svfiprintf_r+0x4d6>
  407270:	2b71      	cmp	r3, #113	; 0x71
  407272:	d075      	beq.n	407360 <_svfiprintf_r+0x22e>
  407274:	dc13      	bgt.n	40729e <_svfiprintf_r+0x16c>
  407276:	2b6f      	cmp	r3, #111	; 0x6f
  407278:	f000 80bf 	beq.w	4073fa <_svfiprintf_r+0x2c8>
  40727c:	2b70      	cmp	r3, #112	; 0x70
  40727e:	f040 81c3 	bne.w	407608 <_svfiprintf_r+0x4d6>
  407282:	2330      	movs	r3, #48	; 0x30
  407284:	48a0      	ldr	r0, [pc, #640]	; (407508 <_svfiprintf_r+0x3d6>)
  407286:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40728a:	2378      	movs	r3, #120	; 0x78
  40728c:	6834      	ldr	r4, [r6, #0]
  40728e:	2500      	movs	r5, #0
  407290:	f047 0702 	orr.w	r7, r7, #2
  407294:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  407298:	3604      	adds	r6, #4
  40729a:	900a      	str	r0, [sp, #40]	; 0x28
  40729c:	e12e      	b.n	4074fc <_svfiprintf_r+0x3ca>
  40729e:	2b75      	cmp	r3, #117	; 0x75
  4072a0:	f000 80ee 	beq.w	407480 <_svfiprintf_r+0x34e>
  4072a4:	2b78      	cmp	r3, #120	; 0x78
  4072a6:	f000 8103 	beq.w	4074b0 <_svfiprintf_r+0x37e>
  4072aa:	2b73      	cmp	r3, #115	; 0x73
  4072ac:	f040 81ac 	bne.w	407608 <_svfiprintf_r+0x4d6>
  4072b0:	e0bf      	b.n	407432 <_svfiprintf_r+0x300>
  4072b2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4072b6:	e05e      	b.n	407376 <_svfiprintf_r+0x244>
  4072b8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4072bc:	4c93      	ldr	r4, [pc, #588]	; (40750c <_svfiprintf_r+0x3da>)
  4072be:	e0fa      	b.n	4074b6 <_svfiprintf_r+0x384>
  4072c0:	2a00      	cmp	r2, #0
  4072c2:	bf08      	it	eq
  4072c4:	2220      	moveq	r2, #32
  4072c6:	e7a0      	b.n	40720a <_svfiprintf_r+0xd8>
  4072c8:	1d33      	adds	r3, r6, #4
  4072ca:	6836      	ldr	r6, [r6, #0]
  4072cc:	2e00      	cmp	r6, #0
  4072ce:	9604      	str	r6, [sp, #16]
  4072d0:	db01      	blt.n	4072d6 <_svfiprintf_r+0x1a4>
  4072d2:	461e      	mov	r6, r3
  4072d4:	e799      	b.n	40720a <_svfiprintf_r+0xd8>
  4072d6:	4275      	negs	r5, r6
  4072d8:	9504      	str	r5, [sp, #16]
  4072da:	461e      	mov	r6, r3
  4072dc:	f047 0704 	orr.w	r7, r7, #4
  4072e0:	e793      	b.n	40720a <_svfiprintf_r+0xd8>
  4072e2:	9c02      	ldr	r4, [sp, #8]
  4072e4:	7823      	ldrb	r3, [r4, #0]
  4072e6:	1c61      	adds	r1, r4, #1
  4072e8:	2b2a      	cmp	r3, #42	; 0x2a
  4072ea:	d002      	beq.n	4072f2 <_svfiprintf_r+0x1c0>
  4072ec:	f04f 0a00 	mov.w	sl, #0
  4072f0:	e00a      	b.n	407308 <_svfiprintf_r+0x1d6>
  4072f2:	f8d6 a000 	ldr.w	sl, [r6]
  4072f6:	1d33      	adds	r3, r6, #4
  4072f8:	f1ba 0f00 	cmp.w	sl, #0
  4072fc:	461e      	mov	r6, r3
  4072fe:	9102      	str	r1, [sp, #8]
  407300:	da83      	bge.n	40720a <_svfiprintf_r+0xd8>
  407302:	f04f 3aff 	mov.w	sl, #4294967295
  407306:	e780      	b.n	40720a <_svfiprintf_r+0xd8>
  407308:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40730c:	2809      	cmp	r0, #9
  40730e:	d805      	bhi.n	40731c <_svfiprintf_r+0x1ea>
  407310:	230a      	movs	r3, #10
  407312:	fb03 0a0a 	mla	sl, r3, sl, r0
  407316:	f811 3b01 	ldrb.w	r3, [r1], #1
  40731a:	e7f5      	b.n	407308 <_svfiprintf_r+0x1d6>
  40731c:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  407320:	9102      	str	r1, [sp, #8]
  407322:	e762      	b.n	4071ea <_svfiprintf_r+0xb8>
  407324:	2500      	movs	r5, #0
  407326:	9504      	str	r5, [sp, #16]
  407328:	9c04      	ldr	r4, [sp, #16]
  40732a:	3b30      	subs	r3, #48	; 0x30
  40732c:	210a      	movs	r1, #10
  40732e:	fb01 3404 	mla	r4, r1, r4, r3
  407332:	9902      	ldr	r1, [sp, #8]
  407334:	9404      	str	r4, [sp, #16]
  407336:	f811 3b01 	ldrb.w	r3, [r1], #1
  40733a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40733e:	2809      	cmp	r0, #9
  407340:	d8ee      	bhi.n	407320 <_svfiprintf_r+0x1ee>
  407342:	9102      	str	r1, [sp, #8]
  407344:	e7f0      	b.n	407328 <_svfiprintf_r+0x1f6>
  407346:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40734a:	e75e      	b.n	40720a <_svfiprintf_r+0xd8>
  40734c:	9d02      	ldr	r5, [sp, #8]
  40734e:	782b      	ldrb	r3, [r5, #0]
  407350:	2b6c      	cmp	r3, #108	; 0x6c
  407352:	d102      	bne.n	40735a <_svfiprintf_r+0x228>
  407354:	3501      	adds	r5, #1
  407356:	9502      	str	r5, [sp, #8]
  407358:	e002      	b.n	407360 <_svfiprintf_r+0x22e>
  40735a:	f047 0710 	orr.w	r7, r7, #16
  40735e:	e754      	b.n	40720a <_svfiprintf_r+0xd8>
  407360:	f047 0720 	orr.w	r7, r7, #32
  407364:	e751      	b.n	40720a <_svfiprintf_r+0xd8>
  407366:	6833      	ldr	r3, [r6, #0]
  407368:	2500      	movs	r5, #0
  40736a:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40736e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407372:	3604      	adds	r6, #4
  407374:	e152      	b.n	40761c <_svfiprintf_r+0x4ea>
  407376:	06ba      	lsls	r2, r7, #26
  407378:	d507      	bpl.n	40738a <_svfiprintf_r+0x258>
  40737a:	3607      	adds	r6, #7
  40737c:	f026 0307 	bic.w	r3, r6, #7
  407380:	f103 0608 	add.w	r6, r3, #8
  407384:	e9d3 4500 	ldrd	r4, r5, [r3]
  407388:	e00d      	b.n	4073a6 <_svfiprintf_r+0x274>
  40738a:	f017 0f10 	tst.w	r7, #16
  40738e:	f106 0304 	add.w	r3, r6, #4
  407392:	d001      	beq.n	407398 <_svfiprintf_r+0x266>
  407394:	6834      	ldr	r4, [r6, #0]
  407396:	e004      	b.n	4073a2 <_svfiprintf_r+0x270>
  407398:	6834      	ldr	r4, [r6, #0]
  40739a:	f017 0f40 	tst.w	r7, #64	; 0x40
  40739e:	bf18      	it	ne
  4073a0:	b224      	sxthne	r4, r4
  4073a2:	17e5      	asrs	r5, r4, #31
  4073a4:	461e      	mov	r6, r3
  4073a6:	2c00      	cmp	r4, #0
  4073a8:	f175 0000 	sbcs.w	r0, r5, #0
  4073ac:	f280 80b0 	bge.w	407510 <_svfiprintf_r+0x3de>
  4073b0:	232d      	movs	r3, #45	; 0x2d
  4073b2:	4264      	negs	r4, r4
  4073b4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4073b8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4073bc:	e0a8      	b.n	407510 <_svfiprintf_r+0x3de>
  4073be:	f017 0f20 	tst.w	r7, #32
  4073c2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4073c6:	f106 0104 	add.w	r1, r6, #4
  4073ca:	d007      	beq.n	4073dc <_svfiprintf_r+0x2aa>
  4073cc:	9c05      	ldr	r4, [sp, #20]
  4073ce:	6830      	ldr	r0, [r6, #0]
  4073d0:	17e5      	asrs	r5, r4, #31
  4073d2:	4622      	mov	r2, r4
  4073d4:	462b      	mov	r3, r5
  4073d6:	e9c0 2300 	strd	r2, r3, [r0]
  4073da:	e00a      	b.n	4073f2 <_svfiprintf_r+0x2c0>
  4073dc:	06fb      	lsls	r3, r7, #27
  4073de:	d405      	bmi.n	4073ec <_svfiprintf_r+0x2ba>
  4073e0:	067f      	lsls	r7, r7, #25
  4073e2:	d503      	bpl.n	4073ec <_svfiprintf_r+0x2ba>
  4073e4:	6833      	ldr	r3, [r6, #0]
  4073e6:	9c05      	ldr	r4, [sp, #20]
  4073e8:	801c      	strh	r4, [r3, #0]
  4073ea:	e002      	b.n	4073f2 <_svfiprintf_r+0x2c0>
  4073ec:	6833      	ldr	r3, [r6, #0]
  4073ee:	9d05      	ldr	r5, [sp, #20]
  4073f0:	601d      	str	r5, [r3, #0]
  4073f2:	460e      	mov	r6, r1
  4073f4:	e6c3      	b.n	40717e <_svfiprintf_r+0x4c>
  4073f6:	f047 0710 	orr.w	r7, r7, #16
  4073fa:	f017 0320 	ands.w	r3, r7, #32
  4073fe:	d008      	beq.n	407412 <_svfiprintf_r+0x2e0>
  407400:	3607      	adds	r6, #7
  407402:	f026 0307 	bic.w	r3, r6, #7
  407406:	f103 0608 	add.w	r6, r3, #8
  40740a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40740e:	2300      	movs	r3, #0
  407410:	e075      	b.n	4074fe <_svfiprintf_r+0x3cc>
  407412:	f017 0110 	ands.w	r1, r7, #16
  407416:	f106 0204 	add.w	r2, r6, #4
  40741a:	d106      	bne.n	40742a <_svfiprintf_r+0x2f8>
  40741c:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  407420:	d003      	beq.n	40742a <_svfiprintf_r+0x2f8>
  407422:	8834      	ldrh	r4, [r6, #0]
  407424:	2500      	movs	r5, #0
  407426:	4616      	mov	r6, r2
  407428:	e7f1      	b.n	40740e <_svfiprintf_r+0x2dc>
  40742a:	6834      	ldr	r4, [r6, #0]
  40742c:	2500      	movs	r5, #0
  40742e:	4616      	mov	r6, r2
  407430:	e065      	b.n	4074fe <_svfiprintf_r+0x3cc>
  407432:	f8d6 9000 	ldr.w	r9, [r6]
  407436:	2300      	movs	r3, #0
  407438:	459a      	cmp	sl, r3
  40743a:	f106 0604 	add.w	r6, r6, #4
  40743e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  407442:	4648      	mov	r0, r9
  407444:	db11      	blt.n	40746a <_svfiprintf_r+0x338>
  407446:	4619      	mov	r1, r3
  407448:	4652      	mov	r2, sl
  40744a:	f8cd c004 	str.w	ip, [sp, #4]
  40744e:	f7fe ffad 	bl	4063ac <memchr>
  407452:	f8dd c004 	ldr.w	ip, [sp, #4]
  407456:	2800      	cmp	r0, #0
  407458:	f000 80e5 	beq.w	407626 <_svfiprintf_r+0x4f4>
  40745c:	ebc9 0000 	rsb	r0, r9, r0
  407460:	4550      	cmp	r0, sl
  407462:	bfb8      	it	lt
  407464:	4682      	movlt	sl, r0
  407466:	2500      	movs	r5, #0
  407468:	e0de      	b.n	407628 <_svfiprintf_r+0x4f6>
  40746a:	f8cd c004 	str.w	ip, [sp, #4]
  40746e:	f7fb fd63 	bl	402f38 <strlen>
  407472:	2500      	movs	r5, #0
  407474:	4682      	mov	sl, r0
  407476:	f8dd c004 	ldr.w	ip, [sp, #4]
  40747a:	e0d5      	b.n	407628 <_svfiprintf_r+0x4f6>
  40747c:	f047 0710 	orr.w	r7, r7, #16
  407480:	06bd      	lsls	r5, r7, #26
  407482:	d507      	bpl.n	407494 <_svfiprintf_r+0x362>
  407484:	3607      	adds	r6, #7
  407486:	f026 0307 	bic.w	r3, r6, #7
  40748a:	f103 0608 	add.w	r6, r3, #8
  40748e:	e9d3 4500 	ldrd	r4, r5, [r3]
  407492:	e00b      	b.n	4074ac <_svfiprintf_r+0x37a>
  407494:	f017 0f10 	tst.w	r7, #16
  407498:	f106 0304 	add.w	r3, r6, #4
  40749c:	d103      	bne.n	4074a6 <_svfiprintf_r+0x374>
  40749e:	067c      	lsls	r4, r7, #25
  4074a0:	d501      	bpl.n	4074a6 <_svfiprintf_r+0x374>
  4074a2:	8834      	ldrh	r4, [r6, #0]
  4074a4:	e000      	b.n	4074a8 <_svfiprintf_r+0x376>
  4074a6:	6834      	ldr	r4, [r6, #0]
  4074a8:	2500      	movs	r5, #0
  4074aa:	461e      	mov	r6, r3
  4074ac:	2301      	movs	r3, #1
  4074ae:	e026      	b.n	4074fe <_svfiprintf_r+0x3cc>
  4074b0:	4c15      	ldr	r4, [pc, #84]	; (407508 <_svfiprintf_r+0x3d6>)
  4074b2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4074b6:	06b8      	lsls	r0, r7, #26
  4074b8:	940a      	str	r4, [sp, #40]	; 0x28
  4074ba:	d507      	bpl.n	4074cc <_svfiprintf_r+0x39a>
  4074bc:	3607      	adds	r6, #7
  4074be:	f026 0207 	bic.w	r2, r6, #7
  4074c2:	f102 0608 	add.w	r6, r2, #8
  4074c6:	e9d2 4500 	ldrd	r4, r5, [r2]
  4074ca:	e00b      	b.n	4074e4 <_svfiprintf_r+0x3b2>
  4074cc:	f017 0f10 	tst.w	r7, #16
  4074d0:	f106 0204 	add.w	r2, r6, #4
  4074d4:	d103      	bne.n	4074de <_svfiprintf_r+0x3ac>
  4074d6:	0679      	lsls	r1, r7, #25
  4074d8:	d501      	bpl.n	4074de <_svfiprintf_r+0x3ac>
  4074da:	8834      	ldrh	r4, [r6, #0]
  4074dc:	e000      	b.n	4074e0 <_svfiprintf_r+0x3ae>
  4074de:	6834      	ldr	r4, [r6, #0]
  4074e0:	2500      	movs	r5, #0
  4074e2:	4616      	mov	r6, r2
  4074e4:	07fa      	lsls	r2, r7, #31
  4074e6:	d509      	bpl.n	4074fc <_svfiprintf_r+0x3ca>
  4074e8:	ea54 0005 	orrs.w	r0, r4, r5
  4074ec:	d006      	beq.n	4074fc <_svfiprintf_r+0x3ca>
  4074ee:	2230      	movs	r2, #48	; 0x30
  4074f0:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4074f4:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4074f8:	f047 0702 	orr.w	r7, r7, #2
  4074fc:	2302      	movs	r3, #2
  4074fe:	2200      	movs	r2, #0
  407500:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407504:	e005      	b.n	407512 <_svfiprintf_r+0x3e0>
  407506:	bf00      	nop
  407508:	00408c55 	.word	0x00408c55
  40750c:	00408c44 	.word	0x00408c44
  407510:	2301      	movs	r3, #1
  407512:	f1ba 0f00 	cmp.w	sl, #0
  407516:	bfa8      	it	ge
  407518:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  40751c:	ea54 0105 	orrs.w	r1, r4, r5
  407520:	d102      	bne.n	407528 <_svfiprintf_r+0x3f6>
  407522:	f1ba 0f00 	cmp.w	sl, #0
  407526:	d05e      	beq.n	4075e6 <_svfiprintf_r+0x4b4>
  407528:	2b01      	cmp	r3, #1
  40752a:	d01f      	beq.n	40756c <_svfiprintf_r+0x43a>
  40752c:	2b02      	cmp	r3, #2
  40752e:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  407532:	d045      	beq.n	4075c0 <_svfiprintf_r+0x48e>
  407534:	08e0      	lsrs	r0, r4, #3
  407536:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  40753a:	08e8      	lsrs	r0, r5, #3
  40753c:	f004 0207 	and.w	r2, r4, #7
  407540:	9106      	str	r1, [sp, #24]
  407542:	9007      	str	r0, [sp, #28]
  407544:	3230      	adds	r2, #48	; 0x30
  407546:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  40754a:	ea54 0105 	orrs.w	r1, r4, r5
  40754e:	4699      	mov	r9, r3
  407550:	701a      	strb	r2, [r3, #0]
  407552:	f103 33ff 	add.w	r3, r3, #4294967295
  407556:	d1ed      	bne.n	407534 <_svfiprintf_r+0x402>
  407558:	07f8      	lsls	r0, r7, #31
  40755a:	4649      	mov	r1, r9
  40755c:	d54e      	bpl.n	4075fc <_svfiprintf_r+0x4ca>
  40755e:	2a30      	cmp	r2, #48	; 0x30
  407560:	d04c      	beq.n	4075fc <_svfiprintf_r+0x4ca>
  407562:	4699      	mov	r9, r3
  407564:	2330      	movs	r3, #48	; 0x30
  407566:	f801 3c01 	strb.w	r3, [r1, #-1]
  40756a:	e047      	b.n	4075fc <_svfiprintf_r+0x4ca>
  40756c:	2d00      	cmp	r5, #0
  40756e:	bf08      	it	eq
  407570:	2c0a      	cmpeq	r4, #10
  407572:	d205      	bcs.n	407580 <_svfiprintf_r+0x44e>
  407574:	3430      	adds	r4, #48	; 0x30
  407576:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40757a:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  40757e:	e03d      	b.n	4075fc <_svfiprintf_r+0x4ca>
  407580:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  407584:	9203      	str	r2, [sp, #12]
  407586:	4620      	mov	r0, r4
  407588:	4629      	mov	r1, r5
  40758a:	220a      	movs	r2, #10
  40758c:	2300      	movs	r3, #0
  40758e:	f8cd c004 	str.w	ip, [sp, #4]
  407592:	f000 fc43 	bl	407e1c <__aeabi_uldivmod>
  407596:	9b03      	ldr	r3, [sp, #12]
  407598:	3230      	adds	r2, #48	; 0x30
  40759a:	f803 2901 	strb.w	r2, [r3], #-1
  40759e:	4620      	mov	r0, r4
  4075a0:	4629      	mov	r1, r5
  4075a2:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4075a6:	220a      	movs	r2, #10
  4075a8:	9303      	str	r3, [sp, #12]
  4075aa:	2300      	movs	r3, #0
  4075ac:	f000 fc36 	bl	407e1c <__aeabi_uldivmod>
  4075b0:	4604      	mov	r4, r0
  4075b2:	460d      	mov	r5, r1
  4075b4:	ea54 0005 	orrs.w	r0, r4, r5
  4075b8:	f8dd c004 	ldr.w	ip, [sp, #4]
  4075bc:	d1e3      	bne.n	407586 <_svfiprintf_r+0x454>
  4075be:	e01d      	b.n	4075fc <_svfiprintf_r+0x4ca>
  4075c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4075c2:	f004 020f 	and.w	r2, r4, #15
  4075c6:	5c8a      	ldrb	r2, [r1, r2]
  4075c8:	4699      	mov	r9, r3
  4075ca:	f803 2901 	strb.w	r2, [r3], #-1
  4075ce:	0922      	lsrs	r2, r4, #4
  4075d0:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4075d4:	0929      	lsrs	r1, r5, #4
  4075d6:	9008      	str	r0, [sp, #32]
  4075d8:	9109      	str	r1, [sp, #36]	; 0x24
  4075da:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4075de:	ea54 0205 	orrs.w	r2, r4, r5
  4075e2:	d1ed      	bne.n	4075c0 <_svfiprintf_r+0x48e>
  4075e4:	e00a      	b.n	4075fc <_svfiprintf_r+0x4ca>
  4075e6:	b93b      	cbnz	r3, 4075f8 <_svfiprintf_r+0x4c6>
  4075e8:	07f9      	lsls	r1, r7, #31
  4075ea:	d505      	bpl.n	4075f8 <_svfiprintf_r+0x4c6>
  4075ec:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4075f0:	2330      	movs	r3, #48	; 0x30
  4075f2:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4075f6:	e001      	b.n	4075fc <_svfiprintf_r+0x4ca>
  4075f8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4075fc:	4655      	mov	r5, sl
  4075fe:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  407602:	ebc9 0a0a 	rsb	sl, r9, sl
  407606:	e00f      	b.n	407628 <_svfiprintf_r+0x4f6>
  407608:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40760c:	2b00      	cmp	r3, #0
  40760e:	f000 8171 	beq.w	4078f4 <_svfiprintf_r+0x7c2>
  407612:	2500      	movs	r5, #0
  407614:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  407618:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40761c:	f04f 0a01 	mov.w	sl, #1
  407620:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  407624:	e000      	b.n	407628 <_svfiprintf_r+0x4f6>
  407626:	4605      	mov	r5, r0
  407628:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40762c:	45aa      	cmp	sl, r5
  40762e:	bfac      	ite	ge
  407630:	4654      	movge	r4, sl
  407632:	462c      	movlt	r4, r5
  407634:	b103      	cbz	r3, 407638 <_svfiprintf_r+0x506>
  407636:	3401      	adds	r4, #1
  407638:	f017 0302 	ands.w	r3, r7, #2
  40763c:	9303      	str	r3, [sp, #12]
  40763e:	bf18      	it	ne
  407640:	3402      	addne	r4, #2
  407642:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  407646:	930b      	str	r3, [sp, #44]	; 0x2c
  407648:	d13b      	bne.n	4076c2 <_svfiprintf_r+0x590>
  40764a:	9804      	ldr	r0, [sp, #16]
  40764c:	1b03      	subs	r3, r0, r4
  40764e:	2b00      	cmp	r3, #0
  407650:	dd37      	ble.n	4076c2 <_svfiprintf_r+0x590>
  407652:	4aa6      	ldr	r2, [pc, #664]	; (4078ec <_svfiprintf_r+0x7ba>)
  407654:	2b10      	cmp	r3, #16
  407656:	f8cc 2000 	str.w	r2, [ip]
  40765a:	dd1b      	ble.n	407694 <_svfiprintf_r+0x562>
  40765c:	2210      	movs	r2, #16
  40765e:	f8cc 2004 	str.w	r2, [ip, #4]
  407662:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407664:	3210      	adds	r2, #16
  407666:	9211      	str	r2, [sp, #68]	; 0x44
  407668:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40766a:	3201      	adds	r2, #1
  40766c:	2a07      	cmp	r2, #7
  40766e:	9210      	str	r2, [sp, #64]	; 0x40
  407670:	dc02      	bgt.n	407678 <_svfiprintf_r+0x546>
  407672:	f10c 0c08 	add.w	ip, ip, #8
  407676:	e00b      	b.n	407690 <_svfiprintf_r+0x55e>
  407678:	4658      	mov	r0, fp
  40767a:	4641      	mov	r1, r8
  40767c:	aa0f      	add	r2, sp, #60	; 0x3c
  40767e:	9301      	str	r3, [sp, #4]
  407680:	f7ff fcde 	bl	407040 <__ssprint_r>
  407684:	9b01      	ldr	r3, [sp, #4]
  407686:	2800      	cmp	r0, #0
  407688:	f040 813b 	bne.w	407902 <_svfiprintf_r+0x7d0>
  40768c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407690:	3b10      	subs	r3, #16
  407692:	e7de      	b.n	407652 <_svfiprintf_r+0x520>
  407694:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407696:	f8cc 3004 	str.w	r3, [ip, #4]
  40769a:	4413      	add	r3, r2
  40769c:	9311      	str	r3, [sp, #68]	; 0x44
  40769e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4076a0:	3301      	adds	r3, #1
  4076a2:	2b07      	cmp	r3, #7
  4076a4:	9310      	str	r3, [sp, #64]	; 0x40
  4076a6:	dc02      	bgt.n	4076ae <_svfiprintf_r+0x57c>
  4076a8:	f10c 0c08 	add.w	ip, ip, #8
  4076ac:	e009      	b.n	4076c2 <_svfiprintf_r+0x590>
  4076ae:	4658      	mov	r0, fp
  4076b0:	4641      	mov	r1, r8
  4076b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4076b4:	f7ff fcc4 	bl	407040 <__ssprint_r>
  4076b8:	2800      	cmp	r0, #0
  4076ba:	f040 8122 	bne.w	407902 <_svfiprintf_r+0x7d0>
  4076be:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4076c2:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4076c6:	b1db      	cbz	r3, 407700 <_svfiprintf_r+0x5ce>
  4076c8:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  4076cc:	f8cc 3000 	str.w	r3, [ip]
  4076d0:	2301      	movs	r3, #1
  4076d2:	f8cc 3004 	str.w	r3, [ip, #4]
  4076d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4076d8:	3301      	adds	r3, #1
  4076da:	9311      	str	r3, [sp, #68]	; 0x44
  4076dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4076de:	3301      	adds	r3, #1
  4076e0:	2b07      	cmp	r3, #7
  4076e2:	9310      	str	r3, [sp, #64]	; 0x40
  4076e4:	dc02      	bgt.n	4076ec <_svfiprintf_r+0x5ba>
  4076e6:	f10c 0c08 	add.w	ip, ip, #8
  4076ea:	e009      	b.n	407700 <_svfiprintf_r+0x5ce>
  4076ec:	4658      	mov	r0, fp
  4076ee:	4641      	mov	r1, r8
  4076f0:	aa0f      	add	r2, sp, #60	; 0x3c
  4076f2:	f7ff fca5 	bl	407040 <__ssprint_r>
  4076f6:	2800      	cmp	r0, #0
  4076f8:	f040 8103 	bne.w	407902 <_svfiprintf_r+0x7d0>
  4076fc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407700:	9b03      	ldr	r3, [sp, #12]
  407702:	b1d3      	cbz	r3, 40773a <_svfiprintf_r+0x608>
  407704:	ab0e      	add	r3, sp, #56	; 0x38
  407706:	f8cc 3000 	str.w	r3, [ip]
  40770a:	2302      	movs	r3, #2
  40770c:	f8cc 3004 	str.w	r3, [ip, #4]
  407710:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407712:	3302      	adds	r3, #2
  407714:	9311      	str	r3, [sp, #68]	; 0x44
  407716:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407718:	3301      	adds	r3, #1
  40771a:	2b07      	cmp	r3, #7
  40771c:	9310      	str	r3, [sp, #64]	; 0x40
  40771e:	dc02      	bgt.n	407726 <_svfiprintf_r+0x5f4>
  407720:	f10c 0c08 	add.w	ip, ip, #8
  407724:	e009      	b.n	40773a <_svfiprintf_r+0x608>
  407726:	4658      	mov	r0, fp
  407728:	4641      	mov	r1, r8
  40772a:	aa0f      	add	r2, sp, #60	; 0x3c
  40772c:	f7ff fc88 	bl	407040 <__ssprint_r>
  407730:	2800      	cmp	r0, #0
  407732:	f040 80e6 	bne.w	407902 <_svfiprintf_r+0x7d0>
  407736:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40773a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40773c:	2b80      	cmp	r3, #128	; 0x80
  40773e:	d13f      	bne.n	4077c0 <_svfiprintf_r+0x68e>
  407740:	9b04      	ldr	r3, [sp, #16]
  407742:	1b1b      	subs	r3, r3, r4
  407744:	2b00      	cmp	r3, #0
  407746:	9303      	str	r3, [sp, #12]
  407748:	dd3a      	ble.n	4077c0 <_svfiprintf_r+0x68e>
  40774a:	9b03      	ldr	r3, [sp, #12]
  40774c:	2b10      	cmp	r3, #16
  40774e:	4b68      	ldr	r3, [pc, #416]	; (4078f0 <_svfiprintf_r+0x7be>)
  407750:	f8cc 3000 	str.w	r3, [ip]
  407754:	dd1b      	ble.n	40778e <_svfiprintf_r+0x65c>
  407756:	2310      	movs	r3, #16
  407758:	f8cc 3004 	str.w	r3, [ip, #4]
  40775c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40775e:	3310      	adds	r3, #16
  407760:	9311      	str	r3, [sp, #68]	; 0x44
  407762:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407764:	3301      	adds	r3, #1
  407766:	2b07      	cmp	r3, #7
  407768:	9310      	str	r3, [sp, #64]	; 0x40
  40776a:	dc02      	bgt.n	407772 <_svfiprintf_r+0x640>
  40776c:	f10c 0c08 	add.w	ip, ip, #8
  407770:	e009      	b.n	407786 <_svfiprintf_r+0x654>
  407772:	4658      	mov	r0, fp
  407774:	4641      	mov	r1, r8
  407776:	aa0f      	add	r2, sp, #60	; 0x3c
  407778:	f7ff fc62 	bl	407040 <__ssprint_r>
  40777c:	2800      	cmp	r0, #0
  40777e:	f040 80c0 	bne.w	407902 <_svfiprintf_r+0x7d0>
  407782:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407786:	9b03      	ldr	r3, [sp, #12]
  407788:	3b10      	subs	r3, #16
  40778a:	9303      	str	r3, [sp, #12]
  40778c:	e7dd      	b.n	40774a <_svfiprintf_r+0x618>
  40778e:	9b03      	ldr	r3, [sp, #12]
  407790:	9803      	ldr	r0, [sp, #12]
  407792:	f8cc 3004 	str.w	r3, [ip, #4]
  407796:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407798:	4403      	add	r3, r0
  40779a:	9311      	str	r3, [sp, #68]	; 0x44
  40779c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40779e:	3301      	adds	r3, #1
  4077a0:	2b07      	cmp	r3, #7
  4077a2:	9310      	str	r3, [sp, #64]	; 0x40
  4077a4:	dc02      	bgt.n	4077ac <_svfiprintf_r+0x67a>
  4077a6:	f10c 0c08 	add.w	ip, ip, #8
  4077aa:	e009      	b.n	4077c0 <_svfiprintf_r+0x68e>
  4077ac:	4658      	mov	r0, fp
  4077ae:	4641      	mov	r1, r8
  4077b0:	aa0f      	add	r2, sp, #60	; 0x3c
  4077b2:	f7ff fc45 	bl	407040 <__ssprint_r>
  4077b6:	2800      	cmp	r0, #0
  4077b8:	f040 80a3 	bne.w	407902 <_svfiprintf_r+0x7d0>
  4077bc:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4077c0:	ebca 0505 	rsb	r5, sl, r5
  4077c4:	2d00      	cmp	r5, #0
  4077c6:	dd34      	ble.n	407832 <_svfiprintf_r+0x700>
  4077c8:	4b49      	ldr	r3, [pc, #292]	; (4078f0 <_svfiprintf_r+0x7be>)
  4077ca:	2d10      	cmp	r5, #16
  4077cc:	f8cc 3000 	str.w	r3, [ip]
  4077d0:	dd19      	ble.n	407806 <_svfiprintf_r+0x6d4>
  4077d2:	2310      	movs	r3, #16
  4077d4:	f8cc 3004 	str.w	r3, [ip, #4]
  4077d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4077da:	3310      	adds	r3, #16
  4077dc:	9311      	str	r3, [sp, #68]	; 0x44
  4077de:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4077e0:	3301      	adds	r3, #1
  4077e2:	2b07      	cmp	r3, #7
  4077e4:	9310      	str	r3, [sp, #64]	; 0x40
  4077e6:	dc02      	bgt.n	4077ee <_svfiprintf_r+0x6bc>
  4077e8:	f10c 0c08 	add.w	ip, ip, #8
  4077ec:	e009      	b.n	407802 <_svfiprintf_r+0x6d0>
  4077ee:	4658      	mov	r0, fp
  4077f0:	4641      	mov	r1, r8
  4077f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4077f4:	f7ff fc24 	bl	407040 <__ssprint_r>
  4077f8:	2800      	cmp	r0, #0
  4077fa:	f040 8082 	bne.w	407902 <_svfiprintf_r+0x7d0>
  4077fe:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407802:	3d10      	subs	r5, #16
  407804:	e7e0      	b.n	4077c8 <_svfiprintf_r+0x696>
  407806:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407808:	f8cc 5004 	str.w	r5, [ip, #4]
  40780c:	441d      	add	r5, r3
  40780e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407810:	9511      	str	r5, [sp, #68]	; 0x44
  407812:	3301      	adds	r3, #1
  407814:	2b07      	cmp	r3, #7
  407816:	9310      	str	r3, [sp, #64]	; 0x40
  407818:	dc02      	bgt.n	407820 <_svfiprintf_r+0x6ee>
  40781a:	f10c 0c08 	add.w	ip, ip, #8
  40781e:	e008      	b.n	407832 <_svfiprintf_r+0x700>
  407820:	4658      	mov	r0, fp
  407822:	4641      	mov	r1, r8
  407824:	aa0f      	add	r2, sp, #60	; 0x3c
  407826:	f7ff fc0b 	bl	407040 <__ssprint_r>
  40782a:	2800      	cmp	r0, #0
  40782c:	d169      	bne.n	407902 <_svfiprintf_r+0x7d0>
  40782e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407832:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407834:	e88c 0600 	stmia.w	ip, {r9, sl}
  407838:	4453      	add	r3, sl
  40783a:	9311      	str	r3, [sp, #68]	; 0x44
  40783c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40783e:	3301      	adds	r3, #1
  407840:	2b07      	cmp	r3, #7
  407842:	9310      	str	r3, [sp, #64]	; 0x40
  407844:	dc02      	bgt.n	40784c <_svfiprintf_r+0x71a>
  407846:	f10c 0308 	add.w	r3, ip, #8
  40784a:	e007      	b.n	40785c <_svfiprintf_r+0x72a>
  40784c:	4658      	mov	r0, fp
  40784e:	4641      	mov	r1, r8
  407850:	aa0f      	add	r2, sp, #60	; 0x3c
  407852:	f7ff fbf5 	bl	407040 <__ssprint_r>
  407856:	2800      	cmp	r0, #0
  407858:	d153      	bne.n	407902 <_svfiprintf_r+0x7d0>
  40785a:	ab1c      	add	r3, sp, #112	; 0x70
  40785c:	077a      	lsls	r2, r7, #29
  40785e:	d40a      	bmi.n	407876 <_svfiprintf_r+0x744>
  407860:	9d05      	ldr	r5, [sp, #20]
  407862:	9804      	ldr	r0, [sp, #16]
  407864:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407866:	4284      	cmp	r4, r0
  407868:	bfac      	ite	ge
  40786a:	192d      	addge	r5, r5, r4
  40786c:	182d      	addlt	r5, r5, r0
  40786e:	9505      	str	r5, [sp, #20]
  407870:	2b00      	cmp	r3, #0
  407872:	d035      	beq.n	4078e0 <_svfiprintf_r+0x7ae>
  407874:	e02e      	b.n	4078d4 <_svfiprintf_r+0x7a2>
  407876:	9904      	ldr	r1, [sp, #16]
  407878:	1b0d      	subs	r5, r1, r4
  40787a:	2d00      	cmp	r5, #0
  40787c:	ddf0      	ble.n	407860 <_svfiprintf_r+0x72e>
  40787e:	4a1b      	ldr	r2, [pc, #108]	; (4078ec <_svfiprintf_r+0x7ba>)
  407880:	2d10      	cmp	r5, #16
  407882:	601a      	str	r2, [r3, #0]
  407884:	dd15      	ble.n	4078b2 <_svfiprintf_r+0x780>
  407886:	2210      	movs	r2, #16
  407888:	605a      	str	r2, [r3, #4]
  40788a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40788c:	3210      	adds	r2, #16
  40788e:	9211      	str	r2, [sp, #68]	; 0x44
  407890:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407892:	3201      	adds	r2, #1
  407894:	2a07      	cmp	r2, #7
  407896:	9210      	str	r2, [sp, #64]	; 0x40
  407898:	dc01      	bgt.n	40789e <_svfiprintf_r+0x76c>
  40789a:	3308      	adds	r3, #8
  40789c:	e007      	b.n	4078ae <_svfiprintf_r+0x77c>
  40789e:	4658      	mov	r0, fp
  4078a0:	4641      	mov	r1, r8
  4078a2:	aa0f      	add	r2, sp, #60	; 0x3c
  4078a4:	f7ff fbcc 	bl	407040 <__ssprint_r>
  4078a8:	2800      	cmp	r0, #0
  4078aa:	d12a      	bne.n	407902 <_svfiprintf_r+0x7d0>
  4078ac:	ab1c      	add	r3, sp, #112	; 0x70
  4078ae:	3d10      	subs	r5, #16
  4078b0:	e7e5      	b.n	40787e <_svfiprintf_r+0x74c>
  4078b2:	605d      	str	r5, [r3, #4]
  4078b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4078b6:	441d      	add	r5, r3
  4078b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4078ba:	9511      	str	r5, [sp, #68]	; 0x44
  4078bc:	3301      	adds	r3, #1
  4078be:	2b07      	cmp	r3, #7
  4078c0:	9310      	str	r3, [sp, #64]	; 0x40
  4078c2:	ddcd      	ble.n	407860 <_svfiprintf_r+0x72e>
  4078c4:	4658      	mov	r0, fp
  4078c6:	4641      	mov	r1, r8
  4078c8:	aa0f      	add	r2, sp, #60	; 0x3c
  4078ca:	f7ff fbb9 	bl	407040 <__ssprint_r>
  4078ce:	2800      	cmp	r0, #0
  4078d0:	d0c6      	beq.n	407860 <_svfiprintf_r+0x72e>
  4078d2:	e016      	b.n	407902 <_svfiprintf_r+0x7d0>
  4078d4:	4658      	mov	r0, fp
  4078d6:	4641      	mov	r1, r8
  4078d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4078da:	f7ff fbb1 	bl	407040 <__ssprint_r>
  4078de:	b980      	cbnz	r0, 407902 <_svfiprintf_r+0x7d0>
  4078e0:	2300      	movs	r3, #0
  4078e2:	9310      	str	r3, [sp, #64]	; 0x40
  4078e4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4078e8:	e449      	b.n	40717e <_svfiprintf_r+0x4c>
  4078ea:	bf00      	nop
  4078ec:	00408dc8 	.word	0x00408dc8
  4078f0:	00408dd8 	.word	0x00408dd8
  4078f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4078f6:	b123      	cbz	r3, 407902 <_svfiprintf_r+0x7d0>
  4078f8:	4658      	mov	r0, fp
  4078fa:	4641      	mov	r1, r8
  4078fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4078fe:	f7ff fb9f 	bl	407040 <__ssprint_r>
  407902:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  407906:	9805      	ldr	r0, [sp, #20]
  407908:	f013 0f40 	tst.w	r3, #64	; 0x40
  40790c:	bf18      	it	ne
  40790e:	f04f 30ff 	movne.w	r0, #4294967295
  407912:	b02d      	add	sp, #180	; 0xb4
  407914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407918 <__swbuf_r>:
  407918:	b570      	push	{r4, r5, r6, lr}
  40791a:	460d      	mov	r5, r1
  40791c:	4614      	mov	r4, r2
  40791e:	4606      	mov	r6, r0
  407920:	b118      	cbz	r0, 40792a <__swbuf_r+0x12>
  407922:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407924:	b90b      	cbnz	r3, 40792a <__swbuf_r+0x12>
  407926:	f7fd feab 	bl	405680 <__sinit>
  40792a:	69a3      	ldr	r3, [r4, #24]
  40792c:	60a3      	str	r3, [r4, #8]
  40792e:	89a3      	ldrh	r3, [r4, #12]
  407930:	0719      	lsls	r1, r3, #28
  407932:	d50d      	bpl.n	407950 <__swbuf_r+0x38>
  407934:	6923      	ldr	r3, [r4, #16]
  407936:	b15b      	cbz	r3, 407950 <__swbuf_r+0x38>
  407938:	89a3      	ldrh	r3, [r4, #12]
  40793a:	b2ed      	uxtb	r5, r5
  40793c:	049a      	lsls	r2, r3, #18
  40793e:	d410      	bmi.n	407962 <__swbuf_r+0x4a>
  407940:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407944:	81a3      	strh	r3, [r4, #12]
  407946:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40794c:	6663      	str	r3, [r4, #100]	; 0x64
  40794e:	e008      	b.n	407962 <__swbuf_r+0x4a>
  407950:	4630      	mov	r0, r6
  407952:	4621      	mov	r1, r4
  407954:	f7fc ff16 	bl	404784 <__swsetup_r>
  407958:	2800      	cmp	r0, #0
  40795a:	d0ed      	beq.n	407938 <__swbuf_r+0x20>
  40795c:	f04f 30ff 	mov.w	r0, #4294967295
  407960:	bd70      	pop	{r4, r5, r6, pc}
  407962:	6923      	ldr	r3, [r4, #16]
  407964:	6820      	ldr	r0, [r4, #0]
  407966:	1ac0      	subs	r0, r0, r3
  407968:	6963      	ldr	r3, [r4, #20]
  40796a:	4298      	cmp	r0, r3
  40796c:	db05      	blt.n	40797a <__swbuf_r+0x62>
  40796e:	4630      	mov	r0, r6
  407970:	4621      	mov	r1, r4
  407972:	f7fd fe3c 	bl	4055ee <_fflush_r>
  407976:	2800      	cmp	r0, #0
  407978:	d1f0      	bne.n	40795c <__swbuf_r+0x44>
  40797a:	68a3      	ldr	r3, [r4, #8]
  40797c:	3001      	adds	r0, #1
  40797e:	3b01      	subs	r3, #1
  407980:	60a3      	str	r3, [r4, #8]
  407982:	6823      	ldr	r3, [r4, #0]
  407984:	1c5a      	adds	r2, r3, #1
  407986:	6022      	str	r2, [r4, #0]
  407988:	701d      	strb	r5, [r3, #0]
  40798a:	6963      	ldr	r3, [r4, #20]
  40798c:	4298      	cmp	r0, r3
  40798e:	d004      	beq.n	40799a <__swbuf_r+0x82>
  407990:	89a3      	ldrh	r3, [r4, #12]
  407992:	07db      	lsls	r3, r3, #31
  407994:	d507      	bpl.n	4079a6 <__swbuf_r+0x8e>
  407996:	2d0a      	cmp	r5, #10
  407998:	d105      	bne.n	4079a6 <__swbuf_r+0x8e>
  40799a:	4630      	mov	r0, r6
  40799c:	4621      	mov	r1, r4
  40799e:	f7fd fe26 	bl	4055ee <_fflush_r>
  4079a2:	2800      	cmp	r0, #0
  4079a4:	d1da      	bne.n	40795c <__swbuf_r+0x44>
  4079a6:	4628      	mov	r0, r5
  4079a8:	bd70      	pop	{r4, r5, r6, pc}

004079aa <__swbuf>:
  4079aa:	460a      	mov	r2, r1
  4079ac:	4902      	ldr	r1, [pc, #8]	; (4079b8 <__swbuf+0xe>)
  4079ae:	4603      	mov	r3, r0
  4079b0:	6808      	ldr	r0, [r1, #0]
  4079b2:	4619      	mov	r1, r3
  4079b4:	f7ff bfb0 	b.w	407918 <__swbuf_r>
  4079b8:	200000e8 	.word	0x200000e8

004079bc <_wcrtomb_r>:
  4079bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079c0:	461d      	mov	r5, r3
  4079c2:	4b10      	ldr	r3, [pc, #64]	; (407a04 <_wcrtomb_r+0x48>)
  4079c4:	b086      	sub	sp, #24
  4079c6:	4604      	mov	r4, r0
  4079c8:	4690      	mov	r8, r2
  4079ca:	460e      	mov	r6, r1
  4079cc:	681f      	ldr	r7, [r3, #0]
  4079ce:	b939      	cbnz	r1, 4079e0 <_wcrtomb_r+0x24>
  4079d0:	f7fe fa4e 	bl	405e70 <__locale_charset>
  4079d4:	9500      	str	r5, [sp, #0]
  4079d6:	4603      	mov	r3, r0
  4079d8:	a903      	add	r1, sp, #12
  4079da:	4620      	mov	r0, r4
  4079dc:	4632      	mov	r2, r6
  4079de:	e006      	b.n	4079ee <_wcrtomb_r+0x32>
  4079e0:	f7fe fa46 	bl	405e70 <__locale_charset>
  4079e4:	9500      	str	r5, [sp, #0]
  4079e6:	4603      	mov	r3, r0
  4079e8:	4631      	mov	r1, r6
  4079ea:	4620      	mov	r0, r4
  4079ec:	4642      	mov	r2, r8
  4079ee:	47b8      	blx	r7
  4079f0:	1c43      	adds	r3, r0, #1
  4079f2:	d103      	bne.n	4079fc <_wcrtomb_r+0x40>
  4079f4:	2300      	movs	r3, #0
  4079f6:	602b      	str	r3, [r5, #0]
  4079f8:	238a      	movs	r3, #138	; 0x8a
  4079fa:	6023      	str	r3, [r4, #0]
  4079fc:	b006      	add	sp, #24
  4079fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a02:	bf00      	nop
  407a04:	200009a4 	.word	0x200009a4

00407a08 <wcrtomb>:
  407a08:	b530      	push	{r4, r5, lr}
  407a0a:	4613      	mov	r3, r2
  407a0c:	4a04      	ldr	r2, [pc, #16]	; (407a20 <wcrtomb+0x18>)
  407a0e:	4605      	mov	r5, r0
  407a10:	460c      	mov	r4, r1
  407a12:	6810      	ldr	r0, [r2, #0]
  407a14:	4629      	mov	r1, r5
  407a16:	4622      	mov	r2, r4
  407a18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  407a1c:	f7ff bfce 	b.w	4079bc <_wcrtomb_r>
  407a20:	200000e8 	.word	0x200000e8

00407a24 <__ascii_wctomb>:
  407a24:	b149      	cbz	r1, 407a3a <__ascii_wctomb+0x16>
  407a26:	2aff      	cmp	r2, #255	; 0xff
  407a28:	d904      	bls.n	407a34 <__ascii_wctomb+0x10>
  407a2a:	238a      	movs	r3, #138	; 0x8a
  407a2c:	6003      	str	r3, [r0, #0]
  407a2e:	f04f 30ff 	mov.w	r0, #4294967295
  407a32:	4770      	bx	lr
  407a34:	700a      	strb	r2, [r1, #0]
  407a36:	2001      	movs	r0, #1
  407a38:	4770      	bx	lr
  407a3a:	4608      	mov	r0, r1
  407a3c:	4770      	bx	lr

00407a3e <_wctomb_r>:
  407a3e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  407a42:	4698      	mov	r8, r3
  407a44:	4b08      	ldr	r3, [pc, #32]	; (407a68 <_wctomb_r+0x2a>)
  407a46:	4605      	mov	r5, r0
  407a48:	681c      	ldr	r4, [r3, #0]
  407a4a:	460f      	mov	r7, r1
  407a4c:	4616      	mov	r6, r2
  407a4e:	f7fe fa0f 	bl	405e70 <__locale_charset>
  407a52:	f8cd 8000 	str.w	r8, [sp]
  407a56:	4603      	mov	r3, r0
  407a58:	4639      	mov	r1, r7
  407a5a:	4628      	mov	r0, r5
  407a5c:	4632      	mov	r2, r6
  407a5e:	47a0      	blx	r4
  407a60:	b002      	add	sp, #8
  407a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a66:	bf00      	nop
  407a68:	200009a4 	.word	0x200009a4

00407a6c <_write_r>:
  407a6c:	b538      	push	{r3, r4, r5, lr}
  407a6e:	4c07      	ldr	r4, [pc, #28]	; (407a8c <_write_r+0x20>)
  407a70:	4605      	mov	r5, r0
  407a72:	2000      	movs	r0, #0
  407a74:	6020      	str	r0, [r4, #0]
  407a76:	4608      	mov	r0, r1
  407a78:	4611      	mov	r1, r2
  407a7a:	461a      	mov	r2, r3
  407a7c:	f7f8 ff94 	bl	4009a8 <_write>
  407a80:	1c43      	adds	r3, r0, #1
  407a82:	d102      	bne.n	407a8a <_write_r+0x1e>
  407a84:	6823      	ldr	r3, [r4, #0]
  407a86:	b103      	cbz	r3, 407a8a <_write_r+0x1e>
  407a88:	602b      	str	r3, [r5, #0]
  407a8a:	bd38      	pop	{r3, r4, r5, pc}
  407a8c:	20000c20 	.word	0x20000c20

00407a90 <__register_exitproc>:
  407a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a94:	4698      	mov	r8, r3
  407a96:	4b22      	ldr	r3, [pc, #136]	; (407b20 <__register_exitproc+0x90>)
  407a98:	4606      	mov	r6, r0
  407a9a:	681c      	ldr	r4, [r3, #0]
  407a9c:	460f      	mov	r7, r1
  407a9e:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  407aa2:	4691      	mov	r9, r2
  407aa4:	b918      	cbnz	r0, 407aae <__register_exitproc+0x1e>
  407aa6:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  407aaa:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407aae:	6843      	ldr	r3, [r0, #4]
  407ab0:	2b1f      	cmp	r3, #31
  407ab2:	dd16      	ble.n	407ae2 <__register_exitproc+0x52>
  407ab4:	4b1b      	ldr	r3, [pc, #108]	; (407b24 <__register_exitproc+0x94>)
  407ab6:	b91b      	cbnz	r3, 407ac0 <__register_exitproc+0x30>
  407ab8:	f04f 30ff 	mov.w	r0, #4294967295
  407abc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407ac0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407ac4:	f7fe fa5a 	bl	405f7c <malloc>
  407ac8:	2800      	cmp	r0, #0
  407aca:	d0f5      	beq.n	407ab8 <__register_exitproc+0x28>
  407acc:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  407ad0:	2500      	movs	r5, #0
  407ad2:	6045      	str	r5, [r0, #4]
  407ad4:	6001      	str	r1, [r0, #0]
  407ad6:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407ada:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  407ade:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  407ae2:	6844      	ldr	r4, [r0, #4]
  407ae4:	b1a6      	cbz	r6, 407b10 <__register_exitproc+0x80>
  407ae6:	2201      	movs	r2, #1
  407ae8:	40a2      	lsls	r2, r4
  407aea:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  407aee:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  407af2:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  407af6:	2e02      	cmp	r6, #2
  407af8:	ea41 0102 	orr.w	r1, r1, r2
  407afc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407b00:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  407b04:	d104      	bne.n	407b10 <__register_exitproc+0x80>
  407b06:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  407b0a:	431a      	orrs	r2, r3
  407b0c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  407b10:	1c63      	adds	r3, r4, #1
  407b12:	3402      	adds	r4, #2
  407b14:	6043      	str	r3, [r0, #4]
  407b16:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  407b1a:	2000      	movs	r0, #0
  407b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b20:	00408c0c 	.word	0x00408c0c
  407b24:	00405f7d 	.word	0x00405f7d

00407b28 <_calloc_r>:
  407b28:	b510      	push	{r4, lr}
  407b2a:	4351      	muls	r1, r2
  407b2c:	f7fe fa36 	bl	405f9c <_malloc_r>
  407b30:	4604      	mov	r4, r0
  407b32:	b320      	cbz	r0, 407b7e <_calloc_r+0x56>
  407b34:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407b38:	f022 0203 	bic.w	r2, r2, #3
  407b3c:	3a04      	subs	r2, #4
  407b3e:	2a24      	cmp	r2, #36	; 0x24
  407b40:	d81a      	bhi.n	407b78 <_calloc_r+0x50>
  407b42:	2a13      	cmp	r2, #19
  407b44:	d912      	bls.n	407b6c <_calloc_r+0x44>
  407b46:	2100      	movs	r1, #0
  407b48:	2a1b      	cmp	r2, #27
  407b4a:	6001      	str	r1, [r0, #0]
  407b4c:	6041      	str	r1, [r0, #4]
  407b4e:	d802      	bhi.n	407b56 <_calloc_r+0x2e>
  407b50:	f100 0308 	add.w	r3, r0, #8
  407b54:	e00b      	b.n	407b6e <_calloc_r+0x46>
  407b56:	2a24      	cmp	r2, #36	; 0x24
  407b58:	6081      	str	r1, [r0, #8]
  407b5a:	60c1      	str	r1, [r0, #12]
  407b5c:	bf11      	iteee	ne
  407b5e:	f100 0310 	addne.w	r3, r0, #16
  407b62:	6101      	streq	r1, [r0, #16]
  407b64:	f100 0318 	addeq.w	r3, r0, #24
  407b68:	6141      	streq	r1, [r0, #20]
  407b6a:	e000      	b.n	407b6e <_calloc_r+0x46>
  407b6c:	4603      	mov	r3, r0
  407b6e:	2200      	movs	r2, #0
  407b70:	601a      	str	r2, [r3, #0]
  407b72:	605a      	str	r2, [r3, #4]
  407b74:	609a      	str	r2, [r3, #8]
  407b76:	e002      	b.n	407b7e <_calloc_r+0x56>
  407b78:	2100      	movs	r1, #0
  407b7a:	f7fb f8c5 	bl	402d08 <memset>
  407b7e:	4620      	mov	r0, r4
  407b80:	bd10      	pop	{r4, pc}
	...

00407b84 <_close_r>:
  407b84:	b538      	push	{r3, r4, r5, lr}
  407b86:	4c06      	ldr	r4, [pc, #24]	; (407ba0 <_close_r+0x1c>)
  407b88:	2300      	movs	r3, #0
  407b8a:	4605      	mov	r5, r0
  407b8c:	4608      	mov	r0, r1
  407b8e:	6023      	str	r3, [r4, #0]
  407b90:	f7f9 fe70 	bl	401874 <_close>
  407b94:	1c43      	adds	r3, r0, #1
  407b96:	d102      	bne.n	407b9e <_close_r+0x1a>
  407b98:	6823      	ldr	r3, [r4, #0]
  407b9a:	b103      	cbz	r3, 407b9e <_close_r+0x1a>
  407b9c:	602b      	str	r3, [r5, #0]
  407b9e:	bd38      	pop	{r3, r4, r5, pc}
  407ba0:	20000c20 	.word	0x20000c20

00407ba4 <_fclose_r>:
  407ba4:	b570      	push	{r4, r5, r6, lr}
  407ba6:	4605      	mov	r5, r0
  407ba8:	460c      	mov	r4, r1
  407baa:	b909      	cbnz	r1, 407bb0 <_fclose_r+0xc>
  407bac:	2000      	movs	r0, #0
  407bae:	bd70      	pop	{r4, r5, r6, pc}
  407bb0:	b118      	cbz	r0, 407bba <_fclose_r+0x16>
  407bb2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407bb4:	b90b      	cbnz	r3, 407bba <_fclose_r+0x16>
  407bb6:	f7fd fd63 	bl	405680 <__sinit>
  407bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407bbe:	2b00      	cmp	r3, #0
  407bc0:	d0f4      	beq.n	407bac <_fclose_r+0x8>
  407bc2:	4628      	mov	r0, r5
  407bc4:	4621      	mov	r1, r4
  407bc6:	f7fd fd12 	bl	4055ee <_fflush_r>
  407bca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407bcc:	4606      	mov	r6, r0
  407bce:	b133      	cbz	r3, 407bde <_fclose_r+0x3a>
  407bd0:	4628      	mov	r0, r5
  407bd2:	69e1      	ldr	r1, [r4, #28]
  407bd4:	4798      	blx	r3
  407bd6:	2800      	cmp	r0, #0
  407bd8:	bfb8      	it	lt
  407bda:	f04f 36ff 	movlt.w	r6, #4294967295
  407bde:	89a3      	ldrh	r3, [r4, #12]
  407be0:	061b      	lsls	r3, r3, #24
  407be2:	d503      	bpl.n	407bec <_fclose_r+0x48>
  407be4:	4628      	mov	r0, r5
  407be6:	6921      	ldr	r1, [r4, #16]
  407be8:	f7fd fee4 	bl	4059b4 <_free_r>
  407bec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407bee:	b141      	cbz	r1, 407c02 <_fclose_r+0x5e>
  407bf0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407bf4:	4299      	cmp	r1, r3
  407bf6:	d002      	beq.n	407bfe <_fclose_r+0x5a>
  407bf8:	4628      	mov	r0, r5
  407bfa:	f7fd fedb 	bl	4059b4 <_free_r>
  407bfe:	2300      	movs	r3, #0
  407c00:	6323      	str	r3, [r4, #48]	; 0x30
  407c02:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407c04:	b121      	cbz	r1, 407c10 <_fclose_r+0x6c>
  407c06:	4628      	mov	r0, r5
  407c08:	f7fd fed4 	bl	4059b4 <_free_r>
  407c0c:	2300      	movs	r3, #0
  407c0e:	6463      	str	r3, [r4, #68]	; 0x44
  407c10:	f7fd fde8 	bl	4057e4 <__sfp_lock_acquire>
  407c14:	2300      	movs	r3, #0
  407c16:	81a3      	strh	r3, [r4, #12]
  407c18:	f7fd fde5 	bl	4057e6 <__sfp_lock_release>
  407c1c:	4630      	mov	r0, r6
  407c1e:	bd70      	pop	{r4, r5, r6, pc}

00407c20 <fclose>:
  407c20:	4b02      	ldr	r3, [pc, #8]	; (407c2c <fclose+0xc>)
  407c22:	4601      	mov	r1, r0
  407c24:	6818      	ldr	r0, [r3, #0]
  407c26:	f7ff bfbd 	b.w	407ba4 <_fclose_r>
  407c2a:	bf00      	nop
  407c2c:	200000e8 	.word	0x200000e8

00407c30 <_fstat_r>:
  407c30:	b538      	push	{r3, r4, r5, lr}
  407c32:	4c07      	ldr	r4, [pc, #28]	; (407c50 <_fstat_r+0x20>)
  407c34:	2300      	movs	r3, #0
  407c36:	4605      	mov	r5, r0
  407c38:	4608      	mov	r0, r1
  407c3a:	4611      	mov	r1, r2
  407c3c:	6023      	str	r3, [r4, #0]
  407c3e:	f7f9 fe1d 	bl	40187c <_fstat>
  407c42:	1c43      	adds	r3, r0, #1
  407c44:	d102      	bne.n	407c4c <_fstat_r+0x1c>
  407c46:	6823      	ldr	r3, [r4, #0]
  407c48:	b103      	cbz	r3, 407c4c <_fstat_r+0x1c>
  407c4a:	602b      	str	r3, [r5, #0]
  407c4c:	bd38      	pop	{r3, r4, r5, pc}
  407c4e:	bf00      	nop
  407c50:	20000c20 	.word	0x20000c20

00407c54 <_isatty_r>:
  407c54:	b538      	push	{r3, r4, r5, lr}
  407c56:	4c06      	ldr	r4, [pc, #24]	; (407c70 <_isatty_r+0x1c>)
  407c58:	2300      	movs	r3, #0
  407c5a:	4605      	mov	r5, r0
  407c5c:	4608      	mov	r0, r1
  407c5e:	6023      	str	r3, [r4, #0]
  407c60:	f7f9 fe12 	bl	401888 <_isatty>
  407c64:	1c43      	adds	r3, r0, #1
  407c66:	d102      	bne.n	407c6e <_isatty_r+0x1a>
  407c68:	6823      	ldr	r3, [r4, #0]
  407c6a:	b103      	cbz	r3, 407c6e <_isatty_r+0x1a>
  407c6c:	602b      	str	r3, [r5, #0]
  407c6e:	bd38      	pop	{r3, r4, r5, pc}
  407c70:	20000c20 	.word	0x20000c20

00407c74 <_lseek_r>:
  407c74:	b538      	push	{r3, r4, r5, lr}
  407c76:	4c07      	ldr	r4, [pc, #28]	; (407c94 <_lseek_r+0x20>)
  407c78:	4605      	mov	r5, r0
  407c7a:	2000      	movs	r0, #0
  407c7c:	6020      	str	r0, [r4, #0]
  407c7e:	4608      	mov	r0, r1
  407c80:	4611      	mov	r1, r2
  407c82:	461a      	mov	r2, r3
  407c84:	f7f9 fe02 	bl	40188c <_lseek>
  407c88:	1c43      	adds	r3, r0, #1
  407c8a:	d102      	bne.n	407c92 <_lseek_r+0x1e>
  407c8c:	6823      	ldr	r3, [r4, #0]
  407c8e:	b103      	cbz	r3, 407c92 <_lseek_r+0x1e>
  407c90:	602b      	str	r3, [r5, #0]
  407c92:	bd38      	pop	{r3, r4, r5, pc}
  407c94:	20000c20 	.word	0x20000c20

00407c98 <_read_r>:
  407c98:	b538      	push	{r3, r4, r5, lr}
  407c9a:	4c07      	ldr	r4, [pc, #28]	; (407cb8 <_read_r+0x20>)
  407c9c:	4605      	mov	r5, r0
  407c9e:	2000      	movs	r0, #0
  407ca0:	6020      	str	r0, [r4, #0]
  407ca2:	4608      	mov	r0, r1
  407ca4:	4611      	mov	r1, r2
  407ca6:	461a      	mov	r2, r3
  407ca8:	f7f8 fae4 	bl	400274 <_read>
  407cac:	1c43      	adds	r3, r0, #1
  407cae:	d102      	bne.n	407cb6 <_read_r+0x1e>
  407cb0:	6823      	ldr	r3, [r4, #0]
  407cb2:	b103      	cbz	r3, 407cb6 <_read_r+0x1e>
  407cb4:	602b      	str	r3, [r5, #0]
  407cb6:	bd38      	pop	{r3, r4, r5, pc}
  407cb8:	20000c20 	.word	0x20000c20

00407cbc <__gedf2>:
  407cbc:	f04f 3cff 	mov.w	ip, #4294967295
  407cc0:	e006      	b.n	407cd0 <__cmpdf2+0x4>
  407cc2:	bf00      	nop

00407cc4 <__ledf2>:
  407cc4:	f04f 0c01 	mov.w	ip, #1
  407cc8:	e002      	b.n	407cd0 <__cmpdf2+0x4>
  407cca:	bf00      	nop

00407ccc <__cmpdf2>:
  407ccc:	f04f 0c01 	mov.w	ip, #1
  407cd0:	f84d cd04 	str.w	ip, [sp, #-4]!
  407cd4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407cd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407cdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407ce0:	bf18      	it	ne
  407ce2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407ce6:	d01b      	beq.n	407d20 <__cmpdf2+0x54>
  407ce8:	b001      	add	sp, #4
  407cea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407cee:	bf0c      	ite	eq
  407cf0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407cf4:	ea91 0f03 	teqne	r1, r3
  407cf8:	bf02      	ittt	eq
  407cfa:	ea90 0f02 	teqeq	r0, r2
  407cfe:	2000      	moveq	r0, #0
  407d00:	4770      	bxeq	lr
  407d02:	f110 0f00 	cmn.w	r0, #0
  407d06:	ea91 0f03 	teq	r1, r3
  407d0a:	bf58      	it	pl
  407d0c:	4299      	cmppl	r1, r3
  407d0e:	bf08      	it	eq
  407d10:	4290      	cmpeq	r0, r2
  407d12:	bf2c      	ite	cs
  407d14:	17d8      	asrcs	r0, r3, #31
  407d16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407d1a:	f040 0001 	orr.w	r0, r0, #1
  407d1e:	4770      	bx	lr
  407d20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407d24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407d28:	d102      	bne.n	407d30 <__cmpdf2+0x64>
  407d2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407d2e:	d107      	bne.n	407d40 <__cmpdf2+0x74>
  407d30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407d34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407d38:	d1d6      	bne.n	407ce8 <__cmpdf2+0x1c>
  407d3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407d3e:	d0d3      	beq.n	407ce8 <__cmpdf2+0x1c>
  407d40:	f85d 0b04 	ldr.w	r0, [sp], #4
  407d44:	4770      	bx	lr
  407d46:	bf00      	nop

00407d48 <__aeabi_cdrcmple>:
  407d48:	4684      	mov	ip, r0
  407d4a:	4610      	mov	r0, r2
  407d4c:	4662      	mov	r2, ip
  407d4e:	468c      	mov	ip, r1
  407d50:	4619      	mov	r1, r3
  407d52:	4663      	mov	r3, ip
  407d54:	e000      	b.n	407d58 <__aeabi_cdcmpeq>
  407d56:	bf00      	nop

00407d58 <__aeabi_cdcmpeq>:
  407d58:	b501      	push	{r0, lr}
  407d5a:	f7ff ffb7 	bl	407ccc <__cmpdf2>
  407d5e:	2800      	cmp	r0, #0
  407d60:	bf48      	it	mi
  407d62:	f110 0f00 	cmnmi.w	r0, #0
  407d66:	bd01      	pop	{r0, pc}

00407d68 <__aeabi_dcmpeq>:
  407d68:	f84d ed08 	str.w	lr, [sp, #-8]!
  407d6c:	f7ff fff4 	bl	407d58 <__aeabi_cdcmpeq>
  407d70:	bf0c      	ite	eq
  407d72:	2001      	moveq	r0, #1
  407d74:	2000      	movne	r0, #0
  407d76:	f85d fb08 	ldr.w	pc, [sp], #8
  407d7a:	bf00      	nop

00407d7c <__aeabi_dcmplt>:
  407d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407d80:	f7ff ffea 	bl	407d58 <__aeabi_cdcmpeq>
  407d84:	bf34      	ite	cc
  407d86:	2001      	movcc	r0, #1
  407d88:	2000      	movcs	r0, #0
  407d8a:	f85d fb08 	ldr.w	pc, [sp], #8
  407d8e:	bf00      	nop

00407d90 <__aeabi_dcmple>:
  407d90:	f84d ed08 	str.w	lr, [sp, #-8]!
  407d94:	f7ff ffe0 	bl	407d58 <__aeabi_cdcmpeq>
  407d98:	bf94      	ite	ls
  407d9a:	2001      	movls	r0, #1
  407d9c:	2000      	movhi	r0, #0
  407d9e:	f85d fb08 	ldr.w	pc, [sp], #8
  407da2:	bf00      	nop

00407da4 <__aeabi_dcmpge>:
  407da4:	f84d ed08 	str.w	lr, [sp, #-8]!
  407da8:	f7ff ffce 	bl	407d48 <__aeabi_cdrcmple>
  407dac:	bf94      	ite	ls
  407dae:	2001      	movls	r0, #1
  407db0:	2000      	movhi	r0, #0
  407db2:	f85d fb08 	ldr.w	pc, [sp], #8
  407db6:	bf00      	nop

00407db8 <__aeabi_dcmpgt>:
  407db8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407dbc:	f7ff ffc4 	bl	407d48 <__aeabi_cdrcmple>
  407dc0:	bf34      	ite	cc
  407dc2:	2001      	movcc	r0, #1
  407dc4:	2000      	movcs	r0, #0
  407dc6:	f85d fb08 	ldr.w	pc, [sp], #8
  407dca:	bf00      	nop

00407dcc <__aeabi_d2iz>:
  407dcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407dd0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407dd4:	d215      	bcs.n	407e02 <__aeabi_d2iz+0x36>
  407dd6:	d511      	bpl.n	407dfc <__aeabi_d2iz+0x30>
  407dd8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407ddc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407de0:	d912      	bls.n	407e08 <__aeabi_d2iz+0x3c>
  407de2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407de6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407dea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407dee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407df2:	fa23 f002 	lsr.w	r0, r3, r2
  407df6:	bf18      	it	ne
  407df8:	4240      	negne	r0, r0
  407dfa:	4770      	bx	lr
  407dfc:	f04f 0000 	mov.w	r0, #0
  407e00:	4770      	bx	lr
  407e02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407e06:	d105      	bne.n	407e14 <__aeabi_d2iz+0x48>
  407e08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407e0c:	bf08      	it	eq
  407e0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407e12:	4770      	bx	lr
  407e14:	f04f 0000 	mov.w	r0, #0
  407e18:	4770      	bx	lr
  407e1a:	bf00      	nop

00407e1c <__aeabi_uldivmod>:
  407e1c:	b94b      	cbnz	r3, 407e32 <__aeabi_uldivmod+0x16>
  407e1e:	b942      	cbnz	r2, 407e32 <__aeabi_uldivmod+0x16>
  407e20:	2900      	cmp	r1, #0
  407e22:	bf08      	it	eq
  407e24:	2800      	cmpeq	r0, #0
  407e26:	d002      	beq.n	407e2e <__aeabi_uldivmod+0x12>
  407e28:	f04f 31ff 	mov.w	r1, #4294967295
  407e2c:	4608      	mov	r0, r1
  407e2e:	f000 b83b 	b.w	407ea8 <__aeabi_idiv0>
  407e32:	b082      	sub	sp, #8
  407e34:	46ec      	mov	ip, sp
  407e36:	e92d 5000 	stmdb	sp!, {ip, lr}
  407e3a:	f000 f81d 	bl	407e78 <__gnu_uldivmod_helper>
  407e3e:	f8dd e004 	ldr.w	lr, [sp, #4]
  407e42:	b002      	add	sp, #8
  407e44:	bc0c      	pop	{r2, r3}
  407e46:	4770      	bx	lr

00407e48 <__gnu_ldivmod_helper>:
  407e48:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  407e4c:	9e08      	ldr	r6, [sp, #32]
  407e4e:	4614      	mov	r4, r2
  407e50:	461d      	mov	r5, r3
  407e52:	4680      	mov	r8, r0
  407e54:	4689      	mov	r9, r1
  407e56:	f000 f829 	bl	407eac <__divdi3>
  407e5a:	fb04 f301 	mul.w	r3, r4, r1
  407e5e:	fba4 ab00 	umull	sl, fp, r4, r0
  407e62:	fb00 3205 	mla	r2, r0, r5, r3
  407e66:	4493      	add	fp, r2
  407e68:	ebb8 080a 	subs.w	r8, r8, sl
  407e6c:	eb69 090b 	sbc.w	r9, r9, fp
  407e70:	e9c6 8900 	strd	r8, r9, [r6]
  407e74:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407e78 <__gnu_uldivmod_helper>:
  407e78:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  407e7c:	9e08      	ldr	r6, [sp, #32]
  407e7e:	4614      	mov	r4, r2
  407e80:	461d      	mov	r5, r3
  407e82:	4680      	mov	r8, r0
  407e84:	4689      	mov	r9, r1
  407e86:	f000 f961 	bl	40814c <__udivdi3>
  407e8a:	fb00 f505 	mul.w	r5, r0, r5
  407e8e:	fba0 ab04 	umull	sl, fp, r0, r4
  407e92:	fb04 5401 	mla	r4, r4, r1, r5
  407e96:	44a3      	add	fp, r4
  407e98:	ebb8 080a 	subs.w	r8, r8, sl
  407e9c:	eb69 090b 	sbc.w	r9, r9, fp
  407ea0:	e9c6 8900 	strd	r8, r9, [r6]
  407ea4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407ea8 <__aeabi_idiv0>:
  407ea8:	4770      	bx	lr
  407eaa:	bf00      	nop

00407eac <__divdi3>:
  407eac:	2900      	cmp	r1, #0
  407eae:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407eb2:	f2c0 80a1 	blt.w	407ff8 <__divdi3+0x14c>
  407eb6:	2400      	movs	r4, #0
  407eb8:	2b00      	cmp	r3, #0
  407eba:	f2c0 8098 	blt.w	407fee <__divdi3+0x142>
  407ebe:	4615      	mov	r5, r2
  407ec0:	4606      	mov	r6, r0
  407ec2:	460f      	mov	r7, r1
  407ec4:	2b00      	cmp	r3, #0
  407ec6:	d13f      	bne.n	407f48 <__divdi3+0x9c>
  407ec8:	428a      	cmp	r2, r1
  407eca:	d958      	bls.n	407f7e <__divdi3+0xd2>
  407ecc:	fab2 f382 	clz	r3, r2
  407ed0:	b14b      	cbz	r3, 407ee6 <__divdi3+0x3a>
  407ed2:	f1c3 0220 	rsb	r2, r3, #32
  407ed6:	fa01 f703 	lsl.w	r7, r1, r3
  407eda:	fa20 f202 	lsr.w	r2, r0, r2
  407ede:	409d      	lsls	r5, r3
  407ee0:	fa00 f603 	lsl.w	r6, r0, r3
  407ee4:	4317      	orrs	r7, r2
  407ee6:	0c29      	lsrs	r1, r5, #16
  407ee8:	fbb7 f2f1 	udiv	r2, r7, r1
  407eec:	fb01 7712 	mls	r7, r1, r2, r7
  407ef0:	b2a8      	uxth	r0, r5
  407ef2:	fb00 f302 	mul.w	r3, r0, r2
  407ef6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  407efa:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  407efe:	42bb      	cmp	r3, r7
  407f00:	d909      	bls.n	407f16 <__divdi3+0x6a>
  407f02:	197f      	adds	r7, r7, r5
  407f04:	f102 3cff 	add.w	ip, r2, #4294967295
  407f08:	f080 8105 	bcs.w	408116 <__divdi3+0x26a>
  407f0c:	42bb      	cmp	r3, r7
  407f0e:	f240 8102 	bls.w	408116 <__divdi3+0x26a>
  407f12:	3a02      	subs	r2, #2
  407f14:	442f      	add	r7, r5
  407f16:	1aff      	subs	r7, r7, r3
  407f18:	fbb7 f3f1 	udiv	r3, r7, r1
  407f1c:	fb01 7113 	mls	r1, r1, r3, r7
  407f20:	fb00 f003 	mul.w	r0, r0, r3
  407f24:	b2b6      	uxth	r6, r6
  407f26:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  407f2a:	4288      	cmp	r0, r1
  407f2c:	d908      	bls.n	407f40 <__divdi3+0x94>
  407f2e:	1949      	adds	r1, r1, r5
  407f30:	f103 37ff 	add.w	r7, r3, #4294967295
  407f34:	f080 80f1 	bcs.w	40811a <__divdi3+0x26e>
  407f38:	4288      	cmp	r0, r1
  407f3a:	f240 80ee 	bls.w	40811a <__divdi3+0x26e>
  407f3e:	3b02      	subs	r3, #2
  407f40:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407f44:	2300      	movs	r3, #0
  407f46:	e003      	b.n	407f50 <__divdi3+0xa4>
  407f48:	428b      	cmp	r3, r1
  407f4a:	d90a      	bls.n	407f62 <__divdi3+0xb6>
  407f4c:	2300      	movs	r3, #0
  407f4e:	461a      	mov	r2, r3
  407f50:	4610      	mov	r0, r2
  407f52:	4619      	mov	r1, r3
  407f54:	b114      	cbz	r4, 407f5c <__divdi3+0xb0>
  407f56:	4240      	negs	r0, r0
  407f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407f5c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407f60:	4770      	bx	lr
  407f62:	fab3 f883 	clz	r8, r3
  407f66:	f1b8 0f00 	cmp.w	r8, #0
  407f6a:	f040 8088 	bne.w	40807e <__divdi3+0x1d2>
  407f6e:	428b      	cmp	r3, r1
  407f70:	d302      	bcc.n	407f78 <__divdi3+0xcc>
  407f72:	4282      	cmp	r2, r0
  407f74:	f200 80e2 	bhi.w	40813c <__divdi3+0x290>
  407f78:	2300      	movs	r3, #0
  407f7a:	2201      	movs	r2, #1
  407f7c:	e7e8      	b.n	407f50 <__divdi3+0xa4>
  407f7e:	b912      	cbnz	r2, 407f86 <__divdi3+0xda>
  407f80:	2301      	movs	r3, #1
  407f82:	fbb3 f5f2 	udiv	r5, r3, r2
  407f86:	fab5 f285 	clz	r2, r5
  407f8a:	2a00      	cmp	r2, #0
  407f8c:	d13a      	bne.n	408004 <__divdi3+0x158>
  407f8e:	1b7f      	subs	r7, r7, r5
  407f90:	0c28      	lsrs	r0, r5, #16
  407f92:	fa1f fc85 	uxth.w	ip, r5
  407f96:	2301      	movs	r3, #1
  407f98:	fbb7 f1f0 	udiv	r1, r7, r0
  407f9c:	fb00 7711 	mls	r7, r0, r1, r7
  407fa0:	fb0c f201 	mul.w	r2, ip, r1
  407fa4:	ea4f 4816 	mov.w	r8, r6, lsr #16
  407fa8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  407fac:	42ba      	cmp	r2, r7
  407fae:	d907      	bls.n	407fc0 <__divdi3+0x114>
  407fb0:	197f      	adds	r7, r7, r5
  407fb2:	f101 38ff 	add.w	r8, r1, #4294967295
  407fb6:	d202      	bcs.n	407fbe <__divdi3+0x112>
  407fb8:	42ba      	cmp	r2, r7
  407fba:	f200 80c4 	bhi.w	408146 <__divdi3+0x29a>
  407fbe:	4641      	mov	r1, r8
  407fc0:	1abf      	subs	r7, r7, r2
  407fc2:	fbb7 f2f0 	udiv	r2, r7, r0
  407fc6:	fb00 7012 	mls	r0, r0, r2, r7
  407fca:	fb0c fc02 	mul.w	ip, ip, r2
  407fce:	b2b6      	uxth	r6, r6
  407fd0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  407fd4:	4584      	cmp	ip, r0
  407fd6:	d907      	bls.n	407fe8 <__divdi3+0x13c>
  407fd8:	1940      	adds	r0, r0, r5
  407fda:	f102 37ff 	add.w	r7, r2, #4294967295
  407fde:	d202      	bcs.n	407fe6 <__divdi3+0x13a>
  407fe0:	4584      	cmp	ip, r0
  407fe2:	f200 80ae 	bhi.w	408142 <__divdi3+0x296>
  407fe6:	463a      	mov	r2, r7
  407fe8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  407fec:	e7b0      	b.n	407f50 <__divdi3+0xa4>
  407fee:	43e4      	mvns	r4, r4
  407ff0:	4252      	negs	r2, r2
  407ff2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407ff6:	e762      	b.n	407ebe <__divdi3+0x12>
  407ff8:	4240      	negs	r0, r0
  407ffa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407ffe:	f04f 34ff 	mov.w	r4, #4294967295
  408002:	e759      	b.n	407eb8 <__divdi3+0xc>
  408004:	4095      	lsls	r5, r2
  408006:	f1c2 0920 	rsb	r9, r2, #32
  40800a:	fa27 f109 	lsr.w	r1, r7, r9
  40800e:	fa26 f909 	lsr.w	r9, r6, r9
  408012:	4097      	lsls	r7, r2
  408014:	0c28      	lsrs	r0, r5, #16
  408016:	fbb1 f8f0 	udiv	r8, r1, r0
  40801a:	fb00 1118 	mls	r1, r0, r8, r1
  40801e:	fa1f fc85 	uxth.w	ip, r5
  408022:	fb0c f308 	mul.w	r3, ip, r8
  408026:	ea49 0907 	orr.w	r9, r9, r7
  40802a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40802e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  408032:	428b      	cmp	r3, r1
  408034:	fa06 f602 	lsl.w	r6, r6, r2
  408038:	d908      	bls.n	40804c <__divdi3+0x1a0>
  40803a:	1949      	adds	r1, r1, r5
  40803c:	f108 32ff 	add.w	r2, r8, #4294967295
  408040:	d27a      	bcs.n	408138 <__divdi3+0x28c>
  408042:	428b      	cmp	r3, r1
  408044:	d978      	bls.n	408138 <__divdi3+0x28c>
  408046:	f1a8 0802 	sub.w	r8, r8, #2
  40804a:	4429      	add	r1, r5
  40804c:	1ac9      	subs	r1, r1, r3
  40804e:	fbb1 f3f0 	udiv	r3, r1, r0
  408052:	fb00 1713 	mls	r7, r0, r3, r1
  408056:	fb0c f203 	mul.w	r2, ip, r3
  40805a:	fa1f f989 	uxth.w	r9, r9
  40805e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  408062:	42ba      	cmp	r2, r7
  408064:	d907      	bls.n	408076 <__divdi3+0x1ca>
  408066:	197f      	adds	r7, r7, r5
  408068:	f103 31ff 	add.w	r1, r3, #4294967295
  40806c:	d260      	bcs.n	408130 <__divdi3+0x284>
  40806e:	42ba      	cmp	r2, r7
  408070:	d95e      	bls.n	408130 <__divdi3+0x284>
  408072:	3b02      	subs	r3, #2
  408074:	442f      	add	r7, r5
  408076:	1abf      	subs	r7, r7, r2
  408078:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40807c:	e78c      	b.n	407f98 <__divdi3+0xec>
  40807e:	f1c8 0220 	rsb	r2, r8, #32
  408082:	fa25 f102 	lsr.w	r1, r5, r2
  408086:	fa03 fc08 	lsl.w	ip, r3, r8
  40808a:	fa27 f302 	lsr.w	r3, r7, r2
  40808e:	fa20 f202 	lsr.w	r2, r0, r2
  408092:	fa07 f708 	lsl.w	r7, r7, r8
  408096:	ea41 0c0c 	orr.w	ip, r1, ip
  40809a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40809e:	fbb3 f1f9 	udiv	r1, r3, r9
  4080a2:	fb09 3311 	mls	r3, r9, r1, r3
  4080a6:	fa1f fa8c 	uxth.w	sl, ip
  4080aa:	fb0a fb01 	mul.w	fp, sl, r1
  4080ae:	4317      	orrs	r7, r2
  4080b0:	0c3a      	lsrs	r2, r7, #16
  4080b2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  4080b6:	459b      	cmp	fp, r3
  4080b8:	fa05 f008 	lsl.w	r0, r5, r8
  4080bc:	d908      	bls.n	4080d0 <__divdi3+0x224>
  4080be:	eb13 030c 	adds.w	r3, r3, ip
  4080c2:	f101 32ff 	add.w	r2, r1, #4294967295
  4080c6:	d235      	bcs.n	408134 <__divdi3+0x288>
  4080c8:	459b      	cmp	fp, r3
  4080ca:	d933      	bls.n	408134 <__divdi3+0x288>
  4080cc:	3902      	subs	r1, #2
  4080ce:	4463      	add	r3, ip
  4080d0:	ebcb 0303 	rsb	r3, fp, r3
  4080d4:	fbb3 f2f9 	udiv	r2, r3, r9
  4080d8:	fb09 3312 	mls	r3, r9, r2, r3
  4080dc:	fb0a fa02 	mul.w	sl, sl, r2
  4080e0:	b2bf      	uxth	r7, r7
  4080e2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  4080e6:	45ba      	cmp	sl, r7
  4080e8:	d908      	bls.n	4080fc <__divdi3+0x250>
  4080ea:	eb17 070c 	adds.w	r7, r7, ip
  4080ee:	f102 33ff 	add.w	r3, r2, #4294967295
  4080f2:	d21b      	bcs.n	40812c <__divdi3+0x280>
  4080f4:	45ba      	cmp	sl, r7
  4080f6:	d919      	bls.n	40812c <__divdi3+0x280>
  4080f8:	3a02      	subs	r2, #2
  4080fa:	4467      	add	r7, ip
  4080fc:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  408100:	fba5 0100 	umull	r0, r1, r5, r0
  408104:	ebca 0707 	rsb	r7, sl, r7
  408108:	428f      	cmp	r7, r1
  40810a:	f04f 0300 	mov.w	r3, #0
  40810e:	d30a      	bcc.n	408126 <__divdi3+0x27a>
  408110:	d005      	beq.n	40811e <__divdi3+0x272>
  408112:	462a      	mov	r2, r5
  408114:	e71c      	b.n	407f50 <__divdi3+0xa4>
  408116:	4662      	mov	r2, ip
  408118:	e6fd      	b.n	407f16 <__divdi3+0x6a>
  40811a:	463b      	mov	r3, r7
  40811c:	e710      	b.n	407f40 <__divdi3+0x94>
  40811e:	fa06 f608 	lsl.w	r6, r6, r8
  408122:	4286      	cmp	r6, r0
  408124:	d2f5      	bcs.n	408112 <__divdi3+0x266>
  408126:	1e6a      	subs	r2, r5, #1
  408128:	2300      	movs	r3, #0
  40812a:	e711      	b.n	407f50 <__divdi3+0xa4>
  40812c:	461a      	mov	r2, r3
  40812e:	e7e5      	b.n	4080fc <__divdi3+0x250>
  408130:	460b      	mov	r3, r1
  408132:	e7a0      	b.n	408076 <__divdi3+0x1ca>
  408134:	4611      	mov	r1, r2
  408136:	e7cb      	b.n	4080d0 <__divdi3+0x224>
  408138:	4690      	mov	r8, r2
  40813a:	e787      	b.n	40804c <__divdi3+0x1a0>
  40813c:	4643      	mov	r3, r8
  40813e:	4642      	mov	r2, r8
  408140:	e706      	b.n	407f50 <__divdi3+0xa4>
  408142:	3a02      	subs	r2, #2
  408144:	e750      	b.n	407fe8 <__divdi3+0x13c>
  408146:	3902      	subs	r1, #2
  408148:	442f      	add	r7, r5
  40814a:	e739      	b.n	407fc0 <__divdi3+0x114>

0040814c <__udivdi3>:
  40814c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408150:	4614      	mov	r4, r2
  408152:	4605      	mov	r5, r0
  408154:	460e      	mov	r6, r1
  408156:	2b00      	cmp	r3, #0
  408158:	d143      	bne.n	4081e2 <__udivdi3+0x96>
  40815a:	428a      	cmp	r2, r1
  40815c:	d953      	bls.n	408206 <__udivdi3+0xba>
  40815e:	fab2 f782 	clz	r7, r2
  408162:	b157      	cbz	r7, 40817a <__udivdi3+0x2e>
  408164:	f1c7 0620 	rsb	r6, r7, #32
  408168:	fa20 f606 	lsr.w	r6, r0, r6
  40816c:	fa01 f307 	lsl.w	r3, r1, r7
  408170:	fa02 f407 	lsl.w	r4, r2, r7
  408174:	fa00 f507 	lsl.w	r5, r0, r7
  408178:	431e      	orrs	r6, r3
  40817a:	0c21      	lsrs	r1, r4, #16
  40817c:	fbb6 f2f1 	udiv	r2, r6, r1
  408180:	fb01 6612 	mls	r6, r1, r2, r6
  408184:	b2a0      	uxth	r0, r4
  408186:	fb00 f302 	mul.w	r3, r0, r2
  40818a:	0c2f      	lsrs	r7, r5, #16
  40818c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  408190:	42b3      	cmp	r3, r6
  408192:	d909      	bls.n	4081a8 <__udivdi3+0x5c>
  408194:	1936      	adds	r6, r6, r4
  408196:	f102 37ff 	add.w	r7, r2, #4294967295
  40819a:	f080 80fd 	bcs.w	408398 <__udivdi3+0x24c>
  40819e:	42b3      	cmp	r3, r6
  4081a0:	f240 80fa 	bls.w	408398 <__udivdi3+0x24c>
  4081a4:	3a02      	subs	r2, #2
  4081a6:	4426      	add	r6, r4
  4081a8:	1af6      	subs	r6, r6, r3
  4081aa:	fbb6 f3f1 	udiv	r3, r6, r1
  4081ae:	fb01 6113 	mls	r1, r1, r3, r6
  4081b2:	fb00 f003 	mul.w	r0, r0, r3
  4081b6:	b2ad      	uxth	r5, r5
  4081b8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  4081bc:	4288      	cmp	r0, r1
  4081be:	d908      	bls.n	4081d2 <__udivdi3+0x86>
  4081c0:	1909      	adds	r1, r1, r4
  4081c2:	f103 36ff 	add.w	r6, r3, #4294967295
  4081c6:	f080 80e9 	bcs.w	40839c <__udivdi3+0x250>
  4081ca:	4288      	cmp	r0, r1
  4081cc:	f240 80e6 	bls.w	40839c <__udivdi3+0x250>
  4081d0:	3b02      	subs	r3, #2
  4081d2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4081d6:	2300      	movs	r3, #0
  4081d8:	4610      	mov	r0, r2
  4081da:	4619      	mov	r1, r3
  4081dc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4081e0:	4770      	bx	lr
  4081e2:	428b      	cmp	r3, r1
  4081e4:	d84c      	bhi.n	408280 <__udivdi3+0x134>
  4081e6:	fab3 f683 	clz	r6, r3
  4081ea:	2e00      	cmp	r6, #0
  4081ec:	d14f      	bne.n	40828e <__udivdi3+0x142>
  4081ee:	428b      	cmp	r3, r1
  4081f0:	d302      	bcc.n	4081f8 <__udivdi3+0xac>
  4081f2:	4282      	cmp	r2, r0
  4081f4:	f200 80dd 	bhi.w	4083b2 <__udivdi3+0x266>
  4081f8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4081fc:	2300      	movs	r3, #0
  4081fe:	2201      	movs	r2, #1
  408200:	4610      	mov	r0, r2
  408202:	4619      	mov	r1, r3
  408204:	4770      	bx	lr
  408206:	b912      	cbnz	r2, 40820e <__udivdi3+0xc2>
  408208:	2401      	movs	r4, #1
  40820a:	fbb4 f4f2 	udiv	r4, r4, r2
  40820e:	fab4 f284 	clz	r2, r4
  408212:	2a00      	cmp	r2, #0
  408214:	f040 8082 	bne.w	40831c <__udivdi3+0x1d0>
  408218:	1b09      	subs	r1, r1, r4
  40821a:	0c26      	lsrs	r6, r4, #16
  40821c:	b2a7      	uxth	r7, r4
  40821e:	2301      	movs	r3, #1
  408220:	fbb1 f0f6 	udiv	r0, r1, r6
  408224:	fb06 1110 	mls	r1, r6, r0, r1
  408228:	fb07 f200 	mul.w	r2, r7, r0
  40822c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  408230:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  408234:	428a      	cmp	r2, r1
  408236:	d907      	bls.n	408248 <__udivdi3+0xfc>
  408238:	1909      	adds	r1, r1, r4
  40823a:	f100 3cff 	add.w	ip, r0, #4294967295
  40823e:	d202      	bcs.n	408246 <__udivdi3+0xfa>
  408240:	428a      	cmp	r2, r1
  408242:	f200 80c8 	bhi.w	4083d6 <__udivdi3+0x28a>
  408246:	4660      	mov	r0, ip
  408248:	1a89      	subs	r1, r1, r2
  40824a:	fbb1 f2f6 	udiv	r2, r1, r6
  40824e:	fb06 1112 	mls	r1, r6, r2, r1
  408252:	fb07 f702 	mul.w	r7, r7, r2
  408256:	b2ad      	uxth	r5, r5
  408258:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40825c:	42af      	cmp	r7, r5
  40825e:	d908      	bls.n	408272 <__udivdi3+0x126>
  408260:	192c      	adds	r4, r5, r4
  408262:	f102 31ff 	add.w	r1, r2, #4294967295
  408266:	f080 809b 	bcs.w	4083a0 <__udivdi3+0x254>
  40826a:	42a7      	cmp	r7, r4
  40826c:	f240 8098 	bls.w	4083a0 <__udivdi3+0x254>
  408270:	3a02      	subs	r2, #2
  408272:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  408276:	4610      	mov	r0, r2
  408278:	4619      	mov	r1, r3
  40827a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40827e:	4770      	bx	lr
  408280:	2300      	movs	r3, #0
  408282:	461a      	mov	r2, r3
  408284:	4610      	mov	r0, r2
  408286:	4619      	mov	r1, r3
  408288:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40828c:	4770      	bx	lr
  40828e:	f1c6 0520 	rsb	r5, r6, #32
  408292:	fa22 f705 	lsr.w	r7, r2, r5
  408296:	fa03 f406 	lsl.w	r4, r3, r6
  40829a:	fa21 f305 	lsr.w	r3, r1, r5
  40829e:	fa01 fb06 	lsl.w	fp, r1, r6
  4082a2:	fa20 f505 	lsr.w	r5, r0, r5
  4082a6:	433c      	orrs	r4, r7
  4082a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
  4082ac:	fbb3 fcf8 	udiv	ip, r3, r8
  4082b0:	fb08 331c 	mls	r3, r8, ip, r3
  4082b4:	fa1f f984 	uxth.w	r9, r4
  4082b8:	fb09 fa0c 	mul.w	sl, r9, ip
  4082bc:	ea45 0b0b 	orr.w	fp, r5, fp
  4082c0:	ea4f 451b 	mov.w	r5, fp, lsr #16
  4082c4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  4082c8:	459a      	cmp	sl, r3
  4082ca:	fa02 f206 	lsl.w	r2, r2, r6
  4082ce:	d904      	bls.n	4082da <__udivdi3+0x18e>
  4082d0:	191b      	adds	r3, r3, r4
  4082d2:	f10c 35ff 	add.w	r5, ip, #4294967295
  4082d6:	d36f      	bcc.n	4083b8 <__udivdi3+0x26c>
  4082d8:	46ac      	mov	ip, r5
  4082da:	ebca 0303 	rsb	r3, sl, r3
  4082de:	fbb3 f5f8 	udiv	r5, r3, r8
  4082e2:	fb08 3315 	mls	r3, r8, r5, r3
  4082e6:	fb09 f905 	mul.w	r9, r9, r5
  4082ea:	fa1f fb8b 	uxth.w	fp, fp
  4082ee:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  4082f2:	45b9      	cmp	r9, r7
  4082f4:	d904      	bls.n	408300 <__udivdi3+0x1b4>
  4082f6:	193f      	adds	r7, r7, r4
  4082f8:	f105 33ff 	add.w	r3, r5, #4294967295
  4082fc:	d362      	bcc.n	4083c4 <__udivdi3+0x278>
  4082fe:	461d      	mov	r5, r3
  408300:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  408304:	fbac 2302 	umull	r2, r3, ip, r2
  408308:	ebc9 0707 	rsb	r7, r9, r7
  40830c:	429f      	cmp	r7, r3
  40830e:	f04f 0500 	mov.w	r5, #0
  408312:	d34a      	bcc.n	4083aa <__udivdi3+0x25e>
  408314:	d046      	beq.n	4083a4 <__udivdi3+0x258>
  408316:	4662      	mov	r2, ip
  408318:	462b      	mov	r3, r5
  40831a:	e75d      	b.n	4081d8 <__udivdi3+0x8c>
  40831c:	4094      	lsls	r4, r2
  40831e:	f1c2 0920 	rsb	r9, r2, #32
  408322:	fa21 fc09 	lsr.w	ip, r1, r9
  408326:	4091      	lsls	r1, r2
  408328:	fa20 f909 	lsr.w	r9, r0, r9
  40832c:	0c26      	lsrs	r6, r4, #16
  40832e:	fbbc f8f6 	udiv	r8, ip, r6
  408332:	fb06 cc18 	mls	ip, r6, r8, ip
  408336:	b2a7      	uxth	r7, r4
  408338:	fb07 f308 	mul.w	r3, r7, r8
  40833c:	ea49 0901 	orr.w	r9, r9, r1
  408340:	ea4f 4119 	mov.w	r1, r9, lsr #16
  408344:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  408348:	4563      	cmp	r3, ip
  40834a:	fa00 f502 	lsl.w	r5, r0, r2
  40834e:	d909      	bls.n	408364 <__udivdi3+0x218>
  408350:	eb1c 0c04 	adds.w	ip, ip, r4
  408354:	f108 32ff 	add.w	r2, r8, #4294967295
  408358:	d23b      	bcs.n	4083d2 <__udivdi3+0x286>
  40835a:	4563      	cmp	r3, ip
  40835c:	d939      	bls.n	4083d2 <__udivdi3+0x286>
  40835e:	f1a8 0802 	sub.w	r8, r8, #2
  408362:	44a4      	add	ip, r4
  408364:	ebc3 0c0c 	rsb	ip, r3, ip
  408368:	fbbc f3f6 	udiv	r3, ip, r6
  40836c:	fb06 c113 	mls	r1, r6, r3, ip
  408370:	fb07 f203 	mul.w	r2, r7, r3
  408374:	fa1f f989 	uxth.w	r9, r9
  408378:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40837c:	428a      	cmp	r2, r1
  40837e:	d907      	bls.n	408390 <__udivdi3+0x244>
  408380:	1909      	adds	r1, r1, r4
  408382:	f103 30ff 	add.w	r0, r3, #4294967295
  408386:	d222      	bcs.n	4083ce <__udivdi3+0x282>
  408388:	428a      	cmp	r2, r1
  40838a:	d920      	bls.n	4083ce <__udivdi3+0x282>
  40838c:	3b02      	subs	r3, #2
  40838e:	4421      	add	r1, r4
  408390:	1a89      	subs	r1, r1, r2
  408392:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  408396:	e743      	b.n	408220 <__udivdi3+0xd4>
  408398:	463a      	mov	r2, r7
  40839a:	e705      	b.n	4081a8 <__udivdi3+0x5c>
  40839c:	4633      	mov	r3, r6
  40839e:	e718      	b.n	4081d2 <__udivdi3+0x86>
  4083a0:	460a      	mov	r2, r1
  4083a2:	e766      	b.n	408272 <__udivdi3+0x126>
  4083a4:	40b0      	lsls	r0, r6
  4083a6:	4290      	cmp	r0, r2
  4083a8:	d2b5      	bcs.n	408316 <__udivdi3+0x1ca>
  4083aa:	f10c 32ff 	add.w	r2, ip, #4294967295
  4083ae:	2300      	movs	r3, #0
  4083b0:	e712      	b.n	4081d8 <__udivdi3+0x8c>
  4083b2:	4633      	mov	r3, r6
  4083b4:	4632      	mov	r2, r6
  4083b6:	e70f      	b.n	4081d8 <__udivdi3+0x8c>
  4083b8:	459a      	cmp	sl, r3
  4083ba:	d98d      	bls.n	4082d8 <__udivdi3+0x18c>
  4083bc:	f1ac 0c02 	sub.w	ip, ip, #2
  4083c0:	4423      	add	r3, r4
  4083c2:	e78a      	b.n	4082da <__udivdi3+0x18e>
  4083c4:	45b9      	cmp	r9, r7
  4083c6:	d99a      	bls.n	4082fe <__udivdi3+0x1b2>
  4083c8:	3d02      	subs	r5, #2
  4083ca:	4427      	add	r7, r4
  4083cc:	e798      	b.n	408300 <__udivdi3+0x1b4>
  4083ce:	4603      	mov	r3, r0
  4083d0:	e7de      	b.n	408390 <__udivdi3+0x244>
  4083d2:	4690      	mov	r8, r2
  4083d4:	e7c6      	b.n	408364 <__udivdi3+0x218>
  4083d6:	3802      	subs	r0, #2
  4083d8:	4421      	add	r1, r4
  4083da:	e735      	b.n	408248 <__udivdi3+0xfc>
  4083dc:	092d452d 	.word	0x092d452d
  4083e0:	20495754 	.word	0x20495754
  4083e4:	7473616d 	.word	0x7473616d
  4083e8:	69207265 	.word	0x69207265
  4083ec:	6974696e 	.word	0x6974696e
  4083f0:	7a696c61 	.word	0x7a696c61
  4083f4:	6f697461 	.word	0x6f697461
  4083f8:	6166206e 	.word	0x6166206e
  4083fc:	64656c69 	.word	0x64656c69
  408400:	00000d2e 	.word	0x00000d2e

00408404 <p_uc_charset10x14>:
	...
  408420:	ccffccff 00000000 00000000 00000000     ................
  408430:	00f000f0 00000000 00f000f0 00000000     ................
  408440:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  408450:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  408460:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  408470:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  408480:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  408490:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  4084a8:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  4084b8:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  4084c8:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  4084d8:	c0078003 600ce00e 00030003 00030003     .......`........
  4084e8:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  4084f8:	7000f800 00000000 00000000 00000000     ...p............
  408508:	00030003 00030003 00030003 00030003     ................
  408518:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  408530:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  408540:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  408550:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  408560:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  408570:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  408580:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  408590:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  4085a0:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  4085b0:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  4085c0:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  4085d0:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  4085e0:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  4085f0:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  408600:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  408610:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  408620:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  408630:	00000000 00030000 c00f8007 7038e01c     ..............8p
  408640:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  408650:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  408660:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  408670:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  408680:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  408690:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  4086a0:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  4086b0:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  4086c0:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  4086d0:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  4086e0:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  4086f0:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  408700:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  408710:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  408720:	f033f873 fcfffcff 00030003 00030003     s.3.............
  408730:	00030003 fcfffcff 00000000 0cc00cc0     ................
  408740:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  408750:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  408760:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  408770:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  408780:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  408790:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  4087a0:	000e001c 80030007 e000c001 fcfffcff     ................
  4087b0:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  4087c0:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  4087d0:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  4087e0:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  4087f0:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  408800:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  408810:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  408820:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  408830:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  408840:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  408850:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  408860:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  408870:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  408880:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  408890:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  4088a0:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  4088b0:	00000000 00300030 000c000c 00030003     ....0.0.........
  4088c0:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  4088d0:	fcff0cc0 0000fcff 00000000 001c000c     ................
  4088e0:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  4088f0:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  408900:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  408910:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  408920:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  408930:	0c030c03 0c030c03 9c030c03 f000f801     ................
  408940:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  408950:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  408960:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  408970:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  408980:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  408990:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  4089a0:	f007f80f fcfffcff 00030003 00030003     ................
  4089b0:	fc018003 0000fc00 00000000 00000000     ................
  4089c0:	fc1bfc1b 00000000 00000000 30000000     ...............0
  4089d0:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  4089e0:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  4089f0:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  408a00:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  408a10:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  408a20:	00070003 000c000e 000e000c fc03fc07     ................
  408a30:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  408a40:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  408a50:	c00fc00c 00038007 80070003 c00cc00f     ................
  408a60:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  408a70:	00078003 000c000e 000e000c 00030007     ................
  408a80:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  408a90:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  408aa0:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  408ab0:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  408ac0:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  408ad0:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  408ae0:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  408af0:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  408b00:	f001f801 00078003 000c000e 1c0c0c0c     ................
  408b10:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  408b20:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  408b30:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  408b40:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  408b50:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  408b60:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  408b70:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  408b80:	fcfffcff 74736554 57542065 4d492049     ....Teste TWI IM
  408b90:	00000055 66342e25 0000000a 6c656341     U...%.4f....Acel
  408ba0:	29476d28 3d780a3a 66312e25 253d790a     (mG):.x=%.1f.y=%
  408bb0:	0a66312e 2e253d7a 590a6631 203d2058     .1f.z=%.1f.YX = 
  408bc0:	66332e25 79470a0a 47286f72 73756172     %.3f..Gyro(Graus
  408bd0:	3a29732f 253d780a 0a66312e 2e253d79     /s):.x=%.1f.y=%.
  408be0:	7a0a6631 312e253d 00000066              1f.z=%.1f...

00408bec <atanhi>:
  408bec:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

00408bfc <atanlo>:
  408bfc:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

00408c0c <_global_impure_ptr>:
  408c0c:	200000f0 000a0043                       ... C...

00408c14 <blanks.6743>:
  408c14:	20202020 20202020 20202020 20202020                     

00408c24 <zeroes.6744>:
  408c24:	30303030 30303030 30303030 30303030     0000000000000000
  408c34:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  408c44:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  408c54:	32313000 36353433 61393837 65646362     .0123456789abcde
  408c64:	00300066                                f.0.

00408c68 <blanks.6701>:
  408c68:	20202020 20202020 20202020 20202020                     

00408c78 <zeroes.6702>:
  408c78:	30303030 30303030 30303030 30303030     0000000000000000
  408c88:	69666e49 7974696e 4e614e00 534f5000     Infinity.NaN.POS
  408c98:	2e005849 00000000                       IX......

00408ca0 <p05.5289>:
  408ca0:	00000005 00000019 0000007d 00000000     ........}.......

00408cb0 <__mprec_tens>:
  408cb0:	00000000 3ff00000 00000000 40240000     .......?......$@
  408cc0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408cd0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408ce0:	00000000 412e8480 00000000 416312d0     .......A......cA
  408cf0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408d00:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408d10:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408d20:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408d30:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408d40:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408d50:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408d60:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408d70:	79d99db4 44ea7843                       ...yCx.D

00408d78 <__mprec_tinytens>:
  408d78:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  408d88:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  408d98:	64ac6f43 0ac80628                       Co.d(...

00408da0 <__mprec_bigtens>:
  408da0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408db0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408dc0:	7f73bf3c 75154fdd                       <.s..O.u

00408dc8 <blanks.6687>:
  408dc8:	20202020 20202020 20202020 20202020                     

00408dd8 <zeroes.6688>:
  408dd8:	30303030 30303030 30303030 30303030     0000000000000000

00408de8 <_init>:
  408de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408dea:	bf00      	nop
  408dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408dee:	bc08      	pop	{r3}
  408df0:	469e      	mov	lr, r3
  408df2:	4770      	bx	lr

00408df4 <__init_array_start>:
  408df4:	00404839 	.word	0x00404839

00408df8 <__frame_dummy_init_array_entry>:
  408df8:	0040013d                                =.@.

00408dfc <_fini>:
  408dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408dfe:	bf00      	nop
  408e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408e02:	bc08      	pop	{r3}
  408e04:	469e      	mov	lr, r3
  408e06:	4770      	bx	lr

00408e08 <__fini_array_start>:
  408e08:	00400115 	.word	0x00400115

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <_impure_ptr>:
200000e8:	200000f0 00000000                       ... ....

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	00408c10 00000000 00000000 00000000     ..@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <lc_ctype_charset>:
20000518:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000538 <__mb_cur_max>:
20000538:	00000001                                ....

2000053c <lc_message_charset>:
2000053c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000055c <lconv>:
2000055c:	00408c9b 00408c13 00408c13 00408c13     ..@...@...@...@.
2000056c:	00408c13 00408c13 00408c13 00408c13     ..@...@...@...@.
2000057c:	00408c13 00408c13 ffffffff ffffffff     ..@...@.........
2000058c:	ffffffff 0000ffff                       ........

20000594 <__malloc_av_>:
	...
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 

2000099c <__malloc_sbrk_base>:
2000099c:	ffffffff                                ....

200009a0 <__malloc_trim_threshold>:
200009a0:	00020000                                ....

200009a4 <__wctomb>:
200009a4:	00407a25                                %z@.
