Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 21:26:04 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CalculatorSource_timing_summary_routed.rpt -pb CalculatorSource_timing_summary_routed.pb -rpx CalculatorSource_timing_summary_routed.rpx -warn_on_violation
| Design       : CalculatorSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: Stage_Selector/U3/data_out_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Stage_Selector/U4/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.595        0.000                      0                  194        0.078        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.595        0.000                      0                  194        0.078        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.977ns (24.109%)  route 3.075ns (75.891%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.556     5.077    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.838     6.371    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_0_in3_in
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.495 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.339     6.835    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.654     7.612    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.736 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.625     8.362    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/p_28_in
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.149     8.511 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_i_1__15/O
                         net (fo=1, routed)           0.619     9.129    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.276    14.725    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.978ns (26.054%)  route 2.776ns (73.946%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.556     5.077    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.838     6.371    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_0_in3_in
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.495 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.339     6.835    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.654     7.612    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.736 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.608     8.345    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/p_28_in
    SLICE_X42Y53         LUT3 (Prop_lut3_I1_O)        0.150     8.495 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_i_1__16/O
                         net (fo=1, routed)           0.336     8.831    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.240    14.761    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.185ns (29.726%)  route 2.801ns (70.274%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           0.819     6.348    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.472 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3/O
                         net (fo=2, routed)           1.090     7.563    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.687 f  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/data_out_i_2__4/O
                         net (fo=4, routed)           0.728     8.415    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/up_pulse
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.149     8.564 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=1, routed)           0.164     8.728    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/data_out_reg_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.332     9.060 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/data_out_i_1/O
                         net (fo=1, routed)           0.000     9.060    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/next_code_2
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.031    15.046    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.828ns (24.306%)  route 2.579ns (75.694%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           0.819     6.348    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.472 f  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3/O
                         net (fo=2, routed)           1.090     7.563    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/data_out_i_2__4/O
                         net (fo=4, routed)           0.670     8.356    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/up_pulse
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.480 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000     8.480    Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg_1
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.031    15.046    Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.326%)  route 2.576ns (75.674%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           0.819     6.348    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.472 f  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3/O
                         net (fo=2, routed)           1.090     7.563    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/data_out_i_2__4/O
                         net (fo=4, routed)           0.667     8.354    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/up_pulse
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.478 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000     8.478    Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg_1
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.029    15.044    Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.718ns (28.291%)  route 1.820ns (71.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.031     6.537    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.299     6.836 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1/O
                         net (fo=16, routed)          0.789     7.625    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_idle
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    14.491    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.718ns (28.291%)  route 1.820ns (71.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.031     6.537    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.299     6.836 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1/O
                         net (fo=16, routed)          0.789     7.625    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_idle
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    14.491    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.718ns (28.291%)  route 1.820ns (71.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.031     6.537    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.299     6.836 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1/O
                         net (fo=16, routed)          0.789     7.625    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_idle
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    14.491    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.718ns (28.291%)  route 1.820ns (71.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.031     6.537    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.299     6.836 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt[0]_i_1/O
                         net (fo=16, routed)          0.789     7.625    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_idle
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    14.491    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.952ns (30.633%)  route 2.156ns (69.367%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.556     5.077    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.838     6.371    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_0_in3_in
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.495 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.339     6.835    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.654     7.612    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.736 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.324     8.061    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/p_28_in
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.124     8.185 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     8.185    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.077    15.078    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.069%)  route 0.209ns (47.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/Q
                         net (fo=3, routed)           0.209     1.784    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.099     1.883 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_1__1/O
                         net (fo=1, routed)           0.000     1.883    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_1__1_n_0
    SLICE_X37Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.091     1.805    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.642    Stage_Selector/debouncer1/PB_sync_0
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.075     1.520    Stage_Selector/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.058     1.646    Stage_Selector/debouncer2/PB_sync_0_reg_n_0
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.071     1.518    Stage_Selector/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.653    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.075     1.522    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit12/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/Q
                         net (fo=5, routed)           0.099     1.685    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_0_in21_in
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.730 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__13/O
                         net (fo=1, routed)           0.000     1.730    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/d[15]
    SLICE_X42Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     1.579    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.606%)  route 0.102ns (35.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/Q
                         net (fo=5, routed)           0.102     1.689    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/p_0_in1_in
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.734 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.734    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/d[4]
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092     1.551    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit4/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.382%)  route 0.103ns (35.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit2/data_out_reg/Q
                         net (fo=5, routed)           0.103     1.690    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/p_0_in1_in
    SLICE_X44Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.735 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.735    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/d[3]
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.091     1.550    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.073%)  route 0.114ns (37.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.114     1.701    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_1__3/O
                         net (fo=1, routed)           0.000     1.746    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/d[5]
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.092     1.551    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/Q
                         net (fo=6, routed)           0.143     1.729    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/p_0_in19_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_i_1__11/O
                         net (fo=1, routed)           0.000     1.774    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/d[13]
    SLICE_X42Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     1.578    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/Q
                         net (fo=6, routed)           0.147     1.733    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/p_0_in19_in
    SLICE_X42Y52         LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__12/O
                         net (fo=1, routed)           0.000     1.778    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/d[14]
    SLICE_X42Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     1.579    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y56   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y56   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y56   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.389ns  (logic 9.616ns (29.690%)  route 22.773ns (70.310%))
  Logic Levels:           24  (FDRE=1 LUT5=15 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.916    18.265    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X28Y64         LUT6 (Prop_lut6_I4_O)        0.326    18.591 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_37/O
                         net (fo=10, routed)          0.977    19.568    Data_Collector/num1/bit15/answer[29]
    SLICE_X30Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.692 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           0.835    20.527    Data_Collector/num1/bit15/p_7_in
    SLICE_X31Y62         LUT5 (Prop_lut5_I0_O)        0.124    20.651 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_47/O
                         net (fo=10, routed)          0.677    21.329    Data_Collector/num1/bit7/p_12_in
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.150    21.479 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           1.558    23.037    Data_Collector/num1/bit7/data_out_reg_7
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.326    23.363 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.795    24.158    Stage_Selector/U3/DigitToOutput3_if_code2NOT[5]
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.282 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.765    25.047    Stage_Selector/U3/Seven_Segment_Display/final_digit3[5]
    SLICE_X35Y58         LUT6 (Prop_lut6_I2_O)        0.124    25.171 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.714    28.885    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    32.389 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.389    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.371ns  (logic 9.615ns (29.703%)  route 22.755ns (70.297%))
  Logic Levels:           24  (FDRE=1 LUT4=1 LUT5=14 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.898    18.247    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.326    18.573 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.746    19.319    Data_Collector/num1/bit15/answer[27]
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.118    19.437 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.831    20.268    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.326    20.594 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          1.318    21.913    Data_Collector/num2/bit11/p_32_in
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124    22.037 r  Data_Collector/num2/bit11/seg_OBUF[2]_inst_i_19/O
                         net (fo=3, routed)           0.964    23.000    Data_Collector/num2/bit11/seg_OBUF[6]_inst_i_54_1
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.124    23.124 r  Data_Collector/num2/bit11/seg_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.757    23.882    Stage_Selector/U3/seg_OBUF[6]_inst_i_1_6[1]
    SLICE_X30Y57         LUT6 (Prop_lut6_I3_O)        0.124    24.006 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.855    24.861    Stage_Selector/U3/Seven_Segment_Display/final_digit1[2]
    SLICE_X31Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.985 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.850    28.835    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    32.371 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.371    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.334ns  (logic 9.836ns (30.420%)  route 22.498ns (69.580%))
  Logic Levels:           24  (FDRE=1 LUT4=1 LUT5=16 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.898    18.247    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.326    18.573 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.746    19.319    Data_Collector/num1/bit15/answer[27]
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.118    19.437 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.863    20.300    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.354    20.654 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.641    21.295    Data_Collector/num2/bit9/p_27_in
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.332    21.627 r  Data_Collector/num2/bit9/seg_OBUF[4]_inst_i_18/O
                         net (fo=3, routed)           1.288    22.915    Data_Collector/num2/bit13/seg_OBUF[4]_inst_i_5
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.124    23.039 r  Data_Collector/num2/bit13/seg_OBUF[4]_inst_i_17/O
                         net (fo=1, routed)           0.878    23.917    Stage_Selector/U3/DigitToOutput2_if_code2NOT[4]
    SLICE_X30Y58         LUT6 (Prop_lut6_I3_O)        0.124    24.041 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.934    24.974    Stage_Selector/U3/Seven_Segment_Display/final_digit2[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.124    25.098 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.715    28.814    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    32.334 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.334    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.200ns  (logic 9.845ns (30.575%)  route 22.354ns (69.425%))
  Logic Levels:           24  (FDRE=1 LUT4=1 LUT5=16 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.898    18.247    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.326    18.573 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.746    19.319    Data_Collector/num1/bit15/answer[27]
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.118    19.437 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.863    20.300    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.354    20.654 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.984    21.638    Data_Collector/num2/bit9/p_27_in
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.332    21.970 r  Data_Collector/num2/bit9/seg_OBUF[1]_inst_i_19/O
                         net (fo=3, routed)           0.975    22.945    Data_Collector/num2/bit5/seg_OBUF[1]_inst_i_3_1
    SLICE_X34Y59         LUT6 (Prop_lut6_I5_O)        0.124    23.069 r  Data_Collector/num2/bit5/seg_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.660    23.730    Stage_Selector/U3/DigitToOutput0_if_code2NOT[1]
    SLICE_X34Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.854 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.819    24.673    Stage_Selector/U3/Seven_Segment_Display/final_digit0[1]
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.124    24.797 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.873    28.670    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    32.200 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.200    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.200ns  (logic 9.827ns (30.518%)  route 22.373ns (69.482%))
  Logic Levels:           24  (FDRE=1 LUT4=1 LUT5=15 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.898    18.247    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.326    18.573 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.746    19.319    Data_Collector/num1/bit15/answer[27]
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.118    19.437 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.863    20.300    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.354    20.654 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.724    21.378    Data_Collector/num2/bit13/p_27_in
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.332    21.710 r  Data_Collector/num2/bit13/seg_OBUF[0]_inst_i_22/O
                         net (fo=4, routed)           1.006    22.716    Data_Collector/num1/bit7/seg_OBUF[0]_inst_i_4
    SLICE_X30Y59         LUT6 (Prop_lut6_I1_O)        0.124    22.840 r  Data_Collector/num1/bit7/seg_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.802    23.642    Stage_Selector/U3/DigitToOutput3_if_code2NOT[0]
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.766 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.018    24.784    Stage_Selector/U3/Seven_Segment_Display/final_digit3[0]
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.908 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.781    28.689    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    32.200 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.200    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.187ns  (logic 9.616ns (29.875%)  route 22.571ns (70.125%))
  Logic Levels:           24  (FDRE=1 LUT4=1 LUT5=14 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.898    18.247    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.326    18.573 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.746    19.319    Data_Collector/num1/bit15/answer[27]
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.118    19.437 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.831    20.268    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.326    20.594 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          1.066    21.661    Data_Collector/num2/bit11/p_32_in
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    21.785 r  Data_Collector/num2/bit11/seg_OBUF[3]_inst_i_21/O
                         net (fo=3, routed)           1.176    22.960    Data_Collector/num2/bit11/seg_OBUF[6]_inst_i_54_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.084 r  Data_Collector/num2/bit11/seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.876    23.960    Stage_Selector/U3/seg_OBUF[6]_inst_i_1_6[2]
    SLICE_X32Y59         LUT6 (Prop_lut6_I3_O)        0.124    24.084 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.606    24.691    Stage_Selector/U3/Seven_Segment_Display/final_digit1[3]
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124    24.815 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.836    28.651    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    32.187 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.187    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.955ns  (logic 9.645ns (30.184%)  route 22.310ns (69.816%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT3=1 LUT5=14 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit3/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 r  Data_Collector/num1/bit3/data_out_reg/Q
                         net (fo=49, routed)          1.908     2.566    Data_Collector/num1/bit3/data_out_reg_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.690 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_358/O
                         net (fo=2, routed)           0.169     2.859    Data_Collector/num1/bit3/data_out_reg_16[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           1.007     3.990    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/Carry_1
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.152     4.142 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.957     5.099    Data_Collector/num1/bit3/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I3_O)        0.354     5.453 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_105/O
                         net (fo=2, routed)           0.674     6.126    Data_Collector/num1/bit3/Calculation/multiply/total8[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.328     6.454 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315/O
                         net (fo=4, routed)           0.645     7.099    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/Carry_2
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.150     7.249 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_322/O
                         net (fo=3, routed)           0.815     8.064    Data_Collector/num1/bit3/Calculation/multiply/total8_plus_total9/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.418 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_329/O
                         net (fo=3, routed)           0.836     9.254    Data_Collector/num1/bit7/Carry_3_30
    SLICE_X43Y62         LUT5 (Prop_lut5_I3_O)        0.354     9.608 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_224/O
                         net (fo=2, routed)           1.132    10.740    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.326    11.066 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_145/O
                         net (fo=3, routed)           0.816    11.882    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.152    12.034 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.408    12.442    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X37Y64         LUT5 (Prop_lut5_I2_O)        0.326    12.768 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.750    13.518    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.870 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.830    14.700    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.356    15.056 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.776    15.832    Data_Collector/num1/bit15/Carry_2
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.352    16.184 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.813    16.997    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X29Y64         LUT5 (Prop_lut5_I3_O)        0.352    17.349 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.923    18.272    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X28Y64         LUT5 (Prop_lut5_I2_O)        0.354    18.626 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_82/O
                         net (fo=1, routed)           0.803    19.429    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__28
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.326    19.755 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_35/O
                         net (fo=8, routed)           1.007    20.762    Data_Collector/num1/bit15/answer[31]
    SLICE_X30Y60         LUT2 (Prop_lut2_I0_O)        0.124    20.886 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_38/O
                         net (fo=3, routed)           0.895    21.780    Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_38_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.124    21.904 r  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_39/O
                         net (fo=2, routed)           0.650    22.554    Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_39_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.722    23.400    Stage_Selector/U3/seg_OBUF[6]_inst_i_1_4
    SLICE_X32Y57         LUT6 (Prop_lut6_I1_O)        0.124    23.524 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.872    24.396    Stage_Selector/U3/Seven_Segment_Display/final_digit3[6]
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    24.520 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.904    28.424    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    31.955 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.955    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.601ns  (logic 5.527ns (33.295%)  route 11.074ns (66.705%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=6 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.658     0.658 f  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.982     2.640    Data_Collector/num2/bit1/num1[0]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.764 r  Data_Collector/num2/bit1/seg_OBUF[6]_inst_i_98/O
                         net (fo=6, routed)           0.829     3.593    Data_Collector/num2/bit3/Carry_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.150     3.743 r  Data_Collector/num2/bit3/seg_OBUF[6]_inst_i_96/O
                         net (fo=5, routed)           0.834     4.577    Data_Collector/num2/bit5/Carry_1
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.326     4.903 r  Data_Collector/num2/bit5/led_OBUF[10]_inst_i_7/O
                         net (fo=5, routed)           0.655     5.558    Data_Collector/num2/bit7/Carry_3
    SLICE_X39Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.682 r  Data_Collector/num2/bit7/led_OBUF[10]_inst_i_6/O
                         net (fo=5, routed)           0.443     6.125    Data_Collector/num2/bit9/Carry_1
    SLICE_X36Y62         LUT5 (Prop_lut5_I2_O)        0.124     6.249 r  Data_Collector/num2/bit9/led_OBUF[10]_inst_i_5/O
                         net (fo=5, routed)           0.445     6.694    Data_Collector/num2/bit11/Carry_3
    SLICE_X35Y62         LUT5 (Prop_lut5_I2_O)        0.124     6.818 r  Data_Collector/num2/bit11/led_OBUF[10]_inst_i_4/O
                         net (fo=3, routed)           0.531     7.349    Data_Collector/num2/bit13/Carry_1
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.124     7.473 r  Data_Collector/num2/bit13/led_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.702     8.174    Data_Collector/num2/bit13/Carry_3
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.298 r  Data_Collector/num2/bit13/led_OBUF[10]_inst_i_2/O
                         net (fo=15, routed)          1.492     9.790    Data_Collector/num2/bit13/is_negative_answer
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.914 r  Data_Collector/num2/bit13/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.162    13.076    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.601 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.601    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            Data_Collector/num2/bit2/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 1.464ns (25.649%)  route 4.243ns (74.351%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=17, routed)          4.243     5.707    Data_Collector/num2/bit2/sw_IBUF[0]
    SLICE_X38Y59         FDRE                                         r  Data_Collector/num2/bit2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Data_Collector/num1/bit3/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.479ns  (logic 1.448ns (26.437%)  route 4.031ns (73.563%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=9, routed)           4.031     5.479    Data_Collector/num1/bit3/sw_IBUF[0]
    SLICE_X37Y57         FDRE                                         r  Data_Collector/num1/bit3/data_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            Data_Collector/num1/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.226ns (19.384%)  route 0.940ns (80.616%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.940     1.166    Data_Collector/num1/bit10/sw_IBUF[0]
    SLICE_X40Y61         FDRE                                         r  Data_Collector/num1/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            Data_Collector/num1/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 0.220ns (18.618%)  route 0.963ns (81.382%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.963     1.183    Data_Collector/num1/bit9/sw_IBUF[0]
    SLICE_X42Y61         FDRE                                         r  Data_Collector/num1/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Data_Collector/num1/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.213ns  (logic 0.223ns (18.403%)  route 0.990ns (81.597%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          0.990     1.213    Data_Collector/num1/bit14/sw_IBUF[0]
    SLICE_X38Y61         FDRE                                         r  Data_Collector/num1/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            Data_Collector/num2/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.226ns (18.519%)  route 0.994ns (81.481%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.994     1.220    Data_Collector/num2/bit10/sw_IBUF[0]
    SLICE_X41Y61         FDRE                                         r  Data_Collector/num2/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            Data_Collector/num2/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.227ns  (logic 0.220ns (17.952%)  route 1.007ns (82.048%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          1.007     1.227    Data_Collector/num2/bit9/sw_IBUF[0]
    SLICE_X41Y61         FDRE                                         r  Data_Collector/num2/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            Data_Collector/num1/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.228ns  (logic 0.224ns (18.269%)  route 1.003ns (81.731%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          1.003     1.228    Data_Collector/num1/bit15/sw_IBUF[0]
    SLICE_X38Y61         FDRE                                         r  Data_Collector/num1/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            Data_Collector/num2/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.251ns  (logic 0.232ns (18.533%)  route 1.019ns (81.467%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          1.019     1.251    Data_Collector/num2/bit11/sw_IBUF[0]
    SLICE_X40Y62         FDRE                                         r  Data_Collector/num2/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            Data_Collector/num1/bit13/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.267ns  (logic 0.221ns (17.446%)  route 1.046ns (82.554%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          1.046     1.267    Data_Collector/num1/bit13/sw_IBUF[0]
    SLICE_X40Y61         FDRE                                         r  Data_Collector/num1/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            Data_Collector/num1/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.274ns  (logic 0.232ns (18.190%)  route 1.043ns (81.810%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          1.043     1.274    Data_Collector/num1/bit11/sw_IBUF[0]
    SLICE_X40Y61         FDRE                                         r  Data_Collector/num1/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            Data_Collector/num2/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.288ns  (logic 0.224ns (17.414%)  route 1.064ns (82.586%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          1.064     1.288    Data_Collector/num2/bit15/sw_IBUF[0]
    SLICE_X39Y61         FDRE                                         r  Data_Collector/num2/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.400ns  (logic 4.363ns (35.186%)  route 8.037ns (64.814%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          1.667     7.198    Stage_Selector/U3/data_out_reg_2
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.322 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.665     8.986    Stage_Selector/U3/data_out_reg_1
    SLICE_X30Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.110 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.855     9.965    Stage_Selector/U3/Seven_Segment_Display/final_digit1[2]
    SLICE_X31Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.089 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.850    13.940    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.475 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.475    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.393ns  (logic 4.594ns (37.066%)  route 7.799ns (62.934%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          2.118     7.649    Stage_Selector/U4/led[1]
    SLICE_X29Y58         LUT5 (Prop_lut5_I4_O)        0.152     7.801 r  Stage_Selector/U4/seg_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.826     8.627    Stage_Selector/U3/seg_OBUF[3]_inst_i_1_2
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.953 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.019     9.972    Stage_Selector/U3/Seven_Segment_Display/final_digit2[3]
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.836    13.932    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.468 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.468    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.186ns  (logic 4.339ns (35.603%)  route 7.848ns (64.397%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          1.667     7.198    Stage_Selector/U3/data_out_reg_2
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.322 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.382     8.704    Stage_Selector/U3/data_out_reg_1
    SLICE_X30Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.828 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.018     9.846    Stage_Selector/U3/Seven_Segment_Display/final_digit3[0]
    SLICE_X31Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.970 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.781    13.751    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.261 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.261    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.160ns  (logic 4.591ns (37.759%)  route 7.569ns (62.241%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          1.990     7.521    Stage_Selector/U3/data_out_reg_0
    SLICE_X32Y57         LUT5 (Prop_lut5_I4_O)        0.153     7.674 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.803     8.477    Stage_Selector/U3/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.327     8.804 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.872     9.676    Stage_Selector/U3/Seven_Segment_Display/final_digit3[6]
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.800 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.904    13.703    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    17.235 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.235    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.892ns  (logic 4.348ns (36.561%)  route 7.544ns (63.439%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          1.667     7.198    Stage_Selector/U3/data_out_reg_2
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.322 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.228     8.550    Stage_Selector/U3/data_out_reg_1
    SLICE_X30Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.674 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.934     9.608    Stage_Selector/U3/Seven_Segment_Display/final_digit2[4]
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.715    13.447    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.967 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.967    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.890ns  (logic 4.357ns (36.645%)  route 7.533ns (63.355%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          1.906     7.437    Stage_Selector/U4/led[1]
    SLICE_X28Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.561 r  Stage_Selector/U4/seg_OBUF[5]_inst_i_16/O
                         net (fo=4, routed)           1.458     9.020    Stage_Selector/U3/seg_OBUF[5]_inst_i_1_2
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.144 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.295     9.439    Stage_Selector/U3/Seven_Segment_Display/final_digit3[1]
    SLICE_X33Y58         LUT6 (Prop_lut6_I2_O)        0.124     9.563 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.873    13.436    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.965 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.965    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.838ns  (logic 4.332ns (36.597%)  route 7.506ns (63.403%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          1.667     7.198    Stage_Selector/U3/data_out_reg_2
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.322 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.360     8.682    Stage_Selector/U3/data_out_reg_1
    SLICE_X32Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.806 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.765     9.571    Stage_Selector/U3/Seven_Segment_Display/final_digit3[5]
    SLICE_X35Y58         LUT6 (Prop_lut6_I2_O)        0.124     9.695 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.714    13.409    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.913 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.913    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.413ns  (logic 4.314ns (41.431%)  route 6.099ns (58.569%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=46, routed)          2.155     7.685    Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/led[6]_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I2_O)        0.150     7.835 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.944    11.780    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708    15.488 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.488    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.297ns  (logic 4.094ns (39.763%)  route 6.203ns (60.237%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          2.307     7.838    Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/data_out_reg_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.962 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code1/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.895    11.858    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.372 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.372    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 4.085ns (40.802%)  route 5.926ns (59.198%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=46, routed)          2.147     7.677    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/data_out_reg_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.801 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.780    11.581    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.086 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.086    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.375ns (56.234%)  route 1.071ns (43.766%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.334     1.920    led_OBUF[13]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.946 r  led_OBUF_BUFG[13]_inst/O
                         net (fo=17, routed)          0.736     2.683    led_OBUF_BUFG[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.891 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.891    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.482ns (57.554%)  route 1.093ns (42.446%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          0.260     1.847    Stage_Selector/U4/data_out_reg_0
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.892 r  Stage_Selector/U4/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.832     2.724    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.296     4.020 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.020    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.470ns (54.374%)  route 1.233ns (45.626%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.201     1.793    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg_0
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.098     1.891 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.032     2.924    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.148 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.148    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.450ns (53.548%)  route 1.258ns (46.452%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.188     1.780    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.098     1.878 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.070     2.948    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.152 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.152    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.518ns (54.534%)  route 1.266ns (45.466%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     1.592 f  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.188     1.780    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.102     1.882 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.078     2.960    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.268     4.228 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.228    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.457ns (51.824%)  route 1.355ns (48.176%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.148     1.592 f  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.247     1.839    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X42Y53         LUT2 (Prop_lut2_I1_O)        0.098     1.937 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.108     3.045    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.256 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.256    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.396ns (49.423%)  route 1.428ns (50.577%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.277     1.863    Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/led_OBUF[13]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.908 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code0/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.152     3.060    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.269 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.269    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.462ns (51.140%)  route 1.397ns (48.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          0.254     1.840    Stage_Selector/U4/data_out_reg_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.044     1.884 r  Stage_Selector/U4/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.143     3.027    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     4.304 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.304    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.455ns (50.266%)  route 1.440ns (49.734%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.267     1.854    Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/led_OBUF[13]
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/code2/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.172     3.071    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.269     4.340 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.340    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.388ns (45.812%)  route 1.642ns (54.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          0.260     1.847    Stage_Selector/U4/data_out_reg_0
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.892 r  Stage_Selector/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.381     3.273    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.475 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.475    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.565ns (32.652%)  route 3.229ns (67.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.229     4.670    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X38Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.794 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     4.794    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X38Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436     4.777    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 1.576ns (33.737%)  route 3.096ns (66.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.096     4.549    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X35Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.673 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     4.673    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X35Y53         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.434     4.775    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Stage_Selector/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.575ns (35.086%)  route 2.914ns (64.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.914     4.366    Stage_Selector/debouncer1/btnL_IBUF
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.490 r  Stage_Selector/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     4.490    Stage_Selector/debouncer1/p_0_in
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436     4.777    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Stage_Selector/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.575ns (35.544%)  route 2.856ns (64.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.856     4.307    Stage_Selector/debouncer2/btnR_IBUF
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.431 r  Stage_Selector/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     4.431    Stage_Selector/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446     4.787    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.007ns  (logic 1.578ns (39.374%)  route 2.429ns (60.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.429     3.883    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.007 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     4.007    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446     4.787    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.267ns (19.308%)  route 1.115ns (80.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.115     1.337    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.382 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.382    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Stage_Selector/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.264ns (17.316%)  route 1.262ns (82.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.262     1.482    Stage_Selector/debouncer1/btnL_IBUF
    SLICE_X31Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.527 r  Stage_Selector/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.527    Stage_Selector/debouncer1/p_0_in
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Stage_Selector/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.264ns (17.176%)  route 1.274ns (82.824%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.494    Stage_Selector/debouncer2/btnR_IBUF
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.539 r  Stage_Selector/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.539    Stage_Selector/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.266ns (16.578%)  route 1.336ns (83.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.336     1.557    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X35Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.602    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X35Y53         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.956    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.255ns (15.314%)  route 1.408ns (84.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.408     1.617    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X38Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.662 r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.662    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X38Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  Seven_Segment_Display/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C





