==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.11 seconds. CPU system time: 0.94 seconds. Elapsed time: 4.23 seconds; current allocated memory: 250.702 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.84 seconds. CPU system time: 0.74 seconds. Elapsed time: 2.78 seconds; current allocated memory: 250.821 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.18 seconds. CPU system time: 0.76 seconds. Elapsed time: 3.19 seconds; current allocated memory: 250.938 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 251.170 MB.
INFO: [HLS 200-10] Analyzing design file 'arr_mult_2d.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: arr_mult_2d.cpp:11:9
WARNING: [HLS 207-5301] unused parameter 'print': /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.98 seconds. CPU system time: 1.14 seconds. Elapsed time: 9.88 seconds; current allocated memory: 253.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'out' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'inB' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'inA' which is a m_axi interface.
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 32-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inB' with non-compact mode in 32-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating maxi variable 'inA' with non-compact mode in 32-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 200 and bit width 32 in loop 'VITIS_LOOP_18_1'(arr_mult_2d.cpp:18:22) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (arr_mult_2d.cpp:18:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i22.i32' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:23:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:23:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i22.i32' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (/afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:225:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 1.35 seconds. Elapsed time: 6.63 seconds; current allocated memory: 254.526 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.528 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 270.694 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (arr_mult_2d.cpp:19) in function 'arr_mult_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (arr_mult_2d.cpp:19) in function 'arr_mult_2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_20_3' (arr_mult_2d.cpp:20) in function 'arr_mult_2d' completely with a factor of 24.
INFO: [XFORM 203-11] Balancing expressions in function 'arr_mult_2d' (arr_mult_2d.cpp:18:23)...23 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.32 seconds; current allocated memory: 302.641 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (arr_mult_2d.cpp:18:39) in function 'arr_mult_2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 311.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'arr_mult_2d' ...
WARNING: [SYN 201-107] Renaming port name 'arr_mult_2d/out' to 'arr_mult_2d/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_1_req') on port 'gmem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_16_req') on port 'gmem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_24_req') on port 'gmem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_2_req') on port 'gmem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_41_req') on port 'gmem' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_45_req') on port 'gmem' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'): Unable to schedule bus request operation ('gmem_load_47_req') on port 'gmem' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 62, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.33 seconds; current allocated memory: 313.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.8 seconds; current allocated memory: 316.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.76 seconds; current allocated memory: 316.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 316.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'arr_mult_2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.95 seconds; current allocated memory: 320.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'arr_mult_2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inA', 'inB', 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'arr_mult_2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.04 seconds; current allocated memory: 328.940 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.95 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.47 seconds; current allocated memory: 333.656 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.39 seconds; current allocated memory: 338.478 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for arr_mult_2d.
INFO: [VLOG 209-307] Generating Verilog RTL for arr_mult_2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19.62 seconds. CPU system time: 4.07 seconds. Elapsed time: 26.37 seconds; current allocated memory: 338.463 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.33 seconds. CPU system time: 0.77 seconds. Elapsed time: 3.22 seconds; current allocated memory: 338.819 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 338.899 MB.
INFO: [HLS 200-10] Analyzing design file 'arr_mult_2d.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'pit': arr_mult_2d.cpp:13:33
WARNING: [HLS 207-5523] invalid variable expr : arr_mult_2d.cpp:13:33
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: arr_mult_2d.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.22 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.73 seconds; current allocated memory: 338.929 MB.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.28 seconds. CPU system time: 0.78 seconds. Elapsed time: 3.2 seconds; current allocated memory: 339.013 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 339.065 MB.
INFO: [HLS 200-10] Analyzing design file 'arr_mult_2d.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: arr_mult_2d.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': /afs/hep.wisc.edu/cms/sw/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.88 seconds. CPU system time: 1.01 seconds. Elapsed time: 8.65 seconds; current allocated memory: 339.253 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 2. (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 2. (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to 'out': Complete partitioning on dimension 2. (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_9' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_8' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_7' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_6' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_5' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_4' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_3' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_2' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_1' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'out_0' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_9' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_8' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_7' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_6' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_5' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_4' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_3' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_2' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_1' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inB_0' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_23' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_22' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_21' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_20' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_19' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_18' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_17' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_16' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_15' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_14' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_13' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_12' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_11' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_10' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_9' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_8' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_7' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_6' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_5' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_4' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_3' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_2' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_1' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-241] Aggregating bram variable 'inA_0' with field bit alignment mode in 22-bits (arr_mult_2d.cpp:7:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_ints' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i22.s_struct.ap_ints.1' into 'arr_mult_2d(ap_int<22> (*) [24], ap_int<22> (*) [10], ap_int<22> (*) [10])' (arr_mult_2d.cpp:26:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.04 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.12 seconds; current allocated memory: 341.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 341.804 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.17 seconds; current allocated memory: 314.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 322.585 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (arr_mult_2d.cpp:22) in function 'arr_mult_2d' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_2' (arr_mult_2d.cpp:22) in function 'arr_mult_2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_23_3' (arr_mult_2d.cpp:23) in function 'arr_mult_2d' completely with a factor of 24.
INFO: [XFORM 203-11] Balancing expressions in function 'arr_mult_2d' (arr_mult_2d.cpp:21:23)...45 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.9 seconds; current allocated memory: 357.987 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (arr_mult_2d.cpp:21:39) in function 'arr_mult_2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 363.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'arr_mult_2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln870_23) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_9') on array 'inB_8' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_1') on array 'inB_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_3') on array 'inB_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_5') on array 'inB_8' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
WARNING: [HLS 200-885] The II Violation in module 'arr_mult_2d' (loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'): Unable to schedule 'load' operation ('inB_8_load_20') on array 'inB_8' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'inB_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 14, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.08 seconds; current allocated memory: 368.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.78 seconds; current allocated memory: 372.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arr_mult_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_10' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_11' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_12' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_13' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_14' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_15' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_16' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_17' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_18' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_19' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_20' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_21' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_22' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inA_23' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/inB_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_5' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_6' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_8' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arr_mult_2d/out_9' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'arr_mult_2d' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arr_mult_2d' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_5_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_5_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_6_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_6_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_8_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_8_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_12_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_13_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_13_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_14_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_14_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_15_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_15_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'arr_mult_2d/inA_16_WEN_A' to 0.
WARNING: [RTGEN 206-101]