 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : meas_pred
Version: I-2013.12-SP2
Date   : Sun Feb 12 20:23:54 2017
****************************************

Operating Conditions: ss_typical_max_0p99v_125c   Library: sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c
Wire Load Model Mode: top

  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U2179/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2201/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2202/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2381/Y (OAI21_X1M_A12TL40)                             0.09       4.71 r
  U2396/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U740/Y (AND2_X1B_A12TL40)                               0.09       4.86 r
  y_buf_bot_reg_11_/D (DFFRPQ_X1M_A12TL40)                0.00       4.86 r
  data arrival time                                                  4.86

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_11_/CK (DFFRPQ_X1M_A12TL40)               0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U1996/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2029/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2030/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2360/Y (OAI21_X1M_A12TL40)                             0.09       4.71 r
  U2376/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U739/Y (AND2_X1B_A12TL40)                               0.09       4.86 r
  y_buf_le_reg_11_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.86 r
  data arrival time                                                  4.86

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_11_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U904/Y (AOI21_X4M_A12TL40)                              0.04       3.51 r
  U1814/Y (XOR2_X1M_A12TL40)                              0.08       3.58 r
  U877/Y (OAI22_X0P5M_A12TL40)                            0.10       3.68 f
  U878/Y (OR2_X0P5B_A12TL40)                              0.16       3.84 f
  U1843/Y (OAI21_X2M_A12TL40)                             0.09       3.94 r
  U2003/Y (INV_X1M_A12TL40)                               0.06       4.00 f
  U2006/Y (OAI222_X2M_A12TL40)                            0.12       4.11 r
  U2007/Y (INV_X1M_A12TL40)                               0.06       4.18 f
  U2008/Y (OAI22_X2M_A12TL40)                             0.08       4.26 r
  U2010/Y (OR2_X1M_A12TL40)                               0.10       4.36 r
  U2024/Y (AOI21_X1M_A12TL40)                             0.06       4.42 f
  U2026/Y (OAI21_X2M_A12TL40)                             0.08       4.50 r
  U2298/Y (INV_X1M_A12TL40)                               0.04       4.54 f
  U881/Y (OAI21_X0P5M_A12TL40)                            0.12       4.66 r
  U883/Y (OAI21_X0P5M_A12TL40)                            0.09       4.75 f
  U884/Y (AOI21_X0P5M_A12TL40)                            0.10       4.85 r
  y_buf_le_reg_6_/D (DFFRPQ_X1M_A12TL40)                  0.00       4.85 r
  data arrival time                                                  4.85

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_6_/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U1816/Y (INV_X1M_A12TL40)                               0.05       3.41 r
  U817/Y (XOR2_X0P5M_A12TL40)                             0.15       3.56 r
  U1847/Y (OAI22_X1M_A12TL40)                             0.11       3.67 f
  U1848/Y (AOI211_X2M_A12TL40)                            0.11       3.78 r
  U1849/Y (NAND2_X1A_A12TL40)                             0.05       3.83 f
  U1850/Y (OAI31_X3M_A12TL40)                             0.14       3.98 r
  U1999/Y (OAI22_X1M_A12TL40)                             0.09       4.06 f
  U725/Y (OAI31_X1M_A12TL40)                              0.26       4.33 r
  U2182/Y (NOR2_X1A_A12TL40)                              0.08       4.40 f
  U2198/Y (OAI21_X2M_A12TL40)                             0.08       4.48 r
  U2295/Y (INV_X1M_A12TL40)                               0.05       4.53 f
  U824/Y (OAI21_X0P5M_A12TL40)                            0.12       4.65 r
  U826/Y (OAI21_X0P5M_A12TL40)                            0.09       4.74 f
  U827/Y (AOI21_X0P5M_A12TL40)                            0.10       4.84 r
  y_buf_bot_reg_6_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_6_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U2179/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2201/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2202/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2290/Y (OAI21_X1M_A12TL40)                             0.09       4.70 r
  U2293/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U2294/Y (AND2_X1M_A12TL40)                              0.07       4.84 r
  y_buf_bot_reg_8_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_8_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U1996/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2029/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2030/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2056/Y (OAI21_X1M_A12TL40)                             0.09       4.70 r
  U2076/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U2077/Y (AND2_X1M_A12TL40)                              0.07       4.84 r
  y_buf_le_reg_8_/D (DFFRPQ_X1M_A12TL40)                  0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_8_/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U2179/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2201/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2202/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2235/Y (OAI21_X1M_A12TL40)                             0.09       4.70 r
  U2262/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U2263/Y (AND2_X1M_A12TL40)                              0.07       4.84 r
  y_buf_bot_reg_9_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_9_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U1996/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2029/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2030/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2266/Y (OAI21_X1M_A12TL40)                             0.09       4.70 r
  U2288/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U2289/Y (AND2_X1M_A12TL40)                              0.07       4.84 r
  y_buf_le_reg_9_/D (DFFRPQ_X1M_A12TL40)                  0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_9_/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U2179/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2201/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2202/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2312/Y (OAI21_X1M_A12TL40)                             0.09       4.70 r
  U2333/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U2334/Y (AND2_X1M_A12TL40)                              0.07       4.84 r
  y_buf_bot_reg_10_/D (DFFRPQ_X1M_A12TL40)                0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_10_/CK (DFFRPQ_X1M_A12TL40)               0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1766/Y (INV_X2M_A12TL40)                               0.04       3.46 f
  U1821/Y (AOI21_X2M_A12TL40)                             0.06       3.53 r
  U1824/Y (XOR2_X2M_A12TL40)                              0.07       3.60 r
  U1825/Y (OAI22_X1M_A12TL40)                             0.06       3.65 f
  U1826/Y (AOI21_X1M_A12TL40)                             0.13       3.79 r
  U1827/Y (NAND3_X1A_A12TL40)                             0.09       3.87 f
  U906/Y (OAI21_X3M_A12TL40)                              0.14       4.02 r
  U905/Y (OAI22_X2M_A12TL40)                              0.07       4.08 f
  U1977/Y (NOR2_X1A_A12TL40)                              0.13       4.21 r
  U756/Y (AOI22BB_X1M_A12TL40)                            0.17       4.38 r
  U1996/Y (NOR2_X1A_A12TL40)                              0.08       4.46 f
  U2029/Y (OAI21_X1M_A12TL40)                             0.09       4.55 r
  U2030/Y (AOI21_X2M_A12TL40)                             0.07       4.62 f
  U2338/Y (OAI21_X1M_A12TL40)                             0.09       4.70 r
  U2355/Y (XNOR2_X1M_A12TL40)                             0.07       4.77 r
  U2356/Y (AND2_X1M_A12TL40)                              0.07       4.84 r
  y_buf_le_reg_10_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.84 r
  data arrival time                                                  4.84

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_10_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_ave_top_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_2_/CK (DFFRPQ_X2M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_2_/Q (DFFRPQ_X2M_A12TL40)                 0.15       0.15 r
  U933/Y (INV_X2M_A12TL40)                                0.03       0.18 f
  U934/Y (OR2_X1B_A12TL40)                                0.07       0.25 f
  U936/Y (AOI21_X2M_A12TL40)                              0.06       0.31 r
  U940/Y (OAI21_X2M_A12TL40)                              0.04       0.35 f
  U944/Y (AOI21_X2M_A12TL40)                              0.05       0.40 r
  U948/Y (OAI21_X2M_A12TL40)                              0.04       0.44 f
  U952/Y (AOI21_X2M_A12TL40)                              0.05       0.49 r
  U956/Y (OAI21_X2M_A12TL40)                              0.04       0.53 f
  U960/Y (AOI21_X2M_A12TL40)                              0.05       0.58 r
  U964/Y (OAI21_X2M_A12TL40)                              0.05       0.63 f
  U903/Y (AOI21_X4M_A12TL40)                              0.05       0.68 r
  U902/Y (OAI21_X4M_A12TL40)                              0.04       0.72 f
  U909/Y (NAND2_X8A_A12TL40)                              0.06       0.78 r
  U991/Y (MXT2_X1B_A12TL40)                               0.11       0.89 f
  U1341/CO (ADDF_X2M_A12TL40)                             0.11       1.00 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.13       1.13 f
  U1339/CO (ADDFH_X1M_A12TL40)                            0.11       1.24 f
  U1337/CO (ADDFH_X1M_A12TL40)                            0.11       1.35 f
  U1335/CO (ADDF_X1M_A12TL40)                             0.12       1.47 f
  U1333/CO (ADDFH_X1M_A12TL40)                            0.12       1.59 f
  U1330/S (ADDF_X2M_A12TL40)                              0.14       1.73 f
  U1459/CO (ADDF_X1M_A12TL40)                             0.14       1.87 f
  U1456/CO (ADDF_X1M_A12TL40)                             0.13       2.00 f
  U1453/CO (ADDF_X1M_A12TL40)                             0.13       2.13 f
  U1450/CO (ADDF_X1M_A12TL40)                             0.13       2.27 f
  U1446/CO (ADDF_X1M_A12TL40)                             0.13       2.40 f
  U1442/CO (ADDF_X2M_A12TL40)                             0.11       2.51 f
  U1438/CO (ADDFH_X2M_A12TL40)                            0.11       2.62 f
  U925/Y (XOR2_X3M_A12TL40)                               0.07       2.69 f
  U923/Y (AND2_X1B_A12TL40)                               0.09       2.78 f
  U910/Y (AO21_X1M_A12TL40)                               0.08       2.86 f
  U1486/Y (AOI21_X2M_A12TL40)                             0.06       2.92 r
  U901/Y (AND2_X6B_A12TL40)                               0.07       3.00 r
  U900/Y (AOI21_X6M_A12TL40)                              0.03       3.03 f
  U899/Y (NAND2_X6A_A12TL40)                              0.05       3.08 r
  U1770/Y (OAI22_X2M_A12TL40)                             0.06       3.14 f
  U1771/Y (INV_X1M_A12TL40)                               0.06       3.20 r
  U1772/Y (NOR2_X2M_A12TL40)                              0.05       3.25 f
  U1773/Y (NOR2_X2A_A12TL40)                              0.07       3.32 r
  U754/Y (NOR2B_X0P5M_A12TL40)                            0.15       3.47 r
  U1780/Y (AOI21_X2M_A12TL40)                             0.07       3.53 f
  U1787/Y (XOR2_X2M_A12TL40)                              0.07       3.60 f
  U876/Y (OAI22_X0P5M_A12TL40)                            0.08       3.69 r
  U878/Y (OR2_X0P5B_A12TL40)                              0.15       3.84 r
  U1843/Y (OAI21_X2M_A12TL40)                             0.07       3.91 f
  U2003/Y (INV_X1M_A12TL40)                               0.11       4.02 r
  U2006/Y (OAI222_X2M_A12TL40)                            0.09       4.11 f
  U2007/Y (INV_X1M_A12TL40)                               0.09       4.20 r
  U2008/Y (OAI22_X2M_A12TL40)                             0.06       4.25 f
  U2010/Y (OR2_X1M_A12TL40)                               0.09       4.34 f
  U2024/Y (AOI21_X1M_A12TL40)                             0.11       4.45 r
  U2026/Y (OAI21_X2M_A12TL40)                             0.08       4.53 f
  U2030/Y (AOI21_X2M_A12TL40)                             0.11       4.64 r
  U822/Y (OAI21_X0P5M_A12TL40)                            0.08       4.72 f
  U823/Y (AOI21_X0P5M_A12TL40)                            0.09       4.81 r
  y_buf_le_reg_7_/D (DFFRPQ_X1M_A12TL40)                  0.00       4.81 r
  data arrival time                                                  4.81

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_7_/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: y_ave_top_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_2_/CK (DFFRPQ_X2M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_2_/Q (DFFRPQ_X2M_A12TL40)                 0.15       0.15 r
  U933/Y (INV_X2M_A12TL40)                                0.03       0.18 f
  U934/Y (OR2_X1B_A12TL40)                                0.07       0.25 f
  U936/Y (AOI21_X2M_A12TL40)                              0.06       0.31 r
  U940/Y (OAI21_X2M_A12TL40)                              0.04       0.35 f
  U944/Y (AOI21_X2M_A12TL40)                              0.05       0.40 r
  U948/Y (OAI21_X2M_A12TL40)                              0.04       0.44 f
  U952/Y (AOI21_X2M_A12TL40)                              0.05       0.49 r
  U956/Y (OAI21_X2M_A12TL40)                              0.04       0.53 f
  U960/Y (AOI21_X2M_A12TL40)                              0.05       0.58 r
  U964/Y (OAI21_X2M_A12TL40)                              0.05       0.63 f
  U903/Y (AOI21_X4M_A12TL40)                              0.05       0.68 r
  U902/Y (OAI21_X4M_A12TL40)                              0.04       0.72 f
  U909/Y (NAND2_X8A_A12TL40)                              0.06       0.78 r
  U991/Y (MXT2_X1B_A12TL40)                               0.11       0.89 f
  U1341/CO (ADDF_X2M_A12TL40)                             0.11       1.00 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.13       1.13 f
  U1339/CO (ADDFH_X1M_A12TL40)                            0.11       1.24 f
  U1337/CO (ADDFH_X1M_A12TL40)                            0.11       1.35 f
  U1335/CO (ADDF_X1M_A12TL40)                             0.12       1.47 f
  U1333/CO (ADDFH_X1M_A12TL40)                            0.12       1.59 f
  U1330/S (ADDF_X2M_A12TL40)                              0.14       1.73 f
  U1459/CO (ADDF_X1M_A12TL40)                             0.14       1.87 f
  U1456/CO (ADDF_X1M_A12TL40)                             0.13       2.00 f
  U1453/CO (ADDF_X1M_A12TL40)                             0.13       2.13 f
  U1450/CO (ADDF_X1M_A12TL40)                             0.13       2.27 f
  U1446/CO (ADDF_X1M_A12TL40)                             0.13       2.40 f
  U1442/CO (ADDF_X2M_A12TL40)                             0.11       2.51 f
  U1438/CO (ADDFH_X2M_A12TL40)                            0.11       2.62 f
  U925/Y (XOR2_X3M_A12TL40)                               0.07       2.69 f
  U923/Y (AND2_X1B_A12TL40)                               0.09       2.78 f
  U910/Y (AO21_X1M_A12TL40)                               0.08       2.86 f
  U1486/Y (AOI21_X2M_A12TL40)                             0.06       2.92 r
  U901/Y (AND2_X6B_A12TL40)                               0.07       3.00 r
  U900/Y (AOI21_X6M_A12TL40)                              0.03       3.03 f
  U899/Y (NAND2_X6A_A12TL40)                              0.05       3.08 r
  U1770/Y (OAI22_X2M_A12TL40)                             0.06       3.14 f
  U1771/Y (INV_X1M_A12TL40)                               0.06       3.20 r
  U1772/Y (NOR2_X2M_A12TL40)                              0.05       3.25 f
  U1773/Y (NOR2_X2A_A12TL40)                              0.07       3.32 r
  U754/Y (NOR2B_X0P5M_A12TL40)                            0.15       3.47 r
  U1780/Y (AOI21_X2M_A12TL40)                             0.07       3.53 f
  U1787/Y (XOR2_X2M_A12TL40)                              0.07       3.60 f
  U876/Y (OAI22_X0P5M_A12TL40)                            0.08       3.69 r
  U878/Y (OR2_X0P5B_A12TL40)                              0.15       3.84 r
  U1843/Y (OAI21_X2M_A12TL40)                             0.07       3.91 f
  U2003/Y (INV_X1M_A12TL40)                               0.11       4.02 r
  U2006/Y (OAI222_X2M_A12TL40)                            0.09       4.11 f
  U2031/Y (AOI21_X1M_A12TL40)                             0.14       4.24 r
  U2039/Y (OAI21_X3M_A12TL40)                             0.07       4.31 f
  U735/Y (NOR2_X1A_A12TL40)                               0.16       4.47 r
  U888/Y (NAND2B_X0P5M_A12TL40)                           0.15       4.62 r
  U889/Y (OAI21_X0P5M_A12TL40)                            0.08       4.70 f
  U890/Y (AOI21_X0P5M_A12TL40)                            0.09       4.80 r
  y_buf_bot_reg_7_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.80 r
  data arrival time                                                  4.80

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_7_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: y_ave_top_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_2_/CK (DFFRPQ_X2M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_2_/Q (DFFRPQ_X2M_A12TL40)                 0.15       0.15 r
  U933/Y (INV_X2M_A12TL40)                                0.03       0.18 f
  U934/Y (OR2_X1B_A12TL40)                                0.07       0.25 f
  U936/Y (AOI21_X2M_A12TL40)                              0.06       0.31 r
  U940/Y (OAI21_X2M_A12TL40)                              0.04       0.35 f
  U944/Y (AOI21_X2M_A12TL40)                              0.05       0.40 r
  U948/Y (OAI21_X2M_A12TL40)                              0.04       0.44 f
  U952/Y (AOI21_X2M_A12TL40)                              0.05       0.49 r
  U956/Y (OAI21_X2M_A12TL40)                              0.04       0.53 f
  U960/Y (AOI21_X2M_A12TL40)                              0.05       0.58 r
  U964/Y (OAI21_X2M_A12TL40)                              0.05       0.63 f
  U903/Y (AOI21_X4M_A12TL40)                              0.05       0.68 r
  U902/Y (OAI21_X4M_A12TL40)                              0.04       0.72 f
  U909/Y (NAND2_X8A_A12TL40)                              0.06       0.78 r
  U991/Y (MXT2_X1B_A12TL40)                               0.11       0.89 f
  U1341/CO (ADDF_X2M_A12TL40)                             0.11       1.00 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.13       1.13 f
  U1339/CO (ADDFH_X1M_A12TL40)                            0.11       1.24 f
  U1337/CO (ADDFH_X1M_A12TL40)                            0.11       1.35 f
  U1335/CO (ADDF_X1M_A12TL40)                             0.12       1.47 f
  U1333/CO (ADDFH_X1M_A12TL40)                            0.12       1.59 f
  U1330/S (ADDF_X2M_A12TL40)                              0.14       1.73 f
  U1459/CO (ADDF_X1M_A12TL40)                             0.14       1.87 f
  U1456/CO (ADDF_X1M_A12TL40)                             0.13       2.00 f
  U1453/CO (ADDF_X1M_A12TL40)                             0.13       2.13 f
  U1450/CO (ADDF_X1M_A12TL40)                             0.13       2.27 f
  U1446/CO (ADDF_X1M_A12TL40)                             0.13       2.40 f
  U1442/CO (ADDF_X2M_A12TL40)                             0.11       2.51 f
  U1438/CO (ADDFH_X2M_A12TL40)                            0.11       2.62 f
  U925/Y (XOR2_X3M_A12TL40)                               0.07       2.69 f
  U923/Y (AND2_X1B_A12TL40)                               0.09       2.78 f
  U910/Y (AO21_X1M_A12TL40)                               0.08       2.86 f
  U1486/Y (AOI21_X2M_A12TL40)                             0.06       2.92 r
  U901/Y (AND2_X6B_A12TL40)                               0.07       3.00 r
  U900/Y (AOI21_X6M_A12TL40)                              0.03       3.03 f
  U899/Y (NAND2_X6A_A12TL40)                              0.05       3.08 r
  U1770/Y (OAI22_X2M_A12TL40)                             0.06       3.14 f
  U1771/Y (INV_X1M_A12TL40)                               0.06       3.20 r
  U1772/Y (NOR2_X2M_A12TL40)                              0.05       3.25 f
  U1773/Y (NOR2_X2A_A12TL40)                              0.07       3.32 r
  U754/Y (NOR2B_X0P5M_A12TL40)                            0.15       3.47 r
  U1780/Y (AOI21_X2M_A12TL40)                             0.07       3.53 f
  U1787/Y (XOR2_X2M_A12TL40)                              0.07       3.60 f
  U876/Y (OAI22_X0P5M_A12TL40)                            0.08       3.69 r
  U878/Y (OR2_X0P5B_A12TL40)                              0.15       3.84 r
  U1843/Y (OAI21_X2M_A12TL40)                             0.07       3.91 f
  U2003/Y (INV_X1M_A12TL40)                               0.11       4.02 r
  U2006/Y (OAI222_X2M_A12TL40)                            0.09       4.11 f
  U2007/Y (INV_X1M_A12TL40)                               0.09       4.20 r
  U2008/Y (OAI22_X2M_A12TL40)                             0.06       4.25 f
  U2010/Y (OR2_X1M_A12TL40)                               0.09       4.34 f
  U2024/Y (AOI21_X1M_A12TL40)                             0.11       4.45 r
  U2026/Y (OAI21_X2M_A12TL40)                             0.08       4.53 f
  U2298/Y (INV_X1M_A12TL40)                               0.05       4.58 r
  U2299/Y (XOR2_X0P7M_A12TL40)                            0.08       4.66 r
  U2300/Y (AND2_X1M_A12TL40)                              0.08       4.74 r
  y_buf_le_reg_5_/D (DFFRPQ_X1M_A12TL40)                  0.00       4.74 r
  data arrival time                                                  4.74

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -4.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U1816/Y (INV_X1M_A12TL40)                               0.05       3.41 r
  U817/Y (XOR2_X0P5M_A12TL40)                             0.15       3.56 r
  U1847/Y (OAI22_X1M_A12TL40)                             0.11       3.67 f
  U1848/Y (AOI211_X2M_A12TL40)                            0.11       3.78 r
  U1849/Y (NAND2_X1A_A12TL40)                             0.05       3.83 f
  U1850/Y (OAI31_X3M_A12TL40)                             0.14       3.98 r
  U1999/Y (OAI22_X1M_A12TL40)                             0.09       4.06 f
  U725/Y (OAI31_X1M_A12TL40)                              0.26       4.33 r
  U2025/Y (NAND2_X1A_A12TL40)                             0.08       4.41 f
  U818/Y (NAND2B_X0P5M_A12TL40)                           0.11       4.52 r
  U819/Y (OAI21_X0P5M_A12TL40)                            0.08       4.60 f
  U820/Y (AOI21_X0P5M_A12TL40)                            0.10       4.70 r
  y_buf_le_reg_4_/D (DFFRPQ_X2M_A12TL40)                  0.00       4.70 r
  data arrival time                                                  4.70

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_le_reg_4_/CK (DFFRPQ_X2M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.06       4.84
  data required time                                                 4.84
  --------------------------------------------------------------------------
  data required time                                                 4.84
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U895/Y (AOI21_X3M_A12TL40)                              0.06       3.42 r
  U1792/Y (OAI21_X1M_A12TL40)                             0.06       3.48 f
  U1799/Y (AOI21_X1M_A12TL40)                             0.10       3.58 r
  U1809/Y (XOR2_X2M_A12TL40)                              0.06       3.64 f
  U781/Y (OAI222_X1M_A12TL40)                             0.20       3.84 r
  U906/Y (OAI21_X3M_A12TL40)                              0.12       3.96 f
  U1839/Y (OAI22_X1M_A12TL40)                             0.14       4.10 r
  U1852/Y (NOR2_X1A_A12TL40)                              0.07       4.16 f
  U701/Y (AO1B2_X1M_A12TL40)                              0.11       4.27 f
  U2159/Y (NOR2_X1A_A12TL40)                              0.11       4.39 r
  U783/Y (NAND2B_X0P5M_A12TL40)                           0.14       4.53 r
  U784/Y (OAI21_X0P5M_A12TL40)                            0.08       4.61 f
  U785/Y (AOI21_X0P5M_A12TL40)                            0.09       4.70 r
  y_buf_bot_reg_5_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.70 r
  data arrival time                                                  4.70

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_5_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1504/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U908/CO (ADDFH_X1M_A12TL40)                             0.12       0.33 f
  U1519/CO (ADDFH_X1M_A12TL40)                            0.10       0.43 f
  U1517/CO (ADDFH_X1M_A12TL40)                            0.11       0.54 f
  U1515/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.64 f
  U1513/CO (ADDFH_X1P4M_A12TL40)                          0.10       0.73 f
  U1511/CO (ADDFH_X2M_A12TL40)                            0.10       0.83 f
  U892/CO (ADDFH_X2M_A12TL40)                             0.10       0.93 f
  U1508/CO (ADDH_X2M_A12TL40)                             0.08       1.01 f
  U1507/Y (INV_X7P5M_A12TL40)                             0.03       1.04 r
  U1530/Y (INV_X4M_A12TL40)                               0.03       1.07 f
  U1572/Y (AO22_X1M_A12TL40)                              0.08       1.16 f
  U1582/CO (ADDF_X1M_A12TL40)                             0.13       1.29 f
  U1580/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.39 f
  U1579/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.49 f
  U1578/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.59 f
  U1577/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.68 f
  U707/CO (ADDFH_X1M_A12TL40)                             0.10       1.79 f
  U1576/CO (ADDFH_X2M_A12TL40)                            0.10       1.89 f
  U1575/S (ADDF_X2M_A12TL40)                              0.14       2.03 f
  U1597/CO (ADDF_X1M_A12TL40)                             0.14       2.17 f
  U1594/CO (ADDF_X1M_A12TL40)                             0.13       2.30 f
  U1591/CO (ADDF_X1M_A12TL40)                             0.13       2.43 f
  U1588/CO (ADDFH_X1P4M_A12TL40)                          0.10       2.53 f
  U1585/CO (ADDFH_X2M_A12TL40)                            0.11       2.64 f
  U896/Y (XOR2_X3M_A12TL40)                               0.07       2.71 r
  U1583/Y (INV_X3M_A12TL40)                               0.02       2.73 f
  U1584/Y (OR2_X1M_A12TL40)                               0.08       2.82 f
  U894/Y (AO21_X4M_A12TL40)                               0.07       2.89 f
  U893/Y (AOI21_X8M_A12TL40)                              0.04       2.93 r
  U1732/Y (INV_X2M_A12TL40)                               0.02       2.95 f
  U1734/Y (NAND2_X3A_A12TL40)                             0.04       2.99 r
  U1735/Y (NAND2_X8A_A12TL40)                             0.05       3.04 f
  U1752/Y (NOR2XB_X2M_A12TL40)                            0.08       3.12 r
  U1753/Y (INV_X1M_A12TL40)                               0.05       3.17 f
  U1758/Y (NAND2_X1A_A12TL40)                             0.05       3.21 r
  U699/Y (INV_X1M_A12TL40)                                0.04       3.25 f
  U1761/Y (AOI21_X2M_A12TL40)                             0.06       3.31 r
  U1762/Y (OAI21_X2M_A12TL40)                             0.04       3.35 f
  U1816/Y (INV_X1M_A12TL40)                               0.05       3.41 r
  U817/Y (XOR2_X0P5M_A12TL40)                             0.15       3.56 r
  U1847/Y (OAI22_X1M_A12TL40)                             0.11       3.67 f
  U1848/Y (AOI211_X2M_A12TL40)                            0.11       3.78 r
  U1849/Y (NAND2_X1A_A12TL40)                             0.05       3.83 f
  U1850/Y (OAI31_X3M_A12TL40)                             0.14       3.98 r
  U1999/Y (OAI22_X1M_A12TL40)                             0.09       4.06 f
  U725/Y (OAI31_X1M_A12TL40)                              0.26       4.33 r
  U2197/Y (NAND2_X1A_A12TL40)                             0.08       4.41 f
  U885/Y (NAND2B_X0P5M_A12TL40)                           0.11       4.52 r
  U886/Y (OAI21_X0P5M_A12TL40)                            0.08       4.60 f
  U887/Y (AOI21_X0P5M_A12TL40)                            0.09       4.70 r
  y_buf_bot_reg_4_/D (DFFRPQ_X1M_A12TL40)                 0.00       4.70 r
  data arrival time                                                  4.70

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  y_buf_bot_reg_4_/CK (DFFRPQ_X1M_A12TL40)                0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2590/Y (NAND2_X1A_A12TL40)                             0.07       1.30 f
  U2597/Y (AOI32_X1M_A12TL40)                             0.11       1.41 r
  c_FSM_Y_reg_4_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.44


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2587/Y (NAND2_X1A_A12TL40)                             0.07       1.30 f
  U2595/Y (AOI32_X1M_A12TL40)                             0.11       1.41 r
  c_FSM_Y_reg_6_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.44


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2584/Y (NAND2_X1A_A12TL40)                             0.07       1.30 f
  U2593/Y (AOI32_X1M_A12TL40)                             0.11       1.41 r
  c_FSM_Y_reg_8_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.41 r
  data arrival time                                                  1.41

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.44


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2589/Y (AOI21_X1M_A12TL40)                             0.08       1.31 f
  U2591/Y (OAI22_X1M_A12TL40)                             0.09       1.40 r
  c_FSM_Y_reg_3_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        3.45


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2586/Y (AOI21_X1M_A12TL40)                             0.08       1.31 f
  U2588/Y (OAI22_X1M_A12TL40)                             0.09       1.40 r
  c_FSM_Y_reg_5_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        3.45


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2583/Y (AOI21_X1M_A12TL40)                             0.08       1.31 f
  U2585/Y (OAI22_X1M_A12TL40)                             0.09       1.40 r
  c_FSM_Y_reg_7_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        3.45


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2400/Y (INV_X1M_A12TL40)                               0.16       1.23 r
  U2402/Y (NOR2_X0P7A_A12TL40)                            0.06       1.28 f
  U2403/Y (OAI22_X0P7M_A12TL40)                           0.07       1.36 r
  c_FSM_Y_reg_9_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.49


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2577/Y (OAI21_X1M_A12TL40)                             0.12       1.18 r
  U2599/Y (OAI21_X1M_A12TL40)                             0.06       1.25 f
  U2600/Y (OAI31_X1M_A12TL40)                             0.07       1.31 r
  c_FSM_Y_reg_2_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        3.54


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U1653/Y (INV_X1M_A12TL40)                               0.10       1.13 f
  U1656/Y (AOI21_X1M_A12TL40)                             0.10       1.23 r
  U1658/Y (OAI22_X0P7M_A12TL40)                           0.07       1.31 f
  c_FSM_X_reg_7_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        3.56


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U1653/Y (INV_X1M_A12TL40)                               0.10       1.13 f
  U2568/Y (AOI21_X1M_A12TL40)                             0.11       1.24 r
  U2572/Y (AOI32_X1M_A12TL40)                             0.06       1.30 f
  c_FSM_X_reg_4_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        3.56


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U1653/Y (INV_X1M_A12TL40)                               0.10       1.13 f
  U2565/Y (AOI21_X1M_A12TL40)                             0.11       1.24 r
  U2574/Y (AOI32_X1M_A12TL40)                             0.06       1.30 f
  c_FSM_X_reg_6_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        3.56


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U1653/Y (INV_X1M_A12TL40)                               0.10       1.13 f
  U1656/Y (AOI21_X1M_A12TL40)                             0.10       1.23 r
  U2576/Y (AOI32_X1M_A12TL40)                             0.06       1.30 f
  c_FSM_X_reg_8_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U1653/Y (INV_X1M_A12TL40)                               0.10       1.13 f
  U2568/Y (AOI21_X1M_A12TL40)                             0.11       1.24 r
  U2570/Y (OAI22_X1M_A12TL40)                             0.07       1.30 f
  c_FSM_X_reg_3_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U1653/Y (INV_X1M_A12TL40)                               0.10       1.13 f
  U2565/Y (AOI21_X1M_A12TL40)                             0.11       1.24 r
  U2567/Y (OAI22_X1M_A12TL40)                             0.07       1.30 f
  c_FSM_X_reg_5_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U2577/Y (OAI21_X1M_A12TL40)                             0.12       1.18 r
  U2579/Y (AO22_X1M_A12TL40)                              0.10       1.28 r
  c_FSM_Y_reg_1_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        3.58


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U2562/Y (OAI21_X1M_A12TL40)                             0.08       1.11 f
  U2581/Y (OAI21_X1M_A12TL40)                             0.08       1.19 r
  U2582/Y (OAI31_X1M_A12TL40)                             0.06       1.25 f
  c_FSM_X_reg_2_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.03       4.87
  data required time                                                 4.87
  --------------------------------------------------------------------------
  data required time                                                 4.87
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        3.62


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U2562/Y (OAI21_X1M_A12TL40)                             0.08       1.11 f
  U2564/Y (AO22_X1M_A12TL40)                              0.11       1.22 f
  c_FSM_X_reg_1_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        3.66


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1710/Y (NAND3BB_X1M_A12TL40)                           0.14       1.06 f
  U1712/Y (AOI22_X0P5M_A12TL40)                           0.11       1.18 r
  c_FSM_Y_reg_0_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_Y_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        3.67


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U2408/Y (AOI22_X0P5M_A12TL40)                           0.07       1.10 f
  c_FSM_X_reg_0_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.76


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1650/Y (NOR2_X1A_A12TL40)                              0.08       0.86 r
  U1651/Y (NAND2_X1A_A12TL40)                             0.06       0.93 f
  U1652/Y (NAND2_X1A_A12TL40)                             0.10       1.03 r
  U2406/Y (OAI22_X0P7M_A12TL40)                           0.07       1.10 f
  c_FSM_X_reg_10_/D (DFFRPQ_X1M_A12TL40)                  0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_10_/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.77


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1639/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U1641/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U1642/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U1644/Y (NOR2_X1A_A12TL40)                              0.09       0.56 r
  U1645/Y (NAND2_X1A_A12TL40)                             0.07       0.63 f
  U1647/Y (NOR2_X1A_A12TL40)                              0.08       0.71 r
  U1648/Y (NAND2_X1A_A12TL40)                             0.07       0.78 f
  U1660/Y (AOI21_X0P5M_A12TL40)                           0.14       0.92 r
  U1661/Y (OAI22_X0P5M_A12TL40)                           0.09       1.00 f
  c_FSM_X_reg_9_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_X_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.85


  Startpoint: c_FSM_Y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U1711/Y (INV_X1M_A12TL40)                               0.05       0.26 f
  U2469/Y (NOR2_X1A_A12TL40)                              0.07       0.33 r
  stages_reg_0__cor_Y__0_/D (DFFRPQ_X1M_A12TL40)          0.00       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.52


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.21       0.21 r
  U2407/Y (INV_X1M_A12TL40)                               0.05       0.26 f
  U2468/Y (NOR2_X1A_A12TL40)                              0.06       0.32 r
  stages_reg_0__cor_X__0_/D (DFFRPQ_X1M_A12TL40)          0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        4.53


  Startpoint: c_FSM_Y_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_1_/Q (DFFRPQ_X1M_A12TL40)                   0.20       0.20 r
  U2465/Y (INV_X1M_A12TL40)                               0.05       0.25 f
  U2466/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_Y__1_/D (DFFRPQ_X1M_A12TL40)          0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        4.54


  Startpoint: c_FSM_X_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_10_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  c_FSM_X_reg_10_/Q (DFFRPQ_X1M_A12TL40)                  0.18       0.18 r
  U2404/Y (INV_X0P7B_A12TL40)                             0.06       0.25 f
  U2456/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__10_/D (DFFRPQ_X1M_A12TL40)         0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__10_/CK (DFFRPQ_X1M_A12TL40)        0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        4.55


  Startpoint: c_FSM_X_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_6_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U2450/Y (INV_X0P8B_A12TL40)                             0.06       0.24 f
  U2451/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__6_/D (DFFRPQ_X1M_A12TL40)          0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        4.55


  Startpoint: c_FSM_X_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_8_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U2454/Y (INV_X0P8B_A12TL40)                             0.06       0.24 f
  U2455/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__8_/D (DFFRPQ_X1M_A12TL40)          0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        4.55


  Startpoint: c_FSM_X_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_1_/Q (DFFRPQ_X1M_A12TL40)                   0.20       0.20 r
  U2561/Y (NOR2B_X1M_A12TL40)                             0.10       0.30 r
  stages_reg_0__cor_X__1_/D (DFFRPQ_X1M_A12TL40)          0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        4.55


  Startpoint: c_FSM_Y_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_2_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U2457/Y (INV_X1M_A12TL40)                               0.04       0.23 f
  U2458/Y (NOR2_X1A_A12TL40)                              0.06       0.30 r
  stages_reg_0__cor_Y__2_/D (DFFRPQ_X1M_A12TL40)          0.00       0.30 r
  data arrival time                                                  0.30

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: c_FSM_Y_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_4_/Q (DFFRPQ_X1M_A12TL40)                   0.18       0.18 r
  U2463/Y (INV_X1M_A12TL40)                               0.04       0.23 f
  U2464/Y (NOR2_X1A_A12TL40)                              0.06       0.29 r
  stages_reg_0__cor_Y__4_/D (DFFRPQ_X1M_A12TL40)          0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: c_FSM_Y_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_8_/Q (DFFRPQ_X1M_A12TL40)                   0.18       0.18 r
  U2461/Y (INV_X1M_A12TL40)                               0.04       0.23 f
  U2462/Y (NOR2_X1A_A12TL40)                              0.06       0.29 r
  stages_reg_0__cor_Y__8_/D (DFFRPQ_X1M_A12TL40)          0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: c_FSM_state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_state_reg/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  c_FSM_state_reg/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U1635/Y (INV_X1M_A12TL40)                               0.03       0.20 f
  U2410/Y (AOI21_X0P5M_A12TL40)                           0.09       0.29 r
  c_FSM_state_reg/D (DFFRPQ_X1M_A12TL40)                  0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  c_FSM_state_reg/CK (DFFRPQ_X1M_A12TL40)                 0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: c_FSM_Y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_6_/Q (DFFRPQ_X1M_A12TL40)                   0.18       0.18 r
  U2459/Y (INV_X1M_A12TL40)                               0.04       0.23 f
  U2460/Y (NOR2_X1A_A12TL40)                              0.06       0.29 r
  stages_reg_0__cor_Y__6_/D (DFFRPQ_X1M_A12TL40)          0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: c_FSM_Y_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_5_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 r
  U1695/Y (INV_X1M_A12TL40)                               0.05       0.21 f
  U1696/Y (NOR2_X0P7A_A12TL40)                            0.08       0.28 r
  stages_reg_0__cor_Y__5_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_Y_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_7_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 r
  U1705/Y (INV_X1M_A12TL40)                               0.04       0.21 f
  U1722/Y (NOR2_X0P7A_A12TL40)                            0.08       0.28 r
  stages_reg_0__cor_Y__7_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_X_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_2_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U2560/Y (NOR2B_X1M_A12TL40)                             0.09       0.29 r
  stages_reg_0__cor_X__2_/D (DFFRPQ_X1M_A12TL40)          0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_X_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_5_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 f
  U1643/Y (INV_X1M_A12TL40)                               0.06       0.23 r
  U1697/Y (NOR2_X0P7M_A12TL40)                            0.05       0.28 f
  stages_reg_0__cor_X__5_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_X_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_4_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U2452/Y (INV_X1M_A12TL40)                               0.04       0.23 f
  U2453/Y (NOR2_X1A_A12TL40)                              0.06       0.28 r
  stages_reg_0__cor_X__4_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_X_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_7_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 f
  U1646/Y (INV_X1M_A12TL40)                               0.06       0.22 r
  U1721/Y (NOR2_X0P7M_A12TL40)                            0.05       0.28 f
  stages_reg_0__cor_X__7_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_X_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_3_/Q (DFFRPQ_X1M_A12TL40)                   0.17       0.17 r
  U1640/Y (INV_X1M_A12TL40)                               0.04       0.21 f
  U1694/Y (NOR2_X0P7A_A12TL40)                            0.07       0.28 r
  stages_reg_0__cor_X__3_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_Y_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_9_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 r
  U1708/Y (INV_X1M_A12TL40)                               0.04       0.20 f
  U1723/Y (NOR2_X0P7A_A12TL40)                            0.07       0.27 r
  stages_reg_0__cor_Y__9_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: c_FSM_X_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_9_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 f
  U1649/Y (INV_X1M_A12TL40)                               0.06       0.22 r
  U2303/Y (NOR2_X0P7M_A12TL40)                            0.05       0.27 f
  stages_reg_0__cor_X__9_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_X__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.58


  Startpoint: c_FSM_Y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_3_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 r
  U1700/Y (INV_X1M_A12TL40)                               0.04       0.21 f
  U2467/Y (NOR2_X1A_A12TL40)                              0.07       0.27 r
  stages_reg_0__cor_Y__3_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_0__cor_Y__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.05       4.85
  data required time                                                 4.85
  --------------------------------------------------------------------------
  data required time                                                 4.85
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.58


  Startpoint: stages_reg_0__cor_X__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__10_/CK (DFFRPQ_X1M_A12TL40)        0.00       0.00 r
  stages_reg_0__cor_X__10_/Q (DFFRPQ_X1M_A12TL40)         0.17       0.17 r
  U1727/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__10_/D (DFFRPQ_X1M_A12TL40)         0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__10_/CK (DFFRPQ_X1M_A12TL40)        0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__2_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1724/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__2_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__6_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1728/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__6_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__8_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1730/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__8_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__0_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1725/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__0_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__5_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1726/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__5_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__7_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1729/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__7_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__9_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U1731/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__9_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__4_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U2308/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__4_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__1_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U2306/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__1_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: stages_reg_0__cor_X__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__3_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U2307/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__3_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.10       4.90
  stages_reg_1__cor_X__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       4.90 r
  library setup time                                     -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


1
