<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p421" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_421{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_421{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_421{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_421{left:170px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.62px;}
#t5_421{left:69px;bottom:978px;letter-spacing:0.16px;}
#t6_421{left:150px;bottom:978px;letter-spacing:0.22px;}
#t7_421{left:69px;bottom:955px;letter-spacing:-0.13px;}
#t8_421{left:101px;bottom:961px;}
#t9_421{left:116px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_421{left:351px;bottom:961px;}
#tb_421{left:366px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tc_421{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#td_421{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_421{left:69px;bottom:898px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_421{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tg_421{left:69px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_421{left:69px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_421{left:69px;bottom:831px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_421{left:667px;bottom:831px;letter-spacing:-0.16px;}
#tk_421{left:707px;bottom:831px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_421{left:69px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_421{left:69px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_421{left:602px;bottom:797px;letter-spacing:-0.15px;}
#to_421{left:680px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_421{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_421{left:69px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_421{left:578px;bottom:771px;}
#ts_421{left:593px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_421{left:69px;bottom:747px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_421{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tv_421{left:69px;bottom:707px;letter-spacing:-0.18px;word-spacing:-1.03px;}
#tw_421{left:69px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_421{left:69px;bottom:674px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ty_421{left:69px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_421{left:69px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t10_421{left:69px;bottom:623px;letter-spacing:-0.22px;word-spacing:-0.35px;}
#t11_421{left:334px;bottom:143px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t12_421{left:426px;bottom:143px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t13_421{left:174px;bottom:524px;letter-spacing:0.54px;word-spacing:-0.95px;}
#t14_421{left:142px;bottom:376px;letter-spacing:0.38px;word-spacing:0.24px;}
#t15_421{left:170px;bottom:360px;letter-spacing:0.27px;}
#t16_421{left:570px;bottom:539px;letter-spacing:0.4px;word-spacing:-0.3px;}
#t17_421{left:570px;bottom:506px;letter-spacing:0.5px;word-spacing:-0.36px;}
#t18_421{left:595px;bottom:369px;letter-spacing:0.31px;word-spacing:0.29px;}
#t19_421{left:384px;bottom:541px;letter-spacing:0.32px;word-spacing:0.26px;}
#t1a_421{left:377px;bottom:525px;letter-spacing:0.34px;}
#t1b_421{left:377px;bottom:508px;letter-spacing:0.57px;}
#t1c_421{left:383px;bottom:419px;letter-spacing:0.48px;}
#t1d_421{left:394px;bottom:387px;letter-spacing:0.49px;}
#t1e_421{left:395px;bottom:361px;letter-spacing:0.52px;}
#t1f_421{left:385px;bottom:322px;letter-spacing:0.32px;}
#t1g_421{left:403px;bottom:341px;letter-spacing:0.02px;}
#t1h_421{left:316px;bottom:249px;letter-spacing:0.43px;word-spacing:-0.28px;}
#t1i_421{left:317px;bottom:217px;letter-spacing:0.31px;word-spacing:0.29px;}
#t1j_421{left:316px;bottom:185px;letter-spacing:0.41px;word-spacing:-0.5px;}

.s1_421{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_421{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_421{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_421{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_421{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_421{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_421{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_421{font-size:13px;font-family:Arial_b5v;color:#000;}
.s9_421{font-size:15px;font-family:Bauhaus93_b6b;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts421" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: Bauhaus93_b6b;
	src: url("fonts/Bauhaus93_b6b.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg421Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg421" style="-webkit-user-select: none;"><object width="935" height="1210" data="421/421.svg" type="image/svg+xml" id="pdf421" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_421" class="t s1_421">Vol. 1 </span><span id="t2_421" class="t s1_421">18-1 </span>
<span id="t3_421" class="t s2_421">CHAPTER 18 </span>
<span id="t4_421" class="t s2_421">PROGRAMMING WITH INTEL® ADVANCED MATRIX EXTENSIONS </span>
<span id="t5_421" class="t s3_421">18.1 </span><span id="t6_421" class="t s3_421">INTRODUCTION </span>
<span id="t7_421" class="t s4_421">Intel </span>
<span id="t8_421" class="t s5_421">® </span>
<span id="t9_421" class="t s4_421">Advanced Matrix Extensions (Intel </span>
<span id="ta_421" class="t s5_421">® </span>
<span id="tb_421" class="t s4_421">AMX) is a new 64-bit programming paradigm consisting of two compo- </span>
<span id="tc_421" class="t s4_421">nents: a set of 2-dimensional registers (tiles) representing sub-arrays from a larger 2-dimensional memory image, </span>
<span id="td_421" class="t s4_421">and an accelerator able to operate on tiles, the first implementation is called TMUL (tile matrix multiply unit). </span>
<span id="te_421" class="t s4_421">An Intel AMX implementation enumerates to the programmer how the tiles can be programmed by providing a </span>
<span id="tf_421" class="t s4_421">palette of options. Two palettes are supported; palette 0 represents the initialized state, and palette 1 consists of 8 </span>
<span id="tg_421" class="t s4_421">KB of storage spread across 8 tile registers named TMM0..TMM7. Each tile has a maximum size of 16 rows x 64 </span>
<span id="th_421" class="t s4_421">bytes, (1 KB), however the programmer can configure each tile to smaller dimensions appropriate to their algo- </span>
<span id="ti_421" class="t s4_421">rithm. The tile dimensions supplied by the programmer (rows and bytes_per_row, i.e., </span><span id="tj_421" class="t s6_421">colsb</span><span id="tk_421" class="t s4_421">) are metadata that </span>
<span id="tl_421" class="t s4_421">drives the execution of tile and accelerator instructions. In this way, a single instruction can launch autonomous </span>
<span id="tm_421" class="t s4_421">multi-cycle execution in the tile and accelerator hardware. The palette value (</span><span id="tn_421" class="t s6_421">palette_id</span><span id="to_421" class="t s4_421">) and metadata are held </span>
<span id="tp_421" class="t s4_421">internally in a tile related control register (TILECFG). The TILECFG contents will be commensurate with that </span>
<span id="tq_421" class="t s4_421">reported in the palette_table (see “CPUID—CPU Identification” in the Intel </span>
<span id="tr_421" class="t s5_421">® </span>
<span id="ts_421" class="t s4_421">64 and IA-32 Architectures Software </span>
<span id="tt_421" class="t s4_421">Developer’s Manual, Volume 2A for a description of the available parameters). </span>
<span id="tu_421" class="t s4_421">Intel AMX is an extensible architecture. New accelerators can be added, or the TMUL accelerator may be enhanced </span>
<span id="tv_421" class="t s4_421">to provide higher performance. In these cases, the state (TILEDATA) provided by tiles may need to be made larger, </span>
<span id="tw_421" class="t s4_421">either in one of the metadata dimensions (more rows or colsb) and/or by supporting more tile registers (names). </span>
<span id="tx_421" class="t s4_421">The extensibility is carried out by adding new palette entries describing the additional state. Since execution is </span>
<span id="ty_421" class="t s4_421">driven through metadata, an existing Intel AMX binary could take advantage of larger storage sizes and higher </span>
<span id="tz_421" class="t s4_421">performance TMUL units by selecting the most powerful palette indicated by CPUID and adjusting loop and pointer </span>
<span id="t10_421" class="t s4_421">updates accordingly. </span>
<span id="t11_421" class="t s7_421">Figure 18-1. </span><span id="t12_421" class="t s7_421">Intel® AMX Architecture </span>
<span id="t13_421" class="t s8_421">IA Host </span>
<span id="t14_421" class="t s8_421">Coherent Memory </span>
<span id="t15_421" class="t s8_421">Interface </span>
<span id="t16_421" class="t s8_421">Accelerator 1 (TMUL) </span>
<span id="t17_421" class="t s8_421">tmm0 += tmm1*tmm2 </span>
<span id="t18_421" class="t s8_421">Accelerator 2 </span>
<span id="t19_421" class="t s8_421">Tiles and </span>
<span id="t1a_421" class="t s8_421">Accelerator </span>
<span id="t1b_421" class="t s8_421">Commands </span>
<span id="t1c_421" class="t s8_421">TILECFG </span>
<span id="t1d_421" class="t s8_421">tmm0 </span>
<span id="t1e_421" class="t s8_421">tmm1 </span>
<span id="t1f_421" class="t s8_421">tmm[n-1] </span>
<span id="t1g_421" class="t s9_421">... </span>
<span id="t1h_421" class="t s8_421">New state to be managed by the OS. </span>
<span id="t1i_421" class="t s8_421">Commands and status delivered synchronously via tile/accelerator instructions. </span>
<span id="t1j_421" class="t s8_421">Dataflow; accelerators communicate to host through memory. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
