INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
