#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 18 13:34:38 2023
# Process ID: 19884
# Current directory: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: LAPTOP-JF2J0TDM, OS: Linux, CPU Frequency: 3193.882 MHz, CPU Physical cores: 16, Host memory: 16423 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 46405
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19892
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2448.020 ; gain = 364.703 ; free physical = 1885 ; free virtual = 9554
Synthesis current peak Physical Memory [PSS] (MB): peak = 1883.354; parent = 1668.548; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3419.391; parent = 2453.957; children = 965.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_mul_8ns_9ns_16_1_1' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mul_8ns_9ns_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_mul_8ns_9ns_16_1_1' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mul_8ns_9ns_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_flow_control_loop_pipe_sequential_init' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_flow_control_loop_pipe_sequential_init' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_CTRL_s_axi' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_CTRL_s_axi.v:207]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_CTRL_s_axi' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_mul_32ns_32ns_64_1_1' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_mul_32ns_32ns_64_1_1' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_regslice_both' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_regslice_both' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray_top_regslice_both__parameterized0' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top_regslice_both__parameterized0' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray_top' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_CTRL_s_axi.v:272]
WARNING: [Synth 8-7129] Port rst in module rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TKEEP[0] in module rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TSTRB[0] in module rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_TLAST[0] in module rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2532.926 ; gain = 449.609 ; free physical = 1957 ; free virtual = 9628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1883.354; parent = 1668.548; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.359; parent = 2532.926; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.738 ; gain = 467.422 ; free physical = 1957 ; free virtual = 9628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1883.354; parent = 1668.548; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3516.172; parent = 2550.738; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.738 ; gain = 467.422 ; free physical = 1957 ; free virtual = 9628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1883.354; parent = 1668.548; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3516.172; parent = 2550.738; children = 965.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.738 ; gain = 0.000 ; free physical = 1949 ; free virtual = 9621
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/rgb2gray_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/rgb2gray_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.488 ; gain = 0.000 ; free physical = 1828 ; free virtual = 9513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2706.488 ; gain = 0.000 ; free physical = 1831 ; free virtual = 9516
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1922 ; free virtual = 9607
Synthesis current peak Physical Memory [PSS] (MB): peak = 1887.867; parent = 1673.773; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1922 ; free virtual = 9608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1887.867; parent = 1673.773; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1923 ; free virtual = 9608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1887.867; parent = 1673.773; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'rgb2gray_top_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'rgb2gray_top_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'rgb2gray_top_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'rgb2gray_top_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1909 ; free virtual = 9595
Synthesis current peak Physical Memory [PSS] (MB): peak = 1887.867; parent = 1673.773; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 49    
+---Multipliers : 
	              33x33  Multipliers := 1     
+---Muxes : 
	   4 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/18ae/hdl/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v:31]
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_ln4_reg_137_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln4_reg_137_reg is absorbed into DSP mul_ln4_reg_137_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_ln4_reg_137_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_ln4_reg_137_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U19/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U19/dout.
DSP Report: Generating DSP mul_ln4_reg_137_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln4_reg_137_reg is absorbed into DSP mul_ln4_reg_137_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_ln4_reg_137_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U19/dout is absorbed into DSP mul_ln4_reg_137_reg.
DSP Report: Generating DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*(B:0x4d)')'.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A*(B:0x96))')'.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/ret_V_6_reg_389_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mul_8ns_9ns_16_1_1_U1/dout is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x1d)')')'.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[47]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[46]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[45]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[44]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[43]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[42]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[41]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[40]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[39]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[38]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[37]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[36]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[35]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[34]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[33]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[32]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[31]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[30]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[29]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[28]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[27]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[26]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[25]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[24]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[23]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[22]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[21]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[20]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[19]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[18]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[17]) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[47]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[46]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[45]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[44]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[43]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[42]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[41]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[40]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[39]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[38]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[37]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[36]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[35]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[34]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[33]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[32]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[31]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[30]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[29]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[28]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[27]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[26]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[25]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[24]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[23]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[22]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[21]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[20]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[19]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[18]__0) is unused and will be removed from module rgb2gray_top.
WARNING: [Synth 8-3332] Sequential element (mul_ln4_reg_137_reg[17]__0) is unused and will be removed from module rgb2gray_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1892 ; free virtual = 9584
Synthesis current peak Physical Memory [PSS] (MB): peak = 1887.867; parent = 1673.773; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb2gray_top                                        | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb2gray_top                                        | (PCIN>>17)+A*B           | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb2gray_top                                        | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb2gray_top                                        | (PCIN>>17)+A*B           | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0 | (A2*(B:0x4d)')'          | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0 | (PCIN+(A*(B:0x96))')'    | 9      | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1 | (PCIN+(A''*(B:0x1d)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1710 ; free virtual = 9418
Synthesis current peak Physical Memory [PSS] (MB): peak = 2031.230; parent = 1817.338; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1705 ; free virtual = 9405
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1702 ; free virtual = 9402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1702 ; free virtual = 9402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1694 ; free virtual = 9401
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1702 ; free virtual = 9402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1701 ; free virtual = 9402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1701 ; free virtual = 9401
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1702 ; free virtual = 9402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb2gray_top                                        | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|rgb2gray_top                                        | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1 | (PCIN+(A''*B)')'  | 8      | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0 | (A'*B)'           | 8      | 7      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0 | (PCIN+(A*B)')'    | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|rgb2gray_top                                        | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rgb2gray_top                                        | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    87|
|2     |DSP48E1 |     7|
|7     |LUT1    |    67|
|8     |LUT2    |    53|
|9     |LUT3    |   103|
|10    |LUT4    |    81|
|11    |LUT5    |    36|
|12    |LUT6    |    75|
|13    |FDRE    |   468|
|14    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1702 ; free virtual = 9402
Synthesis current peak Physical Memory [PSS] (MB): peak = 2054.715; parent = 1840.832; children = 214.807
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3639.906; parent = 2674.473; children = 965.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2706.488 ; gain = 467.422 ; free physical = 1763 ; free virtual = 9463
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.488 ; gain = 623.172 ; free physical = 1763 ; free virtual = 9463
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.488 ; gain = 0.000 ; free physical = 1882 ; free virtual = 9582
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.488 ; gain = 0.000 ; free physical = 1823 ; free virtual = 9523
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a345ba10
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2706.488 ; gain = 951.797 ; free physical = 2060 ; free virtual = 9761
INFO: [Common 17-1381] The checkpoint '/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 13064b6eea14ffbc
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 13:35:16 2023...
