[2025-09-18 07:43:24] START suite=qualcomm_srv trace=srv526_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv526_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2868127 heartbeat IPC: 3.487 cumulative IPC: 3.487 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6776857 heartbeat IPC: 2.558 cumulative IPC: 2.951 (Simulation time: 00 hr 01 min 33 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6776857 cumulative IPC: 2.951 (Simulation time: 00 hr 01 min 33 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6776857 cumulative IPC: 2.951 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 20599320 heartbeat IPC: 0.7235 cumulative IPC: 0.7235 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 32001199 heartbeat IPC: 0.877 cumulative IPC: 0.7929 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 42914302 heartbeat IPC: 0.9163 cumulative IPC: 0.8302 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 53379414 heartbeat IPC: 0.9556 cumulative IPC: 0.8583 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 64593077 heartbeat IPC: 0.8918 cumulative IPC: 0.8648 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 75961833 heartbeat IPC: 0.8796 cumulative IPC: 0.8672 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 86623178 heartbeat IPC: 0.938 cumulative IPC: 0.8767 (Simulation time: 00 hr 11 min 32 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 97806185 heartbeat IPC: 0.8942 cumulative IPC: 0.8788 (Simulation time: 00 hr 12 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv526_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 108652908 heartbeat IPC: 0.9219 cumulative IPC: 0.8834 (Simulation time: 00 hr 14 min 17 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 119466703 cumulative IPC: 0.8371 (Simulation time: 00 hr 16 min 28 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 119466703 cumulative IPC: 0.8371 (Simulation time: 00 hr 16 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv526_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8371 instructions: 100000004 cycles: 119466703
CPU 0 Branch Prediction Accuracy: 93.96% MPKI: 11.45 Average ROB Occupancy at Mispredict: 37.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2504
BRANCH_INDIRECT: 0.1938
BRANCH_CONDITIONAL: 10.08
BRANCH_DIRECT_CALL: 0.4359
BRANCH_INDIRECT_CALL: 0.1076
BRANCH_RETURN: 0.3878


====Backend Stall Breakdown====
ROB_STALL: 1851246
LQ_STALL: 4017237
SQ_STALL: 448392


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 225.9122
REPLAY_LOAD: 81.61652
NON_REPLAY_LOAD: 10.869325

== Total ==
ADDR_TRANS: 488874
REPLAY_LOAD: 247951
NON_REPLAY_LOAD: 1114421

== Counts ==
ADDR_TRANS: 2164
REPLAY_LOAD: 3038
NON_REPLAY_LOAD: 102529

cpu0->cpu0_STLB TOTAL        ACCESS:    2357753 HIT:    2159428 MISS:     198325 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2357753 HIT:    2159428 MISS:     198325 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 129.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5992246 HIT:    3890262 MISS:    2101984 MSHR_MERGE:      13496
cpu0->cpu0_L2C LOAD         ACCESS:    4682970 HIT:    3105848 MISS:    1577122 MSHR_MERGE:       1412
cpu0->cpu0_L2C RFO          ACCESS:     194674 HIT:      88588 MISS:     106086 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     193851 HIT:     131879 MISS:      61972 MSHR_MERGE:      12084
cpu0->cpu0_L2C WRITE        ACCESS:     510587 HIT:     507438 MISS:       3149 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     410164 HIT:      56509 MISS:     353655 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      86704 ISSUED:      86704 USEFUL:      13213 USELESS:      10247
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13985679 HIT:   10720870 MISS:    3264809 MSHR_MERGE:     876813
cpu0->cpu0_L1I LOAD         ACCESS:   13985679 HIT:   10720870 MISS:    3264809 MSHR_MERGE:     876813
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 25.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27069631 HIT:   23438813 MISS:    3630818 MSHR_MERGE:     623844
cpu0->cpu0_L1D LOAD         ACCESS:   16217769 HIT:   13591687 MISS:    2626082 MSHR_MERGE:     331108
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     549681 HIT:     433550 MISS:     116131 MSHR_MERGE:       8974
cpu0->cpu0_L1D WRITE        ACCESS:    9848324 HIT:    9373189 MISS:     475135 MSHR_MERGE:     280456
cpu0->cpu0_L1D TRANSLATION  ACCESS:     453857 HIT:      40387 MISS:     413470 MSHR_MERGE:       3306
cpu0->cpu0_L1D PREFETCH REQUESTED:     596879 ISSUED:     549681 USEFUL:      57788 USELESS:      48644
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 27.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11565502 HIT:   10813746 MISS:     751756 MSHR_MERGE:     386199
cpu0->cpu0_ITLB LOAD         ACCESS:   11565502 HIT:   10813746 MISS:     751756 MSHR_MERGE:     386199
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 25.61 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25003158 HIT:   22202882 MISS:    2800276 MSHR_MERGE:     808079
cpu0->cpu0_DTLB LOAD         ACCESS:   25003158 HIT:   22202882 MISS:    2800276 MSHR_MERGE:     808079
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.84 cycles
cpu0->LLC TOTAL        ACCESS:    2378178 HIT:    2156967 MISS:     221211 MSHR_MERGE:       1460
cpu0->LLC LOAD         ACCESS:    1575710 HIT:    1449408 MISS:     126302 MSHR_MERGE:        663
cpu0->LLC RFO          ACCESS:     106086 HIT:      83387 MISS:      22699 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49888 HIT:      23678 MISS:      26210 MSHR_MERGE:        797
cpu0->LLC WRITE        ACCESS:     292839 HIT:     292684 MISS:        155 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     353655 HIT:     307810 MISS:      45845 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.21 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5149
  ROW_BUFFER_MISS:     214447
  AVG DBUS CONGESTED CYCLE: 6.998
Channel 0 WQ ROW_BUFFER_HIT:      14573
  ROW_BUFFER_MISS:      84752
  FULL:          0
Channel 0 REFRESHES ISSUED:       9956

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1324421      1004608       134107         7789
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          942         7938        48298         7996
  STLB miss resolved @ L2C                0         1080        14793        45099         4002
  STLB miss resolved @ LLC                0         1429        30299       158255        14577
  STLB miss resolved @ MEM                0          243         4472        22832        23514

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              89845        14391       307624       129740         3117
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          485         2899        19172         1065
  STLB miss resolved @ L2C                0          127         5833        14734          424
  STLB miss resolved @ LLC                0          613        16936       114506         2409
  STLB miss resolved @ MEM                0           50         2422        12014         3353
[2025-09-18 07:59:52] END   suite=qualcomm_srv trace=srv526_ap (rc=0)
