Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 14:33:16 2022
| Host         : DESKTOP-Q9PIB0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (217)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.926        0.000                      0                  127        0.237        0.000                      0                  127        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.926        0.000                      0                  127        0.237        0.000                      0                  127        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.108ns (40.983%)  route 4.476ns (59.017%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976    12.902    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595    15.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.108ns (40.983%)  route 4.476ns (59.017%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976    12.902    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595    15.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.108ns (40.983%)  route 4.476ns (59.017%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976    12.902    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595    15.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 3.108ns (40.983%)  route 4.476ns (59.017%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976    12.902    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595    15.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 3.108ns (41.801%)  route 4.327ns (58.199%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828    12.754    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 3.108ns (41.801%)  route 4.327ns (58.199%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828    12.754    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 3.108ns (41.801%)  route 4.327ns (58.199%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828    12.754    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 3.108ns (41.801%)  route 4.327ns (58.199%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828    12.754    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.827    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.108ns (42.145%)  route 4.267ns (57.855%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.767    12.693    cnt0
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 b_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.108ns (42.145%)  route 4.267ns (57.855%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  b_reg[19]/Q
                         net (fo=2, routed)           0.850     6.624    b_reg_n_0_[19]
    SLICE_X4Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.748 r  b[31]_i_9/O
                         net (fo=1, routed)           0.722     7.470    b[31]_i_9_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.594 r  b[31]_i_5/O
                         net (fo=4, routed)           0.510     8.104    b[31]_i_5_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  cnt[0]_i_47/O
                         net (fo=1, routed)           0.000     8.228    cnt[0]_i_47_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.741 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.741    cnt_reg[0]_i_39_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.858 r  cnt_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.858    cnt_reg[0]_i_46_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.975 r  cnt_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.975    cnt_reg[0]_i_45_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.092 r  cnt_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.092    cnt_reg[0]_i_44_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.209 r  cnt_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.209    cnt_reg[0]_i_35_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.326 r  cnt_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.326    cnt_reg[0]_i_34_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.443 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.443    cnt_reg[0]_i_24_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.682 f  cnt_reg[0]_i_23/O[2]
                         net (fo=2, routed)           0.819    10.501    cnt[30]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.301    10.802 r  cnt[0]_i_10/O
                         net (fo=1, routed)           0.000    10.802    cnt[0]_i_10_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.203 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.600    11.802    cnt_reg[0]_i_3_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.124    11.926 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.767    12.693    cnt0
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594    15.017    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.265ns (77.380%)  route 0.077ns (22.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[0]/Q
                         net (fo=11, routed)          0.077     1.733    cnt_reg[0]
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.857 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.857    cnt_reg[0]_i_2_n_6
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.517    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  b_reg[20]/Q
                         net (fo=2, routed)           0.120     1.779    b_reg_n_0_[20]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  b_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    data0[20]
    SLICE_X1Y82          FDRE                                         r  b_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[20]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    b_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.513    clock_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  b_reg[4]/Q
                         net (fo=2, routed)           0.120     1.775    b_reg_n_0_[4]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  b_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    data0[4]
    SLICE_X1Y78          FDRE                                         r  b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.030    clock_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  b_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.596     1.515    clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  b_reg[12]/Q
                         net (fo=2, routed)           0.120     1.777    b_reg_n_0_[12]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  b_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    data0[12]
    SLICE_X1Y80          FDRE                                         r  b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.032    clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  b_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.600     1.519    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  b_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  b_reg[28]/Q
                         net (fo=2, routed)           0.120     1.781    b_reg_n_0_[28]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  b_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    data0[28]
    SLICE_X1Y84          FDRE                                         r  b_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.871     2.036    clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  b_reg[28]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    b_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  b_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  b_reg[24]/Q
                         net (fo=2, routed)           0.120     1.780    b_reg_n_0_[24]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  b_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    data0[24]
    SLICE_X1Y83          FDRE                                         r  b_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.870     2.035    clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  b_reg[24]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    b_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  b_reg[8]/Q
                         net (fo=2, routed)           0.120     1.776    b_reg_n_0_[8]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  b_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    data0[8]
    SLICE_X1Y79          FDRE                                         r  b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.866     2.031    clock_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  b_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    b_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.516    clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  b_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  b_reg[16]/Q
                         net (fo=2, routed)           0.120     1.778    b_reg_n_0_[16]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  b_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    data0[16]
    SLICE_X1Y81          FDRE                                         r  b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  b_reg[16]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    b_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.599     1.518    clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  b_reg[21]/Q
                         net (fo=2, routed)           0.117     1.777    b_reg_n_0_[21]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  b_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    data0[21]
    SLICE_X1Y83          FDRE                                         r  b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.870     2.035    clock_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  b_reg[21]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    b_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 b_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.598     1.517    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  b_reg[17]/Q
                         net (fo=2, routed)           0.117     1.776    b_reg_n_0_[17]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  b_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    data0[17]
    SLICE_X1Y82          FDRE                                         r  b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  b_reg[17]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    b_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     b_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     b_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     b_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     b_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     b_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     b_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     b_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     b_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     b_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     b_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     b_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     b_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     b_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     b_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.175ns (59.397%)  route 2.854ns (40.603%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          LDCE                         0.000     0.000 r  sevenseg_reg[3]/G
    SLICE_X2Y79          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sevenseg_reg[3]/Q
                         net (fo=1, routed)           2.854     3.479    sevenseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.029 r  sevenseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.029    sevenseg[3]
    K13                                                               r  sevenseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 4.180ns (61.915%)  route 2.571ns (38.085%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  sevenseg_reg[1]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sevenseg_reg[1]/Q
                         net (fo=1, routed)           2.571     3.196    sevenseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.752 r  sevenseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.752    sevenseg[1]
    R10                                                               r  sevenseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.136ns (62.091%)  route 2.525ns (37.909%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  sevenseg_reg[0]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sevenseg_reg[0]/Q
                         net (fo=1, routed)           2.525     3.084    sevenseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.661 r  sevenseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.661    sevenseg[0]
    T10                                                               r  sevenseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 4.052ns (62.486%)  route 2.433ns (37.514%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          LDCE                         0.000     0.000 r  sevenseg_reg[2]/G
    SLICE_X3Y79          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sevenseg_reg[2]/Q
                         net (fo=1, routed)           2.433     2.992    sevenseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.485 r  sevenseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.485    sevenseg[2]
    K16                                                               r  sevenseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 4.186ns (66.027%)  route 2.154ns (33.973%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  sevenseg_reg[5]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  sevenseg_reg[5]/Q
                         net (fo=1, routed)           2.154     2.779    sevenseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.339 r  sevenseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.339    sevenseg[5]
    T11                                                               r  sevenseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.164ns  (logic 4.096ns (66.453%)  route 2.068ns (33.547%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          LDCE                         0.000     0.000 r  sevenseg_reg[6]/G
    SLICE_X3Y79          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sevenseg_reg[6]/Q
                         net (fo=1, routed)           2.068     2.627    sevenseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.164 r  sevenseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.164    sevenseg[6]
    L18                                                               r  sevenseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 4.093ns (70.033%)  route 1.751ns (29.967%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  sevenseg_reg[4]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sevenseg_reg[4]/Q
                         net (fo=1, routed)           1.751     2.310    sevenseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     5.844 r  sevenseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.844    sevenseg[4]
    P15                                                               r  sevenseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.392ns (77.848%)  route 0.396ns (22.152%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  sevenseg_reg[4]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sevenseg_reg[4]/Q
                         net (fo=1, routed)           0.396     0.554    sevenseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.789 r  sevenseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.789    sevenseg[4]
    P15                                                               r  sevenseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.396ns (73.984%)  route 0.491ns (26.016%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          LDCE                         0.000     0.000 r  sevenseg_reg[6]/G
    SLICE_X3Y79          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sevenseg_reg[6]/Q
                         net (fo=1, routed)           0.491     0.649    sevenseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.887 r  sevenseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.887    sevenseg[6]
    L18                                                               r  sevenseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.352ns (67.683%)  route 0.646ns (32.317%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          LDCE                         0.000     0.000 r  sevenseg_reg[2]/G
    SLICE_X3Y79          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sevenseg_reg[2]/Q
                         net (fo=1, routed)           0.646     0.804    sevenseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.998 r  sevenseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.998    sevenseg[2]
    K16                                                               r  sevenseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.439ns (71.788%)  route 0.566ns (28.212%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  sevenseg_reg[5]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sevenseg_reg[5]/Q
                         net (fo=1, routed)           0.566     0.744    sevenseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.005 r  sevenseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.005    sevenseg[5]
    T11                                                               r  sevenseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.435ns (66.653%)  route 0.718ns (33.347%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  sevenseg_reg[0]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sevenseg_reg[0]/Q
                         net (fo=1, routed)           0.718     0.876    sevenseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.154 r  sevenseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.154    sevenseg[0]
    T10                                                               r  sevenseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.434ns (66.498%)  route 0.722ns (33.502%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          LDCE                         0.000     0.000 r  sevenseg_reg[1]/G
    SLICE_X2Y77          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sevenseg_reg[1]/Q
                         net (fo=1, routed)           0.722     0.900    sevenseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.157 r  sevenseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.157    sevenseg[1]
    R10                                                               r  sevenseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sevenseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.429ns (63.394%)  route 0.825ns (36.606%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          LDCE                         0.000     0.000 r  sevenseg_reg[3]/G
    SLICE_X2Y79          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sevenseg_reg[3]/Q
                         net (fo=1, routed)           0.825     1.003    sevenseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.254 r  sevenseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.254    sevenseg[3]
    K13                                                               r  sevenseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 0.609ns (26.358%)  route 1.702ns (73.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  cnt_reg[0]/Q
                         net (fo=11, routed)          1.177     6.947    cnt_reg[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.153     7.100 r  sevenseg_reg[5]_i_1/O
                         net (fo=1, routed)           0.525     7.625    sevenseg_reg[5]_i_1_n_0
    SLICE_X2Y77          LDCE                                         r  sevenseg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.236ns  (logic 0.606ns (27.105%)  route 1.630ns (72.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  cnt_reg[3]/Q
                         net (fo=10, routed)          1.036     6.806    cnt_reg[3]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.150     6.956 r  sevenseg_reg[3]_i_1/O
                         net (fo=1, routed)           0.594     7.550    sevenseg_reg[3]_i_1_n_0
    SLICE_X2Y79          LDCE                                         r  sevenseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.122ns  (logic 0.580ns (27.329%)  route 1.542ns (72.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  cnt_reg[3]/Q
                         net (fo=10, routed)          0.903     6.674    cnt_reg[3]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     6.798 r  sevenseg_reg[4]_i_1/O
                         net (fo=1, routed)           0.639     7.437    sevenseg_reg[4]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  sevenseg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 0.580ns (27.413%)  route 1.536ns (72.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  cnt_reg[3]/Q
                         net (fo=10, routed)          1.036     6.806    cnt_reg[3]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     6.930 r  sevenseg_reg[1]_i_1/O
                         net (fo=1, routed)           0.500     7.430    sevenseg_reg[1]_i_1_n_0
    SLICE_X2Y77          LDCE                                         r  sevenseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.608ns (30.172%)  route 1.407ns (69.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  cnt_reg[2]/Q
                         net (fo=10, routed)          1.025     6.795    cnt_reg[2]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.152     6.947 r  sevenseg_reg[6]_i_1/O
                         net (fo=1, routed)           0.382     7.330    sevenseg_reg[6]_i_1_n_0
    SLICE_X3Y79          LDCE                                         r  sevenseg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.001ns  (logic 0.606ns (30.292%)  route 1.395ns (69.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  cnt_reg[3]/Q
                         net (fo=10, routed)          0.903     6.674    cnt_reg[3]
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.150     6.824 r  sevenseg_reg[0]_i_1/O
                         net (fo=1, routed)           0.491     7.315    sevenseg_reg[0]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  sevenseg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.605ns  (logic 0.580ns (36.143%)  route 1.025ns (63.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.712     5.315    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  cnt_reg[2]/Q
                         net (fo=10, routed)          1.025     6.795    cnt_reg[2]
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.919 r  sevenseg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.919    sevenseg_reg[2]_i_1_n_0
    SLICE_X3Y79          LDCE                                         r  sevenseg_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[1]/Q
                         net (fo=10, routed)          0.169     1.824    cnt_reg[1]
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  sevenseg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    sevenseg_reg[2]_i_1_n_0
    SLICE_X3Y79          LDCE                                         r  sevenseg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.189ns (39.582%)  route 0.288ns (60.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[1]/Q
                         net (fo=10, routed)          0.169     1.824    cnt_reg[1]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.048     1.872 r  sevenseg_reg[6]_i_1/O
                         net (fo=1, routed)           0.119     1.992    sevenseg_reg[6]_i_1_n_0
    SLICE_X3Y79          LDCE                                         r  sevenseg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.190ns (35.068%)  route 0.352ns (64.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[1]/Q
                         net (fo=10, routed)          0.176     1.831    cnt_reg[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.049     1.880 r  sevenseg_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     2.056    sevenseg_reg[5]_i_1_n_0
    SLICE_X2Y77          LDCE                                         r  sevenseg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.189ns (34.830%)  route 0.354ns (65.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[0]/Q
                         net (fo=11, routed)          0.175     1.831    cnt_reg[0]
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.048     1.879 r  sevenseg_reg[0]_i_1/O
                         net (fo=1, routed)           0.178     2.057    sevenseg_reg[0]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  sevenseg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.186ns (31.560%)  route 0.403ns (68.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[1]/Q
                         net (fo=10, routed)          0.231     1.886    cnt_reg[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.045     1.931 r  sevenseg_reg[1]_i_1/O
                         net (fo=1, routed)           0.172     2.104    sevenseg_reg[1]_i_1_n_0
    SLICE_X2Y77          LDCE                                         r  sevenseg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.189ns (30.617%)  route 0.428ns (69.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[1]/Q
                         net (fo=10, routed)          0.231     1.886    cnt_reg[1]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.048     1.934 r  sevenseg_reg[3]_i_1/O
                         net (fo=1, routed)           0.197     2.132    sevenseg_reg[3]_i_1_n_0
    SLICE_X2Y79          LDCE                                         r  sevenseg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.186ns (27.580%)  route 0.488ns (72.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.595     1.514    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt_reg[0]/Q
                         net (fo=11, routed)          0.175     1.831    cnt_reg[0]
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.876 r  sevenseg_reg[4]_i_1/O
                         net (fo=1, routed)           0.313     2.189    sevenseg_reg[4]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  sevenseg_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.601ns (34.820%)  route 2.996ns (65.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976     4.597    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595     5.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[10]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.601ns (34.820%)  route 2.996ns (65.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976     4.597    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595     5.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[11]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.601ns (34.820%)  route 2.996ns (65.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976     4.597    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595     5.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[8]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.601ns (34.820%)  route 2.996ns (65.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.976     4.597    cnt0
    SLICE_X0Y81          FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.595     5.018    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[9]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.601ns (35.981%)  route 2.848ns (64.019%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828     4.448    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.601ns (35.981%)  route 2.848ns (64.019%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828     4.448    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[5]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.601ns (35.981%)  route 2.848ns (64.019%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828     4.448    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[6]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.601ns (35.981%)  route 2.848ns (64.019%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.828     4.448    cnt0
    SLICE_X0Y80          FDRE                                         r  cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  cnt_reg[7]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.601ns (36.479%)  route 2.787ns (63.521%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.767     4.388    cnt0
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.601ns (36.479%)  route 2.787ns (63.521%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  buton_IBUF_inst/O
                         net (fo=66, routed)          2.020     3.497    buton_IBUF
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.124     3.621 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.767     4.388    cnt0
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.594     5.017    clock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            b_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.244ns (39.039%)  route 0.382ns (60.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.382     0.626    buton_IBUF
    SLICE_X1Y81          FDRE                                         r  b_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  b_reg[13]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            b_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.244ns (39.039%)  route 0.382ns (60.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.382     0.626    buton_IBUF
    SLICE_X1Y81          FDRE                                         r  b_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  b_reg[14]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            b_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.244ns (39.039%)  route 0.382ns (60.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.382     0.626    buton_IBUF
    SLICE_X1Y81          FDRE                                         r  b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  b_reg[15]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            b_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.244ns (39.039%)  route 0.382ns (60.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.382     0.626    buton_IBUF
    SLICE_X1Y81          FDRE                                         r  b_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  b_reg[16]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.244ns (38.524%)  route 0.390ns (61.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.390     0.635    buton_IBUF
    SLICE_X0Y82          FDRE                                         r  cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  cnt_reg[12]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.244ns (38.524%)  route 0.390ns (61.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.390     0.635    buton_IBUF
    SLICE_X0Y82          FDRE                                         r  cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  cnt_reg[13]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.244ns (38.524%)  route 0.390ns (61.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.390     0.635    buton_IBUF
    SLICE_X0Y82          FDRE                                         r  cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  cnt_reg[14]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.244ns (38.524%)  route 0.390ns (61.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.390     0.635    buton_IBUF
    SLICE_X0Y82          FDRE                                         r  cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.869     2.034    clock_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  cnt_reg[15]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.244ns (36.341%)  route 0.428ns (63.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.428     0.673    buton_IBUF
    SLICE_X0Y81          FDRE                                         r  cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[10]/C

Slack:                    inf
  Source:                 buton
                            (input port)
  Destination:            cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.244ns (36.341%)  route 0.428ns (63.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  buton (IN)
                         net (fo=0)                   0.000     0.000    buton
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  buton_IBUF_inst/O
                         net (fo=66, routed)          0.428     0.673    buton_IBUF
    SLICE_X0Y81          FDRE                                         r  cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.868     2.033    clock_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  cnt_reg[11]/C





