Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : P4_adder_Nbit_blocks4
Version: S-2021.06-SP4
Date   : Tue Apr 23 16:09:01 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A[0] (input port)
  Endpoint: S[25] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  P4_adder_Nbit_blocks4
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  A[0] (in)                                               0.00       0.00 f
  CG/A[0] (carry_generator_N32_carry_range4)              0.00       0.00 f
  CG/PG_NET/A[0] (pg_network_N32)                         0.00       0.00 f
  CG/PG_NET/U64/Z (XOR2_X1)                               0.07       0.07 f
  CG/PG_NET/P[0] (pg_network_N32)                         0.00       0.07 f
  CG/CG/P[0] (carry_generator_sparse_tree_N32_carry_range4)
                                                          0.00       0.07 f
  CG/CG/U5/ZN (AOI21_X1)                                  0.04       0.11 r
  CG/CG/U4/ZN (INV_X1)                                    0.02       0.13 f
  CG/CG/first_G_1_2/G_kmin1_j (g_block_0)                 0.00       0.13 f
  CG/CG/first_G_1_2/U2/ZN (AOI21_X1)                      0.04       0.17 r
  CG/CG/first_G_1_2/U1/ZN (INV_X1)                        0.02       0.19 f
  CG/CG/first_G_1_2/G_i_j (g_block_0)                     0.00       0.19 f
  CG/CG/first_G_2_4/G_kmin1_j (g_block_8)                 0.00       0.19 f
  CG/CG/first_G_2_4/U2/ZN (AOI21_X1)                      0.04       0.23 r
  CG/CG/first_G_2_4/U1/ZN (INV_X1)                        0.02       0.26 f
  CG/CG/first_G_2_4/G_i_j (g_block_8)                     0.00       0.26 f
  CG/CG/G_L2_0_4_8/G_kmin1_j (g_block_7)                  0.00       0.26 f
  CG/CG/G_L2_0_4_8/U2/ZN (NAND2_X1)                       0.03       0.28 r
  CG/CG/G_L2_0_4_8/U3/ZN (NAND2_X1)                       0.03       0.31 f
  CG/CG/G_L2_0_4_8/G_i_j (g_block_7)                      0.00       0.31 f
  CG/CG/G_L2_1_8_16/G_kmin1_j (g_block_5)                 0.00       0.31 f
  CG/CG/G_L2_1_8_16/U2/ZN (NAND2_X1)                      0.03       0.34 r
  CG/CG/G_L2_1_8_16/U3/ZN (NAND2_X1)                      0.04       0.38 f
  CG/CG/G_L2_1_8_16/G_i_j (g_block_5)                     0.00       0.38 f
  CG/CG/G_L2_2_16_24/G_kmin1_j (g_block_3)                0.00       0.38 f
  CG/CG/G_L2_2_16_24/U1/ZN (AOI21_X1)                     0.05       0.43 r
  CG/CG/G_L2_2_16_24/U2/ZN (INV_X1)                       0.04       0.47 f
  CG/CG/G_L2_2_16_24/G_i_j (g_block_3)                    0.00       0.47 f
  CG/CG/C[6] (carry_generator_sparse_tree_N32_carry_range4)
                                                          0.00       0.47 f
  CG/C[6] (carry_generator_N32_carry_range4)              0.00       0.47 f
  SG/Carry[5] (sum_generator_N32_Nbit_blocks4)            0.00       0.47 f
  SG/CSB_7/Cin (carry_select_block_N4_2)                  0.00       0.47 f
  SG/CSB_7/MUX/S (muxN1_N4_2)                             0.00       0.47 f
  SG/CSB_7/MUX/mux21_g_1/S (mux21_7)                      0.00       0.47 f
  SG/CSB_7/MUX/mux21_g_1/NOT1/A (iv_7)                    0.00       0.47 f
  SG/CSB_7/MUX/mux21_g_1/NOT1/U1/ZN (INV_X1)              0.04       0.51 r
  SG/CSB_7/MUX/mux21_g_1/NOT1/Y (iv_7)                    0.00       0.51 r
  SG/CSB_7/MUX/mux21_g_1/NAND2/B (nd2_20)                 0.00       0.51 r
  SG/CSB_7/MUX/mux21_g_1/NAND2/U1/ZN (NAND2_X1)           0.02       0.54 f
  SG/CSB_7/MUX/mux21_g_1/NAND2/Y (nd2_20)                 0.00       0.54 f
  SG/CSB_7/MUX/mux21_g_1/NAND3/B (nd2_19)                 0.00       0.54 f
  SG/CSB_7/MUX/mux21_g_1/NAND3/U1/ZN (NAND2_X1)           0.02       0.56 r
  SG/CSB_7/MUX/mux21_g_1/NAND3/Y (nd2_19)                 0.00       0.56 r
  SG/CSB_7/MUX/mux21_g_1/Y (mux21_7)                      0.00       0.56 r
  SG/CSB_7/MUX/Y[1] (muxN1_N4_2)                          0.00       0.56 r
  SG/CSB_7/S[1] (carry_select_block_N4_2)                 0.00       0.56 r
  SG/S[25] (sum_generator_N32_Nbit_blocks4)               0.00       0.56 r
  S[25] (out)                                             0.00       0.56 r
  data arrival time                                                  0.56

  max_delay                                               0.56       0.56
  output external delay                                   0.00       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
