<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - hw/npu.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - npu.c<span style="font-size: 80%;"> (source / <a href="npu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntry">680</td>
            <td class="headerCovTableEntryLo">0.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">52</td>
            <td class="headerCovTableEntryLo">1.9 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2015 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;skiboot.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;io.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;timebase.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;pci.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;pci-cfg.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;pci-virt.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;pci-slot.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;interrupts.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;opal.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;opal-api.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;cpu.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;device.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;ccan/str/str.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;ccan/array_size/array_size.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;ccan/build_assert/build_assert.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;affinity.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;npu-regs.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;npu.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;xscom.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;string.h&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : /*</a>
<a name="38"><span class="lineNum">      38 </span>            :  * Terminology:</a>
<a name="39"><span class="lineNum">      39 </span>            :  *</a>
<a name="40"><span class="lineNum">      40 </span>            :  *  Brick - A group of either 8 TX or 8 RX lanes</a>
<a name="41"><span class="lineNum">      41 </span>            :  *  Link - A group of 8 TX and 8 RX lanes</a>
<a name="42"><span class="lineNum">      42 </span>            :  *</a>
<a name="43"><span class="lineNum">      43 </span>            :  * Each link is represented in system software as an emulated PCI</a>
<a name="44"><span class="lineNum">      44 </span>            :  * device. Garrison has two chips each with 4 links, therefore there</a>
<a name="45"><span class="lineNum">      45 </span>            :  * are 8 emulated PCI devices in total.</a>
<a name="46"><span class="lineNum">      46 </span>            :  *</a>
<a name="47"><span class="lineNum">      47 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="48"><span class="lineNum">      48 </span>            :  *  |              PBCQ3 (SCOM Base Address 0x2012c00)               |</a>
<a name="49"><span class="lineNum">      49 </span>            :  *  |               PHB3 (SCOM Base Address 0x9012c00)               |</a>
<a name="50"><span class="lineNum">      50 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="51"><span class="lineNum">      51 </span>            :  *                          ||||||||  ||||||||</a>
<a name="52"><span class="lineNum">      52 </span>            :  *                          ||||||||  ||||||||</a>
<a name="53"><span class="lineNum">      53 </span>            :  *                          ||||||||  ||||||||</a>
<a name="54"><span class="lineNum">      54 </span>            :  *                          ||||||||  ||||||||</a>
<a name="55"><span class="lineNum">      55 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="56"><span class="lineNum">      56 </span>            :  *  |                             PCIe x8                            |</a>
<a name="57"><span class="lineNum">      57 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="58"><span class="lineNum">      58 </span>            :  *  |                               GPU0                             |</a>
<a name="59"><span class="lineNum">      59 </span>            :  *  +--------------------------------+-------------------------------+</a>
<a name="60"><span class="lineNum">      60 </span>            :  *  |           NV Link 1            |           NV Link 0           |</a>
<a name="61"><span class="lineNum">      61 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="62"><span class="lineNum">      62 </span>            :  *  |      RX       |      TX        |      RX       |      TX       |</a>
<a name="63"><span class="lineNum">      63 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="64"><span class="lineNum">      64 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="65"><span class="lineNum">      65 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="66"><span class="lineNum">      66 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="67"><span class="lineNum">      67 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="68"><span class="lineNum">      68 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="69"><span class="lineNum">      69 </span>            :  *  |      TX       |      RX        |      TX       |      RX       |</a>
<a name="70"><span class="lineNum">      70 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="71"><span class="lineNum">      71 </span>            :  *  |           Lanes [0:7]         PHY 0       Lanes [8:15]         |</a>
<a name="72"><span class="lineNum">      72 </span>            :  *  |               SCOM Base Address 0x8000080008010c3f             |</a>
<a name="73"><span class="lineNum">      73 </span>            :  *  +--------------------------------+-------------------------------+</a>
<a name="74"><span class="lineNum">      74 </span>            :  *  |          Link 0 NDL/NTL        |         Link 1 NTL/NDL        |</a>
<a name="75"><span class="lineNum">      75 </span>            :  *  |   SCOM Base Address 0x8013c00  |  SCOM Base Address 0x8013c40  |</a>
<a name="76"><span class="lineNum">      76 </span>            :  *  +--------------------------------+-------------------------------+</a>
<a name="77"><span class="lineNum">      77 </span>            :  *  |                                                                |</a>
<a name="78"><span class="lineNum">      78 </span>            :  *  |          Address Translation/AT (shared for all links)         |</a>
<a name="79"><span class="lineNum">      79 </span>            :  *  |                 SCOM Base Address 0x8013d80                    |</a>
<a name="80"><span class="lineNum">      80 </span>            :  *  |                                                                |</a>
<a name="81"><span class="lineNum">      81 </span>            :  *  +--------------------------------+-------------------------------+</a>
<a name="82"><span class="lineNum">      82 </span>            :  *  |          Link 3 NDL/NTL        |         Link 4 NTL/NDL        |</a>
<a name="83"><span class="lineNum">      83 </span>            :  *  |   SCOM Base Address 0x8013d00  |  SCOM Base Address 0x8013d40  |</a>
<a name="84"><span class="lineNum">      84 </span>            :  *  +--------------------------------+-------------------------------+</a>
<a name="85"><span class="lineNum">      85 </span>            :  *  |           Lanes [8:15]        PHY 1       Lanes [0:7]          |</a>
<a name="86"><span class="lineNum">      86 </span>            :  *  |               SCOM Base Address 0x8000080008010c7f             |</a>
<a name="87"><span class="lineNum">      87 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="88"><span class="lineNum">      88 </span>            :  *  |      TX       |      RX        |      TX       |      RX       |</a>
<a name="89"><span class="lineNum">      89 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="90"><span class="lineNum">      90 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="91"><span class="lineNum">      91 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="92"><span class="lineNum">      92 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="93"><span class="lineNum">      93 </span>            :  *      ||||||||        ||||||||         ||||||||        ||||||||</a>
<a name="94"><span class="lineNum">      94 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="95"><span class="lineNum">      95 </span>            :  *  |      RX       |      TX        |      RX       |      TX       |</a>
<a name="96"><span class="lineNum">      96 </span>            :  *  +---------------+----------------+---------------+---------------+</a>
<a name="97"><span class="lineNum">      97 </span>            :  *  |           NV Link 2            |           NV Link 3           |</a>
<a name="98"><span class="lineNum">      98 </span>            :  *  +--------------------------------+-------------------------------+</a>
<a name="99"><span class="lineNum">      99 </span>            :  *  |                               GPU1                             |</a>
<a name="100"><span class="lineNum">     100 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="101"><span class="lineNum">     101 </span>            :  *  |                             PCIe x8                            |</a>
<a name="102"><span class="lineNum">     102 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="103"><span class="lineNum">     103 </span>            :  *                          ||||||||  ||||||||</a>
<a name="104"><span class="lineNum">     104 </span>            :  *                          ||||||||  ||||||||</a>
<a name="105"><span class="lineNum">     105 </span>            :  *                          ||||||||  ||||||||</a>
<a name="106"><span class="lineNum">     106 </span>            :  *                          ||||||||  ||||||||</a>
<a name="107"><span class="lineNum">     107 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="108"><span class="lineNum">     108 </span>            :  *  |               PHB2 (SCOM Base Address 0x9012800)               |</a>
<a name="109"><span class="lineNum">     109 </span>            :  *  |              PBCQ2 (SCOM Base Address 0x2012800)               |</a>
<a name="110"><span class="lineNum">     110 </span>            :  *  +----------------------------------------------------------------+</a>
<a name="111"><span class="lineNum">     111 </span>            :  *</a>
<a name="112"><span class="lineNum">     112 </span>            :  */</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span>            : static struct npu_dev_cap *npu_dev_find_capability(struct npu_dev *dev,</a>
<a name="115"><span class="lineNum">     115 </span>            :                                                    uint16_t id);</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            : #define OPAL_NPU_VERSION          0x02</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : #define PCIE_CAP_START            0x40</a>
<a name="120"><span class="lineNum">     120 </span>            : #define PCIE_CAP_END              0x80</a>
<a name="121"><span class="lineNum">     121 </span>            : #define VENDOR_CAP_START          0x80</a>
<a name="122"><span class="lineNum">     122 </span>            : #define VENDOR_CAP_END            0x90</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : #define VENDOR_CAP_PCI_DEV_OFFSET 0x0d</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : /* Returns the scom base for the given link index */</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 : static uint64_t npu_link_scom_base(struct dt_node *dn, uint32_t scom_base,</span></a>
<a name="128"><span class="lineNum">     128 </span>            :                                    int index)</a>
<a name="129"><span class="lineNum">     129 </span>            : {</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct dt_node *link;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         uint32_t link_index;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         char namebuf[32];</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :         snprintf(namebuf, sizeof(namebuf), &quot;link@%x&quot;, index);</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :         link = dt_find_by_name(dn, namebuf);</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         assert(link);</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         link_index = dt_prop_get_u32(link, &quot;ibm,npu-link-index&quot;);</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         return scom_base + (link_index * NPU_LINK_SIZE);</span></a>
<a name="139"><span class="lineNum">     139 </span>            : }</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 : static uint64_t get_bar_size(uint64_t bar)</span></a>
<a name="142"><span class="lineNum">     142 </span>            : {</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         return (1 &lt;&lt; GETFIELD(NX_MMIO_BAR_SIZE, bar)) * 0x10000;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : }</a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            : /* Update the changes of the device BAR to link BARs */</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 : static void npu_dev_bar_update(uint32_t gcid, struct npu_dev_bar *bar,</span></a>
<a name="148"><span class="lineNum">     148 </span>            :                                bool enable)</a>
<a name="149"><span class="lineNum">     149 </span>            : {</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :         if (!bar-&gt;xscom)</span></a>
<a name="153"><span class="lineNum">     153 </span>            :                 return;</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         val = bar-&gt;base;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 :         val = SETFIELD(NX_MMIO_BAR_SIZE, val, ilog2(bar-&gt;size / 0x10000));</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         if (enable)</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 val |= NX_MMIO_BAR_ENABLE;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :         xscom_write(gcid, bar-&gt;xscom, val);</span></a>
<a name="160"><span class="lineNum">     160 </span>            : }</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            : /* Trap for PCI command (0x4) to enable or disable device's BARs */</a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 : static int64_t npu_dev_cfg_write_cmd(void *dev,</span></a>
<a name="164"><span class="lineNum">     164 </span>            :                                      struct pci_cfg_reg_filter *pcrf __unused,</a>
<a name="165"><span class="lineNum">     165 </span>            :                                      uint32_t offset, uint32_t size,</a>
<a name="166"><span class="lineNum">     166 </span>            :                                      uint32_t *data, bool write)</a>
<a name="167"><span class="lineNum">     167 </span>            : {</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         struct npu_dev *ndev = pvd-&gt;data;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         bool enable;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         if (!write)</span></a>
<a name="173"><span class="lineNum">     173 </span>            :                 return OPAL_PARTIAL;</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :         if (offset != PCI_CFG_CMD)</span></a>
<a name="176"><span class="lineNum">     176 </span>            :                 return OPAL_PARAMETER;</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         if (size != 1 &amp;&amp; size != 2 &amp;&amp; size != 4)</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                 return OPAL_PARAMETER;</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            :         /* Update device BARs and link BARs will be syncrhonized</a>
<a name="181"><span class="lineNum">     181 </span>            :          * with hardware automatically.</a>
<a name="182"><span class="lineNum">     182 </span>            :          */</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :         enable = !!(*data &amp; PCI_CFG_CMD_MEM_EN);</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         npu_dev_bar_update(ndev-&gt;npu-&gt;chip_id, &amp;ndev-&gt;bar, enable);</span></a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :         /* Normal path to update PCI config buffer */</a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :         return OPAL_PARTIAL;</span></a>
<a name="188"><span class="lineNum">     188 </span>            : }</a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            : /*</a>
<a name="191"><span class="lineNum">     191 </span>            :  * Trap for memory BARs: 0xFF's should be written to BAR register</a>
<a name="192"><span class="lineNum">     192 </span>            :  * prior to getting its size.</a>
<a name="193"><span class="lineNum">     193 </span>            :  */</a>
<a name="194"><span class="lineNum">     194 </span>            : static int64_t npu_dev_cfg_bar_read(struct npu_dev *dev __unused,</a>
<a name="195"><span class="lineNum">     195 </span>            :                                     struct pci_cfg_reg_filter *pcrf,</a>
<a name="196"><span class="lineNum">     196 </span>            :                                     uint32_t offset, uint32_t size,</a>
<a name="197"><span class="lineNum">     197 </span>            :                                     uint32_t *data)</a>
<a name="198"><span class="lineNum">     198 </span>            : {</a>
<a name="199"><span class="lineNum">     199 </span>            :         struct npu_dev_bar *bar = (struct npu_dev_bar *)(pcrf-&gt;data);</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            :         /* Revert to normal path if we weren't trapped for BAR size */</a>
<a name="202"><span class="lineNum">     202 </span>            :         if (!bar-&gt;trapped)</a>
<a name="203"><span class="lineNum">     203 </span>            :                 return OPAL_PARTIAL;</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            :         if (offset != pcrf-&gt;start &amp;&amp;</a>
<a name="206"><span class="lineNum">     206 </span>            :             offset != pcrf-&gt;start + 4)</a>
<a name="207"><span class="lineNum">     207 </span>            :                 return OPAL_PARAMETER;</a>
<a name="208"><span class="lineNum">     208 </span>            :         if (size != 4)</a>
<a name="209"><span class="lineNum">     209 </span>            :                 return OPAL_PARAMETER;</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            :         bar-&gt;trapped = false;</a>
<a name="212"><span class="lineNum">     212 </span>            :         *data = bar-&gt;bar_sz;</a>
<a name="213"><span class="lineNum">     213 </span>            :         return OPAL_SUCCESS;</a>
<a name="214"><span class="lineNum">     214 </span>            : }</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 : static int64_t npu_dev_cfg_bar_write(struct npu_dev *dev,</span></a>
<a name="217"><span class="lineNum">     217 </span>            :                                      struct pci_cfg_reg_filter *pcrf,</a>
<a name="218"><span class="lineNum">     218 </span>            :                                      uint32_t offset, uint32_t size,</a>
<a name="219"><span class="lineNum">     219 </span>            :                                      uint32_t data)</a>
<a name="220"><span class="lineNum">     220 </span>            : {</a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev-&gt;pvd;</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :         struct npu_dev_bar *bar = (struct npu_dev_bar *)(pcrf-&gt;data);</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         uint32_t pci_cmd;</span></a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         if (offset != pcrf-&gt;start &amp;&amp;</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :             offset != pcrf-&gt;start + 4)</span></a>
<a name="227"><span class="lineNum">     227 </span>            :                 return OPAL_PARAMETER;</a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (size != 4)</span></a>
<a name="229"><span class="lineNum">     229 </span>            :                 return OPAL_PARAMETER;</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :         /* Return BAR size on next read */</a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :         if (data == 0xffffffff) {</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 bar-&gt;trapped = true;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 if (offset == pcrf-&gt;start)</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                         bar-&gt;bar_sz = (bar-&gt;size &amp; 0xffffffff);</span></a>
<a name="236"><span class="lineNum">     236 </span>            :                 else</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                         bar-&gt;bar_sz = (bar-&gt;size &gt;&gt; 32);</span></a>
<a name="238"><span class="lineNum">     238 </span>            : </a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="240"><span class="lineNum">     240 </span>            :         }</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            :         /* Update BAR base address */</a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (offset == pcrf-&gt;start) {</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 bar-&gt;base &amp;= 0xffffffff00000000UL;</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 bar-&gt;base |= (data &amp; 0xfffffff0);</span></a>
<a name="246"><span class="lineNum">     246 </span>            :         } else {</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 bar-&gt;base &amp;= 0x00000000ffffffffUL;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 bar-&gt;base |= ((uint64_t)data &lt;&lt; 32);</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_NORMAL_RD(pvd, PCI_CFG_CMD, 4, &amp;pci_cmd);</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 npu_dev_bar_update(dev-&gt;npu-&gt;chip_id, bar,</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                                    !!(pci_cmd &amp; PCI_CFG_CMD_MEM_EN));</span></a>
<a name="253"><span class="lineNum">     253 </span>            :         }</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            :         /* We still depend on the normal path to update the</a>
<a name="256"><span class="lineNum">     256 </span>            :          * cached config buffer.</a>
<a name="257"><span class="lineNum">     257 </span>            :          */</a>
<a name="258"><span class="lineNum">     258 </span>            :         return OPAL_PARAMETER;</a>
<a name="259"><span class="lineNum">     259 </span>            : }</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 : static int64_t npu_dev_cfg_bar(void *dev, struct pci_cfg_reg_filter *pcrf,</span></a>
<a name="262"><span class="lineNum">     262 </span>            :                                uint32_t offset, uint32_t len, uint32_t *data,</a>
<a name="263"><span class="lineNum">     263 </span>            :                                bool write)</a>
<a name="264"><span class="lineNum">     264 </span>            : {</a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev;</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineNoCov">          0 :         struct npu_dev *ndev = pvd-&gt;data;</span></a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :         if (write)</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 return npu_dev_cfg_bar_write(ndev, pcrf, offset, len, *data);</span></a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         return npu_dev_cfg_bar_read(ndev, pcrf, offset, len, data);</span></a>
<a name="272"><span class="lineNum">     272 </span>            : }</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 : static int64_t npu_dev_cfg_exp_devcap(void *dev,</span></a>
<a name="275"><span class="lineNum">     275 </span>            :                 struct pci_cfg_reg_filter *pcrf __unused,</a>
<a name="276"><span class="lineNum">     276 </span>            :                 uint32_t offset, uint32_t size,</a>
<a name="277"><span class="lineNum">     277 </span>            :                 uint32_t *data, bool write)</a>
<a name="278"><span class="lineNum">     278 </span>            : {</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         struct npu_dev *ndev = pvd-&gt;data;</span></a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         assert(write);</span></a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :         if ((size != 2) || (offset &amp; 1)) {</span></a>
<a name="285"><span class="lineNum">     285 </span>            :                 /* Short config writes are not supported */</a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU%d: Unsupported write to pcie control register\n&quot;,</span></a>
<a name="287"><span class="lineNum">     287 </span>            :                       ndev-&gt;phb-&gt;opal_id);</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="289"><span class="lineNum">     289 </span>            :         }</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         if (*data &amp; PCICAP_EXP_DEVCTL_FUNC_RESET)</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 npu_dev_procedure_reset(ndev);</span></a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :         return OPAL_PARTIAL;</a>
<a name="295"><span class="lineNum">     295 </span>            : }</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 : static struct npu_dev *bdfn_to_npu_dev(struct npu *p, uint32_t bdfn)</span></a>
<a name="298"><span class="lineNum">     298 </span>            : {</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd;</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :         /* Sanity check */</a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         if (bdfn &amp; ~0xff)</span></a>
<a name="303"><span class="lineNum">     303 </span>            :                 return NULL;</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         pvd = pci_virt_find_device(&amp;p-&gt;phb, bdfn);</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         if (pvd)</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 return pvd-&gt;data;</span></a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :         return NULL;</a>
<a name="310"><span class="lineNum">     310 </span>            : }</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : #define NPU_CFG_READ(size, type)                                                \</a>
<a name="313"><span class="lineNum">     313 </span>            : static int64_t npu_cfg_read##size(struct phb *phb, uint32_t bdfn,               \</a>
<a name="314"><span class="lineNum">     314 </span>            :                                   uint32_t offset, type *data)                  \</a>
<a name="315"><span class="lineNum">     315 </span>            : {                                                                               \</a>
<a name="316"><span class="lineNum">     316 </span>            :         uint32_t val;                                                           \</a>
<a name="317"><span class="lineNum">     317 </span>            :         int64_t ret;                                                            \</a>
<a name="318"><span class="lineNum">     318 </span>            :                                                                                 \</a>
<a name="319"><span class="lineNum">     319 </span>            :         ret = pci_virt_cfg_read(phb, bdfn, offset, sizeof(*data), &amp;val);    \</a>
<a name="320"><span class="lineNum">     320 </span>            :         *data = (type)val;                                                      \</a>
<a name="321"><span class="lineNum">     321 </span>            :         return ret;                                                             \</a>
<a name="322"><span class="lineNum">     322 </span>            : }</a>
<a name="323"><span class="lineNum">     323 </span>            : #define NPU_CFG_WRITE(size, type)                                               \</a>
<a name="324"><span class="lineNum">     324 </span>            : static int64_t npu_cfg_write##size(struct phb *phb, uint32_t bdfn,              \</a>
<a name="325"><span class="lineNum">     325 </span>            :                                    uint32_t offset, type data)                  \</a>
<a name="326"><span class="lineNum">     326 </span>            : {                                                                               \</a>
<a name="327"><span class="lineNum">     327 </span>            :         uint32_t val = data;                                                    \</a>
<a name="328"><span class="lineNum">     328 </span>            :                                                                                 \</a>
<a name="329"><span class="lineNum">     329 </span>            :         return pci_virt_cfg_write(phb, bdfn, offset, sizeof(data), val);        \</a>
<a name="330"><span class="lineNum">     330 </span>            : }</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 : NPU_CFG_READ(8,   u8);</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 : NPU_CFG_READ(16,  u16);</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : NPU_CFG_READ(32,  u32);</span></a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 : NPU_CFG_WRITE(8,  u8);</span></a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 : NPU_CFG_WRITE(16, u16);</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 : NPU_CFG_WRITE(32, u32);</span></a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 : static int __npu_dev_bind_pci_dev(struct phb *phb __unused,</span></a>
<a name="340"><span class="lineNum">     340 </span>            :                                   struct pci_device *pd,</a>
<a name="341"><span class="lineNum">     341 </span>            :                                   void *data)</a>
<a name="342"><span class="lineNum">     342 </span>            : {</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         struct npu_dev *dev = data;</span></a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         struct dt_node *pci_dt_node;</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         char *pcislot;</span></a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            :         /* Ignore non-nvidia PCI devices */</a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :         if ((pd-&gt;vdid &amp; 0xffff) != 0x10de)</span></a>
<a name="349"><span class="lineNum">     349 </span>            :                 return 0;</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span>            :         /* Find the PCI device's slot location */</a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :         for (pci_dt_node = pd-&gt;dn;</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :              pci_dt_node &amp;&amp; !dt_find_property(pci_dt_node, &quot;ibm,slot-label&quot;);</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :              pci_dt_node = pci_dt_node-&gt;parent);</span></a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         if (!pci_dt_node)</span></a>
<a name="357"><span class="lineNum">     357 </span>            :                 return 0;</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         pcislot = (char *)dt_prop_get(pci_dt_node, &quot;ibm,slot-label&quot;);</span></a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;NPU: comparing GPU %s and NPU %s\n&quot;,</span></a>
<a name="362"><span class="lineNum">     362 </span>            :               pcislot, dev-&gt;slot_label);</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         if (streq(pcislot, dev-&gt;slot_label))</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 return 1;</span></a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :         return 0;</a>
<a name="368"><span class="lineNum">     368 </span>            : }</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 : static void npu_dev_bind_pci_dev(struct npu_dev *dev)</span></a>
<a name="371"><span class="lineNum">     371 </span>            : {</a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :         struct phb *phb;</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :         if (dev-&gt;pd)</span></a>
<a name="376"><span class="lineNum">     376 </span>            :                 return;</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 64; i++) {</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 if (dev-&gt;npu-&gt;phb.opal_id == i)</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 phb = pci_get_phb(i);</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 if (!phb)</span></a>
<a name="384"><span class="lineNum">     384 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 dev-&gt;pd = pci_walk_dev(phb, NULL, __npu_dev_bind_pci_dev, dev);</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 if (dev-&gt;pd) {</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                         dev-&gt;phb = phb;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                         /* Found the device, set the bit in config space */</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :                         PCI_VIRT_CFG_INIT_RO(dev-&gt;pvd, VENDOR_CAP_START +</span></a>
<a name="391"><span class="lineNum">     391 </span>            :                                 VENDOR_CAP_PCI_DEV_OFFSET, 1, 0x01);</a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="393"><span class="lineNum">     393 </span>            :                 }</a>
<a name="394"><span class="lineNum">     394 </span>            :         }</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;%s: No PCI device for NPU device %04x:00:%02x.0 to bind to. If you expect a GPU to be there, this is a problem.\n&quot;,</span></a>
<a name="397"><span class="lineNum">     397 </span>            :               __func__, dev-&gt;npu-&gt;phb.opal_id, dev-&gt;index);</a>
<a name="398"><span class="lineNum">     398 </span>            : }</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            : static struct lock pci_npu_phandle_lock = LOCK_UNLOCKED;</a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            : /* Appends an NPU phandle to the given PCI device node ibm,npu</a>
<a name="403"><span class="lineNum">     403 </span>            :  * property */</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 : static void npu_append_pci_phandle(struct dt_node *dn, u32 phandle)</span></a>
<a name="405"><span class="lineNum">     405 </span>            : {</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :         uint32_t *npu_phandles;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         struct dt_property *pci_npu_phandle_prop;</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         size_t prop_len;</span></a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span>            :         /* Use a lock to make sure no one else has a reference to an</a>
<a name="411"><span class="lineNum">     411 </span>            :          * ibm,npu property (this assumes this is the only function</a>
<a name="412"><span class="lineNum">     412 </span>            :          * that holds a reference to it). */</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         lock(&amp;pci_npu_phandle_lock);</span></a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            :         /* This function shouldn't be called unless ibm,npu exists */</a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         pci_npu_phandle_prop = (struct dt_property *)</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 dt_require_property(dn, &quot;ibm,npu&quot;, -1);</span></a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            :         /* Need to append to the properties */</a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         prop_len = pci_npu_phandle_prop-&gt;len;</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :         prop_len += sizeof(*npu_phandles);</span></a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 :         dt_resize_property(&amp;pci_npu_phandle_prop, prop_len);</span></a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :         pci_npu_phandle_prop-&gt;len = prop_len;</span></a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         npu_phandles = (uint32_t *) pci_npu_phandle_prop-&gt;prop;</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         npu_phandles[prop_len/sizeof(*npu_phandles) - 1] = phandle;</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :         unlock(&amp;pci_npu_phandle_lock);</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 : }</span></a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 : static int npu_dn_fixup(struct phb *phb,</span></a>
<a name="431"><span class="lineNum">     431 </span>            :                         struct pci_device *pd,</a>
<a name="432"><span class="lineNum">     432 </span>            :                         void *data __unused)</a>
<a name="433"><span class="lineNum">     433 </span>            : {</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         struct npu_dev *dev;</span></a>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :         dev = bdfn_to_npu_dev(p, pd-&gt;bdfn);</span></a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         assert(dev);</span></a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (dev-&gt;phb || dev-&gt;pd)</span></a>
<a name="441"><span class="lineNum">     441 </span>            :                 return 0;</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :         /* NPU devices require a slot location to associate with GPUs */</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 :         dev-&gt;slot_label = dt_prop_get(pd-&gt;dn, &quot;ibm,slot-label&quot;);</span></a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            :         /* Bind the emulated PCI device with the real one, which can't</a>
<a name="447"><span class="lineNum">     447 </span>            :          * be done until the PCI devices are populated. Once the real</a>
<a name="448"><span class="lineNum">     448 </span>            :          * PCI device is identified, we also need fix the device-tree</a>
<a name="449"><span class="lineNum">     449 </span>            :          * for it</a>
<a name="450"><span class="lineNum">     450 </span>            :          */</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         npu_dev_bind_pci_dev(dev);</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         if (dev-&gt;phb &amp;&amp; dev-&gt;pd &amp;&amp; dev-&gt;pd-&gt;dn) {</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 if (dt_find_property(dev-&gt;pd-&gt;dn, &quot;ibm,npu&quot;))</span></a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :                         npu_append_pci_phandle(dev-&gt;pd-&gt;dn, pd-&gt;dn-&gt;phandle);</span></a>
<a name="455"><span class="lineNum">     455 </span>            :                 else</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :                         dt_add_property_cells(dev-&gt;pd-&gt;dn, &quot;ibm,npu&quot;, pd-&gt;dn-&gt;phandle);</span></a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :                 dt_add_property_cells(pd-&gt;dn, &quot;ibm,gpu&quot;, dev-&gt;pd-&gt;dn-&gt;phandle);</span></a>
<a name="459"><span class="lineNum">     459 </span>            :         }</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            :         return 0;</a>
<a name="462"><span class="lineNum">     462 </span>            : }</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 : static void npu_phb_final_fixup(struct phb *phb)</span></a>
<a name="465"><span class="lineNum">     465 </span>            : {</a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         pci_walk_dev(phb, NULL, npu_dn_fixup, NULL);</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 : }</span></a>
<a name="468"><span class="lineNum">     468 </span>            : </a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 : static void npu_ioda_init(struct npu *p)</span></a>
<a name="470"><span class="lineNum">     470 </span>            : {</a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :         uint64_t *data64;</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :         /* LXIVT - Disable all LSIs */</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(p-&gt;lxive_cache); i++) {</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :                 data64 = &amp;p-&gt;lxive_cache[i];</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 *data64 = SETFIELD(NPU_IODA_LXIVT_PRIORITY, 0ul, 0xff);</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 *data64 = SETFIELD(NPU_IODA_LXIVT_SERVER, *data64, 0);</span></a>
<a name="479"><span class="lineNum">     479 </span>            :         }</a>
<a name="480"><span class="lineNum">     480 </span>            : </a>
<a name="481"><span class="lineNum">     481 </span>            :         /* PCT - Reset to reserved PE# */</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(p-&gt;pce_cache); i++) {</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 data64 = &amp;p-&gt;pce_cache[i];</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :                 *data64 = SETFIELD(NPU_IODA_PCT_PE, 0ul, 0ul);</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 *data64 |= NPU_IODA_PCT_LINK_ENABLED;</span></a>
<a name="486"><span class="lineNum">     486 </span>            :         }</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            :         /* Clear TVT */</a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         memset(p-&gt;tve_cache, 0, sizeof(p-&gt;tve_cache));</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 : }</span></a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 : static int64_t npu_ioda_reset(struct phb *phb, bool purge)</span></a>
<a name="493"><span class="lineNum">     493 </span>            : {</a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         if (purge) {</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :                 NPUDBG(p, &quot;Purging all IODA tables...\n&quot;);</span></a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :                 npu_ioda_init(p);</span></a>
<a name="500"><span class="lineNum">     500 </span>            :         }</a>
<a name="501"><span class="lineNum">     501 </span>            : </a>
<a name="502"><span class="lineNum">     502 </span>            :         /* LIST */</a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_LIST, 0, true);</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++)</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;at_regs + NPU_IODA_DATA0, 0x1);</span></a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            :         /* LIXVT */</a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_LXIVT, 0, true);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(p-&gt;lxive_cache); i++)</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;at_regs + NPU_IODA_DATA0, p-&gt;lxive_cache[i]);</span></a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            :         /* PCT */</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_PCT, 0, true);</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(p-&gt;pce_cache); i++)</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;at_regs + NPU_IODA_DATA0, p-&gt;pce_cache[i]);</span></a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span>            :         /* TVT */</a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_TVT, 0, true);</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(p-&gt;tve_cache); i++)</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;at_regs + NPU_IODA_DATA0, p-&gt;tve_cache[i]);</span></a>
<a name="521"><span class="lineNum">     521 </span>            : </a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="523"><span class="lineNum">     523 </span>            : }</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 : static int npu_isn_valid(struct npu *p, uint32_t isn)</span></a>
<a name="526"><span class="lineNum">     526 </span>            : {</a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         if (p-&gt;chip_id != p8_irq_to_chip(isn) || p-&gt;index != 0 ||</span></a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :             NPU_IRQ_NUM(isn) &lt; NPU_LSI_IRQ_MIN ||</span></a>
<a name="529"><span class="lineNum">     529 </span>            :             NPU_IRQ_NUM(isn) &gt; NPU_LSI_IRQ_MAX) {</a>
<a name="530"><span class="lineNum">     530 </span>            :                 /**</a>
<a name="531"><span class="lineNum">     531 </span>            :                  * @fwts-label NPUisnInvalid</a>
<a name="532"><span class="lineNum">     532 </span>            :                  * @fwts-advice NVLink not functional</a>
<a name="533"><span class="lineNum">     533 </span>            :                  */</a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU%d: isn 0x%x not valid for this NPU\n&quot;,</span></a>
<a name="535"><span class="lineNum">     535 </span>            :                       p-&gt;phb.opal_id, isn);</a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="537"><span class="lineNum">     537 </span>            :         }</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span>            :         return true;</a>
<a name="540"><span class="lineNum">     540 </span>            : }</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 : static int64_t npu_lsi_get_xive(struct irq_source *is, uint32_t isn,</span></a>
<a name="543"><span class="lineNum">     543 </span>            :                                 uint16_t *server, uint8_t *prio)</a>
<a name="544"><span class="lineNum">     544 </span>            : {</a>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :         struct npu *p = is-&gt;data;</span></a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         uint32_t irq = NPU_IRQ_NUM(isn);</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :         uint64_t lxive;</span></a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :         if (!npu_isn_valid(p, isn))</span></a>
<a name="550"><span class="lineNum">     550 </span>            :                 return OPAL_PARAMETER;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :         /* The content is fetched from the cache, which requires</a>
<a name="553"><span class="lineNum">     553 </span>            :          * that the initial cache should be initialized with the</a>
<a name="554"><span class="lineNum">     554 </span>            :          * default values</a>
<a name="555"><span class="lineNum">     555 </span>            :          */</a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         irq -= NPU_LSI_IRQ_MIN;</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :         lxive = p-&gt;lxive_cache[irq];</span></a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         *server = GETFIELD(NPU_IODA_LXIVT_SERVER, lxive);</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         *prio = GETFIELD(NPU_IODA_LXIVT_PRIORITY, lxive);</span></a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="562"><span class="lineNum">     562 </span>            : }</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 : static int64_t npu_lsi_set_xive(struct irq_source *is, uint32_t isn,</span></a>
<a name="565"><span class="lineNum">     565 </span>            :                                 uint16_t server, uint8_t prio)</a>
<a name="566"><span class="lineNum">     566 </span>            : {</a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :         struct npu *p = is-&gt;data;</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         uint32_t irq = NPU_IRQ_NUM(isn);</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         uint64_t lxive;</span></a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         if (!npu_isn_valid(p, isn))</span></a>
<a name="572"><span class="lineNum">     572 </span>            :                 return OPAL_PARAMETER;</a>
<a name="573"><span class="lineNum">     573 </span>            : </a>
<a name="574"><span class="lineNum">     574 </span>            :         /* Figure out LXIVT entry */</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         lxive = SETFIELD(NPU_IODA_LXIVT_SERVER, 0ul, server);</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :         lxive = SETFIELD(NPU_IODA_LXIVT_PRIORITY, lxive, prio);</span></a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            :         /* Cache LXIVT entry */</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :         irq -= NPU_LSI_IRQ_MIN;</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         p-&gt;lxive_cache[irq] = lxive;</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :         /* Update to LXIVT entry */</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_LXIVT, irq, false);</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :         lxive = in_be64(p-&gt;at_regs + NPU_IODA_DATA0);</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :         lxive = SETFIELD(NPU_IODA_LXIVT_SERVER, lxive, server);</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :         lxive = SETFIELD(NPU_IODA_LXIVT_PRIORITY, lxive, prio);</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_IODA_DATA0, lxive);</span></a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="590"><span class="lineNum">     590 </span>            : }</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 : static void npu_err_interrupt(struct irq_source *is, uint32_t isn)</span></a>
<a name="593"><span class="lineNum">     593 </span>            : {</a>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 :         struct npu *p = is-&gt;data;</span></a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         uint32_t irq = NPU_IRQ_NUM(isn);</span></a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         if (!npu_isn_valid(p, isn))</span></a>
<a name="598"><span class="lineNum">     598 </span>            :                 return;</a>
<a name="599"><span class="lineNum">     599 </span>            : </a>
<a name="600"><span class="lineNum">     600 </span>            :         /* There're 4 LSIs used for error reporting: 4/5 for data</a>
<a name="601"><span class="lineNum">     601 </span>            :          * link error reporting while 6/7 for frozen PE detection</a>
<a name="602"><span class="lineNum">     602 </span>            :          */</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         irq -= NPU_LSI_IRQ_MIN;</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         switch (irq) {</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :         case 4 ... 5:</span></a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 prerror(&quot;Invalid NPU error interrupt received\n&quot;);</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :         case 6 ... 7:</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 opal_update_pending_evt(OPAL_EVENT_PCI_ERROR,</span></a>
<a name="610"><span class="lineNum">     610 </span>            :                                         OPAL_EVENT_PCI_ERROR);</a>
<a name="611"><span class="lineNum">     611 </span>            :         }</a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 : }</span></a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 : static uint64_t npu_lsi_attributes(struct irq_source *is, uint32_t isn)</span></a>
<a name="615"><span class="lineNum">     615 </span>            : {</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         struct npu *p = is-&gt;data;</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :         uint32_t idx = isn - p-&gt;base_lsi;</span></a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         if (idx &gt;= 4)</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 return IRQ_ATTR_TARGET_OPAL | IRQ_ATTR_TARGET_RARE | IRQ_ATTR_TYPE_LSI;</span></a>
<a name="621"><span class="lineNum">     621 </span>            :         return IRQ_ATTR_TARGET_LINUX;</a>
<a name="622"><span class="lineNum">     622 </span>            : }</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            : /* Error LSIs (skiboot owned) */</a>
<a name="625"><span class="lineNum">     625 </span>            : static const struct irq_source_ops npu_lsi_irq_ops = {</a>
<a name="626"><span class="lineNum">     626 </span>            :         .get_xive       = npu_lsi_get_xive,</a>
<a name="627"><span class="lineNum">     627 </span>            :         .set_xive       = npu_lsi_set_xive,</a>
<a name="628"><span class="lineNum">     628 </span>            :         .attributes     = npu_lsi_attributes,</a>
<a name="629"><span class="lineNum">     629 </span>            :         .interrupt      = npu_err_interrupt,</a>
<a name="630"><span class="lineNum">     630 </span>            : };</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 : static void npu_register_irq(struct npu *p)</span></a>
<a name="633"><span class="lineNum">     633 </span>            : {</a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         register_irq_source(&amp;npu_lsi_irq_ops, p, p-&gt;base_lsi, 8);</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 : }</span></a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 : static void npu_hw_init(struct npu *p)</span></a>
<a name="638"><span class="lineNum">     638 </span>            : {</a>
<a name="639"><span class="lineNum">     639 </span>            :         /* 3 MMIO setup for AT */</a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_LSI_SOURCE_ID,</span></a>
<a name="641"><span class="lineNum">     641 </span>            :                  SETFIELD(NPU_LSI_SRC_ID_BASE, 0ul, NPU_LSI_IRQ_MIN &gt;&gt; 4));</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :         BUILD_ASSERT((NPU_LSI_IRQ_MIN &amp; 0x07F0) == NPU_LSI_IRQ_MIN);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_INTREP_TIMER, 0x0ul);</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         npu_ioda_reset(&amp;p-&gt;phb, false);</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 : }</span></a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 : static int64_t npu_map_pe_dma_window_real(struct phb *phb,</span></a>
<a name="648"><span class="lineNum">     648 </span>            :                                            uint64_t pe_number,</a>
<a name="649"><span class="lineNum">     649 </span>            :                                            uint16_t window_id,</a>
<a name="650"><span class="lineNum">     650 </span>            :                                            uint64_t pci_start_addr,</a>
<a name="651"><span class="lineNum">     651 </span>            :                                            uint64_t pci_mem_size)</a>
<a name="652"><span class="lineNum">     652 </span>            : {</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :         uint64_t end;</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :         uint64_t tve;</span></a>
<a name="656"><span class="lineNum">     656 </span>            : </a>
<a name="657"><span class="lineNum">     657 </span>            :         /* Sanity check. Each PE has one corresponding TVE */</a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         if (pe_number &gt;= NPU_NUM_OF_PES ||</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :             window_id != pe_number)</span></a>
<a name="660"><span class="lineNum">     660 </span>            :                 return OPAL_PARAMETER;</a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         if (pci_mem_size) {</span></a>
<a name="663"><span class="lineNum">     663 </span>            :                 /* Enable */</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 end = pci_start_addr + pci_mem_size;</span></a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span>            :                 /* We have to be 16M aligned */</a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 if ((pci_start_addr &amp; 0x00ffffff) ||</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :                     (pci_mem_size &amp; 0x00ffffff))</span></a>
<a name="670"><span class="lineNum">     670 </span>            :                         return OPAL_PARAMETER;</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            :                 /*</a>
<a name="673"><span class="lineNum">     673 </span>            :                  * It *looks* like this is the max we can support (we need</a>
<a name="674"><span class="lineNum">     674 </span>            :                  * to verify this. Also we are not checking for rollover,</a>
<a name="675"><span class="lineNum">     675 </span>            :                  * but then we aren't trying too hard to protect ourselves</a>
<a name="676"><span class="lineNum">     676 </span>            :                  * againt a completely broken OS.</a>
<a name="677"><span class="lineNum">     677 </span>            :                  */</a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 if (end &gt; 0x0003ffffffffffffull)</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                         return OPAL_PARAMETER;</a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span>            :                 /*</a>
<a name="682"><span class="lineNum">     682 </span>            :                  * Put start address bits 49:24 into TVE[52:53]||[0:23]</a>
<a name="683"><span class="lineNum">     683 </span>            :                  * and end address bits 49:24 into TVE[54:55]||[24:47]</a>
<a name="684"><span class="lineNum">     684 </span>            :                  * and set TVE[51]</a>
<a name="685"><span class="lineNum">     685 </span>            :                  */</a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 tve  = (pci_start_addr &lt;&lt; 16) &amp; (0xffffffull &lt;&lt; 48);</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 tve |= (pci_start_addr &gt;&gt; 38) &amp; (3ull &lt;&lt; 10);</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :                 tve |= (end &gt;&gt;  8) &amp; (0xfffffful &lt;&lt; 16);</span></a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :                 tve |= (end &gt;&gt; 40) &amp; (3ull &lt;&lt; 8);</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 tve |= PPC_BIT(51);</span></a>
<a name="691"><span class="lineNum">     691 </span>            :         } else {</a>
<a name="692"><span class="lineNum">     692 </span>            :                 /* Disable */</a>
<a name="693"><span class="lineNum">     693 </span>            :                 tve = 0;</a>
<a name="694"><span class="lineNum">     694 </span>            :         }</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_TVT, window_id, false);</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_IODA_DATA0, tve);</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         p-&gt;tve_cache[window_id] = tve;</span></a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="701"><span class="lineNum">     701 </span>            : }</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 : static int64_t npu_map_pe_dma_window(struct phb *phb,</span></a>
<a name="704"><span class="lineNum">     704 </span>            :                                          uint64_t pe_number,</a>
<a name="705"><span class="lineNum">     705 </span>            :                                          uint16_t window_id,</a>
<a name="706"><span class="lineNum">     706 </span>            :                                          uint16_t tce_levels,</a>
<a name="707"><span class="lineNum">     707 </span>            :                                          uint64_t tce_table_addr,</a>
<a name="708"><span class="lineNum">     708 </span>            :                                          uint64_t tce_table_size,</a>
<a name="709"><span class="lineNum">     709 </span>            :                                          uint64_t tce_page_size)</a>
<a name="710"><span class="lineNum">     710 </span>            : {</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         uint64_t tts_encoded;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         uint64_t data64 = 0;</span></a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            :         /* Sanity check. Each PE has one corresponding TVE */</a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (pe_number &gt;= NPU_NUM_OF_PES ||</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :             window_id != pe_number)</span></a>
<a name="718"><span class="lineNum">     718 </span>            :                 return OPAL_PARAMETER;</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span>            :         /* Special condition, zero TCE table size used to disable</a>
<a name="721"><span class="lineNum">     721 </span>            :          * the TVE.</a>
<a name="722"><span class="lineNum">     722 </span>            :          */</a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :         if (!tce_table_size) {</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :                 npu_ioda_sel(p, NPU_IODA_TBL_TVT, window_id, false);</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 out_be64(p-&gt;at_regs + NPU_IODA_DATA0, 0ul);</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 p-&gt;tve_cache[window_id] = 0ul;</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="728"><span class="lineNum">     728 </span>            :         }</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            :         /* Additional arguments validation */</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :         if (tce_levels &lt; 1 ||</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :             tce_levels &gt; 4 ||</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :             !is_pow2(tce_table_size) ||</span></a>
<a name="734"><span class="lineNum">     734 </span>            :             tce_table_size &lt; 0x1000)</a>
<a name="735"><span class="lineNum">     735 </span>            :                 return OPAL_PARAMETER;</a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span>            :         /* TCE table size */</a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :         data64 = SETFIELD(NPU_IODA_TVT_TTA, 0ul, tce_table_addr &gt;&gt; 12);</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         tts_encoded = ilog2(tce_table_size) - 11;</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         if (tts_encoded &gt; 39)</span></a>
<a name="741"><span class="lineNum">     741 </span>            :                 return OPAL_PARAMETER;</a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         data64 = SETFIELD(NPU_IODA_TVT_SIZE, data64, tts_encoded);</span></a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            :         /* TCE page size */</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :         switch (tce_page_size) {</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :         case 0x10000:           /* 64K */</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU_IODA_TVT_PSIZE, data64, 5);</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :         case 0x1000000:         /* 16M */</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU_IODA_TVT_PSIZE, data64, 13);</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         case 0x10000000:        /* 256M */</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU_IODA_TVT_PSIZE, data64, 17);</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         case 0x1000:            /* 4K */</span></a>
<a name="756"><span class="lineNum">     756 </span>            :         default:</a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 data64 = SETFIELD(NPU_IODA_TVT_PSIZE, data64, 1);</span></a>
<a name="758"><span class="lineNum">     758 </span>            :         }</a>
<a name="759"><span class="lineNum">     759 </span>            : </a>
<a name="760"><span class="lineNum">     760 </span>            :         /* Number of levels */</a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         data64 = SETFIELD(NPU_IODA_TVT_LEVELS, data64, tce_levels - 1);</span></a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span>            :         /* Update to hardware */</a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_TVT, window_id, false);</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_IODA_DATA0, data64);</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :         p-&gt;tve_cache[window_id] = data64;</span></a>
<a name="767"><span class="lineNum">     767 </span>            : </a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="769"><span class="lineNum">     769 </span>            : }</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 : static int64_t npu_set_pe(struct phb *phb,</span></a>
<a name="772"><span class="lineNum">     772 </span>            :                               uint64_t pe_number,</a>
<a name="773"><span class="lineNum">     773 </span>            :                               uint64_t bdfn,</a>
<a name="774"><span class="lineNum">     774 </span>            :                               uint8_t bcompare,</a>
<a name="775"><span class="lineNum">     775 </span>            :                               uint8_t dcompare,</a>
<a name="776"><span class="lineNum">     776 </span>            :                               uint8_t fcompare,</a>
<a name="777"><span class="lineNum">     777 </span>            :                               uint8_t action)</a>
<a name="778"><span class="lineNum">     778 </span>            : {</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :         struct npu_dev *dev;</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         uint32_t link_idx;</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         uint64_t *data64;</span></a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            :         /* Sanity check */</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         if (action != OPAL_MAP_PE &amp;&amp;</span></a>
<a name="786"><span class="lineNum">     786 </span>            :             action != OPAL_UNMAP_PE)</a>
<a name="787"><span class="lineNum">     787 </span>            :                 return OPAL_PARAMETER;</a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         if (pe_number &gt;= NPU_NUM_OF_PES)</span></a>
<a name="789"><span class="lineNum">     789 </span>            :                 return OPAL_PARAMETER;</a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            :         /* All emulated PCI devices hooked to root bus, whose</a>
<a name="792"><span class="lineNum">     792 </span>            :          * bus number is zero.</a>
<a name="793"><span class="lineNum">     793 </span>            :          */</a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         dev = bdfn_to_npu_dev(p, bdfn);</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :         if ((bdfn &gt;&gt; 8) || !dev)</span></a>
<a name="796"><span class="lineNum">     796 </span>            :                 return OPAL_PARAMETER;</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :         link_idx = dev-&gt;index;</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :         dev-&gt;pe_number = pe_number;</span></a>
<a name="800"><span class="lineNum">     800 </span>            : </a>
<a name="801"><span class="lineNum">     801 </span>            :         /* Separate links will be mapped to different PEs */</a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         if (bcompare != OpalPciBusAll ||</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :             dcompare != OPAL_COMPARE_RID_DEVICE_NUMBER ||</span></a>
<a name="804"><span class="lineNum">     804 </span>            :             fcompare != OPAL_COMPARE_RID_FUNCTION_NUMBER)</a>
<a name="805"><span class="lineNum">     805 </span>            :                 return OPAL_UNSUPPORTED;</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :         /* Map the link to the corresponding PE */</a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         data64 = &amp;p-&gt;pce_cache[link_idx];</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         if (action == OPAL_MAP_PE)</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 *data64 = SETFIELD(NPU_IODA_PCT_PE, *data64,</span></a>
<a name="811"><span class="lineNum">     811 </span>            :                                    pe_number);</a>
<a name="812"><span class="lineNum">     812 </span>            :         else</a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 *data64 = SETFIELD(NPU_IODA_PCT_PE, *data64,</span></a>
<a name="814"><span class="lineNum">     814 </span>            :                                    NPU_NUM_OF_PES);</a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         *data64 |= NPU_IODA_PCT_LINK_ENABLED;</span></a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_PCT, link_idx, false);</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         out_be64(p-&gt;at_regs + NPU_IODA_DATA0, *data64);</span></a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="822"><span class="lineNum">     822 </span>            : }</a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 : static int64_t npu_get_link_state(struct pci_slot *slot __unused, uint8_t *val)</span></a>
<a name="825"><span class="lineNum">     825 </span>            : {</a>
<a name="826"><span class="lineNum">     826 </span>            :         /* As we're emulating all PCI stuff, the link bandwidth</a>
<a name="827"><span class="lineNum">     827 </span>            :          * isn't big deal anyway.</a>
<a name="828"><span class="lineNum">     828 </span>            :          */</a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :         *val = OPAL_SHPC_LINK_UP_x1;</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="831"><span class="lineNum">     831 </span>            : }</a>
<a name="832"><span class="lineNum">     832 </span>            : </a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 : static int64_t npu_get_power_state(struct pci_slot *slot __unused, uint8_t *val)</span></a>
<a name="834"><span class="lineNum">     834 </span>            : {</a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         *val = PCI_SLOT_POWER_ON;</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="837"><span class="lineNum">     837 </span>            : }</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 : static int64_t npu_hreset(struct pci_slot *slot __unused)</span></a>
<a name="840"><span class="lineNum">     840 </span>            : {</a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;NPU: driver should call reset procedure here\n&quot;);</span></a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="844"><span class="lineNum">     844 </span>            : }</a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 : static int64_t npu_freset(struct pci_slot *slot __unused)</span></a>
<a name="847"><span class="lineNum">     847 </span>            : {</a>
<a name="848"><span class="lineNum">     848 </span>            :         /* FIXME: PHB fundamental reset, which need to be</a>
<a name="849"><span class="lineNum">     849 </span>            :          * figured out later. It's used by EEH recovery</a>
<a name="850"><span class="lineNum">     850 </span>            :          * upon fenced AT.</a>
<a name="851"><span class="lineNum">     851 </span>            :          */</a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="853"><span class="lineNum">     853 </span>            : }</a>
<a name="854"><span class="lineNum">     854 </span>            : </a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 : static struct pci_slot *npu_slot_create(struct phb *phb)</span></a>
<a name="856"><span class="lineNum">     856 </span>            : {</a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         struct pci_slot *slot;</span></a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :         slot = pci_slot_alloc(phb, NULL);</span></a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :         if (!slot)</span></a>
<a name="861"><span class="lineNum">     861 </span>            :                 return slot;</a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span>            :         /* Elementary functions */</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_presence_state  = NULL;</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_link_state      = npu_get_link_state;</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_power_state     = npu_get_power_state;</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_attention_state = NULL;</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :         slot-&gt;ops.get_latch_state     = NULL;</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         slot-&gt;ops.set_power_state     = NULL;</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         slot-&gt;ops.set_attention_state = NULL;</span></a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         slot-&gt;ops.prepare_link_change = NULL;</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :         slot-&gt;ops.poll_link           = NULL;</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         slot-&gt;ops.hreset              = npu_hreset;</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :         slot-&gt;ops.freset              = npu_freset;</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :         slot-&gt;ops.creset              = NULL;</span></a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :         return slot;</span></a>
<a name="879"><span class="lineNum">     879 </span>            : }</a>
<a name="880"><span class="lineNum">     880 </span>            : </a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 : static int64_t npu_freeze_status(struct phb *phb,</span></a>
<a name="882"><span class="lineNum">     882 </span>            :                                      uint64_t pe_number __unused,</a>
<a name="883"><span class="lineNum">     883 </span>            :                                      uint8_t *freeze_state,</a>
<a name="884"><span class="lineNum">     884 </span>            :                                      uint16_t *pci_error_type __unused,</a>
<a name="885"><span class="lineNum">     885 </span>            :                                      uint16_t *severity __unused)</a>
<a name="886"><span class="lineNum">     886 </span>            : {</a>
<a name="887"><span class="lineNum">     887 </span>            :         /* FIXME: When it's called by skiboot PCI config accessor,</a>
<a name="888"><span class="lineNum">     888 </span>            :          * the PE number is fixed to 0, which is incorrect. We need</a>
<a name="889"><span class="lineNum">     889 </span>            :          * introduce another PHB callback to translate it. For now,</a>
<a name="890"><span class="lineNum">     890 </span>            :          * it keeps the skiboot PCI enumeration going.</a>
<a name="891"><span class="lineNum">     891 </span>            :          */</a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :         if (p-&gt;fenced)</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 *freeze_state = OPAL_EEH_STOPPED_MMIO_DMA_FREEZE;</span></a>
<a name="895"><span class="lineNum">     895 </span>            :         else</a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 *freeze_state = OPAL_EEH_STOPPED_NOT_FROZEN;</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="898"><span class="lineNum">     898 </span>            : }</a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 : static int64_t npu_eeh_next_error(struct phb *phb,</span></a>
<a name="901"><span class="lineNum">     901 </span>            :                                   uint64_t *first_frozen_pe,</a>
<a name="902"><span class="lineNum">     902 </span>            :                                   uint16_t *pci_error_type,</a>
<a name="903"><span class="lineNum">     903 </span>            :                                   uint16_t *severity)</a>
<a name="904"><span class="lineNum">     904 </span>            : {</a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :         uint64_t result = 0;</span></a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :         *first_frozen_pe = -1;</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :         *pci_error_type = OPAL_EEH_NO_ERROR;</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineNoCov">          0 :         *severity = OPAL_EEH_SEV_NO_ERROR;</span></a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :         if (p-&gt;fenced) {</span></a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 *pci_error_type = OPAL_EEH_PHB_ERROR;</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 *severity = OPAL_EEH_SEV_PHB_FENCED;</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="916"><span class="lineNum">     916 </span>            :         }</a>
<a name="917"><span class="lineNum">     917 </span>            : </a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :         npu_ioda_sel(p, NPU_IODA_TBL_PESTB, 0, true);</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NPU_NUM_OF_PES; i++) {</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 result = in_be64(p-&gt;at_regs + NPU_IODA_DATA0);</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :                 if (result &gt; 0) {</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :                         *first_frozen_pe = i;</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :                         *pci_error_type = OPAL_EEH_PE_ERROR;</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         *severity = OPAL_EEH_SEV_PE_ER;</span></a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="926"><span class="lineNum">     926 </span>            :                 }</a>
<a name="927"><span class="lineNum">     927 </span>            :         }</a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span>            :         return OPAL_SUCCESS;</a>
<a name="930"><span class="lineNum">     930 </span>            : }</a>
<a name="931"><span class="lineNum">     931 </span>            : </a>
<a name="932"><span class="lineNum">     932 </span>            : /* For use in error injection and handling. */</a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 : void npu_set_fence_state(struct npu *p, bool fence) {</span></a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :         p-&gt;fenced = fence;</span></a>
<a name="935"><span class="lineNum">     935 </span>            : </a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         if (fence)</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: Chip %x is fenced, reboot required.\n&quot;,</span></a>
<a name="938"><span class="lineNum">     938 </span>            :                       p-&gt;chip_id);</a>
<a name="939"><span class="lineNum">     939 </span>            :         else</a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :                 prlog(PR_WARNING, &quot;NPU: un-fencing is dangerous and should \</span></a>
<a name="941"><span class="lineNum">     941 </span>            :                       only be used for development purposes.&quot;);</a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 : }</span></a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span>            : /* Sets the NPU to trigger an error when a DMA occurs */</a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 : static int64_t npu_err_inject(struct phb *phb, uint64_t pe_number,</span></a>
<a name="946"><span class="lineNum">     946 </span>            :                               uint32_t type, uint32_t func __unused,</a>
<a name="947"><span class="lineNum">     947 </span>            :                               uint64_t addr __unused, uint64_t mask __unused)</a>
<a name="948"><span class="lineNum">     948 </span>            : {</a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         struct npu *p = phb_to_npu(phb);</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :         struct npu_dev *dev = NULL;</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="952"><span class="lineNum">     952 </span>            : </a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         if (pe_number &gt;= NPU_NUM_OF_PES) {</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: error injection failed, bad PE given\n&quot;);</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="956"><span class="lineNum">     956 </span>            :         }</a>
<a name="957"><span class="lineNum">     957 </span>            : </a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; p-&gt;total_devices; i++) {</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :                 if (p-&gt;devices[i].pe_number == pe_number) {</span></a>
<a name="960"><span class="lineNum">     960 </span>            :                         dev = &amp;p-&gt;devices[i];</a>
<a name="961"><span class="lineNum">     961 </span>            :                         break;</a>
<a name="962"><span class="lineNum">     962 </span>            :                 }</a>
<a name="963"><span class="lineNum">     963 </span>            :         }</a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :         if (!dev) {</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: couldn't find device with PE%llx\n&quot;, pe_number);</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="968"><span class="lineNum">     968 </span>            :         }</a>
<a name="969"><span class="lineNum">     969 </span>            : </a>
<a name="970"><span class="lineNum">     970 </span>            :         /* TODO: extend this to conform to OPAL injection standards */</a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :         if (type &gt; 1) {</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: invalid error injection type\n&quot;);</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 :         } else if (type == 1) {</span></a>
<a name="975"><span class="lineNum">     975 </span>            :                 /* Emulate fence mode. */</a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :                 npu_set_fence_state(p, true);</span></a>
<a name="977"><span class="lineNum">     977 </span>            :         } else {</a>
<a name="978"><span class="lineNum">     978 </span>            :                 /* Cause a freeze with an invalid MMIO read.  If the BAR is not</a>
<a name="979"><span class="lineNum">     979 </span>            :                  * enabled, this will checkstop the machine.</a>
<a name="980"><span class="lineNum">     980 </span>            :                  */</a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :                 npu_dev_bar_update(p-&gt;chip_id, &amp;dev-&gt;bar, true);</span></a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :                 in_be64((void *)dev-&gt;bar.base);</span></a>
<a name="983"><span class="lineNum">     983 </span>            :         }</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span>            :         return OPAL_SUCCESS;</a>
<a name="986"><span class="lineNum">     986 </span>            : }</a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span>            : static const struct phb_ops npu_ops = {</a>
<a name="989"><span class="lineNum">     989 </span>            :         .cfg_read8              = npu_cfg_read8,</a>
<a name="990"><span class="lineNum">     990 </span>            :         .cfg_read16             = npu_cfg_read16,</a>
<a name="991"><span class="lineNum">     991 </span>            :         .cfg_read32             = npu_cfg_read32,</a>
<a name="992"><span class="lineNum">     992 </span>            :         .cfg_write8             = npu_cfg_write8,</a>
<a name="993"><span class="lineNum">     993 </span>            :         .cfg_write16            = npu_cfg_write16,</a>
<a name="994"><span class="lineNum">     994 </span>            :         .cfg_write32            = npu_cfg_write32,</a>
<a name="995"><span class="lineNum">     995 </span>            :         .choose_bus             = NULL,</a>
<a name="996"><span class="lineNum">     996 </span>            :         .get_reserved_pe_number = NULL,</a>
<a name="997"><span class="lineNum">     997 </span>            :         .device_init            = NULL,</a>
<a name="998"><span class="lineNum">     998 </span>            :         .phb_final_fixup        = npu_phb_final_fixup,</a>
<a name="999"><span class="lineNum">     999 </span>            :         .ioda_reset             = npu_ioda_reset,</a>
<a name="1000"><span class="lineNum">    1000 </span>            :         .papr_errinjct_reset    = NULL,</a>
<a name="1001"><span class="lineNum">    1001 </span>            :         .pci_reinit             = NULL,</a>
<a name="1002"><span class="lineNum">    1002 </span>            :         .set_phb_mem_window     = NULL,</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         .phb_mmio_enable        = NULL,</a>
<a name="1004"><span class="lineNum">    1004 </span>            :         .map_pe_mmio_window     = NULL,</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         .map_pe_dma_window      = npu_map_pe_dma_window,</a>
<a name="1006"><span class="lineNum">    1006 </span>            :         .map_pe_dma_window_real = npu_map_pe_dma_window_real,</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         .pci_msi_eoi            = NULL,</a>
<a name="1008"><span class="lineNum">    1008 </span>            :         .set_xive_pe            = NULL,</a>
<a name="1009"><span class="lineNum">    1009 </span>            :         .get_msi_32             = NULL,</a>
<a name="1010"><span class="lineNum">    1010 </span>            :         .get_msi_64             = NULL,</a>
<a name="1011"><span class="lineNum">    1011 </span>            :         .set_pe                 = npu_set_pe,</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         .set_peltv              = NULL,</a>
<a name="1013"><span class="lineNum">    1013 </span>            :         .eeh_freeze_status      = npu_freeze_status,</a>
<a name="1014"><span class="lineNum">    1014 </span>            :         .eeh_freeze_clear       = NULL,</a>
<a name="1015"><span class="lineNum">    1015 </span>            :         .eeh_freeze_set         = NULL,</a>
<a name="1016"><span class="lineNum">    1016 </span>            :         .next_error             = npu_eeh_next_error,</a>
<a name="1017"><span class="lineNum">    1017 </span>            :         .err_inject             = npu_err_inject,</a>
<a name="1018"><span class="lineNum">    1018 </span>            :         .get_diag_data2         = NULL,</a>
<a name="1019"><span class="lineNum">    1019 </span>            :         .set_capi_mode          = NULL,</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         .set_capp_recovery      = NULL,</a>
<a name="1021"><span class="lineNum">    1021 </span>            : };</a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 : static void assign_mmio_bars(uint32_t gcid, uint32_t xscom,</span></a>
<a name="1024"><span class="lineNum">    1024 </span>            :                              struct dt_node *npu_dn, uint64_t mm_win[2],</a>
<a name="1025"><span class="lineNum">    1025 </span>            :                              uint64_t at_bar[2])</a>
<a name="1026"><span class="lineNum">    1026 </span>            : {</a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineNoCov">          0 :         uint64_t mem_start, mem_end;</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         struct npu_dev_bar bar;</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         struct dt_node *link;</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span>            :         /* Configure BAR selection.</a>
<a name="1032"><span class="lineNum">    1032 </span>            :          *</a>
<a name="1033"><span class="lineNum">    1033 </span>            :          * Currently, each PHY contains 2 links and each link has 2</a>
<a name="1034"><span class="lineNum">    1034 </span>            :          * BARs. The first BAR is assigned to the DLTL region which is</a>
<a name="1035"><span class="lineNum">    1035 </span>            :          * what the kernel uses. The second BAR is either assigned to</a>
<a name="1036"><span class="lineNum">    1036 </span>            :          * either the PL or AT region or unassigned. The PL0/PL1/AT</a>
<a name="1037"><span class="lineNum">    1037 </span>            :          * MMIO regions are not exposed to the kernel so we assigned</a>
<a name="1038"><span class="lineNum">    1038 </span>            :          * them at the start of the available memory area followed by</a>
<a name="1039"><span class="lineNum">    1039 </span>            :          * the DLTL regions. So we end up with the following memory</a>
<a name="1040"><span class="lineNum">    1040 </span>            :          * map (assuming we're given a memory region starting at</a>
<a name="1041"><span class="lineNum">    1041 </span>            :          * 0x3fff000000000):</a>
<a name="1042"><span class="lineNum">    1042 </span>            :          *</a>
<a name="1043"><span class="lineNum">    1043 </span>            :          * Link#0-BAR#0: NTL/NDL BAR (128KB) - 0x3fff000420000</a>
<a name="1044"><span class="lineNum">    1044 </span>            :          * Link#0-BAR#1:     PL0 BAR (  2MB) - 0x3fff000000000</a>
<a name="1045"><span class="lineNum">    1045 </span>            :          * Link#1-BAR#0: NTL/NDL BAR (128KB) - 0x3fff000440000</a>
<a name="1046"><span class="lineNum">    1046 </span>            :          * Link#1-BAR#1:      AT BAR ( 64KB) - 0x3fff000400000</a>
<a name="1047"><span class="lineNum">    1047 </span>            :          * Link#2-BAR#0: NTL/NDL BAR (128KB) - 0x3fff000460000</a>
<a name="1048"><span class="lineNum">    1048 </span>            :          * Link#2-BAR#1:     PL1 BAR (  2MB) - 0x3fff000200000</a>
<a name="1049"><span class="lineNum">    1049 </span>            :          * Link#3-BAR#0: NTL/NDL BAR (128KB) - 0x3fff000480000</a>
<a name="1050"><span class="lineNum">    1050 </span>            :          * Link#3-BAR#1:  UNASSIGNED</a>
<a name="1051"><span class="lineNum">    1051 </span>            :          */</a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         xscom_write(gcid, xscom + NPU_AT_SCOM_OFFSET + NX_BAR,</span></a>
<a name="1053"><span class="lineNum">    1053 </span>            :                     0x0211000043500000UL);</a>
<a name="1054"><span class="lineNum">    1054 </span>            : </a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         xscom_read(gcid, npu_link_scom_base(npu_dn, xscom, 0) + NX_MMIO_BAR_0,</span></a>
<a name="1056"><span class="lineNum">    1056 </span>            :                    &amp;mem_start);</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         mem_start = GETFIELD(NX_MMIO_BAR_BASE, mem_start) &lt;&lt; 12;</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            : </a>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         xscom_read(gcid, npu_link_scom_base(npu_dn, xscom, 5) + NX_MMIO_BAR_0,</span></a>
<a name="1060"><span class="lineNum">    1060 </span>            :                    &amp;mem_end);</a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         mem_end = (GETFIELD(NX_MMIO_BAR_BASE, mem_end) &lt;&lt; 12) +</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 get_bar_size(mem_end);</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span>            :         /* PL0 BAR comes first at 0x3fff000000000 */</a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         bar.xscom = npu_link_scom_base(npu_dn, xscom, 0) + NX_MMIO_BAR_1;</span></a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         bar.base = mem_start;</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         bar.size = NX_MMIO_PL_SIZE;</span></a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         npu_dev_bar_update(gcid, &amp;bar, true);</span></a>
<a name="1069"><span class="lineNum">    1069 </span>            : </a>
<a name="1070"><span class="lineNum">    1070 </span>            :         /* PL1 BAR */</a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         bar.xscom = npu_link_scom_base(npu_dn, xscom, 4) + NX_MMIO_BAR_1;</span></a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         bar.base += bar.size;</span></a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         bar.size = NX_MMIO_PL_SIZE;</span></a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         npu_dev_bar_update(gcid, &amp;bar, true);</span></a>
<a name="1075"><span class="lineNum">    1075 </span>            : </a>
<a name="1076"><span class="lineNum">    1076 </span>            :         /* Then the AT BAR */</a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         bar.xscom = npu_link_scom_base(npu_dn, xscom, 1) + NX_MMIO_BAR_1;</span></a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         bar.base += bar.size;</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         bar.size = NX_MMIO_AT_SIZE;</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         at_bar[0] = bar.base;</span></a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         at_bar[1] = NX_MMIO_AT_SIZE;</span></a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         npu_dev_bar_update(gcid, &amp;bar, true);</span></a>
<a name="1083"><span class="lineNum">    1083 </span>            : </a>
<a name="1084"><span class="lineNum">    1084 </span>            :         /* Now we configure all the DLTL BARs. These are the ones</a>
<a name="1085"><span class="lineNum">    1085 </span>            :          * actually exposed to the kernel. */</a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         mm_win[0] = bar.base + bar.size;</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         dt_for_each_node(npu_dn, link) {</span></a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 uint32_t index;</span></a>
<a name="1089"><span class="lineNum">    1089 </span>            : </a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 index = dt_prop_get_u32(link, &quot;ibm,npu-link-index&quot;);</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                 bar.xscom = npu_link_scom_base(npu_dn, xscom, index) +</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            :                         NX_MMIO_BAR_0;</a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :                 bar.base += bar.size;</span></a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 bar.size = NX_MMIO_DL_SIZE;</span></a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 bar.base = ALIGN_UP(bar.base, bar.size);</span></a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 npu_dev_bar_update(gcid, &amp;bar, false);</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            :         }</a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         mm_win[1] = (bar.base + bar.size) - mm_win[0];</span></a>
<a name="1099"><span class="lineNum">    1099 </span>            : </a>
<a name="1100"><span class="lineNum">    1100 </span>            :         /* If we weren't given enough room to setup all the BARs we</a>
<a name="1101"><span class="lineNum">    1101 </span>            :          * require it's better to crash here than risk creating</a>
<a name="1102"><span class="lineNum">    1102 </span>            :          * overlapping BARs which will xstop the machine randomly in</a>
<a name="1103"><span class="lineNum">    1103 </span>            :          * the future.*/</a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :         assert(bar.base + bar.size &lt;= mem_end);</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span>            : /* Probe NPU device node and create PCI root device node</a>
<a name="1108"><span class="lineNum">    1108 </span>            :  * accordingly. The NPU deivce node should specify number</a>
<a name="1109"><span class="lineNum">    1109 </span>            :  * of links and xscom base address to access links.</a>
<a name="1110"><span class="lineNum">    1110 </span>            :  */</a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 : static void npu_probe_phb(struct dt_node *dn)</span></a>
<a name="1112"><span class="lineNum">    1112 </span>            : {</a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         struct dt_node *np;</span></a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         uint32_t gcid, index, phb_index, xscom;</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         uint64_t at_bar[2], mm_win[2];</span></a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         uint32_t links;</span></a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         char *path;</span></a>
<a name="1118"><span class="lineNum">    1118 </span>            : </a>
<a name="1119"><span class="lineNum">    1119 </span>            :         /* Retrieve chip id */</a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         path = dt_get_path(dn);</span></a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         gcid = dt_get_chip_id(dn);</span></a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :         index = dt_prop_get_u32(dn, &quot;ibm,npu-index&quot;);</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         phb_index = dt_prop_get_u32(dn, &quot;ibm,phb-index&quot;);</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         links = dt_prop_get_u32(dn, &quot;ibm,npu-links&quot;);</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;Chip %d Found NPU%d (%d links) at %s\n&quot;,</span></a>
<a name="1126"><span class="lineNum">    1126 </span>            :               gcid, index, links, path);</a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         free(path);</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            : </a>
<a name="1129"><span class="lineNum">    1129 </span>            :         /* Retrieve xscom base addr */</a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         xscom = dt_get_address(dn, 0, NULL);</span></a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;   XSCOM Base:  %08x\n&quot;, xscom);</span></a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         assign_mmio_bars(gcid, xscom, dn, mm_win, at_bar);</span></a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;   AT BAR:      %016llx (%lldKB)\n&quot;,</span></a>
<a name="1135"><span class="lineNum">    1135 </span>            :               at_bar[0], at_bar[1] / 0x400);</a>
<a name="1136"><span class="lineNum">    1136 </span>            : </a>
<a name="1137"><span class="lineNum">    1137 </span>            :         /* Create PCI root device node */</a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         np = dt_new_addr(dt_root, &quot;pciex&quot;, at_bar[0]);</span></a>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         assert(np);</span></a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;compatible&quot;,</span></a>
<a name="1142"><span class="lineNum">    1142 </span>            :                                 &quot;ibm,power8-npu-pciex&quot;, &quot;ibm,ioda2-npu-phb&quot;);</a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         dt_add_property_strings(np, &quot;device_type&quot;, &quot;pciex&quot;);</span></a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         dt_add_property(np, &quot;reg&quot;, at_bar, sizeof(at_bar));</span></a>
<a name="1145"><span class="lineNum">    1145 </span>            : </a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,phb-index&quot;, phb_index);</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,npu-index&quot;, index);</span></a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,chip-id&quot;, gcid);</span></a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,xscom-base&quot;, xscom);</span></a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,npcq&quot;, dn-&gt;phandle);</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,links&quot;, links);</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         dt_add_property(np, &quot;ibm,mmio-window&quot;, mm_win, sizeof(mm_win));</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,phb-diag-data-size&quot;, 0);</span></a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span>            :         /* Disable fast reboot - not currently supported */</a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         disable_fast_reboot(&quot;NVLink device enabled&quot;);</span></a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1158"><span class="lineNum">    1158 </span>            : </a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 : static void npu_dev_populate_vendor_cap(struct npu_dev_cap *cap)</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            : {</a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         struct npu_dev *dev = cap-&gt;dev;</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev-&gt;pvd;</span></a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         uint32_t offset = cap-&gt;start;</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         uint8_t val;</span></a>
<a name="1165"><span class="lineNum">    1165 </span>            : </a>
<a name="1166"><span class="lineNum">    1166 </span>            :         /* Add length and version information */</a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         val = cap-&gt;end - cap-&gt;start;</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, offset + 2, 1, val);</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, offset + 3, 1, OPAL_NPU_VERSION);</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         offset += 4;</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            : </a>
<a name="1172"><span class="lineNum">    1172 </span>            :         /* Defaults when the trap can't handle the read/write (eg. due</a>
<a name="1173"><span class="lineNum">    1173 </span>            :          * to reading/writing less than 4 bytes). */</a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         val = 0x0;</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, offset, 4, val);</span></a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, offset + 4, 4, val);</span></a>
<a name="1177"><span class="lineNum">    1177 </span>            : </a>
<a name="1178"><span class="lineNum">    1178 </span>            :         /* Create a trap for AT/PL procedures */</a>
<a name="1179"><span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, offset, 8,</span></a>
<a name="1180"><span class="lineNum">    1180 </span>            :                             PCI_REG_FLAG_READ | PCI_REG_FLAG_WRITE,</a>
<a name="1181"><span class="lineNum">    1181 </span>            :                             npu_dev_procedure, NULL);</a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         offset += 8;</span></a>
<a name="1183"><span class="lineNum">    1183 </span>            : </a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, offset, 1, dev-&gt;index);</span></a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1186"><span class="lineNum">    1186 </span>            : </a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 : static void npu_dev_populate_pcie_cap(struct npu_dev_cap *cap)</span></a>
<a name="1188"><span class="lineNum">    1188 </span>            : {</a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         struct npu_dev *dev = cap-&gt;dev;</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev-&gt;pvd;</span></a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         uint32_t base = cap-&gt;start;</span></a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         uint32_t val;</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            : </a>
<a name="1194"><span class="lineNum">    1194 </span>            :         /* Sanity check on capability ID */</a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         if (cap-&gt;id != PCI_CFG_CAP_ID_EXP) {</span></a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 prlog(PR_NOTICE, &quot;%s: Invalid capability ID %d (%d)\n&quot;,</span></a>
<a name="1197"><span class="lineNum">    1197 </span>            :                       __func__, cap-&gt;id, PCI_CFG_CAP_ID_EXP);</a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1199"><span class="lineNum">    1199 </span>            :         }</a>
<a name="1200"><span class="lineNum">    1200 </span>            : </a>
<a name="1201"><span class="lineNum">    1201 </span>            :         /* Sanity check on spanned registers */</a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         if ((cap-&gt;end - cap-&gt;start) &lt; PCIE_CAP_START) {</span></a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                 prlog(PR_NOTICE, &quot;%s: Invalid reg region [%x, %x] for cap %d\n&quot;,</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            :                       __func__, cap-&gt;start, cap-&gt;end, cap-&gt;id);</a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1206"><span class="lineNum">    1206 </span>            :         }</a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span>            :         /* 0x00 - ID/PCIE capability */</a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         val = cap-&gt;id;</span></a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         val |= ((0x2 &lt;&lt; 16) | (PCIE_TYPE_ENDPOINT &lt;&lt; 20));</span></a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base, 4, val);</span></a>
<a name="1212"><span class="lineNum">    1212 </span>            : </a>
<a name="1213"><span class="lineNum">    1213 </span>            :         /* 0x04 - Device capability</a>
<a name="1214"><span class="lineNum">    1214 </span>            :          *</a>
<a name="1215"><span class="lineNum">    1215 </span>            :          * We should support FLR. Otherwise, it might have</a>
<a name="1216"><span class="lineNum">    1216 </span>            :          * problem passing it through to userland via Linux</a>
<a name="1217"><span class="lineNum">    1217 </span>            :          * VFIO infrastructure</a>
<a name="1218"><span class="lineNum">    1218 </span>            :          */</a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         val = ((PCIE_MPSS_128) |</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            :                (PCIE_PHANTOM_NONE &lt;&lt; 3) |</a>
<a name="1221"><span class="lineNum">    1221 </span>            :                (PCIE_L0SL_MAX_NO_LIMIT &lt;&lt; 6) |</a>
<a name="1222"><span class="lineNum">    1222 </span>            :                (PCIE_L1L_MAX_NO_LIMIT &lt;&lt; 9) |</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                (PCICAP_EXP_DEVCAP_FUNC_RESET));</a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_DEVCAP, 4, val);</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, base + PCICAP_EXP_DEVCTL, 2,</span></a>
<a name="1227"><span class="lineNum">    1227 </span>            :                             PCI_REG_FLAG_WRITE,</a>
<a name="1228"><span class="lineNum">    1228 </span>            :                             npu_dev_cfg_exp_devcap, NULL);</a>
<a name="1229"><span class="lineNum">    1229 </span>            : </a>
<a name="1230"><span class="lineNum">    1230 </span>            :         /* 0x08 - Device control and status */</a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, base + PCICAP_EXP_DEVCTL, 4, 0x00002810,</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            :                          0xffff0000, 0x000f0000);</a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span>            :         /* 0x0c - Link capability */</a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         val = (PCIE_LSPEED_VECBIT_2 | (PCIE_LWIDTH_1X &lt;&lt; 4));</span></a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_LCAP, 4, val);</span></a>
<a name="1237"><span class="lineNum">    1237 </span>            : </a>
<a name="1238"><span class="lineNum">    1238 </span>            :         /* 0x10 - Link control and status */</a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, base + PCICAP_EXP_LCTL, 4, 0x00130000,</span></a>
<a name="1240"><span class="lineNum">    1240 </span>            :                          0xfffff000, 0xc0000000);</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            :         /* 0x14 - Slot capability */</a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_SLOTCAP, 4, 0x00000000);</span></a>
<a name="1244"><span class="lineNum">    1244 </span>            : </a>
<a name="1245"><span class="lineNum">    1245 </span>            :         /* 0x18 - Slot control and status */</a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_SLOTCTL, 4, 0x00000000);</span></a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span>            :         /* 0x1c - Root control and capability */</a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, base + PCICAP_EXP_RC, 4, 0x00000000,</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            :                          0xffffffe0, 0x00000000);</a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span>            :         /* 0x20 - Root status */</a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, base + PCICAP_EXP_RSTAT, 4, 0x00000000,</span></a>
<a name="1254"><span class="lineNum">    1254 </span>            :                          0xffffffff, 0x00010000);</a>
<a name="1255"><span class="lineNum">    1255 </span>            : </a>
<a name="1256"><span class="lineNum">    1256 </span>            :         /* 0x24 - Device capability 2 */</a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCIECAP_EXP_DCAP2, 4, 0x00000000);</span></a>
<a name="1258"><span class="lineNum">    1258 </span>            : </a>
<a name="1259"><span class="lineNum">    1259 </span>            :         /* 0x28 - Device Control and status 2 */</a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, base + PCICAP_EXP_DCTL2, 4, 0x00070000,</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            :                          0xffff0000, 0x00000000);</a>
<a name="1262"><span class="lineNum">    1262 </span>            : </a>
<a name="1263"><span class="lineNum">    1263 </span>            :         /* 0x2c - Link capability 2 */</a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_LCAP2, 4, 0x00000007);</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span>            :         /* 0x30 - Link control and status 2 */</a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, base + PCICAP_EXP_LCTL2, 4, 0x00000003,</span></a>
<a name="1268"><span class="lineNum">    1268 </span>            :                          0xffff0000, 0x00200000);</a>
<a name="1269"><span class="lineNum">    1269 </span>            : </a>
<a name="1270"><span class="lineNum">    1270 </span>            :         /* 0x34 - Slot capability 2 */</a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_SCAP2, 4, 0x00000000);</span></a>
<a name="1272"><span class="lineNum">    1272 </span>            : </a>
<a name="1273"><span class="lineNum">    1273 </span>            :         /* 0x38 - Slot control and status 2 */</a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, base + PCICAP_EXP_SCTL2, 4, 0x00000000);</span></a>
<a name="1275"><span class="lineNum">    1275 </span>            : }</a>
<a name="1276"><span class="lineNum">    1276 </span>            : </a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 : static struct npu_dev_cap *npu_dev_create_capability(struct npu_dev *dev,</span></a>
<a name="1278"><span class="lineNum">    1278 </span>            :                                   void (*populate)(struct npu_dev_cap *),</a>
<a name="1279"><span class="lineNum">    1279 </span>            :                                   uint16_t id,</a>
<a name="1280"><span class="lineNum">    1280 </span>            :                                   uint16_t start,</a>
<a name="1281"><span class="lineNum">    1281 </span>            :                                   uint16_t end)</a>
<a name="1282"><span class="lineNum">    1282 </span>            : {</a>
<a name="1283"><span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         struct npu_dev_cap *cap;</span></a>
<a name="1284"><span class="lineNum">    1284 </span>            : </a>
<a name="1285"><span class="lineNum">    1285 </span>            :         /* Check if the capability is existing */</a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         cap = npu_dev_find_capability(dev, id);</span></a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         if (cap)</span></a>
<a name="1288"><span class="lineNum">    1288 </span>            :                 return cap;</a>
<a name="1289"><span class="lineNum">    1289 </span>            : </a>
<a name="1290"><span class="lineNum">    1290 </span>            :         /* Allocate new one */</a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         cap = zalloc(sizeof(struct npu_dev_cap));</span></a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         assert(cap);</span></a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span>            :         /* Put it into the pool */</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         cap-&gt;id         = id;</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         cap-&gt;start      = start;</span></a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         cap-&gt;end        = end;</span></a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         cap-&gt;dev        = dev;</span></a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         cap-&gt;populate        = populate;</span></a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         list_add_tail(&amp;dev-&gt;capabilities, &amp;cap-&gt;link);</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            : </a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         return cap;</span></a>
<a name="1303"><span class="lineNum">    1303 </span>            : }</a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineNoCov">          0 : static struct npu_dev_cap *npu_dev_find_capability(struct npu_dev *dev,</span></a>
<a name="1306"><span class="lineNum">    1306 </span>            :                                                    uint16_t id)</a>
<a name="1307"><span class="lineNum">    1307 </span>            : {</a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         struct npu_dev_cap *cap;</span></a>
<a name="1309"><span class="lineNum">    1309 </span>            : </a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         list_for_each(&amp;dev-&gt;capabilities, cap, link) {</span></a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                 if (cap-&gt;id == id)</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                         return cap;</span></a>
<a name="1313"><span class="lineNum">    1313 </span>            :         }</a>
<a name="1314"><span class="lineNum">    1314 </span>            : </a>
<a name="1315"><span class="lineNum">    1315 </span>            :         return NULL;</a>
<a name="1316"><span class="lineNum">    1316 </span>            : }</a>
<a name="1317"><span class="lineNum">    1317 </span>            : </a>
<a name="1318"><span class="lineNum">    1318 </span>            : /*</a>
<a name="1319"><span class="lineNum">    1319 </span>            :  * All capabilities should be put into the device capability</a>
<a name="1320"><span class="lineNum">    1320 </span>            :  * list according to register offset in ascending order for</a>
<a name="1321"><span class="lineNum">    1321 </span>            :  * easy access at later point.</a>
<a name="1322"><span class="lineNum">    1322 </span>            :  */</a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 : static void npu_dev_create_capabilities(struct npu_dev *dev)</span></a>
<a name="1324"><span class="lineNum">    1324 </span>            : {</a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         list_head_init(&amp;dev-&gt;capabilities);</span></a>
<a name="1326"><span class="lineNum">    1326 </span>            : </a>
<a name="1327"><span class="lineNum">    1327 </span>            :         /* PCI express capability */</a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         npu_dev_create_capability(dev, npu_dev_populate_pcie_cap,</span></a>
<a name="1329"><span class="lineNum">    1329 </span>            :                                   PCI_CFG_CAP_ID_EXP, PCIE_CAP_START,</a>
<a name="1330"><span class="lineNum">    1330 </span>            :                                   PCIE_CAP_END);</a>
<a name="1331"><span class="lineNum">    1331 </span>            : </a>
<a name="1332"><span class="lineNum">    1332 </span>            :         /* Vendor specific capability */</a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         npu_dev_create_capability(dev, npu_dev_populate_vendor_cap,</span></a>
<a name="1334"><span class="lineNum">    1334 </span>            :                                   PCI_CFG_CAP_ID_VENDOR, VENDOR_CAP_START,</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                                   VENDOR_CAP_END);</a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 : static void npu_dev_create_cfg(struct npu_dev *dev)</span></a>
<a name="1339"><span class="lineNum">    1339 </span>            : {</a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         struct pci_virt_device *pvd = dev-&gt;pvd;</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         struct npu_dev_cap *cap;</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         uint32_t offset;</span></a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         uint32_t last_cap_offset;</span></a>
<a name="1344"><span class="lineNum">    1344 </span>            : </a>
<a name="1345"><span class="lineNum">    1345 </span>            :         /* 0x00 - Vendor/Device ID */</a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_VENDOR_ID, 4, 0x04ea1014);</span></a>
<a name="1347"><span class="lineNum">    1347 </span>            : </a>
<a name="1348"><span class="lineNum">    1348 </span>            :         /* 0x04 - Command/Status</a>
<a name="1349"><span class="lineNum">    1349 </span>            :          *</a>
<a name="1350"><span class="lineNum">    1350 </span>            :          * Create one trap to trace toggling memory BAR enable bit</a>
<a name="1351"><span class="lineNum">    1351 </span>            :          */</a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_CMD, 4, 0x00100000, 0xffb802b8,</span></a>
<a name="1353"><span class="lineNum">    1353 </span>            :                          0xf9000000);</a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, PCI_CFG_CMD, 1, PCI_REG_FLAG_WRITE,</span></a>
<a name="1356"><span class="lineNum">    1356 </span>            :                             npu_dev_cfg_write_cmd, NULL);</a>
<a name="1357"><span class="lineNum">    1357 </span>            : </a>
<a name="1358"><span class="lineNum">    1358 </span>            :         /* 0x08 - Rev/Class/Cache */</a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_REV_ID, 4, 0x06800100);</span></a>
<a name="1360"><span class="lineNum">    1360 </span>            : </a>
<a name="1361"><span class="lineNum">    1361 </span>            :         /* 0x0c - CLS/Latency Timer/Header/BIST */</a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_CACHE_LINE_SIZE, 4, 0x00800000);</span></a>
<a name="1363"><span class="lineNum">    1363 </span>            : </a>
<a name="1364"><span class="lineNum">    1364 </span>            :         /* 0x10 - BARs, always 64-bits non-prefetchable</a>
<a name="1365"><span class="lineNum">    1365 </span>            :          *</a>
<a name="1366"><span class="lineNum">    1366 </span>            :          * Each emulated device represents one link and therefore</a>
<a name="1367"><span class="lineNum">    1367 </span>            :          * there is one BAR for the associated DLTL region.</a>
<a name="1368"><span class="lineNum">    1368 </span>            :          */</a>
<a name="1369"><span class="lineNum">    1369 </span>            : </a>
<a name="1370"><span class="lineNum">    1370 </span>            :         /* Low 32-bits */</a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR0, 4,</span></a>
<a name="1372"><span class="lineNum">    1372 </span>            :                          (dev-&gt;bar.base &amp; 0xfffffff0) | dev-&gt;bar.flags,</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                          0x0000000f, 0x00000000);</a>
<a name="1374"><span class="lineNum">    1374 </span>            : </a>
<a name="1375"><span class="lineNum">    1375 </span>            :         /* High 32-bits */</a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT(pvd, PCI_CFG_BAR1, 4, (dev-&gt;bar.base &gt;&gt; 32),</span></a>
<a name="1377"><span class="lineNum">    1377 </span>            :                          0x00000000, 0x00000000);</a>
<a name="1378"><span class="lineNum">    1378 </span>            : </a>
<a name="1379"><span class="lineNum">    1379 </span>            :         /*</a>
<a name="1380"><span class="lineNum">    1380 </span>            :          * Create trap. Writting 0xFF's to BAR registers should be</a>
<a name="1381"><span class="lineNum">    1381 </span>            :          * trapped and return size on next read</a>
<a name="1382"><span class="lineNum">    1382 </span>            :          */</a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         pci_virt_add_filter(pvd, PCI_CFG_BAR0, 8,</span></a>
<a name="1384"><span class="lineNum">    1384 </span>            :                             PCI_REG_FLAG_READ | PCI_REG_FLAG_WRITE,</a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                             npu_dev_cfg_bar, &amp;dev-&gt;bar);</span></a>
<a name="1386"><span class="lineNum">    1386 </span>            : </a>
<a name="1387"><span class="lineNum">    1387 </span>            :         /* 0x18/1c/20/24 - Disabled BAR#2/3/4/5</a>
<a name="1388"><span class="lineNum">    1388 </span>            :          *</a>
<a name="1389"><span class="lineNum">    1389 </span>            :          * Mark those BARs readonly so that 0x0 will be returned when</a>
<a name="1390"><span class="lineNum">    1390 </span>            :          * probing the length and the BARs will be skipped.</a>
<a name="1391"><span class="lineNum">    1391 </span>            :          */</a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_BAR2, 4, 0x00000000);</span></a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_BAR3, 4, 0x00000000);</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_BAR4, 4, 0x00000000);</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_BAR5, 4, 0x00000000);</span></a>
<a name="1396"><span class="lineNum">    1396 </span>            : </a>
<a name="1397"><span class="lineNum">    1397 </span>            :         /* 0x28 - Cardbus CIS pointer */</a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_CARDBUS_CIS, 4, 0x00000000);</span></a>
<a name="1399"><span class="lineNum">    1399 </span>            : </a>
<a name="1400"><span class="lineNum">    1400 </span>            :         /* 0x2c - Subsystem ID */</a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_SUBSYS_VENDOR_ID, 4, 0x00000000);</span></a>
<a name="1402"><span class="lineNum">    1402 </span>            : </a>
<a name="1403"><span class="lineNum">    1403 </span>            :         /* 0x30 - ROM BAR</a>
<a name="1404"><span class="lineNum">    1404 </span>            :          *</a>
<a name="1405"><span class="lineNum">    1405 </span>            :          * Force its size to be zero so that the kernel will skip</a>
<a name="1406"><span class="lineNum">    1406 </span>            :          * probing the ROM BAR. We needn't emulate ROM BAR.</a>
<a name="1407"><span class="lineNum">    1407 </span>            :          */</a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_ROMBAR, 4, 0xffffffff);</span></a>
<a name="1409"><span class="lineNum">    1409 </span>            : </a>
<a name="1410"><span class="lineNum">    1410 </span>            :         /* 0x34 - PCI Capability</a>
<a name="1411"><span class="lineNum">    1411 </span>            :          *</a>
<a name="1412"><span class="lineNum">    1412 </span>            :          * By default, we don't have any capabilities</a>
<a name="1413"><span class="lineNum">    1413 </span>            :          */</a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_CAP, 4, 0x00000000);</span></a>
<a name="1415"><span class="lineNum">    1415 </span>            : </a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         last_cap_offset = PCI_CFG_CAP - 1;</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :         list_for_each(&amp;dev-&gt;capabilities, cap, link) {</span></a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 offset = cap-&gt;start;</span></a>
<a name="1419"><span class="lineNum">    1419 </span>            : </a>
<a name="1420"><span class="lineNum">    1420 </span>            :                 /* Initialize config space for the capability */</a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                 if (cap-&gt;populate)</span></a>
<a name="1422"><span class="lineNum">    1422 </span><span class="lineNoCov">          0 :                         cap-&gt;populate(cap);</span></a>
<a name="1423"><span class="lineNum">    1423 </span>            : </a>
<a name="1424"><span class="lineNum">    1424 </span>            :                 /* Add capability header */</a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_INIT_RO(pvd, offset, 2, cap-&gt;id);</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            : </a>
<a name="1427"><span class="lineNum">    1427 </span>            :                 /* Update the next capability pointer */</a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_NORMAL_WR(pvd, last_cap_offset + 1, 1, offset);</span></a>
<a name="1429"><span class="lineNum">    1429 </span>            : </a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 last_cap_offset = offset;</span></a>
<a name="1431"><span class="lineNum">    1431 </span>            :         }</a>
<a name="1432"><span class="lineNum">    1432 </span>            : </a>
<a name="1433"><span class="lineNum">    1433 </span>            :         /* 0x38 - Reserved */</a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         PCI_VIRT_CFG_INIT_RO(pvd, 0x38, 4, 0x00000000);</span></a>
<a name="1435"><span class="lineNum">    1435 </span>            : </a>
<a name="1436"><span class="lineNum">    1436 </span>            :         /* 0x3c - INT line/pin/Minimal grant/Maximal latency */</a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         if (!(dev-&gt;index % 2))</span></a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_INT_LINE, 4, 0x00000100);</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            :         else</a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 PCI_VIRT_CFG_INIT_RO(pvd, PCI_CFG_INT_LINE, 4, 0x00000200);</span></a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 : static uint32_t npu_allocate_bdfn(struct npu *p, uint32_t group)</span></a>
<a name="1444"><span class="lineNum">    1444 </span>            : {</a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="1446"><span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         int bdfn = (group &lt;&lt; 3);</span></a>
<a name="1447"><span class="lineNum">    1447 </span>            : </a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; p-&gt;total_devices; i++) {</span></a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                 if ((p-&gt;devices[i].pvd-&gt;bdfn &amp; 0xf8) == (bdfn &amp; 0xf8))</span></a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                         bdfn++;</span></a>
<a name="1451"><span class="lineNum">    1451 </span>            :         }</a>
<a name="1452"><span class="lineNum">    1452 </span>            : </a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :         return bdfn;</span></a>
<a name="1454"><span class="lineNum">    1454 </span>            : }</a>
<a name="1455"><span class="lineNum">    1455 </span>            : </a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineNoCov">          0 : static void npu_create_devices(struct dt_node *dn, struct npu *p)</span></a>
<a name="1457"><span class="lineNum">    1457 </span>            : {</a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         struct npu_dev *dev;</span></a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         struct dt_node *npu_dn, *link;</span></a>
<a name="1460"><span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         uint32_t bdfn, npu_phandle, index = 0;</span></a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 :         uint64_t buid_reg;</span></a>
<a name="1462"><span class="lineNum">    1462 </span><span class="lineNoCov">          0 :         uint64_t lsisrcid;</span></a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         uint64_t buid;</span></a>
<a name="1464"><span class="lineNum">    1464 </span>            : </a>
<a name="1465"><span class="lineNum">    1465 </span>            : </a>
<a name="1466"><span class="lineNum">    1466 </span>            :         /* The bits in the LSI ID Base register are always compared and</a>
<a name="1467"><span class="lineNum">    1467 </span>            :          * can be set to 0 in the buid base and mask fields.  The</a>
<a name="1468"><span class="lineNum">    1468 </span>            :          * buid (bus unit id) is the full irq minus the last 4 bits. */</a>
<a name="1469"><span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         lsisrcid = GETFIELD(NPU_LSI_SRC_ID_BASE, NPU_LSI_SRC_ID_BASE);</span></a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         buid = p8_chip_irq_block_base(p-&gt;chip_id, P8_IRQ_BLOCK_MISC) &gt;&gt; 4;</span></a>
<a name="1471"><span class="lineNum">    1471 </span>            : </a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         buid_reg = SETFIELD(NP_IRQ_LEVELS, NP_BUID_ENABLE, ~0);</span></a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         buid_reg = SETFIELD(NP_BUID_MASK, buid_reg, ~lsisrcid);</span></a>
<a name="1474"><span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         buid_reg = SETFIELD(NP_BUID_BASE, buid_reg, (buid &amp; ~lsisrcid));</span></a>
<a name="1475"><span class="lineNum">    1475 </span>            : </a>
<a name="1476"><span class="lineNum">    1476 </span>            :         /* Get the npu node which has the links which we expand here</a>
<a name="1477"><span class="lineNum">    1477 </span>            :          * into pci like devices attached to our emulated phb. */</a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineNoCov">          0 :         npu_phandle = dt_prop_get_u32(dn, &quot;ibm,npcq&quot;);</span></a>
<a name="1479"><span class="lineNum">    1479 </span><span class="lineNoCov">          0 :         npu_dn = dt_find_by_phandle(dt_root, npu_phandle);</span></a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         assert(npu_dn);</span></a>
<a name="1481"><span class="lineNum">    1481 </span>            : </a>
<a name="1482"><span class="lineNum">    1482 </span>            :         /* Walk the link@x nodes to initialize devices */</a>
<a name="1483"><span class="lineNum">    1483 </span><span class="lineNoCov">          0 :         p-&gt;total_devices = 0;</span></a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineNoCov">          0 :         p-&gt;phb.scan_map = 0;</span></a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineNoCov">          0 :         list_head_init(&amp;p-&gt;phb.virt_devices);</span></a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         dt_for_each_compatible(npu_dn, link, &quot;ibm,npu-link&quot;) {</span></a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 struct npu_dev_bar *bar;</span></a>
<a name="1488"><span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                 uint32_t group_id;</span></a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 uint64_t val;</span></a>
<a name="1490"><span class="lineNum">    1490 </span>            : </a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                 dev = &amp;p-&gt;devices[index];</span></a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 dev-&gt;index = dt_prop_get_u32(link, &quot;ibm,npu-link-index&quot;);</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 dev-&gt;xscom = npu_link_scom_base(npu_dn, p-&gt;xscom_base,</span></a>
<a name="1494"><span class="lineNum">    1494 </span>            :                                                 dev-&gt;index);</a>
<a name="1495"><span class="lineNum">    1495 </span>            : </a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 dev-&gt;npu = p;</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 dev-&gt;dt_node = link;</span></a>
<a name="1498"><span class="lineNum">    1498 </span>            : </a>
<a name="1499"><span class="lineNum">    1499 </span>            :                 /* We don't support MMIO PHY access yet */</a>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                 dev-&gt;pl_base = NULL;</span></a>
<a name="1501"><span class="lineNum">    1501 </span>            : </a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                 group_id = dt_prop_get_u32(link, &quot;ibm,npu-group-id&quot;);</span></a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                 bdfn = npu_allocate_bdfn(p, group_id);</span></a>
<a name="1504"><span class="lineNum">    1504 </span>            : </a>
<a name="1505"><span class="lineNum">    1505 </span>            :                 /* This must be done after calling</a>
<a name="1506"><span class="lineNum">    1506 </span>            :                  * npu_allocate_bdfn() */</a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                 p-&gt;total_devices++;</span></a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                 p-&gt;phb.scan_map |= 0x1 &lt;&lt; ((bdfn &amp; 0xf8) &gt;&gt; 3);</span></a>
<a name="1509"><span class="lineNum">    1509 </span>            : </a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                 dev-&gt;pl_xscom_base = dt_prop_get_u64(link, &quot;ibm,npu-phy&quot;);</span></a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                 dev-&gt;lane_mask = dt_prop_get_u32(link, &quot;ibm,npu-lane-mask&quot;);</span></a>
<a name="1512"><span class="lineNum">    1512 </span>            : </a>
<a name="1513"><span class="lineNum">    1513 </span>            :                 /* Setup BUID/ISRN */</a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                 xscom_write(p-&gt;chip_id, dev-&gt;xscom + NX_NP_BUID, buid_reg);</span></a>
<a name="1515"><span class="lineNum">    1515 </span>            : </a>
<a name="1516"><span class="lineNum">    1516 </span>            :                 /* Create PCI virtual device */</a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 dev-&gt;pvd = pci_virt_add_device(&amp;p-&gt;phb, bdfn, NPU_DEV_CFG_SIZE, dev);</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 assert(dev-&gt;pvd);</span></a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                 bar = &amp;dev-&gt;bar;</span></a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                 bar-&gt;flags = (PCI_CFG_BAR_TYPE_MEM |</span></a>
<a name="1521"><span class="lineNum">    1521 </span>            :                               PCI_CFG_BAR_MEM64);</a>
<a name="1522"><span class="lineNum">    1522 </span>            : </a>
<a name="1523"><span class="lineNum">    1523 </span>            :                 /* Update BAR info */</a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 bar-&gt;xscom = dev-&gt;xscom + NX_MMIO_BAR_0;</span></a>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                 xscom_read(p-&gt;chip_id, bar-&gt;xscom, &amp;val);</span></a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                 bar-&gt;base  = GETFIELD(NX_MMIO_BAR_BASE, val) &lt;&lt; 12;</span></a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                 bar-&gt;size = get_bar_size(val);</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            : </a>
<a name="1529"><span class="lineNum">    1529 </span>            :                 /*</a>
<a name="1530"><span class="lineNum">    1530 </span>            :                  * The config space is initialised with the BARs</a>
<a name="1531"><span class="lineNum">    1531 </span>            :                  * disabled, so make sure it is actually disabled in</a>
<a name="1532"><span class="lineNum">    1532 </span>            :                  * hardware.</a>
<a name="1533"><span class="lineNum">    1533 </span>            :                  */</a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 npu_dev_bar_update(p-&gt;chip_id, bar, false);</span></a>
<a name="1535"><span class="lineNum">    1535 </span>            : </a>
<a name="1536"><span class="lineNum">    1536 </span>            :                 /* Initialize capabilities */</a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                 npu_dev_create_capabilities(dev);</span></a>
<a name="1538"><span class="lineNum">    1538 </span>            : </a>
<a name="1539"><span class="lineNum">    1539 </span>            :                 /* Initialize config space */</a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 npu_dev_create_cfg(dev);</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            : </a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                 index++;</span></a>
<a name="1543"><span class="lineNum">    1543 </span>            :         }</a>
<a name="1544"><span class="lineNum">    1544 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1545"><span class="lineNum">    1545 </span>            : </a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineNoCov">          0 : static void npu_add_phb_properties(struct npu *p)</span></a>
<a name="1547"><span class="lineNum">    1547 </span>            : {</a>
<a name="1548"><span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         struct dt_node *np = p-&gt;phb.dt_node;</span></a>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 :         uint32_t icsp = get_ics_phandle();</span></a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         uint64_t tkill, mm_base, mm_size;</span></a>
<a name="1551"><span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         uint32_t base_lsi = p-&gt;base_lsi;</span></a>
<a name="1552"><span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         uint32_t map[] = {</span></a>
<a name="1553"><span class="lineNum">    1553 </span>            :                 /* Dev 0 INT#A (used by fn0) */</a>
<a name="1554"><span class="lineNum">    1554 </span>            :                 0x0000, 0x0, 0x0, 0x1, icsp, base_lsi + NPU_LSI_INT_DL0, 1,</a>
<a name="1555"><span class="lineNum">    1555 </span>            :                 /* Dev 0 INT#B (used by fn1) */</a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                 0x0000, 0x0, 0x0, 0x2, icsp, base_lsi + NPU_LSI_INT_DL1, 1,</span></a>
<a name="1557"><span class="lineNum">    1557 </span>            :                 /* Dev 1 INT#A (used by fn0) */</a>
<a name="1558"><span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                 0x0800, 0x0, 0x0, 0x1, icsp, base_lsi + NPU_LSI_INT_DL2, 1,</span></a>
<a name="1559"><span class="lineNum">    1559 </span>            :                 /* Dev 1 INT#B (used by fn1) */</a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                 0x0800, 0x0, 0x0, 0x2, icsp, base_lsi + NPU_LSI_INT_DL3, 1,</span></a>
<a name="1561"><span class="lineNum">    1561 </span>            :         };</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         /* Mask is bus, device and INT# */</a>
<a name="1563"><span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         uint32_t mask[] = {0xf800, 0x0, 0x0, 0x7};</span></a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         char slotbuf[32];</span></a>
<a name="1565"><span class="lineNum">    1565 </span>            : </a>
<a name="1566"><span class="lineNum">    1566 </span>            :         /* Add various properties that HB doesn't have to</a>
<a name="1567"><span class="lineNum">    1567 </span>            :          * add, some of them simply because they result from</a>
<a name="1568"><span class="lineNum">    1568 </span>            :          * policy decisions made in skiboot rather than in HB</a>
<a name="1569"><span class="lineNum">    1569 </span>            :          * such as the MMIO windows going to PCI, interrupts,</a>
<a name="1570"><span class="lineNum">    1570 </span>            :          * etc.</a>
<a name="1571"><span class="lineNum">    1571 </span>            :          */</a>
<a name="1572"><span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#address-cells&quot;, 3);</span></a>
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#size-cells&quot;, 2);</span></a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;#interrupt-cells&quot;, 1);</span></a>
<a name="1575"><span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;bus-range&quot;, 0, 0xff);</span></a>
<a name="1576"><span class="lineNum">    1576 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;clock-frequency&quot;, 0x200, 0);</span></a>
<a name="1577"><span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;interrupt-parent&quot;, icsp);</span></a>
<a name="1578"><span class="lineNum">    1578 </span>            : </a>
<a name="1579"><span class="lineNum">    1579 </span>            :         /* DLPL Interrupts, we don't use the standard swizzle */</a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         p-&gt;phb.lstate.int_size = 0;</span></a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         dt_add_property(np, &quot;interrupt-map&quot;, map, sizeof(map));</span></a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         dt_add_property(np, &quot;interrupt-map-mask&quot;, mask, sizeof(mask));</span></a>
<a name="1583"><span class="lineNum">    1583 </span>            : </a>
<a name="1584"><span class="lineNum">    1584 </span>            :         /* NPU PHB properties */</a>
<a name="1585"><span class="lineNum">    1585 </span>            :         /* TODO: Due to an errata TCE KILL only works when DMA traffic</a>
<a name="1586"><span class="lineNum">    1586 </span>            :          * has been stopped. We need to implement the work around</a>
<a name="1587"><span class="lineNum">    1587 </span>            :          * which is to do a TCE kill all instead. */</a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         tkill = cleanup_addr((uint64_t)p-&gt;at_regs) + NPU_TCE_KILL;</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-num-pes&quot;,</span></a>
<a name="1590"><span class="lineNum">    1590 </span>            :                               NPU_NUM_OF_PES);</a>
<a name="1591"><span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-reserved-pe&quot;,</span></a>
<a name="1592"><span class="lineNum">    1592 </span>            :                               0);</a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         dt_add_property_u64(np, &quot;ibm,opal-tce-kill&quot;, tkill);</span></a>
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<a name="1595"><span class="lineNum">    1595 </span>            :         /* Memory window is exposed as 32-bits non-prefetchable</a>
<a name="1596"><span class="lineNum">    1596 </span>            :          * one because 64-bits prefetchable one is kind of special</a>
<a name="1597"><span class="lineNum">    1597 </span>            :          * to kernel.</a>
<a name="1598"><span class="lineNum">    1598 </span>            :          */</a>
<a name="1599"><span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         mm_base = p-&gt;mm_base;</span></a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         mm_size = p-&gt;mm_size;</span></a>
<a name="1601"><span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ranges&quot;, 0x02000000,</span></a>
<a name="1602"><span class="lineNum">    1602 </span>            :                               hi32(mm_base), lo32(mm_base),</a>
<a name="1603"><span class="lineNum">    1603 </span>            :                               hi32(mm_base), lo32(mm_base),</a>
<a name="1604"><span class="lineNum">    1604 </span>            :                               hi32(mm_size), lo32(mm_size));</a>
<a name="1605"><span class="lineNum">    1605 </span>            : </a>
<a name="1606"><span class="lineNum">    1606 </span>            :         /* Set the slot location on the NPU PHB.  This PHB can contain</a>
<a name="1607"><span class="lineNum">    1607 </span>            :          * devices that correlate with multiple physical slots, so</a>
<a name="1608"><span class="lineNum">    1608 </span>            :          * present the chip ID instead.</a>
<a name="1609"><span class="lineNum">    1609 </span>            :          */</a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         snprintf(slotbuf, sizeof(slotbuf), &quot;NPU Chip %d&quot;, p-&gt;chip_id);</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         dt_add_property_string(np, &quot;ibm,io-base-loc-code&quot;, slotbuf);</span></a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1613"><span class="lineNum">    1613 </span>            : </a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 : static void npu_create_phb(struct dt_node *dn)</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            : {</a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         const struct dt_property *prop;</span></a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         struct npu *p;</span></a>
<a name="1618"><span class="lineNum">    1618 </span><span class="lineNoCov">          0 :         struct pci_slot *slot;</span></a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         uint32_t links;</span></a>
<a name="1620"><span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         void *pmem;</span></a>
<a name="1621"><span class="lineNum">    1621 </span>            : </a>
<a name="1622"><span class="lineNum">    1622 </span>            :         /* Retrieve number of devices */</a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         links = dt_prop_get_u32(dn, &quot;ibm,links&quot;);</span></a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         pmem = zalloc(sizeof(struct npu) + links * sizeof(struct npu_dev));</span></a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         assert(pmem);</span></a>
<a name="1626"><span class="lineNum">    1626 </span>            : </a>
<a name="1627"><span class="lineNum">    1627 </span>            :         /* Populate PHB */</a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         p = pmem;</span></a>
<a name="1629"><span class="lineNum">    1629 </span><span class="lineNoCov">          0 :         p-&gt;index = dt_prop_get_u32(dn, &quot;ibm,npu-index&quot;);</span></a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         p-&gt;chip_id = dt_prop_get_u32(dn, &quot;ibm,chip-id&quot;);</span></a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         p-&gt;xscom_base = dt_prop_get_u32(dn, &quot;ibm,xscom-base&quot;);</span></a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineNoCov">          0 :         p-&gt;total_devices = links;</span></a>
<a name="1633"><span class="lineNum">    1633 </span>            : </a>
<a name="1634"><span class="lineNum">    1634 </span>            :         /* TODO: When hardware fences are implemented, detect them here */</a>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 :         p-&gt;fenced = false;</span></a>
<a name="1636"><span class="lineNum">    1636 </span>            : </a>
<a name="1637"><span class="lineNum">    1637 </span>            :         /* This is the AT base */</a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         p-&gt;at_xscom = p-&gt;xscom_base + NPU_AT_SCOM_OFFSET;</span></a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         p-&gt;at_regs = (void *)dt_get_address(dn, 0, NULL);</span></a>
<a name="1640"><span class="lineNum">    1640 </span>            : </a>
<a name="1641"><span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         prop = dt_require_property(dn, &quot;ibm,mmio-window&quot;, -1);</span></a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         assert(prop-&gt;len &gt;= (2 * sizeof(uint64_t)));</span></a>
<a name="1643"><span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         p-&gt;mm_base = ((const uint64_t *)prop-&gt;prop)[0];</span></a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         p-&gt;mm_size = ((const uint64_t *)prop-&gt;prop)[1];</span></a>
<a name="1645"><span class="lineNum">    1645 </span>            : </a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         p-&gt;devices = pmem + sizeof(struct npu);</span></a>
<a name="1647"><span class="lineNum">    1647 </span>            : </a>
<a name="1648"><span class="lineNum">    1648 </span>            :         /* Interrupt */</a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         p-&gt;base_lsi = p8_chip_irq_block_base(p-&gt;chip_id, P8_IRQ_BLOCK_MISC) +</span></a>
<a name="1650"><span class="lineNum">    1650 </span>            :                 NPU_LSI_IRQ_MIN;</a>
<a name="1651"><span class="lineNum">    1651 </span>            : </a>
<a name="1652"><span class="lineNum">    1652 </span>            :         /* Generic PHB */</a>
<a name="1653"><span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         p-&gt;phb.dt_node = dn;</span></a>
<a name="1654"><span class="lineNum">    1654 </span><span class="lineNoCov">          0 :         p-&gt;phb.ops = &amp;npu_ops;</span></a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         p-&gt;phb.phb_type = phb_type_pcie_v3;</span></a>
<a name="1656"><span class="lineNum">    1656 </span>            : </a>
<a name="1657"><span class="lineNum">    1657 </span>            :         /* Populate devices */</a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         npu_create_devices(dn, p);</span></a>
<a name="1659"><span class="lineNum">    1659 </span>            : </a>
<a name="1660"><span class="lineNum">    1660 </span>            :         /* Populate extra properties */</a>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         npu_add_phb_properties(p);</span></a>
<a name="1662"><span class="lineNum">    1662 </span>            : </a>
<a name="1663"><span class="lineNum">    1663 </span>            :         /* Create PHB slot */</a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         slot = npu_slot_create(&amp;p-&gt;phb);</span></a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :         if (!slot)</span></a>
<a name="1666"><span class="lineNum">    1666 </span>            :         {</a>
<a name="1667"><span class="lineNum">    1667 </span>            :                 /**</a>
<a name="1668"><span class="lineNum">    1668 </span>            :                  * @fwts-label NPUCannotCreatePHBSlot</a>
<a name="1669"><span class="lineNum">    1669 </span>            :                  * @fwts-advice Firmware probably ran out of memory creating</a>
<a name="1670"><span class="lineNum">    1670 </span>            :                  * NPU slot. NVLink functionality could be broken.</a>
<a name="1671"><span class="lineNum">    1671 </span>            :                  */</a>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :                 prlog(PR_ERR, &quot;NPU: Cannot create PHB slot\n&quot;);</span></a>
<a name="1673"><span class="lineNum">    1673 </span>            :         }</a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span>            :         /* Register PHB */</a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         pci_register_phb(&amp;p-&gt;phb, OPAL_DYNAMIC_PHB_ID);</span></a>
<a name="1677"><span class="lineNum">    1677 </span>            : </a>
<a name="1678"><span class="lineNum">    1678 </span>            :         /* Initialize IODA cache */</a>
<a name="1679"><span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         npu_ioda_init(p);</span></a>
<a name="1680"><span class="lineNum">    1680 </span>            : </a>
<a name="1681"><span class="lineNum">    1681 </span>            :         /* Register interrupt source */</a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         npu_register_irq(p);</span></a>
<a name="1683"><span class="lineNum">    1683 </span>            : </a>
<a name="1684"><span class="lineNum">    1684 </span>            :         /* Initialize hardware */</a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         npu_hw_init(p);</span></a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1687"><span class="lineNum">    1687 </span>            : </a>
<a name="1688"><span class="lineNum">    1688 </span><span class="lineCov">          1 : void probe_npu(void)</span></a>
<a name="1689"><span class="lineNum">    1689 </span>            : {</a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineCov">          1 :         struct dt_node *np;</span></a>
<a name="1691"><span class="lineNum">    1691 </span>            : </a>
<a name="1692"><span class="lineNum">    1692 </span>            :         /* Scan NPU XSCOM nodes */</a>
<a name="1693"><span class="lineNum">    1693 </span><span class="lineCov">          1 :         dt_for_each_compatible(dt_root, np, &quot;ibm,power8-npu&quot;)</span></a>
<a name="1694"><span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 npu_probe_phb(np);</span></a>
<a name="1695"><span class="lineNum">    1695 </span>            : </a>
<a name="1696"><span class="lineNum">    1696 </span>            :         /* Scan newly created PHB nodes */</a>
<a name="1697"><span class="lineNum">    1697 </span><span class="lineCov">          1 :         dt_for_each_compatible(dt_root, np, &quot;ibm,power8-npu-pciex&quot;)</span></a>
<a name="1698"><span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                 npu_create_phb(np);</span></a>
<a name="1699"><span class="lineNum">    1699 </span><span class="lineCov">          1 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
