#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55727cd964a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55727ce65870 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x55727ce93550_0 .net "active", 0 0, L_0x55727ceae0a0;  1 drivers
v0x55727ce93610_0 .var "clk", 0 0;
v0x55727ce936b0_0 .var "clk_enable", 0 0;
v0x55727ce937a0_0 .net "data_address", 31 0, L_0x55727ceabc70;  1 drivers
v0x55727ce93840_0 .net "data_read", 0 0, L_0x55727cea97f0;  1 drivers
v0x55727ce93930_0 .var "data_readdata", 31 0;
v0x55727ce93a00_0 .net "data_write", 0 0, L_0x55727cea9610;  1 drivers
v0x55727ce93ad0_0 .net "data_writedata", 31 0, L_0x55727ceab960;  1 drivers
v0x55727ce93ba0_0 .net "instr_address", 31 0, L_0x55727ceacfd0;  1 drivers
v0x55727ce93d00_0 .var "instr_readdata", 31 0;
v0x55727ce93da0_0 .net "register_v0", 31 0, L_0x55727ceab8f0;  1 drivers
v0x55727ce93e90_0 .var "reset", 0 0;
S_0x55727ce52cf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55727ce65870;
 .timescale 0 0;
v0x55727ce61ec0_0 .var "ex_imm", 31 0;
v0x55727ce665f0_0 .var "expected", 31 0;
v0x55727ce6b8b0_0 .var "i", 4 0;
v0x55727ce6bbe0_0 .var "imm", 15 0;
v0x55727ce6ccf0_0 .var "imm_instr", 31 0;
v0x55727ce6ebb0_0 .var "opcode", 5 0;
v0x55727ce85820_0 .var "rs", 4 0;
v0x55727ce85900_0 .var "rt", 4 0;
v0x55727ce859e0_0 .var "test", 31 0;
v0x55727ce85ac0_0 .var "test_imm", 15 0;
E_0x55727cd95750 .event posedge, v0x55727ce879f0_0;
S_0x55727ce53120 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x55727ce65870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55727ce61da0 .functor OR 1, L_0x55727cea4ff0, L_0x55727cea5270, C4<0>, C4<0>;
L_0x55727ce28080 .functor BUFZ 1, L_0x55727cea4a50, C4<0>, C4<0>, C4<0>;
L_0x55727ce6bac0 .functor BUFZ 1, L_0x55727cea4bf0, C4<0>, C4<0>, C4<0>;
L_0x55727ce6cb50 .functor BUFZ 1, L_0x55727cea4bf0, C4<0>, C4<0>, C4<0>;
L_0x55727cea57b0 .functor AND 1, L_0x55727cea4a50, L_0x55727cea5ab0, C4<1>, C4<1>;
L_0x55727ce6ea90 .functor OR 1, L_0x55727cea57b0, L_0x55727cea5690, C4<0>, C4<0>;
L_0x55727ce10210 .functor OR 1, L_0x55727ce6ea90, L_0x55727cea58c0, C4<0>, C4<0>;
L_0x55727cea5d50 .functor OR 1, L_0x55727ce10210, L_0x55727cea73b0, C4<0>, C4<0>;
L_0x55727cea5e60 .functor OR 1, L_0x55727cea5d50, L_0x55727cea6b10, C4<0>, C4<0>;
L_0x55727cea5f20 .functor BUFZ 1, L_0x55727cea4d10, C4<0>, C4<0>, C4<0>;
L_0x55727cea6a00 .functor AND 1, L_0x55727cea6470, L_0x55727cea67d0, C4<1>, C4<1>;
L_0x55727cea6b10 .functor OR 1, L_0x55727cea6170, L_0x55727cea6a00, C4<0>, C4<0>;
L_0x55727cea73b0 .functor AND 1, L_0x55727cea6ee0, L_0x55727cea7190, C4<1>, C4<1>;
L_0x55727cea7b60 .functor OR 1, L_0x55727cea7600, L_0x55727cea7920, C4<0>, C4<0>;
L_0x55727cea6c70 .functor OR 1, L_0x55727cea80d0, L_0x55727cea83d0, C4<0>, C4<0>;
L_0x55727cea82b0 .functor AND 1, L_0x55727cea7de0, L_0x55727cea6c70, C4<1>, C4<1>;
L_0x55727cea8bd0 .functor OR 1, L_0x55727cea8860, L_0x55727cea8ae0, C4<0>, C4<0>;
L_0x55727cea8ed0 .functor OR 1, L_0x55727cea8bd0, L_0x55727cea8ce0, C4<0>, C4<0>;
L_0x55727cea9080 .functor AND 1, L_0x55727cea4a50, L_0x55727cea8ed0, C4<1>, C4<1>;
L_0x55727cea9230 .functor AND 1, L_0x55727cea4a50, L_0x55727cea9140, C4<1>, C4<1>;
L_0x55727cea9550 .functor AND 1, L_0x55727cea4a50, L_0x55727cea8fe0, C4<1>, C4<1>;
L_0x55727cea97f0 .functor BUFZ 1, L_0x55727ce6bac0, C4<0>, C4<0>, C4<0>;
L_0x55727ceaa480 .functor AND 1, L_0x55727ceae0a0, L_0x55727cea5e60, C4<1>, C4<1>;
L_0x55727ceaa590 .functor OR 1, L_0x55727cea6b10, L_0x55727cea73b0, C4<0>, C4<0>;
L_0x55727ceab960 .functor BUFZ 32, L_0x55727ceab7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727ceaba20 .functor BUFZ 32, L_0x55727ceaa770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727ceabb70 .functor BUFZ 32, L_0x55727ceab7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727ceabc70 .functor BUFZ 32, v0x55727ce86a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727ceacc70 .functor AND 1, v0x55727ce936b0_0, L_0x55727cea9080, C4<1>, C4<1>;
L_0x55727ceacce0 .functor AND 1, L_0x55727ceacc70, v0x55727ce906e0_0, C4<1>, C4<1>;
L_0x55727ceacfd0 .functor BUFZ 32, v0x55727ce87ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727ceae0a0 .functor BUFZ 1, v0x55727ce906e0_0, C4<0>, C4<0>, C4<0>;
L_0x55727ceae220 .functor AND 1, v0x55727ce936b0_0, v0x55727ce906e0_0, C4<1>, C4<1>;
v0x55727ce8a7d0_0 .net *"_ivl_100", 31 0, L_0x55727cea6ce0;  1 drivers
L_0x7f5b5967f498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8a8d0_0 .net *"_ivl_103", 25 0, L_0x7f5b5967f498;  1 drivers
L_0x7f5b5967f4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8a9b0_0 .net/2u *"_ivl_104", 31 0, L_0x7f5b5967f4e0;  1 drivers
v0x55727ce8aa70_0 .net *"_ivl_106", 0 0, L_0x55727cea6ee0;  1 drivers
v0x55727ce8ab30_0 .net *"_ivl_109", 5 0, L_0x55727cea70f0;  1 drivers
L_0x7f5b5967f528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8ac10_0 .net/2u *"_ivl_110", 5 0, L_0x7f5b5967f528;  1 drivers
v0x55727ce8acf0_0 .net *"_ivl_112", 0 0, L_0x55727cea7190;  1 drivers
v0x55727ce8adb0_0 .net *"_ivl_116", 31 0, L_0x55727cea7510;  1 drivers
L_0x7f5b5967f570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8ae90_0 .net *"_ivl_119", 25 0, L_0x7f5b5967f570;  1 drivers
L_0x7f5b5967f0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55727ce8af70_0 .net/2u *"_ivl_12", 5 0, L_0x7f5b5967f0a8;  1 drivers
L_0x7f5b5967f5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55727ce8b050_0 .net/2u *"_ivl_120", 31 0, L_0x7f5b5967f5b8;  1 drivers
v0x55727ce8b130_0 .net *"_ivl_122", 0 0, L_0x55727cea7600;  1 drivers
v0x55727ce8b1f0_0 .net *"_ivl_124", 31 0, L_0x55727cea7830;  1 drivers
L_0x7f5b5967f600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8b2d0_0 .net *"_ivl_127", 25 0, L_0x7f5b5967f600;  1 drivers
L_0x7f5b5967f648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55727ce8b3b0_0 .net/2u *"_ivl_128", 31 0, L_0x7f5b5967f648;  1 drivers
v0x55727ce8b490_0 .net *"_ivl_130", 0 0, L_0x55727cea7920;  1 drivers
v0x55727ce8b550_0 .net *"_ivl_134", 31 0, L_0x55727cea7cf0;  1 drivers
L_0x7f5b5967f690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8b740_0 .net *"_ivl_137", 25 0, L_0x7f5b5967f690;  1 drivers
L_0x7f5b5967f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8b820_0 .net/2u *"_ivl_138", 31 0, L_0x7f5b5967f6d8;  1 drivers
v0x55727ce8b900_0 .net *"_ivl_140", 0 0, L_0x55727cea7de0;  1 drivers
v0x55727ce8b9c0_0 .net *"_ivl_143", 5 0, L_0x55727cea8030;  1 drivers
L_0x7f5b5967f720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8baa0_0 .net/2u *"_ivl_144", 5 0, L_0x7f5b5967f720;  1 drivers
v0x55727ce8bb80_0 .net *"_ivl_146", 0 0, L_0x55727cea80d0;  1 drivers
v0x55727ce8bc40_0 .net *"_ivl_149", 5 0, L_0x55727cea8330;  1 drivers
L_0x7f5b5967f768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8bd20_0 .net/2u *"_ivl_150", 5 0, L_0x7f5b5967f768;  1 drivers
v0x55727ce8be00_0 .net *"_ivl_152", 0 0, L_0x55727cea83d0;  1 drivers
v0x55727ce8bec0_0 .net *"_ivl_155", 0 0, L_0x55727cea6c70;  1 drivers
v0x55727ce8bf80_0 .net *"_ivl_159", 1 0, L_0x55727cea8770;  1 drivers
L_0x7f5b5967f0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55727ce8c060_0 .net/2u *"_ivl_16", 5 0, L_0x7f5b5967f0f0;  1 drivers
L_0x7f5b5967f7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55727ce8c140_0 .net/2u *"_ivl_160", 1 0, L_0x7f5b5967f7b0;  1 drivers
v0x55727ce8c220_0 .net *"_ivl_162", 0 0, L_0x55727cea8860;  1 drivers
L_0x7f5b5967f7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8c2e0_0 .net/2u *"_ivl_164", 5 0, L_0x7f5b5967f7f8;  1 drivers
v0x55727ce8c3c0_0 .net *"_ivl_166", 0 0, L_0x55727cea8ae0;  1 drivers
v0x55727ce8c690_0 .net *"_ivl_169", 0 0, L_0x55727cea8bd0;  1 drivers
L_0x7f5b5967f840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55727ce8c750_0 .net/2u *"_ivl_170", 5 0, L_0x7f5b5967f840;  1 drivers
v0x55727ce8c830_0 .net *"_ivl_172", 0 0, L_0x55727cea8ce0;  1 drivers
v0x55727ce8c8f0_0 .net *"_ivl_175", 0 0, L_0x55727cea8ed0;  1 drivers
L_0x7f5b5967f888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8c9b0_0 .net/2u *"_ivl_178", 5 0, L_0x7f5b5967f888;  1 drivers
v0x55727ce8ca90_0 .net *"_ivl_180", 0 0, L_0x55727cea9140;  1 drivers
L_0x7f5b5967f8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55727ce8cb50_0 .net/2u *"_ivl_184", 5 0, L_0x7f5b5967f8d0;  1 drivers
v0x55727ce8cc30_0 .net *"_ivl_186", 0 0, L_0x55727cea8fe0;  1 drivers
L_0x7f5b5967f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55727ce8ccf0_0 .net/2u *"_ivl_190", 0 0, L_0x7f5b5967f918;  1 drivers
v0x55727ce8cdd0_0 .net *"_ivl_20", 31 0, L_0x55727cea4eb0;  1 drivers
L_0x7f5b5967f960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55727ce8ceb0_0 .net/2u *"_ivl_200", 4 0, L_0x7f5b5967f960;  1 drivers
v0x55727ce8cf90_0 .net *"_ivl_203", 4 0, L_0x55727cea9d10;  1 drivers
v0x55727ce8d070_0 .net *"_ivl_205", 4 0, L_0x55727cea9f30;  1 drivers
v0x55727ce8d150_0 .net *"_ivl_206", 4 0, L_0x55727cea9fd0;  1 drivers
v0x55727ce8d230_0 .net *"_ivl_213", 0 0, L_0x55727ceaa590;  1 drivers
L_0x7f5b5967f9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55727ce8d2f0_0 .net/2u *"_ivl_214", 31 0, L_0x7f5b5967f9a8;  1 drivers
v0x55727ce8d3d0_0 .net *"_ivl_216", 31 0, L_0x55727ceaa6d0;  1 drivers
v0x55727ce8d4b0_0 .net *"_ivl_218", 31 0, L_0x55727ceaa980;  1 drivers
v0x55727ce8d590_0 .net *"_ivl_220", 31 0, L_0x55727ceaab10;  1 drivers
v0x55727ce8d670_0 .net *"_ivl_222", 31 0, L_0x55727ceaae50;  1 drivers
L_0x7f5b5967f138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8d750_0 .net *"_ivl_23", 25 0, L_0x7f5b5967f138;  1 drivers
v0x55727ce8d830_0 .net *"_ivl_235", 0 0, L_0x55727ceacc70;  1 drivers
L_0x7f5b5967fac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55727ce8d8f0_0 .net/2u *"_ivl_238", 31 0, L_0x7f5b5967fac8;  1 drivers
L_0x7f5b5967f180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8d9d0_0 .net/2u *"_ivl_24", 31 0, L_0x7f5b5967f180;  1 drivers
v0x55727ce8dab0_0 .net *"_ivl_243", 15 0, L_0x55727cead130;  1 drivers
v0x55727ce8db90_0 .net *"_ivl_244", 17 0, L_0x55727cead3a0;  1 drivers
L_0x7f5b5967fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727ce8dc70_0 .net *"_ivl_247", 1 0, L_0x7f5b5967fb10;  1 drivers
v0x55727ce8dd50_0 .net *"_ivl_250", 15 0, L_0x55727cead4e0;  1 drivers
L_0x7f5b5967fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727ce8de30_0 .net *"_ivl_252", 1 0, L_0x7f5b5967fb58;  1 drivers
v0x55727ce8df10_0 .net *"_ivl_255", 0 0, L_0x55727cead8f0;  1 drivers
L_0x7f5b5967fba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55727ce8dff0_0 .net/2u *"_ivl_256", 13 0, L_0x7f5b5967fba0;  1 drivers
L_0x7f5b5967fbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8e0d0_0 .net/2u *"_ivl_258", 13 0, L_0x7f5b5967fbe8;  1 drivers
v0x55727ce8e5c0_0 .net *"_ivl_26", 0 0, L_0x55727cea4ff0;  1 drivers
v0x55727ce8e680_0 .net *"_ivl_260", 13 0, L_0x55727ceadbd0;  1 drivers
v0x55727ce8e760_0 .net *"_ivl_28", 31 0, L_0x55727cea5180;  1 drivers
L_0x7f5b5967f1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8e840_0 .net *"_ivl_31", 25 0, L_0x7f5b5967f1c8;  1 drivers
L_0x7f5b5967f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55727ce8e920_0 .net/2u *"_ivl_32", 31 0, L_0x7f5b5967f210;  1 drivers
v0x55727ce8ea00_0 .net *"_ivl_34", 0 0, L_0x55727cea5270;  1 drivers
v0x55727ce8eac0_0 .net *"_ivl_4", 31 0, L_0x55727ce948f0;  1 drivers
v0x55727ce8eba0_0 .net *"_ivl_45", 2 0, L_0x55727cea5560;  1 drivers
L_0x7f5b5967f258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8ec80_0 .net/2u *"_ivl_46", 2 0, L_0x7f5b5967f258;  1 drivers
v0x55727ce8ed60_0 .net *"_ivl_51", 2 0, L_0x55727cea5820;  1 drivers
L_0x7f5b5967f2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55727ce8ee40_0 .net/2u *"_ivl_52", 2 0, L_0x7f5b5967f2a0;  1 drivers
v0x55727ce8ef20_0 .net *"_ivl_57", 0 0, L_0x55727cea5ab0;  1 drivers
v0x55727ce8efe0_0 .net *"_ivl_59", 0 0, L_0x55727cea57b0;  1 drivers
v0x55727ce8f0a0_0 .net *"_ivl_61", 0 0, L_0x55727ce6ea90;  1 drivers
v0x55727ce8f160_0 .net *"_ivl_63", 0 0, L_0x55727ce10210;  1 drivers
v0x55727ce8f220_0 .net *"_ivl_65", 0 0, L_0x55727cea5d50;  1 drivers
L_0x7f5b5967f018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8f2e0_0 .net *"_ivl_7", 25 0, L_0x7f5b5967f018;  1 drivers
v0x55727ce8f3c0_0 .net *"_ivl_70", 31 0, L_0x55727cea6040;  1 drivers
L_0x7f5b5967f2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8f4a0_0 .net *"_ivl_73", 25 0, L_0x7f5b5967f2e8;  1 drivers
L_0x7f5b5967f330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55727ce8f580_0 .net/2u *"_ivl_74", 31 0, L_0x7f5b5967f330;  1 drivers
v0x55727ce8f660_0 .net *"_ivl_76", 0 0, L_0x55727cea6170;  1 drivers
v0x55727ce8f720_0 .net *"_ivl_78", 31 0, L_0x55727cea62e0;  1 drivers
L_0x7f5b5967f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8f800_0 .net/2u *"_ivl_8", 31 0, L_0x7f5b5967f060;  1 drivers
L_0x7f5b5967f378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8f8e0_0 .net *"_ivl_81", 25 0, L_0x7f5b5967f378;  1 drivers
L_0x7f5b5967f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8f9c0_0 .net/2u *"_ivl_82", 31 0, L_0x7f5b5967f3c0;  1 drivers
v0x55727ce8faa0_0 .net *"_ivl_84", 0 0, L_0x55727cea6470;  1 drivers
v0x55727ce8fb60_0 .net *"_ivl_87", 0 0, L_0x55727cea65e0;  1 drivers
v0x55727ce8fc40_0 .net *"_ivl_88", 31 0, L_0x55727cea6380;  1 drivers
L_0x7f5b5967f408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce8fd20_0 .net *"_ivl_91", 30 0, L_0x7f5b5967f408;  1 drivers
L_0x7f5b5967f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55727ce8fe00_0 .net/2u *"_ivl_92", 31 0, L_0x7f5b5967f450;  1 drivers
v0x55727ce8fee0_0 .net *"_ivl_94", 0 0, L_0x55727cea67d0;  1 drivers
v0x55727ce8ffa0_0 .net *"_ivl_97", 0 0, L_0x55727cea6a00;  1 drivers
v0x55727ce90060_0 .net "active", 0 0, L_0x55727ceae0a0;  alias, 1 drivers
v0x55727ce90120_0 .net "alu_op1", 31 0, L_0x55727ceaba20;  1 drivers
v0x55727ce901e0_0 .net "alu_op2", 31 0, L_0x55727ceabb70;  1 drivers
v0x55727ce902a0_0 .net "alui_instr", 0 0, L_0x55727cea5690;  1 drivers
v0x55727ce90360_0 .net "b_flag", 0 0, v0x55727ce865b0_0;  1 drivers
v0x55727ce90400_0 .net "b_imm", 17 0, L_0x55727cead7b0;  1 drivers
v0x55727ce904c0_0 .net "b_offset", 31 0, L_0x55727ceadd60;  1 drivers
v0x55727ce905a0_0 .net "clk", 0 0, v0x55727ce93610_0;  1 drivers
v0x55727ce90640_0 .net "clk_enable", 0 0, v0x55727ce936b0_0;  1 drivers
v0x55727ce906e0_0 .var "cpu_active", 0 0;
v0x55727ce90780_0 .net "curr_addr", 31 0, v0x55727ce87ab0_0;  1 drivers
v0x55727ce90870_0 .net "curr_addr_p4", 31 0, L_0x55727ceacf30;  1 drivers
v0x55727ce90930_0 .net "data_address", 31 0, L_0x55727ceabc70;  alias, 1 drivers
v0x55727ce90a10_0 .net "data_read", 0 0, L_0x55727cea97f0;  alias, 1 drivers
v0x55727ce90ad0_0 .net "data_readdata", 31 0, v0x55727ce93930_0;  1 drivers
v0x55727ce90bb0_0 .net "data_write", 0 0, L_0x55727cea9610;  alias, 1 drivers
v0x55727ce90c70_0 .net "data_writedata", 31 0, L_0x55727ceab960;  alias, 1 drivers
v0x55727ce90d50_0 .net "funct_code", 5 0, L_0x55727ce947c0;  1 drivers
v0x55727ce90e30_0 .net "hi_out", 31 0, v0x55727ce88170_0;  1 drivers
v0x55727ce90f20_0 .net "hl_reg_enable", 0 0, L_0x55727ceacce0;  1 drivers
v0x55727ce90fc0_0 .net "instr_address", 31 0, L_0x55727ceacfd0;  alias, 1 drivers
v0x55727ce91080_0 .net "instr_opcode", 5 0, L_0x55727ce94720;  1 drivers
v0x55727ce91160_0 .net "instr_readdata", 31 0, v0x55727ce93d00_0;  1 drivers
v0x55727ce91220_0 .net "j_imm", 0 0, L_0x55727cea7b60;  1 drivers
v0x55727ce912c0_0 .net "j_reg", 0 0, L_0x55727cea82b0;  1 drivers
v0x55727ce91380_0 .net "l_type", 0 0, L_0x55727cea58c0;  1 drivers
v0x55727ce91440_0 .net "link_const", 0 0, L_0x55727cea6b10;  1 drivers
v0x55727ce91500_0 .net "link_reg", 0 0, L_0x55727cea73b0;  1 drivers
v0x55727ce915c0_0 .net "lo_out", 31 0, v0x55727ce889c0_0;  1 drivers
v0x55727ce916b0_0 .net "lw", 0 0, L_0x55727cea4bf0;  1 drivers
v0x55727ce91750_0 .net "mem_read", 0 0, L_0x55727ce6bac0;  1 drivers
v0x55727ce91810_0 .net "mem_to_reg", 0 0, L_0x55727ce6cb50;  1 drivers
v0x55727ce920e0_0 .net "mem_write", 0 0, L_0x55727cea5f20;  1 drivers
v0x55727ce921a0_0 .net "memaddroffset", 31 0, v0x55727ce86a80_0;  1 drivers
v0x55727ce92290_0 .net "mfhi", 0 0, L_0x55727cea9230;  1 drivers
v0x55727ce92330_0 .net "mflo", 0 0, L_0x55727cea9550;  1 drivers
v0x55727ce923f0_0 .net "movefrom", 0 0, L_0x55727ce61da0;  1 drivers
v0x55727ce924b0_0 .net "muldiv", 0 0, L_0x55727cea9080;  1 drivers
v0x55727ce92570_0 .var "next_instr_addr", 31 0;
v0x55727ce92660_0 .net "pc_enable", 0 0, L_0x55727ceae220;  1 drivers
v0x55727ce92730_0 .net "r_format", 0 0, L_0x55727cea4a50;  1 drivers
v0x55727ce927d0_0 .net "reg_a_read_data", 31 0, L_0x55727ceaa770;  1 drivers
v0x55727ce928a0_0 .net "reg_a_read_index", 4 0, L_0x55727cea99c0;  1 drivers
v0x55727ce92970_0 .net "reg_b_read_data", 31 0, L_0x55727ceab7e0;  1 drivers
v0x55727ce92a40_0 .net "reg_b_read_index", 4 0, L_0x55727cea9c20;  1 drivers
v0x55727ce92b10_0 .net "reg_dst", 0 0, L_0x55727ce28080;  1 drivers
v0x55727ce92bb0_0 .net "reg_write", 0 0, L_0x55727cea5e60;  1 drivers
v0x55727ce92c70_0 .net "reg_write_data", 31 0, L_0x55727ceaafe0;  1 drivers
v0x55727ce92d60_0 .net "reg_write_enable", 0 0, L_0x55727ceaa480;  1 drivers
v0x55727ce92e30_0 .net "reg_write_index", 4 0, L_0x55727ceaa2f0;  1 drivers
v0x55727ce92f00_0 .net "register_v0", 31 0, L_0x55727ceab8f0;  alias, 1 drivers
v0x55727ce92fd0_0 .net "reset", 0 0, v0x55727ce93e90_0;  1 drivers
v0x55727ce93100_0 .net "result", 31 0, v0x55727ce86ee0_0;  1 drivers
v0x55727ce931d0_0 .net "result_hi", 31 0, v0x55727ce867e0_0;  1 drivers
v0x55727ce93270_0 .net "result_lo", 31 0, v0x55727ce869a0_0;  1 drivers
v0x55727ce93310_0 .net "sw", 0 0, L_0x55727cea4d10;  1 drivers
E_0x55727cd952d0/0 .event anyedge, v0x55727ce865b0_0, v0x55727ce90870_0, v0x55727ce904c0_0, v0x55727ce91220_0;
E_0x55727cd952d0/1 .event anyedge, v0x55727ce868c0_0, v0x55727ce912c0_0, v0x55727ce897b0_0;
E_0x55727cd952d0 .event/or E_0x55727cd952d0/0, E_0x55727cd952d0/1;
L_0x55727ce94720 .part v0x55727ce93d00_0, 26, 6;
L_0x55727ce947c0 .part v0x55727ce93d00_0, 0, 6;
L_0x55727ce948f0 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f018;
L_0x55727cea4a50 .cmp/eq 32, L_0x55727ce948f0, L_0x7f5b5967f060;
L_0x55727cea4bf0 .cmp/eq 6, L_0x55727ce94720, L_0x7f5b5967f0a8;
L_0x55727cea4d10 .cmp/eq 6, L_0x55727ce94720, L_0x7f5b5967f0f0;
L_0x55727cea4eb0 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f138;
L_0x55727cea4ff0 .cmp/eq 32, L_0x55727cea4eb0, L_0x7f5b5967f180;
L_0x55727cea5180 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f1c8;
L_0x55727cea5270 .cmp/eq 32, L_0x55727cea5180, L_0x7f5b5967f210;
L_0x55727cea5560 .part L_0x55727ce94720, 3, 3;
L_0x55727cea5690 .cmp/eq 3, L_0x55727cea5560, L_0x7f5b5967f258;
L_0x55727cea5820 .part L_0x55727ce94720, 3, 3;
L_0x55727cea58c0 .cmp/eq 3, L_0x55727cea5820, L_0x7f5b5967f2a0;
L_0x55727cea5ab0 .reduce/nor L_0x55727cea9080;
L_0x55727cea6040 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f2e8;
L_0x55727cea6170 .cmp/eq 32, L_0x55727cea6040, L_0x7f5b5967f330;
L_0x55727cea62e0 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f378;
L_0x55727cea6470 .cmp/eq 32, L_0x55727cea62e0, L_0x7f5b5967f3c0;
L_0x55727cea65e0 .part v0x55727ce93d00_0, 20, 1;
L_0x55727cea6380 .concat [ 1 31 0 0], L_0x55727cea65e0, L_0x7f5b5967f408;
L_0x55727cea67d0 .cmp/eq 32, L_0x55727cea6380, L_0x7f5b5967f450;
L_0x55727cea6ce0 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f498;
L_0x55727cea6ee0 .cmp/eq 32, L_0x55727cea6ce0, L_0x7f5b5967f4e0;
L_0x55727cea70f0 .part v0x55727ce93d00_0, 0, 6;
L_0x55727cea7190 .cmp/eq 6, L_0x55727cea70f0, L_0x7f5b5967f528;
L_0x55727cea7510 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f570;
L_0x55727cea7600 .cmp/eq 32, L_0x55727cea7510, L_0x7f5b5967f5b8;
L_0x55727cea7830 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f600;
L_0x55727cea7920 .cmp/eq 32, L_0x55727cea7830, L_0x7f5b5967f648;
L_0x55727cea7cf0 .concat [ 6 26 0 0], L_0x55727ce94720, L_0x7f5b5967f690;
L_0x55727cea7de0 .cmp/eq 32, L_0x55727cea7cf0, L_0x7f5b5967f6d8;
L_0x55727cea8030 .part v0x55727ce93d00_0, 0, 6;
L_0x55727cea80d0 .cmp/eq 6, L_0x55727cea8030, L_0x7f5b5967f720;
L_0x55727cea8330 .part v0x55727ce93d00_0, 0, 6;
L_0x55727cea83d0 .cmp/eq 6, L_0x55727cea8330, L_0x7f5b5967f768;
L_0x55727cea8770 .part L_0x55727ce947c0, 3, 2;
L_0x55727cea8860 .cmp/eq 2, L_0x55727cea8770, L_0x7f5b5967f7b0;
L_0x55727cea8ae0 .cmp/eq 6, L_0x55727ce947c0, L_0x7f5b5967f7f8;
L_0x55727cea8ce0 .cmp/eq 6, L_0x55727ce947c0, L_0x7f5b5967f840;
L_0x55727cea9140 .cmp/eq 6, L_0x55727ce947c0, L_0x7f5b5967f888;
L_0x55727cea8fe0 .cmp/eq 6, L_0x55727ce947c0, L_0x7f5b5967f8d0;
L_0x55727cea9610 .functor MUXZ 1, L_0x7f5b5967f918, L_0x55727cea5f20, L_0x55727ceae0a0, C4<>;
L_0x55727cea99c0 .part v0x55727ce93d00_0, 21, 5;
L_0x55727cea9c20 .part v0x55727ce93d00_0, 16, 5;
L_0x55727cea9d10 .part v0x55727ce93d00_0, 11, 5;
L_0x55727cea9f30 .part v0x55727ce93d00_0, 16, 5;
L_0x55727cea9fd0 .functor MUXZ 5, L_0x55727cea9f30, L_0x55727cea9d10, L_0x55727ce28080, C4<>;
L_0x55727ceaa2f0 .functor MUXZ 5, L_0x55727cea9fd0, L_0x7f5b5967f960, L_0x55727cea6b10, C4<>;
L_0x55727ceaa6d0 .arith/sum 32, L_0x55727ceacf30, L_0x7f5b5967f9a8;
L_0x55727ceaa980 .functor MUXZ 32, v0x55727ce86ee0_0, v0x55727ce93930_0, L_0x55727ce6cb50, C4<>;
L_0x55727ceaab10 .functor MUXZ 32, L_0x55727ceaa980, v0x55727ce889c0_0, L_0x55727cea9550, C4<>;
L_0x55727ceaae50 .functor MUXZ 32, L_0x55727ceaab10, v0x55727ce88170_0, L_0x55727cea9230, C4<>;
L_0x55727ceaafe0 .functor MUXZ 32, L_0x55727ceaae50, L_0x55727ceaa6d0, L_0x55727ceaa590, C4<>;
L_0x55727ceacf30 .arith/sum 32, v0x55727ce87ab0_0, L_0x7f5b5967fac8;
L_0x55727cead130 .part v0x55727ce93d00_0, 0, 16;
L_0x55727cead3a0 .concat [ 16 2 0 0], L_0x55727cead130, L_0x7f5b5967fb10;
L_0x55727cead4e0 .part L_0x55727cead3a0, 0, 16;
L_0x55727cead7b0 .concat [ 2 16 0 0], L_0x7f5b5967fb58, L_0x55727cead4e0;
L_0x55727cead8f0 .part L_0x55727cead7b0, 17, 1;
L_0x55727ceadbd0 .functor MUXZ 14, L_0x7f5b5967fbe8, L_0x7f5b5967fba0, L_0x55727cead8f0, C4<>;
L_0x55727ceadd60 .concat [ 18 14 0 0], L_0x55727cead7b0, L_0x55727ceadbd0;
S_0x55727ce654a0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55727ce53120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55727ce85f40_0 .net *"_ivl_10", 15 0, L_0x55727ceac630;  1 drivers
L_0x7f5b5967fa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55727ce86040_0 .net/2u *"_ivl_14", 15 0, L_0x7f5b5967fa80;  1 drivers
v0x55727ce86120_0 .net *"_ivl_17", 15 0, L_0x55727ceac8a0;  1 drivers
v0x55727ce861e0_0 .net *"_ivl_5", 0 0, L_0x55727ceabf10;  1 drivers
v0x55727ce862c0_0 .net *"_ivl_6", 15 0, L_0x55727ceabfb0;  1 drivers
v0x55727ce863f0_0 .net *"_ivl_9", 15 0, L_0x55727ceac380;  1 drivers
v0x55727ce864d0_0 .net "addr_rt", 4 0, L_0x55727ceacbd0;  1 drivers
v0x55727ce865b0_0 .var "b_flag", 0 0;
v0x55727ce86670_0 .net "funct", 5 0, L_0x55727ceabe70;  1 drivers
v0x55727ce867e0_0 .var "hi", 31 0;
v0x55727ce868c0_0 .net "instructionword", 31 0, v0x55727ce93d00_0;  alias, 1 drivers
v0x55727ce869a0_0 .var "lo", 31 0;
v0x55727ce86a80_0 .var "memaddroffset", 31 0;
v0x55727ce86b60_0 .var "multresult", 63 0;
v0x55727ce86c40_0 .net "op1", 31 0, L_0x55727ceaba20;  alias, 1 drivers
v0x55727ce86d20_0 .net "op2", 31 0, L_0x55727ceabb70;  alias, 1 drivers
v0x55727ce86e00_0 .net "opcode", 5 0, L_0x55727ceabdd0;  1 drivers
v0x55727ce86ee0_0 .var "result", 31 0;
v0x55727ce86fc0_0 .net "shamt", 4 0, L_0x55727ceacad0;  1 drivers
v0x55727ce870a0_0 .net/s "sign_op1", 31 0, L_0x55727ceaba20;  alias, 1 drivers
v0x55727ce87160_0 .net/s "sign_op2", 31 0, L_0x55727ceabb70;  alias, 1 drivers
v0x55727ce87200_0 .net "simmediatedata", 31 0, L_0x55727ceac710;  1 drivers
v0x55727ce872c0_0 .net "simmediatedatas", 31 0, L_0x55727ceac710;  alias, 1 drivers
v0x55727ce87380_0 .net "uimmediatedata", 31 0, L_0x55727ceac990;  1 drivers
v0x55727ce87440_0 .net "unsign_op1", 31 0, L_0x55727ceaba20;  alias, 1 drivers
v0x55727ce87500_0 .net "unsign_op2", 31 0, L_0x55727ceabb70;  alias, 1 drivers
v0x55727ce87610_0 .var "unsigned_result", 31 0;
E_0x55727cdb86f0/0 .event anyedge, v0x55727ce86e00_0, v0x55727ce86670_0, v0x55727ce86d20_0, v0x55727ce86fc0_0;
E_0x55727cdb86f0/1 .event anyedge, v0x55727ce86c40_0, v0x55727ce86b60_0, v0x55727ce864d0_0, v0x55727ce87200_0;
E_0x55727cdb86f0/2 .event anyedge, v0x55727ce87380_0, v0x55727ce87610_0;
E_0x55727cdb86f0 .event/or E_0x55727cdb86f0/0, E_0x55727cdb86f0/1, E_0x55727cdb86f0/2;
L_0x55727ceabdd0 .part v0x55727ce93d00_0, 26, 6;
L_0x55727ceabe70 .part v0x55727ce93d00_0, 0, 6;
L_0x55727ceabf10 .part v0x55727ce93d00_0, 15, 1;
LS_0x55727ceabfb0_0_0 .concat [ 1 1 1 1], L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10;
LS_0x55727ceabfb0_0_4 .concat [ 1 1 1 1], L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10;
LS_0x55727ceabfb0_0_8 .concat [ 1 1 1 1], L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10;
LS_0x55727ceabfb0_0_12 .concat [ 1 1 1 1], L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10, L_0x55727ceabf10;
L_0x55727ceabfb0 .concat [ 4 4 4 4], LS_0x55727ceabfb0_0_0, LS_0x55727ceabfb0_0_4, LS_0x55727ceabfb0_0_8, LS_0x55727ceabfb0_0_12;
L_0x55727ceac380 .part v0x55727ce93d00_0, 0, 16;
L_0x55727ceac630 .concat [ 16 0 0 0], L_0x55727ceac380;
L_0x55727ceac710 .concat [ 16 16 0 0], L_0x55727ceac630, L_0x55727ceabfb0;
L_0x55727ceac8a0 .part v0x55727ce93d00_0, 0, 16;
L_0x55727ceac990 .concat [ 16 16 0 0], L_0x55727ceac8a0, L_0x7f5b5967fa80;
L_0x55727ceacad0 .part v0x55727ce93d00_0, 6, 5;
L_0x55727ceacbd0 .part v0x55727ce93d00_0, 16, 5;
S_0x55727ce87840 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x55727ce53120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55727ce879f0_0 .net "clk", 0 0, v0x55727ce93610_0;  alias, 1 drivers
v0x55727ce87ab0_0 .var "curr_addr", 31 0;
v0x55727ce87b90_0 .net "enable", 0 0, L_0x55727ceae220;  alias, 1 drivers
v0x55727ce87c30_0 .net "next_addr", 31 0, v0x55727ce92570_0;  1 drivers
v0x55727ce87d10_0 .net "reset", 0 0, v0x55727ce93e90_0;  alias, 1 drivers
S_0x55727ce87ec0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55727ce53120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55727ce880a0_0 .net "clk", 0 0, v0x55727ce93610_0;  alias, 1 drivers
v0x55727ce88170_0 .var "data", 31 0;
v0x55727ce88230_0 .net "data_in", 31 0, v0x55727ce867e0_0;  alias, 1 drivers
v0x55727ce88330_0 .net "data_out", 31 0, v0x55727ce88170_0;  alias, 1 drivers
v0x55727ce883f0_0 .net "enable", 0 0, L_0x55727ceacce0;  alias, 1 drivers
v0x55727ce88500_0 .net "reset", 0 0, v0x55727ce93e90_0;  alias, 1 drivers
S_0x55727ce88650 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55727ce53120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55727ce888b0_0 .net "clk", 0 0, v0x55727ce93610_0;  alias, 1 drivers
v0x55727ce889c0_0 .var "data", 31 0;
v0x55727ce88aa0_0 .net "data_in", 31 0, v0x55727ce869a0_0;  alias, 1 drivers
v0x55727ce88b70_0 .net "data_out", 31 0, v0x55727ce889c0_0;  alias, 1 drivers
v0x55727ce88c30_0 .net "enable", 0 0, L_0x55727ceacce0;  alias, 1 drivers
v0x55727ce88d20_0 .net "reset", 0 0, v0x55727ce93e90_0;  alias, 1 drivers
S_0x55727ce88e90 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55727ce53120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55727ceaa770 .functor BUFZ 32, L_0x55727ceab380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55727ceab7e0 .functor BUFZ 32, L_0x55727ceab600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55727ce89c10_2 .array/port v0x55727ce89c10, 2;
L_0x55727ceab8f0 .functor BUFZ 32, v0x55727ce89c10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55727ce890c0_0 .net *"_ivl_0", 31 0, L_0x55727ceab380;  1 drivers
v0x55727ce891c0_0 .net *"_ivl_10", 6 0, L_0x55727ceab6a0;  1 drivers
L_0x7f5b5967fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727ce892a0_0 .net *"_ivl_13", 1 0, L_0x7f5b5967fa38;  1 drivers
v0x55727ce89360_0 .net *"_ivl_2", 6 0, L_0x55727ceab420;  1 drivers
L_0x7f5b5967f9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55727ce89440_0 .net *"_ivl_5", 1 0, L_0x7f5b5967f9f0;  1 drivers
v0x55727ce89570_0 .net *"_ivl_8", 31 0, L_0x55727ceab600;  1 drivers
v0x55727ce89650_0 .net "r_clk", 0 0, v0x55727ce93610_0;  alias, 1 drivers
v0x55727ce896f0_0 .net "r_clk_enable", 0 0, v0x55727ce936b0_0;  alias, 1 drivers
v0x55727ce897b0_0 .net "read_data1", 31 0, L_0x55727ceaa770;  alias, 1 drivers
v0x55727ce89890_0 .net "read_data2", 31 0, L_0x55727ceab7e0;  alias, 1 drivers
v0x55727ce89970_0 .net "read_reg1", 4 0, L_0x55727cea99c0;  alias, 1 drivers
v0x55727ce89a50_0 .net "read_reg2", 4 0, L_0x55727cea9c20;  alias, 1 drivers
v0x55727ce89b30_0 .net "register_v0", 31 0, L_0x55727ceab8f0;  alias, 1 drivers
v0x55727ce89c10 .array "registers", 0 31, 31 0;
v0x55727ce8a1e0_0 .net "reset", 0 0, v0x55727ce93e90_0;  alias, 1 drivers
v0x55727ce8a280_0 .net "write_control", 0 0, L_0x55727ceaa480;  alias, 1 drivers
v0x55727ce8a340_0 .net "write_data", 31 0, L_0x55727ceaafe0;  alias, 1 drivers
v0x55727ce8a530_0 .net "write_reg", 4 0, L_0x55727ceaa2f0;  alias, 1 drivers
L_0x55727ceab380 .array/port v0x55727ce89c10, L_0x55727ceab420;
L_0x55727ceab420 .concat [ 5 2 0 0], L_0x55727cea99c0, L_0x7f5b5967f9f0;
L_0x55727ceab600 .array/port v0x55727ce89c10, L_0x55727ceab6a0;
L_0x55727ceab6a0 .concat [ 5 2 0 0], L_0x55727cea9c20, L_0x7f5b5967fa38;
S_0x55727ce40030 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5b596cb168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55727ce93f30_0 .net "clk", 0 0, o0x7f5b596cb168;  0 drivers
o0x7f5b596cb198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55727ce93fd0_0 .net "data_address", 31 0, o0x7f5b596cb198;  0 drivers
o0x7f5b596cb1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55727ce940b0_0 .net "data_read", 0 0, o0x7f5b596cb1c8;  0 drivers
v0x55727ce94150_0 .var "data_readdata", 31 0;
o0x7f5b596cb228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55727ce94230_0 .net "data_write", 0 0, o0x7f5b596cb228;  0 drivers
o0x7f5b596cb258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55727ce94340_0 .net "data_writedata", 31 0, o0x7f5b596cb258;  0 drivers
S_0x55727ce52920 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5b596cb3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55727ce944e0_0 .net "instr_address", 31 0, o0x7f5b596cb3a8;  0 drivers
v0x55727ce945e0_0 .var "instr_readdata", 31 0;
    .scope S_0x55727ce88e90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55727ce89c10, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55727ce88e90;
T_1 ;
    %wait E_0x55727cd95750;
    %load/vec4 v0x55727ce8a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55727ce896f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55727ce8a280_0;
    %load/vec4 v0x55727ce8a530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55727ce8a340_0;
    %load/vec4 v0x55727ce8a530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55727ce89c10, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55727ce654a0;
T_2 ;
    %wait E_0x55727cdb86f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %load/vec4 v0x55727ce86e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55727ce86670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55727ce87160_0;
    %ix/getv 4, v0x55727ce86fc0_0;
    %shiftl 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55727ce87160_0;
    %ix/getv 4, v0x55727ce86fc0_0;
    %shiftr 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55727ce87160_0;
    %ix/getv 4, v0x55727ce86fc0_0;
    %shiftr/s 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55727ce87160_0;
    %load/vec4 v0x55727ce87440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55727ce87160_0;
    %load/vec4 v0x55727ce87440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55727ce87160_0;
    %load/vec4 v0x55727ce87440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55727ce870a0_0;
    %pad/s 64;
    %load/vec4 v0x55727ce87160_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55727ce86b60_0, 0, 64;
    %load/vec4 v0x55727ce86b60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55727ce867e0_0, 0, 32;
    %load/vec4 v0x55727ce86b60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55727ce869a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55727ce87440_0;
    %pad/u 64;
    %load/vec4 v0x55727ce87500_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55727ce86b60_0, 0, 64;
    %load/vec4 v0x55727ce86b60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55727ce867e0_0, 0, 32;
    %load/vec4 v0x55727ce86b60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55727ce869a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87160_0;
    %mod/s;
    %store/vec4 v0x55727ce867e0_0, 0, 32;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87160_0;
    %div/s;
    %store/vec4 v0x55727ce869a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %mod;
    %store/vec4 v0x55727ce867e0_0, 0, 32;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %div;
    %store/vec4 v0x55727ce869a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55727ce86c40_0;
    %store/vec4 v0x55727ce867e0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55727ce86c40_0;
    %store/vec4 v0x55727ce869a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87160_0;
    %add;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %add;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %sub;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %and;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %or;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %xor;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %or;
    %inv;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87500_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55727ce864d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55727ce870a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55727ce870a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55727ce870a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55727ce870a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87160_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce86d20_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55727ce870a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55727ce870a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce865b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce872c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87380_0;
    %and;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87380_0;
    %or;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55727ce87440_0;
    %load/vec4 v0x55727ce87380_0;
    %xor;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55727ce87380_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55727ce87610_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55727ce870a0_0;
    %load/vec4 v0x55727ce87200_0;
    %add;
    %store/vec4 v0x55727ce86a80_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55727ce87610_0;
    %store/vec4 v0x55727ce86ee0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55727ce88650;
T_3 ;
    %wait E_0x55727cd95750;
    %load/vec4 v0x55727ce88d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55727ce889c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55727ce88c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55727ce88aa0_0;
    %assign/vec4 v0x55727ce889c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55727ce87ec0;
T_4 ;
    %wait E_0x55727cd95750;
    %load/vec4 v0x55727ce88500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55727ce88170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55727ce883f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55727ce88230_0;
    %assign/vec4 v0x55727ce88170_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55727ce87840;
T_5 ;
    %wait E_0x55727cd95750;
    %load/vec4 v0x55727ce87d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55727ce87ab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55727ce87b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55727ce87c30_0;
    %assign/vec4 v0x55727ce87ab0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55727ce53120;
T_6 ;
    %wait E_0x55727cd95750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55727ce92fd0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55727ce91160_0, v0x55727ce90060_0, v0x55727ce92bb0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55727ce928a0_0, v0x55727ce92a40_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55727ce927d0_0, v0x55727ce92970_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55727ce92c70_0, v0x55727ce93100_0, v0x55727ce92e30_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55727ce924b0_0, v0x55727ce93270_0, v0x55727ce931d0_0, v0x55727ce915c0_0, v0x55727ce90e30_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55727ce90780_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55727ce53120;
T_7 ;
    %wait E_0x55727cd952d0;
    %load/vec4 v0x55727ce90360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55727ce90870_0;
    %load/vec4 v0x55727ce904c0_0;
    %add;
    %store/vec4 v0x55727ce92570_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55727ce91220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55727ce90870_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55727ce91160_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55727ce92570_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55727ce912c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55727ce927d0_0;
    %store/vec4 v0x55727ce92570_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55727ce90870_0;
    %store/vec4 v0x55727ce92570_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55727ce53120;
T_8 ;
    %wait E_0x55727cd95750;
    %load/vec4 v0x55727ce92fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce906e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55727ce90780_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55727ce906e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55727ce65870;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce93610_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55727ce93610_0;
    %inv;
    %store/vec4 v0x55727ce93610_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55727ce65870;
T_10 ;
    %fork t_1, S_0x55727ce52cf0;
    %jmp t_0;
    .scope S_0x55727ce52cf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce93e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55727ce936b0_0, 0, 1;
    %wait E_0x55727cd95750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55727ce93e90_0, 0, 1;
    %wait E_0x55727cd95750;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55727ce6b8b0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55727ce93930_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55727ce6ebb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55727ce85820_0, 0, 5;
    %load/vec4 v0x55727ce6b8b0_0;
    %store/vec4 v0x55727ce85900_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55727ce6bbe0_0, 0, 16;
    %load/vec4 v0x55727ce6ebb0_0;
    %load/vec4 v0x55727ce85820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727ce85900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727ce6bbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727ce6ccf0_0, 0, 32;
    %load/vec4 v0x55727ce6ccf0_0;
    %store/vec4 v0x55727ce93d00_0, 0, 32;
    %load/vec4 v0x55727ce93930_0;
    %load/vec4 v0x55727ce6b8b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55727ce93930_0, 0, 32;
    %wait E_0x55727cd95750;
    %delay 2, 0;
    %load/vec4 v0x55727ce93a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55727ce93840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55727ce6b8b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55727ce6b8b0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55727ce6b8b0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55727ce6ebb0_0, 0, 6;
    %load/vec4 v0x55727ce6b8b0_0;
    %store/vec4 v0x55727ce85820_0, 0, 5;
    %load/vec4 v0x55727ce6b8b0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55727ce85900_0, 0, 5;
    %load/vec4 v0x55727ce6b8b0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55727ce6bbe0_0, 0, 16;
    %load/vec4 v0x55727ce6ebb0_0;
    %load/vec4 v0x55727ce85820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727ce85900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727ce6bbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727ce6ccf0_0, 0, 32;
    %load/vec4 v0x55727ce6ccf0_0;
    %store/vec4 v0x55727ce93d00_0, 0, 32;
    %wait E_0x55727cd95750;
    %delay 2, 0;
    %load/vec4 v0x55727ce6b8b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55727ce6b8b0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55727ce6b8b0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55727ce859e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55727ce6ebb0_0, 0, 6;
    %load/vec4 v0x55727ce6b8b0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55727ce85820_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55727ce85900_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55727ce6bbe0_0, 0, 16;
    %load/vec4 v0x55727ce6ebb0_0;
    %load/vec4 v0x55727ce85820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727ce85900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55727ce6bbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727ce6ccf0_0, 0, 32;
    %load/vec4 v0x55727ce6ccf0_0;
    %store/vec4 v0x55727ce93d00_0, 0, 32;
    %wait E_0x55727cd95750;
    %delay 2, 0;
    %load/vec4 v0x55727ce6b8b0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55727ce85ac0_0, 0, 16;
    %load/vec4 v0x55727ce85ac0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55727ce85ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55727ce61ec0_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x55727ce61ec0_0 {0 0 0};
    %load/vec4 v0x55727ce859e0_0;
    %load/vec4 v0x55727ce6b8b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55727ce859e0_0, 0, 32;
    %load/vec4 v0x55727ce859e0_0;
    %load/vec4 v0x55727ce61ec0_0;
    %add;
    %store/vec4 v0x55727ce665f0_0, 0, 32;
    %load/vec4 v0x55727ce93da0_0;
    %load/vec4 v0x55727ce665f0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55727ce665f0_0, v0x55727ce93da0_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55727ce6b8b0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55727ce6b8b0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55727ce65870;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
