Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 720a16ac8bd74a99b9f88fe2375c2b09 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bench_behav xil_defaultlib.bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code/vivado/2/cmt/cmt.v" Line 1. Module cmt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code/vivado/2/cmt/cmt_ram.v" Line 1. Module Imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code/vivado/2/cmt/cmt_ram.v" Line 79. Module datamem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.cmt
Compiling module xil_defaultlib.bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot bench_behav
