
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005cf0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000007c  20000000  00005cf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000228  2000007c  00005d6c  0002007c  2**2
                  ALLOC
  3 .stack        00002004  200002a4  00005f94  0002007c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00051410  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006c7d  00000000  00000000  0007150d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000945d  00000000  00000000  0007818a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009b8  00000000  00000000  000815e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b58  00000000  00000000  00081f9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e14f  00000000  00000000  00082af7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00016a0d  00000000  00000000  000a0c46  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088ace  00000000  00000000  000b7653  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001cb0  00000000  00000000  00140124  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	a8 22 00 20 79 2e 00 00 75 2e 00 00 75 2e 00 00     .". y...u...u...
	...
      2c:	75 2e 00 00 00 00 00 00 00 00 00 00 75 2e 00 00     u...........u...
      3c:	75 2e 00 00 75 2e 00 00 75 2e 00 00 75 2e 00 00     u...u...u...u...
      4c:	e1 07 00 00 15 01 00 00 75 2e 00 00 75 2e 00 00     ........u...u...
      5c:	75 2e 00 00 75 2e 00 00 f5 26 00 00 05 27 00 00     u...u....&...'..
      6c:	15 27 00 00 25 27 00 00 00 00 00 00 00 00 00 00     .'..%'..........
      7c:	75 2e 00 00 75 2e 00 00 75 2e 00 00 75 2e 00 00     u...u...u...u...
      8c:	75 2e 00 00 75 2e 00 00 00 00 00 00 00 00 00 00     u...u...........
      9c:	69 11 00 00 75 2e 00 00 79 13 00 00 75 2e 00 00     i...u...y...u...
      ac:	75 2e 00 00 00 00 00 00                             u.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000007c 	.word	0x2000007c
      d4:	00000000 	.word	0x00000000
      d8:	00005cf0 	.word	0x00005cf0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000080 	.word	0x20000080
     108:	00005cf0 	.word	0x00005cf0
     10c:	00005cf0 	.word	0x00005cf0
     110:	00000000 	.word	0x00000000

00000114 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     116:	2200      	movs	r2, #0
     118:	4b10      	ldr	r3, [pc, #64]	; (15c <EIC_Handler+0x48>)
     11a:	701a      	strb	r2, [r3, #0]
     11c:	2300      	movs	r3, #0

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     11e:	4910      	ldr	r1, [pc, #64]	; (160 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     120:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     122:	4e10      	ldr	r6, [pc, #64]	; (164 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     124:	4c0d      	ldr	r4, [pc, #52]	; (15c <EIC_Handler+0x48>)
     126:	e00a      	b.n	13e <EIC_Handler+0x2a>
		return eics[eic_index];
     128:	490d      	ldr	r1, [pc, #52]	; (160 <EIC_Handler+0x4c>)
     12a:	e008      	b.n	13e <EIC_Handler+0x2a>
     12c:	7823      	ldrb	r3, [r4, #0]
     12e:	3301      	adds	r3, #1
     130:	b2db      	uxtb	r3, r3
     132:	7023      	strb	r3, [r4, #0]
     134:	2b0f      	cmp	r3, #15
     136:	d810      	bhi.n	15a <EIC_Handler+0x46>
		return NULL;
     138:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     13a:	2b1f      	cmp	r3, #31
     13c:	d9f4      	bls.n	128 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     13e:	0028      	movs	r0, r5
     140:	4018      	ands	r0, r3
     142:	2201      	movs	r2, #1
     144:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     146:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     148:	4210      	tst	r0, r2
     14a:	d0ef      	beq.n	12c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     14c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     14e:	009b      	lsls	r3, r3, #2
     150:	599b      	ldr	r3, [r3, r6]
     152:	2b00      	cmp	r3, #0
     154:	d0ea      	beq.n	12c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     156:	4798      	blx	r3
     158:	e7e8      	b.n	12c <EIC_Handler+0x18>
			}
		}
	}
}
     15a:	bd70      	pop	{r4, r5, r6, pc}
     15c:	200000e4 	.word	0x200000e4
     160:	40001800 	.word	0x40001800
     164:	200000e8 	.word	0x200000e8

00000168 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     168:	4a04      	ldr	r2, [pc, #16]	; (17c <_extint_enable+0x14>)
     16a:	7813      	ldrb	r3, [r2, #0]
     16c:	2102      	movs	r1, #2
     16e:	430b      	orrs	r3, r1
     170:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     172:	7853      	ldrb	r3, [r2, #1]
     174:	b25b      	sxtb	r3, r3
     176:	2b00      	cmp	r3, #0
     178:	dbfb      	blt.n	172 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     17a:	4770      	bx	lr
     17c:	40001800 	.word	0x40001800

00000180 <_system_extint_init>:
{
     180:	b500      	push	{lr}
     182:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     184:	4a12      	ldr	r2, [pc, #72]	; (1d0 <_system_extint_init+0x50>)
     186:	6993      	ldr	r3, [r2, #24]
     188:	2140      	movs	r1, #64	; 0x40
     18a:	430b      	orrs	r3, r1
     18c:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     18e:	a901      	add	r1, sp, #4
     190:	2300      	movs	r3, #0
     192:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     194:	2005      	movs	r0, #5
     196:	4b0f      	ldr	r3, [pc, #60]	; (1d4 <_system_extint_init+0x54>)
     198:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     19a:	2005      	movs	r0, #5
     19c:	4b0e      	ldr	r3, [pc, #56]	; (1d8 <_system_extint_init+0x58>)
     19e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1a0:	4a0e      	ldr	r2, [pc, #56]	; (1dc <_system_extint_init+0x5c>)
     1a2:	7813      	ldrb	r3, [r2, #0]
     1a4:	2101      	movs	r1, #1
     1a6:	430b      	orrs	r3, r1
     1a8:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1aa:	7853      	ldrb	r3, [r2, #1]
     1ac:	b25b      	sxtb	r3, r3
     1ae:	2b00      	cmp	r3, #0
     1b0:	dbfb      	blt.n	1aa <_system_extint_init+0x2a>
     1b2:	4b0b      	ldr	r3, [pc, #44]	; (1e0 <_system_extint_init+0x60>)
     1b4:	0019      	movs	r1, r3
     1b6:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     1b8:	2200      	movs	r2, #0
     1ba:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     1bc:	4299      	cmp	r1, r3
     1be:	d1fc      	bne.n	1ba <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1c0:	2210      	movs	r2, #16
     1c2:	4b08      	ldr	r3, [pc, #32]	; (1e4 <_system_extint_init+0x64>)
     1c4:	601a      	str	r2, [r3, #0]
	_extint_enable();
     1c6:	4b08      	ldr	r3, [pc, #32]	; (1e8 <_system_extint_init+0x68>)
     1c8:	4798      	blx	r3
}
     1ca:	b003      	add	sp, #12
     1cc:	bd00      	pop	{pc}
     1ce:	46c0      	nop			; (mov r8, r8)
     1d0:	40000400 	.word	0x40000400
     1d4:	00002d1d 	.word	0x00002d1d
     1d8:	00002c91 	.word	0x00002c91
     1dc:	40001800 	.word	0x40001800
     1e0:	200000e8 	.word	0x200000e8
     1e4:	e000e100 	.word	0xe000e100
     1e8:	00000169 	.word	0x00000169

000001ec <clean_array>:
//=============================================================================
//! \brief Clean the "received array" of the BT USART.
//=============================================================================
void clean_array(int length)
{
    for (int i = 0; i < length; i++)
     1ec:	2800      	cmp	r0, #0
     1ee:	dd06      	ble.n	1fe <clean_array+0x12>
     1f0:	4b03      	ldr	r3, [pc, #12]	; (200 <clean_array+0x14>)
     1f2:	18c0      	adds	r0, r0, r3
    {
        bt_message[i] = 0x00;
     1f4:	2200      	movs	r2, #0
     1f6:	701a      	strb	r2, [r3, #0]
     1f8:	3301      	adds	r3, #1
    for (int i = 0; i < length; i++)
     1fa:	4283      	cmp	r3, r0
     1fc:	d1fb      	bne.n	1f6 <clean_array+0xa>
    }
}
     1fe:	4770      	bx	lr
     200:	200001d0 	.word	0x200001d0

00000204 <usart_write_callback>:
{
     204:	b510      	push	{r4, lr}
    clean_array(bt_counting);
     206:	4c04      	ldr	r4, [pc, #16]	; (218 <usart_write_callback+0x14>)
     208:	7820      	ldrb	r0, [r4, #0]
     20a:	4b04      	ldr	r3, [pc, #16]	; (21c <usart_write_callback+0x18>)
     20c:	4798      	blx	r3
    bt_counting = 0;
     20e:	2300      	movs	r3, #0
     210:	7023      	strb	r3, [r4, #0]
    bt_start_received = false;
     212:	4a03      	ldr	r2, [pc, #12]	; (220 <usart_write_callback+0x1c>)
     214:	7013      	strb	r3, [r2, #0]
}
     216:	bd10      	pop	{r4, pc}
     218:	20000098 	.word	0x20000098
     21c:	000001ed 	.word	0x000001ed
     220:	20000099 	.word	0x20000099

00000224 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     224:	b530      	push	{r4, r5, lr}
     226:	b091      	sub	sp, #68	; 0x44
// General
    bt_timer = 0;
     228:	2300      	movs	r3, #0
     22a:	4a29      	ldr	r2, [pc, #164]	; (2d0 <configure_usart+0xac>)
     22c:	6013      	str	r3, [r2, #0]
    bt_connected = false;
     22e:	2200      	movs	r2, #0
     230:	4928      	ldr	r1, [pc, #160]	; (2d4 <configure_usart+0xb0>)
     232:	700b      	strb	r3, [r1, #0]
    poll_requested = false;
     234:	4928      	ldr	r1, [pc, #160]	; (2d8 <configure_usart+0xb4>)
     236:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     238:	2180      	movs	r1, #128	; 0x80
     23a:	05c9      	lsls	r1, r1, #23
     23c:	9100      	str	r1, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     23e:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     240:	21ff      	movs	r1, #255	; 0xff
     242:	4668      	mov	r0, sp
     244:	8101      	strh	r1, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
     246:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     248:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
     24a:	2196      	movs	r1, #150	; 0x96
     24c:	0189      	lsls	r1, r1, #6
     24e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     250:	2101      	movs	r1, #1
     252:	2024      	movs	r0, #36	; 0x24
     254:	466c      	mov	r4, sp
     256:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     258:	3001      	adds	r0, #1
     25a:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     25c:	3125      	adds	r1, #37	; 0x25
     25e:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     260:	3101      	adds	r1, #1
     262:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     264:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     266:	3105      	adds	r1, #5
     268:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     26a:	3101      	adds	r1, #1
     26c:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     26e:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     270:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     272:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     274:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     276:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     278:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     27a:	2313      	movs	r3, #19
     27c:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     27e:	7762      	strb	r2, [r4, #29]
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif

//BT USART
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     280:	2380      	movs	r3, #128	; 0x80
     282:	035b      	lsls	r3, r3, #13
     284:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     286:	4b15      	ldr	r3, [pc, #84]	; (2dc <configure_usart+0xb8>)
     288:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     28a:	4b15      	ldr	r3, [pc, #84]	; (2e0 <configure_usart+0xbc>)
     28c:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     28e:	2301      	movs	r3, #1
     290:	425b      	negs	r3, r3
     292:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     294:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     296:	4d13      	ldr	r5, [pc, #76]	; (2e4 <configure_usart+0xc0>)
     298:	4c13      	ldr	r4, [pc, #76]	; (2e8 <configure_usart+0xc4>)
     29a:	466a      	mov	r2, sp
     29c:	4913      	ldr	r1, [pc, #76]	; (2ec <configure_usart+0xc8>)
     29e:	0028      	movs	r0, r5
     2a0:	47a0      	blx	r4
     2a2:	2800      	cmp	r0, #0
     2a4:	d1f9      	bne.n	29a <configure_usart+0x76>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     2a6:	4d0f      	ldr	r5, [pc, #60]	; (2e4 <configure_usart+0xc0>)
     2a8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     2aa:	0020      	movs	r0, r4
     2ac:	4b10      	ldr	r3, [pc, #64]	; (2f0 <configure_usart+0xcc>)
     2ae:	4798      	blx	r3
     2b0:	231f      	movs	r3, #31
     2b2:	4018      	ands	r0, r3
     2b4:	3b1e      	subs	r3, #30
     2b6:	4083      	lsls	r3, r0
     2b8:	4a0e      	ldr	r2, [pc, #56]	; (2f4 <configure_usart+0xd0>)
     2ba:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     2bc:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     2be:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     2c0:	2b00      	cmp	r3, #0
     2c2:	d1fc      	bne.n	2be <configure_usart+0x9a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     2c4:	6823      	ldr	r3, [r4, #0]
     2c6:	2202      	movs	r2, #2
     2c8:	4313      	orrs	r3, r2
     2ca:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
}
     2cc:	b011      	add	sp, #68	; 0x44
     2ce:	bd30      	pop	{r4, r5, pc}
     2d0:	200001f0 	.word	0x200001f0
     2d4:	200001f7 	.word	0x200001f7
     2d8:	200001cc 	.word	0x200001cc
     2dc:	00100002 	.word	0x00100002
     2e0:	00110002 	.word	0x00110002
     2e4:	20000130 	.word	0x20000130
     2e8:	000020d5 	.word	0x000020d5
     2ec:	42000c00 	.word	0x42000c00
     2f0:	000026d1 	.word	0x000026d1
     2f4:	e000e100 	.word	0xe000e100

000002f8 <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     2f8:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     2fa:	4c08      	ldr	r4, [pc, #32]	; (31c <configure_usart_callbacks+0x24>)
     2fc:	2200      	movs	r2, #0
     2fe:	4908      	ldr	r1, [pc, #32]	; (320 <configure_usart_callbacks+0x28>)
     300:	0020      	movs	r0, r4
     302:	4d08      	ldr	r5, [pc, #32]	; (324 <configure_usart_callbacks+0x2c>)
     304:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     306:	2201      	movs	r2, #1
     308:	4907      	ldr	r1, [pc, #28]	; (328 <configure_usart_callbacks+0x30>)
     30a:	0020      	movs	r0, r4
     30c:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     30e:	2231      	movs	r2, #49	; 0x31
     310:	5ca3      	ldrb	r3, [r4, r2]
     312:	2103      	movs	r1, #3
     314:	430b      	orrs	r3, r1
     316:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     318:	bd70      	pop	{r4, r5, r6, pc}
     31a:	46c0      	nop			; (mov r8, r8)
     31c:	20000130 	.word	0x20000130
     320:	00000205 	.word	0x00000205
     324:	000024a1 	.word	0x000024a1
     328:	000004cd 	.word	0x000004cd

0000032c <bt_usart_write_job>:

//=============================================================================
//! \brief Write at the BT USART.
//=============================================================================
void bt_usart_write_job(uint8_t *string, uint16_t length)
{
     32c:	b510      	push	{r4, lr}
     32e:	000a      	movs	r2, r1
    usart_write_buffer_job(&bt_usart_instance, string, length);
     330:	0001      	movs	r1, r0
     332:	4802      	ldr	r0, [pc, #8]	; (33c <bt_usart_write_job+0x10>)
     334:	4b02      	ldr	r3, [pc, #8]	; (340 <bt_usart_write_job+0x14>)
     336:	4798      	blx	r3
}
     338:	bd10      	pop	{r4, pc}
     33a:	46c0      	nop			; (mov r8, r8)
     33c:	20000130 	.word	0x20000130
     340:	000024b9 	.word	0x000024b9

00000344 <bt_usart_receive_job>:

//=============================================================================
//! \brief Check for received messages at the BT USART.
//=============================================================================
void bt_usart_receive_job(void)
{
     344:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MIN_RX_BUFFER_LENGTH);
     346:	2201      	movs	r2, #1
     348:	4902      	ldr	r1, [pc, #8]	; (354 <bt_usart_receive_job+0x10>)
     34a:	4803      	ldr	r0, [pc, #12]	; (358 <bt_usart_receive_job+0x14>)
     34c:	4b03      	ldr	r3, [pc, #12]	; (35c <bt_usart_receive_job+0x18>)
     34e:	4798      	blx	r3
}
     350:	bd10      	pop	{r4, pc}
     352:	46c0      	nop			; (mov r8, r8)
     354:	200001c0 	.word	0x200001c0
     358:	20000130 	.word	0x20000130
     35c:	000024d9 	.word	0x000024d9

00000360 <bt_start_setup>:

//=============================================================================
//! \brief Send the handshake to BT USART.
//=============================================================================
void bt_start_setup()
{
     360:	b510      	push	{r4, lr}
    uint8_t* init_resp = "<BOARD>";
    usart_write_buffer_job(&bt_usart_instance, init_resp, 7);
     362:	2207      	movs	r2, #7
     364:	4906      	ldr	r1, [pc, #24]	; (380 <bt_start_setup+0x20>)
     366:	4807      	ldr	r0, [pc, #28]	; (384 <bt_start_setup+0x24>)
     368:	4b07      	ldr	r3, [pc, #28]	; (388 <bt_start_setup+0x28>)
     36a:	4798      	blx	r3
    bt_timer = 0;
     36c:	2300      	movs	r3, #0
     36e:	4a07      	ldr	r2, [pc, #28]	; (38c <bt_start_setup+0x2c>)
     370:	6013      	str	r3, [r2, #0]
    bt_connected = true;
     372:	2101      	movs	r1, #1
     374:	4a06      	ldr	r2, [pc, #24]	; (390 <bt_start_setup+0x30>)
     376:	7011      	strb	r1, [r2, #0]
    poll_requested = false;
     378:	4a06      	ldr	r2, [pc, #24]	; (394 <bt_start_setup+0x34>)
     37a:	7013      	strb	r3, [r2, #0]
}
     37c:	bd10      	pop	{r4, pc}
     37e:	46c0      	nop			; (mov r8, r8)
     380:	000059f0 	.word	0x000059f0
     384:	20000130 	.word	0x20000130
     388:	000024b9 	.word	0x000024b9
     38c:	200001f0 	.word	0x200001f0
     390:	200001f7 	.word	0x200001f7
     394:	200001cc 	.word	0x200001cc

00000398 <bt_received>:
{
     398:	b570      	push	{r4, r5, r6, lr}
    if (!bt_connected)
     39a:	4b3c      	ldr	r3, [pc, #240]	; (48c <bt_received+0xf4>)
     39c:	781b      	ldrb	r3, [r3, #0]
     39e:	2b00      	cmp	r3, #0
     3a0:	d108      	bne.n	3b4 <bt_received+0x1c>
        if (strcmp((const char*) received_msg, "OCTO") == 0)
     3a2:	493b      	ldr	r1, [pc, #236]	; (490 <bt_received+0xf8>)
     3a4:	4b3b      	ldr	r3, [pc, #236]	; (494 <bt_received+0xfc>)
     3a6:	4798      	blx	r3
     3a8:	2800      	cmp	r0, #0
     3aa:	d000      	beq.n	3ae <bt_received+0x16>
}
     3ac:	bd70      	pop	{r4, r5, r6, pc}
            bt_start_setup();
     3ae:	4b3a      	ldr	r3, [pc, #232]	; (498 <bt_received+0x100>)
     3b0:	4798      	blx	r3
     3b2:	e7fb      	b.n	3ac <bt_received+0x14>
        if (received_msg[0] == 'W')
     3b4:	7803      	ldrb	r3, [r0, #0]
     3b6:	2b57      	cmp	r3, #87	; 0x57
     3b8:	d00c      	beq.n	3d4 <bt_received+0x3c>
        else if (received_msg[0] == 'D')
     3ba:	2b44      	cmp	r3, #68	; 0x44
     3bc:	d04e      	beq.n	45c <bt_received+0xc4>
        else if (received_msg[0] == 'C')
     3be:	2b43      	cmp	r3, #67	; 0x43
     3c0:	d053      	beq.n	46a <bt_received+0xd2>
        else if(strcmp((const char*) received_msg, "OK") == 0)
     3c2:	4936      	ldr	r1, [pc, #216]	; (49c <bt_received+0x104>)
     3c4:	4b33      	ldr	r3, [pc, #204]	; (494 <bt_received+0xfc>)
     3c6:	4798      	blx	r3
     3c8:	2800      	cmp	r0, #0
     3ca:	d1ef      	bne.n	3ac <bt_received+0x14>
            poll_requested = false;
     3cc:	2200      	movs	r2, #0
     3ce:	4b34      	ldr	r3, [pc, #208]	; (4a0 <bt_received+0x108>)
     3d0:	701a      	strb	r2, [r3, #0]
}
     3d2:	e7eb      	b.n	3ac <bt_received+0x14>
            int nr_params = received_msg[2] - 0x30;
     3d4:	7886      	ldrb	r6, [r0, #2]
     3d6:	3e30      	subs	r6, #48	; 0x30
            for (int i = 0; i < nr_params; i++, index+=4)
     3d8:	2e00      	cmp	r6, #0
     3da:	dd39      	ble.n	450 <bt_received+0xb8>
     3dc:	1d04      	adds	r4, r0, #4
     3de:	2500      	movs	r5, #0
     3e0:	e008      	b.n	3f4 <bt_received+0x5c>
                    change_light_mode((E_LIGHT_MODE) received_msg[index+2] - 0x30);
     3e2:	78a0      	ldrb	r0, [r4, #2]
     3e4:	3830      	subs	r0, #48	; 0x30
     3e6:	b2c0      	uxtb	r0, r0
     3e8:	4b2e      	ldr	r3, [pc, #184]	; (4a4 <bt_received+0x10c>)
     3ea:	4798      	blx	r3
            for (int i = 0; i < nr_params; i++, index+=4)
     3ec:	3501      	adds	r5, #1
     3ee:	3404      	adds	r4, #4
     3f0:	42ae      	cmp	r6, r5
     3f2:	dd2d      	ble.n	450 <bt_received+0xb8>
                if (received_msg[index] == 'L')
     3f4:	7823      	ldrb	r3, [r4, #0]
     3f6:	2b4c      	cmp	r3, #76	; 0x4c
     3f8:	d0f3      	beq.n	3e2 <bt_received+0x4a>
                else if (received_msg[index] == 'F')
     3fa:	2b46      	cmp	r3, #70	; 0x46
     3fc:	d00f      	beq.n	41e <bt_received+0x86>
                else if (received_msg[index] == 'I')
     3fe:	2b49      	cmp	r3, #73	; 0x49
     400:	d013      	beq.n	42a <bt_received+0x92>
                else if (received_msg[index] == 'P')
     402:	2b50      	cmp	r3, #80	; 0x50
     404:	d1f2      	bne.n	3ec <bt_received+0x54>
                    uint16_t new_threshold = ((received_msg[index+2] - 0x30) * 10) + (received_msg[index+3] - 0x30);                    
     406:	78a0      	ldrb	r0, [r4, #2]
     408:	3830      	subs	r0, #48	; 0x30
     40a:	0083      	lsls	r3, r0, #2
     40c:	18c0      	adds	r0, r0, r3
     40e:	0040      	lsls	r0, r0, #1
     410:	78e3      	ldrb	r3, [r4, #3]
     412:	3b30      	subs	r3, #48	; 0x30
     414:	18c0      	adds	r0, r0, r3
                    change_light_threshold(new_threshold);
     416:	b280      	uxth	r0, r0
     418:	4b23      	ldr	r3, [pc, #140]	; (4a8 <bt_received+0x110>)
     41a:	4798      	blx	r3
     41c:	e7e6      	b.n	3ec <bt_received+0x54>
                    change_light_freq((E_LIGHT_FREQ) received_msg[index+2] - 0x30);
     41e:	78a0      	ldrb	r0, [r4, #2]
     420:	3830      	subs	r0, #48	; 0x30
     422:	b2c0      	uxtb	r0, r0
     424:	4b21      	ldr	r3, [pc, #132]	; (4ac <bt_received+0x114>)
     426:	4798      	blx	r3
     428:	e7e0      	b.n	3ec <bt_received+0x54>
                    uint16_t light_perhundred = ((received_msg[index+2] - 0x30) * 10) + (received_msg[index+3] - 0x30);
     42a:	78a3      	ldrb	r3, [r4, #2]
     42c:	3b30      	subs	r3, #48	; 0x30
     42e:	0098      	lsls	r0, r3, #2
     430:	1818      	adds	r0, r3, r0
     432:	0040      	lsls	r0, r0, #1
     434:	78e3      	ldrb	r3, [r4, #3]
     436:	3b30      	subs	r3, #48	; 0x30
     438:	18c0      	adds	r0, r0, r3
                    uint16_t light_perthousand = ((light_perhundred * 850) / 100) + 100;
     43a:	b280      	uxth	r0, r0
     43c:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <bt_received+0x118>)
     43e:	4358      	muls	r0, r3
     440:	2164      	movs	r1, #100	; 0x64
     442:	4b1c      	ldr	r3, [pc, #112]	; (4b4 <bt_received+0x11c>)
     444:	4798      	blx	r3
     446:	3064      	adds	r0, #100	; 0x64
                    change_light_bright(light_perthousand);
     448:	b280      	uxth	r0, r0
     44a:	4b1b      	ldr	r3, [pc, #108]	; (4b8 <bt_received+0x120>)
     44c:	4798      	blx	r3
     44e:	e7cd      	b.n	3ec <bt_received+0x54>
            usart_write_buffer_job(&bt_usart_instance, init_resp, 4);
     450:	2204      	movs	r2, #4
     452:	491a      	ldr	r1, [pc, #104]	; (4bc <bt_received+0x124>)
     454:	481a      	ldr	r0, [pc, #104]	; (4c0 <bt_received+0x128>)
     456:	4b1b      	ldr	r3, [pc, #108]	; (4c4 <bt_received+0x12c>)
     458:	4798      	blx	r3
     45a:	e7a7      	b.n	3ac <bt_received+0x14>
            change_light_mode(E_LIGHT_ON);
     45c:	2001      	movs	r0, #1
     45e:	4b11      	ldr	r3, [pc, #68]	; (4a4 <bt_received+0x10c>)
     460:	4798      	blx	r3
            bt_connected = false;
     462:	2200      	movs	r2, #0
     464:	4b09      	ldr	r3, [pc, #36]	; (48c <bt_received+0xf4>)
     466:	701a      	strb	r2, [r3, #0]
     468:	e7a0      	b.n	3ac <bt_received+0x14>
            if (received_msg[2] == '1')
     46a:	7883      	ldrb	r3, [r0, #2]
     46c:	2b31      	cmp	r3, #49	; 0x31
     46e:	d008      	beq.n	482 <bt_received+0xea>
                bcap_enable = false;
     470:	2200      	movs	r2, #0
     472:	4b15      	ldr	r3, [pc, #84]	; (4c8 <bt_received+0x130>)
     474:	701a      	strb	r2, [r3, #0]
            usart_write_buffer_job(&bt_usart_instance, init_resp, 4);
     476:	2204      	movs	r2, #4
     478:	4910      	ldr	r1, [pc, #64]	; (4bc <bt_received+0x124>)
     47a:	4811      	ldr	r0, [pc, #68]	; (4c0 <bt_received+0x128>)
     47c:	4b11      	ldr	r3, [pc, #68]	; (4c4 <bt_received+0x12c>)
     47e:	4798      	blx	r3
     480:	e794      	b.n	3ac <bt_received+0x14>
                bcap_enable = true;
     482:	2201      	movs	r2, #1
     484:	4b10      	ldr	r3, [pc, #64]	; (4c8 <bt_received+0x130>)
     486:	701a      	strb	r2, [r3, #0]
     488:	e7f5      	b.n	476 <bt_received+0xde>
     48a:	46c0      	nop			; (mov r8, r8)
     48c:	200001f7 	.word	0x200001f7
     490:	000059dc 	.word	0x000059dc
     494:	000051dd 	.word	0x000051dd
     498:	00000361 	.word	0x00000361
     49c:	000059ec 	.word	0x000059ec
     4a0:	200001cc 	.word	0x200001cc
     4a4:	00003051 	.word	0x00003051
     4a8:	00003075 	.word	0x00003075
     4ac:	0000305d 	.word	0x0000305d
     4b0:	00000352 	.word	0x00000352
     4b4:	00003649 	.word	0x00003649
     4b8:	00003069 	.word	0x00003069
     4bc:	000059e4 	.word	0x000059e4
     4c0:	20000130 	.word	0x20000130
     4c4:	000024b9 	.word	0x000024b9
     4c8:	20000129 	.word	0x20000129

000004cc <usart_read_callback>:
{    
     4cc:	b510      	push	{r4, lr}
    if ((!bt_start_received) && (rx_buffer[0] == '<'))
     4ce:	4b11      	ldr	r3, [pc, #68]	; (514 <usart_read_callback+0x48>)
     4d0:	781b      	ldrb	r3, [r3, #0]
     4d2:	2b00      	cmp	r3, #0
     4d4:	d103      	bne.n	4de <usart_read_callback+0x12>
     4d6:	4b10      	ldr	r3, [pc, #64]	; (518 <usart_read_callback+0x4c>)
     4d8:	781b      	ldrb	r3, [r3, #0]
     4da:	2b3c      	cmp	r3, #60	; 0x3c
     4dc:	d00a      	beq.n	4f4 <usart_read_callback+0x28>
        if (rx_buffer[0] == '>')
     4de:	4b0e      	ldr	r3, [pc, #56]	; (518 <usart_read_callback+0x4c>)
     4e0:	781a      	ldrb	r2, [r3, #0]
     4e2:	2a3e      	cmp	r2, #62	; 0x3e
     4e4:	d00a      	beq.n	4fc <usart_read_callback+0x30>
            bt_message[bt_counting] = rx_buffer[0];
     4e6:	490d      	ldr	r1, [pc, #52]	; (51c <usart_read_callback+0x50>)
     4e8:	780b      	ldrb	r3, [r1, #0]
     4ea:	480d      	ldr	r0, [pc, #52]	; (520 <usart_read_callback+0x54>)
     4ec:	54c2      	strb	r2, [r0, r3]
            bt_counting++;
     4ee:	3301      	adds	r3, #1
     4f0:	700b      	strb	r3, [r1, #0]
}
     4f2:	bd10      	pop	{r4, pc}
        bt_start_received = true;
     4f4:	2201      	movs	r2, #1
     4f6:	4b07      	ldr	r3, [pc, #28]	; (514 <usart_read_callback+0x48>)
     4f8:	701a      	strb	r2, [r3, #0]
     4fa:	e7fa      	b.n	4f2 <usart_read_callback+0x26>
            bt_received(bt_message);
     4fc:	4808      	ldr	r0, [pc, #32]	; (520 <usart_read_callback+0x54>)
     4fe:	4b09      	ldr	r3, [pc, #36]	; (524 <usart_read_callback+0x58>)
     500:	4798      	blx	r3
            clean_array(bt_counting);
     502:	4c06      	ldr	r4, [pc, #24]	; (51c <usart_read_callback+0x50>)
     504:	7820      	ldrb	r0, [r4, #0]
     506:	4b08      	ldr	r3, [pc, #32]	; (528 <usart_read_callback+0x5c>)
     508:	4798      	blx	r3
            bt_counting = 0;
     50a:	2300      	movs	r3, #0
     50c:	7023      	strb	r3, [r4, #0]
            bt_start_received = false;
     50e:	4a01      	ldr	r2, [pc, #4]	; (514 <usart_read_callback+0x48>)
     510:	7013      	strb	r3, [r2, #0]
     512:	e7ee      	b.n	4f2 <usart_read_callback+0x26>
     514:	20000099 	.word	0x20000099
     518:	200001c0 	.word	0x200001c0
     51c:	20000098 	.word	0x20000098
     520:	200001d0 	.word	0x200001d0
     524:	00000399 	.word	0x00000399
     528:	000001ed 	.word	0x000001ed

0000052c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     52c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     52e:	2000      	movs	r0, #0
     530:	4b08      	ldr	r3, [pc, #32]	; (554 <delay_init+0x28>)
     532:	4798      	blx	r3
     534:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     536:	4c08      	ldr	r4, [pc, #32]	; (558 <delay_init+0x2c>)
     538:	21fa      	movs	r1, #250	; 0xfa
     53a:	0089      	lsls	r1, r1, #2
     53c:	47a0      	blx	r4
     53e:	4b07      	ldr	r3, [pc, #28]	; (55c <delay_init+0x30>)
     540:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     542:	4907      	ldr	r1, [pc, #28]	; (560 <delay_init+0x34>)
     544:	0028      	movs	r0, r5
     546:	47a0      	blx	r4
     548:	4b06      	ldr	r3, [pc, #24]	; (564 <delay_init+0x38>)
     54a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     54c:	2205      	movs	r2, #5
     54e:	4b06      	ldr	r3, [pc, #24]	; (568 <delay_init+0x3c>)
     550:	601a      	str	r2, [r3, #0]
}
     552:	bd70      	pop	{r4, r5, r6, pc}
     554:	00002c05 	.word	0x00002c05
     558:	00003535 	.word	0x00003535
     55c:	20000000 	.word	0x20000000
     560:	000f4240 	.word	0x000f4240
     564:	20000004 	.word	0x20000004
     568:	e000e010 	.word	0xe000e010

0000056c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     56c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     56e:	4b08      	ldr	r3, [pc, #32]	; (590 <delay_cycles_ms+0x24>)
     570:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     572:	4a08      	ldr	r2, [pc, #32]	; (594 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     574:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     576:	2180      	movs	r1, #128	; 0x80
     578:	0249      	lsls	r1, r1, #9
	while (n--) {
     57a:	3801      	subs	r0, #1
     57c:	d307      	bcc.n	58e <delay_cycles_ms+0x22>
	if (n > 0) {
     57e:	2c00      	cmp	r4, #0
     580:	d0fb      	beq.n	57a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     582:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     584:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     586:	6813      	ldr	r3, [r2, #0]
     588:	420b      	tst	r3, r1
     58a:	d0fc      	beq.n	586 <delay_cycles_ms+0x1a>
     58c:	e7f5      	b.n	57a <delay_cycles_ms+0xe>
	}
}
     58e:	bd30      	pop	{r4, r5, pc}
     590:	20000000 	.word	0x20000000
     594:	e000e010 	.word	0xe000e010

00000598 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     598:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     59a:	7a98      	ldrb	r0, [r3, #10]
     59c:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     59e:	4770      	bx	lr

000005a0 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     5a0:	b570      	push	{r4, r5, r6, lr}
     5a2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5a4:	6806      	ldr	r6, [r0, #0]
     5a6:	2208      	movs	r2, #8
     5a8:	4b05      	ldr	r3, [pc, #20]	; (5c0 <rtc_count_enable+0x20>)
     5aa:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     5ac:	4d05      	ldr	r5, [pc, #20]	; (5c4 <rtc_count_enable+0x24>)
     5ae:	0020      	movs	r0, r4
     5b0:	47a8      	blx	r5
     5b2:	2800      	cmp	r0, #0
     5b4:	d1fb      	bne.n	5ae <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     5b6:	8833      	ldrh	r3, [r6, #0]
     5b8:	2202      	movs	r2, #2
     5ba:	4313      	orrs	r3, r2
     5bc:	8033      	strh	r3, [r6, #0]
}
     5be:	bd70      	pop	{r4, r5, r6, pc}
     5c0:	e000e100 	.word	0xe000e100
     5c4:	00000599 	.word	0x00000599

000005c8 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     5c8:	b570      	push	{r4, r5, r6, lr}
     5ca:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5cc:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     5ce:	2108      	movs	r1, #8
     5d0:	2380      	movs	r3, #128	; 0x80
     5d2:	4a06      	ldr	r2, [pc, #24]	; (5ec <rtc_count_disable+0x24>)
     5d4:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     5d6:	4d06      	ldr	r5, [pc, #24]	; (5f0 <rtc_count_disable+0x28>)
     5d8:	0020      	movs	r0, r4
     5da:	47a8      	blx	r5
     5dc:	2800      	cmp	r0, #0
     5de:	d1fb      	bne.n	5d8 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     5e0:	8833      	ldrh	r3, [r6, #0]
     5e2:	2202      	movs	r2, #2
     5e4:	4393      	bics	r3, r2
     5e6:	8033      	strh	r3, [r6, #0]
}
     5e8:	bd70      	pop	{r4, r5, r6, pc}
     5ea:	46c0      	nop			; (mov r8, r8)
     5ec:	e000e100 	.word	0xe000e100
     5f0:	00000599 	.word	0x00000599

000005f4 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     5f4:	b570      	push	{r4, r5, r6, lr}
     5f6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5f8:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     5fa:	4b07      	ldr	r3, [pc, #28]	; (618 <rtc_count_reset+0x24>)
     5fc:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     5fe:	2300      	movs	r3, #0
     600:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     602:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     604:	4d05      	ldr	r5, [pc, #20]	; (61c <rtc_count_reset+0x28>)
     606:	0020      	movs	r0, r4
     608:	47a8      	blx	r5
     60a:	2800      	cmp	r0, #0
     60c:	d1fb      	bne.n	606 <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     60e:	8833      	ldrh	r3, [r6, #0]
     610:	2201      	movs	r2, #1
     612:	4313      	orrs	r3, r2
     614:	8033      	strh	r3, [r6, #0]
}
     616:	bd70      	pop	{r4, r5, r6, pc}
     618:	000005c9 	.word	0x000005c9
     61c:	00000599 	.word	0x00000599

00000620 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     620:	b5f0      	push	{r4, r5, r6, r7, lr}
     622:	b083      	sub	sp, #12
     624:	0004      	movs	r4, r0
     626:	9101      	str	r1, [sp, #4]
     628:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     62a:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     62c:	4f11      	ldr	r7, [pc, #68]	; (674 <rtc_count_set_compare+0x54>)
     62e:	0020      	movs	r0, r4
     630:	47b8      	blx	r7
     632:	2800      	cmp	r0, #0
     634:	d1fb      	bne.n	62e <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     636:	7923      	ldrb	r3, [r4, #4]
     638:	2b00      	cmp	r3, #0
     63a:	d00a      	beq.n	652 <rtc_count_set_compare+0x32>
     63c:	2b01      	cmp	r3, #1
     63e:	d116      	bne.n	66e <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     640:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     642:	2d01      	cmp	r5, #1
     644:	d814      	bhi.n	670 <rtc_count_set_compare+0x50>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     646:	3506      	adds	r5, #6
     648:	00ad      	lsls	r5, r5, #2
     64a:	9b01      	ldr	r3, [sp, #4]
     64c:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     64e:	2000      	movs	r0, #0
			break;
     650:	e00e      	b.n	670 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
     652:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     654:	2d02      	cmp	r5, #2
     656:	d80b      	bhi.n	670 <rtc_count_set_compare+0x50>
			if (comp_value > 0xffff) {
     658:	4b07      	ldr	r3, [pc, #28]	; (678 <rtc_count_set_compare+0x58>)
     65a:	9a01      	ldr	r2, [sp, #4]
     65c:	429a      	cmp	r2, r3
     65e:	d807      	bhi.n	670 <rtc_count_set_compare+0x50>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     660:	466b      	mov	r3, sp
     662:	889b      	ldrh	r3, [r3, #4]
     664:	350c      	adds	r5, #12
     666:	006d      	lsls	r5, r5, #1
     668:	53ab      	strh	r3, [r5, r6]
	return STATUS_OK;
     66a:	2000      	movs	r0, #0
			break;
     66c:	e000      	b.n	670 <rtc_count_set_compare+0x50>
			return STATUS_ERR_BAD_FORMAT;
     66e:	201a      	movs	r0, #26
}
     670:	b003      	add	sp, #12
     672:	bdf0      	pop	{r4, r5, r6, r7, pc}
     674:	00000599 	.word	0x00000599
     678:	0000ffff 	.word	0x0000ffff

0000067c <rtc_count_init>:
{
     67c:	b5f0      	push	{r4, r5, r6, r7, lr}
     67e:	b083      	sub	sp, #12
     680:	0004      	movs	r4, r0
     682:	0016      	movs	r6, r2
	module->hw = hw;
     684:	6001      	str	r1, [r0, #0]
     686:	4a2e      	ldr	r2, [pc, #184]	; (740 <rtc_count_init+0xc4>)
     688:	6993      	ldr	r3, [r2, #24]
     68a:	2120      	movs	r1, #32
     68c:	430b      	orrs	r3, r1
     68e:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     690:	a901      	add	r1, sp, #4
     692:	2302      	movs	r3, #2
     694:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     696:	2004      	movs	r0, #4
     698:	4b2a      	ldr	r3, [pc, #168]	; (744 <rtc_count_init+0xc8>)
     69a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     69c:	2004      	movs	r0, #4
     69e:	4b2a      	ldr	r3, [pc, #168]	; (748 <rtc_count_init+0xcc>)
     6a0:	4798      	blx	r3
	rtc_count_reset(module);
     6a2:	0020      	movs	r0, r4
     6a4:	4b29      	ldr	r3, [pc, #164]	; (74c <rtc_count_init+0xd0>)
     6a6:	4798      	blx	r3
	module->mode                = config->mode;
     6a8:	78b3      	ldrb	r3, [r6, #2]
     6aa:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     6ac:	7933      	ldrb	r3, [r6, #4]
     6ae:	7163      	strb	r3, [r4, #5]
	_rtc_instance[0] = module;
     6b0:	4b27      	ldr	r3, [pc, #156]	; (750 <rtc_count_init+0xd4>)
     6b2:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
     6b4:	6827      	ldr	r7, [r4, #0]
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     6b6:	8833      	ldrh	r3, [r6, #0]
     6b8:	803b      	strh	r3, [r7, #0]
	switch (config->mode) {
     6ba:	78b3      	ldrb	r3, [r6, #2]
     6bc:	2b00      	cmp	r3, #0
     6be:	d021      	beq.n	704 <rtc_count_init+0x88>
			return STATUS_ERR_INVALID_ARG;
     6c0:	2017      	movs	r0, #23
	switch (config->mode) {
     6c2:	2b01      	cmp	r3, #1
     6c4:	d11c      	bne.n	700 <rtc_count_init+0x84>
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     6c6:	883b      	ldrh	r3, [r7, #0]
     6c8:	b29b      	uxth	r3, r3
     6ca:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
     6cc:	78f3      	ldrb	r3, [r6, #3]
     6ce:	2b00      	cmp	r3, #0
     6d0:	d003      	beq.n	6da <rtc_count_init+0x5e>
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     6d2:	883b      	ldrh	r3, [r7, #0]
     6d4:	2280      	movs	r2, #128	; 0x80
     6d6:	4313      	orrs	r3, r2
     6d8:	803b      	strh	r3, [r7, #0]
				while (rtc_count_is_syncing(module)) {
     6da:	4d1e      	ldr	r5, [pc, #120]	; (754 <rtc_count_init+0xd8>)
     6dc:	0020      	movs	r0, r4
     6de:	47a8      	blx	r5
     6e0:	2800      	cmp	r0, #0
     6e2:	d1fb      	bne.n	6dc <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
     6e4:	2200      	movs	r2, #0
     6e6:	68b1      	ldr	r1, [r6, #8]
     6e8:	0020      	movs	r0, r4
     6ea:	4b1b      	ldr	r3, [pc, #108]	; (758 <rtc_count_init+0xdc>)
     6ec:	4798      	blx	r3
	if (config->continuously_update) {
     6ee:	7933      	ldrb	r3, [r6, #4]
	return STATUS_OK;
     6f0:	2000      	movs	r0, #0
	if (config->continuously_update) {
     6f2:	2b00      	cmp	r3, #0
     6f4:	d004      	beq.n	700 <rtc_count_init+0x84>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     6f6:	887b      	ldrh	r3, [r7, #2]
     6f8:	2280      	movs	r2, #128	; 0x80
     6fa:	01d2      	lsls	r2, r2, #7
     6fc:	4313      	orrs	r3, r2
     6fe:	807b      	strh	r3, [r7, #2]
}
     700:	b003      	add	sp, #12
     702:	bdf0      	pop	{r4, r5, r6, r7, pc}
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     704:	883b      	ldrh	r3, [r7, #0]
     706:	2204      	movs	r2, #4
     708:	4313      	orrs	r3, r2
     70a:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
     70c:	78f3      	ldrb	r3, [r6, #3]
				return STATUS_ERR_INVALID_ARG;
     70e:	2017      	movs	r0, #23
			if (config->clear_on_match) {
     710:	2b00      	cmp	r3, #0
     712:	d1f5      	bne.n	700 <rtc_count_init+0x84>
				while (rtc_count_is_syncing(module)) {
     714:	4d0f      	ldr	r5, [pc, #60]	; (754 <rtc_count_init+0xd8>)
     716:	0020      	movs	r0, r4
     718:	47a8      	blx	r5
     71a:	2800      	cmp	r0, #0
     71c:	d1fb      	bne.n	716 <rtc_count_init+0x9a>
				rtc_count_set_compare(module, config->compare_values[i],
     71e:	2200      	movs	r2, #0
     720:	68b1      	ldr	r1, [r6, #8]
     722:	0020      	movs	r0, r4
     724:	4b0c      	ldr	r3, [pc, #48]	; (758 <rtc_count_init+0xdc>)
     726:	4798      	blx	r3
				while (rtc_count_is_syncing(module)) {
     728:	4d0a      	ldr	r5, [pc, #40]	; (754 <rtc_count_init+0xd8>)
     72a:	0020      	movs	r0, r4
     72c:	47a8      	blx	r5
     72e:	2800      	cmp	r0, #0
     730:	d1fb      	bne.n	72a <rtc_count_init+0xae>
				rtc_count_set_compare(module, config->compare_values[i],
     732:	2201      	movs	r2, #1
     734:	68f1      	ldr	r1, [r6, #12]
     736:	0020      	movs	r0, r4
     738:	4b07      	ldr	r3, [pc, #28]	; (758 <rtc_count_init+0xdc>)
     73a:	4798      	blx	r3
     73c:	e7d7      	b.n	6ee <rtc_count_init+0x72>
     73e:	46c0      	nop			; (mov r8, r8)
     740:	40000400 	.word	0x40000400
     744:	00002d1d 	.word	0x00002d1d
     748:	00002c91 	.word	0x00002c91
     74c:	000005f5 	.word	0x000005f5
     750:	200001fc 	.word	0x200001fc
     754:	00000599 	.word	0x00000599
     758:	00000621 	.word	0x00000621

0000075c <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     75e:	0004      	movs	r4, r0
     760:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     762:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     764:	2015      	movs	r0, #21
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     766:	2b00      	cmp	r3, #0
     768:	d000      	beq.n	76c <rtc_count_set_period+0x10>

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;

	return STATUS_OK;
}
     76a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	Rtc *const rtc_module = module->hw;
     76c:	6827      	ldr	r7, [r4, #0]
	while (rtc_count_is_syncing(module)) {
     76e:	4d03      	ldr	r5, [pc, #12]	; (77c <rtc_count_set_period+0x20>)
     770:	0020      	movs	r0, r4
     772:	47a8      	blx	r5
     774:	2800      	cmp	r0, #0
     776:	d1fb      	bne.n	770 <rtc_count_set_period+0x14>
	rtc_module->MODE1.PER.reg = period_value;
     778:	82be      	strh	r6, [r7, #20]
	return STATUS_OK;
     77a:	e7f6      	b.n	76a <rtc_count_set_period+0xe>
     77c:	00000599 	.word	0x00000599

00000780 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     780:	2a02      	cmp	r2, #2
     782:	d00b      	beq.n	79c <rtc_count_register_callback+0x1c>
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     784:	7903      	ldrb	r3, [r0, #4]
     786:	2b00      	cmp	r3, #0
     788:	d005      	beq.n	796 <rtc_count_register_callback+0x16>
     78a:	2b01      	cmp	r3, #1
     78c:	d112      	bne.n	7b4 <rtc_count_register_callback+0x34>
     78e:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
     790:	2a01      	cmp	r2, #1
     792:	d80d      	bhi.n	7b0 <rtc_count_register_callback+0x30>
     794:	e002      	b.n	79c <rtc_count_register_callback+0x1c>
     796:	2317      	movs	r3, #23
			}

			break;
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
     798:	2a02      	cmp	r2, #2
     79a:	d809      	bhi.n	7b0 <rtc_count_register_callback+0x30>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     79c:	1c93      	adds	r3, r2, #2
     79e:	009b      	lsls	r3, r3, #2
     7a0:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     7a2:	8a83      	ldrh	r3, [r0, #20]
     7a4:	2101      	movs	r1, #1
     7a6:	4091      	lsls	r1, r2
     7a8:	430b      	orrs	r3, r1
     7aa:	b29b      	uxth	r3, r3
     7ac:	8283      	strh	r3, [r0, #20]
     7ae:	2300      	movs	r3, #0
	}

	return status;
}
     7b0:	0018      	movs	r0, r3
     7b2:	4770      	bx	lr
			status = STATUS_ERR_INVALID_ARG;
     7b4:	2317      	movs	r3, #23
     7b6:	e7fb      	b.n	7b0 <rtc_count_register_callback+0x30>

000007b8 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     7b8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7ba:	6804      	ldr	r4, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     7bc:	2902      	cmp	r1, #2
     7be:	d00b      	beq.n	7d8 <rtc_count_enable_callback+0x20>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
     7c0:	2201      	movs	r2, #1
     7c2:	408a      	lsls	r2, r1
     7c4:	2303      	movs	r3, #3
     7c6:	4013      	ands	r3, r2
     7c8:	71e3      	strb	r3, [r4, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     7ca:	8ac3      	ldrh	r3, [r0, #22]
     7cc:	2201      	movs	r2, #1
     7ce:	408a      	lsls	r2, r1
     7d0:	4313      	orrs	r3, r2
     7d2:	b29b      	uxth	r3, r3
     7d4:	82c3      	strh	r3, [r0, #22]
}
     7d6:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     7d8:	2380      	movs	r3, #128	; 0x80
     7da:	71e3      	strb	r3, [r4, #7]
     7dc:	e7f5      	b.n	7ca <rtc_count_enable_callback+0x12>
	...

000007e0 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     7e0:	b510      	push	{r4, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
     7e2:	4b14      	ldr	r3, [pc, #80]	; (834 <RTC_Handler+0x54>)
     7e4:	681a      	ldr	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
     7e6:	6814      	ldr	r4, [r2, #0]
	uint16_t callback_mask = module->enabled_callback;
     7e8:	8ad1      	ldrh	r1, [r2, #22]
	callback_mask &= module->registered_callback;
     7ea:	8a93      	ldrh	r3, [r2, #20]
     7ec:	4019      	ands	r1, r3
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     7ee:	7a20      	ldrb	r0, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     7f0:	79e3      	ldrb	r3, [r4, #7]
     7f2:	4003      	ands	r3, r0
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     7f4:	b258      	sxtb	r0, r3
     7f6:	2800      	cmp	r0, #0
     7f8:	db06      	blt.n	808 <RTC_Handler+0x28>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     7fa:	07d8      	lsls	r0, r3, #31
     7fc:	d50f      	bpl.n	81e <RTC_Handler+0x3e>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     7fe:	07cb      	lsls	r3, r1, #31
     800:	d40a      	bmi.n	818 <RTC_Handler+0x38>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     802:	2301      	movs	r3, #1
     804:	7223      	strb	r3, [r4, #8]
	_rtc_interrupt_handler(0);
}
     806:	bd10      	pop	{r4, pc}
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     808:	074b      	lsls	r3, r1, #29
     80a:	d402      	bmi.n	812 <RTC_Handler+0x32>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     80c:	2380      	movs	r3, #128	; 0x80
     80e:	7223      	strb	r3, [r4, #8]
     810:	e7f9      	b.n	806 <RTC_Handler+0x26>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     812:	6913      	ldr	r3, [r2, #16]
     814:	4798      	blx	r3
     816:	e7f9      	b.n	80c <RTC_Handler+0x2c>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     818:	6893      	ldr	r3, [r2, #8]
     81a:	4798      	blx	r3
     81c:	e7f1      	b.n	802 <RTC_Handler+0x22>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     81e:	079b      	lsls	r3, r3, #30
     820:	d5f1      	bpl.n	806 <RTC_Handler+0x26>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     822:	078b      	lsls	r3, r1, #30
     824:	d402      	bmi.n	82c <RTC_Handler+0x4c>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     826:	2302      	movs	r3, #2
     828:	7223      	strb	r3, [r4, #8]
}
     82a:	e7ec      	b.n	806 <RTC_Handler+0x26>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     82c:	68d3      	ldr	r3, [r2, #12]
     82e:	4798      	blx	r3
     830:	e7f9      	b.n	826 <RTC_Handler+0x46>
     832:	46c0      	nop			; (mov r8, r8)
     834:	200001fc 	.word	0x200001fc

00000838 <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
     838:	b510      	push	{r4, lr}
     83a:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     83c:	4668      	mov	r0, sp
     83e:	4b11      	ldr	r3, [pc, #68]	; (884 <configure_adc_VMPPT+0x4c>)
     840:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     842:	2303      	movs	r3, #3
     844:	466a      	mov	r2, sp
     846:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
     848:	3301      	adds	r3, #1
     84a:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     84c:	4c0e      	ldr	r4, [pc, #56]	; (888 <configure_adc_VMPPT+0x50>)
     84e:	490f      	ldr	r1, [pc, #60]	; (88c <configure_adc_VMPPT+0x54>)
     850:	0020      	movs	r0, r4
     852:	4b0f      	ldr	r3, [pc, #60]	; (890 <configure_adc_VMPPT+0x58>)
     854:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     856:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     858:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     85a:	b25b      	sxtb	r3, r3
     85c:	2b00      	cmp	r3, #0
     85e:	dbfb      	blt.n	858 <configure_adc_VMPPT+0x20>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     860:	2180      	movs	r1, #128	; 0x80
     862:	0409      	lsls	r1, r1, #16
     864:	4b0b      	ldr	r3, [pc, #44]	; (894 <configure_adc_VMPPT+0x5c>)
     866:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     868:	7813      	ldrb	r3, [r2, #0]
     86a:	2102      	movs	r1, #2
     86c:	430b      	orrs	r3, r1
     86e:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
     870:	4b05      	ldr	r3, [pc, #20]	; (888 <configure_adc_VMPPT+0x50>)
     872:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     874:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     876:	b25b      	sxtb	r3, r3
     878:	2b00      	cmp	r3, #0
     87a:	dbfb      	blt.n	874 <configure_adc_VMPPT+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     87c:	2001      	movs	r0, #1
     87e:	b00c      	add	sp, #48	; 0x30
     880:	bd10      	pop	{r4, pc}
     882:	46c0      	nop			; (mov r8, r8)
     884:	00000cf9 	.word	0x00000cf9
     888:	20000200 	.word	0x20000200
     88c:	42004000 	.word	0x42004000
     890:	00000d41 	.word	0x00000d41
     894:	e000e100 	.word	0xe000e100

00000898 <configure_adc_TEMP>:

bool configure_adc_TEMP (void)
{
     898:	b510      	push	{r4, lr}
     89a:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     89c:	4668      	mov	r0, sp
     89e:	4b11      	ldr	r3, [pc, #68]	; (8e4 <configure_adc_TEMP+0x4c>)
     8a0:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     8a2:	2303      	movs	r3, #3
     8a4:	466a      	mov	r2, sp
     8a6:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = TEMP_ADC_1_PIN;
     8a8:	3304      	adds	r3, #4
     8aa:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     8ac:	4c0e      	ldr	r4, [pc, #56]	; (8e8 <configure_adc_TEMP+0x50>)
     8ae:	490f      	ldr	r1, [pc, #60]	; (8ec <configure_adc_TEMP+0x54>)
     8b0:	0020      	movs	r0, r4
     8b2:	4b0f      	ldr	r3, [pc, #60]	; (8f0 <configure_adc_TEMP+0x58>)
     8b4:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
     8b6:	6822      	ldr	r2, [r4, #0]
     8b8:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     8ba:	b25b      	sxtb	r3, r3
     8bc:	2b00      	cmp	r3, #0
     8be:	dbfb      	blt.n	8b8 <configure_adc_TEMP+0x20>
     8c0:	2180      	movs	r1, #128	; 0x80
     8c2:	0409      	lsls	r1, r1, #16
     8c4:	4b0b      	ldr	r3, [pc, #44]	; (8f4 <configure_adc_TEMP+0x5c>)
     8c6:	6019      	str	r1, [r3, #0]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     8c8:	7813      	ldrb	r3, [r2, #0]
     8ca:	2102      	movs	r1, #2
     8cc:	430b      	orrs	r3, r1
     8ce:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
     8d0:	4b05      	ldr	r3, [pc, #20]	; (8e8 <configure_adc_TEMP+0x50>)
     8d2:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     8d4:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     8d6:	b25b      	sxtb	r3, r3
     8d8:	2b00      	cmp	r3, #0
     8da:	dbfb      	blt.n	8d4 <configure_adc_TEMP+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     8dc:	2001      	movs	r0, #1
     8de:	b00c      	add	sp, #48	; 0x30
     8e0:	bd10      	pop	{r4, pc}
     8e2:	46c0      	nop			; (mov r8, r8)
     8e4:	00000cf9 	.word	0x00000cf9
     8e8:	20000200 	.word	0x20000200
     8ec:	42004000 	.word	0x42004000
     8f0:	00000d41 	.word	0x00000d41
     8f4:	e000e100 	.word	0xe000e100

000008f8 <turn_off_adc>:
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     8f8:	4b0a      	ldr	r3, [pc, #40]	; (924 <turn_off_adc+0x2c>)
     8fa:	681a      	ldr	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     8fc:	2080      	movs	r0, #128	; 0x80
     8fe:	0400      	lsls	r0, r0, #16
     900:	2380      	movs	r3, #128	; 0x80
     902:	4909      	ldr	r1, [pc, #36]	; (928 <turn_off_adc+0x30>)
     904:	50c8      	str	r0, [r1, r3]
     906:	7e53      	ldrb	r3, [r2, #25]
#	else
		system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	while (adc_is_syncing(module_inst)) {
     908:	b25b      	sxtb	r3, r3
     90a:	2b00      	cmp	r3, #0
     90c:	dbfb      	blt.n	906 <turn_off_adc+0xe>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     90e:	7813      	ldrb	r3, [r2, #0]
     910:	2102      	movs	r1, #2
     912:	438b      	bics	r3, r1
     914:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
     916:	4b03      	ldr	r3, [pc, #12]	; (924 <turn_off_adc+0x2c>)
     918:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     91a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     91c:	b25b      	sxtb	r3, r3
     91e:	2b00      	cmp	r3, #0
     920:	dbfb      	blt.n	91a <turn_off_adc+0x22>


void turn_off_adc(void)
{
    adc_disable(&adc_instance);
}
     922:	4770      	bx	lr
     924:	20000200 	.word	0x20000200
     928:	e000e100 	.word	0xe000e100

0000092c <get_value_VMPPT>:


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
     92c:	b5f0      	push	{r4, r5, r6, r7, lr}
     92e:	b083      	sub	sp, #12
     930:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     932:	4b21      	ldr	r3, [pc, #132]	; (9b8 <get_value_VMPPT+0x8c>)
     934:	6819      	ldr	r1, [r3, #0]
     936:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     938:	b25b      	sxtb	r3, r3
     93a:	2b00      	cmp	r3, #0
     93c:	dbfb      	blt.n	936 <get_value_VMPPT+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     93e:	7b0b      	ldrb	r3, [r1, #12]
     940:	2202      	movs	r2, #2
     942:	4313      	orrs	r3, r2
     944:	730b      	strb	r3, [r1, #12]
     946:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     948:	b25b      	sxtb	r3, r3
     94a:	2b00      	cmp	r3, #0
     94c:	dbfb      	blt.n	946 <get_value_VMPPT+0x1a>
	if (int_flags & ADC_INTFLAG_RESRDY) {
     94e:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
     950:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     952:	2502      	movs	r5, #2
     954:	e001      	b.n	95a <get_value_VMPPT+0x2e>
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     956:	4214      	tst	r4, r2
     958:	d10a      	bne.n	970 <get_value_VMPPT+0x44>
	uint32_t int_flags = adc_module->INTFLAG.reg;
     95a:	7e0b      	ldrb	r3, [r1, #24]
     95c:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
     95e:	0022      	movs	r2, r4
     960:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
     962:	421e      	tst	r6, r3
     964:	d000      	beq.n	968 <get_value_VMPPT+0x3c>
		status_flags |= ADC_STATUS_WINDOW;
     966:	432a      	orrs	r2, r5
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     968:	421d      	tst	r5, r3
     96a:	d0f4      	beq.n	956 <get_value_VMPPT+0x2a>
		status_flags |= ADC_STATUS_OVERRUN;
     96c:	4332      	orrs	r2, r6
     96e:	e7f2      	b.n	956 <get_value_VMPPT+0x2a>
     970:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     972:	b25b      	sxtb	r3, r3
     974:	2b00      	cmp	r3, #0
     976:	dbfb      	blt.n	970 <get_value_VMPPT+0x44>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     978:	8b4a      	ldrh	r2, [r1, #26]
     97a:	ab01      	add	r3, sp, #4
     97c:	801a      	strh	r2, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
     97e:	2301      	movs	r3, #1
     980:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
     982:	7e0a      	ldrb	r2, [r1, #24]
     984:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
     986:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
     988:	0754      	lsls	r4, r2, #29
     98a:	d501      	bpl.n	990 <get_value_VMPPT+0x64>
		status_flags |= ADC_STATUS_WINDOW;
     98c:	2402      	movs	r4, #2
     98e:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     990:	0792      	lsls	r2, r2, #30
     992:	d501      	bpl.n	998 <get_value_VMPPT+0x6c>
		status_flags |= ADC_STATUS_OVERRUN;
     994:	2204      	movs	r2, #4
     996:	4313      	orrs	r3, r2

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     998:	075b      	lsls	r3, r3, #29
     99a:	d501      	bpl.n	9a0 <get_value_VMPPT+0x74>
	adc_module->INTFLAG.reg = int_flags;
     99c:	2302      	movs	r3, #2
     99e:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / D_ADC_RESOLUTION;
     9a0:	9b01      	ldr	r3, [sp, #4]
    
    *value = adc_reading;
     9a2:	6003      	str	r3, [r0, #0]
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / D_ADC_RESOLUTION;
     9a4:	4805      	ldr	r0, [pc, #20]	; (9bc <get_value_VMPPT+0x90>)
     9a6:	4358      	muls	r0, r3
     9a8:	21dc      	movs	r1, #220	; 0xdc
     9aa:	0309      	lsls	r1, r1, #12
     9ac:	4b04      	ldr	r3, [pc, #16]	; (9c0 <get_value_VMPPT+0x94>)
     9ae:	4798      	blx	r3
    *converted = reading;
     9b0:	6038      	str	r0, [r7, #0]
    
    return;
}
     9b2:	b003      	add	sp, #12
     9b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9b6:	46c0      	nop			; (mov r8, r8)
     9b8:	20000200 	.word	0x20000200
     9bc:	00101d00 	.word	0x00101d00
     9c0:	00003535 	.word	0x00003535

000009c4 <get_value_TEMP>:


void get_value_TEMP (uint32_t *value, uint32_t *converted)
{
     9c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9c6:	b083      	sub	sp, #12
     9c8:	000f      	movs	r7, r1
	Adc *const adc_module = module_inst->hw;
     9ca:	4b23      	ldr	r3, [pc, #140]	; (a58 <get_value_TEMP+0x94>)
     9cc:	6819      	ldr	r1, [r3, #0]
     9ce:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     9d0:	b25b      	sxtb	r3, r3
     9d2:	2b00      	cmp	r3, #0
     9d4:	dbfb      	blt.n	9ce <get_value_TEMP+0xa>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     9d6:	7b0b      	ldrb	r3, [r1, #12]
     9d8:	2202      	movs	r2, #2
     9da:	4313      	orrs	r3, r2
     9dc:	730b      	strb	r3, [r1, #12]
     9de:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     9e0:	b25b      	sxtb	r3, r3
     9e2:	2b00      	cmp	r3, #0
     9e4:	dbfb      	blt.n	9de <get_value_TEMP+0x1a>
	if (int_flags & ADC_INTFLAG_RESRDY) {
     9e6:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
     9e8:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     9ea:	2502      	movs	r5, #2
     9ec:	e001      	b.n	9f2 <get_value_TEMP+0x2e>
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     9ee:	4214      	tst	r4, r2
     9f0:	d10a      	bne.n	a08 <get_value_TEMP+0x44>
	uint32_t int_flags = adc_module->INTFLAG.reg;
     9f2:	7e0b      	ldrb	r3, [r1, #24]
     9f4:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
     9f6:	0022      	movs	r2, r4
     9f8:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
     9fa:	421e      	tst	r6, r3
     9fc:	d000      	beq.n	a00 <get_value_TEMP+0x3c>
		status_flags |= ADC_STATUS_WINDOW;
     9fe:	432a      	orrs	r2, r5
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     a00:	421d      	tst	r5, r3
     a02:	d0f4      	beq.n	9ee <get_value_TEMP+0x2a>
		status_flags |= ADC_STATUS_OVERRUN;
     a04:	4332      	orrs	r2, r6
     a06:	e7f2      	b.n	9ee <get_value_TEMP+0x2a>
     a08:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     a0a:	b25b      	sxtb	r3, r3
     a0c:	2b00      	cmp	r3, #0
     a0e:	dbfb      	blt.n	a08 <get_value_TEMP+0x44>
	*result = adc_module->RESULT.reg;
     a10:	8b4a      	ldrh	r2, [r1, #26]
     a12:	ab01      	add	r3, sp, #4
     a14:	801a      	strh	r2, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
     a16:	2301      	movs	r3, #1
     a18:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
     a1a:	7e0a      	ldrb	r2, [r1, #24]
     a1c:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
     a1e:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
     a20:	0754      	lsls	r4, r2, #29
     a22:	d501      	bpl.n	a28 <get_value_TEMP+0x64>
		status_flags |= ADC_STATUS_WINDOW;
     a24:	2402      	movs	r4, #2
     a26:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     a28:	0792      	lsls	r2, r2, #30
     a2a:	d501      	bpl.n	a30 <get_value_TEMP+0x6c>
		status_flags |= ADC_STATUS_OVERRUN;
     a2c:	2204      	movs	r2, #4
     a2e:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     a30:	075b      	lsls	r3, r3, #29
     a32:	d501      	bpl.n	a38 <get_value_TEMP+0x74>
	adc_module->INTFLAG.reg = int_flags;
     a34:	2302      	movs	r3, #2
     a36:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = D_ADC_VREF * adc_reading / D_ADC_RESOLUTION;
     a38:	9b01      	ldr	r3, [sp, #4]
    
    uint32_t temp = (1858300 - 1000 * reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
    
    *value = adc_reading;
     a3a:	6003      	str	r3, [r0, #0]
    reading = D_ADC_VREF * adc_reading / D_ADC_RESOLUTION;
     a3c:	4807      	ldr	r0, [pc, #28]	; (a5c <get_value_TEMP+0x98>)
     a3e:	4358      	muls	r0, r3
     a40:	0b00      	lsrs	r0, r0, #12
    uint32_t temp = (1858300 - 1000 * reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
     a42:	23fa      	movs	r3, #250	; 0xfa
     a44:	009b      	lsls	r3, r3, #2
     a46:	4358      	muls	r0, r3
     a48:	4b05      	ldr	r3, [pc, #20]	; (a60 <get_value_TEMP+0x9c>)
     a4a:	1a18      	subs	r0, r3, r0
     a4c:	4905      	ldr	r1, [pc, #20]	; (a64 <get_value_TEMP+0xa0>)
     a4e:	4b06      	ldr	r3, [pc, #24]	; (a68 <get_value_TEMP+0xa4>)
     a50:	4798      	blx	r3
    *converted = temp;
     a52:	6038      	str	r0, [r7, #0]
    
    return;
}
     a54:	b003      	add	sp, #12
     a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a58:	20000200 	.word	0x20000200
     a5c:	00000ce4 	.word	0x00000ce4
     a60:	001c5afc 	.word	0x001c5afc
     a64:	0000048f 	.word	0x0000048f
     a68:	00003535 	.word	0x00003535

00000a6c <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     a6c:	b510      	push	{r4, lr}
     a6e:	b082      	sub	sp, #8
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     a70:	4668      	mov	r0, sp
     a72:	4b07      	ldr	r3, [pc, #28]	; (a90 <configure_dac+0x24>)
     a74:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     a76:	2300      	movs	r3, #0
     a78:	466a      	mov	r2, sp
     a7a:	7013      	strb	r3, [r2, #0]
    dac_init(&dac_instance, DAC, &config_dac);
     a7c:	4c05      	ldr	r4, [pc, #20]	; (a94 <configure_dac+0x28>)
     a7e:	4906      	ldr	r1, [pc, #24]	; (a98 <configure_dac+0x2c>)
     a80:	0020      	movs	r0, r4
     a82:	4b06      	ldr	r3, [pc, #24]	; (a9c <configure_dac+0x30>)
     a84:	4798      	blx	r3
    dac_enable(&dac_instance);
     a86:	0020      	movs	r0, r4
     a88:	4b05      	ldr	r3, [pc, #20]	; (aa0 <configure_dac+0x34>)
     a8a:	4798      	blx	r3
}
     a8c:	b002      	add	sp, #8
     a8e:	bd10      	pop	{r4, pc}
     a90:	00001231 	.word	0x00001231
     a94:	20000224 	.word	0x20000224
     a98:	42004800 	.word	0x42004800
     a9c:	00001245 	.word	0x00001245
     aa0:	00001315 	.word	0x00001315

00000aa4 <set_led_bright_perthousand>:

//
void set_led_bright_perthousand(uint16_t perthousand)
{
     aa4:	b510      	push	{r4, lr}
     aa6:	b082      	sub	sp, #8
     aa8:	0004      	movs	r4, r0
    if (perthousand < LIGHT_MIN)
     aaa:	2863      	cmp	r0, #99	; 0x63
     aac:	d913      	bls.n	ad6 <set_led_bright_perthousand+0x32>
        port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
        port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_INACTIVE);
    }
    else
    {
        if (!dac_enabled)
     aae:	4b19      	ldr	r3, [pc, #100]	; (b14 <set_led_bright_perthousand+0x70>)
     ab0:	781b      	ldrb	r3, [r3, #0]
     ab2:	2b00      	cmp	r3, #0
     ab4:	d01e      	beq.n	af4 <set_led_bright_perthousand+0x50>
            // Configure the Enable of LED Stripe as output, turn it on
            port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
            port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
        }
        
        bright_reference = perthousand;
     ab6:	4b18      	ldr	r3, [pc, #96]	; (b18 <set_led_bright_perthousand+0x74>)
     ab8:	801c      	strh	r4, [r3, #0]
        
        uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
     aba:	2056      	movs	r0, #86	; 0x56
     abc:	30ff      	adds	r0, #255	; 0xff
     abe:	4360      	muls	r0, r4
     ac0:	21fa      	movs	r1, #250	; 0xfa
     ac2:	0089      	lsls	r1, r1, #2
     ac4:	4b15      	ldr	r3, [pc, #84]	; (b1c <set_led_bright_perthousand+0x78>)
     ac6:	4798      	blx	r3
        
        dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     ac8:	b282      	uxth	r2, r0
     aca:	2100      	movs	r1, #0
     acc:	4814      	ldr	r0, [pc, #80]	; (b20 <set_led_bright_perthousand+0x7c>)
     ace:	4b15      	ldr	r3, [pc, #84]	; (b24 <set_led_bright_perthousand+0x80>)
     ad0:	4798      	blx	r3
    }    
     ad2:	b002      	add	sp, #8
     ad4:	bd10      	pop	{r4, pc}
        dac_enabled = false;
     ad6:	2300      	movs	r3, #0
     ad8:	4a0e      	ldr	r2, [pc, #56]	; (b14 <set_led_bright_perthousand+0x70>)
     ada:	7013      	strb	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     adc:	a901      	add	r1, sp, #4
     ade:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     ae0:	2201      	movs	r2, #1
     ae2:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     ae4:	708b      	strb	r3, [r1, #2]
        port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
     ae6:	2001      	movs	r0, #1
     ae8:	4b0f      	ldr	r3, [pc, #60]	; (b28 <set_led_bright_perthousand+0x84>)
     aea:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     aec:	2202      	movs	r2, #2
     aee:	4b0f      	ldr	r3, [pc, #60]	; (b2c <set_led_bright_perthousand+0x88>)
     af0:	615a      	str	r2, [r3, #20]
     af2:	e7ee      	b.n	ad2 <set_led_bright_perthousand+0x2e>
            dac_enabled = true;
     af4:	2201      	movs	r2, #1
     af6:	4b07      	ldr	r3, [pc, #28]	; (b14 <set_led_bright_perthousand+0x70>)
     af8:	701a      	strb	r2, [r3, #0]
	config->direction  = PORT_PIN_DIR_INPUT;
     afa:	a901      	add	r1, sp, #4
     afc:	2300      	movs	r3, #0
     afe:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     b00:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     b02:	708b      	strb	r3, [r1, #2]
            port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
     b04:	2001      	movs	r0, #1
     b06:	4b08      	ldr	r3, [pc, #32]	; (b28 <set_led_bright_perthousand+0x84>)
     b08:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
     b0a:	2202      	movs	r2, #2
     b0c:	4b07      	ldr	r3, [pc, #28]	; (b2c <set_led_bright_perthousand+0x88>)
     b0e:	619a      	str	r2, [r3, #24]
     b10:	e7d1      	b.n	ab6 <set_led_bright_perthousand+0x12>
     b12:	46c0      	nop			; (mov r8, r8)
     b14:	20000008 	.word	0x20000008
     b18:	20000220 	.word	0x20000220
     b1c:	00003649 	.word	0x00003649
     b20:	20000224 	.word	0x20000224
     b24:	00001351 	.word	0x00001351
     b28:	00001421 	.word	0x00001421
     b2c:	41004400 	.word	0x41004400

00000b30 <gas_gauge_config_CC_registers>:
    
    gas_gauge_config_CC_registers();
}

void gas_gauge_config_CC_registers()
{
     b30:	b530      	push	{r4, r5, lr}
     b32:	b085      	sub	sp, #20
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     b34:	aa01      	add	r2, sp, #4
     b36:	4b06      	ldr	r3, [pc, #24]	; (b50 <gas_gauge_config_CC_registers+0x20>)
     b38:	cb13      	ldmia	r3!, {r0, r1, r4}
     b3a:	c213      	stmia	r2!, {r0, r1, r4}
        .ten_bit_address = false,
        .high_speed = false,
        .hs_master_code = 0x0,
    };
    
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
     b3c:	4d05      	ldr	r5, [pc, #20]	; (b54 <gas_gauge_config_CC_registers+0x24>)
     b3e:	4c06      	ldr	r4, [pc, #24]	; (b58 <gas_gauge_config_CC_registers+0x28>)
     b40:	a901      	add	r1, sp, #4
     b42:	0028      	movs	r0, r5
     b44:	47a0      	blx	r4
     b46:	2800      	cmp	r0, #0
     b48:	d1fa      	bne.n	b40 <gas_gauge_config_CC_registers+0x10>
}
     b4a:	b005      	add	sp, #20
     b4c:	bd30      	pop	{r4, r5, pc}
     b4e:	46c0      	nop			; (mov r8, r8)
     b50:	000059f8 	.word	0x000059f8
     b54:	20000248 	.word	0x20000248
     b58:	00001a6d 	.word	0x00001a6d

00000b5c <configure_gas_gauge>:
{
     b5c:	b530      	push	{r4, r5, lr}
     b5e:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     b60:	aa01      	add	r2, sp, #4
     b62:	2364      	movs	r3, #100	; 0x64
     b64:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     b66:	4b21      	ldr	r3, [pc, #132]	; (bec <configure_gas_gauge+0x90>)
     b68:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     b6a:	2300      	movs	r3, #0
     b6c:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     b6e:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     b70:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     b72:	2180      	movs	r1, #128	; 0x80
     b74:	0389      	lsls	r1, r1, #14
     b76:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     b78:	2101      	movs	r1, #1
     b7a:	4249      	negs	r1, r1
     b7c:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     b7e:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     b80:	3125      	adds	r1, #37	; 0x25
     b82:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     b84:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     b86:	3108      	adds	r1, #8
     b88:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     b8a:	3101      	adds	r1, #1
     b8c:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     b8e:	3101      	adds	r1, #1
     b90:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     b92:	33d7      	adds	r3, #215	; 0xd7
     b94:	8613      	strh	r3, [r2, #48]	; 0x30
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     b96:	4b16      	ldr	r3, [pc, #88]	; (bf0 <configure_gas_gauge+0x94>)
     b98:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     b9a:	4b16      	ldr	r3, [pc, #88]	; (bf4 <configure_gas_gauge+0x98>)
     b9c:	6213      	str	r3, [r2, #32]
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     b9e:	4c16      	ldr	r4, [pc, #88]	; (bf8 <configure_gas_gauge+0x9c>)
     ba0:	4916      	ldr	r1, [pc, #88]	; (bfc <configure_gas_gauge+0xa0>)
     ba2:	0020      	movs	r0, r4
     ba4:	4b16      	ldr	r3, [pc, #88]	; (c00 <configure_gas_gauge+0xa4>)
     ba6:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     ba8:	6824      	ldr	r4, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     baa:	2207      	movs	r2, #7
     bac:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
     bae:	421a      	tst	r2, r3
     bb0:	d1fc      	bne.n	bac <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     bb2:	6823      	ldr	r3, [r4, #0]
     bb4:	2202      	movs	r2, #2
     bb6:	4313      	orrs	r3, r2
     bb8:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     bba:	4d0f      	ldr	r5, [pc, #60]	; (bf8 <configure_gas_gauge+0x9c>)
     bbc:	6828      	ldr	r0, [r5, #0]
     bbe:	4b11      	ldr	r3, [pc, #68]	; (c04 <configure_gas_gauge+0xa8>)
     bc0:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     bc2:	231f      	movs	r3, #31
     bc4:	4018      	ands	r0, r3
     bc6:	3b1e      	subs	r3, #30
     bc8:	4083      	lsls	r3, r0
     bca:	4a0f      	ldr	r2, [pc, #60]	; (c08 <configure_gas_gauge+0xac>)
     bcc:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     bce:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
     bd0:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     bd2:	2110      	movs	r1, #16
     bd4:	8b62      	ldrh	r2, [r4, #26]
     bd6:	420a      	tst	r2, r1
     bd8:	d104      	bne.n	be4 <configure_gas_gauge+0x88>
		timeout_counter++;
     bda:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     bdc:	4283      	cmp	r3, r0
     bde:	d3f9      	bcc.n	bd4 <configure_gas_gauge+0x78>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     be0:	2310      	movs	r3, #16
     be2:	8363      	strh	r3, [r4, #26]
    gas_gauge_config_CC_registers();
     be4:	4b09      	ldr	r3, [pc, #36]	; (c0c <configure_gas_gauge+0xb0>)
     be6:	4798      	blx	r3
}
     be8:	b00f      	add	sp, #60	; 0x3c
     bea:	bd30      	pop	{r4, r5, pc}
     bec:	00000d48 	.word	0x00000d48
     bf0:	00080002 	.word	0x00080002
     bf4:	00090002 	.word	0x00090002
     bf8:	20000248 	.word	0x20000248
     bfc:	42000800 	.word	0x42000800
     c00:	00001451 	.word	0x00001451
     c04:	000026d1 	.word	0x000026d1
     c08:	e000e100 	.word	0xe000e100
     c0c:	00000b31 	.word	0x00000b31

00000c10 <gas_gauge_read>:
    
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
     c10:	b5f0      	push	{r4, r5, r6, r7, lr}
     c12:	b085      	sub	sp, #20
     c14:	0005      	movs	r5, r0
     c16:	000c      	movs	r4, r1
    bool ok = false;
    
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     c18:	a901      	add	r1, sp, #4
     c1a:	4b0e      	ldr	r3, [pc, #56]	; (c54 <gas_gauge_read+0x44>)
     c1c:	3318      	adds	r3, #24
     c1e:	000a      	movs	r2, r1
     c20:	cbc1      	ldmia	r3!, {r0, r6, r7}
     c22:	c2c1      	stmia	r2!, {r0, r6, r7}
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     c24:	480c      	ldr	r0, [pc, #48]	; (c58 <gas_gauge_read+0x48>)
     c26:	4b0d      	ldr	r3, [pc, #52]	; (c5c <gas_gauge_read+0x4c>)
     c28:	4798      	blx	r3
    bool ok = false;
     c2a:	2300      	movs	r3, #0
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     c2c:	2800      	cmp	r0, #0
     c2e:	d10e      	bne.n	c4e <gas_gauge_read+0x3e>
        
        uint16_t twi_reading = read_buffer[2] << 8 | read_buffer[3];
     c30:	4a0b      	ldr	r2, [pc, #44]	; (c60 <gas_gauge_read+0x50>)
     c32:	7893      	ldrb	r3, [r2, #2]
     c34:	021b      	lsls	r3, r3, #8
     c36:	78d0      	ldrb	r0, [r2, #3]
     c38:	4318      	orrs	r0, r3
        uint16_t twi_percent = ((twi_reading * 100) / FULL_SCALE_GAUGE);

        *value     = twi_reading;
     c3a:	6028      	str	r0, [r5, #0]
        uint16_t twi_percent = ((twi_reading * 100) / FULL_SCALE_GAUGE);
     c3c:	2364      	movs	r3, #100	; 0x64
     c3e:	4358      	muls	r0, r3
     c40:	4908      	ldr	r1, [pc, #32]	; (c64 <gas_gauge_read+0x54>)
     c42:	4b09      	ldr	r3, [pc, #36]	; (c68 <gas_gauge_read+0x58>)
     c44:	4798      	blx	r3
        *percent   = twi_percent;
     c46:	0400      	lsls	r0, r0, #16
     c48:	0c00      	lsrs	r0, r0, #16
     c4a:	6020      	str	r0, [r4, #0]

        ok = true;
     c4c:	2301      	movs	r3, #1
    }
    
    return ok;
     c4e:	0018      	movs	r0, r3
     c50:	b005      	add	sp, #20
     c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c54:	000059f8 	.word	0x000059f8
     c58:	20000248 	.word	0x20000248
     c5c:	00001a49 	.word	0x00001a49
     c60:	2000009c 	.word	0x2000009c
     c64:	0000ffff 	.word	0x0000ffff
     c68:	00003649 	.word	0x00003649

00000c6c <rtc_overflow_callback>:
    rtc_count_set_period(&rtc_instance, 1);
}

void rtc_overflow_callback(void)
{
    tick_counter++;
     c6c:	4a02      	ldr	r2, [pc, #8]	; (c78 <rtc_overflow_callback+0xc>)
     c6e:	6813      	ldr	r3, [r2, #0]
     c70:	3301      	adds	r3, #1
     c72:	6013      	str	r3, [r2, #0]
}
     c74:	4770      	bx	lr
     c76:	46c0      	nop			; (mov r8, r8)
     c78:	200000a0 	.word	0x200000a0

00000c7c <configure_rtc_count>:
{
     c7c:	b510      	push	{r4, lr}
     c7e:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
     c80:	2300      	movs	r3, #0
     c82:	466a      	mov	r2, sp
     c84:	70d3      	strb	r3, [r2, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     c86:	9302      	str	r3, [sp, #8]
     c88:	9303      	str	r3, [sp, #12]
    config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
     c8a:	8013      	strh	r3, [r2, #0]
    config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
     c8c:	7093      	strb	r3, [r2, #2]
    config_rtc_count.continuously_update = true;
     c8e:	2301      	movs	r3, #1
     c90:	7113      	strb	r3, [r2, #4]
    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     c92:	4c0b      	ldr	r4, [pc, #44]	; (cc0 <configure_rtc_count+0x44>)
     c94:	490b      	ldr	r1, [pc, #44]	; (cc4 <configure_rtc_count+0x48>)
     c96:	0020      	movs	r0, r4
     c98:	4b0b      	ldr	r3, [pc, #44]	; (cc8 <configure_rtc_count+0x4c>)
     c9a:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     c9c:	0020      	movs	r0, r4
     c9e:	4b0b      	ldr	r3, [pc, #44]	; (ccc <configure_rtc_count+0x50>)
     ca0:	4798      	blx	r3
    rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_OVERFLOW);
     ca2:	2202      	movs	r2, #2
     ca4:	490a      	ldr	r1, [pc, #40]	; (cd0 <configure_rtc_count+0x54>)
     ca6:	0020      	movs	r0, r4
     ca8:	4b0a      	ldr	r3, [pc, #40]	; (cd4 <configure_rtc_count+0x58>)
     caa:	4798      	blx	r3
    rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);
     cac:	2102      	movs	r1, #2
     cae:	0020      	movs	r0, r4
     cb0:	4b09      	ldr	r3, [pc, #36]	; (cd8 <configure_rtc_count+0x5c>)
     cb2:	4798      	blx	r3
    rtc_count_set_period(&rtc_instance, 1);
     cb4:	2101      	movs	r1, #1
     cb6:	0020      	movs	r0, r4
     cb8:	4b08      	ldr	r3, [pc, #32]	; (cdc <configure_rtc_count+0x60>)
     cba:	4798      	blx	r3
}
     cbc:	b004      	add	sp, #16
     cbe:	bd10      	pop	{r4, pc}
     cc0:	20000270 	.word	0x20000270
     cc4:	40001400 	.word	0x40001400
     cc8:	0000067d 	.word	0x0000067d
     ccc:	000005a1 	.word	0x000005a1
     cd0:	00000c6d 	.word	0x00000c6d
     cd4:	00000781 	.word	0x00000781
     cd8:	000007b9 	.word	0x000007b9
     cdc:	0000075d 	.word	0x0000075d

00000ce0 <get_tick>:



uint32_t get_tick()
{
    return tick_counter;
     ce0:	4b01      	ldr	r3, [pc, #4]	; (ce8 <get_tick+0x8>)
     ce2:	6818      	ldr	r0, [r3, #0]
}
     ce4:	4770      	bx	lr
     ce6:	46c0      	nop			; (mov r8, r8)
     ce8:	200000a0 	.word	0x200000a0

00000cec <tick_elapsed>:
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
    return  (tick_counter - reference);
     cec:	4b01      	ldr	r3, [pc, #4]	; (cf4 <tick_elapsed+0x8>)
     cee:	681b      	ldr	r3, [r3, #0]
     cf0:	1a18      	subs	r0, r3, r0
     cf2:	4770      	bx	lr
     cf4:	200000a0 	.word	0x200000a0

00000cf8 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     cf8:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     cfa:	2200      	movs	r2, #0
     cfc:	2300      	movs	r3, #0
     cfe:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     d00:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     d02:	2100      	movs	r1, #0
     d04:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     d06:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     d08:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     d0a:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     d0c:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     d0e:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     d10:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     d12:	24c0      	movs	r4, #192	; 0xc0
     d14:	0164      	lsls	r4, r4, #5
     d16:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     d18:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     d1a:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     d1c:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     d1e:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     d20:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     d22:	242a      	movs	r4, #42	; 0x2a
     d24:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     d26:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     d28:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     d2a:	3c06      	subs	r4, #6
     d2c:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     d2e:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     d30:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     d32:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     d34:	232b      	movs	r3, #43	; 0x2b
     d36:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     d38:	3301      	adds	r3, #1
     d3a:	54c1      	strb	r1, [r0, r3]
}
     d3c:	bd10      	pop	{r4, pc}
	...

00000d40 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     d40:	b5f0      	push	{r4, r5, r6, r7, lr}
     d42:	46d6      	mov	lr, sl
     d44:	464f      	mov	r7, r9
     d46:	4646      	mov	r6, r8
     d48:	b5c0      	push	{r6, r7, lr}
     d4a:	b096      	sub	sp, #88	; 0x58
     d4c:	0007      	movs	r7, r0
     d4e:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     d50:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     d52:	4ac6      	ldr	r2, [pc, #792]	; (106c <adc_init+0x32c>)
     d54:	6a10      	ldr	r0, [r2, #32]
     d56:	2380      	movs	r3, #128	; 0x80
     d58:	025b      	lsls	r3, r3, #9
     d5a:	4303      	orrs	r3, r0
     d5c:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     d5e:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     d60:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     d62:	07db      	lsls	r3, r3, #31
     d64:	d505      	bpl.n	d72 <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     d66:	b016      	add	sp, #88	; 0x58
     d68:	bc1c      	pop	{r2, r3, r4}
     d6a:	4690      	mov	r8, r2
     d6c:	4699      	mov	r9, r3
     d6e:	46a2      	mov	sl, r4
     d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     d72:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     d74:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     d76:	079b      	lsls	r3, r3, #30
     d78:	d4f5      	bmi.n	d66 <adc_init+0x26>
	module_inst->reference = config->reference;
     d7a:	7873      	ldrb	r3, [r6, #1]
     d7c:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     d7e:	2b00      	cmp	r3, #0
     d80:	d104      	bne.n	d8c <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     d82:	4abb      	ldr	r2, [pc, #748]	; (1070 <adc_init+0x330>)
     d84:	6c13      	ldr	r3, [r2, #64]	; 0x40
     d86:	2104      	movs	r1, #4
     d88:	430b      	orrs	r3, r1
     d8a:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     d8c:	2300      	movs	r3, #0
     d8e:	60bb      	str	r3, [r7, #8]
     d90:	60fb      	str	r3, [r7, #12]
     d92:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     d94:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     d96:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     d98:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     d9a:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     d9c:	4bb5      	ldr	r3, [pc, #724]	; (1074 <adc_init+0x334>)
     d9e:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     da0:	232a      	movs	r3, #42	; 0x2a
     da2:	5cf3      	ldrb	r3, [r6, r3]
     da4:	2b00      	cmp	r3, #0
     da6:	d105      	bne.n	db4 <adc_init+0x74>
     da8:	7d33      	ldrb	r3, [r6, #20]
     daa:	2b00      	cmp	r3, #0
     dac:	d102      	bne.n	db4 <adc_init+0x74>
		module_inst->software_trigger = true;
     dae:	3301      	adds	r3, #1
     db0:	777b      	strb	r3, [r7, #29]
     db2:	e001      	b.n	db8 <adc_init+0x78>
		module_inst->software_trigger = false;
     db4:	2300      	movs	r3, #0
     db6:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     db8:	683b      	ldr	r3, [r7, #0]
     dba:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     dbc:	7833      	ldrb	r3, [r6, #0]
     dbe:	466a      	mov	r2, sp
     dc0:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     dc2:	4669      	mov	r1, sp
     dc4:	201e      	movs	r0, #30
     dc6:	4bac      	ldr	r3, [pc, #688]	; (1078 <adc_init+0x338>)
     dc8:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     dca:	201e      	movs	r0, #30
     dcc:	4bab      	ldr	r3, [pc, #684]	; (107c <adc_init+0x33c>)
     dce:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     dd0:	232c      	movs	r3, #44	; 0x2c
     dd2:	5cf2      	ldrb	r2, [r6, r3]
     dd4:	2a00      	cmp	r2, #0
     dd6:	d054      	beq.n	e82 <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     dd8:	3b01      	subs	r3, #1
     dda:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     ddc:	7b33      	ldrb	r3, [r6, #12]
     dde:	18eb      	adds	r3, r5, r3
     de0:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     de2:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     de4:	b2c9      	uxtb	r1, r1
     de6:	428b      	cmp	r3, r1
     de8:	d221      	bcs.n	e2e <adc_init+0xee>
     dea:	1952      	adds	r2, r2, r5
     dec:	b2d3      	uxtb	r3, r2
     dee:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     df0:	4ba3      	ldr	r3, [pc, #652]	; (1080 <adc_init+0x340>)
     df2:	469a      	mov	sl, r3
     df4:	e003      	b.n	dfe <adc_init+0xbe>
			offset++;
     df6:	3501      	adds	r5, #1
     df8:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     dfa:	454d      	cmp	r5, r9
     dfc:	d017      	beq.n	e2e <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     dfe:	240f      	movs	r4, #15
     e00:	402c      	ands	r4, r5
     e02:	7b33      	ldrb	r3, [r6, #12]
     e04:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     e06:	2250      	movs	r2, #80	; 0x50
     e08:	499e      	ldr	r1, [pc, #632]	; (1084 <adc_init+0x344>)
     e0a:	a802      	add	r0, sp, #8
     e0c:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     e0e:	2c13      	cmp	r4, #19
     e10:	d8f1      	bhi.n	df6 <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     e12:	00a4      	lsls	r4, r4, #2
     e14:	ab02      	add	r3, sp, #8
     e16:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e18:	a901      	add	r1, sp, #4
     e1a:	2300      	movs	r3, #0
     e1c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     e1e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     e20:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     e22:	3301      	adds	r3, #1
     e24:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     e26:	b2c0      	uxtb	r0, r0
     e28:	4b97      	ldr	r3, [pc, #604]	; (1088 <adc_init+0x348>)
     e2a:	4798      	blx	r3
     e2c:	e7e3      	b.n	df6 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     e2e:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     e30:	2250      	movs	r2, #80	; 0x50
     e32:	4994      	ldr	r1, [pc, #592]	; (1084 <adc_init+0x344>)
     e34:	a802      	add	r0, sp, #8
     e36:	4b92      	ldr	r3, [pc, #584]	; (1080 <adc_init+0x340>)
     e38:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     e3a:	2c13      	cmp	r4, #19
     e3c:	d913      	bls.n	e66 <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     e3e:	7d73      	ldrb	r3, [r6, #21]
     e40:	009b      	lsls	r3, r3, #2
     e42:	b2db      	uxtb	r3, r3
     e44:	4642      	mov	r2, r8
     e46:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     e48:	7db3      	ldrb	r3, [r6, #22]
     e4a:	01db      	lsls	r3, r3, #7
     e4c:	7872      	ldrb	r2, [r6, #1]
     e4e:	4313      	orrs	r3, r2
     e50:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     e52:	4642      	mov	r2, r8
     e54:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     e56:	7933      	ldrb	r3, [r6, #4]
     e58:	2b34      	cmp	r3, #52	; 0x34
     e5a:	d900      	bls.n	e5e <adc_init+0x11e>
     e5c:	e17b      	b.n	1156 <adc_init+0x416>
     e5e:	009b      	lsls	r3, r3, #2
     e60:	4a8a      	ldr	r2, [pc, #552]	; (108c <adc_init+0x34c>)
     e62:	58d3      	ldr	r3, [r2, r3]
     e64:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     e66:	00a4      	lsls	r4, r4, #2
     e68:	ab02      	add	r3, sp, #8
     e6a:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e6c:	a901      	add	r1, sp, #4
     e6e:	2300      	movs	r3, #0
     e70:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     e72:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     e74:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     e76:	3301      	adds	r3, #1
     e78:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     e7a:	b2c0      	uxtb	r0, r0
     e7c:	4b82      	ldr	r3, [pc, #520]	; (1088 <adc_init+0x348>)
     e7e:	4798      	blx	r3
     e80:	e7dd      	b.n	e3e <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     e82:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     e84:	2250      	movs	r2, #80	; 0x50
     e86:	497f      	ldr	r1, [pc, #508]	; (1084 <adc_init+0x344>)
     e88:	a802      	add	r0, sp, #8
     e8a:	4b7d      	ldr	r3, [pc, #500]	; (1080 <adc_init+0x340>)
     e8c:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     e8e:	2c13      	cmp	r4, #19
     e90:	d915      	bls.n	ebe <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     e92:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     e94:	2250      	movs	r2, #80	; 0x50
     e96:	497b      	ldr	r1, [pc, #492]	; (1084 <adc_init+0x344>)
     e98:	a802      	add	r0, sp, #8
     e9a:	4b79      	ldr	r3, [pc, #484]	; (1080 <adc_init+0x340>)
     e9c:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     e9e:	2c13      	cmp	r4, #19
     ea0:	d8cd      	bhi.n	e3e <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     ea2:	00a4      	lsls	r4, r4, #2
     ea4:	ab02      	add	r3, sp, #8
     ea6:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ea8:	a901      	add	r1, sp, #4
     eaa:	2300      	movs	r3, #0
     eac:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     eae:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     eb0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     eb2:	3301      	adds	r3, #1
     eb4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     eb6:	b2c0      	uxtb	r0, r0
     eb8:	4b73      	ldr	r3, [pc, #460]	; (1088 <adc_init+0x348>)
     eba:	4798      	blx	r3
     ebc:	e7bf      	b.n	e3e <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     ebe:	00a4      	lsls	r4, r4, #2
     ec0:	ab02      	add	r3, sp, #8
     ec2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ec4:	a901      	add	r1, sp, #4
     ec6:	2300      	movs	r3, #0
     ec8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     eca:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     ecc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     ece:	3301      	adds	r3, #1
     ed0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     ed2:	b2c0      	uxtb	r0, r0
     ed4:	4b6c      	ldr	r3, [pc, #432]	; (1088 <adc_init+0x348>)
     ed6:	4798      	blx	r3
     ed8:	e7db      	b.n	e92 <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     eda:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     edc:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     ede:	2102      	movs	r1, #2
     ee0:	e01a      	b.n	f18 <adc_init+0x1d8>
		adjres = config->divide_result;
     ee2:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     ee4:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     ee6:	2410      	movs	r4, #16
     ee8:	e016      	b.n	f18 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     eea:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     eec:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     eee:	2101      	movs	r1, #1
     ef0:	e012      	b.n	f18 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     ef2:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     ef4:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     ef6:	2100      	movs	r1, #0
     ef8:	e00e      	b.n	f18 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     efa:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     efc:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     efe:	2100      	movs	r1, #0
     f00:	e00a      	b.n	f18 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     f02:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     f04:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     f06:	2100      	movs	r1, #0
     f08:	e006      	b.n	f18 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     f0a:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     f0c:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     f0e:	2100      	movs	r1, #0
     f10:	e002      	b.n	f18 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     f12:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     f14:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     f16:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     f18:	0109      	lsls	r1, r1, #4
     f1a:	2270      	movs	r2, #112	; 0x70
     f1c:	400a      	ands	r2, r1
     f1e:	4313      	orrs	r3, r2
     f20:	4642      	mov	r2, r8
     f22:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     f24:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     f26:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     f28:	2b3f      	cmp	r3, #63	; 0x3f
     f2a:	d900      	bls.n	f2e <adc_init+0x1ee>
     f2c:	e71b      	b.n	d66 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     f2e:	70d3      	strb	r3, [r2, #3]
	Adc *const adc_module = module_inst->hw;
     f30:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     f32:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     f34:	b25b      	sxtb	r3, r3
     f36:	2b00      	cmp	r3, #0
     f38:	dbfb      	blt.n	f32 <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     f3a:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     f3c:	8872      	ldrh	r2, [r6, #2]
     f3e:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     f40:	2224      	movs	r2, #36	; 0x24
     f42:	5cb2      	ldrb	r2, [r6, r2]
     f44:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     f46:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     f48:	7d32      	ldrb	r2, [r6, #20]
     f4a:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     f4c:	4313      	orrs	r3, r2
     f4e:	7cb2      	ldrb	r2, [r6, #18]
     f50:	0052      	lsls	r2, r2, #1
     f52:	4313      	orrs	r3, r2
     f54:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     f56:	4642      	mov	r2, r8
     f58:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     f5a:	7e33      	ldrb	r3, [r6, #24]
     f5c:	2b00      	cmp	r3, #0
     f5e:	d020      	beq.n	fa2 <adc_init+0x262>
		switch (resolution) {
     f60:	2c10      	cmp	r4, #16
     f62:	d100      	bne.n	f66 <adc_init+0x226>
     f64:	e0d9      	b.n	111a <adc_init+0x3da>
     f66:	d800      	bhi.n	f6a <adc_init+0x22a>
     f68:	e098      	b.n	109c <adc_init+0x35c>
     f6a:	2c20      	cmp	r4, #32
     f6c:	d100      	bne.n	f70 <adc_init+0x230>
     f6e:	e0b6      	b.n	10de <adc_init+0x39e>
     f70:	2c30      	cmp	r4, #48	; 0x30
     f72:	d116      	bne.n	fa2 <adc_init+0x262>
			if (config->differential_mode &&
     f74:	7cf2      	ldrb	r2, [r6, #19]
     f76:	2a00      	cmp	r2, #0
     f78:	d00a      	beq.n	f90 <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     f7a:	69f2      	ldr	r2, [r6, #28]
     f7c:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     f7e:	2017      	movs	r0, #23
			if (config->differential_mode &&
     f80:	2aff      	cmp	r2, #255	; 0xff
     f82:	d900      	bls.n	f86 <adc_init+0x246>
     f84:	e6ef      	b.n	d66 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     f86:	6a32      	ldr	r2, [r6, #32]
     f88:	3280      	adds	r2, #128	; 0x80
     f8a:	2aff      	cmp	r2, #255	; 0xff
     f8c:	d900      	bls.n	f90 <adc_init+0x250>
     f8e:	e6ea      	b.n	d66 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     f90:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     f92:	69f2      	ldr	r2, [r6, #28]
     f94:	2aff      	cmp	r2, #255	; 0xff
     f96:	dd00      	ble.n	f9a <adc_init+0x25a>
     f98:	e6e5      	b.n	d66 <adc_init+0x26>
     f9a:	6a32      	ldr	r2, [r6, #32]
     f9c:	2aff      	cmp	r2, #255	; 0xff
     f9e:	dd00      	ble.n	fa2 <adc_init+0x262>
     fa0:	e6e1      	b.n	d66 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     fa2:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fa4:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     fa6:	b252      	sxtb	r2, r2
     fa8:	2a00      	cmp	r2, #0
     faa:	dbfb      	blt.n	fa4 <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     fac:	4642      	mov	r2, r8
     fae:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     fb0:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fb2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     fb4:	b25b      	sxtb	r3, r3
     fb6:	2b00      	cmp	r3, #0
     fb8:	dbfb      	blt.n	fb2 <adc_init+0x272>
	adc_module->WINLT.reg =
     fba:	8bb3      	ldrh	r3, [r6, #28]
     fbc:	4642      	mov	r2, r8
     fbe:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     fc0:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fc2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     fc4:	b25b      	sxtb	r3, r3
     fc6:	2b00      	cmp	r3, #0
     fc8:	dbfb      	blt.n	fc2 <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     fca:	8c33      	ldrh	r3, [r6, #32]
     fcc:	4642      	mov	r2, r8
     fce:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     fd0:	232c      	movs	r3, #44	; 0x2c
     fd2:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     fd4:	2b00      	cmp	r3, #0
     fd6:	d005      	beq.n	fe4 <adc_init+0x2a4>
		inputs_to_scan--;
     fd8:	3b01      	subs	r3, #1
     fda:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     fdc:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     fde:	2b0f      	cmp	r3, #15
     fe0:	d900      	bls.n	fe4 <adc_init+0x2a4>
     fe2:	e6c0      	b.n	d66 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     fe4:	222b      	movs	r2, #43	; 0x2b
     fe6:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     fe8:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     fea:	290f      	cmp	r1, #15
     fec:	d900      	bls.n	ff0 <adc_init+0x2b0>
     fee:	e6ba      	b.n	d66 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     ff0:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     ff2:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     ff4:	b252      	sxtb	r2, r2
     ff6:	2a00      	cmp	r2, #0
     ff8:	dbfb      	blt.n	ff2 <adc_init+0x2b2>
			config->negative_input |
     ffa:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     ffc:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     ffe:	4302      	orrs	r2, r0
    1000:	68b0      	ldr	r0, [r6, #8]
    1002:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
    1004:	0509      	lsls	r1, r1, #20
			config->negative_input |
    1006:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1008:	041b      	lsls	r3, r3, #16
			config->negative_input |
    100a:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
    100c:	4642      	mov	r2, r8
    100e:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
    1010:	232a      	movs	r3, #42	; 0x2a
    1012:	5cf3      	ldrb	r3, [r6, r3]
    1014:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
    1016:	230f      	movs	r3, #15
    1018:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
    101a:	3315      	adds	r3, #21
    101c:	5cf3      	ldrb	r3, [r6, r3]
    101e:	2b00      	cmp	r3, #0
    1020:	d012      	beq.n	1048 <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1022:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
    1024:	4a1a      	ldr	r2, [pc, #104]	; (1090 <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
    1026:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1028:	4293      	cmp	r3, r2
    102a:	d900      	bls.n	102e <adc_init+0x2ee>
    102c:	e69b      	b.n	d66 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    102e:	4642      	mov	r2, r8
    1030:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
    1032:	8d32      	ldrh	r2, [r6, #40]	; 0x28
    1034:	2380      	movs	r3, #128	; 0x80
    1036:	011b      	lsls	r3, r3, #4
    1038:	18d3      	adds	r3, r2, r3
    103a:	4915      	ldr	r1, [pc, #84]	; (1090 <adc_init+0x350>)
    103c:	b29b      	uxth	r3, r3
    103e:	428b      	cmp	r3, r1
    1040:	d900      	bls.n	1044 <adc_init+0x304>
    1042:	e690      	b.n	d66 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1044:	4643      	mov	r3, r8
    1046:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
    1048:	4b12      	ldr	r3, [pc, #72]	; (1094 <adc_init+0x354>)
    104a:	681b      	ldr	r3, [r3, #0]
    104c:	015b      	lsls	r3, r3, #5
    104e:	22e0      	movs	r2, #224	; 0xe0
    1050:	00d2      	lsls	r2, r2, #3
    1052:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
    1054:	4a10      	ldr	r2, [pc, #64]	; (1098 <adc_init+0x358>)
    1056:	6851      	ldr	r1, [r2, #4]
    1058:	0149      	lsls	r1, r1, #5
    105a:	6812      	ldr	r2, [r2, #0]
    105c:	0ed2      	lsrs	r2, r2, #27
    105e:	430a      	orrs	r2, r1
    1060:	b2d2      	uxtb	r2, r2
			) |
    1062:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
    1064:	4642      	mov	r2, r8
    1066:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
    1068:	2000      	movs	r0, #0
    106a:	e67c      	b.n	d66 <adc_init+0x26>
    106c:	40000400 	.word	0x40000400
    1070:	40000800 	.word	0x40000800
    1074:	20000288 	.word	0x20000288
    1078:	00002d1d 	.word	0x00002d1d
    107c:	00002c91 	.word	0x00002c91
    1080:	00005185 	.word	0x00005185
    1084:	00005af0 	.word	0x00005af0
    1088:	00002e15 	.word	0x00002e15
    108c:	00005a1c 	.word	0x00005a1c
    1090:	00000fff 	.word	0x00000fff
    1094:	00806024 	.word	0x00806024
    1098:	00806020 	.word	0x00806020
		switch (resolution) {
    109c:	2c00      	cmp	r4, #0
    109e:	d000      	beq.n	10a2 <adc_init+0x362>
    10a0:	e77f      	b.n	fa2 <adc_init+0x262>
			if (config->differential_mode &&
    10a2:	7cf2      	ldrb	r2, [r6, #19]
    10a4:	2a00      	cmp	r2, #0
    10a6:	d00f      	beq.n	10c8 <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
    10a8:	69f2      	ldr	r2, [r6, #28]
    10aa:	2180      	movs	r1, #128	; 0x80
    10ac:	0109      	lsls	r1, r1, #4
    10ae:	468c      	mov	ip, r1
    10b0:	4462      	add	r2, ip
			if (config->differential_mode &&
    10b2:	492a      	ldr	r1, [pc, #168]	; (115c <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
    10b4:	2017      	movs	r0, #23
			if (config->differential_mode &&
    10b6:	428a      	cmp	r2, r1
    10b8:	d900      	bls.n	10bc <adc_init+0x37c>
    10ba:	e654      	b.n	d66 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
    10bc:	6a32      	ldr	r2, [r6, #32]
    10be:	4462      	add	r2, ip
    10c0:	4926      	ldr	r1, [pc, #152]	; (115c <adc_init+0x41c>)
    10c2:	428a      	cmp	r2, r1
    10c4:	d900      	bls.n	10c8 <adc_init+0x388>
    10c6:	e64e      	b.n	d66 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
    10c8:	4a24      	ldr	r2, [pc, #144]	; (115c <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
    10ca:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
    10cc:	69f1      	ldr	r1, [r6, #28]
    10ce:	4291      	cmp	r1, r2
    10d0:	dd00      	ble.n	10d4 <adc_init+0x394>
    10d2:	e648      	b.n	d66 <adc_init+0x26>
    10d4:	6a31      	ldr	r1, [r6, #32]
    10d6:	4291      	cmp	r1, r2
    10d8:	dd00      	ble.n	10dc <adc_init+0x39c>
    10da:	e644      	b.n	d66 <adc_init+0x26>
    10dc:	e761      	b.n	fa2 <adc_init+0x262>
			if (config->differential_mode &&
    10de:	7cf2      	ldrb	r2, [r6, #19]
    10e0:	2a00      	cmp	r2, #0
    10e2:	d00f      	beq.n	1104 <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
    10e4:	69f2      	ldr	r2, [r6, #28]
    10e6:	2180      	movs	r1, #128	; 0x80
    10e8:	0089      	lsls	r1, r1, #2
    10ea:	468c      	mov	ip, r1
    10ec:	4462      	add	r2, ip
			if (config->differential_mode &&
    10ee:	491c      	ldr	r1, [pc, #112]	; (1160 <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
    10f0:	2017      	movs	r0, #23
			if (config->differential_mode &&
    10f2:	428a      	cmp	r2, r1
    10f4:	d900      	bls.n	10f8 <adc_init+0x3b8>
    10f6:	e636      	b.n	d66 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
    10f8:	6a32      	ldr	r2, [r6, #32]
    10fa:	4462      	add	r2, ip
    10fc:	4918      	ldr	r1, [pc, #96]	; (1160 <adc_init+0x420>)
    10fe:	428a      	cmp	r2, r1
    1100:	d900      	bls.n	1104 <adc_init+0x3c4>
    1102:	e630      	b.n	d66 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
    1104:	4a16      	ldr	r2, [pc, #88]	; (1160 <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
    1106:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
    1108:	69f1      	ldr	r1, [r6, #28]
    110a:	4291      	cmp	r1, r2
    110c:	dd00      	ble.n	1110 <adc_init+0x3d0>
    110e:	e62a      	b.n	d66 <adc_init+0x26>
    1110:	6a31      	ldr	r1, [r6, #32]
    1112:	4291      	cmp	r1, r2
    1114:	dd00      	ble.n	1118 <adc_init+0x3d8>
    1116:	e626      	b.n	d66 <adc_init+0x26>
    1118:	e743      	b.n	fa2 <adc_init+0x262>
			if (config->differential_mode &&
    111a:	7cf2      	ldrb	r2, [r6, #19]
    111c:	2a00      	cmp	r2, #0
    111e:	d00f      	beq.n	1140 <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
    1120:	69f2      	ldr	r2, [r6, #28]
    1122:	2180      	movs	r1, #128	; 0x80
    1124:	0209      	lsls	r1, r1, #8
    1126:	468c      	mov	ip, r1
    1128:	4462      	add	r2, ip
			if (config->differential_mode &&
    112a:	490e      	ldr	r1, [pc, #56]	; (1164 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
    112c:	2017      	movs	r0, #23
			if (config->differential_mode &&
    112e:	428a      	cmp	r2, r1
    1130:	d900      	bls.n	1134 <adc_init+0x3f4>
    1132:	e618      	b.n	d66 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
    1134:	6a32      	ldr	r2, [r6, #32]
    1136:	4462      	add	r2, ip
    1138:	490a      	ldr	r1, [pc, #40]	; (1164 <adc_init+0x424>)
    113a:	428a      	cmp	r2, r1
    113c:	d900      	bls.n	1140 <adc_init+0x400>
    113e:	e612      	b.n	d66 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
    1140:	4a08      	ldr	r2, [pc, #32]	; (1164 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
    1142:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
    1144:	69f1      	ldr	r1, [r6, #28]
    1146:	4291      	cmp	r1, r2
    1148:	dd00      	ble.n	114c <adc_init+0x40c>
    114a:	e60c      	b.n	d66 <adc_init+0x26>
    114c:	6a31      	ldr	r1, [r6, #32]
    114e:	4291      	cmp	r1, r2
    1150:	dd00      	ble.n	1154 <adc_init+0x414>
    1152:	e608      	b.n	d66 <adc_init+0x26>
    1154:	e725      	b.n	fa2 <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
    1156:	2017      	movs	r0, #23
    1158:	e605      	b.n	d66 <adc_init+0x26>
    115a:	46c0      	nop			; (mov r8, r8)
    115c:	00000fff 	.word	0x00000fff
    1160:	000003ff 	.word	0x000003ff
    1164:	0000ffff 	.word	0x0000ffff

00001168 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1168:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
    116a:	4b2e      	ldr	r3, [pc, #184]	; (1224 <ADC_Handler+0xbc>)
    116c:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg;
    116e:	6823      	ldr	r3, [r4, #0]
    1170:	7e1d      	ldrb	r5, [r3, #24]
    1172:	b2ed      	uxtb	r5, r5
	if (flags & ADC_INTFLAG_RESRDY) {
    1174:	07ea      	lsls	r2, r5, #31
    1176:	d505      	bpl.n	1184 <ADC_Handler+0x1c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1178:	7ee2      	ldrb	r2, [r4, #27]
    117a:	07d2      	lsls	r2, r2, #31
    117c:	d502      	bpl.n	1184 <ADC_Handler+0x1c>
    117e:	7ea2      	ldrb	r2, [r4, #26]
    1180:	07d2      	lsls	r2, r2, #31
    1182:	d416      	bmi.n	11b2 <ADC_Handler+0x4a>
	if (flags & ADC_INTFLAG_WINMON) {
    1184:	076b      	lsls	r3, r5, #29
    1186:	d508      	bpl.n	119a <ADC_Handler+0x32>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1188:	2304      	movs	r3, #4
    118a:	6822      	ldr	r2, [r4, #0]
    118c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    118e:	7ee3      	ldrb	r3, [r4, #27]
    1190:	079b      	lsls	r3, r3, #30
    1192:	d502      	bpl.n	119a <ADC_Handler+0x32>
    1194:	7ea3      	ldrb	r3, [r4, #26]
    1196:	079b      	lsls	r3, r3, #30
    1198:	d43c      	bmi.n	1214 <ADC_Handler+0xac>
	if (flags & ADC_INTFLAG_OVERRUN) {
    119a:	07ab      	lsls	r3, r5, #30
    119c:	d508      	bpl.n	11b0 <ADC_Handler+0x48>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    119e:	2302      	movs	r3, #2
    11a0:	6822      	ldr	r2, [r4, #0]
    11a2:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    11a4:	7ee3      	ldrb	r3, [r4, #27]
    11a6:	075b      	lsls	r3, r3, #29
    11a8:	d502      	bpl.n	11b0 <ADC_Handler+0x48>
    11aa:	7ea3      	ldrb	r3, [r4, #26]
    11ac:	075b      	lsls	r3, r3, #29
    11ae:	d435      	bmi.n	121c <ADC_Handler+0xb4>
	_adc_interrupt_handler(0);
}
    11b0:	bd70      	pop	{r4, r5, r6, pc}
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    11b2:	2201      	movs	r2, #1
    11b4:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
    11b6:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    11b8:	7e53      	ldrb	r3, [r2, #25]
			while (adc_is_syncing(module)) {
    11ba:	b25b      	sxtb	r3, r3
    11bc:	2b00      	cmp	r3, #0
    11be:	dbfb      	blt.n	11b8 <ADC_Handler+0x50>
			*(module->job_buffer++) = module->hw->RESULT.reg;
    11c0:	6961      	ldr	r1, [r4, #20]
    11c2:	1c8b      	adds	r3, r1, #2
    11c4:	6163      	str	r3, [r4, #20]
    11c6:	8b53      	ldrh	r3, [r2, #26]
    11c8:	b29b      	uxth	r3, r3
    11ca:	800b      	strh	r3, [r1, #0]
			if (--module->remaining_conversions > 0) {
    11cc:	8b23      	ldrh	r3, [r4, #24]
    11ce:	3b01      	subs	r3, #1
    11d0:	b29b      	uxth	r3, r3
    11d2:	8323      	strh	r3, [r4, #24]
    11d4:	2b00      	cmp	r3, #0
    11d6:	d011      	beq.n	11fc <ADC_Handler+0x94>
				if (module->software_trigger == true) {
    11d8:	7f63      	ldrb	r3, [r4, #29]
    11da:	2b00      	cmp	r3, #0
    11dc:	d0d2      	beq.n	1184 <ADC_Handler+0x1c>
	Adc *const adc_module = module_inst->hw;
    11de:	6822      	ldr	r2, [r4, #0]
    11e0:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    11e2:	b25b      	sxtb	r3, r3
    11e4:	2b00      	cmp	r3, #0
    11e6:	dbfb      	blt.n	11e0 <ADC_Handler+0x78>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    11e8:	7b13      	ldrb	r3, [r2, #12]
    11ea:	2102      	movs	r1, #2
    11ec:	430b      	orrs	r3, r1
    11ee:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
    11f0:	6822      	ldr	r2, [r4, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    11f2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    11f4:	b25b      	sxtb	r3, r3
    11f6:	2b00      	cmp	r3, #0
    11f8:	dbfb      	blt.n	11f2 <ADC_Handler+0x8a>
    11fa:	e7c3      	b.n	1184 <ADC_Handler+0x1c>
				if (module->job_status == STATUS_BUSY) {
    11fc:	7f23      	ldrb	r3, [r4, #28]
    11fe:	2b05      	cmp	r3, #5
    1200:	d1c0      	bne.n	1184 <ADC_Handler+0x1c>
					module->job_status = STATUS_OK;
    1202:	2300      	movs	r3, #0
    1204:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1206:	3301      	adds	r3, #1
    1208:	6822      	ldr	r2, [r4, #0]
    120a:	7593      	strb	r3, [r2, #22]
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    120c:	0020      	movs	r0, r4
    120e:	68a3      	ldr	r3, [r4, #8]
    1210:	4798      	blx	r3
    1212:	e7b7      	b.n	1184 <ADC_Handler+0x1c>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1214:	0020      	movs	r0, r4
    1216:	68e3      	ldr	r3, [r4, #12]
    1218:	4798      	blx	r3
    121a:	e7be      	b.n	119a <ADC_Handler+0x32>
			(module->callback[ADC_CALLBACK_ERROR])(module);
    121c:	6923      	ldr	r3, [r4, #16]
    121e:	0020      	movs	r0, r4
    1220:	4798      	blx	r3
}
    1222:	e7c5      	b.n	11b0 <ADC_Handler+0x48>
    1224:	20000288 	.word	0x20000288

00001228 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
    1228:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
    122a:	79d8      	ldrb	r0, [r3, #7]
    122c:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
    122e:	4770      	bx	lr

00001230 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
    1230:	2300      	movs	r3, #0
    1232:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
    1234:	2201      	movs	r2, #1
    1236:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
    1238:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
    123a:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
    123c:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
    123e:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
    1240:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
    1242:	4770      	bx	lr

00001244 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
    1244:	b5f0      	push	{r4, r5, r6, r7, lr}
    1246:	46c6      	mov	lr, r8
    1248:	b500      	push	{lr}
    124a:	b082      	sub	sp, #8
    124c:	0005      	movs	r5, r0
    124e:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
    1250:	6001      	str	r1, [r0, #0]
    1252:	4a2a      	ldr	r2, [pc, #168]	; (12fc <dac_init+0xb8>)
    1254:	6a10      	ldr	r0, [r2, #32]
    1256:	2380      	movs	r3, #128	; 0x80
    1258:	02db      	lsls	r3, r3, #11
    125a:	4303      	orrs	r3, r0
    125c:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    125e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
    1260:	201c      	movs	r0, #28
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    1262:	079b      	lsls	r3, r3, #30
    1264:	d503      	bpl.n	126e <dac_init+0x2a>

	_dac_instances[0] = module_inst;
#endif

	return STATUS_OK;
}
    1266:	b002      	add	sp, #8
    1268:	bc04      	pop	{r2}
    126a:	4690      	mov	r8, r2
    126c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    126e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
    1270:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    1272:	07db      	lsls	r3, r3, #31
    1274:	d4f7      	bmi.n	1266 <dac_init+0x22>
	gclk_chan_conf.source_generator = config->clock_source;
    1276:	a901      	add	r1, sp, #4
    1278:	78e3      	ldrb	r3, [r4, #3]
    127a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
    127c:	301c      	adds	r0, #28
    127e:	4b20      	ldr	r3, [pc, #128]	; (1300 <dac_init+0xbc>)
    1280:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
    1282:	2021      	movs	r0, #33	; 0x21
    1284:	4b1f      	ldr	r3, [pc, #124]	; (1304 <dac_init+0xc0>)
    1286:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1288:	2600      	movs	r6, #0
    128a:	466b      	mov	r3, sp
    128c:	705e      	strb	r6, [r3, #1]
	config->powersave    = false;
    128e:	70de      	strb	r6, [r3, #3]
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
    1290:	2301      	movs	r3, #1
    1292:	466a      	mov	r2, sp
    1294:	7013      	strb	r3, [r2, #0]
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1296:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
    1298:	4669      	mov	r1, sp
    129a:	2002      	movs	r0, #2
    129c:	4b1a      	ldr	r3, [pc, #104]	; (1308 <dac_init+0xc4>)
    129e:	4798      	blx	r3
	Dac *const dac_module = module_inst->hw;
    12a0:	682b      	ldr	r3, [r5, #0]
    12a2:	4698      	mov	r8, r3
	module_inst->output = config->output;
    12a4:	7863      	ldrb	r3, [r4, #1]
    12a6:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
    12a8:	71ae      	strb	r6, [r5, #6]
	if (config->run_in_standby) {
    12aa:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
    12ac:	1e5a      	subs	r2, r3, #1
    12ae:	4193      	sbcs	r3, r2
    12b0:	009b      	lsls	r3, r3, #2
	new_ctrlb |= config->reference;
    12b2:	7826      	ldrb	r6, [r4, #0]
	if (config->left_adjust) {
    12b4:	78a2      	ldrb	r2, [r4, #2]
    12b6:	2a00      	cmp	r2, #0
    12b8:	d001      	beq.n	12be <dac_init+0x7a>
    12ba:	2204      	movs	r2, #4
    12bc:	4316      	orrs	r6, r2
	if (config->databuf_protection_bypass) {
    12be:	7922      	ldrb	r2, [r4, #4]
    12c0:	2a00      	cmp	r2, #0
    12c2:	d001      	beq.n	12c8 <dac_init+0x84>
    12c4:	2210      	movs	r2, #16
    12c6:	4316      	orrs	r6, r2
	if (config->voltage_pump_disable) {
    12c8:	7962      	ldrb	r2, [r4, #5]
    12ca:	2a00      	cmp	r2, #0
    12cc:	d001      	beq.n	12d2 <dac_init+0x8e>
    12ce:	2208      	movs	r2, #8
    12d0:	4316      	orrs	r6, r2
	dac_module->CTRLA.reg = new_ctrla;
    12d2:	b2db      	uxtb	r3, r3
    12d4:	4642      	mov	r2, r8
    12d6:	7013      	strb	r3, [r2, #0]
	while (dac_is_syncing(module_inst)) {
    12d8:	4f0c      	ldr	r7, [pc, #48]	; (130c <dac_init+0xc8>)
    12da:	0028      	movs	r0, r5
    12dc:	47b8      	blx	r7
    12de:	2800      	cmp	r0, #0
    12e0:	d1fb      	bne.n	12da <dac_init+0x96>
	dac_module->CTRLB.reg = new_ctrlb;
    12e2:	b2f6      	uxtb	r6, r6
    12e4:	4643      	mov	r3, r8
    12e6:	705e      	strb	r6, [r3, #1]
	module_inst->reference = config->reference;
    12e8:	7823      	ldrb	r3, [r4, #0]
    12ea:	716b      	strb	r3, [r5, #5]
		module_inst->callback[i] = NULL;
    12ec:	2300      	movs	r3, #0
    12ee:	616b      	str	r3, [r5, #20]
    12f0:	61ab      	str	r3, [r5, #24]
    12f2:	61eb      	str	r3, [r5, #28]
	_dac_instances[0] = module_inst;
    12f4:	4b06      	ldr	r3, [pc, #24]	; (1310 <dac_init+0xcc>)
    12f6:	601d      	str	r5, [r3, #0]
	return STATUS_OK;
    12f8:	e7b5      	b.n	1266 <dac_init+0x22>
    12fa:	46c0      	nop			; (mov r8, r8)
    12fc:	40000400 	.word	0x40000400
    1300:	00002d1d 	.word	0x00002d1d
    1304:	00002c91 	.word	0x00002c91
    1308:	00002e15 	.word	0x00002e15
    130c:	00001229 	.word	0x00001229
    1310:	2000028c 	.word	0x2000028c

00001314 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    1314:	b570      	push	{r4, r5, r6, lr}
    1316:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1318:	6806      	ldr	r6, [r0, #0]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    131a:	7873      	ldrb	r3, [r6, #1]
    131c:	7902      	ldrb	r2, [r0, #4]
    131e:	4313      	orrs	r3, r2
    1320:	7073      	strb	r3, [r6, #1]

	while (dac_is_syncing(module_inst)) {
    1322:	4d09      	ldr	r5, [pc, #36]	; (1348 <dac_enable+0x34>)
    1324:	0020      	movs	r0, r4
    1326:	47a8      	blx	r5
    1328:	2800      	cmp	r0, #0
    132a:	d1fb      	bne.n	1324 <dac_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    132c:	7833      	ldrb	r3, [r6, #0]
    132e:	2202      	movs	r2, #2
    1330:	4313      	orrs	r3, r2
    1332:	7033      	strb	r3, [r6, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    1334:	7963      	ldrb	r3, [r4, #5]
    1336:	2b00      	cmp	r3, #0
    1338:	d104      	bne.n	1344 <dac_enable+0x30>
    133a:	4a04      	ldr	r2, [pc, #16]	; (134c <dac_enable+0x38>)
    133c:	6c13      	ldr	r3, [r2, #64]	; 0x40
    133e:	2104      	movs	r1, #4
    1340:	430b      	orrs	r3, r1
    1342:	6413      	str	r3, [r2, #64]	; 0x40
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#endif
}
    1344:	bd70      	pop	{r4, r5, r6, pc}
    1346:	46c0      	nop			; (mov r8, r8)
    1348:	00001229 	.word	0x00001229
    134c:	40000800 	.word	0x40000800

00001350 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    1350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1352:	0004      	movs	r4, r0
    1354:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    1356:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    1358:	4d06      	ldr	r5, [pc, #24]	; (1374 <dac_chan_write+0x24>)
    135a:	0020      	movs	r0, r4
    135c:	47a8      	blx	r5
    135e:	2800      	cmp	r0, #0
    1360:	d1fb      	bne.n	135a <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
    1362:	79a3      	ldrb	r3, [r4, #6]
    1364:	2b00      	cmp	r3, #0
    1366:	d102      	bne.n	136e <dac_chan_write+0x1e>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    1368:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
    136a:	2000      	movs	r0, #0
    136c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		dac_module->DATABUF.reg = data;
    136e:	81b7      	strh	r7, [r6, #12]
    1370:	e7fb      	b.n	136a <dac_chan_write+0x1a>
    1372:	46c0      	nop			; (mov r8, r8)
    1374:	00001229 	.word	0x00001229

00001378 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    1378:	b570      	push	{r4, r5, r6, lr}
	struct dac_module *module = _dac_instances[instance];
    137a:	4b27      	ldr	r3, [pc, #156]	; (1418 <DAC_Handler+0xa0>)
    137c:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
    137e:	6825      	ldr	r5, [r4, #0]
	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    1380:	79ab      	ldrb	r3, [r5, #6]
    1382:	07db      	lsls	r3, r3, #31
    1384:	d507      	bpl.n	1396 <DAC_Handler+0x1e>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    1386:	2301      	movs	r3, #1
    1388:	71ab      	strb	r3, [r5, #6]
		if ((module->callback) &&
    138a:	0023      	movs	r3, r4
    138c:	3314      	adds	r3, #20
    138e:	d002      	beq.n	1396 <DAC_Handler+0x1e>
    1390:	7c63      	ldrb	r3, [r4, #17]
    1392:	2b00      	cmp	r3, #0
    1394:	d131      	bne.n	13fa <DAC_Handler+0x82>
	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    1396:	79ab      	ldrb	r3, [r5, #6]
    1398:	079b      	lsls	r3, r3, #30
    139a:	d538      	bpl.n	140e <DAC_Handler+0x96>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    139c:	2302      	movs	r3, #2
    139e:	71ab      	strb	r3, [r5, #6]
		if (module->remaining_conversions) {
    13a0:	89a3      	ldrh	r3, [r4, #12]
    13a2:	b29b      	uxth	r3, r3
    13a4:	2b00      	cmp	r3, #0
    13a6:	d02c      	beq.n	1402 <DAC_Handler+0x8a>
				module->job_buffer[module->transferred_conversions++];
    13a8:	89e3      	ldrh	r3, [r4, #14]
    13aa:	b29b      	uxth	r3, r3
    13ac:	1c5a      	adds	r2, r3, #1
    13ae:	b292      	uxth	r2, r2
    13b0:	81e2      	strh	r2, [r4, #14]
    13b2:	005b      	lsls	r3, r3, #1
    13b4:	68a2      	ldr	r2, [r4, #8]
    13b6:	4694      	mov	ip, r2
    13b8:	4463      	add	r3, ip
    13ba:	881b      	ldrh	r3, [r3, #0]
    13bc:	b29b      	uxth	r3, r3
			dac_hw->DATABUF.reg =
    13be:	81ab      	strh	r3, [r5, #12]
			module->remaining_conversions --;
    13c0:	89a3      	ldrh	r3, [r4, #12]
    13c2:	3b01      	subs	r3, #1
    13c4:	b29b      	uxth	r3, r3
    13c6:	81a3      	strh	r3, [r4, #12]
			if (module->remaining_conversions == 0) {
    13c8:	89a3      	ldrh	r3, [r4, #12]
    13ca:	b29b      	uxth	r3, r3
    13cc:	2b00      	cmp	r3, #0
    13ce:	d118      	bne.n	1402 <DAC_Handler+0x8a>
				module->job_status = STATUS_OK;
    13d0:	2200      	movs	r2, #0
    13d2:	3320      	adds	r3, #32
    13d4:	54e2      	strb	r2, [r4, r3]
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    13d6:	3b1e      	subs	r3, #30
    13d8:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    13da:	71ab      	strb	r3, [r5, #6]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    13dc:	2180      	movs	r1, #128	; 0x80
    13de:	0489      	lsls	r1, r1, #18
    13e0:	337e      	adds	r3, #126	; 0x7e
    13e2:	4a0e      	ldr	r2, [pc, #56]	; (141c <DAC_Handler+0xa4>)
    13e4:	50d1      	str	r1, [r2, r3]
				if ((module->callback) &&
    13e6:	0023      	movs	r3, r4
    13e8:	3314      	adds	r3, #20
    13ea:	d010      	beq.n	140e <DAC_Handler+0x96>
    13ec:	7ca3      	ldrb	r3, [r4, #18]
    13ee:	2b00      	cmp	r3, #0
    13f0:	d00a      	beq.n	1408 <DAC_Handler+0x90>
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    13f2:	2000      	movs	r0, #0
    13f4:	69e3      	ldr	r3, [r4, #28]
    13f6:	4798      	blx	r3
    13f8:	e006      	b.n	1408 <DAC_Handler+0x90>
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    13fa:	2000      	movs	r0, #0
    13fc:	69a3      	ldr	r3, [r4, #24]
    13fe:	4798      	blx	r3
    1400:	e7c9      	b.n	1396 <DAC_Handler+0x1e>
		if ((module->callback) &&
    1402:	0023      	movs	r3, r4
    1404:	3314      	adds	r3, #20
    1406:	d002      	beq.n	140e <DAC_Handler+0x96>
    1408:	7c23      	ldrb	r3, [r4, #16]
    140a:	2b00      	cmp	r3, #0
    140c:	d100      	bne.n	1410 <DAC_Handler+0x98>
	_dac_interrupt_handler(0);
}
    140e:	bd70      	pop	{r4, r5, r6, pc}
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    1410:	6963      	ldr	r3, [r4, #20]
    1412:	2000      	movs	r0, #0
    1414:	4798      	blx	r3
}
    1416:	e7fa      	b.n	140e <DAC_Handler+0x96>
    1418:	2000028c 	.word	0x2000028c
    141c:	e000e100 	.word	0xe000e100

00001420 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1420:	b500      	push	{lr}
    1422:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1424:	ab01      	add	r3, sp, #4
    1426:	2280      	movs	r2, #128	; 0x80
    1428:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    142a:	780a      	ldrb	r2, [r1, #0]
    142c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    142e:	784a      	ldrb	r2, [r1, #1]
    1430:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1432:	788a      	ldrb	r2, [r1, #2]
    1434:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1436:	0019      	movs	r1, r3
    1438:	4b01      	ldr	r3, [pc, #4]	; (1440 <port_pin_set_config+0x20>)
    143a:	4798      	blx	r3
}
    143c:	b003      	add	sp, #12
    143e:	bd00      	pop	{pc}
    1440:	00002e15 	.word	0x00002e15

00001444 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1444:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1446:	2207      	movs	r2, #7
    1448:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    144a:	421a      	tst	r2, r3
    144c:	d1fc      	bne.n	1448 <_i2c_master_wait_for_sync+0x4>
}
    144e:	4770      	bx	lr

00001450 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    1450:	b5f0      	push	{r4, r5, r6, r7, lr}
    1452:	46de      	mov	lr, fp
    1454:	4657      	mov	r7, sl
    1456:	464e      	mov	r6, r9
    1458:	4645      	mov	r5, r8
    145a:	b5e0      	push	{r5, r6, r7, lr}
    145c:	b08b      	sub	sp, #44	; 0x2c
    145e:	0005      	movs	r5, r0
    1460:	000f      	movs	r7, r1
    1462:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1464:	6029      	str	r1, [r5, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1466:	0008      	movs	r0, r1
    1468:	4b9b      	ldr	r3, [pc, #620]	; (16d8 <i2c_master_init+0x288>)
    146a:	4798      	blx	r3
    146c:	4a9b      	ldr	r2, [pc, #620]	; (16dc <i2c_master_init+0x28c>)
    146e:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1470:	1c84      	adds	r4, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1472:	2301      	movs	r3, #1
    1474:	40a3      	lsls	r3, r4
    1476:	430b      	orrs	r3, r1
    1478:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    147a:	a909      	add	r1, sp, #36	; 0x24
    147c:	7b33      	ldrb	r3, [r6, #12]
    147e:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1480:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1482:	b2c4      	uxtb	r4, r0
    1484:	0020      	movs	r0, r4
    1486:	4b96      	ldr	r3, [pc, #600]	; (16e0 <i2c_master_init+0x290>)
    1488:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    148a:	0020      	movs	r0, r4
    148c:	4b95      	ldr	r3, [pc, #596]	; (16e4 <i2c_master_init+0x294>)
    148e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1490:	7b30      	ldrb	r0, [r6, #12]
    1492:	2100      	movs	r1, #0
    1494:	4b94      	ldr	r3, [pc, #592]	; (16e8 <i2c_master_init+0x298>)
    1496:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1498:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
    149a:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    149c:	079b      	lsls	r3, r3, #30
    149e:	d506      	bpl.n	14ae <i2c_master_init+0x5e>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    14a0:	b00b      	add	sp, #44	; 0x2c
    14a2:	bc3c      	pop	{r2, r3, r4, r5}
    14a4:	4690      	mov	r8, r2
    14a6:	4699      	mov	r9, r3
    14a8:	46a2      	mov	sl, r4
    14aa:	46ab      	mov	fp, r5
    14ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    14ae:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
    14b0:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    14b2:	07db      	lsls	r3, r3, #31
    14b4:	d4f4      	bmi.n	14a0 <i2c_master_init+0x50>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    14b6:	6828      	ldr	r0, [r5, #0]
    14b8:	4b87      	ldr	r3, [pc, #540]	; (16d8 <i2c_master_init+0x288>)
    14ba:	4699      	mov	r9, r3
    14bc:	4798      	blx	r3
    14be:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    14c0:	498a      	ldr	r1, [pc, #552]	; (16ec <i2c_master_init+0x29c>)
    14c2:	4b8b      	ldr	r3, [pc, #556]	; (16f0 <i2c_master_init+0x2a0>)
    14c4:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    14c6:	00a4      	lsls	r4, r4, #2
    14c8:	4b8a      	ldr	r3, [pc, #552]	; (16f4 <i2c_master_init+0x2a4>)
    14ca:	50e5      	str	r5, [r4, r3]
	module->registered_callback = 0;
    14cc:	2300      	movs	r3, #0
    14ce:	762b      	strb	r3, [r5, #24]
	module->enabled_callback = 0;
    14d0:	766b      	strb	r3, [r5, #25]
	module->buffer_length = 0;
    14d2:	2400      	movs	r4, #0
    14d4:	836b      	strh	r3, [r5, #26]
	module->buffer_remaining = 0;
    14d6:	83ab      	strh	r3, [r5, #28]
	module->status = STATUS_OK;
    14d8:	2225      	movs	r2, #37	; 0x25
    14da:	54ac      	strb	r4, [r5, r2]
	module->buffer = NULL;
    14dc:	622b      	str	r3, [r5, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    14de:	3314      	adds	r3, #20
    14e0:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    14e2:	682b      	ldr	r3, [r5, #0]
    14e4:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    14e6:	0018      	movs	r0, r3
    14e8:	47c8      	blx	r9
    14ea:	4681      	mov	r9, r0
    14ec:	2380      	movs	r3, #128	; 0x80
    14ee:	aa08      	add	r2, sp, #32
    14f0:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    14f2:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    14f4:	2301      	movs	r3, #1
    14f6:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    14f8:	70d4      	strb	r4, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
    14fa:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    14fc:	6a37      	ldr	r7, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
    14fe:	2800      	cmp	r0, #0
    1500:	d100      	bne.n	1504 <i2c_master_init+0xb4>
    1502:	e0a7      	b.n	1654 <i2c_master_init+0x204>
	pin_conf.mux_position = pad0 & 0xFFFF;
    1504:	ab08      	add	r3, sp, #32
    1506:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1508:	2302      	movs	r3, #2
    150a:	aa08      	add	r2, sp, #32
    150c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    150e:	0c00      	lsrs	r0, r0, #16
    1510:	b2c0      	uxtb	r0, r0
    1512:	0011      	movs	r1, r2
    1514:	4b78      	ldr	r3, [pc, #480]	; (16f8 <i2c_master_init+0x2a8>)
    1516:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
    1518:	2f00      	cmp	r7, #0
    151a:	d100      	bne.n	151e <i2c_master_init+0xce>
    151c:	e09f      	b.n	165e <i2c_master_init+0x20e>
	pin_conf.mux_position = pad1 & 0xFFFF;
    151e:	ab08      	add	r3, sp, #32
    1520:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1522:	2302      	movs	r3, #2
    1524:	aa08      	add	r2, sp, #32
    1526:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    1528:	0c3f      	lsrs	r7, r7, #16
    152a:	b2f8      	uxtb	r0, r7
    152c:	0011      	movs	r1, r2
    152e:	4b72      	ldr	r3, [pc, #456]	; (16f8 <i2c_master_init+0x2a8>)
    1530:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    1532:	8ab3      	ldrh	r3, [r6, #20]
    1534:	80eb      	strh	r3, [r5, #6]
	module->buffer_timeout = config->buffer_timeout;
    1536:	8af3      	ldrh	r3, [r6, #22]
    1538:	812b      	strh	r3, [r5, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
    153a:	7e33      	ldrb	r3, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    153c:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
    153e:	2b00      	cmp	r3, #0
    1540:	d104      	bne.n	154c <i2c_master_init+0xfc>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1542:	4b6e      	ldr	r3, [pc, #440]	; (16fc <i2c_master_init+0x2ac>)
    1544:	789b      	ldrb	r3, [r3, #2]
    1546:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    1548:	0fdb      	lsrs	r3, r3, #31
    154a:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
    154c:	68b1      	ldr	r1, [r6, #8]
    154e:	6933      	ldr	r3, [r6, #16]
    1550:	430b      	orrs	r3, r1
    1552:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
    1554:	2224      	movs	r2, #36	; 0x24
    1556:	5cb2      	ldrb	r2, [r6, r2]
    1558:	2a00      	cmp	r2, #0
    155a:	d002      	beq.n	1562 <i2c_master_init+0x112>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    155c:	2280      	movs	r2, #128	; 0x80
    155e:	05d2      	lsls	r2, r2, #23
    1560:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
    1562:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1564:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    1566:	222c      	movs	r2, #44	; 0x2c
    1568:	5cb2      	ldrb	r2, [r6, r2]
    156a:	2a00      	cmp	r2, #0
    156c:	d103      	bne.n	1576 <i2c_master_init+0x126>
    156e:	2280      	movs	r2, #128	; 0x80
    1570:	0492      	lsls	r2, r2, #18
    1572:	4291      	cmp	r1, r2
    1574:	d102      	bne.n	157c <i2c_master_init+0x12c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1576:	2280      	movs	r2, #128	; 0x80
    1578:	0512      	lsls	r2, r2, #20
    157a:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    157c:	222d      	movs	r2, #45	; 0x2d
    157e:	5cb2      	ldrb	r2, [r6, r2]
    1580:	2a00      	cmp	r2, #0
    1582:	d002      	beq.n	158a <i2c_master_init+0x13a>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    1584:	2280      	movs	r2, #128	; 0x80
    1586:	0412      	lsls	r2, r2, #16
    1588:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    158a:	222e      	movs	r2, #46	; 0x2e
    158c:	5cb2      	ldrb	r2, [r6, r2]
    158e:	2a00      	cmp	r2, #0
    1590:	d002      	beq.n	1598 <i2c_master_init+0x148>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    1592:	2280      	movs	r2, #128	; 0x80
    1594:	03d2      	lsls	r2, r2, #15
    1596:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1598:	4642      	mov	r2, r8
    159a:	6812      	ldr	r2, [r2, #0]
    159c:	4313      	orrs	r3, r2
    159e:	4642      	mov	r2, r8
    15a0:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    15a2:	2380      	movs	r3, #128	; 0x80
    15a4:	005b      	lsls	r3, r3, #1
    15a6:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    15a8:	4648      	mov	r0, r9
    15aa:	3014      	adds	r0, #20
    15ac:	b2c0      	uxtb	r0, r0
    15ae:	4b54      	ldr	r3, [pc, #336]	; (1700 <i2c_master_init+0x2b0>)
    15b0:	4798      	blx	r3
    15b2:	0005      	movs	r5, r0
    15b4:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    15b6:	27fa      	movs	r7, #250	; 0xfa
    15b8:	00bf      	lsls	r7, r7, #2
    15ba:	6833      	ldr	r3, [r6, #0]
    15bc:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    15be:	6873      	ldr	r3, [r6, #4]
    15c0:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
    15c2:	4c50      	ldr	r4, [pc, #320]	; (1704 <i2c_master_init+0x2b4>)
    15c4:	47a0      	blx	r4
    15c6:	9002      	str	r0, [sp, #8]
    15c8:	9103      	str	r1, [sp, #12]
    15ca:	0078      	lsls	r0, r7, #1
    15cc:	47a0      	blx	r4
    15ce:	9000      	str	r0, [sp, #0]
    15d0:	9101      	str	r1, [sp, #4]
	uint32_t trise       = config->sda_scl_rise_time_ns;
    15d2:	8e30      	ldrh	r0, [r6, #48]	; 0x30
	tmp_baud = (int32_t)(div_ceil(
    15d4:	4368      	muls	r0, r5
    15d6:	47a0      	blx	r4
    15d8:	4b4b      	ldr	r3, [pc, #300]	; (1708 <i2c_master_init+0x2b8>)
    15da:	469b      	mov	fp, r3
    15dc:	4a4b      	ldr	r2, [pc, #300]	; (170c <i2c_master_init+0x2bc>)
    15de:	4b4c      	ldr	r3, [pc, #304]	; (1710 <i2c_master_init+0x2c0>)
    15e0:	47d8      	blx	fp
    15e2:	4d4c      	ldr	r5, [pc, #304]	; (1714 <i2c_master_init+0x2c4>)
    15e4:	2200      	movs	r2, #0
    15e6:	4b4c      	ldr	r3, [pc, #304]	; (1718 <i2c_master_init+0x2c8>)
    15e8:	47a8      	blx	r5
    15ea:	9004      	str	r0, [sp, #16]
    15ec:	9105      	str	r1, [sp, #20]
    15ee:	0038      	movs	r0, r7
    15f0:	47a0      	blx	r4
    15f2:	0002      	movs	r2, r0
    15f4:	000b      	movs	r3, r1
    15f6:	9804      	ldr	r0, [sp, #16]
    15f8:	9905      	ldr	r1, [sp, #20]
    15fa:	47d8      	blx	fp
    15fc:	0002      	movs	r2, r0
    15fe:	000b      	movs	r3, r1
    1600:	4c46      	ldr	r4, [pc, #280]	; (171c <i2c_master_init+0x2cc>)
    1602:	9802      	ldr	r0, [sp, #8]
    1604:	9903      	ldr	r1, [sp, #12]
    1606:	47a0      	blx	r4
    1608:	9a00      	ldr	r2, [sp, #0]
    160a:	9b01      	ldr	r3, [sp, #4]
    160c:	47a8      	blx	r5
    160e:	2200      	movs	r2, #0
    1610:	4b43      	ldr	r3, [pc, #268]	; (1720 <i2c_master_init+0x2d0>)
    1612:	47a0      	blx	r4
    1614:	9a00      	ldr	r2, [sp, #0]
    1616:	9b01      	ldr	r3, [sp, #4]
    1618:	4c42      	ldr	r4, [pc, #264]	; (1724 <i2c_master_init+0x2d4>)
    161a:	47a0      	blx	r4
    161c:	4b42      	ldr	r3, [pc, #264]	; (1728 <i2c_master_init+0x2d8>)
    161e:	4798      	blx	r3
    1620:	0004      	movs	r4, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    1622:	2380      	movs	r3, #128	; 0x80
    1624:	049b      	lsls	r3, r3, #18
    1626:	68b2      	ldr	r2, [r6, #8]
    1628:	429a      	cmp	r2, r3
    162a:	d01e      	beq.n	166a <i2c_master_init+0x21a>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    162c:	0003      	movs	r3, r0
    162e:	2040      	movs	r0, #64	; 0x40
    1630:	2cff      	cmp	r4, #255	; 0xff
    1632:	d900      	bls.n	1636 <i2c_master_init+0x1e6>
    1634:	e734      	b.n	14a0 <i2c_master_init+0x50>
	int32_t tmp_baudlow_hs = 0;
    1636:	2600      	movs	r6, #0
	int32_t tmp_baud_hs = 0;
    1638:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    163a:	24ff      	movs	r4, #255	; 0xff
    163c:	401c      	ands	r4, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    163e:	0636      	lsls	r6, r6, #24
    1640:	4334      	orrs	r4, r6
    1642:	0400      	lsls	r0, r0, #16
    1644:	23ff      	movs	r3, #255	; 0xff
    1646:	041b      	lsls	r3, r3, #16
    1648:	4018      	ands	r0, r3
    164a:	4304      	orrs	r4, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    164c:	4643      	mov	r3, r8
    164e:	60dc      	str	r4, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
    1650:	2000      	movs	r0, #0
    1652:	e725      	b.n	14a0 <i2c_master_init+0x50>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    1654:	2100      	movs	r1, #0
    1656:	4640      	mov	r0, r8
    1658:	4b34      	ldr	r3, [pc, #208]	; (172c <i2c_master_init+0x2dc>)
    165a:	4798      	blx	r3
    165c:	e752      	b.n	1504 <i2c_master_init+0xb4>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    165e:	2101      	movs	r1, #1
    1660:	4640      	mov	r0, r8
    1662:	4b32      	ldr	r3, [pc, #200]	; (172c <i2c_master_init+0x2dc>)
    1664:	4798      	blx	r3
    1666:	0007      	movs	r7, r0
    1668:	e759      	b.n	151e <i2c_master_init+0xce>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    166a:	27fa      	movs	r7, #250	; 0xfa
    166c:	00bf      	lsls	r7, r7, #2
    166e:	4653      	mov	r3, sl
    1670:	435f      	muls	r7, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    1672:	9802      	ldr	r0, [sp, #8]
    1674:	9903      	ldr	r1, [sp, #12]
    1676:	0002      	movs	r2, r0
    1678:	000b      	movs	r3, r1
    167a:	47a8      	blx	r5
    167c:	9000      	str	r0, [sp, #0]
    167e:	9101      	str	r1, [sp, #4]
    1680:	0038      	movs	r0, r7
    1682:	4b20      	ldr	r3, [pc, #128]	; (1704 <i2c_master_init+0x2b4>)
    1684:	4798      	blx	r3
    1686:	2200      	movs	r2, #0
    1688:	4b29      	ldr	r3, [pc, #164]	; (1730 <i2c_master_init+0x2e0>)
    168a:	47d8      	blx	fp
    168c:	0002      	movs	r2, r0
    168e:	000b      	movs	r3, r1
    1690:	9800      	ldr	r0, [sp, #0]
    1692:	9901      	ldr	r1, [sp, #4]
    1694:	4e23      	ldr	r6, [pc, #140]	; (1724 <i2c_master_init+0x2d4>)
    1696:	47b0      	blx	r6
    1698:	2200      	movs	r2, #0
    169a:	4b21      	ldr	r3, [pc, #132]	; (1720 <i2c_master_init+0x2d0>)
    169c:	4e1f      	ldr	r6, [pc, #124]	; (171c <i2c_master_init+0x2cc>)
    169e:	47b0      	blx	r6
    16a0:	4b21      	ldr	r3, [pc, #132]	; (1728 <i2c_master_init+0x2d8>)
    16a2:	4798      	blx	r3
    16a4:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
    16a6:	d00c      	beq.n	16c2 <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    16a8:	0039      	movs	r1, r7
    16aa:	9807      	ldr	r0, [sp, #28]
    16ac:	4b21      	ldr	r3, [pc, #132]	; (1734 <i2c_master_init+0x2e4>)
    16ae:	4798      	blx	r3
    16b0:	3802      	subs	r0, #2
    16b2:	1b80      	subs	r0, r0, r6
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    16b4:	0023      	movs	r3, r4
    16b6:	2cff      	cmp	r4, #255	; 0xff
    16b8:	d80c      	bhi.n	16d4 <i2c_master_init+0x284>
    16ba:	28ff      	cmp	r0, #255	; 0xff
    16bc:	d9bd      	bls.n	163a <i2c_master_init+0x1ea>
    16be:	2040      	movs	r0, #64	; 0x40
    16c0:	e6ee      	b.n	14a0 <i2c_master_init+0x50>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    16c2:	0079      	lsls	r1, r7, #1
    16c4:	1e48      	subs	r0, r1, #1
    16c6:	9b07      	ldr	r3, [sp, #28]
    16c8:	469c      	mov	ip, r3
    16ca:	4460      	add	r0, ip
    16cc:	4b19      	ldr	r3, [pc, #100]	; (1734 <i2c_master_init+0x2e4>)
    16ce:	4798      	blx	r3
    16d0:	3801      	subs	r0, #1
    16d2:	e7ef      	b.n	16b4 <i2c_master_init+0x264>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    16d4:	2040      	movs	r0, #64	; 0x40
    16d6:	e6e3      	b.n	14a0 <i2c_master_init+0x50>
    16d8:	0000208d 	.word	0x0000208d
    16dc:	40000400 	.word	0x40000400
    16e0:	00002d1d 	.word	0x00002d1d
    16e4:	00002c91 	.word	0x00002c91
    16e8:	00001f45 	.word	0x00001f45
    16ec:	00001b61 	.word	0x00001b61
    16f0:	00002691 	.word	0x00002691
    16f4:	20000290 	.word	0x20000290
    16f8:	00002e15 	.word	0x00002e15
    16fc:	41002000 	.word	0x41002000
    1700:	00002d39 	.word	0x00002d39
    1704:	00005091 	.word	0x00005091
    1708:	000044fd 	.word	0x000044fd
    170c:	e826d695 	.word	0xe826d695
    1710:	3e112e0b 	.word	0x3e112e0b
    1714:	00003875 	.word	0x00003875
    1718:	40240000 	.word	0x40240000
    171c:	000049fd 	.word	0x000049fd
    1720:	3ff00000 	.word	0x3ff00000
    1724:	00003e95 	.word	0x00003e95
    1728:	00005029 	.word	0x00005029
    172c:	00001f91 	.word	0x00001f91
    1730:	40080000 	.word	0x40080000
    1734:	00003535 	.word	0x00003535

00001738 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1738:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    173a:	7e1a      	ldrb	r2, [r3, #24]
    173c:	0792      	lsls	r2, r2, #30
    173e:	d507      	bpl.n	1750 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1740:	2202      	movs	r2, #2
    1742:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1744:	8b5b      	ldrh	r3, [r3, #26]
    1746:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    1748:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    174a:	17db      	asrs	r3, r3, #31
    174c:	4018      	ands	r0, r3
}
    174e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1750:	8b5a      	ldrh	r2, [r3, #26]
    1752:	0752      	lsls	r2, r2, #29
    1754:	d506      	bpl.n	1764 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1756:	6859      	ldr	r1, [r3, #4]
    1758:	22c0      	movs	r2, #192	; 0xc0
    175a:	0292      	lsls	r2, r2, #10
    175c:	430a      	orrs	r2, r1
    175e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
    1760:	2018      	movs	r0, #24
    1762:	e7f4      	b.n	174e <_i2c_master_address_response+0x16>
	return STATUS_OK;
    1764:	2000      	movs	r0, #0
    1766:	e7f2      	b.n	174e <_i2c_master_address_response+0x16>

00001768 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    1768:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    176a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    176c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    176e:	2401      	movs	r4, #1
    1770:	2502      	movs	r5, #2
    1772:	7e11      	ldrb	r1, [r2, #24]
    1774:	4221      	tst	r1, r4
    1776:	d10b      	bne.n	1790 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    1778:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    177a:	4229      	tst	r1, r5
    177c:	d106      	bne.n	178c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    177e:	3301      	adds	r3, #1
    1780:	b29b      	uxth	r3, r3
    1782:	8901      	ldrh	r1, [r0, #8]
    1784:	4299      	cmp	r1, r3
    1786:	d8f4      	bhi.n	1772 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    1788:	2012      	movs	r0, #18
    178a:	e002      	b.n	1792 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
    178c:	2000      	movs	r0, #0
    178e:	e000      	b.n	1792 <_i2c_master_wait_for_bus+0x2a>
    1790:	2000      	movs	r0, #0
}
    1792:	bd30      	pop	{r4, r5, pc}

00001794 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    1794:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1796:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1798:	6862      	ldr	r2, [r4, #4]
    179a:	2380      	movs	r3, #128	; 0x80
    179c:	02db      	lsls	r3, r3, #11
    179e:	4313      	orrs	r3, r2
    17a0:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    17a2:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    17a4:	4b02      	ldr	r3, [pc, #8]	; (17b0 <_i2c_master_send_hs_master_code+0x1c>)
    17a6:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    17a8:	2301      	movs	r3, #1
    17aa:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    17ac:	bd10      	pop	{r4, pc}
    17ae:	46c0      	nop			; (mov r8, r8)
    17b0:	00001769 	.word	0x00001769

000017b4 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    17b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    17b6:	46de      	mov	lr, fp
    17b8:	4657      	mov	r7, sl
    17ba:	464e      	mov	r6, r9
    17bc:	4645      	mov	r5, r8
    17be:	b5e0      	push	{r5, r6, r7, lr}
    17c0:	b083      	sub	sp, #12
    17c2:	0006      	movs	r6, r0
    17c4:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17c6:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    17c8:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    17ca:	682b      	ldr	r3, [r5, #0]
    17cc:	011b      	lsls	r3, r3, #4
    17ce:	0fdb      	lsrs	r3, r3, #31
    17d0:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    17d2:	7a4b      	ldrb	r3, [r1, #9]
    17d4:	2b00      	cmp	r3, #0
    17d6:	d12b      	bne.n	1830 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    17d8:	686b      	ldr	r3, [r5, #4]
    17da:	4a58      	ldr	r2, [pc, #352]	; (193c <_i2c_master_read_packet+0x188>)
    17dc:	4013      	ands	r3, r2
    17de:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    17e0:	464b      	mov	r3, r9
    17e2:	7a1b      	ldrb	r3, [r3, #8]
    17e4:	2b00      	cmp	r3, #0
    17e6:	d127      	bne.n	1838 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    17e8:	464b      	mov	r3, r9
    17ea:	881b      	ldrh	r3, [r3, #0]
    17ec:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    17ee:	464a      	mov	r2, r9
    17f0:	7a52      	ldrb	r2, [r2, #9]
    17f2:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    17f4:	4313      	orrs	r3, r2
    17f6:	2201      	movs	r2, #1
    17f8:	4313      	orrs	r3, r2
    17fa:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    17fc:	0030      	movs	r0, r6
    17fe:	4b50      	ldr	r3, [pc, #320]	; (1940 <_i2c_master_read_packet+0x18c>)
    1800:	4798      	blx	r3
    1802:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1804:	4653      	mov	r3, sl
    1806:	2b00      	cmp	r3, #0
    1808:	d003      	beq.n	1812 <_i2c_master_read_packet+0x5e>
    180a:	464b      	mov	r3, r9
    180c:	885b      	ldrh	r3, [r3, #2]
    180e:	2b01      	cmp	r3, #1
    1810:	d03b      	beq.n	188a <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    1812:	686b      	ldr	r3, [r5, #4]
    1814:	4a49      	ldr	r2, [pc, #292]	; (193c <_i2c_master_read_packet+0x188>)
    1816:	4013      	ands	r3, r2
    1818:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    181a:	9b01      	ldr	r3, [sp, #4]
    181c:	2b00      	cmp	r3, #0
    181e:	d03a      	beq.n	1896 <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    1820:	9801      	ldr	r0, [sp, #4]
    1822:	b003      	add	sp, #12
    1824:	bc3c      	pop	{r2, r3, r4, r5}
    1826:	4690      	mov	r8, r2
    1828:	4699      	mov	r9, r3
    182a:	46a2      	mov	sl, r4
    182c:	46ab      	mov	fp, r5
    182e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1830:	7a89      	ldrb	r1, [r1, #10]
    1832:	4b44      	ldr	r3, [pc, #272]	; (1944 <_i2c_master_read_packet+0x190>)
    1834:	4798      	blx	r3
    1836:	e7cf      	b.n	17d8 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
    1838:	464b      	mov	r3, r9
    183a:	881b      	ldrh	r3, [r3, #0]
    183c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    183e:	464a      	mov	r2, r9
    1840:	7a52      	ldrb	r2, [r2, #9]
    1842:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
    1844:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1846:	2280      	movs	r2, #128	; 0x80
    1848:	0212      	lsls	r2, r2, #8
    184a:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
    184c:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
    184e:	0030      	movs	r0, r6
    1850:	4b3b      	ldr	r3, [pc, #236]	; (1940 <_i2c_master_read_packet+0x18c>)
    1852:	4798      	blx	r3
    1854:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1856:	686b      	ldr	r3, [r5, #4]
    1858:	4a38      	ldr	r2, [pc, #224]	; (193c <_i2c_master_read_packet+0x188>)
    185a:	4013      	ands	r3, r2
    185c:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
    185e:	2800      	cmp	r0, #0
    1860:	d1de      	bne.n	1820 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
    1862:	0030      	movs	r0, r6
    1864:	4b38      	ldr	r3, [pc, #224]	; (1948 <_i2c_master_read_packet+0x194>)
    1866:	4798      	blx	r3
    1868:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
    186a:	2800      	cmp	r0, #0
    186c:	d1d8      	bne.n	1820 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    186e:	464b      	mov	r3, r9
    1870:	881b      	ldrh	r3, [r3, #0]
    1872:	0a1b      	lsrs	r3, r3, #8
    1874:	2278      	movs	r2, #120	; 0x78
    1876:	4313      	orrs	r3, r2
    1878:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    187a:	464a      	mov	r2, r9
    187c:	7a52      	ldrb	r2, [r2, #9]
    187e:	0392      	lsls	r2, r2, #14
    1880:	2101      	movs	r1, #1
    1882:	430a      	orrs	r2, r1
    1884:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    1886:	626b      	str	r3, [r5, #36]	; 0x24
    1888:	e7b8      	b.n	17fc <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    188a:	686a      	ldr	r2, [r5, #4]
    188c:	2380      	movs	r3, #128	; 0x80
    188e:	02db      	lsls	r3, r3, #11
    1890:	4313      	orrs	r3, r2
    1892:	606b      	str	r3, [r5, #4]
    1894:	e7c1      	b.n	181a <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
    1896:	0030      	movs	r0, r6
    1898:	4b2b      	ldr	r3, [pc, #172]	; (1948 <_i2c_master_read_packet+0x194>)
    189a:	4798      	blx	r3
    189c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    189e:	2800      	cmp	r0, #0
    18a0:	d1be      	bne.n	1820 <_i2c_master_read_packet+0x6c>
    18a2:	3c01      	subs	r4, #1
    18a4:	b2a4      	uxth	r4, r4
    18a6:	4680      	mov	r8, r0
		while (tmp_data_length--) {
    18a8:	4b28      	ldr	r3, [pc, #160]	; (194c <_i2c_master_read_packet+0x198>)
    18aa:	469b      	mov	fp, r3
    18ac:	e015      	b.n	18da <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    18ae:	2c01      	cmp	r4, #1
    18b0:	d020      	beq.n	18f4 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
    18b2:	0030      	movs	r0, r6
    18b4:	4b26      	ldr	r3, [pc, #152]	; (1950 <_i2c_master_read_packet+0x19c>)
    18b6:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    18b8:	4643      	mov	r3, r8
    18ba:	1c5f      	adds	r7, r3, #1
    18bc:	b2bf      	uxth	r7, r7
    18be:	2328      	movs	r3, #40	; 0x28
    18c0:	5ceb      	ldrb	r3, [r5, r3]
    18c2:	464a      	mov	r2, r9
    18c4:	6852      	ldr	r2, [r2, #4]
    18c6:	4641      	mov	r1, r8
    18c8:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
    18ca:	0030      	movs	r0, r6
    18cc:	4b1c      	ldr	r3, [pc, #112]	; (1940 <_i2c_master_read_packet+0x18c>)
    18ce:	4798      	blx	r3
    18d0:	3c01      	subs	r4, #1
    18d2:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
    18d4:	2800      	cmp	r0, #0
    18d6:	d115      	bne.n	1904 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
    18d8:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
    18da:	455c      	cmp	r4, fp
    18dc:	d014      	beq.n	1908 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    18de:	8b6b      	ldrh	r3, [r5, #26]
    18e0:	069b      	lsls	r3, r3, #26
    18e2:	d527      	bpl.n	1934 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    18e4:	7af3      	ldrb	r3, [r6, #11]
    18e6:	2b00      	cmp	r3, #0
    18e8:	d0e3      	beq.n	18b2 <_i2c_master_read_packet+0xfe>
    18ea:	4653      	mov	r3, sl
    18ec:	2b00      	cmp	r3, #0
    18ee:	d1de      	bne.n	18ae <_i2c_master_read_packet+0xfa>
    18f0:	2c00      	cmp	r4, #0
    18f2:	d1de      	bne.n	18b2 <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    18f4:	686a      	ldr	r2, [r5, #4]
    18f6:	2380      	movs	r3, #128	; 0x80
    18f8:	02db      	lsls	r3, r3, #11
    18fa:	4313      	orrs	r3, r2
    18fc:	606b      	str	r3, [r5, #4]
    18fe:	3c01      	subs	r4, #1
    1900:	b2a4      	uxth	r4, r4
    1902:	e7ea      	b.n	18da <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
    1904:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
    1906:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    1908:	7ab3      	ldrb	r3, [r6, #10]
    190a:	2b00      	cmp	r3, #0
    190c:	d109      	bne.n	1922 <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
    190e:	0030      	movs	r0, r6
    1910:	4b0f      	ldr	r3, [pc, #60]	; (1950 <_i2c_master_read_packet+0x19c>)
    1912:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    1914:	2328      	movs	r3, #40	; 0x28
    1916:	5cea      	ldrb	r2, [r5, r3]
    1918:	464b      	mov	r3, r9
    191a:	685b      	ldr	r3, [r3, #4]
    191c:	4641      	mov	r1, r8
    191e:	545a      	strb	r2, [r3, r1]
    1920:	e77e      	b.n	1820 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
    1922:	0030      	movs	r0, r6
    1924:	4b0a      	ldr	r3, [pc, #40]	; (1950 <_i2c_master_read_packet+0x19c>)
    1926:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1928:	686a      	ldr	r2, [r5, #4]
    192a:	23c0      	movs	r3, #192	; 0xc0
    192c:	029b      	lsls	r3, r3, #10
    192e:	4313      	orrs	r3, r2
    1930:	606b      	str	r3, [r5, #4]
    1932:	e7ec      	b.n	190e <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
    1934:	2341      	movs	r3, #65	; 0x41
    1936:	9301      	str	r3, [sp, #4]
    1938:	e772      	b.n	1820 <_i2c_master_read_packet+0x6c>
    193a:	46c0      	nop			; (mov r8, r8)
    193c:	fffbffff 	.word	0xfffbffff
    1940:	00001769 	.word	0x00001769
    1944:	00001795 	.word	0x00001795
    1948:	00001739 	.word	0x00001739
    194c:	0000ffff 	.word	0x0000ffff
    1950:	00001445 	.word	0x00001445

00001954 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1954:	b5f0      	push	{r4, r5, r6, r7, lr}
    1956:	46de      	mov	lr, fp
    1958:	4657      	mov	r7, sl
    195a:	464e      	mov	r6, r9
    195c:	4645      	mov	r5, r8
    195e:	b5e0      	push	{r5, r6, r7, lr}
    1960:	b083      	sub	sp, #12
    1962:	0006      	movs	r6, r0
    1964:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1966:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1968:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    196a:	4b32      	ldr	r3, [pc, #200]	; (1a34 <_i2c_master_write_packet+0xe0>)
    196c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    196e:	7a7b      	ldrb	r3, [r7, #9]
    1970:	2b00      	cmp	r3, #0
    1972:	d11d      	bne.n	19b0 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1974:	686b      	ldr	r3, [r5, #4]
    1976:	4a30      	ldr	r2, [pc, #192]	; (1a38 <_i2c_master_write_packet+0xe4>)
    1978:	4013      	ands	r3, r2
    197a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    197c:	7a3b      	ldrb	r3, [r7, #8]
    197e:	2b00      	cmp	r3, #0
    1980:	d01b      	beq.n	19ba <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1982:	883b      	ldrh	r3, [r7, #0]
    1984:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1986:	7a7a      	ldrb	r2, [r7, #9]
    1988:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    198a:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    198c:	2280      	movs	r2, #128	; 0x80
    198e:	0212      	lsls	r2, r2, #8
    1990:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1992:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1994:	0030      	movs	r0, r6
    1996:	4b29      	ldr	r3, [pc, #164]	; (1a3c <_i2c_master_write_packet+0xe8>)
    1998:	4798      	blx	r3
    199a:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    199c:	2800      	cmp	r0, #0
    199e:	d013      	beq.n	19c8 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    19a0:	9801      	ldr	r0, [sp, #4]
    19a2:	b003      	add	sp, #12
    19a4:	bc3c      	pop	{r2, r3, r4, r5}
    19a6:	4690      	mov	r8, r2
    19a8:	4699      	mov	r9, r3
    19aa:	46a2      	mov	sl, r4
    19ac:	46ab      	mov	fp, r5
    19ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    19b0:	7ab9      	ldrb	r1, [r7, #10]
    19b2:	0030      	movs	r0, r6
    19b4:	4b22      	ldr	r3, [pc, #136]	; (1a40 <_i2c_master_write_packet+0xec>)
    19b6:	4798      	blx	r3
    19b8:	e7dc      	b.n	1974 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19ba:	883b      	ldrh	r3, [r7, #0]
    19bc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    19be:	7a7a      	ldrb	r2, [r7, #9]
    19c0:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    19c2:	4313      	orrs	r3, r2
    19c4:	626b      	str	r3, [r5, #36]	; 0x24
    19c6:	e7e5      	b.n	1994 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
    19c8:	0030      	movs	r0, r6
    19ca:	4b1e      	ldr	r3, [pc, #120]	; (1a44 <_i2c_master_write_packet+0xf0>)
    19cc:	4798      	blx	r3
    19ce:	1e03      	subs	r3, r0, #0
    19d0:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
    19d2:	d1e5      	bne.n	19a0 <_i2c_master_write_packet+0x4c>
    19d4:	46a0      	mov	r8, r4
    19d6:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    19d8:	3320      	adds	r3, #32
    19da:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
    19dc:	4b15      	ldr	r3, [pc, #84]	; (1a34 <_i2c_master_write_packet+0xe0>)
    19de:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
    19e0:	4b16      	ldr	r3, [pc, #88]	; (1a3c <_i2c_master_write_packet+0xe8>)
    19e2:	469a      	mov	sl, r3
		while (tmp_data_length--) {
    19e4:	4544      	cmp	r4, r8
    19e6:	d015      	beq.n	1a14 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    19e8:	8b6b      	ldrh	r3, [r5, #26]
    19ea:	464a      	mov	r2, r9
    19ec:	4213      	tst	r3, r2
    19ee:	d01d      	beq.n	1a2c <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
    19f0:	0030      	movs	r0, r6
    19f2:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    19f4:	687b      	ldr	r3, [r7, #4]
    19f6:	5d1a      	ldrb	r2, [r3, r4]
    19f8:	2328      	movs	r3, #40	; 0x28
    19fa:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
    19fc:	0030      	movs	r0, r6
    19fe:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
    1a00:	2800      	cmp	r0, #0
    1a02:	d106      	bne.n	1a12 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1a04:	8b6b      	ldrh	r3, [r5, #26]
    1a06:	3401      	adds	r4, #1
    1a08:	075b      	lsls	r3, r3, #29
    1a0a:	d5eb      	bpl.n	19e4 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
    1a0c:	231e      	movs	r3, #30
    1a0e:	9301      	str	r3, [sp, #4]
    1a10:	e000      	b.n	1a14 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
    1a12:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
    1a14:	7ab3      	ldrb	r3, [r6, #10]
    1a16:	2b00      	cmp	r3, #0
    1a18:	d0c2      	beq.n	19a0 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
    1a1a:	0030      	movs	r0, r6
    1a1c:	4b05      	ldr	r3, [pc, #20]	; (1a34 <_i2c_master_write_packet+0xe0>)
    1a1e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1a20:	686a      	ldr	r2, [r5, #4]
    1a22:	23c0      	movs	r3, #192	; 0xc0
    1a24:	029b      	lsls	r3, r3, #10
    1a26:	4313      	orrs	r3, r2
    1a28:	606b      	str	r3, [r5, #4]
    1a2a:	e7b9      	b.n	19a0 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
    1a2c:	2341      	movs	r3, #65	; 0x41
    1a2e:	9301      	str	r3, [sp, #4]
    1a30:	e7b6      	b.n	19a0 <_i2c_master_write_packet+0x4c>
    1a32:	46c0      	nop			; (mov r8, r8)
    1a34:	00001445 	.word	0x00001445
    1a38:	fffbffff 	.word	0xfffbffff
    1a3c:	00001769 	.word	0x00001769
    1a40:	00001795 	.word	0x00001795
    1a44:	00001739 	.word	0x00001739

00001a48 <i2c_master_read_packet_wait>:
{
    1a48:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
    1a4a:	8b83      	ldrh	r3, [r0, #28]
    1a4c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    1a4e:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    1a50:	2b00      	cmp	r3, #0
    1a52:	d001      	beq.n	1a58 <i2c_master_read_packet_wait+0x10>
}
    1a54:	0010      	movs	r0, r2
    1a56:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    1a58:	3301      	adds	r3, #1
    1a5a:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    1a5c:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
    1a5e:	4b02      	ldr	r3, [pc, #8]	; (1a68 <i2c_master_read_packet_wait+0x20>)
    1a60:	4798      	blx	r3
    1a62:	0002      	movs	r2, r0
    1a64:	e7f6      	b.n	1a54 <i2c_master_read_packet_wait+0xc>
    1a66:	46c0      	nop			; (mov r8, r8)
    1a68:	000017b5 	.word	0x000017b5

00001a6c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1a6c:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    1a6e:	8b83      	ldrh	r3, [r0, #28]
    1a70:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    1a72:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
    1a74:	2b00      	cmp	r3, #0
    1a76:	d001      	beq.n	1a7c <i2c_master_write_packet_wait+0x10>

	module->send_stop = true;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
    1a78:	0010      	movs	r0, r2
    1a7a:	bd10      	pop	{r4, pc}
	module->send_stop = true;
    1a7c:	3301      	adds	r3, #1
    1a7e:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    1a80:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
    1a82:	4b02      	ldr	r3, [pc, #8]	; (1a8c <i2c_master_write_packet_wait+0x20>)
    1a84:	4798      	blx	r3
    1a86:	0002      	movs	r2, r0
    1a88:	e7f6      	b.n	1a78 <i2c_master_write_packet_wait+0xc>
    1a8a:	46c0      	nop			; (mov r8, r8)
    1a8c:	00001955 	.word	0x00001955

00001a90 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1a90:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1a92:	2207      	movs	r2, #7
    1a94:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    1a96:	421a      	tst	r2, r3
    1a98:	d1fc      	bne.n	1a94 <_i2c_master_wait_for_sync+0x4>
}
    1a9a:	4770      	bx	lr

00001a9c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1a9c:	b570      	push	{r4, r5, r6, lr}
    1a9e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1aa0:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1aa2:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    1aa4:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1aa6:	8b83      	ldrh	r3, [r0, #28]
    1aa8:	1aed      	subs	r5, r5, r3
    1aaa:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1aac:	8b83      	ldrh	r3, [r0, #28]
    1aae:	3b01      	subs	r3, #1
    1ab0:	b29b      	uxth	r3, r3
    1ab2:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    1ab4:	0113      	lsls	r3, r2, #4
    1ab6:	d51d      	bpl.n	1af4 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
    1ab8:	7ac3      	ldrb	r3, [r0, #11]
    1aba:	2b00      	cmp	r3, #0
    1abc:	d003      	beq.n	1ac6 <_i2c_master_read+0x2a>
    1abe:	8b83      	ldrh	r3, [r0, #28]
    1ac0:	b29b      	uxth	r3, r3
    1ac2:	2b01      	cmp	r3, #1
    1ac4:	d010      	beq.n	1ae8 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
    1ac6:	8ba3      	ldrh	r3, [r4, #28]
    1ac8:	b29b      	uxth	r3, r3
    1aca:	2b00      	cmp	r3, #0
    1acc:	d102      	bne.n	1ad4 <_i2c_master_read+0x38>
		if (module->send_stop) {
    1ace:	7aa3      	ldrb	r3, [r4, #10]
    1ad0:	2b00      	cmp	r3, #0
    1ad2:	d11c      	bne.n	1b0e <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    1ad4:	0020      	movs	r0, r4
    1ad6:	4b12      	ldr	r3, [pc, #72]	; (1b20 <_i2c_master_read+0x84>)
    1ad8:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1ada:	6a23      	ldr	r3, [r4, #32]
    1adc:	195d      	adds	r5, r3, r5
    1ade:	2328      	movs	r3, #40	; 0x28
    1ae0:	5cf3      	ldrb	r3, [r6, r3]
    1ae2:	b2db      	uxtb	r3, r3
    1ae4:	702b      	strb	r3, [r5, #0]
}
    1ae6:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1ae8:	6872      	ldr	r2, [r6, #4]
    1aea:	2380      	movs	r3, #128	; 0x80
    1aec:	02db      	lsls	r3, r3, #11
    1aee:	4313      	orrs	r3, r2
    1af0:	6073      	str	r3, [r6, #4]
    1af2:	e7e8      	b.n	1ac6 <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
    1af4:	7ac3      	ldrb	r3, [r0, #11]
    1af6:	2b00      	cmp	r3, #0
    1af8:	d0e5      	beq.n	1ac6 <_i2c_master_read+0x2a>
    1afa:	8b83      	ldrh	r3, [r0, #28]
    1afc:	b29b      	uxth	r3, r3
    1afe:	2b00      	cmp	r3, #0
    1b00:	d1e1      	bne.n	1ac6 <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1b02:	6872      	ldr	r2, [r6, #4]
    1b04:	2380      	movs	r3, #128	; 0x80
    1b06:	02db      	lsls	r3, r3, #11
    1b08:	4313      	orrs	r3, r2
    1b0a:	6073      	str	r3, [r6, #4]
    1b0c:	e7db      	b.n	1ac6 <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
    1b0e:	0020      	movs	r0, r4
    1b10:	4b03      	ldr	r3, [pc, #12]	; (1b20 <_i2c_master_read+0x84>)
    1b12:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b14:	6872      	ldr	r2, [r6, #4]
    1b16:	23c0      	movs	r3, #192	; 0xc0
    1b18:	029b      	lsls	r3, r3, #10
    1b1a:	4313      	orrs	r3, r2
    1b1c:	6073      	str	r3, [r6, #4]
    1b1e:	e7d9      	b.n	1ad4 <_i2c_master_read+0x38>
    1b20:	00001a91 	.word	0x00001a91

00001b24 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1b24:	b570      	push	{r4, r5, r6, lr}
    1b26:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1b28:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1b2a:	8b6b      	ldrh	r3, [r5, #26]
    1b2c:	075b      	lsls	r3, r3, #29
    1b2e:	d503      	bpl.n	1b38 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1b30:	221e      	movs	r2, #30
    1b32:	2325      	movs	r3, #37	; 0x25
    1b34:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    1b36:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    1b38:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1b3a:	8b83      	ldrh	r3, [r0, #28]
    1b3c:	1af6      	subs	r6, r6, r3
    1b3e:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    1b40:	8b83      	ldrh	r3, [r0, #28]
    1b42:	3b01      	subs	r3, #1
    1b44:	b29b      	uxth	r3, r3
    1b46:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    1b48:	4b04      	ldr	r3, [pc, #16]	; (1b5c <_i2c_master_write+0x38>)
    1b4a:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1b4c:	6a23      	ldr	r3, [r4, #32]
    1b4e:	199e      	adds	r6, r3, r6
    1b50:	7833      	ldrb	r3, [r6, #0]
    1b52:	b2db      	uxtb	r3, r3
    1b54:	2228      	movs	r2, #40	; 0x28
    1b56:	54ab      	strb	r3, [r5, r2]
    1b58:	e7ed      	b.n	1b36 <_i2c_master_write+0x12>
    1b5a:	46c0      	nop			; (mov r8, r8)
    1b5c:	00001a91 	.word	0x00001a91

00001b60 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1b60:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    1b62:	0080      	lsls	r0, r0, #2
    1b64:	4b75      	ldr	r3, [pc, #468]	; (1d3c <_i2c_master_interrupt_handler+0x1dc>)
    1b66:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1b68:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1b6a:	682b      	ldr	r3, [r5, #0]
    1b6c:	011b      	lsls	r3, r3, #4
    1b6e:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1b70:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    1b72:	7e26      	ldrb	r6, [r4, #24]
    1b74:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1b76:	8b63      	ldrh	r3, [r4, #26]
    1b78:	b29b      	uxth	r3, r3
    1b7a:	2b00      	cmp	r3, #0
    1b7c:	d103      	bne.n	1b86 <_i2c_master_interrupt_handler+0x26>
    1b7e:	8ba3      	ldrh	r3, [r4, #28]
    1b80:	b29b      	uxth	r3, r3
    1b82:	2b00      	cmp	r3, #0
    1b84:	d123      	bne.n	1bce <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1b86:	8b63      	ldrh	r3, [r4, #26]
    1b88:	b29b      	uxth	r3, r3
    1b8a:	2b00      	cmp	r3, #0
    1b8c:	d008      	beq.n	1ba0 <_i2c_master_interrupt_handler+0x40>
    1b8e:	8ba3      	ldrh	r3, [r4, #28]
    1b90:	b29b      	uxth	r3, r3
    1b92:	2b00      	cmp	r3, #0
    1b94:	d104      	bne.n	1ba0 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
    1b96:	3325      	adds	r3, #37	; 0x25
    1b98:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1b9a:	2b05      	cmp	r3, #5
    1b9c:	d100      	bne.n	1ba0 <_i2c_master_interrupt_handler+0x40>
    1b9e:	e06d      	b.n	1c7c <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1ba0:	8b63      	ldrh	r3, [r4, #26]
    1ba2:	b29b      	uxth	r3, r3
    1ba4:	2b00      	cmp	r3, #0
    1ba6:	d024      	beq.n	1bf2 <_i2c_master_interrupt_handler+0x92>
    1ba8:	8ba3      	ldrh	r3, [r4, #28]
    1baa:	b29b      	uxth	r3, r3
    1bac:	2b00      	cmp	r3, #0
    1bae:	d020      	beq.n	1bf2 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1bb0:	8b6b      	ldrh	r3, [r5, #26]
    1bb2:	069b      	lsls	r3, r3, #26
    1bb4:	d500      	bpl.n	1bb8 <_i2c_master_interrupt_handler+0x58>
    1bb6:	e081      	b.n	1cbc <_i2c_master_interrupt_handler+0x15c>
    1bb8:	2a00      	cmp	r2, #0
    1bba:	d004      	beq.n	1bc6 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1bbc:	8ba3      	ldrh	r3, [r4, #28]
    1bbe:	b29b      	uxth	r3, r3
    1bc0:	2b01      	cmp	r3, #1
    1bc2:	d100      	bne.n	1bc6 <_i2c_master_interrupt_handler+0x66>
    1bc4:	e07a      	b.n	1cbc <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1bc6:	2241      	movs	r2, #65	; 0x41
    1bc8:	2325      	movs	r3, #37	; 0x25
    1bca:	54e2      	strb	r2, [r4, r3]
    1bcc:	e011      	b.n	1bf2 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1bce:	7e2b      	ldrb	r3, [r5, #24]
    1bd0:	07db      	lsls	r3, r3, #31
    1bd2:	d507      	bpl.n	1be4 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1bd4:	2301      	movs	r3, #1
    1bd6:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1bd8:	8b6b      	ldrh	r3, [r5, #26]
    1bda:	079b      	lsls	r3, r3, #30
    1bdc:	d52e      	bpl.n	1c3c <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1bde:	2241      	movs	r2, #65	; 0x41
    1be0:	2325      	movs	r3, #37	; 0x25
    1be2:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
    1be4:	8ba3      	ldrh	r3, [r4, #28]
    1be6:	b29b      	uxth	r3, r3
    1be8:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    1bea:	2325      	movs	r3, #37	; 0x25
    1bec:	5ce3      	ldrb	r3, [r4, r3]
    1bee:	2b05      	cmp	r3, #5
    1bf0:	d038      	beq.n	1c64 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1bf2:	8b63      	ldrh	r3, [r4, #26]
    1bf4:	b29b      	uxth	r3, r3
    1bf6:	2b00      	cmp	r3, #0
    1bf8:	d007      	beq.n	1c0a <_i2c_master_interrupt_handler+0xaa>
    1bfa:	8ba3      	ldrh	r3, [r4, #28]
    1bfc:	b29b      	uxth	r3, r3
    1bfe:	2b00      	cmp	r3, #0
    1c00:	d103      	bne.n	1c0a <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
    1c02:	3325      	adds	r3, #37	; 0x25
    1c04:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1c06:	2b05      	cmp	r3, #5
    1c08:	d064      	beq.n	1cd4 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1c0a:	2325      	movs	r3, #37	; 0x25
    1c0c:	5ce3      	ldrb	r3, [r4, r3]
    1c0e:	2b05      	cmp	r3, #5
    1c10:	d013      	beq.n	1c3a <_i2c_master_interrupt_handler+0xda>
    1c12:	2325      	movs	r3, #37	; 0x25
    1c14:	5ce3      	ldrb	r3, [r4, r3]
    1c16:	2b00      	cmp	r3, #0
    1c18:	d00f      	beq.n	1c3a <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1c1a:	2303      	movs	r3, #3
    1c1c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1c1e:	2300      	movs	r3, #0
    1c20:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1c22:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1c24:	3325      	adds	r3, #37	; 0x25
    1c26:	5ce3      	ldrb	r3, [r4, r3]
    1c28:	2b41      	cmp	r3, #65	; 0x41
    1c2a:	d003      	beq.n	1c34 <_i2c_master_interrupt_handler+0xd4>
    1c2c:	7aa3      	ldrb	r3, [r4, #10]
    1c2e:	2b00      	cmp	r3, #0
    1c30:	d000      	beq.n	1c34 <_i2c_master_interrupt_handler+0xd4>
    1c32:	e075      	b.n	1d20 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1c34:	0773      	lsls	r3, r6, #29
    1c36:	d500      	bpl.n	1c3a <_i2c_master_interrupt_handler+0xda>
    1c38:	e07b      	b.n	1d32 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
    1c3a:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1c3c:	8b6b      	ldrh	r3, [r5, #26]
    1c3e:	075b      	lsls	r3, r3, #29
    1c40:	d5d0      	bpl.n	1be4 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1c42:	2218      	movs	r2, #24
    1c44:	2325      	movs	r3, #37	; 0x25
    1c46:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1c48:	2300      	movs	r3, #0
    1c4a:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    1c4c:	7aa3      	ldrb	r3, [r4, #10]
    1c4e:	2b00      	cmp	r3, #0
    1c50:	d0c8      	beq.n	1be4 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
    1c52:	0020      	movs	r0, r4
    1c54:	4b3a      	ldr	r3, [pc, #232]	; (1d40 <_i2c_master_interrupt_handler+0x1e0>)
    1c56:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1c58:	686a      	ldr	r2, [r5, #4]
    1c5a:	23c0      	movs	r3, #192	; 0xc0
    1c5c:	029b      	lsls	r3, r3, #10
    1c5e:	4313      	orrs	r3, r2
    1c60:	606b      	str	r3, [r5, #4]
    1c62:	e7bf      	b.n	1be4 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1c64:	331f      	adds	r3, #31
    1c66:	5ce3      	ldrb	r3, [r4, r3]
    1c68:	2b00      	cmp	r3, #0
    1c6a:	d003      	beq.n	1c74 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
    1c6c:	0020      	movs	r0, r4
    1c6e:	4b35      	ldr	r3, [pc, #212]	; (1d44 <_i2c_master_interrupt_handler+0x1e4>)
    1c70:	4798      	blx	r3
    1c72:	e7be      	b.n	1bf2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
    1c74:	0020      	movs	r0, r4
    1c76:	4b34      	ldr	r3, [pc, #208]	; (1d48 <_i2c_master_interrupt_handler+0x1e8>)
    1c78:	4798      	blx	r3
    1c7a:	e7ba      	b.n	1bf2 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1c7c:	331f      	adds	r3, #31
    1c7e:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1c80:	2b00      	cmp	r3, #0
    1c82:	d000      	beq.n	1c86 <_i2c_master_interrupt_handler+0x126>
    1c84:	e78c      	b.n	1ba0 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
    1c86:	3303      	adds	r3, #3
    1c88:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1c8a:	2300      	movs	r3, #0
    1c8c:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1c8e:	3325      	adds	r3, #37	; 0x25
    1c90:	2200      	movs	r2, #0
    1c92:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
    1c94:	7aa3      	ldrb	r3, [r4, #10]
    1c96:	2b00      	cmp	r3, #0
    1c98:	d107      	bne.n	1caa <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1c9a:	2301      	movs	r3, #1
    1c9c:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1c9e:	07f3      	lsls	r3, r6, #31
    1ca0:	d5a7      	bpl.n	1bf2 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1ca2:	68e3      	ldr	r3, [r4, #12]
    1ca4:	0020      	movs	r0, r4
    1ca6:	4798      	blx	r3
    1ca8:	e7a3      	b.n	1bf2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
    1caa:	0020      	movs	r0, r4
    1cac:	4b24      	ldr	r3, [pc, #144]	; (1d40 <_i2c_master_interrupt_handler+0x1e0>)
    1cae:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1cb0:	686a      	ldr	r2, [r5, #4]
    1cb2:	23c0      	movs	r3, #192	; 0xc0
    1cb4:	029b      	lsls	r3, r3, #10
    1cb6:	4313      	orrs	r3, r2
    1cb8:	606b      	str	r3, [r5, #4]
    1cba:	e7f0      	b.n	1c9e <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1cbc:	2324      	movs	r3, #36	; 0x24
    1cbe:	5ce3      	ldrb	r3, [r4, r3]
    1cc0:	2b00      	cmp	r3, #0
    1cc2:	d103      	bne.n	1ccc <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
    1cc4:	0020      	movs	r0, r4
    1cc6:	4b20      	ldr	r3, [pc, #128]	; (1d48 <_i2c_master_interrupt_handler+0x1e8>)
    1cc8:	4798      	blx	r3
    1cca:	e792      	b.n	1bf2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
    1ccc:	0020      	movs	r0, r4
    1cce:	4b1d      	ldr	r3, [pc, #116]	; (1d44 <_i2c_master_interrupt_handler+0x1e4>)
    1cd0:	4798      	blx	r3
    1cd2:	e78e      	b.n	1bf2 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1cd4:	331f      	adds	r3, #31
    1cd6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
    1cd8:	2b01      	cmp	r3, #1
    1cda:	d196      	bne.n	1c0a <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1cdc:	7e2b      	ldrb	r3, [r5, #24]
    1cde:	079b      	lsls	r3, r3, #30
    1ce0:	d501      	bpl.n	1ce6 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1ce2:	2302      	movs	r3, #2
    1ce4:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
    1ce6:	2303      	movs	r3, #3
    1ce8:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    1cea:	2300      	movs	r3, #0
    1cec:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1cee:	3325      	adds	r3, #37	; 0x25
    1cf0:	2200      	movs	r2, #0
    1cf2:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1cf4:	07b3      	lsls	r3, r6, #30
    1cf6:	d503      	bpl.n	1d00 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1cf8:	2324      	movs	r3, #36	; 0x24
    1cfa:	5ce3      	ldrb	r3, [r4, r3]
    1cfc:	2b01      	cmp	r3, #1
    1cfe:	d00b      	beq.n	1d18 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1d00:	07f3      	lsls	r3, r6, #31
    1d02:	d400      	bmi.n	1d06 <_i2c_master_interrupt_handler+0x1a6>
    1d04:	e781      	b.n	1c0a <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1d06:	2324      	movs	r3, #36	; 0x24
    1d08:	5ce3      	ldrb	r3, [r4, r3]
    1d0a:	2b00      	cmp	r3, #0
    1d0c:	d000      	beq.n	1d10 <_i2c_master_interrupt_handler+0x1b0>
    1d0e:	e77c      	b.n	1c0a <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1d10:	68e3      	ldr	r3, [r4, #12]
    1d12:	0020      	movs	r0, r4
    1d14:	4798      	blx	r3
    1d16:	e778      	b.n	1c0a <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1d18:	6923      	ldr	r3, [r4, #16]
    1d1a:	0020      	movs	r0, r4
    1d1c:	4798      	blx	r3
    1d1e:	e774      	b.n	1c0a <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
    1d20:	0020      	movs	r0, r4
    1d22:	4b07      	ldr	r3, [pc, #28]	; (1d40 <_i2c_master_interrupt_handler+0x1e0>)
    1d24:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1d26:	686a      	ldr	r2, [r5, #4]
    1d28:	23e0      	movs	r3, #224	; 0xe0
    1d2a:	02db      	lsls	r3, r3, #11
    1d2c:	4313      	orrs	r3, r2
    1d2e:	606b      	str	r3, [r5, #4]
    1d30:	e780      	b.n	1c34 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1d32:	6963      	ldr	r3, [r4, #20]
    1d34:	0020      	movs	r0, r4
    1d36:	4798      	blx	r3
}
    1d38:	e77f      	b.n	1c3a <_i2c_master_interrupt_handler+0xda>
    1d3a:	46c0      	nop			; (mov r8, r8)
    1d3c:	20000290 	.word	0x20000290
    1d40:	00001a91 	.word	0x00001a91
    1d44:	00001a9d 	.word	0x00001a9d
    1d48:	00001b25 	.word	0x00001b25

00001d4c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1d4c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1d4e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d50:	2340      	movs	r3, #64	; 0x40
    1d52:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1d54:	4281      	cmp	r1, r0
    1d56:	d202      	bcs.n	1d5e <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1d58:	0018      	movs	r0, r3
    1d5a:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1d5c:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1d5e:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1d60:	1c63      	adds	r3, r4, #1
    1d62:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1d64:	4288      	cmp	r0, r1
    1d66:	d9f9      	bls.n	1d5c <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d68:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1d6a:	2cff      	cmp	r4, #255	; 0xff
    1d6c:	d8f4      	bhi.n	1d58 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1d6e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1d70:	2300      	movs	r3, #0
    1d72:	e7f1      	b.n	1d58 <_sercom_get_sync_baud_val+0xc>

00001d74 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1d74:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d76:	46de      	mov	lr, fp
    1d78:	4657      	mov	r7, sl
    1d7a:	464e      	mov	r6, r9
    1d7c:	4645      	mov	r5, r8
    1d7e:	b5e0      	push	{r5, r6, r7, lr}
    1d80:	b089      	sub	sp, #36	; 0x24
    1d82:	000c      	movs	r4, r1
    1d84:	9205      	str	r2, [sp, #20]
    1d86:	aa12      	add	r2, sp, #72	; 0x48
    1d88:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1d8a:	0005      	movs	r5, r0
    1d8c:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d8e:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1d90:	42a5      	cmp	r5, r4
    1d92:	d907      	bls.n	1da4 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1d94:	0010      	movs	r0, r2
    1d96:	b009      	add	sp, #36	; 0x24
    1d98:	bc3c      	pop	{r2, r3, r4, r5}
    1d9a:	4690      	mov	r8, r2
    1d9c:	4699      	mov	r9, r3
    1d9e:	46a2      	mov	sl, r4
    1da0:	46ab      	mov	fp, r5
    1da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1da4:	2b00      	cmp	r3, #0
    1da6:	d155      	bne.n	1e54 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1da8:	0002      	movs	r2, r0
    1daa:	0008      	movs	r0, r1
    1dac:	2100      	movs	r1, #0
    1dae:	4d63      	ldr	r5, [pc, #396]	; (1f3c <_sercom_get_async_baud_val+0x1c8>)
    1db0:	47a8      	blx	r5
    1db2:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1db4:	0026      	movs	r6, r4
    1db6:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    1db8:	2300      	movs	r3, #0
    1dba:	2400      	movs	r4, #0
    1dbc:	9300      	str	r3, [sp, #0]
    1dbe:	9401      	str	r4, [sp, #4]
    1dc0:	2200      	movs	r2, #0
    1dc2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1dc4:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1dc6:	2120      	movs	r1, #32
    1dc8:	468c      	mov	ip, r1
    1dca:	391f      	subs	r1, #31
    1dcc:	9602      	str	r6, [sp, #8]
    1dce:	9703      	str	r7, [sp, #12]
    1dd0:	e014      	b.n	1dfc <_sercom_get_async_baud_val+0x88>
    1dd2:	4664      	mov	r4, ip
    1dd4:	1a24      	subs	r4, r4, r0
    1dd6:	000d      	movs	r5, r1
    1dd8:	40e5      	lsrs	r5, r4
    1dda:	46a8      	mov	r8, r5
    1ddc:	e015      	b.n	1e0a <_sercom_get_async_baud_val+0x96>
			r = r - d;
    1dde:	9c02      	ldr	r4, [sp, #8]
    1de0:	9d03      	ldr	r5, [sp, #12]
    1de2:	1b12      	subs	r2, r2, r4
    1de4:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1de6:	464d      	mov	r5, r9
    1de8:	9e00      	ldr	r6, [sp, #0]
    1dea:	9f01      	ldr	r7, [sp, #4]
    1dec:	4335      	orrs	r5, r6
    1dee:	003c      	movs	r4, r7
    1df0:	4646      	mov	r6, r8
    1df2:	4334      	orrs	r4, r6
    1df4:	9500      	str	r5, [sp, #0]
    1df6:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    1df8:	3801      	subs	r0, #1
    1dfa:	d31d      	bcc.n	1e38 <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    1dfc:	2420      	movs	r4, #32
    1dfe:	4264      	negs	r4, r4
    1e00:	1904      	adds	r4, r0, r4
    1e02:	d4e6      	bmi.n	1dd2 <_sercom_get_async_baud_val+0x5e>
    1e04:	000d      	movs	r5, r1
    1e06:	40a5      	lsls	r5, r4
    1e08:	46a8      	mov	r8, r5
    1e0a:	000c      	movs	r4, r1
    1e0c:	4084      	lsls	r4, r0
    1e0e:	46a1      	mov	r9, r4
		r = r << 1;
    1e10:	1892      	adds	r2, r2, r2
    1e12:	415b      	adcs	r3, r3
    1e14:	0014      	movs	r4, r2
    1e16:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1e18:	4646      	mov	r6, r8
    1e1a:	465f      	mov	r7, fp
    1e1c:	423e      	tst	r6, r7
    1e1e:	d003      	beq.n	1e28 <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    1e20:	000e      	movs	r6, r1
    1e22:	4326      	orrs	r6, r4
    1e24:	0032      	movs	r2, r6
    1e26:	002b      	movs	r3, r5
		if (r >= d) {
    1e28:	9c02      	ldr	r4, [sp, #8]
    1e2a:	9d03      	ldr	r5, [sp, #12]
    1e2c:	429d      	cmp	r5, r3
    1e2e:	d8e3      	bhi.n	1df8 <_sercom_get_async_baud_val+0x84>
    1e30:	d1d5      	bne.n	1dde <_sercom_get_async_baud_val+0x6a>
    1e32:	4294      	cmp	r4, r2
    1e34:	d8e0      	bhi.n	1df8 <_sercom_get_async_baud_val+0x84>
    1e36:	e7d2      	b.n	1dde <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1e38:	2200      	movs	r2, #0
    1e3a:	2301      	movs	r3, #1
    1e3c:	9800      	ldr	r0, [sp, #0]
    1e3e:	9901      	ldr	r1, [sp, #4]
    1e40:	1a12      	subs	r2, r2, r0
    1e42:	418b      	sbcs	r3, r1
    1e44:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    1e46:	0c13      	lsrs	r3, r2, #16
    1e48:	040a      	lsls	r2, r1, #16
    1e4a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1e4c:	9b05      	ldr	r3, [sp, #20]
    1e4e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1e50:	2200      	movs	r2, #0
    1e52:	e79f      	b.n	1d94 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    1e54:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1e56:	2b01      	cmp	r3, #1
    1e58:	d1f8      	bne.n	1e4c <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1e5a:	0f63      	lsrs	r3, r4, #29
    1e5c:	9304      	str	r3, [sp, #16]
    1e5e:	00e3      	lsls	r3, r4, #3
    1e60:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1e62:	000a      	movs	r2, r1
    1e64:	2300      	movs	r3, #0
    1e66:	2100      	movs	r1, #0
    1e68:	4c34      	ldr	r4, [pc, #208]	; (1f3c <_sercom_get_async_baud_val+0x1c8>)
    1e6a:	47a0      	blx	r4
    1e6c:	0004      	movs	r4, r0
    1e6e:	000d      	movs	r5, r1
    1e70:	2300      	movs	r3, #0
    1e72:	469c      	mov	ip, r3
    1e74:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    1e76:	3320      	adds	r3, #32
    1e78:	469b      	mov	fp, r3
    1e7a:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    1e7c:	4663      	mov	r3, ip
    1e7e:	9307      	str	r3, [sp, #28]
    1e80:	e048      	b.n	1f14 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    1e82:	4659      	mov	r1, fp
    1e84:	1bc9      	subs	r1, r1, r7
    1e86:	0030      	movs	r0, r6
    1e88:	40c8      	lsrs	r0, r1
    1e8a:	4682      	mov	sl, r0
    1e8c:	e010      	b.n	1eb0 <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    1e8e:	9800      	ldr	r0, [sp, #0]
    1e90:	9901      	ldr	r1, [sp, #4]
    1e92:	1a12      	subs	r2, r2, r0
    1e94:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1e96:	9902      	ldr	r1, [sp, #8]
    1e98:	4648      	mov	r0, r9
    1e9a:	4301      	orrs	r1, r0
    1e9c:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    1e9e:	3f01      	subs	r7, #1
    1ea0:	d325      	bcc.n	1eee <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    1ea2:	2120      	movs	r1, #32
    1ea4:	4249      	negs	r1, r1
    1ea6:	1879      	adds	r1, r7, r1
    1ea8:	d4eb      	bmi.n	1e82 <_sercom_get_async_baud_val+0x10e>
    1eaa:	0030      	movs	r0, r6
    1eac:	4088      	lsls	r0, r1
    1eae:	4682      	mov	sl, r0
    1eb0:	0031      	movs	r1, r6
    1eb2:	40b9      	lsls	r1, r7
    1eb4:	4689      	mov	r9, r1
		r = r << 1;
    1eb6:	1892      	adds	r2, r2, r2
    1eb8:	415b      	adcs	r3, r3
    1eba:	0010      	movs	r0, r2
    1ebc:	0019      	movs	r1, r3
		if (n & bit_shift) {
    1ebe:	4644      	mov	r4, r8
    1ec0:	464d      	mov	r5, r9
    1ec2:	402c      	ands	r4, r5
    1ec4:	46a4      	mov	ip, r4
    1ec6:	4654      	mov	r4, sl
    1ec8:	9d04      	ldr	r5, [sp, #16]
    1eca:	402c      	ands	r4, r5
    1ecc:	46a2      	mov	sl, r4
    1ece:	4664      	mov	r4, ip
    1ed0:	4655      	mov	r5, sl
    1ed2:	432c      	orrs	r4, r5
    1ed4:	d003      	beq.n	1ede <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    1ed6:	0034      	movs	r4, r6
    1ed8:	4304      	orrs	r4, r0
    1eda:	0022      	movs	r2, r4
    1edc:	000b      	movs	r3, r1
		if (r >= d) {
    1ede:	9800      	ldr	r0, [sp, #0]
    1ee0:	9901      	ldr	r1, [sp, #4]
    1ee2:	4299      	cmp	r1, r3
    1ee4:	d8db      	bhi.n	1e9e <_sercom_get_async_baud_val+0x12a>
    1ee6:	d1d2      	bne.n	1e8e <_sercom_get_async_baud_val+0x11a>
    1ee8:	4290      	cmp	r0, r2
    1eea:	d8d8      	bhi.n	1e9e <_sercom_get_async_baud_val+0x12a>
    1eec:	e7cf      	b.n	1e8e <_sercom_get_async_baud_val+0x11a>
    1eee:	9c00      	ldr	r4, [sp, #0]
    1ef0:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    1ef2:	9902      	ldr	r1, [sp, #8]
    1ef4:	9a07      	ldr	r2, [sp, #28]
    1ef6:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1ef8:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1efa:	4911      	ldr	r1, [pc, #68]	; (1f40 <_sercom_get_async_baud_val+0x1cc>)
    1efc:	428b      	cmp	r3, r1
    1efe:	d914      	bls.n	1f2a <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1f00:	9b06      	ldr	r3, [sp, #24]
    1f02:	3301      	adds	r3, #1
    1f04:	b2db      	uxtb	r3, r3
    1f06:	0019      	movs	r1, r3
    1f08:	9306      	str	r3, [sp, #24]
    1f0a:	0013      	movs	r3, r2
    1f0c:	3301      	adds	r3, #1
    1f0e:	9307      	str	r3, [sp, #28]
    1f10:	2908      	cmp	r1, #8
    1f12:	d008      	beq.n	1f26 <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1f14:	2300      	movs	r3, #0
    1f16:	9302      	str	r3, [sp, #8]
    1f18:	2200      	movs	r2, #0
    1f1a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1f1c:	213f      	movs	r1, #63	; 0x3f
    1f1e:	9400      	str	r4, [sp, #0]
    1f20:	9501      	str	r5, [sp, #4]
    1f22:	000f      	movs	r7, r1
    1f24:	e7bd      	b.n	1ea2 <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1f26:	2240      	movs	r2, #64	; 0x40
    1f28:	e734      	b.n	1d94 <_sercom_get_async_baud_val+0x20>
    1f2a:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    1f2c:	9906      	ldr	r1, [sp, #24]
    1f2e:	2908      	cmp	r1, #8
    1f30:	d100      	bne.n	1f34 <_sercom_get_async_baud_val+0x1c0>
    1f32:	e72f      	b.n	1d94 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    1f34:	034a      	lsls	r2, r1, #13
    1f36:	431a      	orrs	r2, r3
    1f38:	e788      	b.n	1e4c <_sercom_get_async_baud_val+0xd8>
    1f3a:	46c0      	nop			; (mov r8, r8)
    1f3c:	00003821 	.word	0x00003821
    1f40:	00001fff 	.word	0x00001fff

00001f44 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1f44:	b510      	push	{r4, lr}
    1f46:	b082      	sub	sp, #8
    1f48:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1f4a:	4b0e      	ldr	r3, [pc, #56]	; (1f84 <sercom_set_gclk_generator+0x40>)
    1f4c:	781b      	ldrb	r3, [r3, #0]
    1f4e:	2b00      	cmp	r3, #0
    1f50:	d007      	beq.n	1f62 <sercom_set_gclk_generator+0x1e>
    1f52:	2900      	cmp	r1, #0
    1f54:	d105      	bne.n	1f62 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1f56:	4b0b      	ldr	r3, [pc, #44]	; (1f84 <sercom_set_gclk_generator+0x40>)
    1f58:	785b      	ldrb	r3, [r3, #1]
    1f5a:	4283      	cmp	r3, r0
    1f5c:	d010      	beq.n	1f80 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1f5e:	201d      	movs	r0, #29
    1f60:	e00c      	b.n	1f7c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1f62:	a901      	add	r1, sp, #4
    1f64:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1f66:	2013      	movs	r0, #19
    1f68:	4b07      	ldr	r3, [pc, #28]	; (1f88 <sercom_set_gclk_generator+0x44>)
    1f6a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1f6c:	2013      	movs	r0, #19
    1f6e:	4b07      	ldr	r3, [pc, #28]	; (1f8c <sercom_set_gclk_generator+0x48>)
    1f70:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1f72:	4b04      	ldr	r3, [pc, #16]	; (1f84 <sercom_set_gclk_generator+0x40>)
    1f74:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1f76:	2201      	movs	r2, #1
    1f78:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1f7a:	2000      	movs	r0, #0
}
    1f7c:	b002      	add	sp, #8
    1f7e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1f80:	2000      	movs	r0, #0
    1f82:	e7fb      	b.n	1f7c <sercom_set_gclk_generator+0x38>
    1f84:	200000a4 	.word	0x200000a4
    1f88:	00002d1d 	.word	0x00002d1d
    1f8c:	00002c91 	.word	0x00002c91

00001f90 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1f90:	4b2b      	ldr	r3, [pc, #172]	; (2040 <STACK_SIZE+0x40>)
    1f92:	4298      	cmp	r0, r3
    1f94:	d023      	beq.n	1fde <_sercom_get_default_pad+0x4e>
    1f96:	d90f      	bls.n	1fb8 <_sercom_get_default_pad+0x28>
    1f98:	4b2a      	ldr	r3, [pc, #168]	; (2044 <STACK_SIZE+0x44>)
    1f9a:	4298      	cmp	r0, r3
    1f9c:	d02f      	beq.n	1ffe <_sercom_get_default_pad+0x6e>
    1f9e:	4b2a      	ldr	r3, [pc, #168]	; (2048 <STACK_SIZE+0x48>)
    1fa0:	4298      	cmp	r0, r3
    1fa2:	d142      	bne.n	202a <STACK_SIZE+0x2a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1fa4:	2901      	cmp	r1, #1
    1fa6:	d03a      	beq.n	201e <STACK_SIZE+0x1e>
    1fa8:	2900      	cmp	r1, #0
    1faa:	d046      	beq.n	203a <STACK_SIZE+0x3a>
    1fac:	2902      	cmp	r1, #2
    1fae:	d038      	beq.n	2022 <STACK_SIZE+0x22>
    1fb0:	2903      	cmp	r1, #3
    1fb2:	d038      	beq.n	2026 <STACK_SIZE+0x26>
	}

	Assert(false);
	return 0;
    1fb4:	2000      	movs	r0, #0
    1fb6:	e039      	b.n	202c <STACK_SIZE+0x2c>
	switch ((uintptr_t)sercom_module) {
    1fb8:	4b24      	ldr	r3, [pc, #144]	; (204c <STACK_SIZE+0x4c>)
    1fba:	4298      	cmp	r0, r3
    1fbc:	d135      	bne.n	202a <STACK_SIZE+0x2a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1fbe:	2901      	cmp	r1, #1
    1fc0:	d007      	beq.n	1fd2 <_sercom_get_default_pad+0x42>
    1fc2:	2900      	cmp	r1, #0
    1fc4:	d033      	beq.n	202e <STACK_SIZE+0x2e>
    1fc6:	2902      	cmp	r1, #2
    1fc8:	d005      	beq.n	1fd6 <_sercom_get_default_pad+0x46>
    1fca:	2903      	cmp	r1, #3
    1fcc:	d005      	beq.n	1fda <_sercom_get_default_pad+0x4a>
	return 0;
    1fce:	2000      	movs	r0, #0
    1fd0:	e02c      	b.n	202c <STACK_SIZE+0x2c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1fd2:	481f      	ldr	r0, [pc, #124]	; (2050 <STACK_SIZE+0x50>)
    1fd4:	e02a      	b.n	202c <STACK_SIZE+0x2c>
    1fd6:	481f      	ldr	r0, [pc, #124]	; (2054 <STACK_SIZE+0x54>)
    1fd8:	e028      	b.n	202c <STACK_SIZE+0x2c>
    1fda:	481f      	ldr	r0, [pc, #124]	; (2058 <STACK_SIZE+0x58>)
    1fdc:	e026      	b.n	202c <STACK_SIZE+0x2c>
    1fde:	2901      	cmp	r1, #1
    1fe0:	d007      	beq.n	1ff2 <_sercom_get_default_pad+0x62>
    1fe2:	2900      	cmp	r1, #0
    1fe4:	d025      	beq.n	2032 <STACK_SIZE+0x32>
    1fe6:	2902      	cmp	r1, #2
    1fe8:	d005      	beq.n	1ff6 <_sercom_get_default_pad+0x66>
    1fea:	2903      	cmp	r1, #3
    1fec:	d005      	beq.n	1ffa <_sercom_get_default_pad+0x6a>
	return 0;
    1fee:	2000      	movs	r0, #0
    1ff0:	e01c      	b.n	202c <STACK_SIZE+0x2c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ff2:	481a      	ldr	r0, [pc, #104]	; (205c <STACK_SIZE+0x5c>)
    1ff4:	e01a      	b.n	202c <STACK_SIZE+0x2c>
    1ff6:	481a      	ldr	r0, [pc, #104]	; (2060 <STACK_SIZE+0x60>)
    1ff8:	e018      	b.n	202c <STACK_SIZE+0x2c>
    1ffa:	481a      	ldr	r0, [pc, #104]	; (2064 <STACK_SIZE+0x64>)
    1ffc:	e016      	b.n	202c <STACK_SIZE+0x2c>
    1ffe:	2901      	cmp	r1, #1
    2000:	d007      	beq.n	2012 <STACK_SIZE+0x12>
    2002:	2900      	cmp	r1, #0
    2004:	d017      	beq.n	2036 <STACK_SIZE+0x36>
    2006:	2902      	cmp	r1, #2
    2008:	d005      	beq.n	2016 <STACK_SIZE+0x16>
    200a:	2903      	cmp	r1, #3
    200c:	d005      	beq.n	201a <STACK_SIZE+0x1a>
	return 0;
    200e:	2000      	movs	r0, #0
    2010:	e00c      	b.n	202c <STACK_SIZE+0x2c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2012:	4815      	ldr	r0, [pc, #84]	; (2068 <STACK_SIZE+0x68>)
    2014:	e00a      	b.n	202c <STACK_SIZE+0x2c>
    2016:	4815      	ldr	r0, [pc, #84]	; (206c <STACK_SIZE+0x6c>)
    2018:	e008      	b.n	202c <STACK_SIZE+0x2c>
    201a:	4815      	ldr	r0, [pc, #84]	; (2070 <STACK_SIZE+0x70>)
    201c:	e006      	b.n	202c <STACK_SIZE+0x2c>
    201e:	4815      	ldr	r0, [pc, #84]	; (2074 <STACK_SIZE+0x74>)
    2020:	e004      	b.n	202c <STACK_SIZE+0x2c>
    2022:	4815      	ldr	r0, [pc, #84]	; (2078 <STACK_SIZE+0x78>)
    2024:	e002      	b.n	202c <STACK_SIZE+0x2c>
    2026:	4815      	ldr	r0, [pc, #84]	; (207c <STACK_SIZE+0x7c>)
    2028:	e000      	b.n	202c <STACK_SIZE+0x2c>
	return 0;
    202a:	2000      	movs	r0, #0
}
    202c:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    202e:	4814      	ldr	r0, [pc, #80]	; (2080 <STACK_SIZE+0x80>)
    2030:	e7fc      	b.n	202c <STACK_SIZE+0x2c>
    2032:	2003      	movs	r0, #3
    2034:	e7fa      	b.n	202c <STACK_SIZE+0x2c>
    2036:	4813      	ldr	r0, [pc, #76]	; (2084 <STACK_SIZE+0x84>)
    2038:	e7f8      	b.n	202c <STACK_SIZE+0x2c>
    203a:	4813      	ldr	r0, [pc, #76]	; (2088 <STACK_SIZE+0x88>)
    203c:	e7f6      	b.n	202c <STACK_SIZE+0x2c>
    203e:	46c0      	nop			; (mov r8, r8)
    2040:	42000c00 	.word	0x42000c00
    2044:	42001000 	.word	0x42001000
    2048:	42001400 	.word	0x42001400
    204c:	42000800 	.word	0x42000800
    2050:	00050003 	.word	0x00050003
    2054:	00060003 	.word	0x00060003
    2058:	00070003 	.word	0x00070003
    205c:	00010003 	.word	0x00010003
    2060:	001e0003 	.word	0x001e0003
    2064:	001f0003 	.word	0x001f0003
    2068:	00090003 	.word	0x00090003
    206c:	000a0003 	.word	0x000a0003
    2070:	000b0003 	.word	0x000b0003
    2074:	00110003 	.word	0x00110003
    2078:	00120003 	.word	0x00120003
    207c:	00130003 	.word	0x00130003
    2080:	00040003 	.word	0x00040003
    2084:	00080003 	.word	0x00080003
    2088:	00100003 	.word	0x00100003

0000208c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    208c:	b530      	push	{r4, r5, lr}
    208e:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2090:	466a      	mov	r2, sp
    2092:	4b0f      	ldr	r3, [pc, #60]	; (20d0 <_sercom_get_sercom_inst_index+0x44>)
    2094:	cb32      	ldmia	r3!, {r1, r4, r5}
    2096:	c232      	stmia	r2!, {r1, r4, r5}
    2098:	681b      	ldr	r3, [r3, #0]
    209a:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    209c:	0003      	movs	r3, r0
    209e:	9a00      	ldr	r2, [sp, #0]
    20a0:	4282      	cmp	r2, r0
    20a2:	d011      	beq.n	20c8 <_sercom_get_sercom_inst_index+0x3c>
    20a4:	9a01      	ldr	r2, [sp, #4]
    20a6:	4282      	cmp	r2, r0
    20a8:	d00a      	beq.n	20c0 <_sercom_get_sercom_inst_index+0x34>
    20aa:	9a02      	ldr	r2, [sp, #8]
    20ac:	4282      	cmp	r2, r0
    20ae:	d009      	beq.n	20c4 <_sercom_get_sercom_inst_index+0x38>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    20b0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    20b2:	9a03      	ldr	r2, [sp, #12]
    20b4:	429a      	cmp	r2, r3
    20b6:	d001      	beq.n	20bc <_sercom_get_sercom_inst_index+0x30>
}
    20b8:	b005      	add	sp, #20
    20ba:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    20bc:	3003      	adds	r0, #3
    20be:	e004      	b.n	20ca <_sercom_get_sercom_inst_index+0x3e>
    20c0:	2001      	movs	r0, #1
    20c2:	e002      	b.n	20ca <_sercom_get_sercom_inst_index+0x3e>
    20c4:	2002      	movs	r0, #2
    20c6:	e000      	b.n	20ca <_sercom_get_sercom_inst_index+0x3e>
    20c8:	2000      	movs	r0, #0
			return i;
    20ca:	b2c0      	uxtb	r0, r0
    20cc:	e7f4      	b.n	20b8 <_sercom_get_sercom_inst_index+0x2c>
    20ce:	46c0      	nop			; (mov r8, r8)
    20d0:	00005b40 	.word	0x00005b40

000020d4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    20d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    20d6:	46de      	mov	lr, fp
    20d8:	4657      	mov	r7, sl
    20da:	464e      	mov	r6, r9
    20dc:	4645      	mov	r5, r8
    20de:	b5e0      	push	{r5, r6, r7, lr}
    20e0:	b091      	sub	sp, #68	; 0x44
    20e2:	0005      	movs	r5, r0
    20e4:	000c      	movs	r4, r1
    20e6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    20e8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    20ea:	0008      	movs	r0, r1
    20ec:	4bbb      	ldr	r3, [pc, #748]	; (23dc <usart_init+0x308>)
    20ee:	4798      	blx	r3
    20f0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    20f2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    20f4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    20f6:	07db      	lsls	r3, r3, #31
    20f8:	d506      	bpl.n	2108 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    20fa:	b011      	add	sp, #68	; 0x44
    20fc:	bc3c      	pop	{r2, r3, r4, r5}
    20fe:	4690      	mov	r8, r2
    2100:	4699      	mov	r9, r3
    2102:	46a2      	mov	sl, r4
    2104:	46ab      	mov	fp, r5
    2106:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2108:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    210a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    210c:	079b      	lsls	r3, r3, #30
    210e:	d4f4      	bmi.n	20fa <usart_init+0x26>
    2110:	49b3      	ldr	r1, [pc, #716]	; (23e0 <usart_init+0x30c>)
    2112:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2114:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2116:	2301      	movs	r3, #1
    2118:	40bb      	lsls	r3, r7
    211a:	4303      	orrs	r3, r0
    211c:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    211e:	a90f      	add	r1, sp, #60	; 0x3c
    2120:	272d      	movs	r7, #45	; 0x2d
    2122:	5df3      	ldrb	r3, [r6, r7]
    2124:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2126:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2128:	b2d3      	uxtb	r3, r2
    212a:	9302      	str	r3, [sp, #8]
    212c:	0018      	movs	r0, r3
    212e:	4bad      	ldr	r3, [pc, #692]	; (23e4 <usart_init+0x310>)
    2130:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2132:	9802      	ldr	r0, [sp, #8]
    2134:	4bac      	ldr	r3, [pc, #688]	; (23e8 <usart_init+0x314>)
    2136:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2138:	5df0      	ldrb	r0, [r6, r7]
    213a:	2100      	movs	r1, #0
    213c:	4bab      	ldr	r3, [pc, #684]	; (23ec <usart_init+0x318>)
    213e:	4798      	blx	r3
	module->character_size = config->character_size;
    2140:	7af3      	ldrb	r3, [r6, #11]
    2142:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    2144:	2324      	movs	r3, #36	; 0x24
    2146:	5cf3      	ldrb	r3, [r6, r3]
    2148:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    214a:	2325      	movs	r3, #37	; 0x25
    214c:	5cf3      	ldrb	r3, [r6, r3]
    214e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    2150:	7ef3      	ldrb	r3, [r6, #27]
    2152:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2154:	7f33      	ldrb	r3, [r6, #28]
    2156:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2158:	682b      	ldr	r3, [r5, #0]
    215a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    215c:	0018      	movs	r0, r3
    215e:	4b9f      	ldr	r3, [pc, #636]	; (23dc <usart_init+0x308>)
    2160:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2162:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    2164:	2200      	movs	r2, #0
    2166:	230e      	movs	r3, #14
    2168:	a906      	add	r1, sp, #24
    216a:	468c      	mov	ip, r1
    216c:	4463      	add	r3, ip
    216e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    2170:	8a32      	ldrh	r2, [r6, #16]
    2172:	9202      	str	r2, [sp, #8]
    2174:	2380      	movs	r3, #128	; 0x80
    2176:	01db      	lsls	r3, r3, #7
    2178:	429a      	cmp	r2, r3
    217a:	d100      	bne.n	217e <usart_init+0xaa>
    217c:	e09c      	b.n	22b8 <usart_init+0x1e4>
    217e:	d90f      	bls.n	21a0 <usart_init+0xcc>
    2180:	23c0      	movs	r3, #192	; 0xc0
    2182:	01db      	lsls	r3, r3, #7
    2184:	9a02      	ldr	r2, [sp, #8]
    2186:	429a      	cmp	r2, r3
    2188:	d100      	bne.n	218c <usart_init+0xb8>
    218a:	e090      	b.n	22ae <usart_init+0x1da>
    218c:	2380      	movs	r3, #128	; 0x80
    218e:	021b      	lsls	r3, r3, #8
    2190:	429a      	cmp	r2, r3
    2192:	d000      	beq.n	2196 <usart_init+0xc2>
    2194:	e11d      	b.n	23d2 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2196:	2303      	movs	r3, #3
    2198:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    219a:	2300      	movs	r3, #0
    219c:	9307      	str	r3, [sp, #28]
    219e:	e008      	b.n	21b2 <usart_init+0xde>
	switch (config->sample_rate) {
    21a0:	2380      	movs	r3, #128	; 0x80
    21a2:	019b      	lsls	r3, r3, #6
    21a4:	429a      	cmp	r2, r3
    21a6:	d000      	beq.n	21aa <usart_init+0xd6>
    21a8:	e113      	b.n	23d2 <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    21aa:	2310      	movs	r3, #16
    21ac:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    21ae:	3b0f      	subs	r3, #15
    21b0:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    21b2:	6833      	ldr	r3, [r6, #0]
    21b4:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    21b6:	68f3      	ldr	r3, [r6, #12]
    21b8:	469b      	mov	fp, r3
		config->sample_adjustment |
    21ba:	6973      	ldr	r3, [r6, #20]
    21bc:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    21be:	7e33      	ldrb	r3, [r6, #24]
    21c0:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    21c2:	2326      	movs	r3, #38	; 0x26
    21c4:	5cf3      	ldrb	r3, [r6, r3]
    21c6:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    21c8:	6873      	ldr	r3, [r6, #4]
    21ca:	4699      	mov	r9, r3
	switch (transfer_mode)
    21cc:	2b00      	cmp	r3, #0
    21ce:	d100      	bne.n	21d2 <usart_init+0xfe>
    21d0:	e09e      	b.n	2310 <usart_init+0x23c>
    21d2:	2380      	movs	r3, #128	; 0x80
    21d4:	055b      	lsls	r3, r3, #21
    21d6:	4599      	cmp	r9, r3
    21d8:	d100      	bne.n	21dc <usart_init+0x108>
    21da:	e082      	b.n	22e2 <usart_init+0x20e>
	if(config->encoding_format_enable) {
    21dc:	7e73      	ldrb	r3, [r6, #25]
    21de:	2b00      	cmp	r3, #0
    21e0:	d002      	beq.n	21e8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    21e2:	7eb3      	ldrb	r3, [r6, #26]
    21e4:	4642      	mov	r2, r8
    21e6:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
    21e8:	682a      	ldr	r2, [r5, #0]
    21ea:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
    21ec:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    21ee:	2b00      	cmp	r3, #0
    21f0:	d1fc      	bne.n	21ec <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    21f2:	330e      	adds	r3, #14
    21f4:	aa06      	add	r2, sp, #24
    21f6:	4694      	mov	ip, r2
    21f8:	4463      	add	r3, ip
    21fa:	881b      	ldrh	r3, [r3, #0]
    21fc:	4642      	mov	r2, r8
    21fe:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    2200:	9b05      	ldr	r3, [sp, #20]
    2202:	465a      	mov	r2, fp
    2204:	4313      	orrs	r3, r2
    2206:	9a03      	ldr	r2, [sp, #12]
    2208:	4313      	orrs	r3, r2
    220a:	464a      	mov	r2, r9
    220c:	4313      	orrs	r3, r2
    220e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2210:	9b04      	ldr	r3, [sp, #16]
    2212:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    2214:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2216:	4653      	mov	r3, sl
    2218:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    221a:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    221c:	2327      	movs	r3, #39	; 0x27
    221e:	5cf3      	ldrb	r3, [r6, r3]
    2220:	2b00      	cmp	r3, #0
    2222:	d101      	bne.n	2228 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2224:	3304      	adds	r3, #4
    2226:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2228:	7e73      	ldrb	r3, [r6, #25]
    222a:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    222c:	7f32      	ldrb	r2, [r6, #28]
    222e:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2230:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2232:	7f72      	ldrb	r2, [r6, #29]
    2234:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2236:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2238:	2224      	movs	r2, #36	; 0x24
    223a:	5cb2      	ldrb	r2, [r6, r2]
    223c:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    223e:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2240:	2225      	movs	r2, #37	; 0x25
    2242:	5cb2      	ldrb	r2, [r6, r2]
    2244:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2246:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    2248:	7af1      	ldrb	r1, [r6, #11]
    224a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    224c:	8933      	ldrh	r3, [r6, #8]
    224e:	2bff      	cmp	r3, #255	; 0xff
    2250:	d100      	bne.n	2254 <usart_init+0x180>
    2252:	e081      	b.n	2358 <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2254:	2280      	movs	r2, #128	; 0x80
    2256:	0452      	lsls	r2, r2, #17
    2258:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    225a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    225c:	232c      	movs	r3, #44	; 0x2c
    225e:	5cf3      	ldrb	r3, [r6, r3]
    2260:	2b00      	cmp	r3, #0
    2262:	d103      	bne.n	226c <usart_init+0x198>
    2264:	4b62      	ldr	r3, [pc, #392]	; (23f0 <usart_init+0x31c>)
    2266:	789b      	ldrb	r3, [r3, #2]
    2268:	079b      	lsls	r3, r3, #30
    226a:	d501      	bpl.n	2270 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    226c:	2380      	movs	r3, #128	; 0x80
    226e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    2270:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2272:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2274:	2b00      	cmp	r3, #0
    2276:	d1fc      	bne.n	2272 <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    2278:	4643      	mov	r3, r8
    227a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    227c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    227e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2280:	2b00      	cmp	r3, #0
    2282:	d1fc      	bne.n	227e <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    2284:	4643      	mov	r3, r8
    2286:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2288:	ab0e      	add	r3, sp, #56	; 0x38
    228a:	2280      	movs	r2, #128	; 0x80
    228c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    228e:	2200      	movs	r2, #0
    2290:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    2292:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2294:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2296:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2298:	930a      	str	r3, [sp, #40]	; 0x28
    229a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    229c:	930b      	str	r3, [sp, #44]	; 0x2c
    229e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    22a0:	930c      	str	r3, [sp, #48]	; 0x30
    22a2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    22a4:	9302      	str	r3, [sp, #8]
    22a6:	930d      	str	r3, [sp, #52]	; 0x34
    22a8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    22aa:	ae0a      	add	r6, sp, #40	; 0x28
    22ac:	e063      	b.n	2376 <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    22ae:	2308      	movs	r3, #8
    22b0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    22b2:	3b07      	subs	r3, #7
    22b4:	9307      	str	r3, [sp, #28]
    22b6:	e77c      	b.n	21b2 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    22b8:	6833      	ldr	r3, [r6, #0]
    22ba:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    22bc:	68f3      	ldr	r3, [r6, #12]
    22be:	469b      	mov	fp, r3
		config->sample_adjustment |
    22c0:	6973      	ldr	r3, [r6, #20]
    22c2:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    22c4:	7e33      	ldrb	r3, [r6, #24]
    22c6:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    22c8:	2326      	movs	r3, #38	; 0x26
    22ca:	5cf3      	ldrb	r3, [r6, r3]
    22cc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    22ce:	6873      	ldr	r3, [r6, #4]
    22d0:	4699      	mov	r9, r3
	switch (transfer_mode)
    22d2:	2b00      	cmp	r3, #0
    22d4:	d018      	beq.n	2308 <usart_init+0x234>
    22d6:	2380      	movs	r3, #128	; 0x80
    22d8:	055b      	lsls	r3, r3, #21
    22da:	4599      	cmp	r9, r3
    22dc:	d001      	beq.n	22e2 <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    22de:	2000      	movs	r0, #0
    22e0:	e025      	b.n	232e <usart_init+0x25a>
			if (!config->use_external_clock) {
    22e2:	2327      	movs	r3, #39	; 0x27
    22e4:	5cf3      	ldrb	r3, [r6, r3]
    22e6:	2b00      	cmp	r3, #0
    22e8:	d000      	beq.n	22ec <usart_init+0x218>
    22ea:	e777      	b.n	21dc <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    22ec:	6a33      	ldr	r3, [r6, #32]
    22ee:	001f      	movs	r7, r3
    22f0:	b2c0      	uxtb	r0, r0
    22f2:	4b40      	ldr	r3, [pc, #256]	; (23f4 <usart_init+0x320>)
    22f4:	4798      	blx	r3
    22f6:	0001      	movs	r1, r0
    22f8:	220e      	movs	r2, #14
    22fa:	ab06      	add	r3, sp, #24
    22fc:	469c      	mov	ip, r3
    22fe:	4462      	add	r2, ip
    2300:	0038      	movs	r0, r7
    2302:	4b3d      	ldr	r3, [pc, #244]	; (23f8 <usart_init+0x324>)
    2304:	4798      	blx	r3
    2306:	e012      	b.n	232e <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2308:	2308      	movs	r3, #8
    230a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    230c:	2300      	movs	r3, #0
    230e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    2310:	2327      	movs	r3, #39	; 0x27
    2312:	5cf3      	ldrb	r3, [r6, r3]
    2314:	2b00      	cmp	r3, #0
    2316:	d00e      	beq.n	2336 <usart_init+0x262>
				status_code =
    2318:	9b06      	ldr	r3, [sp, #24]
    231a:	9300      	str	r3, [sp, #0]
    231c:	9b07      	ldr	r3, [sp, #28]
    231e:	220e      	movs	r2, #14
    2320:	a906      	add	r1, sp, #24
    2322:	468c      	mov	ip, r1
    2324:	4462      	add	r2, ip
    2326:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2328:	6a30      	ldr	r0, [r6, #32]
    232a:	4f34      	ldr	r7, [pc, #208]	; (23fc <usart_init+0x328>)
    232c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    232e:	2800      	cmp	r0, #0
    2330:	d000      	beq.n	2334 <usart_init+0x260>
    2332:	e6e2      	b.n	20fa <usart_init+0x26>
    2334:	e752      	b.n	21dc <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    2336:	6a33      	ldr	r3, [r6, #32]
    2338:	001f      	movs	r7, r3
    233a:	b2c0      	uxtb	r0, r0
    233c:	4b2d      	ldr	r3, [pc, #180]	; (23f4 <usart_init+0x320>)
    233e:	4798      	blx	r3
    2340:	0001      	movs	r1, r0
				status_code =
    2342:	9b06      	ldr	r3, [sp, #24]
    2344:	9300      	str	r3, [sp, #0]
    2346:	9b07      	ldr	r3, [sp, #28]
    2348:	220e      	movs	r2, #14
    234a:	a806      	add	r0, sp, #24
    234c:	4684      	mov	ip, r0
    234e:	4462      	add	r2, ip
    2350:	0038      	movs	r0, r7
    2352:	4f2a      	ldr	r7, [pc, #168]	; (23fc <usart_init+0x328>)
    2354:	47b8      	blx	r7
    2356:	e7ea      	b.n	232e <usart_init+0x25a>
		if(config->lin_slave_enable) {
    2358:	7ef3      	ldrb	r3, [r6, #27]
    235a:	2b00      	cmp	r3, #0
    235c:	d100      	bne.n	2360 <usart_init+0x28c>
    235e:	e77d      	b.n	225c <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2360:	2380      	movs	r3, #128	; 0x80
    2362:	04db      	lsls	r3, r3, #19
    2364:	431f      	orrs	r7, r3
    2366:	e779      	b.n	225c <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2368:	0020      	movs	r0, r4
    236a:	4b25      	ldr	r3, [pc, #148]	; (2400 <usart_init+0x32c>)
    236c:	4798      	blx	r3
    236e:	e007      	b.n	2380 <usart_init+0x2ac>
    2370:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2372:	2f04      	cmp	r7, #4
    2374:	d00d      	beq.n	2392 <usart_init+0x2be>
    2376:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2378:	00bb      	lsls	r3, r7, #2
    237a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    237c:	2800      	cmp	r0, #0
    237e:	d0f3      	beq.n	2368 <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    2380:	1c43      	adds	r3, r0, #1
    2382:	d0f5      	beq.n	2370 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2384:	a90e      	add	r1, sp, #56	; 0x38
    2386:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2388:	0c00      	lsrs	r0, r0, #16
    238a:	b2c0      	uxtb	r0, r0
    238c:	4b1d      	ldr	r3, [pc, #116]	; (2404 <usart_init+0x330>)
    238e:	4798      	blx	r3
    2390:	e7ee      	b.n	2370 <usart_init+0x29c>
		module->callback[i]            = NULL;
    2392:	2300      	movs	r3, #0
    2394:	60eb      	str	r3, [r5, #12]
    2396:	612b      	str	r3, [r5, #16]
    2398:	616b      	str	r3, [r5, #20]
    239a:	61ab      	str	r3, [r5, #24]
    239c:	61eb      	str	r3, [r5, #28]
    239e:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    23a0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    23a2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    23a4:	2200      	movs	r2, #0
    23a6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    23a8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    23aa:	3330      	adds	r3, #48	; 0x30
    23ac:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    23ae:	3301      	adds	r3, #1
    23b0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    23b2:	3301      	adds	r3, #1
    23b4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    23b6:	3301      	adds	r3, #1
    23b8:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    23ba:	6828      	ldr	r0, [r5, #0]
    23bc:	4b07      	ldr	r3, [pc, #28]	; (23dc <usart_init+0x308>)
    23be:	4798      	blx	r3
    23c0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    23c2:	4911      	ldr	r1, [pc, #68]	; (2408 <usart_init+0x334>)
    23c4:	4b11      	ldr	r3, [pc, #68]	; (240c <usart_init+0x338>)
    23c6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    23c8:	00a4      	lsls	r4, r4, #2
    23ca:	4b11      	ldr	r3, [pc, #68]	; (2410 <usart_init+0x33c>)
    23cc:	50e5      	str	r5, [r4, r3]
	return status_code;
    23ce:	2000      	movs	r0, #0
    23d0:	e693      	b.n	20fa <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    23d2:	2310      	movs	r3, #16
    23d4:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    23d6:	2300      	movs	r3, #0
    23d8:	9307      	str	r3, [sp, #28]
    23da:	e6ea      	b.n	21b2 <usart_init+0xde>
    23dc:	0000208d 	.word	0x0000208d
    23e0:	40000400 	.word	0x40000400
    23e4:	00002d1d 	.word	0x00002d1d
    23e8:	00002c91 	.word	0x00002c91
    23ec:	00001f45 	.word	0x00001f45
    23f0:	41002000 	.word	0x41002000
    23f4:	00002d39 	.word	0x00002d39
    23f8:	00001d4d 	.word	0x00001d4d
    23fc:	00001d75 	.word	0x00001d75
    2400:	00001f91 	.word	0x00001f91
    2404:	00002e15 	.word	0x00002e15
    2408:	000024f9 	.word	0x000024f9
    240c:	00002691 	.word	0x00002691
    2410:	20000290 	.word	0x20000290

00002414 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2416:	0006      	movs	r6, r0
    2418:	000c      	movs	r4, r1
    241a:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    241c:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    241e:	4b0a      	ldr	r3, [pc, #40]	; (2448 <_usart_write_buffer+0x34>)
    2420:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    2422:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    2424:	b29b      	uxth	r3, r3
    2426:	2b00      	cmp	r3, #0
    2428:	d003      	beq.n	2432 <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    242a:	4b08      	ldr	r3, [pc, #32]	; (244c <_usart_write_buffer+0x38>)
    242c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    242e:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    2430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    2432:	85f5      	strh	r5, [r6, #46]	; 0x2e
    2434:	4b05      	ldr	r3, [pc, #20]	; (244c <_usart_write_buffer+0x38>)
    2436:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    2438:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    243a:	2205      	movs	r2, #5
    243c:	2333      	movs	r3, #51	; 0x33
    243e:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    2440:	3b32      	subs	r3, #50	; 0x32
    2442:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    2444:	2000      	movs	r0, #0
    2446:	e7f3      	b.n	2430 <_usart_write_buffer+0x1c>
    2448:	00002799 	.word	0x00002799
    244c:	000027d9 	.word	0x000027d9

00002450 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2452:	0004      	movs	r4, r0
    2454:	000d      	movs	r5, r1
    2456:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2458:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    245a:	4b0f      	ldr	r3, [pc, #60]	; (2498 <_usart_read_buffer+0x48>)
    245c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    245e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    2460:	b29b      	uxth	r3, r3
    2462:	2b00      	cmp	r3, #0
    2464:	d003      	beq.n	246e <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    2466:	4b0d      	ldr	r3, [pc, #52]	; (249c <_usart_read_buffer+0x4c>)
    2468:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    246a:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    246c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    246e:	85a6      	strh	r6, [r4, #44]	; 0x2c
    2470:	4b0a      	ldr	r3, [pc, #40]	; (249c <_usart_read_buffer+0x4c>)
    2472:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    2474:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2476:	2205      	movs	r2, #5
    2478:	2332      	movs	r3, #50	; 0x32
    247a:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    247c:	3b2e      	subs	r3, #46	; 0x2e
    247e:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    2480:	7a23      	ldrb	r3, [r4, #8]
    2482:	2b00      	cmp	r3, #0
    2484:	d001      	beq.n	248a <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2486:	2320      	movs	r3, #32
    2488:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    248a:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    248c:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    248e:	2b00      	cmp	r3, #0
    2490:	d0ec      	beq.n	246c <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    2492:	2308      	movs	r3, #8
    2494:	75bb      	strb	r3, [r7, #22]
    2496:	e7e9      	b.n	246c <_usart_read_buffer+0x1c>
    2498:	00002799 	.word	0x00002799
    249c:	000027d9 	.word	0x000027d9

000024a0 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    24a0:	1c93      	adds	r3, r2, #2
    24a2:	009b      	lsls	r3, r3, #2
    24a4:	18c3      	adds	r3, r0, r3
    24a6:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    24a8:	2130      	movs	r1, #48	; 0x30
    24aa:	2301      	movs	r3, #1
    24ac:	4093      	lsls	r3, r2
    24ae:	001a      	movs	r2, r3
    24b0:	5c43      	ldrb	r3, [r0, r1]
    24b2:	4313      	orrs	r3, r2
    24b4:	5443      	strb	r3, [r0, r1]
}
    24b6:	4770      	bx	lr

000024b8 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    24b8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    24ba:	2317      	movs	r3, #23
	if (length == 0) {
    24bc:	2a00      	cmp	r2, #0
    24be:	d101      	bne.n	24c4 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    24c0:	0018      	movs	r0, r3
    24c2:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    24c4:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    24c6:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    24c8:	2c00      	cmp	r4, #0
    24ca:	d0f9      	beq.n	24c0 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    24cc:	4b01      	ldr	r3, [pc, #4]	; (24d4 <usart_write_buffer_job+0x1c>)
    24ce:	4798      	blx	r3
    24d0:	0003      	movs	r3, r0
    24d2:	e7f5      	b.n	24c0 <usart_write_buffer_job+0x8>
    24d4:	00002415 	.word	0x00002415

000024d8 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    24d8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    24da:	2317      	movs	r3, #23
	if (length == 0) {
    24dc:	2a00      	cmp	r2, #0
    24de:	d101      	bne.n	24e4 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    24e0:	0018      	movs	r0, r3
    24e2:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    24e4:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    24e6:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    24e8:	2c00      	cmp	r4, #0
    24ea:	d0f9      	beq.n	24e0 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    24ec:	4b01      	ldr	r3, [pc, #4]	; (24f4 <usart_read_buffer_job+0x1c>)
    24ee:	4798      	blx	r3
    24f0:	0003      	movs	r3, r0
    24f2:	e7f5      	b.n	24e0 <usart_read_buffer_job+0x8>
    24f4:	00002451 	.word	0x00002451

000024f8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    24f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    24fa:	0080      	lsls	r0, r0, #2
    24fc:	4b62      	ldr	r3, [pc, #392]	; (2688 <_usart_interrupt_handler+0x190>)
    24fe:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2500:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2502:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2504:	2b00      	cmp	r3, #0
    2506:	d1fc      	bne.n	2502 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2508:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    250a:	7da6      	ldrb	r6, [r4, #22]
    250c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    250e:	2330      	movs	r3, #48	; 0x30
    2510:	5ceb      	ldrb	r3, [r5, r3]
    2512:	2231      	movs	r2, #49	; 0x31
    2514:	5caf      	ldrb	r7, [r5, r2]
    2516:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2518:	07f3      	lsls	r3, r6, #31
    251a:	d522      	bpl.n	2562 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    251c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    251e:	b29b      	uxth	r3, r3
    2520:	2b00      	cmp	r3, #0
    2522:	d01c      	beq.n	255e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2524:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2526:	7813      	ldrb	r3, [r2, #0]
    2528:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    252a:	1c51      	adds	r1, r2, #1
    252c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    252e:	7969      	ldrb	r1, [r5, #5]
    2530:	2901      	cmp	r1, #1
    2532:	d00e      	beq.n	2552 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2534:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2536:	05db      	lsls	r3, r3, #23
    2538:	0ddb      	lsrs	r3, r3, #23
    253a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    253c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    253e:	3b01      	subs	r3, #1
    2540:	b29b      	uxth	r3, r3
    2542:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2544:	2b00      	cmp	r3, #0
    2546:	d10c      	bne.n	2562 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2548:	3301      	adds	r3, #1
    254a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    254c:	3301      	adds	r3, #1
    254e:	75a3      	strb	r3, [r4, #22]
    2550:	e007      	b.n	2562 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2552:	7851      	ldrb	r1, [r2, #1]
    2554:	0209      	lsls	r1, r1, #8
    2556:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    2558:	3202      	adds	r2, #2
    255a:	62aa      	str	r2, [r5, #40]	; 0x28
    255c:	e7eb      	b.n	2536 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    255e:	2301      	movs	r3, #1
    2560:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2562:	07b3      	lsls	r3, r6, #30
    2564:	d506      	bpl.n	2574 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2566:	2302      	movs	r3, #2
    2568:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    256a:	2200      	movs	r2, #0
    256c:	3331      	adds	r3, #49	; 0x31
    256e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2570:	07fb      	lsls	r3, r7, #31
    2572:	d41a      	bmi.n	25aa <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2574:	0773      	lsls	r3, r6, #29
    2576:	d565      	bpl.n	2644 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    2578:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    257a:	b29b      	uxth	r3, r3
    257c:	2b00      	cmp	r3, #0
    257e:	d05f      	beq.n	2640 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2580:	8b63      	ldrh	r3, [r4, #26]
    2582:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2584:	071a      	lsls	r2, r3, #28
    2586:	d414      	bmi.n	25b2 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2588:	223f      	movs	r2, #63	; 0x3f
    258a:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    258c:	2b00      	cmp	r3, #0
    258e:	d034      	beq.n	25fa <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2590:	079a      	lsls	r2, r3, #30
    2592:	d511      	bpl.n	25b8 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2594:	221a      	movs	r2, #26
    2596:	2332      	movs	r3, #50	; 0x32
    2598:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    259a:	3b30      	subs	r3, #48	; 0x30
    259c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    259e:	077b      	lsls	r3, r7, #29
    25a0:	d550      	bpl.n	2644 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    25a2:	0028      	movs	r0, r5
    25a4:	696b      	ldr	r3, [r5, #20]
    25a6:	4798      	blx	r3
    25a8:	e04c      	b.n	2644 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    25aa:	0028      	movs	r0, r5
    25ac:	68eb      	ldr	r3, [r5, #12]
    25ae:	4798      	blx	r3
    25b0:	e7e0      	b.n	2574 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    25b2:	2237      	movs	r2, #55	; 0x37
    25b4:	4013      	ands	r3, r2
    25b6:	e7e9      	b.n	258c <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    25b8:	075a      	lsls	r2, r3, #29
    25ba:	d505      	bpl.n	25c8 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    25bc:	221e      	movs	r2, #30
    25be:	2332      	movs	r3, #50	; 0x32
    25c0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    25c2:	3b2e      	subs	r3, #46	; 0x2e
    25c4:	8363      	strh	r3, [r4, #26]
    25c6:	e7ea      	b.n	259e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    25c8:	07da      	lsls	r2, r3, #31
    25ca:	d505      	bpl.n	25d8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    25cc:	2213      	movs	r2, #19
    25ce:	2332      	movs	r3, #50	; 0x32
    25d0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    25d2:	3b31      	subs	r3, #49	; 0x31
    25d4:	8363      	strh	r3, [r4, #26]
    25d6:	e7e2      	b.n	259e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    25d8:	06da      	lsls	r2, r3, #27
    25da:	d505      	bpl.n	25e8 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    25dc:	2242      	movs	r2, #66	; 0x42
    25de:	2332      	movs	r3, #50	; 0x32
    25e0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    25e2:	3b22      	subs	r3, #34	; 0x22
    25e4:	8363      	strh	r3, [r4, #26]
    25e6:	e7da      	b.n	259e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    25e8:	2220      	movs	r2, #32
    25ea:	421a      	tst	r2, r3
    25ec:	d0d7      	beq.n	259e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    25ee:	3221      	adds	r2, #33	; 0x21
    25f0:	2332      	movs	r3, #50	; 0x32
    25f2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    25f4:	3b12      	subs	r3, #18
    25f6:	8363      	strh	r3, [r4, #26]
    25f8:	e7d1      	b.n	259e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    25fa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    25fc:	05db      	lsls	r3, r3, #23
    25fe:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2600:	b2da      	uxtb	r2, r3
    2602:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2604:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2606:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2608:	1c51      	adds	r1, r2, #1
    260a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    260c:	7969      	ldrb	r1, [r5, #5]
    260e:	2901      	cmp	r1, #1
    2610:	d010      	beq.n	2634 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2612:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2614:	3b01      	subs	r3, #1
    2616:	b29b      	uxth	r3, r3
    2618:	85ab      	strh	r3, [r5, #44]	; 0x2c
    261a:	2b00      	cmp	r3, #0
    261c:	d112      	bne.n	2644 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    261e:	3304      	adds	r3, #4
    2620:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2622:	2200      	movs	r2, #0
    2624:	332e      	adds	r3, #46	; 0x2e
    2626:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2628:	07bb      	lsls	r3, r7, #30
    262a:	d50b      	bpl.n	2644 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    262c:	0028      	movs	r0, r5
    262e:	692b      	ldr	r3, [r5, #16]
    2630:	4798      	blx	r3
    2632:	e007      	b.n	2644 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2634:	0a1b      	lsrs	r3, r3, #8
    2636:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2638:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    263a:	3301      	adds	r3, #1
    263c:	626b      	str	r3, [r5, #36]	; 0x24
    263e:	e7e8      	b.n	2612 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2640:	2304      	movs	r3, #4
    2642:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2644:	06f3      	lsls	r3, r6, #27
    2646:	d504      	bpl.n	2652 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2648:	2310      	movs	r3, #16
    264a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    264c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    264e:	06fb      	lsls	r3, r7, #27
    2650:	d40e      	bmi.n	2670 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2652:	06b3      	lsls	r3, r6, #26
    2654:	d504      	bpl.n	2660 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2656:	2320      	movs	r3, #32
    2658:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    265a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    265c:	073b      	lsls	r3, r7, #28
    265e:	d40b      	bmi.n	2678 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2660:	0733      	lsls	r3, r6, #28
    2662:	d504      	bpl.n	266e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2664:	2308      	movs	r3, #8
    2666:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2668:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    266a:	06bb      	lsls	r3, r7, #26
    266c:	d408      	bmi.n	2680 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    266e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2670:	0028      	movs	r0, r5
    2672:	69eb      	ldr	r3, [r5, #28]
    2674:	4798      	blx	r3
    2676:	e7ec      	b.n	2652 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2678:	0028      	movs	r0, r5
    267a:	69ab      	ldr	r3, [r5, #24]
    267c:	4798      	blx	r3
    267e:	e7ef      	b.n	2660 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2680:	6a2b      	ldr	r3, [r5, #32]
    2682:	0028      	movs	r0, r5
    2684:	4798      	blx	r3
}
    2686:	e7f2      	b.n	266e <_usart_interrupt_handler+0x176>
    2688:	20000290 	.word	0x20000290

0000268c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    268c:	4770      	bx	lr
	...

00002690 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2690:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2692:	4b0b      	ldr	r3, [pc, #44]	; (26c0 <_sercom_set_handler+0x30>)
    2694:	781b      	ldrb	r3, [r3, #0]
    2696:	2b00      	cmp	r3, #0
    2698:	d10e      	bne.n	26b8 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    269a:	4c0a      	ldr	r4, [pc, #40]	; (26c4 <_sercom_set_handler+0x34>)
    269c:	4d0a      	ldr	r5, [pc, #40]	; (26c8 <_sercom_set_handler+0x38>)
    269e:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    26a0:	4b0a      	ldr	r3, [pc, #40]	; (26cc <_sercom_set_handler+0x3c>)
    26a2:	2200      	movs	r2, #0
    26a4:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    26a6:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    26a8:	605a      	str	r2, [r3, #4]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    26aa:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    26ac:	609a      	str	r2, [r3, #8]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    26ae:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    26b0:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    26b2:	3201      	adds	r2, #1
    26b4:	4b02      	ldr	r3, [pc, #8]	; (26c0 <_sercom_set_handler+0x30>)
    26b6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    26b8:	0080      	lsls	r0, r0, #2
    26ba:	4b02      	ldr	r3, [pc, #8]	; (26c4 <_sercom_set_handler+0x34>)
    26bc:	50c1      	str	r1, [r0, r3]
}
    26be:	bd30      	pop	{r4, r5, pc}
    26c0:	200000a6 	.word	0x200000a6
    26c4:	200000a8 	.word	0x200000a8
    26c8:	0000268d 	.word	0x0000268d
    26cc:	20000290 	.word	0x20000290

000026d0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    26d0:	b510      	push	{r4, lr}
    26d2:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    26d4:	ac01      	add	r4, sp, #4
    26d6:	2309      	movs	r3, #9
    26d8:	7023      	strb	r3, [r4, #0]
    26da:	3301      	adds	r3, #1
    26dc:	7063      	strb	r3, [r4, #1]
    26de:	3301      	adds	r3, #1
    26e0:	70a3      	strb	r3, [r4, #2]
    26e2:	3301      	adds	r3, #1
    26e4:	70e3      	strb	r3, [r4, #3]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    26e6:	4b02      	ldr	r3, [pc, #8]	; (26f0 <_sercom_get_interrupt_vector+0x20>)
    26e8:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    26ea:	5620      	ldrsb	r0, [r4, r0]
}
    26ec:	b002      	add	sp, #8
    26ee:	bd10      	pop	{r4, pc}
    26f0:	0000208d 	.word	0x0000208d

000026f4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    26f4:	b510      	push	{r4, lr}
    26f6:	4b02      	ldr	r3, [pc, #8]	; (2700 <SERCOM0_Handler+0xc>)
    26f8:	681b      	ldr	r3, [r3, #0]
    26fa:	2000      	movs	r0, #0
    26fc:	4798      	blx	r3
    26fe:	bd10      	pop	{r4, pc}
    2700:	200000a8 	.word	0x200000a8

00002704 <SERCOM1_Handler>:
    2704:	b510      	push	{r4, lr}
    2706:	4b02      	ldr	r3, [pc, #8]	; (2710 <SERCOM1_Handler+0xc>)
    2708:	685b      	ldr	r3, [r3, #4]
    270a:	2001      	movs	r0, #1
    270c:	4798      	blx	r3
    270e:	bd10      	pop	{r4, pc}
    2710:	200000a8 	.word	0x200000a8

00002714 <SERCOM2_Handler>:
    2714:	b510      	push	{r4, lr}
    2716:	4b02      	ldr	r3, [pc, #8]	; (2720 <SERCOM2_Handler+0xc>)
    2718:	689b      	ldr	r3, [r3, #8]
    271a:	2002      	movs	r0, #2
    271c:	4798      	blx	r3
    271e:	bd10      	pop	{r4, pc}
    2720:	200000a8 	.word	0x200000a8

00002724 <SERCOM3_Handler>:
    2724:	b510      	push	{r4, lr}
    2726:	4b02      	ldr	r3, [pc, #8]	; (2730 <SERCOM3_Handler+0xc>)
    2728:	68db      	ldr	r3, [r3, #12]
    272a:	2003      	movs	r0, #3
    272c:	4798      	blx	r3
    272e:	bd10      	pop	{r4, pc}
    2730:	200000a8 	.word	0x200000a8

00002734 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2734:	b5f0      	push	{r4, r5, r6, r7, lr}
    2736:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    2738:	ac01      	add	r4, sp, #4
    273a:	2301      	movs	r3, #1
    273c:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    273e:	2700      	movs	r7, #0
    2740:	70a7      	strb	r7, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2742:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    2744:	0021      	movs	r1, r4
    2746:	200e      	movs	r0, #14
    2748:	4d11      	ldr	r5, [pc, #68]	; (2790 <system_board_init+0x5c>)
    274a:	47a8      	blx	r5
		port_base->OUTCLR.reg = pin_mask;
    274c:	4e11      	ldr	r6, [pc, #68]	; (2794 <system_board_init+0x60>)
    274e:	2380      	movs	r3, #128	; 0x80
    2750:	01db      	lsls	r3, r3, #7
    2752:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    2754:	0021      	movs	r1, r4
    2756:	200f      	movs	r0, #15
    2758:	47a8      	blx	r5
    275a:	2380      	movs	r3, #128	; 0x80
    275c:	021b      	lsls	r3, r3, #8
    275e:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);

    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    2760:	0021      	movs	r1, r4
    2762:	2001      	movs	r0, #1
    2764:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    2766:	2302      	movs	r3, #2
    2768:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    276a:	0021      	movs	r1, r4
    276c:	2003      	movs	r0, #3
    276e:	47a8      	blx	r5
    2770:	2308      	movs	r3, #8
    2772:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(BT_ENABLE_PIN, BT_ENABLE_ACTIVE);
    
    // Configure the Charge Complete Pin for the Gas Gauge Module as output, turn it off
    port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    2774:	0021      	movs	r1, r4
    2776:	200a      	movs	r0, #10
    2778:	47a8      	blx	r5
		port_base->OUTCLR.reg = pin_mask;
    277a:	2380      	movs	r3, #128	; 0x80
    277c:	00db      	lsls	r3, r3, #3
    277e:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(GAUGE_CC_ENABLE_PIN, GAUGE_CC_ENABLE_INACTIVE);


/* Set buttons as inputs */
pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2780:	7027      	strb	r7, [r4, #0]
pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2782:	7067      	strb	r7, [r4, #1]
port_pin_set_config(INPUT_BCAP_PIN, &pin_conf);
    2784:	0021      	movs	r1, r4
    2786:	2018      	movs	r0, #24
    2788:	47a8      	blx	r5
    278a:	b003      	add	sp, #12
    278c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    278e:	46c0      	nop			; (mov r8, r8)
    2790:	00001421 	.word	0x00001421
    2794:	41004400 	.word	0x41004400

00002798 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2798:	4b0c      	ldr	r3, [pc, #48]	; (27cc <cpu_irq_enter_critical+0x34>)
    279a:	681b      	ldr	r3, [r3, #0]
    279c:	2b00      	cmp	r3, #0
    279e:	d106      	bne.n	27ae <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    27a0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    27a4:	2b00      	cmp	r3, #0
    27a6:	d007      	beq.n	27b8 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    27a8:	2200      	movs	r2, #0
    27aa:	4b09      	ldr	r3, [pc, #36]	; (27d0 <cpu_irq_enter_critical+0x38>)
    27ac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    27ae:	4a07      	ldr	r2, [pc, #28]	; (27cc <cpu_irq_enter_critical+0x34>)
    27b0:	6813      	ldr	r3, [r2, #0]
    27b2:	3301      	adds	r3, #1
    27b4:	6013      	str	r3, [r2, #0]
}
    27b6:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    27b8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    27ba:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    27be:	2200      	movs	r2, #0
    27c0:	4b04      	ldr	r3, [pc, #16]	; (27d4 <cpu_irq_enter_critical+0x3c>)
    27c2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    27c4:	3201      	adds	r2, #1
    27c6:	4b02      	ldr	r3, [pc, #8]	; (27d0 <cpu_irq_enter_critical+0x38>)
    27c8:	701a      	strb	r2, [r3, #0]
    27ca:	e7f0      	b.n	27ae <cpu_irq_enter_critical+0x16>
    27cc:	200000b8 	.word	0x200000b8
    27d0:	200000bc 	.word	0x200000bc
    27d4:	20000014 	.word	0x20000014

000027d8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    27d8:	4b08      	ldr	r3, [pc, #32]	; (27fc <cpu_irq_leave_critical+0x24>)
    27da:	681a      	ldr	r2, [r3, #0]
    27dc:	3a01      	subs	r2, #1
    27de:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    27e0:	681b      	ldr	r3, [r3, #0]
    27e2:	2b00      	cmp	r3, #0
    27e4:	d109      	bne.n	27fa <cpu_irq_leave_critical+0x22>
    27e6:	4b06      	ldr	r3, [pc, #24]	; (2800 <cpu_irq_leave_critical+0x28>)
    27e8:	781b      	ldrb	r3, [r3, #0]
    27ea:	2b00      	cmp	r3, #0
    27ec:	d005      	beq.n	27fa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    27ee:	2201      	movs	r2, #1
    27f0:	4b04      	ldr	r3, [pc, #16]	; (2804 <cpu_irq_leave_critical+0x2c>)
    27f2:	701a      	strb	r2, [r3, #0]
    27f4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    27f8:	b662      	cpsie	i
	}
}
    27fa:	4770      	bx	lr
    27fc:	200000b8 	.word	0x200000b8
    2800:	200000bc 	.word	0x200000bc
    2804:	20000014 	.word	0x20000014

00002808 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2808:	b510      	push	{r4, lr}
	switch (clock_source) {
    280a:	2808      	cmp	r0, #8
    280c:	d803      	bhi.n	2816 <system_clock_source_get_hz+0xe>
    280e:	0080      	lsls	r0, r0, #2
    2810:	4b1b      	ldr	r3, [pc, #108]	; (2880 <system_clock_source_get_hz+0x78>)
    2812:	581b      	ldr	r3, [r3, r0]
    2814:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2816:	2000      	movs	r0, #0
    2818:	e030      	b.n	287c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    281a:	4b1a      	ldr	r3, [pc, #104]	; (2884 <system_clock_source_get_hz+0x7c>)
    281c:	6918      	ldr	r0, [r3, #16]
    281e:	e02d      	b.n	287c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2820:	4b19      	ldr	r3, [pc, #100]	; (2888 <system_clock_source_get_hz+0x80>)
    2822:	6a1b      	ldr	r3, [r3, #32]
    2824:	059b      	lsls	r3, r3, #22
    2826:	0f9b      	lsrs	r3, r3, #30
    2828:	4818      	ldr	r0, [pc, #96]	; (288c <system_clock_source_get_hz+0x84>)
    282a:	40d8      	lsrs	r0, r3
    282c:	e026      	b.n	287c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    282e:	4b15      	ldr	r3, [pc, #84]	; (2884 <system_clock_source_get_hz+0x7c>)
    2830:	6958      	ldr	r0, [r3, #20]
    2832:	e023      	b.n	287c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2834:	4b13      	ldr	r3, [pc, #76]	; (2884 <system_clock_source_get_hz+0x7c>)
    2836:	681b      	ldr	r3, [r3, #0]
			return 0;
    2838:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    283a:	079b      	lsls	r3, r3, #30
    283c:	d51e      	bpl.n	287c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    283e:	4912      	ldr	r1, [pc, #72]	; (2888 <system_clock_source_get_hz+0x80>)
    2840:	2210      	movs	r2, #16
    2842:	68cb      	ldr	r3, [r1, #12]
    2844:	421a      	tst	r2, r3
    2846:	d0fc      	beq.n	2842 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2848:	4b0e      	ldr	r3, [pc, #56]	; (2884 <system_clock_source_get_hz+0x7c>)
    284a:	681b      	ldr	r3, [r3, #0]
    284c:	075b      	lsls	r3, r3, #29
    284e:	d401      	bmi.n	2854 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2850:	480f      	ldr	r0, [pc, #60]	; (2890 <system_clock_source_get_hz+0x88>)
    2852:	e013      	b.n	287c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2854:	2000      	movs	r0, #0
    2856:	4b0f      	ldr	r3, [pc, #60]	; (2894 <system_clock_source_get_hz+0x8c>)
    2858:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    285a:	4b0a      	ldr	r3, [pc, #40]	; (2884 <system_clock_source_get_hz+0x7c>)
    285c:	689b      	ldr	r3, [r3, #8]
    285e:	041b      	lsls	r3, r3, #16
    2860:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2862:	4358      	muls	r0, r3
    2864:	e00a      	b.n	287c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2866:	2350      	movs	r3, #80	; 0x50
    2868:	4a07      	ldr	r2, [pc, #28]	; (2888 <system_clock_source_get_hz+0x80>)
    286a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    286c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    286e:	075b      	lsls	r3, r3, #29
    2870:	d504      	bpl.n	287c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    2872:	4b04      	ldr	r3, [pc, #16]	; (2884 <system_clock_source_get_hz+0x7c>)
    2874:	68d8      	ldr	r0, [r3, #12]
    2876:	e001      	b.n	287c <system_clock_source_get_hz+0x74>
		return 32768UL;
    2878:	2080      	movs	r0, #128	; 0x80
    287a:	0200      	lsls	r0, r0, #8
	}
}
    287c:	bd10      	pop	{r4, pc}
    287e:	46c0      	nop			; (mov r8, r8)
    2880:	00005b50 	.word	0x00005b50
    2884:	200000c0 	.word	0x200000c0
    2888:	40000800 	.word	0x40000800
    288c:	007a1200 	.word	0x007a1200
    2890:	02dc6c00 	.word	0x02dc6c00
    2894:	00002d39 	.word	0x00002d39

00002898 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2898:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    289a:	490c      	ldr	r1, [pc, #48]	; (28cc <system_clock_source_osc8m_set_config+0x34>)
    289c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    289e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    28a0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    28a2:	7840      	ldrb	r0, [r0, #1]
    28a4:	2201      	movs	r2, #1
    28a6:	4010      	ands	r0, r2
    28a8:	0180      	lsls	r0, r0, #6
    28aa:	2640      	movs	r6, #64	; 0x40
    28ac:	43b3      	bics	r3, r6
    28ae:	4303      	orrs	r3, r0
    28b0:	402a      	ands	r2, r5
    28b2:	01d2      	lsls	r2, r2, #7
    28b4:	2080      	movs	r0, #128	; 0x80
    28b6:	4383      	bics	r3, r0
    28b8:	4313      	orrs	r3, r2
    28ba:	2203      	movs	r2, #3
    28bc:	4022      	ands	r2, r4
    28be:	0212      	lsls	r2, r2, #8
    28c0:	4803      	ldr	r0, [pc, #12]	; (28d0 <system_clock_source_osc8m_set_config+0x38>)
    28c2:	4003      	ands	r3, r0
    28c4:	4313      	orrs	r3, r2
    28c6:	620b      	str	r3, [r1, #32]
}
    28c8:	bd70      	pop	{r4, r5, r6, pc}
    28ca:	46c0      	nop			; (mov r8, r8)
    28cc:	40000800 	.word	0x40000800
    28d0:	fffffcff 	.word	0xfffffcff

000028d4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    28d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28d6:	46ce      	mov	lr, r9
    28d8:	4647      	mov	r7, r8
    28da:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    28dc:	4b19      	ldr	r3, [pc, #100]	; (2944 <system_clock_source_osc32k_set_config+0x70>)
    28de:	4699      	mov	r9, r3
    28e0:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    28e2:	7841      	ldrb	r1, [r0, #1]
    28e4:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    28e6:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    28e8:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    28ea:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    28ec:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    28ee:	7880      	ldrb	r0, [r0, #2]
    28f0:	2101      	movs	r1, #1
    28f2:	4008      	ands	r0, r1
    28f4:	0080      	lsls	r0, r0, #2
    28f6:	2204      	movs	r2, #4
    28f8:	4393      	bics	r3, r2
    28fa:	4303      	orrs	r3, r0
    28fc:	4660      	mov	r0, ip
    28fe:	4008      	ands	r0, r1
    2900:	00c0      	lsls	r0, r0, #3
    2902:	3204      	adds	r2, #4
    2904:	4393      	bics	r3, r2
    2906:	4303      	orrs	r3, r0
    2908:	0038      	movs	r0, r7
    290a:	4008      	ands	r0, r1
    290c:	0180      	lsls	r0, r0, #6
    290e:	2740      	movs	r7, #64	; 0x40
    2910:	43bb      	bics	r3, r7
    2912:	4303      	orrs	r3, r0
    2914:	0030      	movs	r0, r6
    2916:	4008      	ands	r0, r1
    2918:	01c0      	lsls	r0, r0, #7
    291a:	2680      	movs	r6, #128	; 0x80
    291c:	43b3      	bics	r3, r6
    291e:	4303      	orrs	r3, r0
    2920:	2007      	movs	r0, #7
    2922:	4005      	ands	r5, r0
    2924:	022d      	lsls	r5, r5, #8
    2926:	4808      	ldr	r0, [pc, #32]	; (2948 <system_clock_source_osc32k_set_config+0x74>)
    2928:	4003      	ands	r3, r0
    292a:	432b      	orrs	r3, r5
    292c:	4021      	ands	r1, r4
    292e:	0309      	lsls	r1, r1, #12
    2930:	4806      	ldr	r0, [pc, #24]	; (294c <system_clock_source_osc32k_set_config+0x78>)
    2932:	4003      	ands	r3, r0
    2934:	430b      	orrs	r3, r1
    2936:	464a      	mov	r2, r9
    2938:	6193      	str	r3, [r2, #24]
}
    293a:	bc0c      	pop	{r2, r3}
    293c:	4690      	mov	r8, r2
    293e:	4699      	mov	r9, r3
    2940:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2942:	46c0      	nop			; (mov r8, r8)
    2944:	40000800 	.word	0x40000800
    2948:	fffff8ff 	.word	0xfffff8ff
    294c:	ffffefff 	.word	0xffffefff

00002950 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2950:	2808      	cmp	r0, #8
    2952:	d803      	bhi.n	295c <system_clock_source_enable+0xc>
    2954:	0080      	lsls	r0, r0, #2
    2956:	4b25      	ldr	r3, [pc, #148]	; (29ec <system_clock_source_enable+0x9c>)
    2958:	581b      	ldr	r3, [r3, r0]
    295a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    295c:	2017      	movs	r0, #23
    295e:	e044      	b.n	29ea <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2960:	4a23      	ldr	r2, [pc, #140]	; (29f0 <system_clock_source_enable+0xa0>)
    2962:	6a13      	ldr	r3, [r2, #32]
    2964:	2102      	movs	r1, #2
    2966:	430b      	orrs	r3, r1
    2968:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    296a:	2000      	movs	r0, #0
    296c:	e03d      	b.n	29ea <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    296e:	4a20      	ldr	r2, [pc, #128]	; (29f0 <system_clock_source_enable+0xa0>)
    2970:	6993      	ldr	r3, [r2, #24]
    2972:	2102      	movs	r1, #2
    2974:	430b      	orrs	r3, r1
    2976:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2978:	2000      	movs	r0, #0
		break;
    297a:	e036      	b.n	29ea <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    297c:	4a1c      	ldr	r2, [pc, #112]	; (29f0 <system_clock_source_enable+0xa0>)
    297e:	8a13      	ldrh	r3, [r2, #16]
    2980:	2102      	movs	r1, #2
    2982:	430b      	orrs	r3, r1
    2984:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2986:	2000      	movs	r0, #0
		break;
    2988:	e02f      	b.n	29ea <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    298a:	4a19      	ldr	r2, [pc, #100]	; (29f0 <system_clock_source_enable+0xa0>)
    298c:	8a93      	ldrh	r3, [r2, #20]
    298e:	2102      	movs	r1, #2
    2990:	430b      	orrs	r3, r1
    2992:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2994:	2000      	movs	r0, #0
		break;
    2996:	e028      	b.n	29ea <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2998:	4916      	ldr	r1, [pc, #88]	; (29f4 <system_clock_source_enable+0xa4>)
    299a:	680b      	ldr	r3, [r1, #0]
    299c:	2202      	movs	r2, #2
    299e:	4313      	orrs	r3, r2
    29a0:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    29a2:	4b13      	ldr	r3, [pc, #76]	; (29f0 <system_clock_source_enable+0xa0>)
    29a4:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    29a6:	0019      	movs	r1, r3
    29a8:	320e      	adds	r2, #14
    29aa:	68cb      	ldr	r3, [r1, #12]
    29ac:	421a      	tst	r2, r3
    29ae:	d0fc      	beq.n	29aa <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    29b0:	4a10      	ldr	r2, [pc, #64]	; (29f4 <system_clock_source_enable+0xa4>)
    29b2:	6891      	ldr	r1, [r2, #8]
    29b4:	4b0e      	ldr	r3, [pc, #56]	; (29f0 <system_clock_source_enable+0xa0>)
    29b6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    29b8:	6852      	ldr	r2, [r2, #4]
    29ba:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    29bc:	2200      	movs	r2, #0
    29be:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    29c0:	0019      	movs	r1, r3
    29c2:	3210      	adds	r2, #16
    29c4:	68cb      	ldr	r3, [r1, #12]
    29c6:	421a      	tst	r2, r3
    29c8:	d0fc      	beq.n	29c4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    29ca:	4b0a      	ldr	r3, [pc, #40]	; (29f4 <system_clock_source_enable+0xa4>)
    29cc:	681b      	ldr	r3, [r3, #0]
    29ce:	b29b      	uxth	r3, r3
    29d0:	4a07      	ldr	r2, [pc, #28]	; (29f0 <system_clock_source_enable+0xa0>)
    29d2:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    29d4:	2000      	movs	r0, #0
    29d6:	e008      	b.n	29ea <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    29d8:	4905      	ldr	r1, [pc, #20]	; (29f0 <system_clock_source_enable+0xa0>)
    29da:	2244      	movs	r2, #68	; 0x44
    29dc:	5c8b      	ldrb	r3, [r1, r2]
    29de:	2002      	movs	r0, #2
    29e0:	4303      	orrs	r3, r0
    29e2:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    29e4:	2000      	movs	r0, #0
		break;
    29e6:	e000      	b.n	29ea <system_clock_source_enable+0x9a>
		return STATUS_OK;
    29e8:	2000      	movs	r0, #0
}
    29ea:	4770      	bx	lr
    29ec:	00005b74 	.word	0x00005b74
    29f0:	40000800 	.word	0x40000800
    29f4:	200000c0 	.word	0x200000c0

000029f8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    29f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    29fa:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    29fc:	22c2      	movs	r2, #194	; 0xc2
    29fe:	00d2      	lsls	r2, r2, #3
    2a00:	4b2c      	ldr	r3, [pc, #176]	; (2ab4 <system_clock_init+0xbc>)
    2a02:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2a04:	4a2c      	ldr	r2, [pc, #176]	; (2ab8 <system_clock_init+0xc0>)
    2a06:	6853      	ldr	r3, [r2, #4]
    2a08:	211e      	movs	r1, #30
    2a0a:	438b      	bics	r3, r1
    2a0c:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2a0e:	2301      	movs	r3, #1
    2a10:	466a      	mov	r2, sp
    2a12:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2a14:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2a16:	4d29      	ldr	r5, [pc, #164]	; (2abc <system_clock_init+0xc4>)
    2a18:	b2e0      	uxtb	r0, r4
    2a1a:	4669      	mov	r1, sp
    2a1c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2a1e:	3401      	adds	r4, #1
    2a20:	2c25      	cmp	r4, #37	; 0x25
    2a22:	d1f9      	bne.n	2a18 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    2a24:	4b26      	ldr	r3, [pc, #152]	; (2ac0 <system_clock_init+0xc8>)
    2a26:	681b      	ldr	r3, [r3, #0]
	SYSCTRL->OSC32K.bit.CALIB =
    2a28:	04db      	lsls	r3, r3, #19
    2a2a:	4922      	ldr	r1, [pc, #136]	; (2ab4 <system_clock_init+0xbc>)
    2a2c:	698a      	ldr	r2, [r1, #24]
    2a2e:	0e5b      	lsrs	r3, r3, #25
    2a30:	041b      	lsls	r3, r3, #16
    2a32:	4824      	ldr	r0, [pc, #144]	; (2ac4 <system_clock_init+0xcc>)
    2a34:	4002      	ands	r2, r0
    2a36:	4313      	orrs	r3, r2
    2a38:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    2a3a:	a804      	add	r0, sp, #16
    2a3c:	2501      	movs	r5, #1
    2a3e:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    2a40:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    2a42:	2400      	movs	r4, #0
    2a44:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    2a46:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2a48:	2307      	movs	r3, #7
    2a4a:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    2a4c:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2a4e:	4b1e      	ldr	r3, [pc, #120]	; (2ac8 <system_clock_init+0xd0>)
    2a50:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2a52:	2004      	movs	r0, #4
    2a54:	4e1d      	ldr	r6, [pc, #116]	; (2acc <system_clock_init+0xd4>)
    2a56:	47b0      	blx	r6
	config->run_in_standby  = false;
    2a58:	a803      	add	r0, sp, #12
    2a5a:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2a5c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2a5e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2a60:	4b1b      	ldr	r3, [pc, #108]	; (2ad0 <system_clock_init+0xd8>)
    2a62:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2a64:	2006      	movs	r0, #6
    2a66:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2a68:	4b1a      	ldr	r3, [pc, #104]	; (2ad4 <system_clock_init+0xdc>)
    2a6a:	4798      	blx	r3
	config->high_when_disabled = false;
    2a6c:	466b      	mov	r3, sp
    2a6e:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    2a70:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    2a72:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2a74:	2304      	movs	r3, #4
    2a76:	466a      	mov	r2, sp
    2a78:	7013      	strb	r3, [r2, #0]
    2a7a:	331c      	adds	r3, #28
    2a7c:	9301      	str	r3, [sp, #4]
    2a7e:	4669      	mov	r1, sp
    2a80:	2002      	movs	r0, #2
    2a82:	4f15      	ldr	r7, [pc, #84]	; (2ad8 <system_clock_init+0xe0>)
    2a84:	47b8      	blx	r7
    2a86:	2002      	movs	r0, #2
    2a88:	4e14      	ldr	r6, [pc, #80]	; (2adc <system_clock_init+0xe4>)
    2a8a:	47b0      	blx	r6
	PM->CPUSEL.reg = (uint32_t)divider;
    2a8c:	4b14      	ldr	r3, [pc, #80]	; (2ae0 <system_clock_init+0xe8>)
    2a8e:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2a90:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2a92:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2a94:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    2a96:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2a98:	466b      	mov	r3, sp
    2a9a:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2a9c:	2306      	movs	r3, #6
    2a9e:	466a      	mov	r2, sp
    2aa0:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    2aa2:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2aa4:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2aa6:	4669      	mov	r1, sp
    2aa8:	2000      	movs	r0, #0
    2aaa:	47b8      	blx	r7
    2aac:	2000      	movs	r0, #0
    2aae:	47b0      	blx	r6
#endif
}
    2ab0:	b007      	add	sp, #28
    2ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ab4:	40000800 	.word	0x40000800
    2ab8:	41004000 	.word	0x41004000
    2abc:	00002d1d 	.word	0x00002d1d
    2ac0:	00806024 	.word	0x00806024
    2ac4:	ff80ffff 	.word	0xff80ffff
    2ac8:	000028d5 	.word	0x000028d5
    2acc:	00002951 	.word	0x00002951
    2ad0:	00002899 	.word	0x00002899
    2ad4:	00002ae5 	.word	0x00002ae5
    2ad8:	00002b09 	.word	0x00002b09
    2adc:	00002bc1 	.word	0x00002bc1
    2ae0:	40000400 	.word	0x40000400

00002ae4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2ae4:	4a06      	ldr	r2, [pc, #24]	; (2b00 <system_gclk_init+0x1c>)
    2ae6:	6993      	ldr	r3, [r2, #24]
    2ae8:	2108      	movs	r1, #8
    2aea:	430b      	orrs	r3, r1
    2aec:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2aee:	2201      	movs	r2, #1
    2af0:	4b04      	ldr	r3, [pc, #16]	; (2b04 <system_gclk_init+0x20>)
    2af2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2af4:	0019      	movs	r1, r3
    2af6:	780b      	ldrb	r3, [r1, #0]
    2af8:	4213      	tst	r3, r2
    2afa:	d1fc      	bne.n	2af6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2afc:	4770      	bx	lr
    2afe:	46c0      	nop			; (mov r8, r8)
    2b00:	40000400 	.word	0x40000400
    2b04:	40000c00 	.word	0x40000c00

00002b08 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2b08:	b570      	push	{r4, r5, r6, lr}
    2b0a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2b0c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2b0e:	780d      	ldrb	r5, [r1, #0]
    2b10:	022d      	lsls	r5, r5, #8
    2b12:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2b14:	784b      	ldrb	r3, [r1, #1]
    2b16:	2b00      	cmp	r3, #0
    2b18:	d002      	beq.n	2b20 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2b1a:	2380      	movs	r3, #128	; 0x80
    2b1c:	02db      	lsls	r3, r3, #11
    2b1e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2b20:	7a4b      	ldrb	r3, [r1, #9]
    2b22:	2b00      	cmp	r3, #0
    2b24:	d002      	beq.n	2b2c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2b26:	2380      	movs	r3, #128	; 0x80
    2b28:	031b      	lsls	r3, r3, #12
    2b2a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2b2c:	6848      	ldr	r0, [r1, #4]
    2b2e:	2801      	cmp	r0, #1
    2b30:	d910      	bls.n	2b54 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2b32:	1e43      	subs	r3, r0, #1
    2b34:	4218      	tst	r0, r3
    2b36:	d134      	bne.n	2ba2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2b38:	2802      	cmp	r0, #2
    2b3a:	d930      	bls.n	2b9e <system_gclk_gen_set_config+0x96>
    2b3c:	2302      	movs	r3, #2
    2b3e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2b40:	3201      	adds	r2, #1
						mask <<= 1) {
    2b42:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2b44:	4298      	cmp	r0, r3
    2b46:	d8fb      	bhi.n	2b40 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2b48:	0212      	lsls	r2, r2, #8
    2b4a:	4332      	orrs	r2, r6
    2b4c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2b4e:	2380      	movs	r3, #128	; 0x80
    2b50:	035b      	lsls	r3, r3, #13
    2b52:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2b54:	7a0b      	ldrb	r3, [r1, #8]
    2b56:	2b00      	cmp	r3, #0
    2b58:	d002      	beq.n	2b60 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2b5a:	2380      	movs	r3, #128	; 0x80
    2b5c:	039b      	lsls	r3, r3, #14
    2b5e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b60:	4a13      	ldr	r2, [pc, #76]	; (2bb0 <system_gclk_gen_set_config+0xa8>)
    2b62:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2b64:	b25b      	sxtb	r3, r3
    2b66:	2b00      	cmp	r3, #0
    2b68:	dbfb      	blt.n	2b62 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2b6a:	4b12      	ldr	r3, [pc, #72]	; (2bb4 <system_gclk_gen_set_config+0xac>)
    2b6c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2b6e:	4b12      	ldr	r3, [pc, #72]	; (2bb8 <system_gclk_gen_set_config+0xb0>)
    2b70:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b72:	4a0f      	ldr	r2, [pc, #60]	; (2bb0 <system_gclk_gen_set_config+0xa8>)
    2b74:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2b76:	b25b      	sxtb	r3, r3
    2b78:	2b00      	cmp	r3, #0
    2b7a:	dbfb      	blt.n	2b74 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2b7c:	4b0c      	ldr	r3, [pc, #48]	; (2bb0 <system_gclk_gen_set_config+0xa8>)
    2b7e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b80:	001a      	movs	r2, r3
    2b82:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2b84:	b25b      	sxtb	r3, r3
    2b86:	2b00      	cmp	r3, #0
    2b88:	dbfb      	blt.n	2b82 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2b8a:	4a09      	ldr	r2, [pc, #36]	; (2bb0 <system_gclk_gen_set_config+0xa8>)
    2b8c:	6853      	ldr	r3, [r2, #4]
    2b8e:	2180      	movs	r1, #128	; 0x80
    2b90:	0249      	lsls	r1, r1, #9
    2b92:	400b      	ands	r3, r1
    2b94:	431d      	orrs	r5, r3
    2b96:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2b98:	4b08      	ldr	r3, [pc, #32]	; (2bbc <system_gclk_gen_set_config+0xb4>)
    2b9a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b9c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2b9e:	2200      	movs	r2, #0
    2ba0:	e7d2      	b.n	2b48 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2ba2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2ba4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2ba6:	2380      	movs	r3, #128	; 0x80
    2ba8:	029b      	lsls	r3, r3, #10
    2baa:	431d      	orrs	r5, r3
    2bac:	e7d2      	b.n	2b54 <system_gclk_gen_set_config+0x4c>
    2bae:	46c0      	nop			; (mov r8, r8)
    2bb0:	40000c00 	.word	0x40000c00
    2bb4:	00002799 	.word	0x00002799
    2bb8:	40000c08 	.word	0x40000c08
    2bbc:	000027d9 	.word	0x000027d9

00002bc0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2bc0:	b510      	push	{r4, lr}
    2bc2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bc4:	4a0b      	ldr	r2, [pc, #44]	; (2bf4 <system_gclk_gen_enable+0x34>)
    2bc6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2bc8:	b25b      	sxtb	r3, r3
    2bca:	2b00      	cmp	r3, #0
    2bcc:	dbfb      	blt.n	2bc6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2bce:	4b0a      	ldr	r3, [pc, #40]	; (2bf8 <system_gclk_gen_enable+0x38>)
    2bd0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2bd2:	4b0a      	ldr	r3, [pc, #40]	; (2bfc <system_gclk_gen_enable+0x3c>)
    2bd4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bd6:	4a07      	ldr	r2, [pc, #28]	; (2bf4 <system_gclk_gen_enable+0x34>)
    2bd8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2bda:	b25b      	sxtb	r3, r3
    2bdc:	2b00      	cmp	r3, #0
    2bde:	dbfb      	blt.n	2bd8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2be0:	4a04      	ldr	r2, [pc, #16]	; (2bf4 <system_gclk_gen_enable+0x34>)
    2be2:	6851      	ldr	r1, [r2, #4]
    2be4:	2380      	movs	r3, #128	; 0x80
    2be6:	025b      	lsls	r3, r3, #9
    2be8:	430b      	orrs	r3, r1
    2bea:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2bec:	4b04      	ldr	r3, [pc, #16]	; (2c00 <system_gclk_gen_enable+0x40>)
    2bee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2bf0:	bd10      	pop	{r4, pc}
    2bf2:	46c0      	nop			; (mov r8, r8)
    2bf4:	40000c00 	.word	0x40000c00
    2bf8:	00002799 	.word	0x00002799
    2bfc:	40000c04 	.word	0x40000c04
    2c00:	000027d9 	.word	0x000027d9

00002c04 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2c04:	b570      	push	{r4, r5, r6, lr}
    2c06:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c08:	4a1a      	ldr	r2, [pc, #104]	; (2c74 <system_gclk_gen_get_hz+0x70>)
    2c0a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2c0c:	b25b      	sxtb	r3, r3
    2c0e:	2b00      	cmp	r3, #0
    2c10:	dbfb      	blt.n	2c0a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2c12:	4b19      	ldr	r3, [pc, #100]	; (2c78 <system_gclk_gen_get_hz+0x74>)
    2c14:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c16:	4b19      	ldr	r3, [pc, #100]	; (2c7c <system_gclk_gen_get_hz+0x78>)
    2c18:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c1a:	4a16      	ldr	r2, [pc, #88]	; (2c74 <system_gclk_gen_get_hz+0x70>)
    2c1c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2c1e:	b25b      	sxtb	r3, r3
    2c20:	2b00      	cmp	r3, #0
    2c22:	dbfb      	blt.n	2c1c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2c24:	4e13      	ldr	r6, [pc, #76]	; (2c74 <system_gclk_gen_get_hz+0x70>)
    2c26:	6870      	ldr	r0, [r6, #4]
    2c28:	04c0      	lsls	r0, r0, #19
    2c2a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2c2c:	4b14      	ldr	r3, [pc, #80]	; (2c80 <system_gclk_gen_get_hz+0x7c>)
    2c2e:	4798      	blx	r3
    2c30:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c32:	4b12      	ldr	r3, [pc, #72]	; (2c7c <system_gclk_gen_get_hz+0x78>)
    2c34:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2c36:	6876      	ldr	r6, [r6, #4]
    2c38:	02f6      	lsls	r6, r6, #11
    2c3a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2c3c:	4b11      	ldr	r3, [pc, #68]	; (2c84 <system_gclk_gen_get_hz+0x80>)
    2c3e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c40:	4a0c      	ldr	r2, [pc, #48]	; (2c74 <system_gclk_gen_get_hz+0x70>)
    2c42:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2c44:	b25b      	sxtb	r3, r3
    2c46:	2b00      	cmp	r3, #0
    2c48:	dbfb      	blt.n	2c42 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2c4a:	4b0a      	ldr	r3, [pc, #40]	; (2c74 <system_gclk_gen_get_hz+0x70>)
    2c4c:	689c      	ldr	r4, [r3, #8]
    2c4e:	0224      	lsls	r4, r4, #8
    2c50:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2c52:	4b0d      	ldr	r3, [pc, #52]	; (2c88 <system_gclk_gen_get_hz+0x84>)
    2c54:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2c56:	2e00      	cmp	r6, #0
    2c58:	d107      	bne.n	2c6a <system_gclk_gen_get_hz+0x66>
    2c5a:	2c01      	cmp	r4, #1
    2c5c:	d907      	bls.n	2c6e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2c5e:	0021      	movs	r1, r4
    2c60:	0028      	movs	r0, r5
    2c62:	4b0a      	ldr	r3, [pc, #40]	; (2c8c <system_gclk_gen_get_hz+0x88>)
    2c64:	4798      	blx	r3
    2c66:	0005      	movs	r5, r0
    2c68:	e001      	b.n	2c6e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2c6a:	3401      	adds	r4, #1
    2c6c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2c6e:	0028      	movs	r0, r5
    2c70:	bd70      	pop	{r4, r5, r6, pc}
    2c72:	46c0      	nop			; (mov r8, r8)
    2c74:	40000c00 	.word	0x40000c00
    2c78:	00002799 	.word	0x00002799
    2c7c:	40000c04 	.word	0x40000c04
    2c80:	00002809 	.word	0x00002809
    2c84:	40000c08 	.word	0x40000c08
    2c88:	000027d9 	.word	0x000027d9
    2c8c:	00003535 	.word	0x00003535

00002c90 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2c90:	b510      	push	{r4, lr}
    2c92:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2c94:	4b06      	ldr	r3, [pc, #24]	; (2cb0 <system_gclk_chan_enable+0x20>)
    2c96:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c98:	4b06      	ldr	r3, [pc, #24]	; (2cb4 <system_gclk_chan_enable+0x24>)
    2c9a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2c9c:	4a06      	ldr	r2, [pc, #24]	; (2cb8 <system_gclk_chan_enable+0x28>)
    2c9e:	8853      	ldrh	r3, [r2, #2]
    2ca0:	2180      	movs	r1, #128	; 0x80
    2ca2:	01c9      	lsls	r1, r1, #7
    2ca4:	430b      	orrs	r3, r1
    2ca6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2ca8:	4b04      	ldr	r3, [pc, #16]	; (2cbc <system_gclk_chan_enable+0x2c>)
    2caa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2cac:	bd10      	pop	{r4, pc}
    2cae:	46c0      	nop			; (mov r8, r8)
    2cb0:	00002799 	.word	0x00002799
    2cb4:	40000c02 	.word	0x40000c02
    2cb8:	40000c00 	.word	0x40000c00
    2cbc:	000027d9 	.word	0x000027d9

00002cc0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2cc0:	b510      	push	{r4, lr}
    2cc2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2cc4:	4b0f      	ldr	r3, [pc, #60]	; (2d04 <system_gclk_chan_disable+0x44>)
    2cc6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2cc8:	4b0f      	ldr	r3, [pc, #60]	; (2d08 <system_gclk_chan_disable+0x48>)
    2cca:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2ccc:	4a0f      	ldr	r2, [pc, #60]	; (2d0c <system_gclk_chan_disable+0x4c>)
    2cce:	8853      	ldrh	r3, [r2, #2]
    2cd0:	051b      	lsls	r3, r3, #20
    2cd2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2cd4:	8853      	ldrh	r3, [r2, #2]
    2cd6:	490e      	ldr	r1, [pc, #56]	; (2d10 <system_gclk_chan_disable+0x50>)
    2cd8:	400b      	ands	r3, r1
    2cda:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2cdc:	8853      	ldrh	r3, [r2, #2]
    2cde:	490d      	ldr	r1, [pc, #52]	; (2d14 <system_gclk_chan_disable+0x54>)
    2ce0:	400b      	ands	r3, r1
    2ce2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2ce4:	0011      	movs	r1, r2
    2ce6:	2280      	movs	r2, #128	; 0x80
    2ce8:	01d2      	lsls	r2, r2, #7
    2cea:	884b      	ldrh	r3, [r1, #2]
    2cec:	4213      	tst	r3, r2
    2cee:	d1fc      	bne.n	2cea <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2cf0:	4906      	ldr	r1, [pc, #24]	; (2d0c <system_gclk_chan_disable+0x4c>)
    2cf2:	884a      	ldrh	r2, [r1, #2]
    2cf4:	0203      	lsls	r3, r0, #8
    2cf6:	4806      	ldr	r0, [pc, #24]	; (2d10 <system_gclk_chan_disable+0x50>)
    2cf8:	4002      	ands	r2, r0
    2cfa:	4313      	orrs	r3, r2
    2cfc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2cfe:	4b06      	ldr	r3, [pc, #24]	; (2d18 <system_gclk_chan_disable+0x58>)
    2d00:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d02:	bd10      	pop	{r4, pc}
    2d04:	00002799 	.word	0x00002799
    2d08:	40000c02 	.word	0x40000c02
    2d0c:	40000c00 	.word	0x40000c00
    2d10:	fffff0ff 	.word	0xfffff0ff
    2d14:	ffffbfff 	.word	0xffffbfff
    2d18:	000027d9 	.word	0x000027d9

00002d1c <system_gclk_chan_set_config>:
{
    2d1c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2d1e:	780c      	ldrb	r4, [r1, #0]
    2d20:	0224      	lsls	r4, r4, #8
    2d22:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2d24:	4b02      	ldr	r3, [pc, #8]	; (2d30 <system_gclk_chan_set_config+0x14>)
    2d26:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2d28:	b2a4      	uxth	r4, r4
    2d2a:	4b02      	ldr	r3, [pc, #8]	; (2d34 <system_gclk_chan_set_config+0x18>)
    2d2c:	805c      	strh	r4, [r3, #2]
}
    2d2e:	bd10      	pop	{r4, pc}
    2d30:	00002cc1 	.word	0x00002cc1
    2d34:	40000c00 	.word	0x40000c00

00002d38 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2d38:	b510      	push	{r4, lr}
    2d3a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2d3c:	4b06      	ldr	r3, [pc, #24]	; (2d58 <system_gclk_chan_get_hz+0x20>)
    2d3e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d40:	4b06      	ldr	r3, [pc, #24]	; (2d5c <system_gclk_chan_get_hz+0x24>)
    2d42:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2d44:	4b06      	ldr	r3, [pc, #24]	; (2d60 <system_gclk_chan_get_hz+0x28>)
    2d46:	885c      	ldrh	r4, [r3, #2]
    2d48:	0524      	lsls	r4, r4, #20
    2d4a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2d4c:	4b05      	ldr	r3, [pc, #20]	; (2d64 <system_gclk_chan_get_hz+0x2c>)
    2d4e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2d50:	0020      	movs	r0, r4
    2d52:	4b05      	ldr	r3, [pc, #20]	; (2d68 <system_gclk_chan_get_hz+0x30>)
    2d54:	4798      	blx	r3
}
    2d56:	bd10      	pop	{r4, pc}
    2d58:	00002799 	.word	0x00002799
    2d5c:	40000c02 	.word	0x40000c02
    2d60:	40000c00 	.word	0x40000c00
    2d64:	000027d9 	.word	0x000027d9
    2d68:	00002c05 	.word	0x00002c05

00002d6c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2d6c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2d6e:	78d3      	ldrb	r3, [r2, #3]
    2d70:	2b00      	cmp	r3, #0
    2d72:	d135      	bne.n	2de0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2d74:	7813      	ldrb	r3, [r2, #0]
    2d76:	2b80      	cmp	r3, #128	; 0x80
    2d78:	d029      	beq.n	2dce <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2d7a:	061b      	lsls	r3, r3, #24
    2d7c:	2480      	movs	r4, #128	; 0x80
    2d7e:	0264      	lsls	r4, r4, #9
    2d80:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2d82:	7854      	ldrb	r4, [r2, #1]
    2d84:	2502      	movs	r5, #2
    2d86:	43ac      	bics	r4, r5
    2d88:	d106      	bne.n	2d98 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2d8a:	7894      	ldrb	r4, [r2, #2]
    2d8c:	2c00      	cmp	r4, #0
    2d8e:	d120      	bne.n	2dd2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2d90:	2480      	movs	r4, #128	; 0x80
    2d92:	02a4      	lsls	r4, r4, #10
    2d94:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2d96:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d98:	7854      	ldrb	r4, [r2, #1]
    2d9a:	3c01      	subs	r4, #1
    2d9c:	2c01      	cmp	r4, #1
    2d9e:	d91c      	bls.n	2dda <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2da0:	040d      	lsls	r5, r1, #16
    2da2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2da4:	24a0      	movs	r4, #160	; 0xa0
    2da6:	05e4      	lsls	r4, r4, #23
    2da8:	432c      	orrs	r4, r5
    2daa:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2dac:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2dae:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2db0:	24d0      	movs	r4, #208	; 0xd0
    2db2:	0624      	lsls	r4, r4, #24
    2db4:	432c      	orrs	r4, r5
    2db6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2db8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2dba:	78d4      	ldrb	r4, [r2, #3]
    2dbc:	2c00      	cmp	r4, #0
    2dbe:	d122      	bne.n	2e06 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2dc0:	035b      	lsls	r3, r3, #13
    2dc2:	d51c      	bpl.n	2dfe <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2dc4:	7893      	ldrb	r3, [r2, #2]
    2dc6:	2b01      	cmp	r3, #1
    2dc8:	d01e      	beq.n	2e08 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2dca:	6141      	str	r1, [r0, #20]
    2dcc:	e017      	b.n	2dfe <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2dce:	2300      	movs	r3, #0
    2dd0:	e7d7      	b.n	2d82 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2dd2:	24c0      	movs	r4, #192	; 0xc0
    2dd4:	02e4      	lsls	r4, r4, #11
    2dd6:	4323      	orrs	r3, r4
    2dd8:	e7dd      	b.n	2d96 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2dda:	4c0d      	ldr	r4, [pc, #52]	; (2e10 <_system_pinmux_config+0xa4>)
    2ddc:	4023      	ands	r3, r4
    2dde:	e7df      	b.n	2da0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2de0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2de2:	040c      	lsls	r4, r1, #16
    2de4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2de6:	23a0      	movs	r3, #160	; 0xa0
    2de8:	05db      	lsls	r3, r3, #23
    2dea:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2dec:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2dee:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2df0:	23d0      	movs	r3, #208	; 0xd0
    2df2:	061b      	lsls	r3, r3, #24
    2df4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2df6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2df8:	78d3      	ldrb	r3, [r2, #3]
    2dfa:	2b00      	cmp	r3, #0
    2dfc:	d103      	bne.n	2e06 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2dfe:	7853      	ldrb	r3, [r2, #1]
    2e00:	3b01      	subs	r3, #1
    2e02:	2b01      	cmp	r3, #1
    2e04:	d902      	bls.n	2e0c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2e06:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2e08:	6181      	str	r1, [r0, #24]
    2e0a:	e7f8      	b.n	2dfe <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2e0c:	6081      	str	r1, [r0, #8]
}
    2e0e:	e7fa      	b.n	2e06 <_system_pinmux_config+0x9a>
    2e10:	fffbffff 	.word	0xfffbffff

00002e14 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2e14:	b510      	push	{r4, lr}
    2e16:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2e18:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2e1a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2e1c:	2900      	cmp	r1, #0
    2e1e:	d104      	bne.n	2e2a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2e20:	0943      	lsrs	r3, r0, #5
    2e22:	01db      	lsls	r3, r3, #7
    2e24:	4905      	ldr	r1, [pc, #20]	; (2e3c <system_pinmux_pin_set_config+0x28>)
    2e26:	468c      	mov	ip, r1
    2e28:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2e2a:	241f      	movs	r4, #31
    2e2c:	4020      	ands	r0, r4
    2e2e:	2101      	movs	r1, #1
    2e30:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2e32:	0018      	movs	r0, r3
    2e34:	4b02      	ldr	r3, [pc, #8]	; (2e40 <system_pinmux_pin_set_config+0x2c>)
    2e36:	4798      	blx	r3
}
    2e38:	bd10      	pop	{r4, pc}
    2e3a:	46c0      	nop			; (mov r8, r8)
    2e3c:	41004400 	.word	0x41004400
    2e40:	00002d6d 	.word	0x00002d6d

00002e44 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2e44:	4770      	bx	lr
	...

00002e48 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2e48:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2e4a:	4b05      	ldr	r3, [pc, #20]	; (2e60 <system_init+0x18>)
    2e4c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2e4e:	4b05      	ldr	r3, [pc, #20]	; (2e64 <system_init+0x1c>)
    2e50:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2e52:	4b05      	ldr	r3, [pc, #20]	; (2e68 <system_init+0x20>)
    2e54:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2e56:	4b05      	ldr	r3, [pc, #20]	; (2e6c <system_init+0x24>)
    2e58:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2e5a:	4b05      	ldr	r3, [pc, #20]	; (2e70 <system_init+0x28>)
    2e5c:	4798      	blx	r3
}
    2e5e:	bd10      	pop	{r4, pc}
    2e60:	000029f9 	.word	0x000029f9
    2e64:	00002735 	.word	0x00002735
    2e68:	00002e45 	.word	0x00002e45
    2e6c:	00000181 	.word	0x00000181
    2e70:	00002e45 	.word	0x00002e45

00002e74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2e74:	e7fe      	b.n	2e74 <Dummy_Handler>
	...

00002e78 <Reset_Handler>:
{
    2e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2e7a:	4a2a      	ldr	r2, [pc, #168]	; (2f24 <Reset_Handler+0xac>)
    2e7c:	4b2a      	ldr	r3, [pc, #168]	; (2f28 <Reset_Handler+0xb0>)
    2e7e:	429a      	cmp	r2, r3
    2e80:	d011      	beq.n	2ea6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2e82:	001a      	movs	r2, r3
    2e84:	4b29      	ldr	r3, [pc, #164]	; (2f2c <Reset_Handler+0xb4>)
    2e86:	429a      	cmp	r2, r3
    2e88:	d20d      	bcs.n	2ea6 <Reset_Handler+0x2e>
    2e8a:	4a29      	ldr	r2, [pc, #164]	; (2f30 <Reset_Handler+0xb8>)
    2e8c:	3303      	adds	r3, #3
    2e8e:	1a9b      	subs	r3, r3, r2
    2e90:	089b      	lsrs	r3, r3, #2
    2e92:	3301      	adds	r3, #1
    2e94:	009b      	lsls	r3, r3, #2
    2e96:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2e98:	4823      	ldr	r0, [pc, #140]	; (2f28 <Reset_Handler+0xb0>)
    2e9a:	4922      	ldr	r1, [pc, #136]	; (2f24 <Reset_Handler+0xac>)
    2e9c:	588c      	ldr	r4, [r1, r2]
    2e9e:	5084      	str	r4, [r0, r2]
    2ea0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2ea2:	429a      	cmp	r2, r3
    2ea4:	d1fa      	bne.n	2e9c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2ea6:	4a23      	ldr	r2, [pc, #140]	; (2f34 <Reset_Handler+0xbc>)
    2ea8:	4b23      	ldr	r3, [pc, #140]	; (2f38 <Reset_Handler+0xc0>)
    2eaa:	429a      	cmp	r2, r3
    2eac:	d20a      	bcs.n	2ec4 <Reset_Handler+0x4c>
    2eae:	43d3      	mvns	r3, r2
    2eb0:	4921      	ldr	r1, [pc, #132]	; (2f38 <Reset_Handler+0xc0>)
    2eb2:	185b      	adds	r3, r3, r1
    2eb4:	2103      	movs	r1, #3
    2eb6:	438b      	bics	r3, r1
    2eb8:	3304      	adds	r3, #4
    2eba:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2ebc:	2100      	movs	r1, #0
    2ebe:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2ec0:	4293      	cmp	r3, r2
    2ec2:	d1fc      	bne.n	2ebe <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2ec4:	4a1d      	ldr	r2, [pc, #116]	; (2f3c <Reset_Handler+0xc4>)
    2ec6:	21ff      	movs	r1, #255	; 0xff
    2ec8:	4b1d      	ldr	r3, [pc, #116]	; (2f40 <Reset_Handler+0xc8>)
    2eca:	438b      	bics	r3, r1
    2ecc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2ece:	39fd      	subs	r1, #253	; 0xfd
    2ed0:	2390      	movs	r3, #144	; 0x90
    2ed2:	005b      	lsls	r3, r3, #1
    2ed4:	4a1b      	ldr	r2, [pc, #108]	; (2f44 <Reset_Handler+0xcc>)
    2ed6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2ed8:	4a1b      	ldr	r2, [pc, #108]	; (2f48 <Reset_Handler+0xd0>)
    2eda:	78d3      	ldrb	r3, [r2, #3]
    2edc:	2503      	movs	r5, #3
    2ede:	43ab      	bics	r3, r5
    2ee0:	2402      	movs	r4, #2
    2ee2:	4323      	orrs	r3, r4
    2ee4:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2ee6:	78d3      	ldrb	r3, [r2, #3]
    2ee8:	270c      	movs	r7, #12
    2eea:	43bb      	bics	r3, r7
    2eec:	2608      	movs	r6, #8
    2eee:	4333      	orrs	r3, r6
    2ef0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2ef2:	4b16      	ldr	r3, [pc, #88]	; (2f4c <Reset_Handler+0xd4>)
    2ef4:	7b98      	ldrb	r0, [r3, #14]
    2ef6:	2230      	movs	r2, #48	; 0x30
    2ef8:	4390      	bics	r0, r2
    2efa:	2220      	movs	r2, #32
    2efc:	4310      	orrs	r0, r2
    2efe:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2f00:	7b99      	ldrb	r1, [r3, #14]
    2f02:	43b9      	bics	r1, r7
    2f04:	4331      	orrs	r1, r6
    2f06:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2f08:	7b9a      	ldrb	r2, [r3, #14]
    2f0a:	43aa      	bics	r2, r5
    2f0c:	4322      	orrs	r2, r4
    2f0e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2f10:	4a0f      	ldr	r2, [pc, #60]	; (2f50 <Reset_Handler+0xd8>)
    2f12:	6853      	ldr	r3, [r2, #4]
    2f14:	2180      	movs	r1, #128	; 0x80
    2f16:	430b      	orrs	r3, r1
    2f18:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2f1a:	4b0e      	ldr	r3, [pc, #56]	; (2f54 <Reset_Handler+0xdc>)
    2f1c:	4798      	blx	r3
        main();
    2f1e:	4b0e      	ldr	r3, [pc, #56]	; (2f58 <Reset_Handler+0xe0>)
    2f20:	4798      	blx	r3
    2f22:	e7fe      	b.n	2f22 <Reset_Handler+0xaa>
    2f24:	00005cf0 	.word	0x00005cf0
    2f28:	20000000 	.word	0x20000000
    2f2c:	2000007c 	.word	0x2000007c
    2f30:	20000004 	.word	0x20000004
    2f34:	2000007c 	.word	0x2000007c
    2f38:	200002a4 	.word	0x200002a4
    2f3c:	e000ed00 	.word	0xe000ed00
    2f40:	00000000 	.word	0x00000000
    2f44:	41007000 	.word	0x41007000
    2f48:	41005000 	.word	0x41005000
    2f4c:	41004800 	.word	0x41004800
    2f50:	41004000 	.word	0x41004000
    2f54:	0000513d 	.word	0x0000513d
    2f58:	00003315 	.word	0x00003315

00002f5c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2f5c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2f5e:	4a06      	ldr	r2, [pc, #24]	; (2f78 <_sbrk+0x1c>)
    2f60:	6812      	ldr	r2, [r2, #0]
    2f62:	2a00      	cmp	r2, #0
    2f64:	d004      	beq.n	2f70 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2f66:	4a04      	ldr	r2, [pc, #16]	; (2f78 <_sbrk+0x1c>)
    2f68:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2f6a:	18c3      	adds	r3, r0, r3
    2f6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2f6e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2f70:	4902      	ldr	r1, [pc, #8]	; (2f7c <_sbrk+0x20>)
    2f72:	4a01      	ldr	r2, [pc, #4]	; (2f78 <_sbrk+0x1c>)
    2f74:	6011      	str	r1, [r2, #0]
    2f76:	e7f6      	b.n	2f66 <_sbrk+0xa>
    2f78:	200000d8 	.word	0x200000d8
    2f7c:	200022a8 	.word	0x200022a8

00002f80 <configure_OCTO_peripheral>:

//=============================================================================
//! \brief OCTO Peripheral's configuration
//=============================================================================
void configure_OCTO_peripheral()
{
    2f80:	b530      	push	{r4, r5, lr}
    2f82:	b083      	sub	sp, #12
    delay_init();
    2f84:	4b20      	ldr	r3, [pc, #128]	; (3008 <configure_OCTO_peripheral+0x88>)
    2f86:	4798      	blx	r3
	cpu_irq_enable();
    2f88:	2501      	movs	r5, #1
    2f8a:	4b20      	ldr	r3, [pc, #128]	; (300c <configure_OCTO_peripheral+0x8c>)
    2f8c:	701d      	strb	r5, [r3, #0]
    2f8e:	f3bf 8f5f 	dmb	sy
    2f92:	b662      	cpsie	i
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2f94:	2280      	movs	r2, #128	; 0x80
    2f96:	0212      	lsls	r2, r2, #8
    2f98:	4b1d      	ldr	r3, [pc, #116]	; (3010 <configure_OCTO_peripheral+0x90>)
    2f9a:	61da      	str	r2, [r3, #28]
    
    port_pin_toggle_output_level(LED_GREEN_PIN);
    
// USART
    // Configuration
    configure_usart();
    2f9c:	4b1d      	ldr	r3, [pc, #116]	; (3014 <configure_OCTO_peripheral+0x94>)
    2f9e:	4798      	blx	r3
    configure_usart_callbacks();
    2fa0:	4b1d      	ldr	r3, [pc, #116]	; (3018 <configure_OCTO_peripheral+0x98>)
    2fa2:	4798      	blx	r3
#ifdef DBG_MODE
printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
#endif

// DAC - LED stripe
    configure_dac();
    2fa4:	4b1d      	ldr	r3, [pc, #116]	; (301c <configure_OCTO_peripheral+0x9c>)
    2fa6:	4798      	blx	r3
    light_bcap_previous_mode = E_LIGHT_ON;
    2fa8:	4b1d      	ldr	r3, [pc, #116]	; (3020 <configure_OCTO_peripheral+0xa0>)
    2faa:	701d      	strb	r5, [r3, #0]
    light_state.mode = E_LIGHT_ON;
    2fac:	4b1d      	ldr	r3, [pc, #116]	; (3024 <configure_OCTO_peripheral+0xa4>)
    2fae:	701d      	strb	r5, [r3, #0]
    light_state.freq = E_LIGHT_MEDIUM;
    2fb0:	2203      	movs	r2, #3
    2fb2:	705a      	strb	r2, [r3, #1]
    light_state.low_power_threshold = 10;
    2fb4:	3207      	adds	r2, #7
    2fb6:	805a      	strh	r2, [r3, #2]
    light_state.led_rising = false;
    2fb8:	2400      	movs	r4, #0
    2fba:	729c      	strb	r4, [r3, #10]
    light_state.led_bright = LIGHT_MIN;
    2fbc:	325a      	adds	r2, #90	; 0x5a
    2fbe:	809a      	strh	r2, [r3, #4]
    light_state.led_max_bright = LIGHT_MAX/2;
    2fc0:	22dc      	movs	r2, #220	; 0xdc
    2fc2:	32ff      	adds	r2, #255	; 0xff
    2fc4:	80da      	strh	r2, [r3, #6]
	light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
    2fc6:	4a18      	ldr	r2, [pc, #96]	; (3028 <configure_OCTO_peripheral+0xa8>)
    2fc8:	811a      	strh	r2, [r3, #8]
    
// RTC - Tick (1ms)
    configure_rtc_count();
    2fca:	4b18      	ldr	r3, [pc, #96]	; (302c <configure_OCTO_peripheral+0xac>)
    2fcc:	4798      	blx	r3
    
//ADC - VMPPT & TEMP
    // Initial configuration and read of the Internal ADC - Copy and paste this code into the function of reading
    uint32_t adc_reading = 0, reading = 0;
    2fce:	9401      	str	r4, [sp, #4]
    2fd0:	9400      	str	r4, [sp, #0]

    configure_adc_VMPPT();
    2fd2:	4b17      	ldr	r3, [pc, #92]	; (3030 <configure_OCTO_peripheral+0xb0>)
    2fd4:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    2fd6:	4669      	mov	r1, sp
    2fd8:	a801      	add	r0, sp, #4
    2fda:	4b16      	ldr	r3, [pc, #88]	; (3034 <configure_OCTO_peripheral+0xb4>)
    2fdc:	4798      	blx	r3
#ifdef DBG_MODE
printf("VMPPT ADC Read: %d \t|\t converted: %d mV\n", adc_reading, reading);
#endif
    
    turn_off_adc();
    2fde:	4b16      	ldr	r3, [pc, #88]	; (3038 <configure_OCTO_peripheral+0xb8>)
    2fe0:	4798      	blx	r3
    configure_adc_TEMP();
    2fe2:	4b16      	ldr	r3, [pc, #88]	; (303c <configure_OCTO_peripheral+0xbc>)
    2fe4:	4798      	blx	r3
    
    get_value_TEMP(&adc_reading, &reading);
    2fe6:	4669      	mov	r1, sp
    2fe8:	a801      	add	r0, sp, #4
    2fea:	4b15      	ldr	r3, [pc, #84]	; (3040 <configure_OCTO_peripheral+0xc0>)
    2fec:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    2fee:	4b15      	ldr	r3, [pc, #84]	; (3044 <configure_OCTO_peripheral+0xc4>)
    2ff0:	701c      	strb	r4, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    2ff2:	705d      	strb	r5, [r3, #1]
	config->powersave  = false;
    2ff4:	709c      	strb	r4, [r3, #2]

// Port pins - Capacitive Button
    port_get_config_defaults(&pin_conf);
    
// IC - Gas Gaue
    configure_gas_gauge();
    2ff6:	4b14      	ldr	r3, [pc, #80]	; (3048 <configure_OCTO_peripheral+0xc8>)
    2ff8:	4798      	blx	r3
    if (gas_gauge_read(&adc_reading, &reading))
    2ffa:	4669      	mov	r1, sp
    2ffc:	a801      	add	r0, sp, #4
    2ffe:	4b13      	ldr	r3, [pc, #76]	; (304c <configure_OCTO_peripheral+0xcc>)
    3000:	4798      	blx	r3
    {
#ifdef DBG_MODE
        printf("Gas gauge read: %d \t|\t percent: %d\n", adc_reading, reading);
#endif
    }
}
    3002:	b003      	add	sp, #12
    3004:	bd30      	pop	{r4, r5, pc}
    3006:	46c0      	nop			; (mov r8, r8)
    3008:	0000052d 	.word	0x0000052d
    300c:	20000014 	.word	0x20000014
    3010:	41004400 	.word	0x41004400
    3014:	00000225 	.word	0x00000225
    3018:	000002f9 	.word	0x000002f9
    301c:	00000a6d 	.word	0x00000a6d
    3020:	20000128 	.word	0x20000128
    3024:	20000178 	.word	0x20000178
    3028:	00000bb8 	.word	0x00000bb8
    302c:	00000c7d 	.word	0x00000c7d
    3030:	00000839 	.word	0x00000839
    3034:	0000092d 	.word	0x0000092d
    3038:	000008f9 	.word	0x000008f9
    303c:	00000899 	.word	0x00000899
    3040:	000009c5 	.word	0x000009c5
    3044:	200001f4 	.word	0x200001f4
    3048:	00000b5d 	.word	0x00000b5d
    304c:	00000c11 	.word	0x00000c11

00003050 <change_light_mode>:
//=============================================================================
//! \brief  Update the light struct
//=============================================================================
void change_light_mode(E_LIGHT_MODE new_mode)
{
    light_state.mode = new_mode;
    3050:	4b01      	ldr	r3, [pc, #4]	; (3058 <change_light_mode+0x8>)
    3052:	7018      	strb	r0, [r3, #0]
}
    3054:	4770      	bx	lr
    3056:	46c0      	nop			; (mov r8, r8)
    3058:	20000178 	.word	0x20000178

0000305c <change_light_freq>:

void change_light_freq(E_LIGHT_FREQ new_freq)
{
    light_state.freq = new_freq;
    305c:	4b01      	ldr	r3, [pc, #4]	; (3064 <change_light_freq+0x8>)
    305e:	7058      	strb	r0, [r3, #1]
}
    3060:	4770      	bx	lr
    3062:	46c0      	nop			; (mov r8, r8)
    3064:	20000178 	.word	0x20000178

00003068 <change_light_bright>:

void change_light_bright(uint16_t perthousand)
{
    light_state.led_max_bright = perthousand;
    3068:	4b01      	ldr	r3, [pc, #4]	; (3070 <change_light_bright+0x8>)
    306a:	80d8      	strh	r0, [r3, #6]
}
    306c:	4770      	bx	lr
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	20000178 	.word	0x20000178

00003074 <change_light_threshold>:

void change_light_threshold(uint16_t new_threshold)
{
    light_state.low_power_threshold = new_threshold;
    3074:	4b01      	ldr	r3, [pc, #4]	; (307c <change_light_threshold+0x8>)
    3076:	8058      	strh	r0, [r3, #2]
}
    3078:	4770      	bx	lr
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	20000178 	.word	0x20000178

00003080 <enter_low_power_mode>:
    light_state.mode = new_mode;
    3080:	4a07      	ldr	r2, [pc, #28]	; (30a0 <enter_low_power_mode+0x20>)
    3082:	2301      	movs	r3, #1
    3084:	7013      	strb	r3, [r2, #0]
    light_state.led_max_bright = perthousand;
    3086:	21dc      	movs	r1, #220	; 0xdc
    3088:	31ff      	adds	r1, #255	; 0xff
    308a:	80d1      	strh	r1, [r2, #6]
//=============================================================================
void enter_low_power_mode()
{    
    change_light_mode(E_LIGHT_ON);
    change_light_bright(LIGHT_MAX / 2);
	light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
    308c:	4905      	ldr	r1, [pc, #20]	; (30a4 <enter_low_power_mode+0x24>)
    308e:	8111      	strh	r1, [r2, #8]
    
    low_power_timer = get_tick;
    3090:	4905      	ldr	r1, [pc, #20]	; (30a8 <enter_low_power_mode+0x28>)
    3092:	4a06      	ldr	r2, [pc, #24]	; (30ac <enter_low_power_mode+0x2c>)
    3094:	6011      	str	r1, [r2, #0]
    
    batt_reached_low_power = true;
    3096:	4a06      	ldr	r2, [pc, #24]	; (30b0 <enter_low_power_mode+0x30>)
    3098:	7013      	strb	r3, [r2, #0]
    low_power_update_app = true;
    309a:	4a06      	ldr	r2, [pc, #24]	; (30b4 <enter_low_power_mode+0x34>)
    309c:	7013      	strb	r3, [r2, #0]
}
    309e:	4770      	bx	lr
    30a0:	20000178 	.word	0x20000178
    30a4:	00000bb8 	.word	0x00000bb8
    30a8:	00000ce1 	.word	0x00000ce1
    30ac:	200001bc 	.word	0x200001bc
    30b0:	20000168 	.word	0x20000168
    30b4:	20000184 	.word	0x20000184

000030b8 <exit_low_power_mode>:

void exit_low_power_mode()
{
    //change_light_bright(LIGHT_MAX);
    
    batt_reached_low_power = false;
    30b8:	2200      	movs	r2, #0
    30ba:	4b03      	ldr	r3, [pc, #12]	; (30c8 <exit_low_power_mode+0x10>)
    30bc:	701a      	strb	r2, [r3, #0]
    low_power_update_app = true;
    30be:	3201      	adds	r2, #1
    30c0:	4b02      	ldr	r3, [pc, #8]	; (30cc <exit_low_power_mode+0x14>)
    30c2:	701a      	strb	r2, [r3, #0]
}
    30c4:	4770      	bx	lr
    30c6:	46c0      	nop			; (mov r8, r8)
    30c8:	20000168 	.word	0x20000168
    30cc:	20000184 	.word	0x20000184

000030d0 <manage_low_power_light>:

void manage_low_power_light()
{    
    30d0:	b510      	push	{r4, lr}
    if (tick_elapsed(low_power_timer) % light_state.led_low_power_time == 0)
    30d2:	4b15      	ldr	r3, [pc, #84]	; (3128 <manage_low_power_light+0x58>)
    30d4:	6818      	ldr	r0, [r3, #0]
    30d6:	4b15      	ldr	r3, [pc, #84]	; (312c <manage_low_power_light+0x5c>)
    30d8:	4798      	blx	r3
    30da:	4b15      	ldr	r3, [pc, #84]	; (3130 <manage_low_power_light+0x60>)
    30dc:	8919      	ldrh	r1, [r3, #8]
    30de:	4b15      	ldr	r3, [pc, #84]	; (3134 <manage_low_power_light+0x64>)
    30e0:	4798      	blx	r3
    30e2:	2900      	cmp	r1, #0
    30e4:	d10c      	bne.n	3100 <manage_low_power_light+0x30>
    {        
        if (light_state.mode == E_LIGHT_ON)
    30e6:	4b12      	ldr	r3, [pc, #72]	; (3130 <manage_low_power_light+0x60>)
    30e8:	781b      	ldrb	r3, [r3, #0]
    30ea:	2b01      	cmp	r3, #1
    30ec:	d009      	beq.n	3102 <manage_low_power_light+0x32>
			change_light_freq(E_LIGHT_FAST);
			change_light_bright(LIGHT_MAX / 2);
			light_state.led_rising = false;
			light_state.led_low_power_time = LOW_POWER_LIGHT_STROBE_TIME;
        }
        else if (light_state.mode == E_LIGHT_STROBE)
    30ee:	2b03      	cmp	r3, #3
    30f0:	d014      	beq.n	311c <manage_low_power_light+0x4c>
        {
            change_light_mode(E_LIGHT_ON);
			light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
        }
		
		low_power_timer = get_tick();
    30f2:	4b11      	ldr	r3, [pc, #68]	; (3138 <manage_low_power_light+0x68>)
    30f4:	4798      	blx	r3
    30f6:	4b0c      	ldr	r3, [pc, #48]	; (3128 <manage_low_power_light+0x58>)
    30f8:	6018      	str	r0, [r3, #0]
		delay_ms(1);
    30fa:	2001      	movs	r0, #1
    30fc:	4b0f      	ldr	r3, [pc, #60]	; (313c <manage_low_power_light+0x6c>)
    30fe:	4798      	blx	r3
    }
}
    3100:	bd10      	pop	{r4, pc}
    light_state.mode = new_mode;
    3102:	4b0b      	ldr	r3, [pc, #44]	; (3130 <manage_low_power_light+0x60>)
    3104:	2203      	movs	r2, #3
    3106:	701a      	strb	r2, [r3, #0]
    light_state.freq = new_freq;
    3108:	3202      	adds	r2, #2
    310a:	705a      	strb	r2, [r3, #1]
    light_state.led_max_bright = perthousand;
    310c:	22dc      	movs	r2, #220	; 0xdc
    310e:	32ff      	adds	r2, #255	; 0xff
    3110:	80da      	strh	r2, [r3, #6]
			light_state.led_rising = false;
    3112:	2200      	movs	r2, #0
    3114:	729a      	strb	r2, [r3, #10]
			light_state.led_low_power_time = LOW_POWER_LIGHT_STROBE_TIME;
    3116:	4a0a      	ldr	r2, [pc, #40]	; (3140 <manage_low_power_light+0x70>)
    3118:	811a      	strh	r2, [r3, #8]
    311a:	e7ea      	b.n	30f2 <manage_low_power_light+0x22>
    light_state.mode = new_mode;
    311c:	4b04      	ldr	r3, [pc, #16]	; (3130 <manage_low_power_light+0x60>)
    311e:	2201      	movs	r2, #1
    3120:	701a      	strb	r2, [r3, #0]
			light_state.led_low_power_time = LOW_POWER_LIGHT_ON_TIME;
    3122:	4a08      	ldr	r2, [pc, #32]	; (3144 <manage_low_power_light+0x74>)
    3124:	811a      	strh	r2, [r3, #8]
    3126:	e7e4      	b.n	30f2 <manage_low_power_light+0x22>
    3128:	200001bc 	.word	0x200001bc
    312c:	00000ced 	.word	0x00000ced
    3130:	20000178 	.word	0x20000178
    3134:	00003641 	.word	0x00003641
    3138:	00000ce1 	.word	0x00000ce1
    313c:	0000056d 	.word	0x0000056d
    3140:	000005dc 	.word	0x000005dc
    3144:	00000bb8 	.word	0x00000bb8

00003148 <update_bright>:
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
         
    if (light_state.led_rising)
    3148:	4b0f      	ldr	r3, [pc, #60]	; (3188 <update_bright+0x40>)
    314a:	7a98      	ldrb	r0, [r3, #10]
    314c:	2800      	cmp	r0, #0
    314e:	d00c      	beq.n	316a <update_bright+0x22>
    {
        light_state.led_bright++;
    3150:	001a      	movs	r2, r3
    3152:	889b      	ldrh	r3, [r3, #4]
    3154:	3301      	adds	r3, #1
    3156:	b29b      	uxth	r3, r3
    3158:	8093      	strh	r3, [r2, #4]
        
        if (light_state.led_bright >= light_state.led_max_bright-1)
    315a:	88d2      	ldrh	r2, [r2, #6]
    315c:	3a01      	subs	r2, #1
    315e:	4293      	cmp	r3, r2
    3160:	db0f      	blt.n	3182 <update_bright+0x3a>
        {
            light_state.led_rising = false;
    3162:	2200      	movs	r2, #0
    3164:	4b08      	ldr	r3, [pc, #32]	; (3188 <update_bright+0x40>)
    3166:	729a      	strb	r2, [r3, #10]
    3168:	e00a      	b.n	3180 <update_bright+0x38>
            cycle_complete = true;
        }
    }
    else
    {
        light_state.led_bright--;
    316a:	4a07      	ldr	r2, [pc, #28]	; (3188 <update_bright+0x40>)
    316c:	8893      	ldrh	r3, [r2, #4]
    316e:	3b01      	subs	r3, #1
    3170:	b29b      	uxth	r3, r3
    3172:	8093      	strh	r3, [r2, #4]
        
        if (light_state.led_bright <= LIGHT_MIN-1)
    3174:	2b63      	cmp	r3, #99	; 0x63
    3176:	d803      	bhi.n	3180 <update_bright+0x38>
        {
            light_state.led_rising = true;
    3178:	2201      	movs	r2, #1
    317a:	4b03      	ldr	r3, [pc, #12]	; (3188 <update_bright+0x40>)
    317c:	729a      	strb	r2, [r3, #10]
            cycle_complete = true;
    317e:	2001      	movs	r0, #1
        }
    }
    
    return cycle_complete;
}
    3180:	4770      	bx	lr
    bool cycle_complete = false;
    3182:	2000      	movs	r0, #0
    3184:	e7fc      	b.n	3180 <update_bright+0x38>
    3186:	46c0      	nop			; (mov r8, r8)
    3188:	20000178 	.word	0x20000178

0000318c <turn_lights>:
//=============================================================================
//! \brief Turn ON/OFF the LED Stripe
//! \param[in] bool on The on/off - TRUE = ON | FALSE = OFF
//=============================================================================
void turn_lights(bool on)
{
    318c:	b510      	push	{r4, lr}
    if (on)
    318e:	2800      	cmp	r0, #0
    3190:	d103      	bne.n	319a <turn_lights+0xe>
    {
        set_led_bright_perthousand(light_state.led_max_bright);
    }
    else
    {
        set_led_bright_perthousand(0);
    3192:	2000      	movs	r0, #0
    3194:	4b03      	ldr	r3, [pc, #12]	; (31a4 <turn_lights+0x18>)
    3196:	4798      	blx	r3
    }
}
    3198:	bd10      	pop	{r4, pc}
        set_led_bright_perthousand(light_state.led_max_bright);
    319a:	4b03      	ldr	r3, [pc, #12]	; (31a8 <turn_lights+0x1c>)
    319c:	88d8      	ldrh	r0, [r3, #6]
    319e:	4b01      	ldr	r3, [pc, #4]	; (31a4 <turn_lights+0x18>)
    31a0:	4798      	blx	r3
    31a2:	e7f9      	b.n	3198 <turn_lights+0xc>
    31a4:	00000aa5 	.word	0x00000aa5
    31a8:	20000178 	.word	0x20000178

000031ac <drive_light>:
{
    31ac:	b510      	push	{r4, lr}
    if (light_state.mode == E_LIGHT_ON)
    31ae:	4b18      	ldr	r3, [pc, #96]	; (3210 <drive_light+0x64>)
    31b0:	781b      	ldrb	r3, [r3, #0]
    31b2:	2b01      	cmp	r3, #1
    31b4:	d01e      	beq.n	31f4 <drive_light+0x48>
    else if (light_state.mode == E_LIGHT_OFF)
    31b6:	2b00      	cmp	r3, #0
    31b8:	d020      	beq.n	31fc <drive_light+0x50>
        if (tick_elapsed(led_timer) % (light_state.freq * 5) == 0)
    31ba:	4b16      	ldr	r3, [pc, #88]	; (3214 <drive_light+0x68>)
    31bc:	6818      	ldr	r0, [r3, #0]
    31be:	4b16      	ldr	r3, [pc, #88]	; (3218 <drive_light+0x6c>)
    31c0:	4798      	blx	r3
    31c2:	4b13      	ldr	r3, [pc, #76]	; (3210 <drive_light+0x64>)
    31c4:	785b      	ldrb	r3, [r3, #1]
    31c6:	0099      	lsls	r1, r3, #2
    31c8:	18c9      	adds	r1, r1, r3
    31ca:	4b14      	ldr	r3, [pc, #80]	; (321c <drive_light+0x70>)
    31cc:	4798      	blx	r3
    31ce:	2900      	cmp	r1, #0
    31d0:	d117      	bne.n	3202 <drive_light+0x56>
            led_timer = get_tick();
    31d2:	4b13      	ldr	r3, [pc, #76]	; (3220 <drive_light+0x74>)
    31d4:	4798      	blx	r3
    31d6:	4b0f      	ldr	r3, [pc, #60]	; (3214 <drive_light+0x68>)
    31d8:	6018      	str	r0, [r3, #0]
            if (light_state.mode == E_LIGHT_FADE)
    31da:	4b0d      	ldr	r3, [pc, #52]	; (3210 <drive_light+0x64>)
    31dc:	781b      	ldrb	r3, [r3, #0]
    31de:	2b02      	cmp	r3, #2
    31e0:	d010      	beq.n	3204 <drive_light+0x58>
            if (update_bright())
    31e2:	4b10      	ldr	r3, [pc, #64]	; (3224 <drive_light+0x78>)
    31e4:	4798      	blx	r3
    31e6:	2800      	cmp	r0, #0
    31e8:	d00b      	beq.n	3202 <drive_light+0x56>
                turn_lights(light_state.led_rising);
    31ea:	4b09      	ldr	r3, [pc, #36]	; (3210 <drive_light+0x64>)
    31ec:	7a98      	ldrb	r0, [r3, #10]
    31ee:	4b0e      	ldr	r3, [pc, #56]	; (3228 <drive_light+0x7c>)
    31f0:	4798      	blx	r3
}
    31f2:	e006      	b.n	3202 <drive_light+0x56>
        turn_lights(true);
    31f4:	2001      	movs	r0, #1
    31f6:	4b0c      	ldr	r3, [pc, #48]	; (3228 <drive_light+0x7c>)
    31f8:	4798      	blx	r3
    31fa:	e002      	b.n	3202 <drive_light+0x56>
        turn_lights(false);
    31fc:	2000      	movs	r0, #0
    31fe:	4b0a      	ldr	r3, [pc, #40]	; (3228 <drive_light+0x7c>)
    3200:	4798      	blx	r3
}
    3202:	bd10      	pop	{r4, pc}
                set_led_bright_perthousand(light_state.led_bright);
    3204:	4b02      	ldr	r3, [pc, #8]	; (3210 <drive_light+0x64>)
    3206:	8898      	ldrh	r0, [r3, #4]
    3208:	4b08      	ldr	r3, [pc, #32]	; (322c <drive_light+0x80>)
    320a:	4798      	blx	r3
    320c:	e7e9      	b.n	31e2 <drive_light+0x36>
    320e:	46c0      	nop			; (mov r8, r8)
    3210:	20000178 	.word	0x20000178
    3214:	200001c4 	.word	0x200001c4
    3218:	00000ced 	.word	0x00000ced
    321c:	00003641 	.word	0x00003641
    3220:	00000ce1 	.word	0x00000ce1
    3224:	00003149 	.word	0x00003149
    3228:	0000318d 	.word	0x0000318d
    322c:	00000aa5 	.word	0x00000aa5

00003230 <bt_poll_check>:
//=============================================================================
void bt_poll_check()
{
    //poll_requested turns false into OCTO_USART.c file
    //If it stills true, the board didn't received the response
    if (poll_requested) 
    3230:	4b0a      	ldr	r3, [pc, #40]	; (325c <bt_poll_check+0x2c>)
    3232:	781b      	ldrb	r3, [r3, #0]
    3234:	2b00      	cmp	r3, #0
    3236:	d103      	bne.n	3240 <bt_poll_check+0x10>
        port_pin_toggle_output_level(LED_RED_PIN);
        port_pin_toggle_output_level(LED_GREEN_PIN);
    }
    else 
    {
        poll_requested = true;
    3238:	2201      	movs	r2, #1
    323a:	4b08      	ldr	r3, [pc, #32]	; (325c <bt_poll_check+0x2c>)
    323c:	701a      	strb	r2, [r3, #0]
    }
}
    323e:	4770      	bx	lr
        bt_connected = false;
    3240:	2300      	movs	r3, #0
    3242:	4a07      	ldr	r2, [pc, #28]	; (3260 <bt_poll_check+0x30>)
    3244:	7013      	strb	r3, [r2, #0]
        poll_requested = false;
    3246:	4a05      	ldr	r2, [pc, #20]	; (325c <bt_poll_check+0x2c>)
    3248:	7013      	strb	r3, [r2, #0]
	port_base->OUTTGL.reg = pin_mask;
    324a:	4b06      	ldr	r3, [pc, #24]	; (3264 <bt_poll_check+0x34>)
    324c:	2280      	movs	r2, #128	; 0x80
    324e:	01d2      	lsls	r2, r2, #7
    3250:	61da      	str	r2, [r3, #28]
    3252:	2280      	movs	r2, #128	; 0x80
    3254:	0212      	lsls	r2, r2, #8
    3256:	61da      	str	r2, [r3, #28]
    3258:	e7f1      	b.n	323e <bt_poll_check+0xe>
    325a:	46c0      	nop			; (mov r8, r8)
    325c:	200001cc 	.word	0x200001cc
    3260:	200001f7 	.word	0x200001f7
    3264:	41004400 	.word	0x41004400

00003268 <get_battery_percent>:

//=============================================================================
//! \brief Get the Battery info
//=============================================================================
uint32_t get_battery_percent()
{   
    3268:	b500      	push	{lr}
    326a:	b083      	sub	sp, #12
    uint32_t adc_reading = 0, reading = 0;
    326c:	2300      	movs	r3, #0
    326e:	9301      	str	r3, [sp, #4]
    3270:	9300      	str	r3, [sp, #0]
    uint8_t batt_value = 0;
    
    turn_off_adc();
    3272:	4b19      	ldr	r3, [pc, #100]	; (32d8 <get_battery_percent+0x70>)
    3274:	4798      	blx	r3
    configure_adc_VMPPT();
    3276:	4b19      	ldr	r3, [pc, #100]	; (32dc <get_battery_percent+0x74>)
    3278:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    327a:	4669      	mov	r1, sp
    327c:	a801      	add	r0, sp, #4
    327e:	4b18      	ldr	r3, [pc, #96]	; (32e0 <get_battery_percent+0x78>)
    3280:	4798      	blx	r3
    
    if (reading > BATT_MAX)
    3282:	4b18      	ldr	r3, [pc, #96]	; (32e4 <get_battery_percent+0x7c>)
    3284:	9a00      	ldr	r2, [sp, #0]
    3286:	429a      	cmp	r2, r3
    3288:	d913      	bls.n	32b2 <get_battery_percent+0x4a>
    {
        if (!batt_reached_max)
    328a:	4b17      	ldr	r3, [pc, #92]	; (32e8 <get_battery_percent+0x80>)
    328c:	781b      	ldrb	r3, [r3, #0]
    328e:	2b00      	cmp	r3, #0
    3290:	d002      	beq.n	3298 <get_battery_percent+0x30>
        }
    }
    
    
    return reading;
}
    3292:	9800      	ldr	r0, [sp, #0]
    3294:	b003      	add	sp, #12
    3296:	bd00      	pop	{pc}
            batt_reached_max = true;
    3298:	3301      	adds	r3, #1
    329a:	4a13      	ldr	r2, [pc, #76]	; (32e8 <get_battery_percent+0x80>)
    329c:	7013      	strb	r3, [r2, #0]
            pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    329e:	4913      	ldr	r1, [pc, #76]	; (32ec <get_battery_percent+0x84>)
    32a0:	700b      	strb	r3, [r1, #0]
            port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    32a2:	200a      	movs	r0, #10
    32a4:	4b12      	ldr	r3, [pc, #72]	; (32f0 <get_battery_percent+0x88>)
    32a6:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    32a8:	2280      	movs	r2, #128	; 0x80
    32aa:	00d2      	lsls	r2, r2, #3
    32ac:	4b11      	ldr	r3, [pc, #68]	; (32f4 <get_battery_percent+0x8c>)
    32ae:	619a      	str	r2, [r3, #24]
    32b0:	e7ef      	b.n	3292 <get_battery_percent+0x2a>
        if (batt_reached_max)
    32b2:	4b0d      	ldr	r3, [pc, #52]	; (32e8 <get_battery_percent+0x80>)
    32b4:	781b      	ldrb	r3, [r3, #0]
    32b6:	2b00      	cmp	r3, #0
    32b8:	d0eb      	beq.n	3292 <get_battery_percent+0x2a>
            batt_reached_max = false;
    32ba:	2200      	movs	r2, #0
    32bc:	4b0a      	ldr	r3, [pc, #40]	; (32e8 <get_battery_percent+0x80>)
    32be:	701a      	strb	r2, [r3, #0]
            pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    32c0:	490a      	ldr	r1, [pc, #40]	; (32ec <get_battery_percent+0x84>)
    32c2:	2301      	movs	r3, #1
    32c4:	700b      	strb	r3, [r1, #0]
            port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    32c6:	200a      	movs	r0, #10
    32c8:	4b09      	ldr	r3, [pc, #36]	; (32f0 <get_battery_percent+0x88>)
    32ca:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    32cc:	2280      	movs	r2, #128	; 0x80
    32ce:	00d2      	lsls	r2, r2, #3
    32d0:	4b08      	ldr	r3, [pc, #32]	; (32f4 <get_battery_percent+0x8c>)
    32d2:	615a      	str	r2, [r3, #20]
    32d4:	e7dd      	b.n	3292 <get_battery_percent+0x2a>
    32d6:	46c0      	nop			; (mov r8, r8)
    32d8:	000008f9 	.word	0x000008f9
    32dc:	00000839 	.word	0x00000839
    32e0:	0000092d 	.word	0x0000092d
    32e4:	000010f4 	.word	0x000010f4
    32e8:	20000174 	.word	0x20000174
    32ec:	200001f4 	.word	0x200001f4
    32f0:	00001421 	.word	0x00001421
    32f4:	41004400 	.word	0x41004400

000032f8 <get_gauge_percent>:

//=============================================================================
//! \brief Get the Gas Gauge's Battery percent info
//=============================================================================
uint32_t get_gauge_percent()
{
    32f8:	b500      	push	{lr}
    32fa:	b083      	sub	sp, #12
    uint32_t i2c_reading = 0, percent = 0;
    32fc:	2300      	movs	r3, #0
    32fe:	9301      	str	r3, [sp, #4]
    3300:	9300      	str	r3, [sp, #0]
    
    gas_gauge_read(&i2c_reading, &percent);
    3302:	4669      	mov	r1, sp
    3304:	a801      	add	r0, sp, #4
    3306:	4b02      	ldr	r3, [pc, #8]	; (3310 <get_gauge_percent+0x18>)
    3308:	4798      	blx	r3
    
    return percent;
    330a:	9800      	ldr	r0, [sp, #0]
    330c:	b003      	add	sp, #12
    330e:	bd00      	pop	{pc}
    3310:	00000c11 	.word	0x00000c11

00003314 <main>:
{
    3314:	b570      	push	{r4, r5, r6, lr}
    3316:	b082      	sub	sp, #8
    system_init();
    3318:	4b5e      	ldr	r3, [pc, #376]	; (3494 <main+0x180>)
    331a:	4798      	blx	r3
    configure_OCTO_peripheral();
    331c:	4b5e      	ldr	r3, [pc, #376]	; (3498 <main+0x184>)
    331e:	4798      	blx	r3
    battery_level = 0;
    3320:	2300      	movs	r3, #0
    3322:	4a5e      	ldr	r2, [pc, #376]	; (349c <main+0x188>)
    3324:	6013      	str	r3, [r2, #0]
    bcap_touch_counter = 0;
    3326:	4a5e      	ldr	r2, [pc, #376]	; (34a0 <main+0x18c>)
    3328:	6013      	str	r3, [r2, #0]
    bcap_notouch_counter = 0;
    332a:	4a5e      	ldr	r2, [pc, #376]	; (34a4 <main+0x190>)
    332c:	6013      	str	r3, [r2, #0]
    bcap_low = 0;
    332e:	4a5e      	ldr	r2, [pc, #376]	; (34a8 <main+0x194>)
    3330:	6013      	str	r3, [r2, #0]
    bcap_high = 0x000FFFFF;
    3332:	495e      	ldr	r1, [pc, #376]	; (34ac <main+0x198>)
    3334:	4a5e      	ldr	r2, [pc, #376]	; (34b0 <main+0x19c>)
    3336:	6011      	str	r1, [r2, #0]
    bcap_limit_temp = 0;
    3338:	4a5e      	ldr	r2, [pc, #376]	; (34b4 <main+0x1a0>)
    333a:	6013      	str	r3, [r2, #0]
    bcap_calibrate_counter = 0;    
    333c:	4a5e      	ldr	r2, [pc, #376]	; (34b8 <main+0x1a4>)
    333e:	6013      	str	r3, [r2, #0]
    low_power_update_app = false;
    3340:	4a5e      	ldr	r2, [pc, #376]	; (34bc <main+0x1a8>)
    3342:	7013      	strb	r3, [r2, #0]
    bcap_enable = true;
    3344:	2101      	movs	r1, #1
    3346:	4a5e      	ldr	r2, [pc, #376]	; (34c0 <main+0x1ac>)
    3348:	7011      	strb	r1, [r2, #0]
    bcap_update_app = false;
    334a:	4a5e      	ldr	r2, [pc, #376]	; (34c4 <main+0x1b0>)
    334c:	7013      	strb	r3, [r2, #0]
    batt_reached_max = false;
    334e:	4a5e      	ldr	r2, [pc, #376]	; (34c8 <main+0x1b4>)
    3350:	7013      	strb	r3, [r2, #0]
    batt_reached_low_power = false;
    3352:	4a5e      	ldr	r2, [pc, #376]	; (34cc <main+0x1b8>)
    3354:	7013      	strb	r3, [r2, #0]
    sos_mode = false;
    3356:	4a5e      	ldr	r2, [pc, #376]	; (34d0 <main+0x1bc>)
    3358:	7013      	strb	r3, [r2, #0]
    activated = false;
    335a:	4a5e      	ldr	r2, [pc, #376]	; (34d4 <main+0x1c0>)
    335c:	7013      	strb	r3, [r2, #0]
        drive_light();
    335e:	4e5e      	ldr	r6, [pc, #376]	; (34d8 <main+0x1c4>)
        bt_usart_receive_job();
    3360:	4d5e      	ldr	r5, [pc, #376]	; (34dc <main+0x1c8>)
            manage_low_power_light();
    3362:	4c5f      	ldr	r4, [pc, #380]	; (34e0 <main+0x1cc>)
    3364:	e029      	b.n	33ba <main+0xa6>
                    enter_low_power_mode();
    3366:	4b5f      	ldr	r3, [pc, #380]	; (34e4 <main+0x1d0>)
    3368:	4798      	blx	r3
    336a:	e046      	b.n	33fa <main+0xe6>
            else if (batt_reached_low_power)
    336c:	4b57      	ldr	r3, [pc, #348]	; (34cc <main+0x1b8>)
    336e:	781b      	ldrb	r3, [r3, #0]
    3370:	2b00      	cmp	r3, #0
    3372:	d042      	beq.n	33fa <main+0xe6>
                exit_low_power_mode();
    3374:	4b5c      	ldr	r3, [pc, #368]	; (34e8 <main+0x1d4>)
    3376:	4798      	blx	r3
    3378:	e03f      	b.n	33fa <main+0xe6>
                    low_power_update_app = false;
    337a:	2200      	movs	r2, #0
    337c:	4b4f      	ldr	r3, [pc, #316]	; (34bc <main+0x1a8>)
    337e:	701a      	strb	r2, [r3, #0]
                    sprintf(light_update, "<U;P=%1u;>", batt_reached_low_power);
    3380:	4b52      	ldr	r3, [pc, #328]	; (34cc <main+0x1b8>)
    3382:	781a      	ldrb	r2, [r3, #0]
    3384:	4959      	ldr	r1, [pc, #356]	; (34ec <main+0x1d8>)
    3386:	4668      	mov	r0, sp
    3388:	4b59      	ldr	r3, [pc, #356]	; (34f0 <main+0x1dc>)
    338a:	4798      	blx	r3
                    bt_usart_write_job(light_update, 8);
    338c:	2108      	movs	r1, #8
    338e:	4668      	mov	r0, sp
    3390:	4b58      	ldr	r3, [pc, #352]	; (34f4 <main+0x1e0>)
    3392:	4798      	blx	r3
    3394:	e00b      	b.n	33ae <main+0x9a>
                    get_battery_percent();
    3396:	4b58      	ldr	r3, [pc, #352]	; (34f8 <main+0x1e4>)
    3398:	4798      	blx	r3
                    sprintf(buf, "<B=%3u;>", battery_level);
    339a:	4b40      	ldr	r3, [pc, #256]	; (349c <main+0x188>)
    339c:	681a      	ldr	r2, [r3, #0]
    339e:	4957      	ldr	r1, [pc, #348]	; (34fc <main+0x1e8>)
    33a0:	4668      	mov	r0, sp
    33a2:	4b53      	ldr	r3, [pc, #332]	; (34f0 <main+0x1dc>)
    33a4:	4798      	blx	r3
                    bt_usart_write_job(buf, 8); //13 //20
    33a6:	2108      	movs	r1, #8
    33a8:	4668      	mov	r0, sp
    33aa:	4b52      	ldr	r3, [pc, #328]	; (34f4 <main+0x1e0>)
    33ac:	4798      	blx	r3
                bt_poll_check();
    33ae:	4b54      	ldr	r3, [pc, #336]	; (3500 <main+0x1ec>)
    33b0:	4798      	blx	r3
        if (bcap_enable)
    33b2:	4b43      	ldr	r3, [pc, #268]	; (34c0 <main+0x1ac>)
    33b4:	781b      	ldrb	r3, [r3, #0]
    33b6:	2b00      	cmp	r3, #0
    33b8:	d139      	bne.n	342e <main+0x11a>
        drive_light();
    33ba:	47b0      	blx	r6
        bt_usart_receive_job();
    33bc:	47a8      	blx	r5
            manage_low_power_light();
    33be:	47a0      	blx	r4
        if (tick_elapsed(bt_timer) % 1000 == 0) //1000 ~= 2 secs
    33c0:	4b50      	ldr	r3, [pc, #320]	; (3504 <main+0x1f0>)
    33c2:	6818      	ldr	r0, [r3, #0]
    33c4:	4b50      	ldr	r3, [pc, #320]	; (3508 <main+0x1f4>)
    33c6:	4798      	blx	r3
    33c8:	21fa      	movs	r1, #250	; 0xfa
    33ca:	0089      	lsls	r1, r1, #2
    33cc:	4b4f      	ldr	r3, [pc, #316]	; (350c <main+0x1f8>)
    33ce:	4798      	blx	r3
    33d0:	2900      	cmp	r1, #0
    33d2:	d1ee      	bne.n	33b2 <main+0x9e>
            bt_timer = get_tick();
    33d4:	4b4e      	ldr	r3, [pc, #312]	; (3510 <main+0x1fc>)
    33d6:	4798      	blx	r3
    33d8:	4b4a      	ldr	r3, [pc, #296]	; (3504 <main+0x1f0>)
    33da:	6018      	str	r0, [r3, #0]
            delay_ms(1);
    33dc:	2001      	movs	r0, #1
    33de:	4b4d      	ldr	r3, [pc, #308]	; (3514 <main+0x200>)
    33e0:	4798      	blx	r3
            battery_level = get_gauge_percent();
    33e2:	4b4d      	ldr	r3, [pc, #308]	; (3518 <main+0x204>)
    33e4:	4798      	blx	r3
    33e6:	4b2d      	ldr	r3, [pc, #180]	; (349c <main+0x188>)
    33e8:	6018      	str	r0, [r3, #0]
            if (battery_level < light_state.low_power_threshold)
    33ea:	4b4c      	ldr	r3, [pc, #304]	; (351c <main+0x208>)
    33ec:	885b      	ldrh	r3, [r3, #2]
    33ee:	4298      	cmp	r0, r3
    33f0:	d2bc      	bcs.n	336c <main+0x58>
                if (!batt_reached_low_power)
    33f2:	4b36      	ldr	r3, [pc, #216]	; (34cc <main+0x1b8>)
    33f4:	781b      	ldrb	r3, [r3, #0]
    33f6:	2b00      	cmp	r3, #0
    33f8:	d0b5      	beq.n	3366 <main+0x52>
            if (bt_connected)
    33fa:	4b49      	ldr	r3, [pc, #292]	; (3520 <main+0x20c>)
    33fc:	781b      	ldrb	r3, [r3, #0]
    33fe:	2b00      	cmp	r3, #0
    3400:	d0d7      	beq.n	33b2 <main+0x9e>
                if (low_power_update_app)
    3402:	4b2e      	ldr	r3, [pc, #184]	; (34bc <main+0x1a8>)
    3404:	781b      	ldrb	r3, [r3, #0]
    3406:	2b00      	cmp	r3, #0
    3408:	d1b7      	bne.n	337a <main+0x66>
                else if (bcap_update_app)
    340a:	4b2e      	ldr	r3, [pc, #184]	; (34c4 <main+0x1b0>)
    340c:	781b      	ldrb	r3, [r3, #0]
    340e:	2b00      	cmp	r3, #0
    3410:	d0c1      	beq.n	3396 <main+0x82>
                    bcap_update_app = false;
    3412:	2200      	movs	r2, #0
    3414:	4b2b      	ldr	r3, [pc, #172]	; (34c4 <main+0x1b0>)
    3416:	701a      	strb	r2, [r3, #0]
                    sprintf(light_update, "<U;L=%1u;>", light_state.mode);
    3418:	4b40      	ldr	r3, [pc, #256]	; (351c <main+0x208>)
    341a:	781a      	ldrb	r2, [r3, #0]
    341c:	4941      	ldr	r1, [pc, #260]	; (3524 <main+0x210>)
    341e:	4668      	mov	r0, sp
    3420:	4b33      	ldr	r3, [pc, #204]	; (34f0 <main+0x1dc>)
    3422:	4798      	blx	r3
                    bt_usart_write_job(light_update, 8);
    3424:	2108      	movs	r1, #8
    3426:	4668      	mov	r0, sp
    3428:	4b32      	ldr	r3, [pc, #200]	; (34f4 <main+0x1e0>)
    342a:	4798      	blx	r3
    342c:	e7bf      	b.n	33ae <main+0x9a>
            if (tick_elapsed(bcap_timer) % 100 == 0)
    342e:	4b3e      	ldr	r3, [pc, #248]	; (3528 <main+0x214>)
    3430:	6818      	ldr	r0, [r3, #0]
    3432:	4b35      	ldr	r3, [pc, #212]	; (3508 <main+0x1f4>)
    3434:	4798      	blx	r3
    3436:	2164      	movs	r1, #100	; 0x64
    3438:	4b34      	ldr	r3, [pc, #208]	; (350c <main+0x1f8>)
    343a:	4798      	blx	r3
    343c:	2900      	cmp	r1, #0
    343e:	d1bc      	bne.n	33ba <main+0xa6>
                bcap_timer = get_tick();
    3440:	4b33      	ldr	r3, [pc, #204]	; (3510 <main+0x1fc>)
    3442:	4798      	blx	r3
    3444:	4b38      	ldr	r3, [pc, #224]	; (3528 <main+0x214>)
    3446:	6018      	str	r0, [r3, #0]
                delay_ms(1);
    3448:	2001      	movs	r0, #1
    344a:	4b32      	ldr	r3, [pc, #200]	; (3514 <main+0x200>)
    344c:	4798      	blx	r3
	base->OUTCLR.reg = mask & ~level;
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    344e:	4b37      	ldr	r3, [pc, #220]	; (352c <main+0x218>)
    3450:	6a1b      	ldr	r3, [r3, #32]
                if (ioport_get_pin_level(INPUT_BCAP_PIN) == INPUT_BCAP_ACTIVE)
    3452:	01db      	lsls	r3, r3, #7
    3454:	d51a      	bpl.n	348c <main+0x178>
                    if (bcap_touch_counter < BCAP_THRESOLD_COUNTER * 2)
    3456:	4b12      	ldr	r3, [pc, #72]	; (34a0 <main+0x18c>)
    3458:	681b      	ldr	r3, [r3, #0]
    345a:	2b27      	cmp	r3, #39	; 0x27
    345c:	d8ad      	bhi.n	33ba <main+0xa6>
                        bcap_touch_counter++;
    345e:	3301      	adds	r3, #1
    3460:	4a0f      	ldr	r2, [pc, #60]	; (34a0 <main+0x18c>)
    3462:	6013      	str	r3, [r2, #0]
                        if (bcap_touch_counter == BCAP_THRESOLD_COUNTER)
    3464:	2b14      	cmp	r3, #20
    3466:	d1a8      	bne.n	33ba <main+0xa6>
                            bcap_update_app = true;
    3468:	2201      	movs	r2, #1
    346a:	4b16      	ldr	r3, [pc, #88]	; (34c4 <main+0x1b0>)
    346c:	701a      	strb	r2, [r3, #0]
                            if (light_state.mode == E_LIGHT_OFF)
    346e:	4b2b      	ldr	r3, [pc, #172]	; (351c <main+0x208>)
    3470:	781b      	ldrb	r3, [r3, #0]
    3472:	2b00      	cmp	r3, #0
    3474:	d104      	bne.n	3480 <main+0x16c>
                                change_light_mode(light_bcap_previous_mode);
    3476:	4b2e      	ldr	r3, [pc, #184]	; (3530 <main+0x21c>)
    light_state.mode = new_mode;
    3478:	781a      	ldrb	r2, [r3, #0]
    347a:	4b28      	ldr	r3, [pc, #160]	; (351c <main+0x208>)
    347c:	701a      	strb	r2, [r3, #0]
    347e:	e79c      	b.n	33ba <main+0xa6>
                                light_bcap_previous_mode = light_state.mode;
    3480:	4a2b      	ldr	r2, [pc, #172]	; (3530 <main+0x21c>)
    3482:	7013      	strb	r3, [r2, #0]
    light_state.mode = new_mode;
    3484:	2200      	movs	r2, #0
    3486:	4b25      	ldr	r3, [pc, #148]	; (351c <main+0x208>)
    3488:	701a      	strb	r2, [r3, #0]
    348a:	e796      	b.n	33ba <main+0xa6>
                    bcap_touch_counter = 0;
    348c:	2200      	movs	r2, #0
    348e:	4b04      	ldr	r3, [pc, #16]	; (34a0 <main+0x18c>)
    3490:	601a      	str	r2, [r3, #0]
    3492:	e792      	b.n	33ba <main+0xa6>
    3494:	00002e49 	.word	0x00002e49
    3498:	00002f81 	.word	0x00002f81
    349c:	20000170 	.word	0x20000170
    34a0:	2000012c 	.word	0x2000012c
    34a4:	200001ec 	.word	0x200001ec
    34a8:	200001f8 	.word	0x200001f8
    34ac:	000fffff 	.word	0x000fffff
    34b0:	20000164 	.word	0x20000164
    34b4:	2000016c 	.word	0x2000016c
    34b8:	200001c8 	.word	0x200001c8
    34bc:	20000184 	.word	0x20000184
    34c0:	20000129 	.word	0x20000129
    34c4:	200001cd 	.word	0x200001cd
    34c8:	20000174 	.word	0x20000174
    34cc:	20000168 	.word	0x20000168
    34d0:	200001c1 	.word	0x200001c1
    34d4:	20000169 	.word	0x20000169
    34d8:	000031ad 	.word	0x000031ad
    34dc:	00000345 	.word	0x00000345
    34e0:	000030d1 	.word	0x000030d1
    34e4:	00003081 	.word	0x00003081
    34e8:	000030b9 	.word	0x000030b9
    34ec:	00005b98 	.word	0x00005b98
    34f0:	00005199 	.word	0x00005199
    34f4:	0000032d 	.word	0x0000032d
    34f8:	00003269 	.word	0x00003269
    34fc:	00005bb0 	.word	0x00005bb0
    3500:	00003231 	.word	0x00003231
    3504:	200001f0 	.word	0x200001f0
    3508:	00000ced 	.word	0x00000ced
    350c:	00003641 	.word	0x00003641
    3510:	00000ce1 	.word	0x00000ce1
    3514:	0000056d 	.word	0x0000056d
    3518:	000032f9 	.word	0x000032f9
    351c:	20000178 	.word	0x20000178
    3520:	200001f7 	.word	0x200001f7
    3524:	00005ba4 	.word	0x00005ba4
    3528:	200001e4 	.word	0x200001e4
    352c:	41004400 	.word	0x41004400
    3530:	20000128 	.word	0x20000128

00003534 <__udivsi3>:
    3534:	2200      	movs	r2, #0
    3536:	0843      	lsrs	r3, r0, #1
    3538:	428b      	cmp	r3, r1
    353a:	d374      	bcc.n	3626 <__udivsi3+0xf2>
    353c:	0903      	lsrs	r3, r0, #4
    353e:	428b      	cmp	r3, r1
    3540:	d35f      	bcc.n	3602 <__udivsi3+0xce>
    3542:	0a03      	lsrs	r3, r0, #8
    3544:	428b      	cmp	r3, r1
    3546:	d344      	bcc.n	35d2 <__udivsi3+0x9e>
    3548:	0b03      	lsrs	r3, r0, #12
    354a:	428b      	cmp	r3, r1
    354c:	d328      	bcc.n	35a0 <__udivsi3+0x6c>
    354e:	0c03      	lsrs	r3, r0, #16
    3550:	428b      	cmp	r3, r1
    3552:	d30d      	bcc.n	3570 <__udivsi3+0x3c>
    3554:	22ff      	movs	r2, #255	; 0xff
    3556:	0209      	lsls	r1, r1, #8
    3558:	ba12      	rev	r2, r2
    355a:	0c03      	lsrs	r3, r0, #16
    355c:	428b      	cmp	r3, r1
    355e:	d302      	bcc.n	3566 <__udivsi3+0x32>
    3560:	1212      	asrs	r2, r2, #8
    3562:	0209      	lsls	r1, r1, #8
    3564:	d065      	beq.n	3632 <__udivsi3+0xfe>
    3566:	0b03      	lsrs	r3, r0, #12
    3568:	428b      	cmp	r3, r1
    356a:	d319      	bcc.n	35a0 <__udivsi3+0x6c>
    356c:	e000      	b.n	3570 <__udivsi3+0x3c>
    356e:	0a09      	lsrs	r1, r1, #8
    3570:	0bc3      	lsrs	r3, r0, #15
    3572:	428b      	cmp	r3, r1
    3574:	d301      	bcc.n	357a <__udivsi3+0x46>
    3576:	03cb      	lsls	r3, r1, #15
    3578:	1ac0      	subs	r0, r0, r3
    357a:	4152      	adcs	r2, r2
    357c:	0b83      	lsrs	r3, r0, #14
    357e:	428b      	cmp	r3, r1
    3580:	d301      	bcc.n	3586 <__udivsi3+0x52>
    3582:	038b      	lsls	r3, r1, #14
    3584:	1ac0      	subs	r0, r0, r3
    3586:	4152      	adcs	r2, r2
    3588:	0b43      	lsrs	r3, r0, #13
    358a:	428b      	cmp	r3, r1
    358c:	d301      	bcc.n	3592 <__udivsi3+0x5e>
    358e:	034b      	lsls	r3, r1, #13
    3590:	1ac0      	subs	r0, r0, r3
    3592:	4152      	adcs	r2, r2
    3594:	0b03      	lsrs	r3, r0, #12
    3596:	428b      	cmp	r3, r1
    3598:	d301      	bcc.n	359e <__udivsi3+0x6a>
    359a:	030b      	lsls	r3, r1, #12
    359c:	1ac0      	subs	r0, r0, r3
    359e:	4152      	adcs	r2, r2
    35a0:	0ac3      	lsrs	r3, r0, #11
    35a2:	428b      	cmp	r3, r1
    35a4:	d301      	bcc.n	35aa <__udivsi3+0x76>
    35a6:	02cb      	lsls	r3, r1, #11
    35a8:	1ac0      	subs	r0, r0, r3
    35aa:	4152      	adcs	r2, r2
    35ac:	0a83      	lsrs	r3, r0, #10
    35ae:	428b      	cmp	r3, r1
    35b0:	d301      	bcc.n	35b6 <__udivsi3+0x82>
    35b2:	028b      	lsls	r3, r1, #10
    35b4:	1ac0      	subs	r0, r0, r3
    35b6:	4152      	adcs	r2, r2
    35b8:	0a43      	lsrs	r3, r0, #9
    35ba:	428b      	cmp	r3, r1
    35bc:	d301      	bcc.n	35c2 <__udivsi3+0x8e>
    35be:	024b      	lsls	r3, r1, #9
    35c0:	1ac0      	subs	r0, r0, r3
    35c2:	4152      	adcs	r2, r2
    35c4:	0a03      	lsrs	r3, r0, #8
    35c6:	428b      	cmp	r3, r1
    35c8:	d301      	bcc.n	35ce <__udivsi3+0x9a>
    35ca:	020b      	lsls	r3, r1, #8
    35cc:	1ac0      	subs	r0, r0, r3
    35ce:	4152      	adcs	r2, r2
    35d0:	d2cd      	bcs.n	356e <__udivsi3+0x3a>
    35d2:	09c3      	lsrs	r3, r0, #7
    35d4:	428b      	cmp	r3, r1
    35d6:	d301      	bcc.n	35dc <__udivsi3+0xa8>
    35d8:	01cb      	lsls	r3, r1, #7
    35da:	1ac0      	subs	r0, r0, r3
    35dc:	4152      	adcs	r2, r2
    35de:	0983      	lsrs	r3, r0, #6
    35e0:	428b      	cmp	r3, r1
    35e2:	d301      	bcc.n	35e8 <__udivsi3+0xb4>
    35e4:	018b      	lsls	r3, r1, #6
    35e6:	1ac0      	subs	r0, r0, r3
    35e8:	4152      	adcs	r2, r2
    35ea:	0943      	lsrs	r3, r0, #5
    35ec:	428b      	cmp	r3, r1
    35ee:	d301      	bcc.n	35f4 <__udivsi3+0xc0>
    35f0:	014b      	lsls	r3, r1, #5
    35f2:	1ac0      	subs	r0, r0, r3
    35f4:	4152      	adcs	r2, r2
    35f6:	0903      	lsrs	r3, r0, #4
    35f8:	428b      	cmp	r3, r1
    35fa:	d301      	bcc.n	3600 <__udivsi3+0xcc>
    35fc:	010b      	lsls	r3, r1, #4
    35fe:	1ac0      	subs	r0, r0, r3
    3600:	4152      	adcs	r2, r2
    3602:	08c3      	lsrs	r3, r0, #3
    3604:	428b      	cmp	r3, r1
    3606:	d301      	bcc.n	360c <__udivsi3+0xd8>
    3608:	00cb      	lsls	r3, r1, #3
    360a:	1ac0      	subs	r0, r0, r3
    360c:	4152      	adcs	r2, r2
    360e:	0883      	lsrs	r3, r0, #2
    3610:	428b      	cmp	r3, r1
    3612:	d301      	bcc.n	3618 <__udivsi3+0xe4>
    3614:	008b      	lsls	r3, r1, #2
    3616:	1ac0      	subs	r0, r0, r3
    3618:	4152      	adcs	r2, r2
    361a:	0843      	lsrs	r3, r0, #1
    361c:	428b      	cmp	r3, r1
    361e:	d301      	bcc.n	3624 <__udivsi3+0xf0>
    3620:	004b      	lsls	r3, r1, #1
    3622:	1ac0      	subs	r0, r0, r3
    3624:	4152      	adcs	r2, r2
    3626:	1a41      	subs	r1, r0, r1
    3628:	d200      	bcs.n	362c <__udivsi3+0xf8>
    362a:	4601      	mov	r1, r0
    362c:	4152      	adcs	r2, r2
    362e:	4610      	mov	r0, r2
    3630:	4770      	bx	lr
    3632:	e7ff      	b.n	3634 <__udivsi3+0x100>
    3634:	b501      	push	{r0, lr}
    3636:	2000      	movs	r0, #0
    3638:	f000 f8f0 	bl	381c <__aeabi_idiv0>
    363c:	bd02      	pop	{r1, pc}
    363e:	46c0      	nop			; (mov r8, r8)

00003640 <__aeabi_uidivmod>:
    3640:	2900      	cmp	r1, #0
    3642:	d0f7      	beq.n	3634 <__udivsi3+0x100>
    3644:	e776      	b.n	3534 <__udivsi3>
    3646:	4770      	bx	lr

00003648 <__divsi3>:
    3648:	4603      	mov	r3, r0
    364a:	430b      	orrs	r3, r1
    364c:	d47f      	bmi.n	374e <__divsi3+0x106>
    364e:	2200      	movs	r2, #0
    3650:	0843      	lsrs	r3, r0, #1
    3652:	428b      	cmp	r3, r1
    3654:	d374      	bcc.n	3740 <__divsi3+0xf8>
    3656:	0903      	lsrs	r3, r0, #4
    3658:	428b      	cmp	r3, r1
    365a:	d35f      	bcc.n	371c <__divsi3+0xd4>
    365c:	0a03      	lsrs	r3, r0, #8
    365e:	428b      	cmp	r3, r1
    3660:	d344      	bcc.n	36ec <__divsi3+0xa4>
    3662:	0b03      	lsrs	r3, r0, #12
    3664:	428b      	cmp	r3, r1
    3666:	d328      	bcc.n	36ba <__divsi3+0x72>
    3668:	0c03      	lsrs	r3, r0, #16
    366a:	428b      	cmp	r3, r1
    366c:	d30d      	bcc.n	368a <__divsi3+0x42>
    366e:	22ff      	movs	r2, #255	; 0xff
    3670:	0209      	lsls	r1, r1, #8
    3672:	ba12      	rev	r2, r2
    3674:	0c03      	lsrs	r3, r0, #16
    3676:	428b      	cmp	r3, r1
    3678:	d302      	bcc.n	3680 <__divsi3+0x38>
    367a:	1212      	asrs	r2, r2, #8
    367c:	0209      	lsls	r1, r1, #8
    367e:	d065      	beq.n	374c <__divsi3+0x104>
    3680:	0b03      	lsrs	r3, r0, #12
    3682:	428b      	cmp	r3, r1
    3684:	d319      	bcc.n	36ba <__divsi3+0x72>
    3686:	e000      	b.n	368a <__divsi3+0x42>
    3688:	0a09      	lsrs	r1, r1, #8
    368a:	0bc3      	lsrs	r3, r0, #15
    368c:	428b      	cmp	r3, r1
    368e:	d301      	bcc.n	3694 <__divsi3+0x4c>
    3690:	03cb      	lsls	r3, r1, #15
    3692:	1ac0      	subs	r0, r0, r3
    3694:	4152      	adcs	r2, r2
    3696:	0b83      	lsrs	r3, r0, #14
    3698:	428b      	cmp	r3, r1
    369a:	d301      	bcc.n	36a0 <__divsi3+0x58>
    369c:	038b      	lsls	r3, r1, #14
    369e:	1ac0      	subs	r0, r0, r3
    36a0:	4152      	adcs	r2, r2
    36a2:	0b43      	lsrs	r3, r0, #13
    36a4:	428b      	cmp	r3, r1
    36a6:	d301      	bcc.n	36ac <__divsi3+0x64>
    36a8:	034b      	lsls	r3, r1, #13
    36aa:	1ac0      	subs	r0, r0, r3
    36ac:	4152      	adcs	r2, r2
    36ae:	0b03      	lsrs	r3, r0, #12
    36b0:	428b      	cmp	r3, r1
    36b2:	d301      	bcc.n	36b8 <__divsi3+0x70>
    36b4:	030b      	lsls	r3, r1, #12
    36b6:	1ac0      	subs	r0, r0, r3
    36b8:	4152      	adcs	r2, r2
    36ba:	0ac3      	lsrs	r3, r0, #11
    36bc:	428b      	cmp	r3, r1
    36be:	d301      	bcc.n	36c4 <__divsi3+0x7c>
    36c0:	02cb      	lsls	r3, r1, #11
    36c2:	1ac0      	subs	r0, r0, r3
    36c4:	4152      	adcs	r2, r2
    36c6:	0a83      	lsrs	r3, r0, #10
    36c8:	428b      	cmp	r3, r1
    36ca:	d301      	bcc.n	36d0 <__divsi3+0x88>
    36cc:	028b      	lsls	r3, r1, #10
    36ce:	1ac0      	subs	r0, r0, r3
    36d0:	4152      	adcs	r2, r2
    36d2:	0a43      	lsrs	r3, r0, #9
    36d4:	428b      	cmp	r3, r1
    36d6:	d301      	bcc.n	36dc <__divsi3+0x94>
    36d8:	024b      	lsls	r3, r1, #9
    36da:	1ac0      	subs	r0, r0, r3
    36dc:	4152      	adcs	r2, r2
    36de:	0a03      	lsrs	r3, r0, #8
    36e0:	428b      	cmp	r3, r1
    36e2:	d301      	bcc.n	36e8 <__divsi3+0xa0>
    36e4:	020b      	lsls	r3, r1, #8
    36e6:	1ac0      	subs	r0, r0, r3
    36e8:	4152      	adcs	r2, r2
    36ea:	d2cd      	bcs.n	3688 <__divsi3+0x40>
    36ec:	09c3      	lsrs	r3, r0, #7
    36ee:	428b      	cmp	r3, r1
    36f0:	d301      	bcc.n	36f6 <__divsi3+0xae>
    36f2:	01cb      	lsls	r3, r1, #7
    36f4:	1ac0      	subs	r0, r0, r3
    36f6:	4152      	adcs	r2, r2
    36f8:	0983      	lsrs	r3, r0, #6
    36fa:	428b      	cmp	r3, r1
    36fc:	d301      	bcc.n	3702 <__divsi3+0xba>
    36fe:	018b      	lsls	r3, r1, #6
    3700:	1ac0      	subs	r0, r0, r3
    3702:	4152      	adcs	r2, r2
    3704:	0943      	lsrs	r3, r0, #5
    3706:	428b      	cmp	r3, r1
    3708:	d301      	bcc.n	370e <__divsi3+0xc6>
    370a:	014b      	lsls	r3, r1, #5
    370c:	1ac0      	subs	r0, r0, r3
    370e:	4152      	adcs	r2, r2
    3710:	0903      	lsrs	r3, r0, #4
    3712:	428b      	cmp	r3, r1
    3714:	d301      	bcc.n	371a <__divsi3+0xd2>
    3716:	010b      	lsls	r3, r1, #4
    3718:	1ac0      	subs	r0, r0, r3
    371a:	4152      	adcs	r2, r2
    371c:	08c3      	lsrs	r3, r0, #3
    371e:	428b      	cmp	r3, r1
    3720:	d301      	bcc.n	3726 <__divsi3+0xde>
    3722:	00cb      	lsls	r3, r1, #3
    3724:	1ac0      	subs	r0, r0, r3
    3726:	4152      	adcs	r2, r2
    3728:	0883      	lsrs	r3, r0, #2
    372a:	428b      	cmp	r3, r1
    372c:	d301      	bcc.n	3732 <__divsi3+0xea>
    372e:	008b      	lsls	r3, r1, #2
    3730:	1ac0      	subs	r0, r0, r3
    3732:	4152      	adcs	r2, r2
    3734:	0843      	lsrs	r3, r0, #1
    3736:	428b      	cmp	r3, r1
    3738:	d301      	bcc.n	373e <__divsi3+0xf6>
    373a:	004b      	lsls	r3, r1, #1
    373c:	1ac0      	subs	r0, r0, r3
    373e:	4152      	adcs	r2, r2
    3740:	1a41      	subs	r1, r0, r1
    3742:	d200      	bcs.n	3746 <__divsi3+0xfe>
    3744:	4601      	mov	r1, r0
    3746:	4152      	adcs	r2, r2
    3748:	4610      	mov	r0, r2
    374a:	4770      	bx	lr
    374c:	e05d      	b.n	380a <__divsi3+0x1c2>
    374e:	0fca      	lsrs	r2, r1, #31
    3750:	d000      	beq.n	3754 <__divsi3+0x10c>
    3752:	4249      	negs	r1, r1
    3754:	1003      	asrs	r3, r0, #32
    3756:	d300      	bcc.n	375a <__divsi3+0x112>
    3758:	4240      	negs	r0, r0
    375a:	4053      	eors	r3, r2
    375c:	2200      	movs	r2, #0
    375e:	469c      	mov	ip, r3
    3760:	0903      	lsrs	r3, r0, #4
    3762:	428b      	cmp	r3, r1
    3764:	d32d      	bcc.n	37c2 <__divsi3+0x17a>
    3766:	0a03      	lsrs	r3, r0, #8
    3768:	428b      	cmp	r3, r1
    376a:	d312      	bcc.n	3792 <__divsi3+0x14a>
    376c:	22fc      	movs	r2, #252	; 0xfc
    376e:	0189      	lsls	r1, r1, #6
    3770:	ba12      	rev	r2, r2
    3772:	0a03      	lsrs	r3, r0, #8
    3774:	428b      	cmp	r3, r1
    3776:	d30c      	bcc.n	3792 <__divsi3+0x14a>
    3778:	0189      	lsls	r1, r1, #6
    377a:	1192      	asrs	r2, r2, #6
    377c:	428b      	cmp	r3, r1
    377e:	d308      	bcc.n	3792 <__divsi3+0x14a>
    3780:	0189      	lsls	r1, r1, #6
    3782:	1192      	asrs	r2, r2, #6
    3784:	428b      	cmp	r3, r1
    3786:	d304      	bcc.n	3792 <__divsi3+0x14a>
    3788:	0189      	lsls	r1, r1, #6
    378a:	d03a      	beq.n	3802 <__divsi3+0x1ba>
    378c:	1192      	asrs	r2, r2, #6
    378e:	e000      	b.n	3792 <__divsi3+0x14a>
    3790:	0989      	lsrs	r1, r1, #6
    3792:	09c3      	lsrs	r3, r0, #7
    3794:	428b      	cmp	r3, r1
    3796:	d301      	bcc.n	379c <__divsi3+0x154>
    3798:	01cb      	lsls	r3, r1, #7
    379a:	1ac0      	subs	r0, r0, r3
    379c:	4152      	adcs	r2, r2
    379e:	0983      	lsrs	r3, r0, #6
    37a0:	428b      	cmp	r3, r1
    37a2:	d301      	bcc.n	37a8 <__divsi3+0x160>
    37a4:	018b      	lsls	r3, r1, #6
    37a6:	1ac0      	subs	r0, r0, r3
    37a8:	4152      	adcs	r2, r2
    37aa:	0943      	lsrs	r3, r0, #5
    37ac:	428b      	cmp	r3, r1
    37ae:	d301      	bcc.n	37b4 <__divsi3+0x16c>
    37b0:	014b      	lsls	r3, r1, #5
    37b2:	1ac0      	subs	r0, r0, r3
    37b4:	4152      	adcs	r2, r2
    37b6:	0903      	lsrs	r3, r0, #4
    37b8:	428b      	cmp	r3, r1
    37ba:	d301      	bcc.n	37c0 <__divsi3+0x178>
    37bc:	010b      	lsls	r3, r1, #4
    37be:	1ac0      	subs	r0, r0, r3
    37c0:	4152      	adcs	r2, r2
    37c2:	08c3      	lsrs	r3, r0, #3
    37c4:	428b      	cmp	r3, r1
    37c6:	d301      	bcc.n	37cc <__divsi3+0x184>
    37c8:	00cb      	lsls	r3, r1, #3
    37ca:	1ac0      	subs	r0, r0, r3
    37cc:	4152      	adcs	r2, r2
    37ce:	0883      	lsrs	r3, r0, #2
    37d0:	428b      	cmp	r3, r1
    37d2:	d301      	bcc.n	37d8 <__divsi3+0x190>
    37d4:	008b      	lsls	r3, r1, #2
    37d6:	1ac0      	subs	r0, r0, r3
    37d8:	4152      	adcs	r2, r2
    37da:	d2d9      	bcs.n	3790 <__divsi3+0x148>
    37dc:	0843      	lsrs	r3, r0, #1
    37de:	428b      	cmp	r3, r1
    37e0:	d301      	bcc.n	37e6 <__divsi3+0x19e>
    37e2:	004b      	lsls	r3, r1, #1
    37e4:	1ac0      	subs	r0, r0, r3
    37e6:	4152      	adcs	r2, r2
    37e8:	1a41      	subs	r1, r0, r1
    37ea:	d200      	bcs.n	37ee <__divsi3+0x1a6>
    37ec:	4601      	mov	r1, r0
    37ee:	4663      	mov	r3, ip
    37f0:	4152      	adcs	r2, r2
    37f2:	105b      	asrs	r3, r3, #1
    37f4:	4610      	mov	r0, r2
    37f6:	d301      	bcc.n	37fc <__divsi3+0x1b4>
    37f8:	4240      	negs	r0, r0
    37fa:	2b00      	cmp	r3, #0
    37fc:	d500      	bpl.n	3800 <__divsi3+0x1b8>
    37fe:	4249      	negs	r1, r1
    3800:	4770      	bx	lr
    3802:	4663      	mov	r3, ip
    3804:	105b      	asrs	r3, r3, #1
    3806:	d300      	bcc.n	380a <__divsi3+0x1c2>
    3808:	4240      	negs	r0, r0
    380a:	b501      	push	{r0, lr}
    380c:	2000      	movs	r0, #0
    380e:	f000 f805 	bl	381c <__aeabi_idiv0>
    3812:	bd02      	pop	{r1, pc}

00003814 <__aeabi_idivmod>:
    3814:	2900      	cmp	r1, #0
    3816:	d0f8      	beq.n	380a <__divsi3+0x1c2>
    3818:	e716      	b.n	3648 <__divsi3>
    381a:	4770      	bx	lr

0000381c <__aeabi_idiv0>:
    381c:	4770      	bx	lr
    381e:	46c0      	nop			; (mov r8, r8)

00003820 <__aeabi_lmul>:
    3820:	b5f0      	push	{r4, r5, r6, r7, lr}
    3822:	46ce      	mov	lr, r9
    3824:	4647      	mov	r7, r8
    3826:	0415      	lsls	r5, r2, #16
    3828:	0c2d      	lsrs	r5, r5, #16
    382a:	002e      	movs	r6, r5
    382c:	b580      	push	{r7, lr}
    382e:	0407      	lsls	r7, r0, #16
    3830:	0c14      	lsrs	r4, r2, #16
    3832:	0c3f      	lsrs	r7, r7, #16
    3834:	4699      	mov	r9, r3
    3836:	0c03      	lsrs	r3, r0, #16
    3838:	437e      	muls	r6, r7
    383a:	435d      	muls	r5, r3
    383c:	4367      	muls	r7, r4
    383e:	4363      	muls	r3, r4
    3840:	197f      	adds	r7, r7, r5
    3842:	0c34      	lsrs	r4, r6, #16
    3844:	19e4      	adds	r4, r4, r7
    3846:	469c      	mov	ip, r3
    3848:	42a5      	cmp	r5, r4
    384a:	d903      	bls.n	3854 <__aeabi_lmul+0x34>
    384c:	2380      	movs	r3, #128	; 0x80
    384e:	025b      	lsls	r3, r3, #9
    3850:	4698      	mov	r8, r3
    3852:	44c4      	add	ip, r8
    3854:	464b      	mov	r3, r9
    3856:	4351      	muls	r1, r2
    3858:	4343      	muls	r3, r0
    385a:	0436      	lsls	r6, r6, #16
    385c:	0c36      	lsrs	r6, r6, #16
    385e:	0c25      	lsrs	r5, r4, #16
    3860:	0424      	lsls	r4, r4, #16
    3862:	4465      	add	r5, ip
    3864:	19a4      	adds	r4, r4, r6
    3866:	1859      	adds	r1, r3, r1
    3868:	1949      	adds	r1, r1, r5
    386a:	0020      	movs	r0, r4
    386c:	bc0c      	pop	{r2, r3}
    386e:	4690      	mov	r8, r2
    3870:	4699      	mov	r9, r3
    3872:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003874 <__aeabi_dadd>:
    3874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3876:	4645      	mov	r5, r8
    3878:	46de      	mov	lr, fp
    387a:	4657      	mov	r7, sl
    387c:	464e      	mov	r6, r9
    387e:	030c      	lsls	r4, r1, #12
    3880:	b5e0      	push	{r5, r6, r7, lr}
    3882:	004e      	lsls	r6, r1, #1
    3884:	0fc9      	lsrs	r1, r1, #31
    3886:	4688      	mov	r8, r1
    3888:	000d      	movs	r5, r1
    388a:	0a61      	lsrs	r1, r4, #9
    388c:	0f44      	lsrs	r4, r0, #29
    388e:	430c      	orrs	r4, r1
    3890:	00c7      	lsls	r7, r0, #3
    3892:	0319      	lsls	r1, r3, #12
    3894:	0058      	lsls	r0, r3, #1
    3896:	0fdb      	lsrs	r3, r3, #31
    3898:	469b      	mov	fp, r3
    389a:	0a4b      	lsrs	r3, r1, #9
    389c:	0f51      	lsrs	r1, r2, #29
    389e:	430b      	orrs	r3, r1
    38a0:	0d76      	lsrs	r6, r6, #21
    38a2:	0d40      	lsrs	r0, r0, #21
    38a4:	0019      	movs	r1, r3
    38a6:	00d2      	lsls	r2, r2, #3
    38a8:	45d8      	cmp	r8, fp
    38aa:	d100      	bne.n	38ae <__aeabi_dadd+0x3a>
    38ac:	e0ae      	b.n	3a0c <__aeabi_dadd+0x198>
    38ae:	1a35      	subs	r5, r6, r0
    38b0:	2d00      	cmp	r5, #0
    38b2:	dc00      	bgt.n	38b6 <__aeabi_dadd+0x42>
    38b4:	e0f6      	b.n	3aa4 <__aeabi_dadd+0x230>
    38b6:	2800      	cmp	r0, #0
    38b8:	d10f      	bne.n	38da <__aeabi_dadd+0x66>
    38ba:	4313      	orrs	r3, r2
    38bc:	d100      	bne.n	38c0 <__aeabi_dadd+0x4c>
    38be:	e0db      	b.n	3a78 <__aeabi_dadd+0x204>
    38c0:	1e6b      	subs	r3, r5, #1
    38c2:	2b00      	cmp	r3, #0
    38c4:	d000      	beq.n	38c8 <__aeabi_dadd+0x54>
    38c6:	e137      	b.n	3b38 <__aeabi_dadd+0x2c4>
    38c8:	1aba      	subs	r2, r7, r2
    38ca:	4297      	cmp	r7, r2
    38cc:	41bf      	sbcs	r7, r7
    38ce:	1a64      	subs	r4, r4, r1
    38d0:	427f      	negs	r7, r7
    38d2:	1be4      	subs	r4, r4, r7
    38d4:	2601      	movs	r6, #1
    38d6:	0017      	movs	r7, r2
    38d8:	e024      	b.n	3924 <__aeabi_dadd+0xb0>
    38da:	4bc6      	ldr	r3, [pc, #792]	; (3bf4 <__aeabi_dadd+0x380>)
    38dc:	429e      	cmp	r6, r3
    38de:	d04d      	beq.n	397c <__aeabi_dadd+0x108>
    38e0:	2380      	movs	r3, #128	; 0x80
    38e2:	041b      	lsls	r3, r3, #16
    38e4:	4319      	orrs	r1, r3
    38e6:	2d38      	cmp	r5, #56	; 0x38
    38e8:	dd00      	ble.n	38ec <__aeabi_dadd+0x78>
    38ea:	e107      	b.n	3afc <__aeabi_dadd+0x288>
    38ec:	2d1f      	cmp	r5, #31
    38ee:	dd00      	ble.n	38f2 <__aeabi_dadd+0x7e>
    38f0:	e138      	b.n	3b64 <__aeabi_dadd+0x2f0>
    38f2:	2020      	movs	r0, #32
    38f4:	1b43      	subs	r3, r0, r5
    38f6:	469a      	mov	sl, r3
    38f8:	000b      	movs	r3, r1
    38fa:	4650      	mov	r0, sl
    38fc:	4083      	lsls	r3, r0
    38fe:	4699      	mov	r9, r3
    3900:	0013      	movs	r3, r2
    3902:	4648      	mov	r0, r9
    3904:	40eb      	lsrs	r3, r5
    3906:	4318      	orrs	r0, r3
    3908:	0003      	movs	r3, r0
    390a:	4650      	mov	r0, sl
    390c:	4082      	lsls	r2, r0
    390e:	1e50      	subs	r0, r2, #1
    3910:	4182      	sbcs	r2, r0
    3912:	40e9      	lsrs	r1, r5
    3914:	431a      	orrs	r2, r3
    3916:	1aba      	subs	r2, r7, r2
    3918:	1a61      	subs	r1, r4, r1
    391a:	4297      	cmp	r7, r2
    391c:	41a4      	sbcs	r4, r4
    391e:	0017      	movs	r7, r2
    3920:	4264      	negs	r4, r4
    3922:	1b0c      	subs	r4, r1, r4
    3924:	0223      	lsls	r3, r4, #8
    3926:	d562      	bpl.n	39ee <__aeabi_dadd+0x17a>
    3928:	0264      	lsls	r4, r4, #9
    392a:	0a65      	lsrs	r5, r4, #9
    392c:	2d00      	cmp	r5, #0
    392e:	d100      	bne.n	3932 <__aeabi_dadd+0xbe>
    3930:	e0df      	b.n	3af2 <__aeabi_dadd+0x27e>
    3932:	0028      	movs	r0, r5
    3934:	f001 fbe4 	bl	5100 <__clzsi2>
    3938:	0003      	movs	r3, r0
    393a:	3b08      	subs	r3, #8
    393c:	2b1f      	cmp	r3, #31
    393e:	dd00      	ble.n	3942 <__aeabi_dadd+0xce>
    3940:	e0d2      	b.n	3ae8 <__aeabi_dadd+0x274>
    3942:	2220      	movs	r2, #32
    3944:	003c      	movs	r4, r7
    3946:	1ad2      	subs	r2, r2, r3
    3948:	409d      	lsls	r5, r3
    394a:	40d4      	lsrs	r4, r2
    394c:	409f      	lsls	r7, r3
    394e:	4325      	orrs	r5, r4
    3950:	429e      	cmp	r6, r3
    3952:	dd00      	ble.n	3956 <__aeabi_dadd+0xe2>
    3954:	e0c4      	b.n	3ae0 <__aeabi_dadd+0x26c>
    3956:	1b9e      	subs	r6, r3, r6
    3958:	1c73      	adds	r3, r6, #1
    395a:	2b1f      	cmp	r3, #31
    395c:	dd00      	ble.n	3960 <__aeabi_dadd+0xec>
    395e:	e0f1      	b.n	3b44 <__aeabi_dadd+0x2d0>
    3960:	2220      	movs	r2, #32
    3962:	0038      	movs	r0, r7
    3964:	0029      	movs	r1, r5
    3966:	1ad2      	subs	r2, r2, r3
    3968:	40d8      	lsrs	r0, r3
    396a:	4091      	lsls	r1, r2
    396c:	4097      	lsls	r7, r2
    396e:	002c      	movs	r4, r5
    3970:	4301      	orrs	r1, r0
    3972:	1e78      	subs	r0, r7, #1
    3974:	4187      	sbcs	r7, r0
    3976:	40dc      	lsrs	r4, r3
    3978:	2600      	movs	r6, #0
    397a:	430f      	orrs	r7, r1
    397c:	077b      	lsls	r3, r7, #29
    397e:	d009      	beq.n	3994 <__aeabi_dadd+0x120>
    3980:	230f      	movs	r3, #15
    3982:	403b      	ands	r3, r7
    3984:	2b04      	cmp	r3, #4
    3986:	d005      	beq.n	3994 <__aeabi_dadd+0x120>
    3988:	1d3b      	adds	r3, r7, #4
    398a:	42bb      	cmp	r3, r7
    398c:	41bf      	sbcs	r7, r7
    398e:	427f      	negs	r7, r7
    3990:	19e4      	adds	r4, r4, r7
    3992:	001f      	movs	r7, r3
    3994:	0223      	lsls	r3, r4, #8
    3996:	d52c      	bpl.n	39f2 <__aeabi_dadd+0x17e>
    3998:	4b96      	ldr	r3, [pc, #600]	; (3bf4 <__aeabi_dadd+0x380>)
    399a:	3601      	adds	r6, #1
    399c:	429e      	cmp	r6, r3
    399e:	d100      	bne.n	39a2 <__aeabi_dadd+0x12e>
    39a0:	e09a      	b.n	3ad8 <__aeabi_dadd+0x264>
    39a2:	4645      	mov	r5, r8
    39a4:	4b94      	ldr	r3, [pc, #592]	; (3bf8 <__aeabi_dadd+0x384>)
    39a6:	08ff      	lsrs	r7, r7, #3
    39a8:	401c      	ands	r4, r3
    39aa:	0760      	lsls	r0, r4, #29
    39ac:	0576      	lsls	r6, r6, #21
    39ae:	0264      	lsls	r4, r4, #9
    39b0:	4307      	orrs	r7, r0
    39b2:	0b24      	lsrs	r4, r4, #12
    39b4:	0d76      	lsrs	r6, r6, #21
    39b6:	2100      	movs	r1, #0
    39b8:	0324      	lsls	r4, r4, #12
    39ba:	0b23      	lsrs	r3, r4, #12
    39bc:	0d0c      	lsrs	r4, r1, #20
    39be:	4a8f      	ldr	r2, [pc, #572]	; (3bfc <__aeabi_dadd+0x388>)
    39c0:	0524      	lsls	r4, r4, #20
    39c2:	431c      	orrs	r4, r3
    39c4:	4014      	ands	r4, r2
    39c6:	0533      	lsls	r3, r6, #20
    39c8:	4323      	orrs	r3, r4
    39ca:	005b      	lsls	r3, r3, #1
    39cc:	07ed      	lsls	r5, r5, #31
    39ce:	085b      	lsrs	r3, r3, #1
    39d0:	432b      	orrs	r3, r5
    39d2:	0038      	movs	r0, r7
    39d4:	0019      	movs	r1, r3
    39d6:	bc3c      	pop	{r2, r3, r4, r5}
    39d8:	4690      	mov	r8, r2
    39da:	4699      	mov	r9, r3
    39dc:	46a2      	mov	sl, r4
    39de:	46ab      	mov	fp, r5
    39e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    39e2:	4664      	mov	r4, ip
    39e4:	4304      	orrs	r4, r0
    39e6:	d100      	bne.n	39ea <__aeabi_dadd+0x176>
    39e8:	e211      	b.n	3e0e <__aeabi_dadd+0x59a>
    39ea:	0004      	movs	r4, r0
    39ec:	4667      	mov	r7, ip
    39ee:	077b      	lsls	r3, r7, #29
    39f0:	d1c6      	bne.n	3980 <__aeabi_dadd+0x10c>
    39f2:	4645      	mov	r5, r8
    39f4:	0760      	lsls	r0, r4, #29
    39f6:	08ff      	lsrs	r7, r7, #3
    39f8:	4307      	orrs	r7, r0
    39fa:	08e4      	lsrs	r4, r4, #3
    39fc:	4b7d      	ldr	r3, [pc, #500]	; (3bf4 <__aeabi_dadd+0x380>)
    39fe:	429e      	cmp	r6, r3
    3a00:	d030      	beq.n	3a64 <__aeabi_dadd+0x1f0>
    3a02:	0324      	lsls	r4, r4, #12
    3a04:	0576      	lsls	r6, r6, #21
    3a06:	0b24      	lsrs	r4, r4, #12
    3a08:	0d76      	lsrs	r6, r6, #21
    3a0a:	e7d4      	b.n	39b6 <__aeabi_dadd+0x142>
    3a0c:	1a33      	subs	r3, r6, r0
    3a0e:	469a      	mov	sl, r3
    3a10:	2b00      	cmp	r3, #0
    3a12:	dd78      	ble.n	3b06 <__aeabi_dadd+0x292>
    3a14:	2800      	cmp	r0, #0
    3a16:	d031      	beq.n	3a7c <__aeabi_dadd+0x208>
    3a18:	4876      	ldr	r0, [pc, #472]	; (3bf4 <__aeabi_dadd+0x380>)
    3a1a:	4286      	cmp	r6, r0
    3a1c:	d0ae      	beq.n	397c <__aeabi_dadd+0x108>
    3a1e:	2080      	movs	r0, #128	; 0x80
    3a20:	0400      	lsls	r0, r0, #16
    3a22:	4301      	orrs	r1, r0
    3a24:	4653      	mov	r3, sl
    3a26:	2b38      	cmp	r3, #56	; 0x38
    3a28:	dc00      	bgt.n	3a2c <__aeabi_dadd+0x1b8>
    3a2a:	e0e9      	b.n	3c00 <__aeabi_dadd+0x38c>
    3a2c:	430a      	orrs	r2, r1
    3a2e:	1e51      	subs	r1, r2, #1
    3a30:	418a      	sbcs	r2, r1
    3a32:	2100      	movs	r1, #0
    3a34:	19d2      	adds	r2, r2, r7
    3a36:	42ba      	cmp	r2, r7
    3a38:	41bf      	sbcs	r7, r7
    3a3a:	1909      	adds	r1, r1, r4
    3a3c:	427c      	negs	r4, r7
    3a3e:	0017      	movs	r7, r2
    3a40:	190c      	adds	r4, r1, r4
    3a42:	0223      	lsls	r3, r4, #8
    3a44:	d5d3      	bpl.n	39ee <__aeabi_dadd+0x17a>
    3a46:	4b6b      	ldr	r3, [pc, #428]	; (3bf4 <__aeabi_dadd+0x380>)
    3a48:	3601      	adds	r6, #1
    3a4a:	429e      	cmp	r6, r3
    3a4c:	d100      	bne.n	3a50 <__aeabi_dadd+0x1dc>
    3a4e:	e13a      	b.n	3cc6 <__aeabi_dadd+0x452>
    3a50:	2001      	movs	r0, #1
    3a52:	4b69      	ldr	r3, [pc, #420]	; (3bf8 <__aeabi_dadd+0x384>)
    3a54:	401c      	ands	r4, r3
    3a56:	087b      	lsrs	r3, r7, #1
    3a58:	4007      	ands	r7, r0
    3a5a:	431f      	orrs	r7, r3
    3a5c:	07e0      	lsls	r0, r4, #31
    3a5e:	4307      	orrs	r7, r0
    3a60:	0864      	lsrs	r4, r4, #1
    3a62:	e78b      	b.n	397c <__aeabi_dadd+0x108>
    3a64:	0023      	movs	r3, r4
    3a66:	433b      	orrs	r3, r7
    3a68:	d100      	bne.n	3a6c <__aeabi_dadd+0x1f8>
    3a6a:	e1cb      	b.n	3e04 <__aeabi_dadd+0x590>
    3a6c:	2280      	movs	r2, #128	; 0x80
    3a6e:	0312      	lsls	r2, r2, #12
    3a70:	4314      	orrs	r4, r2
    3a72:	0324      	lsls	r4, r4, #12
    3a74:	0b24      	lsrs	r4, r4, #12
    3a76:	e79e      	b.n	39b6 <__aeabi_dadd+0x142>
    3a78:	002e      	movs	r6, r5
    3a7a:	e77f      	b.n	397c <__aeabi_dadd+0x108>
    3a7c:	0008      	movs	r0, r1
    3a7e:	4310      	orrs	r0, r2
    3a80:	d100      	bne.n	3a84 <__aeabi_dadd+0x210>
    3a82:	e0b4      	b.n	3bee <__aeabi_dadd+0x37a>
    3a84:	1e58      	subs	r0, r3, #1
    3a86:	2800      	cmp	r0, #0
    3a88:	d000      	beq.n	3a8c <__aeabi_dadd+0x218>
    3a8a:	e0de      	b.n	3c4a <__aeabi_dadd+0x3d6>
    3a8c:	18ba      	adds	r2, r7, r2
    3a8e:	42ba      	cmp	r2, r7
    3a90:	419b      	sbcs	r3, r3
    3a92:	1864      	adds	r4, r4, r1
    3a94:	425b      	negs	r3, r3
    3a96:	18e4      	adds	r4, r4, r3
    3a98:	0017      	movs	r7, r2
    3a9a:	2601      	movs	r6, #1
    3a9c:	0223      	lsls	r3, r4, #8
    3a9e:	d5a6      	bpl.n	39ee <__aeabi_dadd+0x17a>
    3aa0:	2602      	movs	r6, #2
    3aa2:	e7d5      	b.n	3a50 <__aeabi_dadd+0x1dc>
    3aa4:	2d00      	cmp	r5, #0
    3aa6:	d16e      	bne.n	3b86 <__aeabi_dadd+0x312>
    3aa8:	1c70      	adds	r0, r6, #1
    3aaa:	0540      	lsls	r0, r0, #21
    3aac:	0d40      	lsrs	r0, r0, #21
    3aae:	2801      	cmp	r0, #1
    3ab0:	dc00      	bgt.n	3ab4 <__aeabi_dadd+0x240>
    3ab2:	e0f9      	b.n	3ca8 <__aeabi_dadd+0x434>
    3ab4:	1ab8      	subs	r0, r7, r2
    3ab6:	4684      	mov	ip, r0
    3ab8:	4287      	cmp	r7, r0
    3aba:	4180      	sbcs	r0, r0
    3abc:	1ae5      	subs	r5, r4, r3
    3abe:	4240      	negs	r0, r0
    3ac0:	1a2d      	subs	r5, r5, r0
    3ac2:	0228      	lsls	r0, r5, #8
    3ac4:	d400      	bmi.n	3ac8 <__aeabi_dadd+0x254>
    3ac6:	e089      	b.n	3bdc <__aeabi_dadd+0x368>
    3ac8:	1bd7      	subs	r7, r2, r7
    3aca:	42ba      	cmp	r2, r7
    3acc:	4192      	sbcs	r2, r2
    3ace:	1b1c      	subs	r4, r3, r4
    3ad0:	4252      	negs	r2, r2
    3ad2:	1aa5      	subs	r5, r4, r2
    3ad4:	46d8      	mov	r8, fp
    3ad6:	e729      	b.n	392c <__aeabi_dadd+0xb8>
    3ad8:	4645      	mov	r5, r8
    3ada:	2400      	movs	r4, #0
    3adc:	2700      	movs	r7, #0
    3ade:	e76a      	b.n	39b6 <__aeabi_dadd+0x142>
    3ae0:	4c45      	ldr	r4, [pc, #276]	; (3bf8 <__aeabi_dadd+0x384>)
    3ae2:	1af6      	subs	r6, r6, r3
    3ae4:	402c      	ands	r4, r5
    3ae6:	e749      	b.n	397c <__aeabi_dadd+0x108>
    3ae8:	003d      	movs	r5, r7
    3aea:	3828      	subs	r0, #40	; 0x28
    3aec:	4085      	lsls	r5, r0
    3aee:	2700      	movs	r7, #0
    3af0:	e72e      	b.n	3950 <__aeabi_dadd+0xdc>
    3af2:	0038      	movs	r0, r7
    3af4:	f001 fb04 	bl	5100 <__clzsi2>
    3af8:	3020      	adds	r0, #32
    3afa:	e71d      	b.n	3938 <__aeabi_dadd+0xc4>
    3afc:	430a      	orrs	r2, r1
    3afe:	1e51      	subs	r1, r2, #1
    3b00:	418a      	sbcs	r2, r1
    3b02:	2100      	movs	r1, #0
    3b04:	e707      	b.n	3916 <__aeabi_dadd+0xa2>
    3b06:	2b00      	cmp	r3, #0
    3b08:	d000      	beq.n	3b0c <__aeabi_dadd+0x298>
    3b0a:	e0f3      	b.n	3cf4 <__aeabi_dadd+0x480>
    3b0c:	1c70      	adds	r0, r6, #1
    3b0e:	0543      	lsls	r3, r0, #21
    3b10:	0d5b      	lsrs	r3, r3, #21
    3b12:	2b01      	cmp	r3, #1
    3b14:	dc00      	bgt.n	3b18 <__aeabi_dadd+0x2a4>
    3b16:	e0ad      	b.n	3c74 <__aeabi_dadd+0x400>
    3b18:	4b36      	ldr	r3, [pc, #216]	; (3bf4 <__aeabi_dadd+0x380>)
    3b1a:	4298      	cmp	r0, r3
    3b1c:	d100      	bne.n	3b20 <__aeabi_dadd+0x2ac>
    3b1e:	e0d1      	b.n	3cc4 <__aeabi_dadd+0x450>
    3b20:	18ba      	adds	r2, r7, r2
    3b22:	42ba      	cmp	r2, r7
    3b24:	41bf      	sbcs	r7, r7
    3b26:	1864      	adds	r4, r4, r1
    3b28:	427f      	negs	r7, r7
    3b2a:	19e4      	adds	r4, r4, r7
    3b2c:	07e7      	lsls	r7, r4, #31
    3b2e:	0852      	lsrs	r2, r2, #1
    3b30:	4317      	orrs	r7, r2
    3b32:	0864      	lsrs	r4, r4, #1
    3b34:	0006      	movs	r6, r0
    3b36:	e721      	b.n	397c <__aeabi_dadd+0x108>
    3b38:	482e      	ldr	r0, [pc, #184]	; (3bf4 <__aeabi_dadd+0x380>)
    3b3a:	4285      	cmp	r5, r0
    3b3c:	d100      	bne.n	3b40 <__aeabi_dadd+0x2cc>
    3b3e:	e093      	b.n	3c68 <__aeabi_dadd+0x3f4>
    3b40:	001d      	movs	r5, r3
    3b42:	e6d0      	b.n	38e6 <__aeabi_dadd+0x72>
    3b44:	0029      	movs	r1, r5
    3b46:	3e1f      	subs	r6, #31
    3b48:	40f1      	lsrs	r1, r6
    3b4a:	2b20      	cmp	r3, #32
    3b4c:	d100      	bne.n	3b50 <__aeabi_dadd+0x2dc>
    3b4e:	e08d      	b.n	3c6c <__aeabi_dadd+0x3f8>
    3b50:	2240      	movs	r2, #64	; 0x40
    3b52:	1ad3      	subs	r3, r2, r3
    3b54:	409d      	lsls	r5, r3
    3b56:	432f      	orrs	r7, r5
    3b58:	1e7d      	subs	r5, r7, #1
    3b5a:	41af      	sbcs	r7, r5
    3b5c:	2400      	movs	r4, #0
    3b5e:	430f      	orrs	r7, r1
    3b60:	2600      	movs	r6, #0
    3b62:	e744      	b.n	39ee <__aeabi_dadd+0x17a>
    3b64:	002b      	movs	r3, r5
    3b66:	0008      	movs	r0, r1
    3b68:	3b20      	subs	r3, #32
    3b6a:	40d8      	lsrs	r0, r3
    3b6c:	0003      	movs	r3, r0
    3b6e:	2d20      	cmp	r5, #32
    3b70:	d100      	bne.n	3b74 <__aeabi_dadd+0x300>
    3b72:	e07d      	b.n	3c70 <__aeabi_dadd+0x3fc>
    3b74:	2040      	movs	r0, #64	; 0x40
    3b76:	1b45      	subs	r5, r0, r5
    3b78:	40a9      	lsls	r1, r5
    3b7a:	430a      	orrs	r2, r1
    3b7c:	1e51      	subs	r1, r2, #1
    3b7e:	418a      	sbcs	r2, r1
    3b80:	2100      	movs	r1, #0
    3b82:	431a      	orrs	r2, r3
    3b84:	e6c7      	b.n	3916 <__aeabi_dadd+0xa2>
    3b86:	2e00      	cmp	r6, #0
    3b88:	d050      	beq.n	3c2c <__aeabi_dadd+0x3b8>
    3b8a:	4e1a      	ldr	r6, [pc, #104]	; (3bf4 <__aeabi_dadd+0x380>)
    3b8c:	42b0      	cmp	r0, r6
    3b8e:	d057      	beq.n	3c40 <__aeabi_dadd+0x3cc>
    3b90:	2680      	movs	r6, #128	; 0x80
    3b92:	426b      	negs	r3, r5
    3b94:	4699      	mov	r9, r3
    3b96:	0436      	lsls	r6, r6, #16
    3b98:	4334      	orrs	r4, r6
    3b9a:	464b      	mov	r3, r9
    3b9c:	2b38      	cmp	r3, #56	; 0x38
    3b9e:	dd00      	ble.n	3ba2 <__aeabi_dadd+0x32e>
    3ba0:	e0d6      	b.n	3d50 <__aeabi_dadd+0x4dc>
    3ba2:	2b1f      	cmp	r3, #31
    3ba4:	dd00      	ble.n	3ba8 <__aeabi_dadd+0x334>
    3ba6:	e135      	b.n	3e14 <__aeabi_dadd+0x5a0>
    3ba8:	2620      	movs	r6, #32
    3baa:	1af5      	subs	r5, r6, r3
    3bac:	0026      	movs	r6, r4
    3bae:	40ae      	lsls	r6, r5
    3bb0:	46b2      	mov	sl, r6
    3bb2:	003e      	movs	r6, r7
    3bb4:	40de      	lsrs	r6, r3
    3bb6:	46ac      	mov	ip, r5
    3bb8:	0035      	movs	r5, r6
    3bba:	4656      	mov	r6, sl
    3bbc:	432e      	orrs	r6, r5
    3bbe:	4665      	mov	r5, ip
    3bc0:	40af      	lsls	r7, r5
    3bc2:	1e7d      	subs	r5, r7, #1
    3bc4:	41af      	sbcs	r7, r5
    3bc6:	40dc      	lsrs	r4, r3
    3bc8:	4337      	orrs	r7, r6
    3bca:	1bd7      	subs	r7, r2, r7
    3bcc:	42ba      	cmp	r2, r7
    3bce:	4192      	sbcs	r2, r2
    3bd0:	1b0c      	subs	r4, r1, r4
    3bd2:	4252      	negs	r2, r2
    3bd4:	1aa4      	subs	r4, r4, r2
    3bd6:	0006      	movs	r6, r0
    3bd8:	46d8      	mov	r8, fp
    3bda:	e6a3      	b.n	3924 <__aeabi_dadd+0xb0>
    3bdc:	4664      	mov	r4, ip
    3bde:	4667      	mov	r7, ip
    3be0:	432c      	orrs	r4, r5
    3be2:	d000      	beq.n	3be6 <__aeabi_dadd+0x372>
    3be4:	e6a2      	b.n	392c <__aeabi_dadd+0xb8>
    3be6:	2500      	movs	r5, #0
    3be8:	2600      	movs	r6, #0
    3bea:	2700      	movs	r7, #0
    3bec:	e706      	b.n	39fc <__aeabi_dadd+0x188>
    3bee:	001e      	movs	r6, r3
    3bf0:	e6c4      	b.n	397c <__aeabi_dadd+0x108>
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	000007ff 	.word	0x000007ff
    3bf8:	ff7fffff 	.word	0xff7fffff
    3bfc:	800fffff 	.word	0x800fffff
    3c00:	2b1f      	cmp	r3, #31
    3c02:	dc63      	bgt.n	3ccc <__aeabi_dadd+0x458>
    3c04:	2020      	movs	r0, #32
    3c06:	1ac3      	subs	r3, r0, r3
    3c08:	0008      	movs	r0, r1
    3c0a:	4098      	lsls	r0, r3
    3c0c:	469c      	mov	ip, r3
    3c0e:	4683      	mov	fp, r0
    3c10:	4653      	mov	r3, sl
    3c12:	0010      	movs	r0, r2
    3c14:	40d8      	lsrs	r0, r3
    3c16:	0003      	movs	r3, r0
    3c18:	4658      	mov	r0, fp
    3c1a:	4318      	orrs	r0, r3
    3c1c:	4663      	mov	r3, ip
    3c1e:	409a      	lsls	r2, r3
    3c20:	1e53      	subs	r3, r2, #1
    3c22:	419a      	sbcs	r2, r3
    3c24:	4653      	mov	r3, sl
    3c26:	4302      	orrs	r2, r0
    3c28:	40d9      	lsrs	r1, r3
    3c2a:	e703      	b.n	3a34 <__aeabi_dadd+0x1c0>
    3c2c:	0026      	movs	r6, r4
    3c2e:	433e      	orrs	r6, r7
    3c30:	d006      	beq.n	3c40 <__aeabi_dadd+0x3cc>
    3c32:	43eb      	mvns	r3, r5
    3c34:	4699      	mov	r9, r3
    3c36:	2b00      	cmp	r3, #0
    3c38:	d0c7      	beq.n	3bca <__aeabi_dadd+0x356>
    3c3a:	4e94      	ldr	r6, [pc, #592]	; (3e8c <__aeabi_dadd+0x618>)
    3c3c:	42b0      	cmp	r0, r6
    3c3e:	d1ac      	bne.n	3b9a <__aeabi_dadd+0x326>
    3c40:	000c      	movs	r4, r1
    3c42:	0017      	movs	r7, r2
    3c44:	0006      	movs	r6, r0
    3c46:	46d8      	mov	r8, fp
    3c48:	e698      	b.n	397c <__aeabi_dadd+0x108>
    3c4a:	4b90      	ldr	r3, [pc, #576]	; (3e8c <__aeabi_dadd+0x618>)
    3c4c:	459a      	cmp	sl, r3
    3c4e:	d00b      	beq.n	3c68 <__aeabi_dadd+0x3f4>
    3c50:	4682      	mov	sl, r0
    3c52:	e6e7      	b.n	3a24 <__aeabi_dadd+0x1b0>
    3c54:	2800      	cmp	r0, #0
    3c56:	d000      	beq.n	3c5a <__aeabi_dadd+0x3e6>
    3c58:	e09e      	b.n	3d98 <__aeabi_dadd+0x524>
    3c5a:	0018      	movs	r0, r3
    3c5c:	4310      	orrs	r0, r2
    3c5e:	d100      	bne.n	3c62 <__aeabi_dadd+0x3ee>
    3c60:	e0e9      	b.n	3e36 <__aeabi_dadd+0x5c2>
    3c62:	001c      	movs	r4, r3
    3c64:	0017      	movs	r7, r2
    3c66:	46d8      	mov	r8, fp
    3c68:	4e88      	ldr	r6, [pc, #544]	; (3e8c <__aeabi_dadd+0x618>)
    3c6a:	e687      	b.n	397c <__aeabi_dadd+0x108>
    3c6c:	2500      	movs	r5, #0
    3c6e:	e772      	b.n	3b56 <__aeabi_dadd+0x2e2>
    3c70:	2100      	movs	r1, #0
    3c72:	e782      	b.n	3b7a <__aeabi_dadd+0x306>
    3c74:	0023      	movs	r3, r4
    3c76:	433b      	orrs	r3, r7
    3c78:	2e00      	cmp	r6, #0
    3c7a:	d000      	beq.n	3c7e <__aeabi_dadd+0x40a>
    3c7c:	e0ab      	b.n	3dd6 <__aeabi_dadd+0x562>
    3c7e:	2b00      	cmp	r3, #0
    3c80:	d100      	bne.n	3c84 <__aeabi_dadd+0x410>
    3c82:	e0e7      	b.n	3e54 <__aeabi_dadd+0x5e0>
    3c84:	000b      	movs	r3, r1
    3c86:	4313      	orrs	r3, r2
    3c88:	d100      	bne.n	3c8c <__aeabi_dadd+0x418>
    3c8a:	e677      	b.n	397c <__aeabi_dadd+0x108>
    3c8c:	18ba      	adds	r2, r7, r2
    3c8e:	42ba      	cmp	r2, r7
    3c90:	41bf      	sbcs	r7, r7
    3c92:	1864      	adds	r4, r4, r1
    3c94:	427f      	negs	r7, r7
    3c96:	19e4      	adds	r4, r4, r7
    3c98:	0223      	lsls	r3, r4, #8
    3c9a:	d400      	bmi.n	3c9e <__aeabi_dadd+0x42a>
    3c9c:	e0f2      	b.n	3e84 <__aeabi_dadd+0x610>
    3c9e:	4b7c      	ldr	r3, [pc, #496]	; (3e90 <__aeabi_dadd+0x61c>)
    3ca0:	0017      	movs	r7, r2
    3ca2:	401c      	ands	r4, r3
    3ca4:	0006      	movs	r6, r0
    3ca6:	e669      	b.n	397c <__aeabi_dadd+0x108>
    3ca8:	0020      	movs	r0, r4
    3caa:	4338      	orrs	r0, r7
    3cac:	2e00      	cmp	r6, #0
    3cae:	d1d1      	bne.n	3c54 <__aeabi_dadd+0x3e0>
    3cb0:	2800      	cmp	r0, #0
    3cb2:	d15b      	bne.n	3d6c <__aeabi_dadd+0x4f8>
    3cb4:	001c      	movs	r4, r3
    3cb6:	4314      	orrs	r4, r2
    3cb8:	d100      	bne.n	3cbc <__aeabi_dadd+0x448>
    3cba:	e0a8      	b.n	3e0e <__aeabi_dadd+0x59a>
    3cbc:	001c      	movs	r4, r3
    3cbe:	0017      	movs	r7, r2
    3cc0:	46d8      	mov	r8, fp
    3cc2:	e65b      	b.n	397c <__aeabi_dadd+0x108>
    3cc4:	0006      	movs	r6, r0
    3cc6:	2400      	movs	r4, #0
    3cc8:	2700      	movs	r7, #0
    3cca:	e697      	b.n	39fc <__aeabi_dadd+0x188>
    3ccc:	4650      	mov	r0, sl
    3cce:	000b      	movs	r3, r1
    3cd0:	3820      	subs	r0, #32
    3cd2:	40c3      	lsrs	r3, r0
    3cd4:	4699      	mov	r9, r3
    3cd6:	4653      	mov	r3, sl
    3cd8:	2b20      	cmp	r3, #32
    3cda:	d100      	bne.n	3cde <__aeabi_dadd+0x46a>
    3cdc:	e095      	b.n	3e0a <__aeabi_dadd+0x596>
    3cde:	2340      	movs	r3, #64	; 0x40
    3ce0:	4650      	mov	r0, sl
    3ce2:	1a1b      	subs	r3, r3, r0
    3ce4:	4099      	lsls	r1, r3
    3ce6:	430a      	orrs	r2, r1
    3ce8:	1e51      	subs	r1, r2, #1
    3cea:	418a      	sbcs	r2, r1
    3cec:	464b      	mov	r3, r9
    3cee:	2100      	movs	r1, #0
    3cf0:	431a      	orrs	r2, r3
    3cf2:	e69f      	b.n	3a34 <__aeabi_dadd+0x1c0>
    3cf4:	2e00      	cmp	r6, #0
    3cf6:	d130      	bne.n	3d5a <__aeabi_dadd+0x4e6>
    3cf8:	0026      	movs	r6, r4
    3cfa:	433e      	orrs	r6, r7
    3cfc:	d067      	beq.n	3dce <__aeabi_dadd+0x55a>
    3cfe:	43db      	mvns	r3, r3
    3d00:	469a      	mov	sl, r3
    3d02:	2b00      	cmp	r3, #0
    3d04:	d01c      	beq.n	3d40 <__aeabi_dadd+0x4cc>
    3d06:	4e61      	ldr	r6, [pc, #388]	; (3e8c <__aeabi_dadd+0x618>)
    3d08:	42b0      	cmp	r0, r6
    3d0a:	d060      	beq.n	3dce <__aeabi_dadd+0x55a>
    3d0c:	4653      	mov	r3, sl
    3d0e:	2b38      	cmp	r3, #56	; 0x38
    3d10:	dd00      	ble.n	3d14 <__aeabi_dadd+0x4a0>
    3d12:	e096      	b.n	3e42 <__aeabi_dadd+0x5ce>
    3d14:	2b1f      	cmp	r3, #31
    3d16:	dd00      	ble.n	3d1a <__aeabi_dadd+0x4a6>
    3d18:	e09f      	b.n	3e5a <__aeabi_dadd+0x5e6>
    3d1a:	2620      	movs	r6, #32
    3d1c:	1af3      	subs	r3, r6, r3
    3d1e:	0026      	movs	r6, r4
    3d20:	409e      	lsls	r6, r3
    3d22:	469c      	mov	ip, r3
    3d24:	46b3      	mov	fp, r6
    3d26:	4653      	mov	r3, sl
    3d28:	003e      	movs	r6, r7
    3d2a:	40de      	lsrs	r6, r3
    3d2c:	0033      	movs	r3, r6
    3d2e:	465e      	mov	r6, fp
    3d30:	431e      	orrs	r6, r3
    3d32:	4663      	mov	r3, ip
    3d34:	409f      	lsls	r7, r3
    3d36:	1e7b      	subs	r3, r7, #1
    3d38:	419f      	sbcs	r7, r3
    3d3a:	4653      	mov	r3, sl
    3d3c:	40dc      	lsrs	r4, r3
    3d3e:	4337      	orrs	r7, r6
    3d40:	18bf      	adds	r7, r7, r2
    3d42:	4297      	cmp	r7, r2
    3d44:	4192      	sbcs	r2, r2
    3d46:	1864      	adds	r4, r4, r1
    3d48:	4252      	negs	r2, r2
    3d4a:	18a4      	adds	r4, r4, r2
    3d4c:	0006      	movs	r6, r0
    3d4e:	e678      	b.n	3a42 <__aeabi_dadd+0x1ce>
    3d50:	4327      	orrs	r7, r4
    3d52:	1e7c      	subs	r4, r7, #1
    3d54:	41a7      	sbcs	r7, r4
    3d56:	2400      	movs	r4, #0
    3d58:	e737      	b.n	3bca <__aeabi_dadd+0x356>
    3d5a:	4e4c      	ldr	r6, [pc, #304]	; (3e8c <__aeabi_dadd+0x618>)
    3d5c:	42b0      	cmp	r0, r6
    3d5e:	d036      	beq.n	3dce <__aeabi_dadd+0x55a>
    3d60:	2680      	movs	r6, #128	; 0x80
    3d62:	425b      	negs	r3, r3
    3d64:	0436      	lsls	r6, r6, #16
    3d66:	469a      	mov	sl, r3
    3d68:	4334      	orrs	r4, r6
    3d6a:	e7cf      	b.n	3d0c <__aeabi_dadd+0x498>
    3d6c:	0018      	movs	r0, r3
    3d6e:	4310      	orrs	r0, r2
    3d70:	d100      	bne.n	3d74 <__aeabi_dadd+0x500>
    3d72:	e603      	b.n	397c <__aeabi_dadd+0x108>
    3d74:	1ab8      	subs	r0, r7, r2
    3d76:	4684      	mov	ip, r0
    3d78:	4567      	cmp	r7, ip
    3d7a:	41ad      	sbcs	r5, r5
    3d7c:	1ae0      	subs	r0, r4, r3
    3d7e:	426d      	negs	r5, r5
    3d80:	1b40      	subs	r0, r0, r5
    3d82:	0205      	lsls	r5, r0, #8
    3d84:	d400      	bmi.n	3d88 <__aeabi_dadd+0x514>
    3d86:	e62c      	b.n	39e2 <__aeabi_dadd+0x16e>
    3d88:	1bd7      	subs	r7, r2, r7
    3d8a:	42ba      	cmp	r2, r7
    3d8c:	4192      	sbcs	r2, r2
    3d8e:	1b1c      	subs	r4, r3, r4
    3d90:	4252      	negs	r2, r2
    3d92:	1aa4      	subs	r4, r4, r2
    3d94:	46d8      	mov	r8, fp
    3d96:	e5f1      	b.n	397c <__aeabi_dadd+0x108>
    3d98:	0018      	movs	r0, r3
    3d9a:	4310      	orrs	r0, r2
    3d9c:	d100      	bne.n	3da0 <__aeabi_dadd+0x52c>
    3d9e:	e763      	b.n	3c68 <__aeabi_dadd+0x3f4>
    3da0:	08f8      	lsrs	r0, r7, #3
    3da2:	0767      	lsls	r7, r4, #29
    3da4:	4307      	orrs	r7, r0
    3da6:	2080      	movs	r0, #128	; 0x80
    3da8:	08e4      	lsrs	r4, r4, #3
    3daa:	0300      	lsls	r0, r0, #12
    3dac:	4204      	tst	r4, r0
    3dae:	d008      	beq.n	3dc2 <__aeabi_dadd+0x54e>
    3db0:	08dd      	lsrs	r5, r3, #3
    3db2:	4205      	tst	r5, r0
    3db4:	d105      	bne.n	3dc2 <__aeabi_dadd+0x54e>
    3db6:	08d2      	lsrs	r2, r2, #3
    3db8:	0759      	lsls	r1, r3, #29
    3dba:	4311      	orrs	r1, r2
    3dbc:	000f      	movs	r7, r1
    3dbe:	002c      	movs	r4, r5
    3dc0:	46d8      	mov	r8, fp
    3dc2:	0f7b      	lsrs	r3, r7, #29
    3dc4:	00e4      	lsls	r4, r4, #3
    3dc6:	431c      	orrs	r4, r3
    3dc8:	00ff      	lsls	r7, r7, #3
    3dca:	4e30      	ldr	r6, [pc, #192]	; (3e8c <__aeabi_dadd+0x618>)
    3dcc:	e5d6      	b.n	397c <__aeabi_dadd+0x108>
    3dce:	000c      	movs	r4, r1
    3dd0:	0017      	movs	r7, r2
    3dd2:	0006      	movs	r6, r0
    3dd4:	e5d2      	b.n	397c <__aeabi_dadd+0x108>
    3dd6:	2b00      	cmp	r3, #0
    3dd8:	d038      	beq.n	3e4c <__aeabi_dadd+0x5d8>
    3dda:	000b      	movs	r3, r1
    3ddc:	4313      	orrs	r3, r2
    3dde:	d100      	bne.n	3de2 <__aeabi_dadd+0x56e>
    3de0:	e742      	b.n	3c68 <__aeabi_dadd+0x3f4>
    3de2:	08f8      	lsrs	r0, r7, #3
    3de4:	0767      	lsls	r7, r4, #29
    3de6:	4307      	orrs	r7, r0
    3de8:	2080      	movs	r0, #128	; 0x80
    3dea:	08e4      	lsrs	r4, r4, #3
    3dec:	0300      	lsls	r0, r0, #12
    3dee:	4204      	tst	r4, r0
    3df0:	d0e7      	beq.n	3dc2 <__aeabi_dadd+0x54e>
    3df2:	08cb      	lsrs	r3, r1, #3
    3df4:	4203      	tst	r3, r0
    3df6:	d1e4      	bne.n	3dc2 <__aeabi_dadd+0x54e>
    3df8:	08d2      	lsrs	r2, r2, #3
    3dfa:	0749      	lsls	r1, r1, #29
    3dfc:	4311      	orrs	r1, r2
    3dfe:	000f      	movs	r7, r1
    3e00:	001c      	movs	r4, r3
    3e02:	e7de      	b.n	3dc2 <__aeabi_dadd+0x54e>
    3e04:	2700      	movs	r7, #0
    3e06:	2400      	movs	r4, #0
    3e08:	e5d5      	b.n	39b6 <__aeabi_dadd+0x142>
    3e0a:	2100      	movs	r1, #0
    3e0c:	e76b      	b.n	3ce6 <__aeabi_dadd+0x472>
    3e0e:	2500      	movs	r5, #0
    3e10:	2700      	movs	r7, #0
    3e12:	e5f3      	b.n	39fc <__aeabi_dadd+0x188>
    3e14:	464e      	mov	r6, r9
    3e16:	0025      	movs	r5, r4
    3e18:	3e20      	subs	r6, #32
    3e1a:	40f5      	lsrs	r5, r6
    3e1c:	464b      	mov	r3, r9
    3e1e:	002e      	movs	r6, r5
    3e20:	2b20      	cmp	r3, #32
    3e22:	d02d      	beq.n	3e80 <__aeabi_dadd+0x60c>
    3e24:	2540      	movs	r5, #64	; 0x40
    3e26:	1aed      	subs	r5, r5, r3
    3e28:	40ac      	lsls	r4, r5
    3e2a:	4327      	orrs	r7, r4
    3e2c:	1e7c      	subs	r4, r7, #1
    3e2e:	41a7      	sbcs	r7, r4
    3e30:	2400      	movs	r4, #0
    3e32:	4337      	orrs	r7, r6
    3e34:	e6c9      	b.n	3bca <__aeabi_dadd+0x356>
    3e36:	2480      	movs	r4, #128	; 0x80
    3e38:	2500      	movs	r5, #0
    3e3a:	0324      	lsls	r4, r4, #12
    3e3c:	4e13      	ldr	r6, [pc, #76]	; (3e8c <__aeabi_dadd+0x618>)
    3e3e:	2700      	movs	r7, #0
    3e40:	e5dc      	b.n	39fc <__aeabi_dadd+0x188>
    3e42:	4327      	orrs	r7, r4
    3e44:	1e7c      	subs	r4, r7, #1
    3e46:	41a7      	sbcs	r7, r4
    3e48:	2400      	movs	r4, #0
    3e4a:	e779      	b.n	3d40 <__aeabi_dadd+0x4cc>
    3e4c:	000c      	movs	r4, r1
    3e4e:	0017      	movs	r7, r2
    3e50:	4e0e      	ldr	r6, [pc, #56]	; (3e8c <__aeabi_dadd+0x618>)
    3e52:	e593      	b.n	397c <__aeabi_dadd+0x108>
    3e54:	000c      	movs	r4, r1
    3e56:	0017      	movs	r7, r2
    3e58:	e590      	b.n	397c <__aeabi_dadd+0x108>
    3e5a:	4656      	mov	r6, sl
    3e5c:	0023      	movs	r3, r4
    3e5e:	3e20      	subs	r6, #32
    3e60:	40f3      	lsrs	r3, r6
    3e62:	4699      	mov	r9, r3
    3e64:	4653      	mov	r3, sl
    3e66:	2b20      	cmp	r3, #32
    3e68:	d00e      	beq.n	3e88 <__aeabi_dadd+0x614>
    3e6a:	2340      	movs	r3, #64	; 0x40
    3e6c:	4656      	mov	r6, sl
    3e6e:	1b9b      	subs	r3, r3, r6
    3e70:	409c      	lsls	r4, r3
    3e72:	4327      	orrs	r7, r4
    3e74:	1e7c      	subs	r4, r7, #1
    3e76:	41a7      	sbcs	r7, r4
    3e78:	464b      	mov	r3, r9
    3e7a:	2400      	movs	r4, #0
    3e7c:	431f      	orrs	r7, r3
    3e7e:	e75f      	b.n	3d40 <__aeabi_dadd+0x4cc>
    3e80:	2400      	movs	r4, #0
    3e82:	e7d2      	b.n	3e2a <__aeabi_dadd+0x5b6>
    3e84:	0017      	movs	r7, r2
    3e86:	e5b2      	b.n	39ee <__aeabi_dadd+0x17a>
    3e88:	2400      	movs	r4, #0
    3e8a:	e7f2      	b.n	3e72 <__aeabi_dadd+0x5fe>
    3e8c:	000007ff 	.word	0x000007ff
    3e90:	ff7fffff 	.word	0xff7fffff

00003e94 <__aeabi_ddiv>:
    3e94:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e96:	4657      	mov	r7, sl
    3e98:	4645      	mov	r5, r8
    3e9a:	46de      	mov	lr, fp
    3e9c:	464e      	mov	r6, r9
    3e9e:	b5e0      	push	{r5, r6, r7, lr}
    3ea0:	004c      	lsls	r4, r1, #1
    3ea2:	030e      	lsls	r6, r1, #12
    3ea4:	b087      	sub	sp, #28
    3ea6:	4683      	mov	fp, r0
    3ea8:	4692      	mov	sl, r2
    3eaa:	001d      	movs	r5, r3
    3eac:	4680      	mov	r8, r0
    3eae:	0b36      	lsrs	r6, r6, #12
    3eb0:	0d64      	lsrs	r4, r4, #21
    3eb2:	0fcf      	lsrs	r7, r1, #31
    3eb4:	2c00      	cmp	r4, #0
    3eb6:	d04f      	beq.n	3f58 <__aeabi_ddiv+0xc4>
    3eb8:	4b6f      	ldr	r3, [pc, #444]	; (4078 <__aeabi_ddiv+0x1e4>)
    3eba:	429c      	cmp	r4, r3
    3ebc:	d035      	beq.n	3f2a <__aeabi_ddiv+0x96>
    3ebe:	2380      	movs	r3, #128	; 0x80
    3ec0:	0f42      	lsrs	r2, r0, #29
    3ec2:	041b      	lsls	r3, r3, #16
    3ec4:	00f6      	lsls	r6, r6, #3
    3ec6:	4313      	orrs	r3, r2
    3ec8:	4333      	orrs	r3, r6
    3eca:	4699      	mov	r9, r3
    3ecc:	00c3      	lsls	r3, r0, #3
    3ece:	4698      	mov	r8, r3
    3ed0:	4b6a      	ldr	r3, [pc, #424]	; (407c <__aeabi_ddiv+0x1e8>)
    3ed2:	2600      	movs	r6, #0
    3ed4:	469c      	mov	ip, r3
    3ed6:	2300      	movs	r3, #0
    3ed8:	4464      	add	r4, ip
    3eda:	9303      	str	r3, [sp, #12]
    3edc:	032b      	lsls	r3, r5, #12
    3ede:	0b1b      	lsrs	r3, r3, #12
    3ee0:	469b      	mov	fp, r3
    3ee2:	006b      	lsls	r3, r5, #1
    3ee4:	0fed      	lsrs	r5, r5, #31
    3ee6:	4650      	mov	r0, sl
    3ee8:	0d5b      	lsrs	r3, r3, #21
    3eea:	9501      	str	r5, [sp, #4]
    3eec:	d05e      	beq.n	3fac <__aeabi_ddiv+0x118>
    3eee:	4a62      	ldr	r2, [pc, #392]	; (4078 <__aeabi_ddiv+0x1e4>)
    3ef0:	4293      	cmp	r3, r2
    3ef2:	d053      	beq.n	3f9c <__aeabi_ddiv+0x108>
    3ef4:	465a      	mov	r2, fp
    3ef6:	00d1      	lsls	r1, r2, #3
    3ef8:	2280      	movs	r2, #128	; 0x80
    3efa:	0f40      	lsrs	r0, r0, #29
    3efc:	0412      	lsls	r2, r2, #16
    3efe:	4302      	orrs	r2, r0
    3f00:	430a      	orrs	r2, r1
    3f02:	4693      	mov	fp, r2
    3f04:	4652      	mov	r2, sl
    3f06:	00d1      	lsls	r1, r2, #3
    3f08:	4a5c      	ldr	r2, [pc, #368]	; (407c <__aeabi_ddiv+0x1e8>)
    3f0a:	4694      	mov	ip, r2
    3f0c:	2200      	movs	r2, #0
    3f0e:	4463      	add	r3, ip
    3f10:	0038      	movs	r0, r7
    3f12:	4068      	eors	r0, r5
    3f14:	4684      	mov	ip, r0
    3f16:	9002      	str	r0, [sp, #8]
    3f18:	1ae4      	subs	r4, r4, r3
    3f1a:	4316      	orrs	r6, r2
    3f1c:	2e0f      	cmp	r6, #15
    3f1e:	d900      	bls.n	3f22 <__aeabi_ddiv+0x8e>
    3f20:	e0b4      	b.n	408c <__aeabi_ddiv+0x1f8>
    3f22:	4b57      	ldr	r3, [pc, #348]	; (4080 <__aeabi_ddiv+0x1ec>)
    3f24:	00b6      	lsls	r6, r6, #2
    3f26:	599b      	ldr	r3, [r3, r6]
    3f28:	469f      	mov	pc, r3
    3f2a:	0003      	movs	r3, r0
    3f2c:	4333      	orrs	r3, r6
    3f2e:	4699      	mov	r9, r3
    3f30:	d16c      	bne.n	400c <__aeabi_ddiv+0x178>
    3f32:	2300      	movs	r3, #0
    3f34:	4698      	mov	r8, r3
    3f36:	3302      	adds	r3, #2
    3f38:	2608      	movs	r6, #8
    3f3a:	9303      	str	r3, [sp, #12]
    3f3c:	e7ce      	b.n	3edc <__aeabi_ddiv+0x48>
    3f3e:	46cb      	mov	fp, r9
    3f40:	4641      	mov	r1, r8
    3f42:	9a03      	ldr	r2, [sp, #12]
    3f44:	9701      	str	r7, [sp, #4]
    3f46:	2a02      	cmp	r2, #2
    3f48:	d165      	bne.n	4016 <__aeabi_ddiv+0x182>
    3f4a:	9b01      	ldr	r3, [sp, #4]
    3f4c:	4c4a      	ldr	r4, [pc, #296]	; (4078 <__aeabi_ddiv+0x1e4>)
    3f4e:	469c      	mov	ip, r3
    3f50:	2300      	movs	r3, #0
    3f52:	2200      	movs	r2, #0
    3f54:	4698      	mov	r8, r3
    3f56:	e06b      	b.n	4030 <__aeabi_ddiv+0x19c>
    3f58:	0003      	movs	r3, r0
    3f5a:	4333      	orrs	r3, r6
    3f5c:	4699      	mov	r9, r3
    3f5e:	d04e      	beq.n	3ffe <__aeabi_ddiv+0x16a>
    3f60:	2e00      	cmp	r6, #0
    3f62:	d100      	bne.n	3f66 <__aeabi_ddiv+0xd2>
    3f64:	e1bc      	b.n	42e0 <__aeabi_ddiv+0x44c>
    3f66:	0030      	movs	r0, r6
    3f68:	f001 f8ca 	bl	5100 <__clzsi2>
    3f6c:	0003      	movs	r3, r0
    3f6e:	3b0b      	subs	r3, #11
    3f70:	2b1c      	cmp	r3, #28
    3f72:	dd00      	ble.n	3f76 <__aeabi_ddiv+0xe2>
    3f74:	e1ac      	b.n	42d0 <__aeabi_ddiv+0x43c>
    3f76:	221d      	movs	r2, #29
    3f78:	1ad3      	subs	r3, r2, r3
    3f7a:	465a      	mov	r2, fp
    3f7c:	0001      	movs	r1, r0
    3f7e:	40da      	lsrs	r2, r3
    3f80:	3908      	subs	r1, #8
    3f82:	408e      	lsls	r6, r1
    3f84:	0013      	movs	r3, r2
    3f86:	4333      	orrs	r3, r6
    3f88:	4699      	mov	r9, r3
    3f8a:	465b      	mov	r3, fp
    3f8c:	408b      	lsls	r3, r1
    3f8e:	4698      	mov	r8, r3
    3f90:	2300      	movs	r3, #0
    3f92:	4c3c      	ldr	r4, [pc, #240]	; (4084 <__aeabi_ddiv+0x1f0>)
    3f94:	2600      	movs	r6, #0
    3f96:	1a24      	subs	r4, r4, r0
    3f98:	9303      	str	r3, [sp, #12]
    3f9a:	e79f      	b.n	3edc <__aeabi_ddiv+0x48>
    3f9c:	4651      	mov	r1, sl
    3f9e:	465a      	mov	r2, fp
    3fa0:	4311      	orrs	r1, r2
    3fa2:	d129      	bne.n	3ff8 <__aeabi_ddiv+0x164>
    3fa4:	2200      	movs	r2, #0
    3fa6:	4693      	mov	fp, r2
    3fa8:	3202      	adds	r2, #2
    3faa:	e7b1      	b.n	3f10 <__aeabi_ddiv+0x7c>
    3fac:	4659      	mov	r1, fp
    3fae:	4301      	orrs	r1, r0
    3fb0:	d01e      	beq.n	3ff0 <__aeabi_ddiv+0x15c>
    3fb2:	465b      	mov	r3, fp
    3fb4:	2b00      	cmp	r3, #0
    3fb6:	d100      	bne.n	3fba <__aeabi_ddiv+0x126>
    3fb8:	e19e      	b.n	42f8 <__aeabi_ddiv+0x464>
    3fba:	4658      	mov	r0, fp
    3fbc:	f001 f8a0 	bl	5100 <__clzsi2>
    3fc0:	0003      	movs	r3, r0
    3fc2:	3b0b      	subs	r3, #11
    3fc4:	2b1c      	cmp	r3, #28
    3fc6:	dd00      	ble.n	3fca <__aeabi_ddiv+0x136>
    3fc8:	e18f      	b.n	42ea <__aeabi_ddiv+0x456>
    3fca:	0002      	movs	r2, r0
    3fcc:	4659      	mov	r1, fp
    3fce:	3a08      	subs	r2, #8
    3fd0:	4091      	lsls	r1, r2
    3fd2:	468b      	mov	fp, r1
    3fd4:	211d      	movs	r1, #29
    3fd6:	1acb      	subs	r3, r1, r3
    3fd8:	4651      	mov	r1, sl
    3fda:	40d9      	lsrs	r1, r3
    3fdc:	000b      	movs	r3, r1
    3fde:	4659      	mov	r1, fp
    3fe0:	430b      	orrs	r3, r1
    3fe2:	4651      	mov	r1, sl
    3fe4:	469b      	mov	fp, r3
    3fe6:	4091      	lsls	r1, r2
    3fe8:	4b26      	ldr	r3, [pc, #152]	; (4084 <__aeabi_ddiv+0x1f0>)
    3fea:	2200      	movs	r2, #0
    3fec:	1a1b      	subs	r3, r3, r0
    3fee:	e78f      	b.n	3f10 <__aeabi_ddiv+0x7c>
    3ff0:	2300      	movs	r3, #0
    3ff2:	2201      	movs	r2, #1
    3ff4:	469b      	mov	fp, r3
    3ff6:	e78b      	b.n	3f10 <__aeabi_ddiv+0x7c>
    3ff8:	4651      	mov	r1, sl
    3ffa:	2203      	movs	r2, #3
    3ffc:	e788      	b.n	3f10 <__aeabi_ddiv+0x7c>
    3ffe:	2300      	movs	r3, #0
    4000:	4698      	mov	r8, r3
    4002:	3301      	adds	r3, #1
    4004:	2604      	movs	r6, #4
    4006:	2400      	movs	r4, #0
    4008:	9303      	str	r3, [sp, #12]
    400a:	e767      	b.n	3edc <__aeabi_ddiv+0x48>
    400c:	2303      	movs	r3, #3
    400e:	46b1      	mov	r9, r6
    4010:	9303      	str	r3, [sp, #12]
    4012:	260c      	movs	r6, #12
    4014:	e762      	b.n	3edc <__aeabi_ddiv+0x48>
    4016:	2a03      	cmp	r2, #3
    4018:	d100      	bne.n	401c <__aeabi_ddiv+0x188>
    401a:	e25c      	b.n	44d6 <__aeabi_ddiv+0x642>
    401c:	9b01      	ldr	r3, [sp, #4]
    401e:	2a01      	cmp	r2, #1
    4020:	d000      	beq.n	4024 <__aeabi_ddiv+0x190>
    4022:	e1e4      	b.n	43ee <__aeabi_ddiv+0x55a>
    4024:	4013      	ands	r3, r2
    4026:	469c      	mov	ip, r3
    4028:	2300      	movs	r3, #0
    402a:	2400      	movs	r4, #0
    402c:	2200      	movs	r2, #0
    402e:	4698      	mov	r8, r3
    4030:	2100      	movs	r1, #0
    4032:	0312      	lsls	r2, r2, #12
    4034:	0b13      	lsrs	r3, r2, #12
    4036:	0d0a      	lsrs	r2, r1, #20
    4038:	0512      	lsls	r2, r2, #20
    403a:	431a      	orrs	r2, r3
    403c:	0523      	lsls	r3, r4, #20
    403e:	4c12      	ldr	r4, [pc, #72]	; (4088 <__aeabi_ddiv+0x1f4>)
    4040:	4640      	mov	r0, r8
    4042:	4022      	ands	r2, r4
    4044:	4313      	orrs	r3, r2
    4046:	4662      	mov	r2, ip
    4048:	005b      	lsls	r3, r3, #1
    404a:	07d2      	lsls	r2, r2, #31
    404c:	085b      	lsrs	r3, r3, #1
    404e:	4313      	orrs	r3, r2
    4050:	0019      	movs	r1, r3
    4052:	b007      	add	sp, #28
    4054:	bc3c      	pop	{r2, r3, r4, r5}
    4056:	4690      	mov	r8, r2
    4058:	4699      	mov	r9, r3
    405a:	46a2      	mov	sl, r4
    405c:	46ab      	mov	fp, r5
    405e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4060:	2300      	movs	r3, #0
    4062:	2280      	movs	r2, #128	; 0x80
    4064:	469c      	mov	ip, r3
    4066:	0312      	lsls	r2, r2, #12
    4068:	4698      	mov	r8, r3
    406a:	4c03      	ldr	r4, [pc, #12]	; (4078 <__aeabi_ddiv+0x1e4>)
    406c:	e7e0      	b.n	4030 <__aeabi_ddiv+0x19c>
    406e:	2300      	movs	r3, #0
    4070:	4c01      	ldr	r4, [pc, #4]	; (4078 <__aeabi_ddiv+0x1e4>)
    4072:	2200      	movs	r2, #0
    4074:	4698      	mov	r8, r3
    4076:	e7db      	b.n	4030 <__aeabi_ddiv+0x19c>
    4078:	000007ff 	.word	0x000007ff
    407c:	fffffc01 	.word	0xfffffc01
    4080:	00005bbc 	.word	0x00005bbc
    4084:	fffffc0d 	.word	0xfffffc0d
    4088:	800fffff 	.word	0x800fffff
    408c:	45d9      	cmp	r9, fp
    408e:	d900      	bls.n	4092 <__aeabi_ddiv+0x1fe>
    4090:	e139      	b.n	4306 <__aeabi_ddiv+0x472>
    4092:	d100      	bne.n	4096 <__aeabi_ddiv+0x202>
    4094:	e134      	b.n	4300 <__aeabi_ddiv+0x46c>
    4096:	2300      	movs	r3, #0
    4098:	4646      	mov	r6, r8
    409a:	464d      	mov	r5, r9
    409c:	469a      	mov	sl, r3
    409e:	3c01      	subs	r4, #1
    40a0:	465b      	mov	r3, fp
    40a2:	0e0a      	lsrs	r2, r1, #24
    40a4:	021b      	lsls	r3, r3, #8
    40a6:	431a      	orrs	r2, r3
    40a8:	020b      	lsls	r3, r1, #8
    40aa:	0c17      	lsrs	r7, r2, #16
    40ac:	9303      	str	r3, [sp, #12]
    40ae:	0413      	lsls	r3, r2, #16
    40b0:	0c1b      	lsrs	r3, r3, #16
    40b2:	0039      	movs	r1, r7
    40b4:	0028      	movs	r0, r5
    40b6:	4690      	mov	r8, r2
    40b8:	9301      	str	r3, [sp, #4]
    40ba:	f7ff fa3b 	bl	3534 <__udivsi3>
    40be:	0002      	movs	r2, r0
    40c0:	9b01      	ldr	r3, [sp, #4]
    40c2:	4683      	mov	fp, r0
    40c4:	435a      	muls	r2, r3
    40c6:	0028      	movs	r0, r5
    40c8:	0039      	movs	r1, r7
    40ca:	4691      	mov	r9, r2
    40cc:	f7ff fab8 	bl	3640 <__aeabi_uidivmod>
    40d0:	0c35      	lsrs	r5, r6, #16
    40d2:	0409      	lsls	r1, r1, #16
    40d4:	430d      	orrs	r5, r1
    40d6:	45a9      	cmp	r9, r5
    40d8:	d90d      	bls.n	40f6 <__aeabi_ddiv+0x262>
    40da:	465b      	mov	r3, fp
    40dc:	4445      	add	r5, r8
    40de:	3b01      	subs	r3, #1
    40e0:	45a8      	cmp	r8, r5
    40e2:	d900      	bls.n	40e6 <__aeabi_ddiv+0x252>
    40e4:	e13a      	b.n	435c <__aeabi_ddiv+0x4c8>
    40e6:	45a9      	cmp	r9, r5
    40e8:	d800      	bhi.n	40ec <__aeabi_ddiv+0x258>
    40ea:	e137      	b.n	435c <__aeabi_ddiv+0x4c8>
    40ec:	2302      	movs	r3, #2
    40ee:	425b      	negs	r3, r3
    40f0:	469c      	mov	ip, r3
    40f2:	4445      	add	r5, r8
    40f4:	44e3      	add	fp, ip
    40f6:	464b      	mov	r3, r9
    40f8:	1aeb      	subs	r3, r5, r3
    40fa:	0039      	movs	r1, r7
    40fc:	0018      	movs	r0, r3
    40fe:	9304      	str	r3, [sp, #16]
    4100:	f7ff fa18 	bl	3534 <__udivsi3>
    4104:	9b01      	ldr	r3, [sp, #4]
    4106:	0005      	movs	r5, r0
    4108:	4343      	muls	r3, r0
    410a:	0039      	movs	r1, r7
    410c:	9804      	ldr	r0, [sp, #16]
    410e:	4699      	mov	r9, r3
    4110:	f7ff fa96 	bl	3640 <__aeabi_uidivmod>
    4114:	0433      	lsls	r3, r6, #16
    4116:	0409      	lsls	r1, r1, #16
    4118:	0c1b      	lsrs	r3, r3, #16
    411a:	430b      	orrs	r3, r1
    411c:	4599      	cmp	r9, r3
    411e:	d909      	bls.n	4134 <__aeabi_ddiv+0x2a0>
    4120:	4443      	add	r3, r8
    4122:	1e6a      	subs	r2, r5, #1
    4124:	4598      	cmp	r8, r3
    4126:	d900      	bls.n	412a <__aeabi_ddiv+0x296>
    4128:	e11a      	b.n	4360 <__aeabi_ddiv+0x4cc>
    412a:	4599      	cmp	r9, r3
    412c:	d800      	bhi.n	4130 <__aeabi_ddiv+0x29c>
    412e:	e117      	b.n	4360 <__aeabi_ddiv+0x4cc>
    4130:	3d02      	subs	r5, #2
    4132:	4443      	add	r3, r8
    4134:	464a      	mov	r2, r9
    4136:	1a9b      	subs	r3, r3, r2
    4138:	465a      	mov	r2, fp
    413a:	0412      	lsls	r2, r2, #16
    413c:	432a      	orrs	r2, r5
    413e:	9903      	ldr	r1, [sp, #12]
    4140:	4693      	mov	fp, r2
    4142:	0c10      	lsrs	r0, r2, #16
    4144:	0c0a      	lsrs	r2, r1, #16
    4146:	4691      	mov	r9, r2
    4148:	0409      	lsls	r1, r1, #16
    414a:	465a      	mov	r2, fp
    414c:	0c09      	lsrs	r1, r1, #16
    414e:	464e      	mov	r6, r9
    4150:	000d      	movs	r5, r1
    4152:	0412      	lsls	r2, r2, #16
    4154:	0c12      	lsrs	r2, r2, #16
    4156:	4345      	muls	r5, r0
    4158:	9105      	str	r1, [sp, #20]
    415a:	4351      	muls	r1, r2
    415c:	4372      	muls	r2, r6
    415e:	4370      	muls	r0, r6
    4160:	1952      	adds	r2, r2, r5
    4162:	0c0e      	lsrs	r6, r1, #16
    4164:	18b2      	adds	r2, r6, r2
    4166:	4295      	cmp	r5, r2
    4168:	d903      	bls.n	4172 <__aeabi_ddiv+0x2de>
    416a:	2580      	movs	r5, #128	; 0x80
    416c:	026d      	lsls	r5, r5, #9
    416e:	46ac      	mov	ip, r5
    4170:	4460      	add	r0, ip
    4172:	0c15      	lsrs	r5, r2, #16
    4174:	0409      	lsls	r1, r1, #16
    4176:	0412      	lsls	r2, r2, #16
    4178:	0c09      	lsrs	r1, r1, #16
    417a:	1828      	adds	r0, r5, r0
    417c:	1852      	adds	r2, r2, r1
    417e:	4283      	cmp	r3, r0
    4180:	d200      	bcs.n	4184 <__aeabi_ddiv+0x2f0>
    4182:	e0ce      	b.n	4322 <__aeabi_ddiv+0x48e>
    4184:	d100      	bne.n	4188 <__aeabi_ddiv+0x2f4>
    4186:	e0c8      	b.n	431a <__aeabi_ddiv+0x486>
    4188:	1a1d      	subs	r5, r3, r0
    418a:	4653      	mov	r3, sl
    418c:	1a9e      	subs	r6, r3, r2
    418e:	45b2      	cmp	sl, r6
    4190:	4192      	sbcs	r2, r2
    4192:	4252      	negs	r2, r2
    4194:	1aab      	subs	r3, r5, r2
    4196:	469a      	mov	sl, r3
    4198:	4598      	cmp	r8, r3
    419a:	d100      	bne.n	419e <__aeabi_ddiv+0x30a>
    419c:	e117      	b.n	43ce <__aeabi_ddiv+0x53a>
    419e:	0039      	movs	r1, r7
    41a0:	0018      	movs	r0, r3
    41a2:	f7ff f9c7 	bl	3534 <__udivsi3>
    41a6:	9b01      	ldr	r3, [sp, #4]
    41a8:	0005      	movs	r5, r0
    41aa:	4343      	muls	r3, r0
    41ac:	0039      	movs	r1, r7
    41ae:	4650      	mov	r0, sl
    41b0:	9304      	str	r3, [sp, #16]
    41b2:	f7ff fa45 	bl	3640 <__aeabi_uidivmod>
    41b6:	9804      	ldr	r0, [sp, #16]
    41b8:	040b      	lsls	r3, r1, #16
    41ba:	0c31      	lsrs	r1, r6, #16
    41bc:	4319      	orrs	r1, r3
    41be:	4288      	cmp	r0, r1
    41c0:	d909      	bls.n	41d6 <__aeabi_ddiv+0x342>
    41c2:	4441      	add	r1, r8
    41c4:	1e6b      	subs	r3, r5, #1
    41c6:	4588      	cmp	r8, r1
    41c8:	d900      	bls.n	41cc <__aeabi_ddiv+0x338>
    41ca:	e107      	b.n	43dc <__aeabi_ddiv+0x548>
    41cc:	4288      	cmp	r0, r1
    41ce:	d800      	bhi.n	41d2 <__aeabi_ddiv+0x33e>
    41d0:	e104      	b.n	43dc <__aeabi_ddiv+0x548>
    41d2:	3d02      	subs	r5, #2
    41d4:	4441      	add	r1, r8
    41d6:	9b04      	ldr	r3, [sp, #16]
    41d8:	1acb      	subs	r3, r1, r3
    41da:	0018      	movs	r0, r3
    41dc:	0039      	movs	r1, r7
    41de:	9304      	str	r3, [sp, #16]
    41e0:	f7ff f9a8 	bl	3534 <__udivsi3>
    41e4:	9b01      	ldr	r3, [sp, #4]
    41e6:	4682      	mov	sl, r0
    41e8:	4343      	muls	r3, r0
    41ea:	0039      	movs	r1, r7
    41ec:	9804      	ldr	r0, [sp, #16]
    41ee:	9301      	str	r3, [sp, #4]
    41f0:	f7ff fa26 	bl	3640 <__aeabi_uidivmod>
    41f4:	9801      	ldr	r0, [sp, #4]
    41f6:	040b      	lsls	r3, r1, #16
    41f8:	0431      	lsls	r1, r6, #16
    41fa:	0c09      	lsrs	r1, r1, #16
    41fc:	4319      	orrs	r1, r3
    41fe:	4288      	cmp	r0, r1
    4200:	d90d      	bls.n	421e <__aeabi_ddiv+0x38a>
    4202:	4653      	mov	r3, sl
    4204:	4441      	add	r1, r8
    4206:	3b01      	subs	r3, #1
    4208:	4588      	cmp	r8, r1
    420a:	d900      	bls.n	420e <__aeabi_ddiv+0x37a>
    420c:	e0e8      	b.n	43e0 <__aeabi_ddiv+0x54c>
    420e:	4288      	cmp	r0, r1
    4210:	d800      	bhi.n	4214 <__aeabi_ddiv+0x380>
    4212:	e0e5      	b.n	43e0 <__aeabi_ddiv+0x54c>
    4214:	2302      	movs	r3, #2
    4216:	425b      	negs	r3, r3
    4218:	469c      	mov	ip, r3
    421a:	4441      	add	r1, r8
    421c:	44e2      	add	sl, ip
    421e:	9b01      	ldr	r3, [sp, #4]
    4220:	042d      	lsls	r5, r5, #16
    4222:	1ace      	subs	r6, r1, r3
    4224:	4651      	mov	r1, sl
    4226:	4329      	orrs	r1, r5
    4228:	9d05      	ldr	r5, [sp, #20]
    422a:	464f      	mov	r7, r9
    422c:	002a      	movs	r2, r5
    422e:	040b      	lsls	r3, r1, #16
    4230:	0c08      	lsrs	r0, r1, #16
    4232:	0c1b      	lsrs	r3, r3, #16
    4234:	435a      	muls	r2, r3
    4236:	4345      	muls	r5, r0
    4238:	437b      	muls	r3, r7
    423a:	4378      	muls	r0, r7
    423c:	195b      	adds	r3, r3, r5
    423e:	0c17      	lsrs	r7, r2, #16
    4240:	18fb      	adds	r3, r7, r3
    4242:	429d      	cmp	r5, r3
    4244:	d903      	bls.n	424e <__aeabi_ddiv+0x3ba>
    4246:	2580      	movs	r5, #128	; 0x80
    4248:	026d      	lsls	r5, r5, #9
    424a:	46ac      	mov	ip, r5
    424c:	4460      	add	r0, ip
    424e:	0c1d      	lsrs	r5, r3, #16
    4250:	0412      	lsls	r2, r2, #16
    4252:	041b      	lsls	r3, r3, #16
    4254:	0c12      	lsrs	r2, r2, #16
    4256:	1828      	adds	r0, r5, r0
    4258:	189b      	adds	r3, r3, r2
    425a:	4286      	cmp	r6, r0
    425c:	d200      	bcs.n	4260 <__aeabi_ddiv+0x3cc>
    425e:	e093      	b.n	4388 <__aeabi_ddiv+0x4f4>
    4260:	d100      	bne.n	4264 <__aeabi_ddiv+0x3d0>
    4262:	e08e      	b.n	4382 <__aeabi_ddiv+0x4ee>
    4264:	2301      	movs	r3, #1
    4266:	4319      	orrs	r1, r3
    4268:	4ba0      	ldr	r3, [pc, #640]	; (44ec <__aeabi_ddiv+0x658>)
    426a:	18e3      	adds	r3, r4, r3
    426c:	2b00      	cmp	r3, #0
    426e:	dc00      	bgt.n	4272 <__aeabi_ddiv+0x3de>
    4270:	e099      	b.n	43a6 <__aeabi_ddiv+0x512>
    4272:	074a      	lsls	r2, r1, #29
    4274:	d000      	beq.n	4278 <__aeabi_ddiv+0x3e4>
    4276:	e09e      	b.n	43b6 <__aeabi_ddiv+0x522>
    4278:	465a      	mov	r2, fp
    427a:	01d2      	lsls	r2, r2, #7
    427c:	d506      	bpl.n	428c <__aeabi_ddiv+0x3f8>
    427e:	465a      	mov	r2, fp
    4280:	4b9b      	ldr	r3, [pc, #620]	; (44f0 <__aeabi_ddiv+0x65c>)
    4282:	401a      	ands	r2, r3
    4284:	2380      	movs	r3, #128	; 0x80
    4286:	4693      	mov	fp, r2
    4288:	00db      	lsls	r3, r3, #3
    428a:	18e3      	adds	r3, r4, r3
    428c:	4a99      	ldr	r2, [pc, #612]	; (44f4 <__aeabi_ddiv+0x660>)
    428e:	4293      	cmp	r3, r2
    4290:	dd68      	ble.n	4364 <__aeabi_ddiv+0x4d0>
    4292:	2301      	movs	r3, #1
    4294:	9a02      	ldr	r2, [sp, #8]
    4296:	4c98      	ldr	r4, [pc, #608]	; (44f8 <__aeabi_ddiv+0x664>)
    4298:	401a      	ands	r2, r3
    429a:	2300      	movs	r3, #0
    429c:	4694      	mov	ip, r2
    429e:	4698      	mov	r8, r3
    42a0:	2200      	movs	r2, #0
    42a2:	e6c5      	b.n	4030 <__aeabi_ddiv+0x19c>
    42a4:	2280      	movs	r2, #128	; 0x80
    42a6:	464b      	mov	r3, r9
    42a8:	0312      	lsls	r2, r2, #12
    42aa:	4213      	tst	r3, r2
    42ac:	d00a      	beq.n	42c4 <__aeabi_ddiv+0x430>
    42ae:	465b      	mov	r3, fp
    42b0:	4213      	tst	r3, r2
    42b2:	d106      	bne.n	42c2 <__aeabi_ddiv+0x42e>
    42b4:	431a      	orrs	r2, r3
    42b6:	0312      	lsls	r2, r2, #12
    42b8:	0b12      	lsrs	r2, r2, #12
    42ba:	46ac      	mov	ip, r5
    42bc:	4688      	mov	r8, r1
    42be:	4c8e      	ldr	r4, [pc, #568]	; (44f8 <__aeabi_ddiv+0x664>)
    42c0:	e6b6      	b.n	4030 <__aeabi_ddiv+0x19c>
    42c2:	464b      	mov	r3, r9
    42c4:	431a      	orrs	r2, r3
    42c6:	0312      	lsls	r2, r2, #12
    42c8:	0b12      	lsrs	r2, r2, #12
    42ca:	46bc      	mov	ip, r7
    42cc:	4c8a      	ldr	r4, [pc, #552]	; (44f8 <__aeabi_ddiv+0x664>)
    42ce:	e6af      	b.n	4030 <__aeabi_ddiv+0x19c>
    42d0:	0003      	movs	r3, r0
    42d2:	465a      	mov	r2, fp
    42d4:	3b28      	subs	r3, #40	; 0x28
    42d6:	409a      	lsls	r2, r3
    42d8:	2300      	movs	r3, #0
    42da:	4691      	mov	r9, r2
    42dc:	4698      	mov	r8, r3
    42de:	e657      	b.n	3f90 <__aeabi_ddiv+0xfc>
    42e0:	4658      	mov	r0, fp
    42e2:	f000 ff0d 	bl	5100 <__clzsi2>
    42e6:	3020      	adds	r0, #32
    42e8:	e640      	b.n	3f6c <__aeabi_ddiv+0xd8>
    42ea:	0003      	movs	r3, r0
    42ec:	4652      	mov	r2, sl
    42ee:	3b28      	subs	r3, #40	; 0x28
    42f0:	409a      	lsls	r2, r3
    42f2:	2100      	movs	r1, #0
    42f4:	4693      	mov	fp, r2
    42f6:	e677      	b.n	3fe8 <__aeabi_ddiv+0x154>
    42f8:	f000 ff02 	bl	5100 <__clzsi2>
    42fc:	3020      	adds	r0, #32
    42fe:	e65f      	b.n	3fc0 <__aeabi_ddiv+0x12c>
    4300:	4588      	cmp	r8, r1
    4302:	d200      	bcs.n	4306 <__aeabi_ddiv+0x472>
    4304:	e6c7      	b.n	4096 <__aeabi_ddiv+0x202>
    4306:	464b      	mov	r3, r9
    4308:	07de      	lsls	r6, r3, #31
    430a:	085d      	lsrs	r5, r3, #1
    430c:	4643      	mov	r3, r8
    430e:	085b      	lsrs	r3, r3, #1
    4310:	431e      	orrs	r6, r3
    4312:	4643      	mov	r3, r8
    4314:	07db      	lsls	r3, r3, #31
    4316:	469a      	mov	sl, r3
    4318:	e6c2      	b.n	40a0 <__aeabi_ddiv+0x20c>
    431a:	2500      	movs	r5, #0
    431c:	4592      	cmp	sl, r2
    431e:	d300      	bcc.n	4322 <__aeabi_ddiv+0x48e>
    4320:	e733      	b.n	418a <__aeabi_ddiv+0x2f6>
    4322:	9e03      	ldr	r6, [sp, #12]
    4324:	4659      	mov	r1, fp
    4326:	46b4      	mov	ip, r6
    4328:	44e2      	add	sl, ip
    432a:	45b2      	cmp	sl, r6
    432c:	41ad      	sbcs	r5, r5
    432e:	426d      	negs	r5, r5
    4330:	4445      	add	r5, r8
    4332:	18eb      	adds	r3, r5, r3
    4334:	3901      	subs	r1, #1
    4336:	4598      	cmp	r8, r3
    4338:	d207      	bcs.n	434a <__aeabi_ddiv+0x4b6>
    433a:	4298      	cmp	r0, r3
    433c:	d900      	bls.n	4340 <__aeabi_ddiv+0x4ac>
    433e:	e07f      	b.n	4440 <__aeabi_ddiv+0x5ac>
    4340:	d100      	bne.n	4344 <__aeabi_ddiv+0x4b0>
    4342:	e0bc      	b.n	44be <__aeabi_ddiv+0x62a>
    4344:	1a1d      	subs	r5, r3, r0
    4346:	468b      	mov	fp, r1
    4348:	e71f      	b.n	418a <__aeabi_ddiv+0x2f6>
    434a:	4598      	cmp	r8, r3
    434c:	d1fa      	bne.n	4344 <__aeabi_ddiv+0x4b0>
    434e:	9d03      	ldr	r5, [sp, #12]
    4350:	4555      	cmp	r5, sl
    4352:	d9f2      	bls.n	433a <__aeabi_ddiv+0x4a6>
    4354:	4643      	mov	r3, r8
    4356:	468b      	mov	fp, r1
    4358:	1a1d      	subs	r5, r3, r0
    435a:	e716      	b.n	418a <__aeabi_ddiv+0x2f6>
    435c:	469b      	mov	fp, r3
    435e:	e6ca      	b.n	40f6 <__aeabi_ddiv+0x262>
    4360:	0015      	movs	r5, r2
    4362:	e6e7      	b.n	4134 <__aeabi_ddiv+0x2a0>
    4364:	465a      	mov	r2, fp
    4366:	08c9      	lsrs	r1, r1, #3
    4368:	0752      	lsls	r2, r2, #29
    436a:	430a      	orrs	r2, r1
    436c:	055b      	lsls	r3, r3, #21
    436e:	4690      	mov	r8, r2
    4370:	0d5c      	lsrs	r4, r3, #21
    4372:	465a      	mov	r2, fp
    4374:	2301      	movs	r3, #1
    4376:	9902      	ldr	r1, [sp, #8]
    4378:	0252      	lsls	r2, r2, #9
    437a:	4019      	ands	r1, r3
    437c:	0b12      	lsrs	r2, r2, #12
    437e:	468c      	mov	ip, r1
    4380:	e656      	b.n	4030 <__aeabi_ddiv+0x19c>
    4382:	2b00      	cmp	r3, #0
    4384:	d100      	bne.n	4388 <__aeabi_ddiv+0x4f4>
    4386:	e76f      	b.n	4268 <__aeabi_ddiv+0x3d4>
    4388:	4446      	add	r6, r8
    438a:	1e4a      	subs	r2, r1, #1
    438c:	45b0      	cmp	r8, r6
    438e:	d929      	bls.n	43e4 <__aeabi_ddiv+0x550>
    4390:	0011      	movs	r1, r2
    4392:	4286      	cmp	r6, r0
    4394:	d000      	beq.n	4398 <__aeabi_ddiv+0x504>
    4396:	e765      	b.n	4264 <__aeabi_ddiv+0x3d0>
    4398:	9a03      	ldr	r2, [sp, #12]
    439a:	4293      	cmp	r3, r2
    439c:	d000      	beq.n	43a0 <__aeabi_ddiv+0x50c>
    439e:	e761      	b.n	4264 <__aeabi_ddiv+0x3d0>
    43a0:	e762      	b.n	4268 <__aeabi_ddiv+0x3d4>
    43a2:	2101      	movs	r1, #1
    43a4:	4249      	negs	r1, r1
    43a6:	2001      	movs	r0, #1
    43a8:	1ac2      	subs	r2, r0, r3
    43aa:	2a38      	cmp	r2, #56	; 0x38
    43ac:	dd21      	ble.n	43f2 <__aeabi_ddiv+0x55e>
    43ae:	9b02      	ldr	r3, [sp, #8]
    43b0:	4003      	ands	r3, r0
    43b2:	469c      	mov	ip, r3
    43b4:	e638      	b.n	4028 <__aeabi_ddiv+0x194>
    43b6:	220f      	movs	r2, #15
    43b8:	400a      	ands	r2, r1
    43ba:	2a04      	cmp	r2, #4
    43bc:	d100      	bne.n	43c0 <__aeabi_ddiv+0x52c>
    43be:	e75b      	b.n	4278 <__aeabi_ddiv+0x3e4>
    43c0:	000a      	movs	r2, r1
    43c2:	1d11      	adds	r1, r2, #4
    43c4:	4291      	cmp	r1, r2
    43c6:	4192      	sbcs	r2, r2
    43c8:	4252      	negs	r2, r2
    43ca:	4493      	add	fp, r2
    43cc:	e754      	b.n	4278 <__aeabi_ddiv+0x3e4>
    43ce:	4b47      	ldr	r3, [pc, #284]	; (44ec <__aeabi_ddiv+0x658>)
    43d0:	18e3      	adds	r3, r4, r3
    43d2:	2b00      	cmp	r3, #0
    43d4:	dde5      	ble.n	43a2 <__aeabi_ddiv+0x50e>
    43d6:	2201      	movs	r2, #1
    43d8:	4252      	negs	r2, r2
    43da:	e7f2      	b.n	43c2 <__aeabi_ddiv+0x52e>
    43dc:	001d      	movs	r5, r3
    43de:	e6fa      	b.n	41d6 <__aeabi_ddiv+0x342>
    43e0:	469a      	mov	sl, r3
    43e2:	e71c      	b.n	421e <__aeabi_ddiv+0x38a>
    43e4:	42b0      	cmp	r0, r6
    43e6:	d839      	bhi.n	445c <__aeabi_ddiv+0x5c8>
    43e8:	d06e      	beq.n	44c8 <__aeabi_ddiv+0x634>
    43ea:	0011      	movs	r1, r2
    43ec:	e73a      	b.n	4264 <__aeabi_ddiv+0x3d0>
    43ee:	9302      	str	r3, [sp, #8]
    43f0:	e73a      	b.n	4268 <__aeabi_ddiv+0x3d4>
    43f2:	2a1f      	cmp	r2, #31
    43f4:	dc3c      	bgt.n	4470 <__aeabi_ddiv+0x5dc>
    43f6:	2320      	movs	r3, #32
    43f8:	1a9b      	subs	r3, r3, r2
    43fa:	000c      	movs	r4, r1
    43fc:	4658      	mov	r0, fp
    43fe:	4099      	lsls	r1, r3
    4400:	4098      	lsls	r0, r3
    4402:	1e4b      	subs	r3, r1, #1
    4404:	4199      	sbcs	r1, r3
    4406:	465b      	mov	r3, fp
    4408:	40d4      	lsrs	r4, r2
    440a:	40d3      	lsrs	r3, r2
    440c:	4320      	orrs	r0, r4
    440e:	4308      	orrs	r0, r1
    4410:	001a      	movs	r2, r3
    4412:	0743      	lsls	r3, r0, #29
    4414:	d009      	beq.n	442a <__aeabi_ddiv+0x596>
    4416:	230f      	movs	r3, #15
    4418:	4003      	ands	r3, r0
    441a:	2b04      	cmp	r3, #4
    441c:	d005      	beq.n	442a <__aeabi_ddiv+0x596>
    441e:	0001      	movs	r1, r0
    4420:	1d08      	adds	r0, r1, #4
    4422:	4288      	cmp	r0, r1
    4424:	419b      	sbcs	r3, r3
    4426:	425b      	negs	r3, r3
    4428:	18d2      	adds	r2, r2, r3
    442a:	0213      	lsls	r3, r2, #8
    442c:	d53a      	bpl.n	44a4 <__aeabi_ddiv+0x610>
    442e:	2301      	movs	r3, #1
    4430:	9a02      	ldr	r2, [sp, #8]
    4432:	2401      	movs	r4, #1
    4434:	401a      	ands	r2, r3
    4436:	2300      	movs	r3, #0
    4438:	4694      	mov	ip, r2
    443a:	4698      	mov	r8, r3
    443c:	2200      	movs	r2, #0
    443e:	e5f7      	b.n	4030 <__aeabi_ddiv+0x19c>
    4440:	2102      	movs	r1, #2
    4442:	4249      	negs	r1, r1
    4444:	468c      	mov	ip, r1
    4446:	9d03      	ldr	r5, [sp, #12]
    4448:	44e3      	add	fp, ip
    444a:	46ac      	mov	ip, r5
    444c:	44e2      	add	sl, ip
    444e:	45aa      	cmp	sl, r5
    4450:	41ad      	sbcs	r5, r5
    4452:	426d      	negs	r5, r5
    4454:	4445      	add	r5, r8
    4456:	18ed      	adds	r5, r5, r3
    4458:	1a2d      	subs	r5, r5, r0
    445a:	e696      	b.n	418a <__aeabi_ddiv+0x2f6>
    445c:	1e8a      	subs	r2, r1, #2
    445e:	9903      	ldr	r1, [sp, #12]
    4460:	004d      	lsls	r5, r1, #1
    4462:	428d      	cmp	r5, r1
    4464:	4189      	sbcs	r1, r1
    4466:	4249      	negs	r1, r1
    4468:	4441      	add	r1, r8
    446a:	1876      	adds	r6, r6, r1
    446c:	9503      	str	r5, [sp, #12]
    446e:	e78f      	b.n	4390 <__aeabi_ddiv+0x4fc>
    4470:	201f      	movs	r0, #31
    4472:	4240      	negs	r0, r0
    4474:	1ac3      	subs	r3, r0, r3
    4476:	4658      	mov	r0, fp
    4478:	40d8      	lsrs	r0, r3
    447a:	0003      	movs	r3, r0
    447c:	2a20      	cmp	r2, #32
    447e:	d028      	beq.n	44d2 <__aeabi_ddiv+0x63e>
    4480:	2040      	movs	r0, #64	; 0x40
    4482:	465d      	mov	r5, fp
    4484:	1a82      	subs	r2, r0, r2
    4486:	4095      	lsls	r5, r2
    4488:	4329      	orrs	r1, r5
    448a:	1e4a      	subs	r2, r1, #1
    448c:	4191      	sbcs	r1, r2
    448e:	4319      	orrs	r1, r3
    4490:	2307      	movs	r3, #7
    4492:	2200      	movs	r2, #0
    4494:	400b      	ands	r3, r1
    4496:	d009      	beq.n	44ac <__aeabi_ddiv+0x618>
    4498:	230f      	movs	r3, #15
    449a:	2200      	movs	r2, #0
    449c:	400b      	ands	r3, r1
    449e:	0008      	movs	r0, r1
    44a0:	2b04      	cmp	r3, #4
    44a2:	d1bd      	bne.n	4420 <__aeabi_ddiv+0x58c>
    44a4:	0001      	movs	r1, r0
    44a6:	0753      	lsls	r3, r2, #29
    44a8:	0252      	lsls	r2, r2, #9
    44aa:	0b12      	lsrs	r2, r2, #12
    44ac:	08c9      	lsrs	r1, r1, #3
    44ae:	4319      	orrs	r1, r3
    44b0:	2301      	movs	r3, #1
    44b2:	4688      	mov	r8, r1
    44b4:	9902      	ldr	r1, [sp, #8]
    44b6:	2400      	movs	r4, #0
    44b8:	4019      	ands	r1, r3
    44ba:	468c      	mov	ip, r1
    44bc:	e5b8      	b.n	4030 <__aeabi_ddiv+0x19c>
    44be:	4552      	cmp	r2, sl
    44c0:	d8be      	bhi.n	4440 <__aeabi_ddiv+0x5ac>
    44c2:	468b      	mov	fp, r1
    44c4:	2500      	movs	r5, #0
    44c6:	e660      	b.n	418a <__aeabi_ddiv+0x2f6>
    44c8:	9d03      	ldr	r5, [sp, #12]
    44ca:	429d      	cmp	r5, r3
    44cc:	d3c6      	bcc.n	445c <__aeabi_ddiv+0x5c8>
    44ce:	0011      	movs	r1, r2
    44d0:	e762      	b.n	4398 <__aeabi_ddiv+0x504>
    44d2:	2500      	movs	r5, #0
    44d4:	e7d8      	b.n	4488 <__aeabi_ddiv+0x5f4>
    44d6:	2280      	movs	r2, #128	; 0x80
    44d8:	465b      	mov	r3, fp
    44da:	0312      	lsls	r2, r2, #12
    44dc:	431a      	orrs	r2, r3
    44de:	9b01      	ldr	r3, [sp, #4]
    44e0:	0312      	lsls	r2, r2, #12
    44e2:	0b12      	lsrs	r2, r2, #12
    44e4:	469c      	mov	ip, r3
    44e6:	4688      	mov	r8, r1
    44e8:	4c03      	ldr	r4, [pc, #12]	; (44f8 <__aeabi_ddiv+0x664>)
    44ea:	e5a1      	b.n	4030 <__aeabi_ddiv+0x19c>
    44ec:	000003ff 	.word	0x000003ff
    44f0:	feffffff 	.word	0xfeffffff
    44f4:	000007fe 	.word	0x000007fe
    44f8:	000007ff 	.word	0x000007ff

000044fc <__aeabi_dmul>:
    44fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    44fe:	4657      	mov	r7, sl
    4500:	4645      	mov	r5, r8
    4502:	46de      	mov	lr, fp
    4504:	464e      	mov	r6, r9
    4506:	b5e0      	push	{r5, r6, r7, lr}
    4508:	030c      	lsls	r4, r1, #12
    450a:	4698      	mov	r8, r3
    450c:	004e      	lsls	r6, r1, #1
    450e:	0b23      	lsrs	r3, r4, #12
    4510:	b087      	sub	sp, #28
    4512:	0007      	movs	r7, r0
    4514:	4692      	mov	sl, r2
    4516:	469b      	mov	fp, r3
    4518:	0d76      	lsrs	r6, r6, #21
    451a:	0fcd      	lsrs	r5, r1, #31
    451c:	2e00      	cmp	r6, #0
    451e:	d06b      	beq.n	45f8 <__aeabi_dmul+0xfc>
    4520:	4b6d      	ldr	r3, [pc, #436]	; (46d8 <__aeabi_dmul+0x1dc>)
    4522:	429e      	cmp	r6, r3
    4524:	d035      	beq.n	4592 <__aeabi_dmul+0x96>
    4526:	2480      	movs	r4, #128	; 0x80
    4528:	465b      	mov	r3, fp
    452a:	0f42      	lsrs	r2, r0, #29
    452c:	0424      	lsls	r4, r4, #16
    452e:	00db      	lsls	r3, r3, #3
    4530:	4314      	orrs	r4, r2
    4532:	431c      	orrs	r4, r3
    4534:	00c3      	lsls	r3, r0, #3
    4536:	4699      	mov	r9, r3
    4538:	4b68      	ldr	r3, [pc, #416]	; (46dc <__aeabi_dmul+0x1e0>)
    453a:	46a3      	mov	fp, r4
    453c:	469c      	mov	ip, r3
    453e:	2300      	movs	r3, #0
    4540:	2700      	movs	r7, #0
    4542:	4466      	add	r6, ip
    4544:	9302      	str	r3, [sp, #8]
    4546:	4643      	mov	r3, r8
    4548:	031c      	lsls	r4, r3, #12
    454a:	005a      	lsls	r2, r3, #1
    454c:	0fdb      	lsrs	r3, r3, #31
    454e:	4650      	mov	r0, sl
    4550:	0b24      	lsrs	r4, r4, #12
    4552:	0d52      	lsrs	r2, r2, #21
    4554:	4698      	mov	r8, r3
    4556:	d100      	bne.n	455a <__aeabi_dmul+0x5e>
    4558:	e076      	b.n	4648 <__aeabi_dmul+0x14c>
    455a:	4b5f      	ldr	r3, [pc, #380]	; (46d8 <__aeabi_dmul+0x1dc>)
    455c:	429a      	cmp	r2, r3
    455e:	d06d      	beq.n	463c <__aeabi_dmul+0x140>
    4560:	2380      	movs	r3, #128	; 0x80
    4562:	0f41      	lsrs	r1, r0, #29
    4564:	041b      	lsls	r3, r3, #16
    4566:	430b      	orrs	r3, r1
    4568:	495c      	ldr	r1, [pc, #368]	; (46dc <__aeabi_dmul+0x1e0>)
    456a:	00e4      	lsls	r4, r4, #3
    456c:	468c      	mov	ip, r1
    456e:	431c      	orrs	r4, r3
    4570:	00c3      	lsls	r3, r0, #3
    4572:	2000      	movs	r0, #0
    4574:	4462      	add	r2, ip
    4576:	4641      	mov	r1, r8
    4578:	18b6      	adds	r6, r6, r2
    457a:	4069      	eors	r1, r5
    457c:	1c72      	adds	r2, r6, #1
    457e:	9101      	str	r1, [sp, #4]
    4580:	4694      	mov	ip, r2
    4582:	4307      	orrs	r7, r0
    4584:	2f0f      	cmp	r7, #15
    4586:	d900      	bls.n	458a <__aeabi_dmul+0x8e>
    4588:	e0b0      	b.n	46ec <__aeabi_dmul+0x1f0>
    458a:	4a55      	ldr	r2, [pc, #340]	; (46e0 <__aeabi_dmul+0x1e4>)
    458c:	00bf      	lsls	r7, r7, #2
    458e:	59d2      	ldr	r2, [r2, r7]
    4590:	4697      	mov	pc, r2
    4592:	465b      	mov	r3, fp
    4594:	4303      	orrs	r3, r0
    4596:	4699      	mov	r9, r3
    4598:	d000      	beq.n	459c <__aeabi_dmul+0xa0>
    459a:	e087      	b.n	46ac <__aeabi_dmul+0x1b0>
    459c:	2300      	movs	r3, #0
    459e:	469b      	mov	fp, r3
    45a0:	3302      	adds	r3, #2
    45a2:	2708      	movs	r7, #8
    45a4:	9302      	str	r3, [sp, #8]
    45a6:	e7ce      	b.n	4546 <__aeabi_dmul+0x4a>
    45a8:	4642      	mov	r2, r8
    45aa:	9201      	str	r2, [sp, #4]
    45ac:	2802      	cmp	r0, #2
    45ae:	d067      	beq.n	4680 <__aeabi_dmul+0x184>
    45b0:	2803      	cmp	r0, #3
    45b2:	d100      	bne.n	45b6 <__aeabi_dmul+0xba>
    45b4:	e20e      	b.n	49d4 <__aeabi_dmul+0x4d8>
    45b6:	2801      	cmp	r0, #1
    45b8:	d000      	beq.n	45bc <__aeabi_dmul+0xc0>
    45ba:	e162      	b.n	4882 <__aeabi_dmul+0x386>
    45bc:	2300      	movs	r3, #0
    45be:	2400      	movs	r4, #0
    45c0:	2200      	movs	r2, #0
    45c2:	4699      	mov	r9, r3
    45c4:	9901      	ldr	r1, [sp, #4]
    45c6:	4001      	ands	r1, r0
    45c8:	b2cd      	uxtb	r5, r1
    45ca:	2100      	movs	r1, #0
    45cc:	0312      	lsls	r2, r2, #12
    45ce:	0d0b      	lsrs	r3, r1, #20
    45d0:	0b12      	lsrs	r2, r2, #12
    45d2:	051b      	lsls	r3, r3, #20
    45d4:	4313      	orrs	r3, r2
    45d6:	4a43      	ldr	r2, [pc, #268]	; (46e4 <__aeabi_dmul+0x1e8>)
    45d8:	0524      	lsls	r4, r4, #20
    45da:	4013      	ands	r3, r2
    45dc:	431c      	orrs	r4, r3
    45de:	0064      	lsls	r4, r4, #1
    45e0:	07ed      	lsls	r5, r5, #31
    45e2:	0864      	lsrs	r4, r4, #1
    45e4:	432c      	orrs	r4, r5
    45e6:	4648      	mov	r0, r9
    45e8:	0021      	movs	r1, r4
    45ea:	b007      	add	sp, #28
    45ec:	bc3c      	pop	{r2, r3, r4, r5}
    45ee:	4690      	mov	r8, r2
    45f0:	4699      	mov	r9, r3
    45f2:	46a2      	mov	sl, r4
    45f4:	46ab      	mov	fp, r5
    45f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45f8:	4303      	orrs	r3, r0
    45fa:	4699      	mov	r9, r3
    45fc:	d04f      	beq.n	469e <__aeabi_dmul+0x1a2>
    45fe:	465b      	mov	r3, fp
    4600:	2b00      	cmp	r3, #0
    4602:	d100      	bne.n	4606 <__aeabi_dmul+0x10a>
    4604:	e189      	b.n	491a <__aeabi_dmul+0x41e>
    4606:	4658      	mov	r0, fp
    4608:	f000 fd7a 	bl	5100 <__clzsi2>
    460c:	0003      	movs	r3, r0
    460e:	3b0b      	subs	r3, #11
    4610:	2b1c      	cmp	r3, #28
    4612:	dd00      	ble.n	4616 <__aeabi_dmul+0x11a>
    4614:	e17a      	b.n	490c <__aeabi_dmul+0x410>
    4616:	221d      	movs	r2, #29
    4618:	1ad3      	subs	r3, r2, r3
    461a:	003a      	movs	r2, r7
    461c:	0001      	movs	r1, r0
    461e:	465c      	mov	r4, fp
    4620:	40da      	lsrs	r2, r3
    4622:	3908      	subs	r1, #8
    4624:	408c      	lsls	r4, r1
    4626:	0013      	movs	r3, r2
    4628:	408f      	lsls	r7, r1
    462a:	4323      	orrs	r3, r4
    462c:	469b      	mov	fp, r3
    462e:	46b9      	mov	r9, r7
    4630:	2300      	movs	r3, #0
    4632:	4e2d      	ldr	r6, [pc, #180]	; (46e8 <__aeabi_dmul+0x1ec>)
    4634:	2700      	movs	r7, #0
    4636:	1a36      	subs	r6, r6, r0
    4638:	9302      	str	r3, [sp, #8]
    463a:	e784      	b.n	4546 <__aeabi_dmul+0x4a>
    463c:	4653      	mov	r3, sl
    463e:	4323      	orrs	r3, r4
    4640:	d12a      	bne.n	4698 <__aeabi_dmul+0x19c>
    4642:	2400      	movs	r4, #0
    4644:	2002      	movs	r0, #2
    4646:	e796      	b.n	4576 <__aeabi_dmul+0x7a>
    4648:	4653      	mov	r3, sl
    464a:	4323      	orrs	r3, r4
    464c:	d020      	beq.n	4690 <__aeabi_dmul+0x194>
    464e:	2c00      	cmp	r4, #0
    4650:	d100      	bne.n	4654 <__aeabi_dmul+0x158>
    4652:	e157      	b.n	4904 <__aeabi_dmul+0x408>
    4654:	0020      	movs	r0, r4
    4656:	f000 fd53 	bl	5100 <__clzsi2>
    465a:	0003      	movs	r3, r0
    465c:	3b0b      	subs	r3, #11
    465e:	2b1c      	cmp	r3, #28
    4660:	dd00      	ble.n	4664 <__aeabi_dmul+0x168>
    4662:	e149      	b.n	48f8 <__aeabi_dmul+0x3fc>
    4664:	211d      	movs	r1, #29
    4666:	1acb      	subs	r3, r1, r3
    4668:	4651      	mov	r1, sl
    466a:	0002      	movs	r2, r0
    466c:	40d9      	lsrs	r1, r3
    466e:	4653      	mov	r3, sl
    4670:	3a08      	subs	r2, #8
    4672:	4094      	lsls	r4, r2
    4674:	4093      	lsls	r3, r2
    4676:	430c      	orrs	r4, r1
    4678:	4a1b      	ldr	r2, [pc, #108]	; (46e8 <__aeabi_dmul+0x1ec>)
    467a:	1a12      	subs	r2, r2, r0
    467c:	2000      	movs	r0, #0
    467e:	e77a      	b.n	4576 <__aeabi_dmul+0x7a>
    4680:	2501      	movs	r5, #1
    4682:	9b01      	ldr	r3, [sp, #4]
    4684:	4c14      	ldr	r4, [pc, #80]	; (46d8 <__aeabi_dmul+0x1dc>)
    4686:	401d      	ands	r5, r3
    4688:	2300      	movs	r3, #0
    468a:	2200      	movs	r2, #0
    468c:	4699      	mov	r9, r3
    468e:	e79c      	b.n	45ca <__aeabi_dmul+0xce>
    4690:	2400      	movs	r4, #0
    4692:	2200      	movs	r2, #0
    4694:	2001      	movs	r0, #1
    4696:	e76e      	b.n	4576 <__aeabi_dmul+0x7a>
    4698:	4653      	mov	r3, sl
    469a:	2003      	movs	r0, #3
    469c:	e76b      	b.n	4576 <__aeabi_dmul+0x7a>
    469e:	2300      	movs	r3, #0
    46a0:	469b      	mov	fp, r3
    46a2:	3301      	adds	r3, #1
    46a4:	2704      	movs	r7, #4
    46a6:	2600      	movs	r6, #0
    46a8:	9302      	str	r3, [sp, #8]
    46aa:	e74c      	b.n	4546 <__aeabi_dmul+0x4a>
    46ac:	2303      	movs	r3, #3
    46ae:	4681      	mov	r9, r0
    46b0:	270c      	movs	r7, #12
    46b2:	9302      	str	r3, [sp, #8]
    46b4:	e747      	b.n	4546 <__aeabi_dmul+0x4a>
    46b6:	2280      	movs	r2, #128	; 0x80
    46b8:	2300      	movs	r3, #0
    46ba:	2500      	movs	r5, #0
    46bc:	0312      	lsls	r2, r2, #12
    46be:	4699      	mov	r9, r3
    46c0:	4c05      	ldr	r4, [pc, #20]	; (46d8 <__aeabi_dmul+0x1dc>)
    46c2:	e782      	b.n	45ca <__aeabi_dmul+0xce>
    46c4:	465c      	mov	r4, fp
    46c6:	464b      	mov	r3, r9
    46c8:	9802      	ldr	r0, [sp, #8]
    46ca:	e76f      	b.n	45ac <__aeabi_dmul+0xb0>
    46cc:	465c      	mov	r4, fp
    46ce:	464b      	mov	r3, r9
    46d0:	9501      	str	r5, [sp, #4]
    46d2:	9802      	ldr	r0, [sp, #8]
    46d4:	e76a      	b.n	45ac <__aeabi_dmul+0xb0>
    46d6:	46c0      	nop			; (mov r8, r8)
    46d8:	000007ff 	.word	0x000007ff
    46dc:	fffffc01 	.word	0xfffffc01
    46e0:	00005bfc 	.word	0x00005bfc
    46e4:	800fffff 	.word	0x800fffff
    46e8:	fffffc0d 	.word	0xfffffc0d
    46ec:	464a      	mov	r2, r9
    46ee:	4649      	mov	r1, r9
    46f0:	0c17      	lsrs	r7, r2, #16
    46f2:	0c1a      	lsrs	r2, r3, #16
    46f4:	041b      	lsls	r3, r3, #16
    46f6:	0c1b      	lsrs	r3, r3, #16
    46f8:	0408      	lsls	r0, r1, #16
    46fa:	0019      	movs	r1, r3
    46fc:	0c00      	lsrs	r0, r0, #16
    46fe:	4341      	muls	r1, r0
    4700:	0015      	movs	r5, r2
    4702:	4688      	mov	r8, r1
    4704:	0019      	movs	r1, r3
    4706:	437d      	muls	r5, r7
    4708:	4379      	muls	r1, r7
    470a:	9503      	str	r5, [sp, #12]
    470c:	4689      	mov	r9, r1
    470e:	0029      	movs	r1, r5
    4710:	0015      	movs	r5, r2
    4712:	4345      	muls	r5, r0
    4714:	444d      	add	r5, r9
    4716:	9502      	str	r5, [sp, #8]
    4718:	4645      	mov	r5, r8
    471a:	0c2d      	lsrs	r5, r5, #16
    471c:	46aa      	mov	sl, r5
    471e:	9d02      	ldr	r5, [sp, #8]
    4720:	4455      	add	r5, sl
    4722:	45a9      	cmp	r9, r5
    4724:	d906      	bls.n	4734 <__aeabi_dmul+0x238>
    4726:	468a      	mov	sl, r1
    4728:	2180      	movs	r1, #128	; 0x80
    472a:	0249      	lsls	r1, r1, #9
    472c:	4689      	mov	r9, r1
    472e:	44ca      	add	sl, r9
    4730:	4651      	mov	r1, sl
    4732:	9103      	str	r1, [sp, #12]
    4734:	0c29      	lsrs	r1, r5, #16
    4736:	9104      	str	r1, [sp, #16]
    4738:	4641      	mov	r1, r8
    473a:	0409      	lsls	r1, r1, #16
    473c:	042d      	lsls	r5, r5, #16
    473e:	0c09      	lsrs	r1, r1, #16
    4740:	4688      	mov	r8, r1
    4742:	0029      	movs	r1, r5
    4744:	0c25      	lsrs	r5, r4, #16
    4746:	0424      	lsls	r4, r4, #16
    4748:	4441      	add	r1, r8
    474a:	0c24      	lsrs	r4, r4, #16
    474c:	9105      	str	r1, [sp, #20]
    474e:	0021      	movs	r1, r4
    4750:	4341      	muls	r1, r0
    4752:	4688      	mov	r8, r1
    4754:	0021      	movs	r1, r4
    4756:	4379      	muls	r1, r7
    4758:	468a      	mov	sl, r1
    475a:	4368      	muls	r0, r5
    475c:	4641      	mov	r1, r8
    475e:	4450      	add	r0, sl
    4760:	4681      	mov	r9, r0
    4762:	0c08      	lsrs	r0, r1, #16
    4764:	4448      	add	r0, r9
    4766:	436f      	muls	r7, r5
    4768:	4582      	cmp	sl, r0
    476a:	d903      	bls.n	4774 <__aeabi_dmul+0x278>
    476c:	2180      	movs	r1, #128	; 0x80
    476e:	0249      	lsls	r1, r1, #9
    4770:	4689      	mov	r9, r1
    4772:	444f      	add	r7, r9
    4774:	0c01      	lsrs	r1, r0, #16
    4776:	4689      	mov	r9, r1
    4778:	0039      	movs	r1, r7
    477a:	4449      	add	r1, r9
    477c:	9102      	str	r1, [sp, #8]
    477e:	4641      	mov	r1, r8
    4780:	040f      	lsls	r7, r1, #16
    4782:	9904      	ldr	r1, [sp, #16]
    4784:	0c3f      	lsrs	r7, r7, #16
    4786:	4688      	mov	r8, r1
    4788:	0400      	lsls	r0, r0, #16
    478a:	19c0      	adds	r0, r0, r7
    478c:	4480      	add	r8, r0
    478e:	4641      	mov	r1, r8
    4790:	9104      	str	r1, [sp, #16]
    4792:	4659      	mov	r1, fp
    4794:	0c0f      	lsrs	r7, r1, #16
    4796:	0409      	lsls	r1, r1, #16
    4798:	0c09      	lsrs	r1, r1, #16
    479a:	4688      	mov	r8, r1
    479c:	4359      	muls	r1, r3
    479e:	468a      	mov	sl, r1
    47a0:	0039      	movs	r1, r7
    47a2:	4351      	muls	r1, r2
    47a4:	4689      	mov	r9, r1
    47a6:	4641      	mov	r1, r8
    47a8:	434a      	muls	r2, r1
    47aa:	4651      	mov	r1, sl
    47ac:	0c09      	lsrs	r1, r1, #16
    47ae:	468b      	mov	fp, r1
    47b0:	437b      	muls	r3, r7
    47b2:	18d2      	adds	r2, r2, r3
    47b4:	445a      	add	r2, fp
    47b6:	4293      	cmp	r3, r2
    47b8:	d903      	bls.n	47c2 <__aeabi_dmul+0x2c6>
    47ba:	2380      	movs	r3, #128	; 0x80
    47bc:	025b      	lsls	r3, r3, #9
    47be:	469b      	mov	fp, r3
    47c0:	44d9      	add	r9, fp
    47c2:	4651      	mov	r1, sl
    47c4:	0409      	lsls	r1, r1, #16
    47c6:	0c09      	lsrs	r1, r1, #16
    47c8:	468a      	mov	sl, r1
    47ca:	4641      	mov	r1, r8
    47cc:	4361      	muls	r1, r4
    47ce:	437c      	muls	r4, r7
    47d0:	0c13      	lsrs	r3, r2, #16
    47d2:	0412      	lsls	r2, r2, #16
    47d4:	444b      	add	r3, r9
    47d6:	4452      	add	r2, sl
    47d8:	46a1      	mov	r9, r4
    47da:	468a      	mov	sl, r1
    47dc:	003c      	movs	r4, r7
    47de:	4641      	mov	r1, r8
    47e0:	436c      	muls	r4, r5
    47e2:	434d      	muls	r5, r1
    47e4:	4651      	mov	r1, sl
    47e6:	444d      	add	r5, r9
    47e8:	0c0f      	lsrs	r7, r1, #16
    47ea:	197d      	adds	r5, r7, r5
    47ec:	45a9      	cmp	r9, r5
    47ee:	d903      	bls.n	47f8 <__aeabi_dmul+0x2fc>
    47f0:	2180      	movs	r1, #128	; 0x80
    47f2:	0249      	lsls	r1, r1, #9
    47f4:	4688      	mov	r8, r1
    47f6:	4444      	add	r4, r8
    47f8:	9f04      	ldr	r7, [sp, #16]
    47fa:	9903      	ldr	r1, [sp, #12]
    47fc:	46b8      	mov	r8, r7
    47fe:	4441      	add	r1, r8
    4800:	468b      	mov	fp, r1
    4802:	4583      	cmp	fp, r0
    4804:	4180      	sbcs	r0, r0
    4806:	4241      	negs	r1, r0
    4808:	4688      	mov	r8, r1
    480a:	4651      	mov	r1, sl
    480c:	0408      	lsls	r0, r1, #16
    480e:	042f      	lsls	r7, r5, #16
    4810:	0c00      	lsrs	r0, r0, #16
    4812:	183f      	adds	r7, r7, r0
    4814:	4658      	mov	r0, fp
    4816:	9902      	ldr	r1, [sp, #8]
    4818:	1810      	adds	r0, r2, r0
    481a:	4689      	mov	r9, r1
    481c:	4290      	cmp	r0, r2
    481e:	4192      	sbcs	r2, r2
    4820:	444f      	add	r7, r9
    4822:	46ba      	mov	sl, r7
    4824:	4252      	negs	r2, r2
    4826:	4699      	mov	r9, r3
    4828:	4693      	mov	fp, r2
    482a:	44c2      	add	sl, r8
    482c:	44d1      	add	r9, sl
    482e:	44cb      	add	fp, r9
    4830:	428f      	cmp	r7, r1
    4832:	41bf      	sbcs	r7, r7
    4834:	45c2      	cmp	sl, r8
    4836:	4189      	sbcs	r1, r1
    4838:	4599      	cmp	r9, r3
    483a:	419b      	sbcs	r3, r3
    483c:	4593      	cmp	fp, r2
    483e:	4192      	sbcs	r2, r2
    4840:	427f      	negs	r7, r7
    4842:	4249      	negs	r1, r1
    4844:	0c2d      	lsrs	r5, r5, #16
    4846:	4252      	negs	r2, r2
    4848:	430f      	orrs	r7, r1
    484a:	425b      	negs	r3, r3
    484c:	4313      	orrs	r3, r2
    484e:	197f      	adds	r7, r7, r5
    4850:	18ff      	adds	r7, r7, r3
    4852:	465b      	mov	r3, fp
    4854:	193c      	adds	r4, r7, r4
    4856:	0ddb      	lsrs	r3, r3, #23
    4858:	9a05      	ldr	r2, [sp, #20]
    485a:	0264      	lsls	r4, r4, #9
    485c:	431c      	orrs	r4, r3
    485e:	0243      	lsls	r3, r0, #9
    4860:	4313      	orrs	r3, r2
    4862:	1e5d      	subs	r5, r3, #1
    4864:	41ab      	sbcs	r3, r5
    4866:	465a      	mov	r2, fp
    4868:	0dc0      	lsrs	r0, r0, #23
    486a:	4303      	orrs	r3, r0
    486c:	0252      	lsls	r2, r2, #9
    486e:	4313      	orrs	r3, r2
    4870:	01e2      	lsls	r2, r4, #7
    4872:	d556      	bpl.n	4922 <__aeabi_dmul+0x426>
    4874:	2001      	movs	r0, #1
    4876:	085a      	lsrs	r2, r3, #1
    4878:	4003      	ands	r3, r0
    487a:	4313      	orrs	r3, r2
    487c:	07e2      	lsls	r2, r4, #31
    487e:	4313      	orrs	r3, r2
    4880:	0864      	lsrs	r4, r4, #1
    4882:	485a      	ldr	r0, [pc, #360]	; (49ec <__aeabi_dmul+0x4f0>)
    4884:	4460      	add	r0, ip
    4886:	2800      	cmp	r0, #0
    4888:	dd4d      	ble.n	4926 <__aeabi_dmul+0x42a>
    488a:	075a      	lsls	r2, r3, #29
    488c:	d009      	beq.n	48a2 <__aeabi_dmul+0x3a6>
    488e:	220f      	movs	r2, #15
    4890:	401a      	ands	r2, r3
    4892:	2a04      	cmp	r2, #4
    4894:	d005      	beq.n	48a2 <__aeabi_dmul+0x3a6>
    4896:	1d1a      	adds	r2, r3, #4
    4898:	429a      	cmp	r2, r3
    489a:	419b      	sbcs	r3, r3
    489c:	425b      	negs	r3, r3
    489e:	18e4      	adds	r4, r4, r3
    48a0:	0013      	movs	r3, r2
    48a2:	01e2      	lsls	r2, r4, #7
    48a4:	d504      	bpl.n	48b0 <__aeabi_dmul+0x3b4>
    48a6:	2080      	movs	r0, #128	; 0x80
    48a8:	4a51      	ldr	r2, [pc, #324]	; (49f0 <__aeabi_dmul+0x4f4>)
    48aa:	00c0      	lsls	r0, r0, #3
    48ac:	4014      	ands	r4, r2
    48ae:	4460      	add	r0, ip
    48b0:	4a50      	ldr	r2, [pc, #320]	; (49f4 <__aeabi_dmul+0x4f8>)
    48b2:	4290      	cmp	r0, r2
    48b4:	dd00      	ble.n	48b8 <__aeabi_dmul+0x3bc>
    48b6:	e6e3      	b.n	4680 <__aeabi_dmul+0x184>
    48b8:	2501      	movs	r5, #1
    48ba:	08db      	lsrs	r3, r3, #3
    48bc:	0762      	lsls	r2, r4, #29
    48be:	431a      	orrs	r2, r3
    48c0:	0264      	lsls	r4, r4, #9
    48c2:	9b01      	ldr	r3, [sp, #4]
    48c4:	4691      	mov	r9, r2
    48c6:	0b22      	lsrs	r2, r4, #12
    48c8:	0544      	lsls	r4, r0, #21
    48ca:	0d64      	lsrs	r4, r4, #21
    48cc:	401d      	ands	r5, r3
    48ce:	e67c      	b.n	45ca <__aeabi_dmul+0xce>
    48d0:	2280      	movs	r2, #128	; 0x80
    48d2:	4659      	mov	r1, fp
    48d4:	0312      	lsls	r2, r2, #12
    48d6:	4211      	tst	r1, r2
    48d8:	d008      	beq.n	48ec <__aeabi_dmul+0x3f0>
    48da:	4214      	tst	r4, r2
    48dc:	d106      	bne.n	48ec <__aeabi_dmul+0x3f0>
    48de:	4322      	orrs	r2, r4
    48e0:	0312      	lsls	r2, r2, #12
    48e2:	0b12      	lsrs	r2, r2, #12
    48e4:	4645      	mov	r5, r8
    48e6:	4699      	mov	r9, r3
    48e8:	4c43      	ldr	r4, [pc, #268]	; (49f8 <__aeabi_dmul+0x4fc>)
    48ea:	e66e      	b.n	45ca <__aeabi_dmul+0xce>
    48ec:	465b      	mov	r3, fp
    48ee:	431a      	orrs	r2, r3
    48f0:	0312      	lsls	r2, r2, #12
    48f2:	0b12      	lsrs	r2, r2, #12
    48f4:	4c40      	ldr	r4, [pc, #256]	; (49f8 <__aeabi_dmul+0x4fc>)
    48f6:	e668      	b.n	45ca <__aeabi_dmul+0xce>
    48f8:	0003      	movs	r3, r0
    48fa:	4654      	mov	r4, sl
    48fc:	3b28      	subs	r3, #40	; 0x28
    48fe:	409c      	lsls	r4, r3
    4900:	2300      	movs	r3, #0
    4902:	e6b9      	b.n	4678 <__aeabi_dmul+0x17c>
    4904:	f000 fbfc 	bl	5100 <__clzsi2>
    4908:	3020      	adds	r0, #32
    490a:	e6a6      	b.n	465a <__aeabi_dmul+0x15e>
    490c:	0003      	movs	r3, r0
    490e:	3b28      	subs	r3, #40	; 0x28
    4910:	409f      	lsls	r7, r3
    4912:	2300      	movs	r3, #0
    4914:	46bb      	mov	fp, r7
    4916:	4699      	mov	r9, r3
    4918:	e68a      	b.n	4630 <__aeabi_dmul+0x134>
    491a:	f000 fbf1 	bl	5100 <__clzsi2>
    491e:	3020      	adds	r0, #32
    4920:	e674      	b.n	460c <__aeabi_dmul+0x110>
    4922:	46b4      	mov	ip, r6
    4924:	e7ad      	b.n	4882 <__aeabi_dmul+0x386>
    4926:	2501      	movs	r5, #1
    4928:	1a2a      	subs	r2, r5, r0
    492a:	2a38      	cmp	r2, #56	; 0x38
    492c:	dd06      	ble.n	493c <__aeabi_dmul+0x440>
    492e:	9b01      	ldr	r3, [sp, #4]
    4930:	2400      	movs	r4, #0
    4932:	401d      	ands	r5, r3
    4934:	2300      	movs	r3, #0
    4936:	2200      	movs	r2, #0
    4938:	4699      	mov	r9, r3
    493a:	e646      	b.n	45ca <__aeabi_dmul+0xce>
    493c:	2a1f      	cmp	r2, #31
    493e:	dc21      	bgt.n	4984 <__aeabi_dmul+0x488>
    4940:	2520      	movs	r5, #32
    4942:	0020      	movs	r0, r4
    4944:	1aad      	subs	r5, r5, r2
    4946:	001e      	movs	r6, r3
    4948:	40ab      	lsls	r3, r5
    494a:	40a8      	lsls	r0, r5
    494c:	40d6      	lsrs	r6, r2
    494e:	1e5d      	subs	r5, r3, #1
    4950:	41ab      	sbcs	r3, r5
    4952:	4330      	orrs	r0, r6
    4954:	4318      	orrs	r0, r3
    4956:	40d4      	lsrs	r4, r2
    4958:	0743      	lsls	r3, r0, #29
    495a:	d009      	beq.n	4970 <__aeabi_dmul+0x474>
    495c:	230f      	movs	r3, #15
    495e:	4003      	ands	r3, r0
    4960:	2b04      	cmp	r3, #4
    4962:	d005      	beq.n	4970 <__aeabi_dmul+0x474>
    4964:	0003      	movs	r3, r0
    4966:	1d18      	adds	r0, r3, #4
    4968:	4298      	cmp	r0, r3
    496a:	419b      	sbcs	r3, r3
    496c:	425b      	negs	r3, r3
    496e:	18e4      	adds	r4, r4, r3
    4970:	0223      	lsls	r3, r4, #8
    4972:	d521      	bpl.n	49b8 <__aeabi_dmul+0x4bc>
    4974:	2501      	movs	r5, #1
    4976:	9b01      	ldr	r3, [sp, #4]
    4978:	2401      	movs	r4, #1
    497a:	401d      	ands	r5, r3
    497c:	2300      	movs	r3, #0
    497e:	2200      	movs	r2, #0
    4980:	4699      	mov	r9, r3
    4982:	e622      	b.n	45ca <__aeabi_dmul+0xce>
    4984:	251f      	movs	r5, #31
    4986:	0021      	movs	r1, r4
    4988:	426d      	negs	r5, r5
    498a:	1a28      	subs	r0, r5, r0
    498c:	40c1      	lsrs	r1, r0
    498e:	0008      	movs	r0, r1
    4990:	2a20      	cmp	r2, #32
    4992:	d01d      	beq.n	49d0 <__aeabi_dmul+0x4d4>
    4994:	355f      	adds	r5, #95	; 0x5f
    4996:	1aaa      	subs	r2, r5, r2
    4998:	4094      	lsls	r4, r2
    499a:	4323      	orrs	r3, r4
    499c:	1e5c      	subs	r4, r3, #1
    499e:	41a3      	sbcs	r3, r4
    49a0:	2507      	movs	r5, #7
    49a2:	4303      	orrs	r3, r0
    49a4:	401d      	ands	r5, r3
    49a6:	2200      	movs	r2, #0
    49a8:	2d00      	cmp	r5, #0
    49aa:	d009      	beq.n	49c0 <__aeabi_dmul+0x4c4>
    49ac:	220f      	movs	r2, #15
    49ae:	2400      	movs	r4, #0
    49b0:	401a      	ands	r2, r3
    49b2:	0018      	movs	r0, r3
    49b4:	2a04      	cmp	r2, #4
    49b6:	d1d6      	bne.n	4966 <__aeabi_dmul+0x46a>
    49b8:	0003      	movs	r3, r0
    49ba:	0765      	lsls	r5, r4, #29
    49bc:	0264      	lsls	r4, r4, #9
    49be:	0b22      	lsrs	r2, r4, #12
    49c0:	08db      	lsrs	r3, r3, #3
    49c2:	432b      	orrs	r3, r5
    49c4:	2501      	movs	r5, #1
    49c6:	4699      	mov	r9, r3
    49c8:	9b01      	ldr	r3, [sp, #4]
    49ca:	2400      	movs	r4, #0
    49cc:	401d      	ands	r5, r3
    49ce:	e5fc      	b.n	45ca <__aeabi_dmul+0xce>
    49d0:	2400      	movs	r4, #0
    49d2:	e7e2      	b.n	499a <__aeabi_dmul+0x49e>
    49d4:	2280      	movs	r2, #128	; 0x80
    49d6:	2501      	movs	r5, #1
    49d8:	0312      	lsls	r2, r2, #12
    49da:	4322      	orrs	r2, r4
    49dc:	9901      	ldr	r1, [sp, #4]
    49de:	0312      	lsls	r2, r2, #12
    49e0:	0b12      	lsrs	r2, r2, #12
    49e2:	400d      	ands	r5, r1
    49e4:	4699      	mov	r9, r3
    49e6:	4c04      	ldr	r4, [pc, #16]	; (49f8 <__aeabi_dmul+0x4fc>)
    49e8:	e5ef      	b.n	45ca <__aeabi_dmul+0xce>
    49ea:	46c0      	nop			; (mov r8, r8)
    49ec:	000003ff 	.word	0x000003ff
    49f0:	feffffff 	.word	0xfeffffff
    49f4:	000007fe 	.word	0x000007fe
    49f8:	000007ff 	.word	0x000007ff

000049fc <__aeabi_dsub>:
    49fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    49fe:	4646      	mov	r6, r8
    4a00:	46d6      	mov	lr, sl
    4a02:	464f      	mov	r7, r9
    4a04:	030c      	lsls	r4, r1, #12
    4a06:	b5c0      	push	{r6, r7, lr}
    4a08:	0fcd      	lsrs	r5, r1, #31
    4a0a:	004e      	lsls	r6, r1, #1
    4a0c:	0a61      	lsrs	r1, r4, #9
    4a0e:	0f44      	lsrs	r4, r0, #29
    4a10:	430c      	orrs	r4, r1
    4a12:	00c1      	lsls	r1, r0, #3
    4a14:	0058      	lsls	r0, r3, #1
    4a16:	0d40      	lsrs	r0, r0, #21
    4a18:	4684      	mov	ip, r0
    4a1a:	468a      	mov	sl, r1
    4a1c:	000f      	movs	r7, r1
    4a1e:	0319      	lsls	r1, r3, #12
    4a20:	0f50      	lsrs	r0, r2, #29
    4a22:	0a49      	lsrs	r1, r1, #9
    4a24:	4301      	orrs	r1, r0
    4a26:	48c6      	ldr	r0, [pc, #792]	; (4d40 <__aeabi_dsub+0x344>)
    4a28:	0d76      	lsrs	r6, r6, #21
    4a2a:	46a8      	mov	r8, r5
    4a2c:	0fdb      	lsrs	r3, r3, #31
    4a2e:	00d2      	lsls	r2, r2, #3
    4a30:	4584      	cmp	ip, r0
    4a32:	d100      	bne.n	4a36 <__aeabi_dsub+0x3a>
    4a34:	e0d8      	b.n	4be8 <__aeabi_dsub+0x1ec>
    4a36:	2001      	movs	r0, #1
    4a38:	4043      	eors	r3, r0
    4a3a:	42ab      	cmp	r3, r5
    4a3c:	d100      	bne.n	4a40 <__aeabi_dsub+0x44>
    4a3e:	e0a6      	b.n	4b8e <__aeabi_dsub+0x192>
    4a40:	4660      	mov	r0, ip
    4a42:	1a35      	subs	r5, r6, r0
    4a44:	2d00      	cmp	r5, #0
    4a46:	dc00      	bgt.n	4a4a <__aeabi_dsub+0x4e>
    4a48:	e105      	b.n	4c56 <__aeabi_dsub+0x25a>
    4a4a:	2800      	cmp	r0, #0
    4a4c:	d110      	bne.n	4a70 <__aeabi_dsub+0x74>
    4a4e:	000b      	movs	r3, r1
    4a50:	4313      	orrs	r3, r2
    4a52:	d100      	bne.n	4a56 <__aeabi_dsub+0x5a>
    4a54:	e0d7      	b.n	4c06 <__aeabi_dsub+0x20a>
    4a56:	1e6b      	subs	r3, r5, #1
    4a58:	2b00      	cmp	r3, #0
    4a5a:	d000      	beq.n	4a5e <__aeabi_dsub+0x62>
    4a5c:	e14b      	b.n	4cf6 <__aeabi_dsub+0x2fa>
    4a5e:	4653      	mov	r3, sl
    4a60:	1a9f      	subs	r7, r3, r2
    4a62:	45ba      	cmp	sl, r7
    4a64:	4180      	sbcs	r0, r0
    4a66:	1a64      	subs	r4, r4, r1
    4a68:	4240      	negs	r0, r0
    4a6a:	1a24      	subs	r4, r4, r0
    4a6c:	2601      	movs	r6, #1
    4a6e:	e01e      	b.n	4aae <__aeabi_dsub+0xb2>
    4a70:	4bb3      	ldr	r3, [pc, #716]	; (4d40 <__aeabi_dsub+0x344>)
    4a72:	429e      	cmp	r6, r3
    4a74:	d048      	beq.n	4b08 <__aeabi_dsub+0x10c>
    4a76:	2380      	movs	r3, #128	; 0x80
    4a78:	041b      	lsls	r3, r3, #16
    4a7a:	4319      	orrs	r1, r3
    4a7c:	2d38      	cmp	r5, #56	; 0x38
    4a7e:	dd00      	ble.n	4a82 <__aeabi_dsub+0x86>
    4a80:	e119      	b.n	4cb6 <__aeabi_dsub+0x2ba>
    4a82:	2d1f      	cmp	r5, #31
    4a84:	dd00      	ble.n	4a88 <__aeabi_dsub+0x8c>
    4a86:	e14c      	b.n	4d22 <__aeabi_dsub+0x326>
    4a88:	2320      	movs	r3, #32
    4a8a:	000f      	movs	r7, r1
    4a8c:	1b5b      	subs	r3, r3, r5
    4a8e:	0010      	movs	r0, r2
    4a90:	409a      	lsls	r2, r3
    4a92:	409f      	lsls	r7, r3
    4a94:	40e8      	lsrs	r0, r5
    4a96:	1e53      	subs	r3, r2, #1
    4a98:	419a      	sbcs	r2, r3
    4a9a:	40e9      	lsrs	r1, r5
    4a9c:	4307      	orrs	r7, r0
    4a9e:	4317      	orrs	r7, r2
    4aa0:	4653      	mov	r3, sl
    4aa2:	1bdf      	subs	r7, r3, r7
    4aa4:	1a61      	subs	r1, r4, r1
    4aa6:	45ba      	cmp	sl, r7
    4aa8:	41a4      	sbcs	r4, r4
    4aaa:	4264      	negs	r4, r4
    4aac:	1b0c      	subs	r4, r1, r4
    4aae:	0223      	lsls	r3, r4, #8
    4ab0:	d400      	bmi.n	4ab4 <__aeabi_dsub+0xb8>
    4ab2:	e0c5      	b.n	4c40 <__aeabi_dsub+0x244>
    4ab4:	0264      	lsls	r4, r4, #9
    4ab6:	0a65      	lsrs	r5, r4, #9
    4ab8:	2d00      	cmp	r5, #0
    4aba:	d100      	bne.n	4abe <__aeabi_dsub+0xc2>
    4abc:	e0f6      	b.n	4cac <__aeabi_dsub+0x2b0>
    4abe:	0028      	movs	r0, r5
    4ac0:	f000 fb1e 	bl	5100 <__clzsi2>
    4ac4:	0003      	movs	r3, r0
    4ac6:	3b08      	subs	r3, #8
    4ac8:	2b1f      	cmp	r3, #31
    4aca:	dd00      	ble.n	4ace <__aeabi_dsub+0xd2>
    4acc:	e0e9      	b.n	4ca2 <__aeabi_dsub+0x2a6>
    4ace:	2220      	movs	r2, #32
    4ad0:	003c      	movs	r4, r7
    4ad2:	1ad2      	subs	r2, r2, r3
    4ad4:	409d      	lsls	r5, r3
    4ad6:	40d4      	lsrs	r4, r2
    4ad8:	409f      	lsls	r7, r3
    4ada:	4325      	orrs	r5, r4
    4adc:	429e      	cmp	r6, r3
    4ade:	dd00      	ble.n	4ae2 <__aeabi_dsub+0xe6>
    4ae0:	e0db      	b.n	4c9a <__aeabi_dsub+0x29e>
    4ae2:	1b9e      	subs	r6, r3, r6
    4ae4:	1c73      	adds	r3, r6, #1
    4ae6:	2b1f      	cmp	r3, #31
    4ae8:	dd00      	ble.n	4aec <__aeabi_dsub+0xf0>
    4aea:	e10a      	b.n	4d02 <__aeabi_dsub+0x306>
    4aec:	2220      	movs	r2, #32
    4aee:	0038      	movs	r0, r7
    4af0:	1ad2      	subs	r2, r2, r3
    4af2:	0029      	movs	r1, r5
    4af4:	4097      	lsls	r7, r2
    4af6:	002c      	movs	r4, r5
    4af8:	4091      	lsls	r1, r2
    4afa:	40d8      	lsrs	r0, r3
    4afc:	1e7a      	subs	r2, r7, #1
    4afe:	4197      	sbcs	r7, r2
    4b00:	40dc      	lsrs	r4, r3
    4b02:	2600      	movs	r6, #0
    4b04:	4301      	orrs	r1, r0
    4b06:	430f      	orrs	r7, r1
    4b08:	077b      	lsls	r3, r7, #29
    4b0a:	d009      	beq.n	4b20 <__aeabi_dsub+0x124>
    4b0c:	230f      	movs	r3, #15
    4b0e:	403b      	ands	r3, r7
    4b10:	2b04      	cmp	r3, #4
    4b12:	d005      	beq.n	4b20 <__aeabi_dsub+0x124>
    4b14:	1d3b      	adds	r3, r7, #4
    4b16:	42bb      	cmp	r3, r7
    4b18:	41bf      	sbcs	r7, r7
    4b1a:	427f      	negs	r7, r7
    4b1c:	19e4      	adds	r4, r4, r7
    4b1e:	001f      	movs	r7, r3
    4b20:	0223      	lsls	r3, r4, #8
    4b22:	d525      	bpl.n	4b70 <__aeabi_dsub+0x174>
    4b24:	4b86      	ldr	r3, [pc, #536]	; (4d40 <__aeabi_dsub+0x344>)
    4b26:	3601      	adds	r6, #1
    4b28:	429e      	cmp	r6, r3
    4b2a:	d100      	bne.n	4b2e <__aeabi_dsub+0x132>
    4b2c:	e0af      	b.n	4c8e <__aeabi_dsub+0x292>
    4b2e:	4b85      	ldr	r3, [pc, #532]	; (4d44 <__aeabi_dsub+0x348>)
    4b30:	2501      	movs	r5, #1
    4b32:	401c      	ands	r4, r3
    4b34:	4643      	mov	r3, r8
    4b36:	0762      	lsls	r2, r4, #29
    4b38:	08ff      	lsrs	r7, r7, #3
    4b3a:	0264      	lsls	r4, r4, #9
    4b3c:	0576      	lsls	r6, r6, #21
    4b3e:	4317      	orrs	r7, r2
    4b40:	0b24      	lsrs	r4, r4, #12
    4b42:	0d76      	lsrs	r6, r6, #21
    4b44:	401d      	ands	r5, r3
    4b46:	2100      	movs	r1, #0
    4b48:	0324      	lsls	r4, r4, #12
    4b4a:	0b23      	lsrs	r3, r4, #12
    4b4c:	0d0c      	lsrs	r4, r1, #20
    4b4e:	4a7e      	ldr	r2, [pc, #504]	; (4d48 <__aeabi_dsub+0x34c>)
    4b50:	0524      	lsls	r4, r4, #20
    4b52:	431c      	orrs	r4, r3
    4b54:	4014      	ands	r4, r2
    4b56:	0533      	lsls	r3, r6, #20
    4b58:	4323      	orrs	r3, r4
    4b5a:	005b      	lsls	r3, r3, #1
    4b5c:	07ed      	lsls	r5, r5, #31
    4b5e:	085b      	lsrs	r3, r3, #1
    4b60:	432b      	orrs	r3, r5
    4b62:	0038      	movs	r0, r7
    4b64:	0019      	movs	r1, r3
    4b66:	bc1c      	pop	{r2, r3, r4}
    4b68:	4690      	mov	r8, r2
    4b6a:	4699      	mov	r9, r3
    4b6c:	46a2      	mov	sl, r4
    4b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b70:	2501      	movs	r5, #1
    4b72:	4643      	mov	r3, r8
    4b74:	0762      	lsls	r2, r4, #29
    4b76:	08ff      	lsrs	r7, r7, #3
    4b78:	4317      	orrs	r7, r2
    4b7a:	08e4      	lsrs	r4, r4, #3
    4b7c:	401d      	ands	r5, r3
    4b7e:	4b70      	ldr	r3, [pc, #448]	; (4d40 <__aeabi_dsub+0x344>)
    4b80:	429e      	cmp	r6, r3
    4b82:	d036      	beq.n	4bf2 <__aeabi_dsub+0x1f6>
    4b84:	0324      	lsls	r4, r4, #12
    4b86:	0576      	lsls	r6, r6, #21
    4b88:	0b24      	lsrs	r4, r4, #12
    4b8a:	0d76      	lsrs	r6, r6, #21
    4b8c:	e7db      	b.n	4b46 <__aeabi_dsub+0x14a>
    4b8e:	4663      	mov	r3, ip
    4b90:	1af3      	subs	r3, r6, r3
    4b92:	2b00      	cmp	r3, #0
    4b94:	dc00      	bgt.n	4b98 <__aeabi_dsub+0x19c>
    4b96:	e094      	b.n	4cc2 <__aeabi_dsub+0x2c6>
    4b98:	4660      	mov	r0, ip
    4b9a:	2800      	cmp	r0, #0
    4b9c:	d035      	beq.n	4c0a <__aeabi_dsub+0x20e>
    4b9e:	4868      	ldr	r0, [pc, #416]	; (4d40 <__aeabi_dsub+0x344>)
    4ba0:	4286      	cmp	r6, r0
    4ba2:	d0b1      	beq.n	4b08 <__aeabi_dsub+0x10c>
    4ba4:	2780      	movs	r7, #128	; 0x80
    4ba6:	043f      	lsls	r7, r7, #16
    4ba8:	4339      	orrs	r1, r7
    4baa:	2b38      	cmp	r3, #56	; 0x38
    4bac:	dc00      	bgt.n	4bb0 <__aeabi_dsub+0x1b4>
    4bae:	e0fd      	b.n	4dac <__aeabi_dsub+0x3b0>
    4bb0:	430a      	orrs	r2, r1
    4bb2:	0017      	movs	r7, r2
    4bb4:	2100      	movs	r1, #0
    4bb6:	1e7a      	subs	r2, r7, #1
    4bb8:	4197      	sbcs	r7, r2
    4bba:	4457      	add	r7, sl
    4bbc:	4557      	cmp	r7, sl
    4bbe:	4180      	sbcs	r0, r0
    4bc0:	1909      	adds	r1, r1, r4
    4bc2:	4244      	negs	r4, r0
    4bc4:	190c      	adds	r4, r1, r4
    4bc6:	0223      	lsls	r3, r4, #8
    4bc8:	d53a      	bpl.n	4c40 <__aeabi_dsub+0x244>
    4bca:	4b5d      	ldr	r3, [pc, #372]	; (4d40 <__aeabi_dsub+0x344>)
    4bcc:	3601      	adds	r6, #1
    4bce:	429e      	cmp	r6, r3
    4bd0:	d100      	bne.n	4bd4 <__aeabi_dsub+0x1d8>
    4bd2:	e14b      	b.n	4e6c <__aeabi_dsub+0x470>
    4bd4:	2201      	movs	r2, #1
    4bd6:	4b5b      	ldr	r3, [pc, #364]	; (4d44 <__aeabi_dsub+0x348>)
    4bd8:	401c      	ands	r4, r3
    4bda:	087b      	lsrs	r3, r7, #1
    4bdc:	4017      	ands	r7, r2
    4bde:	431f      	orrs	r7, r3
    4be0:	07e2      	lsls	r2, r4, #31
    4be2:	4317      	orrs	r7, r2
    4be4:	0864      	lsrs	r4, r4, #1
    4be6:	e78f      	b.n	4b08 <__aeabi_dsub+0x10c>
    4be8:	0008      	movs	r0, r1
    4bea:	4310      	orrs	r0, r2
    4bec:	d000      	beq.n	4bf0 <__aeabi_dsub+0x1f4>
    4bee:	e724      	b.n	4a3a <__aeabi_dsub+0x3e>
    4bf0:	e721      	b.n	4a36 <__aeabi_dsub+0x3a>
    4bf2:	0023      	movs	r3, r4
    4bf4:	433b      	orrs	r3, r7
    4bf6:	d100      	bne.n	4bfa <__aeabi_dsub+0x1fe>
    4bf8:	e1b9      	b.n	4f6e <__aeabi_dsub+0x572>
    4bfa:	2280      	movs	r2, #128	; 0x80
    4bfc:	0312      	lsls	r2, r2, #12
    4bfe:	4314      	orrs	r4, r2
    4c00:	0324      	lsls	r4, r4, #12
    4c02:	0b24      	lsrs	r4, r4, #12
    4c04:	e79f      	b.n	4b46 <__aeabi_dsub+0x14a>
    4c06:	002e      	movs	r6, r5
    4c08:	e77e      	b.n	4b08 <__aeabi_dsub+0x10c>
    4c0a:	0008      	movs	r0, r1
    4c0c:	4310      	orrs	r0, r2
    4c0e:	d100      	bne.n	4c12 <__aeabi_dsub+0x216>
    4c10:	e0ca      	b.n	4da8 <__aeabi_dsub+0x3ac>
    4c12:	1e58      	subs	r0, r3, #1
    4c14:	4684      	mov	ip, r0
    4c16:	2800      	cmp	r0, #0
    4c18:	d000      	beq.n	4c1c <__aeabi_dsub+0x220>
    4c1a:	e0e7      	b.n	4dec <__aeabi_dsub+0x3f0>
    4c1c:	4452      	add	r2, sl
    4c1e:	4552      	cmp	r2, sl
    4c20:	4180      	sbcs	r0, r0
    4c22:	1864      	adds	r4, r4, r1
    4c24:	4240      	negs	r0, r0
    4c26:	1824      	adds	r4, r4, r0
    4c28:	0017      	movs	r7, r2
    4c2a:	2601      	movs	r6, #1
    4c2c:	0223      	lsls	r3, r4, #8
    4c2e:	d507      	bpl.n	4c40 <__aeabi_dsub+0x244>
    4c30:	2602      	movs	r6, #2
    4c32:	e7cf      	b.n	4bd4 <__aeabi_dsub+0x1d8>
    4c34:	4664      	mov	r4, ip
    4c36:	432c      	orrs	r4, r5
    4c38:	d100      	bne.n	4c3c <__aeabi_dsub+0x240>
    4c3a:	e1b3      	b.n	4fa4 <__aeabi_dsub+0x5a8>
    4c3c:	002c      	movs	r4, r5
    4c3e:	4667      	mov	r7, ip
    4c40:	077b      	lsls	r3, r7, #29
    4c42:	d000      	beq.n	4c46 <__aeabi_dsub+0x24a>
    4c44:	e762      	b.n	4b0c <__aeabi_dsub+0x110>
    4c46:	0763      	lsls	r3, r4, #29
    4c48:	08ff      	lsrs	r7, r7, #3
    4c4a:	431f      	orrs	r7, r3
    4c4c:	2501      	movs	r5, #1
    4c4e:	4643      	mov	r3, r8
    4c50:	08e4      	lsrs	r4, r4, #3
    4c52:	401d      	ands	r5, r3
    4c54:	e793      	b.n	4b7e <__aeabi_dsub+0x182>
    4c56:	2d00      	cmp	r5, #0
    4c58:	d178      	bne.n	4d4c <__aeabi_dsub+0x350>
    4c5a:	1c75      	adds	r5, r6, #1
    4c5c:	056d      	lsls	r5, r5, #21
    4c5e:	0d6d      	lsrs	r5, r5, #21
    4c60:	2d01      	cmp	r5, #1
    4c62:	dc00      	bgt.n	4c66 <__aeabi_dsub+0x26a>
    4c64:	e0f2      	b.n	4e4c <__aeabi_dsub+0x450>
    4c66:	4650      	mov	r0, sl
    4c68:	1a80      	subs	r0, r0, r2
    4c6a:	4582      	cmp	sl, r0
    4c6c:	41bf      	sbcs	r7, r7
    4c6e:	1a65      	subs	r5, r4, r1
    4c70:	427f      	negs	r7, r7
    4c72:	1bed      	subs	r5, r5, r7
    4c74:	4684      	mov	ip, r0
    4c76:	0228      	lsls	r0, r5, #8
    4c78:	d400      	bmi.n	4c7c <__aeabi_dsub+0x280>
    4c7a:	e08c      	b.n	4d96 <__aeabi_dsub+0x39a>
    4c7c:	4650      	mov	r0, sl
    4c7e:	1a17      	subs	r7, r2, r0
    4c80:	42ba      	cmp	r2, r7
    4c82:	4192      	sbcs	r2, r2
    4c84:	1b0c      	subs	r4, r1, r4
    4c86:	4255      	negs	r5, r2
    4c88:	1b65      	subs	r5, r4, r5
    4c8a:	4698      	mov	r8, r3
    4c8c:	e714      	b.n	4ab8 <__aeabi_dsub+0xbc>
    4c8e:	2501      	movs	r5, #1
    4c90:	4643      	mov	r3, r8
    4c92:	2400      	movs	r4, #0
    4c94:	401d      	ands	r5, r3
    4c96:	2700      	movs	r7, #0
    4c98:	e755      	b.n	4b46 <__aeabi_dsub+0x14a>
    4c9a:	4c2a      	ldr	r4, [pc, #168]	; (4d44 <__aeabi_dsub+0x348>)
    4c9c:	1af6      	subs	r6, r6, r3
    4c9e:	402c      	ands	r4, r5
    4ca0:	e732      	b.n	4b08 <__aeabi_dsub+0x10c>
    4ca2:	003d      	movs	r5, r7
    4ca4:	3828      	subs	r0, #40	; 0x28
    4ca6:	4085      	lsls	r5, r0
    4ca8:	2700      	movs	r7, #0
    4caa:	e717      	b.n	4adc <__aeabi_dsub+0xe0>
    4cac:	0038      	movs	r0, r7
    4cae:	f000 fa27 	bl	5100 <__clzsi2>
    4cb2:	3020      	adds	r0, #32
    4cb4:	e706      	b.n	4ac4 <__aeabi_dsub+0xc8>
    4cb6:	430a      	orrs	r2, r1
    4cb8:	0017      	movs	r7, r2
    4cba:	2100      	movs	r1, #0
    4cbc:	1e7a      	subs	r2, r7, #1
    4cbe:	4197      	sbcs	r7, r2
    4cc0:	e6ee      	b.n	4aa0 <__aeabi_dsub+0xa4>
    4cc2:	2b00      	cmp	r3, #0
    4cc4:	d000      	beq.n	4cc8 <__aeabi_dsub+0x2cc>
    4cc6:	e0e5      	b.n	4e94 <__aeabi_dsub+0x498>
    4cc8:	1c73      	adds	r3, r6, #1
    4cca:	469c      	mov	ip, r3
    4ccc:	055b      	lsls	r3, r3, #21
    4cce:	0d5b      	lsrs	r3, r3, #21
    4cd0:	2b01      	cmp	r3, #1
    4cd2:	dc00      	bgt.n	4cd6 <__aeabi_dsub+0x2da>
    4cd4:	e09f      	b.n	4e16 <__aeabi_dsub+0x41a>
    4cd6:	4b1a      	ldr	r3, [pc, #104]	; (4d40 <__aeabi_dsub+0x344>)
    4cd8:	459c      	cmp	ip, r3
    4cda:	d100      	bne.n	4cde <__aeabi_dsub+0x2e2>
    4cdc:	e0c5      	b.n	4e6a <__aeabi_dsub+0x46e>
    4cde:	4452      	add	r2, sl
    4ce0:	4552      	cmp	r2, sl
    4ce2:	4180      	sbcs	r0, r0
    4ce4:	1864      	adds	r4, r4, r1
    4ce6:	4240      	negs	r0, r0
    4ce8:	1824      	adds	r4, r4, r0
    4cea:	07e7      	lsls	r7, r4, #31
    4cec:	0852      	lsrs	r2, r2, #1
    4cee:	4317      	orrs	r7, r2
    4cf0:	0864      	lsrs	r4, r4, #1
    4cf2:	4666      	mov	r6, ip
    4cf4:	e708      	b.n	4b08 <__aeabi_dsub+0x10c>
    4cf6:	4812      	ldr	r0, [pc, #72]	; (4d40 <__aeabi_dsub+0x344>)
    4cf8:	4285      	cmp	r5, r0
    4cfa:	d100      	bne.n	4cfe <__aeabi_dsub+0x302>
    4cfc:	e085      	b.n	4e0a <__aeabi_dsub+0x40e>
    4cfe:	001d      	movs	r5, r3
    4d00:	e6bc      	b.n	4a7c <__aeabi_dsub+0x80>
    4d02:	0029      	movs	r1, r5
    4d04:	3e1f      	subs	r6, #31
    4d06:	40f1      	lsrs	r1, r6
    4d08:	2b20      	cmp	r3, #32
    4d0a:	d100      	bne.n	4d0e <__aeabi_dsub+0x312>
    4d0c:	e07f      	b.n	4e0e <__aeabi_dsub+0x412>
    4d0e:	2240      	movs	r2, #64	; 0x40
    4d10:	1ad3      	subs	r3, r2, r3
    4d12:	409d      	lsls	r5, r3
    4d14:	432f      	orrs	r7, r5
    4d16:	1e7d      	subs	r5, r7, #1
    4d18:	41af      	sbcs	r7, r5
    4d1a:	2400      	movs	r4, #0
    4d1c:	430f      	orrs	r7, r1
    4d1e:	2600      	movs	r6, #0
    4d20:	e78e      	b.n	4c40 <__aeabi_dsub+0x244>
    4d22:	002b      	movs	r3, r5
    4d24:	000f      	movs	r7, r1
    4d26:	3b20      	subs	r3, #32
    4d28:	40df      	lsrs	r7, r3
    4d2a:	2d20      	cmp	r5, #32
    4d2c:	d071      	beq.n	4e12 <__aeabi_dsub+0x416>
    4d2e:	2340      	movs	r3, #64	; 0x40
    4d30:	1b5d      	subs	r5, r3, r5
    4d32:	40a9      	lsls	r1, r5
    4d34:	430a      	orrs	r2, r1
    4d36:	1e51      	subs	r1, r2, #1
    4d38:	418a      	sbcs	r2, r1
    4d3a:	2100      	movs	r1, #0
    4d3c:	4317      	orrs	r7, r2
    4d3e:	e6af      	b.n	4aa0 <__aeabi_dsub+0xa4>
    4d40:	000007ff 	.word	0x000007ff
    4d44:	ff7fffff 	.word	0xff7fffff
    4d48:	800fffff 	.word	0x800fffff
    4d4c:	2e00      	cmp	r6, #0
    4d4e:	d03e      	beq.n	4dce <__aeabi_dsub+0x3d2>
    4d50:	4eb3      	ldr	r6, [pc, #716]	; (5020 <__aeabi_dsub+0x624>)
    4d52:	45b4      	cmp	ip, r6
    4d54:	d045      	beq.n	4de2 <__aeabi_dsub+0x3e6>
    4d56:	2680      	movs	r6, #128	; 0x80
    4d58:	0436      	lsls	r6, r6, #16
    4d5a:	426d      	negs	r5, r5
    4d5c:	4334      	orrs	r4, r6
    4d5e:	2d38      	cmp	r5, #56	; 0x38
    4d60:	dd00      	ble.n	4d64 <__aeabi_dsub+0x368>
    4d62:	e0a8      	b.n	4eb6 <__aeabi_dsub+0x4ba>
    4d64:	2d1f      	cmp	r5, #31
    4d66:	dd00      	ble.n	4d6a <__aeabi_dsub+0x36e>
    4d68:	e11f      	b.n	4faa <__aeabi_dsub+0x5ae>
    4d6a:	2620      	movs	r6, #32
    4d6c:	0027      	movs	r7, r4
    4d6e:	4650      	mov	r0, sl
    4d70:	1b76      	subs	r6, r6, r5
    4d72:	40b7      	lsls	r7, r6
    4d74:	40e8      	lsrs	r0, r5
    4d76:	4307      	orrs	r7, r0
    4d78:	4650      	mov	r0, sl
    4d7a:	40b0      	lsls	r0, r6
    4d7c:	1e46      	subs	r6, r0, #1
    4d7e:	41b0      	sbcs	r0, r6
    4d80:	40ec      	lsrs	r4, r5
    4d82:	4338      	orrs	r0, r7
    4d84:	1a17      	subs	r7, r2, r0
    4d86:	42ba      	cmp	r2, r7
    4d88:	4192      	sbcs	r2, r2
    4d8a:	1b0c      	subs	r4, r1, r4
    4d8c:	4252      	negs	r2, r2
    4d8e:	1aa4      	subs	r4, r4, r2
    4d90:	4666      	mov	r6, ip
    4d92:	4698      	mov	r8, r3
    4d94:	e68b      	b.n	4aae <__aeabi_dsub+0xb2>
    4d96:	4664      	mov	r4, ip
    4d98:	4667      	mov	r7, ip
    4d9a:	432c      	orrs	r4, r5
    4d9c:	d000      	beq.n	4da0 <__aeabi_dsub+0x3a4>
    4d9e:	e68b      	b.n	4ab8 <__aeabi_dsub+0xbc>
    4da0:	2500      	movs	r5, #0
    4da2:	2600      	movs	r6, #0
    4da4:	2700      	movs	r7, #0
    4da6:	e6ea      	b.n	4b7e <__aeabi_dsub+0x182>
    4da8:	001e      	movs	r6, r3
    4daa:	e6ad      	b.n	4b08 <__aeabi_dsub+0x10c>
    4dac:	2b1f      	cmp	r3, #31
    4dae:	dc60      	bgt.n	4e72 <__aeabi_dsub+0x476>
    4db0:	2720      	movs	r7, #32
    4db2:	1af8      	subs	r0, r7, r3
    4db4:	000f      	movs	r7, r1
    4db6:	4684      	mov	ip, r0
    4db8:	4087      	lsls	r7, r0
    4dba:	0010      	movs	r0, r2
    4dbc:	40d8      	lsrs	r0, r3
    4dbe:	4307      	orrs	r7, r0
    4dc0:	4660      	mov	r0, ip
    4dc2:	4082      	lsls	r2, r0
    4dc4:	1e50      	subs	r0, r2, #1
    4dc6:	4182      	sbcs	r2, r0
    4dc8:	40d9      	lsrs	r1, r3
    4dca:	4317      	orrs	r7, r2
    4dcc:	e6f5      	b.n	4bba <__aeabi_dsub+0x1be>
    4dce:	0026      	movs	r6, r4
    4dd0:	4650      	mov	r0, sl
    4dd2:	4306      	orrs	r6, r0
    4dd4:	d005      	beq.n	4de2 <__aeabi_dsub+0x3e6>
    4dd6:	43ed      	mvns	r5, r5
    4dd8:	2d00      	cmp	r5, #0
    4dda:	d0d3      	beq.n	4d84 <__aeabi_dsub+0x388>
    4ddc:	4e90      	ldr	r6, [pc, #576]	; (5020 <__aeabi_dsub+0x624>)
    4dde:	45b4      	cmp	ip, r6
    4de0:	d1bd      	bne.n	4d5e <__aeabi_dsub+0x362>
    4de2:	000c      	movs	r4, r1
    4de4:	0017      	movs	r7, r2
    4de6:	4666      	mov	r6, ip
    4de8:	4698      	mov	r8, r3
    4dea:	e68d      	b.n	4b08 <__aeabi_dsub+0x10c>
    4dec:	488c      	ldr	r0, [pc, #560]	; (5020 <__aeabi_dsub+0x624>)
    4dee:	4283      	cmp	r3, r0
    4df0:	d00b      	beq.n	4e0a <__aeabi_dsub+0x40e>
    4df2:	4663      	mov	r3, ip
    4df4:	e6d9      	b.n	4baa <__aeabi_dsub+0x1ae>
    4df6:	2d00      	cmp	r5, #0
    4df8:	d000      	beq.n	4dfc <__aeabi_dsub+0x400>
    4dfa:	e096      	b.n	4f2a <__aeabi_dsub+0x52e>
    4dfc:	0008      	movs	r0, r1
    4dfe:	4310      	orrs	r0, r2
    4e00:	d100      	bne.n	4e04 <__aeabi_dsub+0x408>
    4e02:	e0e2      	b.n	4fca <__aeabi_dsub+0x5ce>
    4e04:	000c      	movs	r4, r1
    4e06:	0017      	movs	r7, r2
    4e08:	4698      	mov	r8, r3
    4e0a:	4e85      	ldr	r6, [pc, #532]	; (5020 <__aeabi_dsub+0x624>)
    4e0c:	e67c      	b.n	4b08 <__aeabi_dsub+0x10c>
    4e0e:	2500      	movs	r5, #0
    4e10:	e780      	b.n	4d14 <__aeabi_dsub+0x318>
    4e12:	2100      	movs	r1, #0
    4e14:	e78e      	b.n	4d34 <__aeabi_dsub+0x338>
    4e16:	0023      	movs	r3, r4
    4e18:	4650      	mov	r0, sl
    4e1a:	4303      	orrs	r3, r0
    4e1c:	2e00      	cmp	r6, #0
    4e1e:	d000      	beq.n	4e22 <__aeabi_dsub+0x426>
    4e20:	e0a8      	b.n	4f74 <__aeabi_dsub+0x578>
    4e22:	2b00      	cmp	r3, #0
    4e24:	d100      	bne.n	4e28 <__aeabi_dsub+0x42c>
    4e26:	e0de      	b.n	4fe6 <__aeabi_dsub+0x5ea>
    4e28:	000b      	movs	r3, r1
    4e2a:	4313      	orrs	r3, r2
    4e2c:	d100      	bne.n	4e30 <__aeabi_dsub+0x434>
    4e2e:	e66b      	b.n	4b08 <__aeabi_dsub+0x10c>
    4e30:	4452      	add	r2, sl
    4e32:	4552      	cmp	r2, sl
    4e34:	4180      	sbcs	r0, r0
    4e36:	1864      	adds	r4, r4, r1
    4e38:	4240      	negs	r0, r0
    4e3a:	1824      	adds	r4, r4, r0
    4e3c:	0017      	movs	r7, r2
    4e3e:	0223      	lsls	r3, r4, #8
    4e40:	d400      	bmi.n	4e44 <__aeabi_dsub+0x448>
    4e42:	e6fd      	b.n	4c40 <__aeabi_dsub+0x244>
    4e44:	4b77      	ldr	r3, [pc, #476]	; (5024 <__aeabi_dsub+0x628>)
    4e46:	4666      	mov	r6, ip
    4e48:	401c      	ands	r4, r3
    4e4a:	e65d      	b.n	4b08 <__aeabi_dsub+0x10c>
    4e4c:	0025      	movs	r5, r4
    4e4e:	4650      	mov	r0, sl
    4e50:	4305      	orrs	r5, r0
    4e52:	2e00      	cmp	r6, #0
    4e54:	d1cf      	bne.n	4df6 <__aeabi_dsub+0x3fa>
    4e56:	2d00      	cmp	r5, #0
    4e58:	d14f      	bne.n	4efa <__aeabi_dsub+0x4fe>
    4e5a:	000c      	movs	r4, r1
    4e5c:	4314      	orrs	r4, r2
    4e5e:	d100      	bne.n	4e62 <__aeabi_dsub+0x466>
    4e60:	e0a0      	b.n	4fa4 <__aeabi_dsub+0x5a8>
    4e62:	000c      	movs	r4, r1
    4e64:	0017      	movs	r7, r2
    4e66:	4698      	mov	r8, r3
    4e68:	e64e      	b.n	4b08 <__aeabi_dsub+0x10c>
    4e6a:	4666      	mov	r6, ip
    4e6c:	2400      	movs	r4, #0
    4e6e:	2700      	movs	r7, #0
    4e70:	e685      	b.n	4b7e <__aeabi_dsub+0x182>
    4e72:	001f      	movs	r7, r3
    4e74:	0008      	movs	r0, r1
    4e76:	3f20      	subs	r7, #32
    4e78:	40f8      	lsrs	r0, r7
    4e7a:	0007      	movs	r7, r0
    4e7c:	2b20      	cmp	r3, #32
    4e7e:	d100      	bne.n	4e82 <__aeabi_dsub+0x486>
    4e80:	e08e      	b.n	4fa0 <__aeabi_dsub+0x5a4>
    4e82:	2040      	movs	r0, #64	; 0x40
    4e84:	1ac3      	subs	r3, r0, r3
    4e86:	4099      	lsls	r1, r3
    4e88:	430a      	orrs	r2, r1
    4e8a:	1e51      	subs	r1, r2, #1
    4e8c:	418a      	sbcs	r2, r1
    4e8e:	2100      	movs	r1, #0
    4e90:	4317      	orrs	r7, r2
    4e92:	e692      	b.n	4bba <__aeabi_dsub+0x1be>
    4e94:	2e00      	cmp	r6, #0
    4e96:	d114      	bne.n	4ec2 <__aeabi_dsub+0x4c6>
    4e98:	0026      	movs	r6, r4
    4e9a:	4650      	mov	r0, sl
    4e9c:	4306      	orrs	r6, r0
    4e9e:	d062      	beq.n	4f66 <__aeabi_dsub+0x56a>
    4ea0:	43db      	mvns	r3, r3
    4ea2:	2b00      	cmp	r3, #0
    4ea4:	d15c      	bne.n	4f60 <__aeabi_dsub+0x564>
    4ea6:	1887      	adds	r7, r0, r2
    4ea8:	4297      	cmp	r7, r2
    4eaa:	4192      	sbcs	r2, r2
    4eac:	1864      	adds	r4, r4, r1
    4eae:	4252      	negs	r2, r2
    4eb0:	18a4      	adds	r4, r4, r2
    4eb2:	4666      	mov	r6, ip
    4eb4:	e687      	b.n	4bc6 <__aeabi_dsub+0x1ca>
    4eb6:	4650      	mov	r0, sl
    4eb8:	4320      	orrs	r0, r4
    4eba:	1e44      	subs	r4, r0, #1
    4ebc:	41a0      	sbcs	r0, r4
    4ebe:	2400      	movs	r4, #0
    4ec0:	e760      	b.n	4d84 <__aeabi_dsub+0x388>
    4ec2:	4e57      	ldr	r6, [pc, #348]	; (5020 <__aeabi_dsub+0x624>)
    4ec4:	45b4      	cmp	ip, r6
    4ec6:	d04e      	beq.n	4f66 <__aeabi_dsub+0x56a>
    4ec8:	2680      	movs	r6, #128	; 0x80
    4eca:	0436      	lsls	r6, r6, #16
    4ecc:	425b      	negs	r3, r3
    4ece:	4334      	orrs	r4, r6
    4ed0:	2b38      	cmp	r3, #56	; 0x38
    4ed2:	dd00      	ble.n	4ed6 <__aeabi_dsub+0x4da>
    4ed4:	e07f      	b.n	4fd6 <__aeabi_dsub+0x5da>
    4ed6:	2b1f      	cmp	r3, #31
    4ed8:	dd00      	ble.n	4edc <__aeabi_dsub+0x4e0>
    4eda:	e08b      	b.n	4ff4 <__aeabi_dsub+0x5f8>
    4edc:	2620      	movs	r6, #32
    4ede:	0027      	movs	r7, r4
    4ee0:	4650      	mov	r0, sl
    4ee2:	1af6      	subs	r6, r6, r3
    4ee4:	40b7      	lsls	r7, r6
    4ee6:	40d8      	lsrs	r0, r3
    4ee8:	4307      	orrs	r7, r0
    4eea:	4650      	mov	r0, sl
    4eec:	40b0      	lsls	r0, r6
    4eee:	1e46      	subs	r6, r0, #1
    4ef0:	41b0      	sbcs	r0, r6
    4ef2:	4307      	orrs	r7, r0
    4ef4:	40dc      	lsrs	r4, r3
    4ef6:	18bf      	adds	r7, r7, r2
    4ef8:	e7d6      	b.n	4ea8 <__aeabi_dsub+0x4ac>
    4efa:	000d      	movs	r5, r1
    4efc:	4315      	orrs	r5, r2
    4efe:	d100      	bne.n	4f02 <__aeabi_dsub+0x506>
    4f00:	e602      	b.n	4b08 <__aeabi_dsub+0x10c>
    4f02:	4650      	mov	r0, sl
    4f04:	1a80      	subs	r0, r0, r2
    4f06:	4582      	cmp	sl, r0
    4f08:	41bf      	sbcs	r7, r7
    4f0a:	1a65      	subs	r5, r4, r1
    4f0c:	427f      	negs	r7, r7
    4f0e:	1bed      	subs	r5, r5, r7
    4f10:	4684      	mov	ip, r0
    4f12:	0228      	lsls	r0, r5, #8
    4f14:	d400      	bmi.n	4f18 <__aeabi_dsub+0x51c>
    4f16:	e68d      	b.n	4c34 <__aeabi_dsub+0x238>
    4f18:	4650      	mov	r0, sl
    4f1a:	1a17      	subs	r7, r2, r0
    4f1c:	42ba      	cmp	r2, r7
    4f1e:	4192      	sbcs	r2, r2
    4f20:	1b0c      	subs	r4, r1, r4
    4f22:	4252      	negs	r2, r2
    4f24:	1aa4      	subs	r4, r4, r2
    4f26:	4698      	mov	r8, r3
    4f28:	e5ee      	b.n	4b08 <__aeabi_dsub+0x10c>
    4f2a:	000d      	movs	r5, r1
    4f2c:	4315      	orrs	r5, r2
    4f2e:	d100      	bne.n	4f32 <__aeabi_dsub+0x536>
    4f30:	e76b      	b.n	4e0a <__aeabi_dsub+0x40e>
    4f32:	4650      	mov	r0, sl
    4f34:	0767      	lsls	r7, r4, #29
    4f36:	08c0      	lsrs	r0, r0, #3
    4f38:	4307      	orrs	r7, r0
    4f3a:	2080      	movs	r0, #128	; 0x80
    4f3c:	08e4      	lsrs	r4, r4, #3
    4f3e:	0300      	lsls	r0, r0, #12
    4f40:	4204      	tst	r4, r0
    4f42:	d007      	beq.n	4f54 <__aeabi_dsub+0x558>
    4f44:	08cd      	lsrs	r5, r1, #3
    4f46:	4205      	tst	r5, r0
    4f48:	d104      	bne.n	4f54 <__aeabi_dsub+0x558>
    4f4a:	002c      	movs	r4, r5
    4f4c:	4698      	mov	r8, r3
    4f4e:	08d7      	lsrs	r7, r2, #3
    4f50:	0749      	lsls	r1, r1, #29
    4f52:	430f      	orrs	r7, r1
    4f54:	0f7b      	lsrs	r3, r7, #29
    4f56:	00e4      	lsls	r4, r4, #3
    4f58:	431c      	orrs	r4, r3
    4f5a:	00ff      	lsls	r7, r7, #3
    4f5c:	4e30      	ldr	r6, [pc, #192]	; (5020 <__aeabi_dsub+0x624>)
    4f5e:	e5d3      	b.n	4b08 <__aeabi_dsub+0x10c>
    4f60:	4e2f      	ldr	r6, [pc, #188]	; (5020 <__aeabi_dsub+0x624>)
    4f62:	45b4      	cmp	ip, r6
    4f64:	d1b4      	bne.n	4ed0 <__aeabi_dsub+0x4d4>
    4f66:	000c      	movs	r4, r1
    4f68:	0017      	movs	r7, r2
    4f6a:	4666      	mov	r6, ip
    4f6c:	e5cc      	b.n	4b08 <__aeabi_dsub+0x10c>
    4f6e:	2700      	movs	r7, #0
    4f70:	2400      	movs	r4, #0
    4f72:	e5e8      	b.n	4b46 <__aeabi_dsub+0x14a>
    4f74:	2b00      	cmp	r3, #0
    4f76:	d039      	beq.n	4fec <__aeabi_dsub+0x5f0>
    4f78:	000b      	movs	r3, r1
    4f7a:	4313      	orrs	r3, r2
    4f7c:	d100      	bne.n	4f80 <__aeabi_dsub+0x584>
    4f7e:	e744      	b.n	4e0a <__aeabi_dsub+0x40e>
    4f80:	08c0      	lsrs	r0, r0, #3
    4f82:	0767      	lsls	r7, r4, #29
    4f84:	4307      	orrs	r7, r0
    4f86:	2080      	movs	r0, #128	; 0x80
    4f88:	08e4      	lsrs	r4, r4, #3
    4f8a:	0300      	lsls	r0, r0, #12
    4f8c:	4204      	tst	r4, r0
    4f8e:	d0e1      	beq.n	4f54 <__aeabi_dsub+0x558>
    4f90:	08cb      	lsrs	r3, r1, #3
    4f92:	4203      	tst	r3, r0
    4f94:	d1de      	bne.n	4f54 <__aeabi_dsub+0x558>
    4f96:	08d7      	lsrs	r7, r2, #3
    4f98:	0749      	lsls	r1, r1, #29
    4f9a:	430f      	orrs	r7, r1
    4f9c:	001c      	movs	r4, r3
    4f9e:	e7d9      	b.n	4f54 <__aeabi_dsub+0x558>
    4fa0:	2100      	movs	r1, #0
    4fa2:	e771      	b.n	4e88 <__aeabi_dsub+0x48c>
    4fa4:	2500      	movs	r5, #0
    4fa6:	2700      	movs	r7, #0
    4fa8:	e5e9      	b.n	4b7e <__aeabi_dsub+0x182>
    4faa:	002e      	movs	r6, r5
    4fac:	0027      	movs	r7, r4
    4fae:	3e20      	subs	r6, #32
    4fb0:	40f7      	lsrs	r7, r6
    4fb2:	2d20      	cmp	r5, #32
    4fb4:	d02f      	beq.n	5016 <__aeabi_dsub+0x61a>
    4fb6:	2640      	movs	r6, #64	; 0x40
    4fb8:	1b75      	subs	r5, r6, r5
    4fba:	40ac      	lsls	r4, r5
    4fbc:	4650      	mov	r0, sl
    4fbe:	4320      	orrs	r0, r4
    4fc0:	1e44      	subs	r4, r0, #1
    4fc2:	41a0      	sbcs	r0, r4
    4fc4:	2400      	movs	r4, #0
    4fc6:	4338      	orrs	r0, r7
    4fc8:	e6dc      	b.n	4d84 <__aeabi_dsub+0x388>
    4fca:	2480      	movs	r4, #128	; 0x80
    4fcc:	2500      	movs	r5, #0
    4fce:	0324      	lsls	r4, r4, #12
    4fd0:	4e13      	ldr	r6, [pc, #76]	; (5020 <__aeabi_dsub+0x624>)
    4fd2:	2700      	movs	r7, #0
    4fd4:	e5d3      	b.n	4b7e <__aeabi_dsub+0x182>
    4fd6:	4650      	mov	r0, sl
    4fd8:	4320      	orrs	r0, r4
    4fda:	0007      	movs	r7, r0
    4fdc:	1e78      	subs	r0, r7, #1
    4fde:	4187      	sbcs	r7, r0
    4fe0:	2400      	movs	r4, #0
    4fe2:	18bf      	adds	r7, r7, r2
    4fe4:	e760      	b.n	4ea8 <__aeabi_dsub+0x4ac>
    4fe6:	000c      	movs	r4, r1
    4fe8:	0017      	movs	r7, r2
    4fea:	e58d      	b.n	4b08 <__aeabi_dsub+0x10c>
    4fec:	000c      	movs	r4, r1
    4fee:	0017      	movs	r7, r2
    4ff0:	4e0b      	ldr	r6, [pc, #44]	; (5020 <__aeabi_dsub+0x624>)
    4ff2:	e589      	b.n	4b08 <__aeabi_dsub+0x10c>
    4ff4:	001e      	movs	r6, r3
    4ff6:	0027      	movs	r7, r4
    4ff8:	3e20      	subs	r6, #32
    4ffa:	40f7      	lsrs	r7, r6
    4ffc:	2b20      	cmp	r3, #32
    4ffe:	d00c      	beq.n	501a <__aeabi_dsub+0x61e>
    5000:	2640      	movs	r6, #64	; 0x40
    5002:	1af3      	subs	r3, r6, r3
    5004:	409c      	lsls	r4, r3
    5006:	4650      	mov	r0, sl
    5008:	4320      	orrs	r0, r4
    500a:	1e44      	subs	r4, r0, #1
    500c:	41a0      	sbcs	r0, r4
    500e:	4307      	orrs	r7, r0
    5010:	2400      	movs	r4, #0
    5012:	18bf      	adds	r7, r7, r2
    5014:	e748      	b.n	4ea8 <__aeabi_dsub+0x4ac>
    5016:	2400      	movs	r4, #0
    5018:	e7d0      	b.n	4fbc <__aeabi_dsub+0x5c0>
    501a:	2400      	movs	r4, #0
    501c:	e7f3      	b.n	5006 <__aeabi_dsub+0x60a>
    501e:	46c0      	nop			; (mov r8, r8)
    5020:	000007ff 	.word	0x000007ff
    5024:	ff7fffff 	.word	0xff7fffff

00005028 <__aeabi_d2iz>:
    5028:	b530      	push	{r4, r5, lr}
    502a:	4d13      	ldr	r5, [pc, #76]	; (5078 <__aeabi_d2iz+0x50>)
    502c:	030a      	lsls	r2, r1, #12
    502e:	004b      	lsls	r3, r1, #1
    5030:	0b12      	lsrs	r2, r2, #12
    5032:	0d5b      	lsrs	r3, r3, #21
    5034:	0fc9      	lsrs	r1, r1, #31
    5036:	2400      	movs	r4, #0
    5038:	42ab      	cmp	r3, r5
    503a:	dd10      	ble.n	505e <__aeabi_d2iz+0x36>
    503c:	4c0f      	ldr	r4, [pc, #60]	; (507c <__aeabi_d2iz+0x54>)
    503e:	42a3      	cmp	r3, r4
    5040:	dc0f      	bgt.n	5062 <__aeabi_d2iz+0x3a>
    5042:	2480      	movs	r4, #128	; 0x80
    5044:	4d0e      	ldr	r5, [pc, #56]	; (5080 <__aeabi_d2iz+0x58>)
    5046:	0364      	lsls	r4, r4, #13
    5048:	4322      	orrs	r2, r4
    504a:	1aed      	subs	r5, r5, r3
    504c:	2d1f      	cmp	r5, #31
    504e:	dd0b      	ble.n	5068 <__aeabi_d2iz+0x40>
    5050:	480c      	ldr	r0, [pc, #48]	; (5084 <__aeabi_d2iz+0x5c>)
    5052:	1ac3      	subs	r3, r0, r3
    5054:	40da      	lsrs	r2, r3
    5056:	4254      	negs	r4, r2
    5058:	2900      	cmp	r1, #0
    505a:	d100      	bne.n	505e <__aeabi_d2iz+0x36>
    505c:	0014      	movs	r4, r2
    505e:	0020      	movs	r0, r4
    5060:	bd30      	pop	{r4, r5, pc}
    5062:	4b09      	ldr	r3, [pc, #36]	; (5088 <__aeabi_d2iz+0x60>)
    5064:	18cc      	adds	r4, r1, r3
    5066:	e7fa      	b.n	505e <__aeabi_d2iz+0x36>
    5068:	4c08      	ldr	r4, [pc, #32]	; (508c <__aeabi_d2iz+0x64>)
    506a:	40e8      	lsrs	r0, r5
    506c:	46a4      	mov	ip, r4
    506e:	4463      	add	r3, ip
    5070:	409a      	lsls	r2, r3
    5072:	4302      	orrs	r2, r0
    5074:	e7ef      	b.n	5056 <__aeabi_d2iz+0x2e>
    5076:	46c0      	nop			; (mov r8, r8)
    5078:	000003fe 	.word	0x000003fe
    507c:	0000041d 	.word	0x0000041d
    5080:	00000433 	.word	0x00000433
    5084:	00000413 	.word	0x00000413
    5088:	7fffffff 	.word	0x7fffffff
    508c:	fffffbed 	.word	0xfffffbed

00005090 <__aeabi_ui2d>:
    5090:	b510      	push	{r4, lr}
    5092:	1e04      	subs	r4, r0, #0
    5094:	d028      	beq.n	50e8 <__aeabi_ui2d+0x58>
    5096:	f000 f833 	bl	5100 <__clzsi2>
    509a:	4b15      	ldr	r3, [pc, #84]	; (50f0 <__aeabi_ui2d+0x60>)
    509c:	4a15      	ldr	r2, [pc, #84]	; (50f4 <__aeabi_ui2d+0x64>)
    509e:	1a1b      	subs	r3, r3, r0
    50a0:	1ad2      	subs	r2, r2, r3
    50a2:	2a1f      	cmp	r2, #31
    50a4:	dd15      	ble.n	50d2 <__aeabi_ui2d+0x42>
    50a6:	4a14      	ldr	r2, [pc, #80]	; (50f8 <__aeabi_ui2d+0x68>)
    50a8:	1ad2      	subs	r2, r2, r3
    50aa:	4094      	lsls	r4, r2
    50ac:	2200      	movs	r2, #0
    50ae:	0324      	lsls	r4, r4, #12
    50b0:	055b      	lsls	r3, r3, #21
    50b2:	0b24      	lsrs	r4, r4, #12
    50b4:	0d5b      	lsrs	r3, r3, #21
    50b6:	2100      	movs	r1, #0
    50b8:	0010      	movs	r0, r2
    50ba:	0324      	lsls	r4, r4, #12
    50bc:	0d0a      	lsrs	r2, r1, #20
    50be:	0b24      	lsrs	r4, r4, #12
    50c0:	0512      	lsls	r2, r2, #20
    50c2:	4322      	orrs	r2, r4
    50c4:	4c0d      	ldr	r4, [pc, #52]	; (50fc <__aeabi_ui2d+0x6c>)
    50c6:	051b      	lsls	r3, r3, #20
    50c8:	4022      	ands	r2, r4
    50ca:	4313      	orrs	r3, r2
    50cc:	005b      	lsls	r3, r3, #1
    50ce:	0859      	lsrs	r1, r3, #1
    50d0:	bd10      	pop	{r4, pc}
    50d2:	0021      	movs	r1, r4
    50d4:	4091      	lsls	r1, r2
    50d6:	000a      	movs	r2, r1
    50d8:	210b      	movs	r1, #11
    50da:	1a08      	subs	r0, r1, r0
    50dc:	40c4      	lsrs	r4, r0
    50de:	055b      	lsls	r3, r3, #21
    50e0:	0324      	lsls	r4, r4, #12
    50e2:	0b24      	lsrs	r4, r4, #12
    50e4:	0d5b      	lsrs	r3, r3, #21
    50e6:	e7e6      	b.n	50b6 <__aeabi_ui2d+0x26>
    50e8:	2300      	movs	r3, #0
    50ea:	2400      	movs	r4, #0
    50ec:	2200      	movs	r2, #0
    50ee:	e7e2      	b.n	50b6 <__aeabi_ui2d+0x26>
    50f0:	0000041e 	.word	0x0000041e
    50f4:	00000433 	.word	0x00000433
    50f8:	00000413 	.word	0x00000413
    50fc:	800fffff 	.word	0x800fffff

00005100 <__clzsi2>:
    5100:	211c      	movs	r1, #28
    5102:	2301      	movs	r3, #1
    5104:	041b      	lsls	r3, r3, #16
    5106:	4298      	cmp	r0, r3
    5108:	d301      	bcc.n	510e <__clzsi2+0xe>
    510a:	0c00      	lsrs	r0, r0, #16
    510c:	3910      	subs	r1, #16
    510e:	0a1b      	lsrs	r3, r3, #8
    5110:	4298      	cmp	r0, r3
    5112:	d301      	bcc.n	5118 <__clzsi2+0x18>
    5114:	0a00      	lsrs	r0, r0, #8
    5116:	3908      	subs	r1, #8
    5118:	091b      	lsrs	r3, r3, #4
    511a:	4298      	cmp	r0, r3
    511c:	d301      	bcc.n	5122 <__clzsi2+0x22>
    511e:	0900      	lsrs	r0, r0, #4
    5120:	3904      	subs	r1, #4
    5122:	a202      	add	r2, pc, #8	; (adr r2, 512c <__clzsi2+0x2c>)
    5124:	5c10      	ldrb	r0, [r2, r0]
    5126:	1840      	adds	r0, r0, r1
    5128:	4770      	bx	lr
    512a:	46c0      	nop			; (mov r8, r8)
    512c:	02020304 	.word	0x02020304
    5130:	01010101 	.word	0x01010101
	...

0000513c <__libc_init_array>:
    513c:	b570      	push	{r4, r5, r6, lr}
    513e:	2600      	movs	r6, #0
    5140:	4d0c      	ldr	r5, [pc, #48]	; (5174 <__libc_init_array+0x38>)
    5142:	4c0d      	ldr	r4, [pc, #52]	; (5178 <__libc_init_array+0x3c>)
    5144:	1b64      	subs	r4, r4, r5
    5146:	10a4      	asrs	r4, r4, #2
    5148:	42a6      	cmp	r6, r4
    514a:	d109      	bne.n	5160 <__libc_init_array+0x24>
    514c:	2600      	movs	r6, #0
    514e:	f000 fdbf 	bl	5cd0 <_init>
    5152:	4d0a      	ldr	r5, [pc, #40]	; (517c <__libc_init_array+0x40>)
    5154:	4c0a      	ldr	r4, [pc, #40]	; (5180 <__libc_init_array+0x44>)
    5156:	1b64      	subs	r4, r4, r5
    5158:	10a4      	asrs	r4, r4, #2
    515a:	42a6      	cmp	r6, r4
    515c:	d105      	bne.n	516a <__libc_init_array+0x2e>
    515e:	bd70      	pop	{r4, r5, r6, pc}
    5160:	00b3      	lsls	r3, r6, #2
    5162:	58eb      	ldr	r3, [r5, r3]
    5164:	4798      	blx	r3
    5166:	3601      	adds	r6, #1
    5168:	e7ee      	b.n	5148 <__libc_init_array+0xc>
    516a:	00b3      	lsls	r3, r6, #2
    516c:	58eb      	ldr	r3, [r5, r3]
    516e:	4798      	blx	r3
    5170:	3601      	adds	r6, #1
    5172:	e7f2      	b.n	515a <__libc_init_array+0x1e>
    5174:	00005cdc 	.word	0x00005cdc
    5178:	00005cdc 	.word	0x00005cdc
    517c:	00005cdc 	.word	0x00005cdc
    5180:	00005ce0 	.word	0x00005ce0

00005184 <memcpy>:
    5184:	2300      	movs	r3, #0
    5186:	b510      	push	{r4, lr}
    5188:	429a      	cmp	r2, r3
    518a:	d100      	bne.n	518e <memcpy+0xa>
    518c:	bd10      	pop	{r4, pc}
    518e:	5ccc      	ldrb	r4, [r1, r3]
    5190:	54c4      	strb	r4, [r0, r3]
    5192:	3301      	adds	r3, #1
    5194:	e7f8      	b.n	5188 <memcpy+0x4>
	...

00005198 <siprintf>:
    5198:	b40e      	push	{r1, r2, r3}
    519a:	b510      	push	{r4, lr}
    519c:	b09d      	sub	sp, #116	; 0x74
    519e:	a902      	add	r1, sp, #8
    51a0:	9002      	str	r0, [sp, #8]
    51a2:	6108      	str	r0, [r1, #16]
    51a4:	480b      	ldr	r0, [pc, #44]	; (51d4 <siprintf+0x3c>)
    51a6:	2482      	movs	r4, #130	; 0x82
    51a8:	6088      	str	r0, [r1, #8]
    51aa:	6148      	str	r0, [r1, #20]
    51ac:	2001      	movs	r0, #1
    51ae:	4240      	negs	r0, r0
    51b0:	ab1f      	add	r3, sp, #124	; 0x7c
    51b2:	81c8      	strh	r0, [r1, #14]
    51b4:	4808      	ldr	r0, [pc, #32]	; (51d8 <siprintf+0x40>)
    51b6:	cb04      	ldmia	r3!, {r2}
    51b8:	00a4      	lsls	r4, r4, #2
    51ba:	6800      	ldr	r0, [r0, #0]
    51bc:	9301      	str	r3, [sp, #4]
    51be:	818c      	strh	r4, [r1, #12]
    51c0:	f000 f8d6 	bl	5370 <_svfiprintf_r>
    51c4:	2300      	movs	r3, #0
    51c6:	9a02      	ldr	r2, [sp, #8]
    51c8:	7013      	strb	r3, [r2, #0]
    51ca:	b01d      	add	sp, #116	; 0x74
    51cc:	bc10      	pop	{r4}
    51ce:	bc08      	pop	{r3}
    51d0:	b003      	add	sp, #12
    51d2:	4718      	bx	r3
    51d4:	7fffffff 	.word	0x7fffffff
    51d8:	20000018 	.word	0x20000018

000051dc <strcmp>:
    51dc:	7802      	ldrb	r2, [r0, #0]
    51de:	780b      	ldrb	r3, [r1, #0]
    51e0:	2a00      	cmp	r2, #0
    51e2:	d003      	beq.n	51ec <strcmp+0x10>
    51e4:	3001      	adds	r0, #1
    51e6:	3101      	adds	r1, #1
    51e8:	429a      	cmp	r2, r3
    51ea:	d0f7      	beq.n	51dc <strcmp>
    51ec:	1ad0      	subs	r0, r2, r3
    51ee:	4770      	bx	lr

000051f0 <_malloc_r>:
    51f0:	2303      	movs	r3, #3
    51f2:	b570      	push	{r4, r5, r6, lr}
    51f4:	1ccd      	adds	r5, r1, #3
    51f6:	439d      	bics	r5, r3
    51f8:	3508      	adds	r5, #8
    51fa:	0006      	movs	r6, r0
    51fc:	2d0c      	cmp	r5, #12
    51fe:	d21e      	bcs.n	523e <_malloc_r+0x4e>
    5200:	250c      	movs	r5, #12
    5202:	42a9      	cmp	r1, r5
    5204:	d81d      	bhi.n	5242 <_malloc_r+0x52>
    5206:	0030      	movs	r0, r6
    5208:	f000 fb6d 	bl	58e6 <__malloc_lock>
    520c:	4a25      	ldr	r2, [pc, #148]	; (52a4 <_malloc_r+0xb4>)
    520e:	6814      	ldr	r4, [r2, #0]
    5210:	0021      	movs	r1, r4
    5212:	2900      	cmp	r1, #0
    5214:	d119      	bne.n	524a <_malloc_r+0x5a>
    5216:	4c24      	ldr	r4, [pc, #144]	; (52a8 <_malloc_r+0xb8>)
    5218:	6823      	ldr	r3, [r4, #0]
    521a:	2b00      	cmp	r3, #0
    521c:	d103      	bne.n	5226 <_malloc_r+0x36>
    521e:	0030      	movs	r0, r6
    5220:	f000 fb32 	bl	5888 <_sbrk_r>
    5224:	6020      	str	r0, [r4, #0]
    5226:	0029      	movs	r1, r5
    5228:	0030      	movs	r0, r6
    522a:	f000 fb2d 	bl	5888 <_sbrk_r>
    522e:	1c43      	adds	r3, r0, #1
    5230:	d12c      	bne.n	528c <_malloc_r+0x9c>
    5232:	230c      	movs	r3, #12
    5234:	0030      	movs	r0, r6
    5236:	6033      	str	r3, [r6, #0]
    5238:	f000 fb56 	bl	58e8 <__malloc_unlock>
    523c:	e003      	b.n	5246 <_malloc_r+0x56>
    523e:	2d00      	cmp	r5, #0
    5240:	dadf      	bge.n	5202 <_malloc_r+0x12>
    5242:	230c      	movs	r3, #12
    5244:	6033      	str	r3, [r6, #0]
    5246:	2000      	movs	r0, #0
    5248:	bd70      	pop	{r4, r5, r6, pc}
    524a:	680b      	ldr	r3, [r1, #0]
    524c:	1b5b      	subs	r3, r3, r5
    524e:	d41a      	bmi.n	5286 <_malloc_r+0x96>
    5250:	2b0b      	cmp	r3, #11
    5252:	d903      	bls.n	525c <_malloc_r+0x6c>
    5254:	600b      	str	r3, [r1, #0]
    5256:	18cc      	adds	r4, r1, r3
    5258:	6025      	str	r5, [r4, #0]
    525a:	e003      	b.n	5264 <_malloc_r+0x74>
    525c:	428c      	cmp	r4, r1
    525e:	d10e      	bne.n	527e <_malloc_r+0x8e>
    5260:	6863      	ldr	r3, [r4, #4]
    5262:	6013      	str	r3, [r2, #0]
    5264:	0030      	movs	r0, r6
    5266:	f000 fb3f 	bl	58e8 <__malloc_unlock>
    526a:	0020      	movs	r0, r4
    526c:	2207      	movs	r2, #7
    526e:	300b      	adds	r0, #11
    5270:	1d23      	adds	r3, r4, #4
    5272:	4390      	bics	r0, r2
    5274:	1ac3      	subs	r3, r0, r3
    5276:	d0e7      	beq.n	5248 <_malloc_r+0x58>
    5278:	425a      	negs	r2, r3
    527a:	50e2      	str	r2, [r4, r3]
    527c:	e7e4      	b.n	5248 <_malloc_r+0x58>
    527e:	684b      	ldr	r3, [r1, #4]
    5280:	6063      	str	r3, [r4, #4]
    5282:	000c      	movs	r4, r1
    5284:	e7ee      	b.n	5264 <_malloc_r+0x74>
    5286:	000c      	movs	r4, r1
    5288:	6849      	ldr	r1, [r1, #4]
    528a:	e7c2      	b.n	5212 <_malloc_r+0x22>
    528c:	2303      	movs	r3, #3
    528e:	1cc4      	adds	r4, r0, #3
    5290:	439c      	bics	r4, r3
    5292:	42a0      	cmp	r0, r4
    5294:	d0e0      	beq.n	5258 <_malloc_r+0x68>
    5296:	1a21      	subs	r1, r4, r0
    5298:	0030      	movs	r0, r6
    529a:	f000 faf5 	bl	5888 <_sbrk_r>
    529e:	1c43      	adds	r3, r0, #1
    52a0:	d1da      	bne.n	5258 <_malloc_r+0x68>
    52a2:	e7c6      	b.n	5232 <_malloc_r+0x42>
    52a4:	200000dc 	.word	0x200000dc
    52a8:	200000e0 	.word	0x200000e0

000052ac <__ssputs_r>:
    52ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    52ae:	688e      	ldr	r6, [r1, #8]
    52b0:	b085      	sub	sp, #20
    52b2:	0007      	movs	r7, r0
    52b4:	000c      	movs	r4, r1
    52b6:	9203      	str	r2, [sp, #12]
    52b8:	9301      	str	r3, [sp, #4]
    52ba:	429e      	cmp	r6, r3
    52bc:	d839      	bhi.n	5332 <__ssputs_r+0x86>
    52be:	2390      	movs	r3, #144	; 0x90
    52c0:	898a      	ldrh	r2, [r1, #12]
    52c2:	00db      	lsls	r3, r3, #3
    52c4:	421a      	tst	r2, r3
    52c6:	d034      	beq.n	5332 <__ssputs_r+0x86>
    52c8:	2503      	movs	r5, #3
    52ca:	6909      	ldr	r1, [r1, #16]
    52cc:	6823      	ldr	r3, [r4, #0]
    52ce:	1a5b      	subs	r3, r3, r1
    52d0:	9302      	str	r3, [sp, #8]
    52d2:	6963      	ldr	r3, [r4, #20]
    52d4:	9802      	ldr	r0, [sp, #8]
    52d6:	435d      	muls	r5, r3
    52d8:	0feb      	lsrs	r3, r5, #31
    52da:	195d      	adds	r5, r3, r5
    52dc:	9b01      	ldr	r3, [sp, #4]
    52de:	106d      	asrs	r5, r5, #1
    52e0:	3301      	adds	r3, #1
    52e2:	181b      	adds	r3, r3, r0
    52e4:	42ab      	cmp	r3, r5
    52e6:	d900      	bls.n	52ea <__ssputs_r+0x3e>
    52e8:	001d      	movs	r5, r3
    52ea:	0553      	lsls	r3, r2, #21
    52ec:	d532      	bpl.n	5354 <__ssputs_r+0xa8>
    52ee:	0029      	movs	r1, r5
    52f0:	0038      	movs	r0, r7
    52f2:	f7ff ff7d 	bl	51f0 <_malloc_r>
    52f6:	1e06      	subs	r6, r0, #0
    52f8:	d109      	bne.n	530e <__ssputs_r+0x62>
    52fa:	230c      	movs	r3, #12
    52fc:	603b      	str	r3, [r7, #0]
    52fe:	2340      	movs	r3, #64	; 0x40
    5300:	2001      	movs	r0, #1
    5302:	89a2      	ldrh	r2, [r4, #12]
    5304:	4240      	negs	r0, r0
    5306:	4313      	orrs	r3, r2
    5308:	81a3      	strh	r3, [r4, #12]
    530a:	b005      	add	sp, #20
    530c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    530e:	9a02      	ldr	r2, [sp, #8]
    5310:	6921      	ldr	r1, [r4, #16]
    5312:	f7ff ff37 	bl	5184 <memcpy>
    5316:	89a3      	ldrh	r3, [r4, #12]
    5318:	4a14      	ldr	r2, [pc, #80]	; (536c <__ssputs_r+0xc0>)
    531a:	401a      	ands	r2, r3
    531c:	2380      	movs	r3, #128	; 0x80
    531e:	4313      	orrs	r3, r2
    5320:	81a3      	strh	r3, [r4, #12]
    5322:	9b02      	ldr	r3, [sp, #8]
    5324:	6126      	str	r6, [r4, #16]
    5326:	18f6      	adds	r6, r6, r3
    5328:	6026      	str	r6, [r4, #0]
    532a:	6165      	str	r5, [r4, #20]
    532c:	9e01      	ldr	r6, [sp, #4]
    532e:	1aed      	subs	r5, r5, r3
    5330:	60a5      	str	r5, [r4, #8]
    5332:	9b01      	ldr	r3, [sp, #4]
    5334:	42b3      	cmp	r3, r6
    5336:	d200      	bcs.n	533a <__ssputs_r+0x8e>
    5338:	001e      	movs	r6, r3
    533a:	0032      	movs	r2, r6
    533c:	9903      	ldr	r1, [sp, #12]
    533e:	6820      	ldr	r0, [r4, #0]
    5340:	f000 fabf 	bl	58c2 <memmove>
    5344:	68a3      	ldr	r3, [r4, #8]
    5346:	2000      	movs	r0, #0
    5348:	1b9b      	subs	r3, r3, r6
    534a:	60a3      	str	r3, [r4, #8]
    534c:	6823      	ldr	r3, [r4, #0]
    534e:	199e      	adds	r6, r3, r6
    5350:	6026      	str	r6, [r4, #0]
    5352:	e7da      	b.n	530a <__ssputs_r+0x5e>
    5354:	002a      	movs	r2, r5
    5356:	0038      	movs	r0, r7
    5358:	f000 fb12 	bl	5980 <_realloc_r>
    535c:	1e06      	subs	r6, r0, #0
    535e:	d1e0      	bne.n	5322 <__ssputs_r+0x76>
    5360:	6921      	ldr	r1, [r4, #16]
    5362:	0038      	movs	r0, r7
    5364:	f000 fac2 	bl	58ec <_free_r>
    5368:	e7c7      	b.n	52fa <__ssputs_r+0x4e>
    536a:	46c0      	nop			; (mov r8, r8)
    536c:	fffffb7f 	.word	0xfffffb7f

00005370 <_svfiprintf_r>:
    5370:	b5f0      	push	{r4, r5, r6, r7, lr}
    5372:	b09f      	sub	sp, #124	; 0x7c
    5374:	9002      	str	r0, [sp, #8]
    5376:	9305      	str	r3, [sp, #20]
    5378:	898b      	ldrh	r3, [r1, #12]
    537a:	000f      	movs	r7, r1
    537c:	0016      	movs	r6, r2
    537e:	061b      	lsls	r3, r3, #24
    5380:	d511      	bpl.n	53a6 <_svfiprintf_r+0x36>
    5382:	690b      	ldr	r3, [r1, #16]
    5384:	2b00      	cmp	r3, #0
    5386:	d10e      	bne.n	53a6 <_svfiprintf_r+0x36>
    5388:	2140      	movs	r1, #64	; 0x40
    538a:	f7ff ff31 	bl	51f0 <_malloc_r>
    538e:	6038      	str	r0, [r7, #0]
    5390:	6138      	str	r0, [r7, #16]
    5392:	2800      	cmp	r0, #0
    5394:	d105      	bne.n	53a2 <_svfiprintf_r+0x32>
    5396:	230c      	movs	r3, #12
    5398:	9a02      	ldr	r2, [sp, #8]
    539a:	3801      	subs	r0, #1
    539c:	6013      	str	r3, [r2, #0]
    539e:	b01f      	add	sp, #124	; 0x7c
    53a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53a2:	2340      	movs	r3, #64	; 0x40
    53a4:	617b      	str	r3, [r7, #20]
    53a6:	2300      	movs	r3, #0
    53a8:	ad06      	add	r5, sp, #24
    53aa:	616b      	str	r3, [r5, #20]
    53ac:	3320      	adds	r3, #32
    53ae:	766b      	strb	r3, [r5, #25]
    53b0:	3310      	adds	r3, #16
    53b2:	76ab      	strb	r3, [r5, #26]
    53b4:	0034      	movs	r4, r6
    53b6:	7823      	ldrb	r3, [r4, #0]
    53b8:	2b00      	cmp	r3, #0
    53ba:	d147      	bne.n	544c <_svfiprintf_r+0xdc>
    53bc:	1ba3      	subs	r3, r4, r6
    53be:	9304      	str	r3, [sp, #16]
    53c0:	d00d      	beq.n	53de <_svfiprintf_r+0x6e>
    53c2:	1ba3      	subs	r3, r4, r6
    53c4:	0032      	movs	r2, r6
    53c6:	0039      	movs	r1, r7
    53c8:	9802      	ldr	r0, [sp, #8]
    53ca:	f7ff ff6f 	bl	52ac <__ssputs_r>
    53ce:	1c43      	adds	r3, r0, #1
    53d0:	d100      	bne.n	53d4 <_svfiprintf_r+0x64>
    53d2:	e0b5      	b.n	5540 <_svfiprintf_r+0x1d0>
    53d4:	696a      	ldr	r2, [r5, #20]
    53d6:	9b04      	ldr	r3, [sp, #16]
    53d8:	4694      	mov	ip, r2
    53da:	4463      	add	r3, ip
    53dc:	616b      	str	r3, [r5, #20]
    53de:	7823      	ldrb	r3, [r4, #0]
    53e0:	2b00      	cmp	r3, #0
    53e2:	d100      	bne.n	53e6 <_svfiprintf_r+0x76>
    53e4:	e0ac      	b.n	5540 <_svfiprintf_r+0x1d0>
    53e6:	2201      	movs	r2, #1
    53e8:	2300      	movs	r3, #0
    53ea:	4252      	negs	r2, r2
    53ec:	606a      	str	r2, [r5, #4]
    53ee:	a902      	add	r1, sp, #8
    53f0:	3254      	adds	r2, #84	; 0x54
    53f2:	1852      	adds	r2, r2, r1
    53f4:	3401      	adds	r4, #1
    53f6:	602b      	str	r3, [r5, #0]
    53f8:	60eb      	str	r3, [r5, #12]
    53fa:	60ab      	str	r3, [r5, #8]
    53fc:	7013      	strb	r3, [r2, #0]
    53fe:	65ab      	str	r3, [r5, #88]	; 0x58
    5400:	4e58      	ldr	r6, [pc, #352]	; (5564 <_svfiprintf_r+0x1f4>)
    5402:	2205      	movs	r2, #5
    5404:	7821      	ldrb	r1, [r4, #0]
    5406:	0030      	movs	r0, r6
    5408:	f000 fa50 	bl	58ac <memchr>
    540c:	1c62      	adds	r2, r4, #1
    540e:	2800      	cmp	r0, #0
    5410:	d120      	bne.n	5454 <_svfiprintf_r+0xe4>
    5412:	6829      	ldr	r1, [r5, #0]
    5414:	06cb      	lsls	r3, r1, #27
    5416:	d504      	bpl.n	5422 <_svfiprintf_r+0xb2>
    5418:	2353      	movs	r3, #83	; 0x53
    541a:	ae02      	add	r6, sp, #8
    541c:	3020      	adds	r0, #32
    541e:	199b      	adds	r3, r3, r6
    5420:	7018      	strb	r0, [r3, #0]
    5422:	070b      	lsls	r3, r1, #28
    5424:	d504      	bpl.n	5430 <_svfiprintf_r+0xc0>
    5426:	2353      	movs	r3, #83	; 0x53
    5428:	202b      	movs	r0, #43	; 0x2b
    542a:	ae02      	add	r6, sp, #8
    542c:	199b      	adds	r3, r3, r6
    542e:	7018      	strb	r0, [r3, #0]
    5430:	7823      	ldrb	r3, [r4, #0]
    5432:	2b2a      	cmp	r3, #42	; 0x2a
    5434:	d016      	beq.n	5464 <_svfiprintf_r+0xf4>
    5436:	2000      	movs	r0, #0
    5438:	210a      	movs	r1, #10
    543a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    543c:	7822      	ldrb	r2, [r4, #0]
    543e:	3a30      	subs	r2, #48	; 0x30
    5440:	2a09      	cmp	r2, #9
    5442:	d955      	bls.n	54f0 <_svfiprintf_r+0x180>
    5444:	2800      	cmp	r0, #0
    5446:	d015      	beq.n	5474 <_svfiprintf_r+0x104>
    5448:	9309      	str	r3, [sp, #36]	; 0x24
    544a:	e013      	b.n	5474 <_svfiprintf_r+0x104>
    544c:	2b25      	cmp	r3, #37	; 0x25
    544e:	d0b5      	beq.n	53bc <_svfiprintf_r+0x4c>
    5450:	3401      	adds	r4, #1
    5452:	e7b0      	b.n	53b6 <_svfiprintf_r+0x46>
    5454:	2301      	movs	r3, #1
    5456:	1b80      	subs	r0, r0, r6
    5458:	4083      	lsls	r3, r0
    545a:	6829      	ldr	r1, [r5, #0]
    545c:	0014      	movs	r4, r2
    545e:	430b      	orrs	r3, r1
    5460:	602b      	str	r3, [r5, #0]
    5462:	e7cd      	b.n	5400 <_svfiprintf_r+0x90>
    5464:	9b05      	ldr	r3, [sp, #20]
    5466:	1d18      	adds	r0, r3, #4
    5468:	681b      	ldr	r3, [r3, #0]
    546a:	9005      	str	r0, [sp, #20]
    546c:	2b00      	cmp	r3, #0
    546e:	db39      	blt.n	54e4 <_svfiprintf_r+0x174>
    5470:	9309      	str	r3, [sp, #36]	; 0x24
    5472:	0014      	movs	r4, r2
    5474:	7823      	ldrb	r3, [r4, #0]
    5476:	2b2e      	cmp	r3, #46	; 0x2e
    5478:	d10b      	bne.n	5492 <_svfiprintf_r+0x122>
    547a:	7863      	ldrb	r3, [r4, #1]
    547c:	1c62      	adds	r2, r4, #1
    547e:	2b2a      	cmp	r3, #42	; 0x2a
    5480:	d13e      	bne.n	5500 <_svfiprintf_r+0x190>
    5482:	9b05      	ldr	r3, [sp, #20]
    5484:	3402      	adds	r4, #2
    5486:	1d1a      	adds	r2, r3, #4
    5488:	681b      	ldr	r3, [r3, #0]
    548a:	9205      	str	r2, [sp, #20]
    548c:	2b00      	cmp	r3, #0
    548e:	db34      	blt.n	54fa <_svfiprintf_r+0x18a>
    5490:	9307      	str	r3, [sp, #28]
    5492:	4e35      	ldr	r6, [pc, #212]	; (5568 <_svfiprintf_r+0x1f8>)
    5494:	7821      	ldrb	r1, [r4, #0]
    5496:	2203      	movs	r2, #3
    5498:	0030      	movs	r0, r6
    549a:	f000 fa07 	bl	58ac <memchr>
    549e:	2800      	cmp	r0, #0
    54a0:	d006      	beq.n	54b0 <_svfiprintf_r+0x140>
    54a2:	2340      	movs	r3, #64	; 0x40
    54a4:	1b80      	subs	r0, r0, r6
    54a6:	4083      	lsls	r3, r0
    54a8:	682a      	ldr	r2, [r5, #0]
    54aa:	3401      	adds	r4, #1
    54ac:	4313      	orrs	r3, r2
    54ae:	602b      	str	r3, [r5, #0]
    54b0:	7821      	ldrb	r1, [r4, #0]
    54b2:	2206      	movs	r2, #6
    54b4:	482d      	ldr	r0, [pc, #180]	; (556c <_svfiprintf_r+0x1fc>)
    54b6:	1c66      	adds	r6, r4, #1
    54b8:	7629      	strb	r1, [r5, #24]
    54ba:	f000 f9f7 	bl	58ac <memchr>
    54be:	2800      	cmp	r0, #0
    54c0:	d046      	beq.n	5550 <_svfiprintf_r+0x1e0>
    54c2:	4b2b      	ldr	r3, [pc, #172]	; (5570 <_svfiprintf_r+0x200>)
    54c4:	2b00      	cmp	r3, #0
    54c6:	d12f      	bne.n	5528 <_svfiprintf_r+0x1b8>
    54c8:	6829      	ldr	r1, [r5, #0]
    54ca:	9b05      	ldr	r3, [sp, #20]
    54cc:	2207      	movs	r2, #7
    54ce:	05c9      	lsls	r1, r1, #23
    54d0:	d528      	bpl.n	5524 <_svfiprintf_r+0x1b4>
    54d2:	189b      	adds	r3, r3, r2
    54d4:	4393      	bics	r3, r2
    54d6:	3308      	adds	r3, #8
    54d8:	9305      	str	r3, [sp, #20]
    54da:	696b      	ldr	r3, [r5, #20]
    54dc:	9a03      	ldr	r2, [sp, #12]
    54de:	189b      	adds	r3, r3, r2
    54e0:	616b      	str	r3, [r5, #20]
    54e2:	e767      	b.n	53b4 <_svfiprintf_r+0x44>
    54e4:	425b      	negs	r3, r3
    54e6:	60eb      	str	r3, [r5, #12]
    54e8:	2302      	movs	r3, #2
    54ea:	430b      	orrs	r3, r1
    54ec:	602b      	str	r3, [r5, #0]
    54ee:	e7c0      	b.n	5472 <_svfiprintf_r+0x102>
    54f0:	434b      	muls	r3, r1
    54f2:	3401      	adds	r4, #1
    54f4:	189b      	adds	r3, r3, r2
    54f6:	2001      	movs	r0, #1
    54f8:	e7a0      	b.n	543c <_svfiprintf_r+0xcc>
    54fa:	2301      	movs	r3, #1
    54fc:	425b      	negs	r3, r3
    54fe:	e7c7      	b.n	5490 <_svfiprintf_r+0x120>
    5500:	2300      	movs	r3, #0
    5502:	0014      	movs	r4, r2
    5504:	200a      	movs	r0, #10
    5506:	001a      	movs	r2, r3
    5508:	606b      	str	r3, [r5, #4]
    550a:	7821      	ldrb	r1, [r4, #0]
    550c:	3930      	subs	r1, #48	; 0x30
    550e:	2909      	cmp	r1, #9
    5510:	d903      	bls.n	551a <_svfiprintf_r+0x1aa>
    5512:	2b00      	cmp	r3, #0
    5514:	d0bd      	beq.n	5492 <_svfiprintf_r+0x122>
    5516:	9207      	str	r2, [sp, #28]
    5518:	e7bb      	b.n	5492 <_svfiprintf_r+0x122>
    551a:	4342      	muls	r2, r0
    551c:	3401      	adds	r4, #1
    551e:	1852      	adds	r2, r2, r1
    5520:	2301      	movs	r3, #1
    5522:	e7f2      	b.n	550a <_svfiprintf_r+0x19a>
    5524:	3307      	adds	r3, #7
    5526:	e7d5      	b.n	54d4 <_svfiprintf_r+0x164>
    5528:	ab05      	add	r3, sp, #20
    552a:	9300      	str	r3, [sp, #0]
    552c:	003a      	movs	r2, r7
    552e:	4b11      	ldr	r3, [pc, #68]	; (5574 <_svfiprintf_r+0x204>)
    5530:	0029      	movs	r1, r5
    5532:	9802      	ldr	r0, [sp, #8]
    5534:	e000      	b.n	5538 <_svfiprintf_r+0x1c8>
    5536:	bf00      	nop
    5538:	9003      	str	r0, [sp, #12]
    553a:	9b03      	ldr	r3, [sp, #12]
    553c:	3301      	adds	r3, #1
    553e:	d1cc      	bne.n	54da <_svfiprintf_r+0x16a>
    5540:	89bb      	ldrh	r3, [r7, #12]
    5542:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5544:	065b      	lsls	r3, r3, #25
    5546:	d400      	bmi.n	554a <_svfiprintf_r+0x1da>
    5548:	e729      	b.n	539e <_svfiprintf_r+0x2e>
    554a:	2001      	movs	r0, #1
    554c:	4240      	negs	r0, r0
    554e:	e726      	b.n	539e <_svfiprintf_r+0x2e>
    5550:	ab05      	add	r3, sp, #20
    5552:	9300      	str	r3, [sp, #0]
    5554:	003a      	movs	r2, r7
    5556:	4b07      	ldr	r3, [pc, #28]	; (5574 <_svfiprintf_r+0x204>)
    5558:	0029      	movs	r1, r5
    555a:	9802      	ldr	r0, [sp, #8]
    555c:	f000 f87a 	bl	5654 <_printf_i>
    5560:	e7ea      	b.n	5538 <_svfiprintf_r+0x1c8>
    5562:	46c0      	nop			; (mov r8, r8)
    5564:	00005c9c 	.word	0x00005c9c
    5568:	00005ca2 	.word	0x00005ca2
    556c:	00005ca6 	.word	0x00005ca6
    5570:	00000000 	.word	0x00000000
    5574:	000052ad 	.word	0x000052ad

00005578 <_printf_common>:
    5578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    557a:	0015      	movs	r5, r2
    557c:	9301      	str	r3, [sp, #4]
    557e:	688a      	ldr	r2, [r1, #8]
    5580:	690b      	ldr	r3, [r1, #16]
    5582:	9000      	str	r0, [sp, #0]
    5584:	000c      	movs	r4, r1
    5586:	4293      	cmp	r3, r2
    5588:	da00      	bge.n	558c <_printf_common+0x14>
    558a:	0013      	movs	r3, r2
    558c:	0022      	movs	r2, r4
    558e:	602b      	str	r3, [r5, #0]
    5590:	3243      	adds	r2, #67	; 0x43
    5592:	7812      	ldrb	r2, [r2, #0]
    5594:	2a00      	cmp	r2, #0
    5596:	d001      	beq.n	559c <_printf_common+0x24>
    5598:	3301      	adds	r3, #1
    559a:	602b      	str	r3, [r5, #0]
    559c:	6823      	ldr	r3, [r4, #0]
    559e:	069b      	lsls	r3, r3, #26
    55a0:	d502      	bpl.n	55a8 <_printf_common+0x30>
    55a2:	682b      	ldr	r3, [r5, #0]
    55a4:	3302      	adds	r3, #2
    55a6:	602b      	str	r3, [r5, #0]
    55a8:	2706      	movs	r7, #6
    55aa:	6823      	ldr	r3, [r4, #0]
    55ac:	401f      	ands	r7, r3
    55ae:	d027      	beq.n	5600 <_printf_common+0x88>
    55b0:	0023      	movs	r3, r4
    55b2:	3343      	adds	r3, #67	; 0x43
    55b4:	781b      	ldrb	r3, [r3, #0]
    55b6:	1e5a      	subs	r2, r3, #1
    55b8:	4193      	sbcs	r3, r2
    55ba:	6822      	ldr	r2, [r4, #0]
    55bc:	0692      	lsls	r2, r2, #26
    55be:	d430      	bmi.n	5622 <_printf_common+0xaa>
    55c0:	0022      	movs	r2, r4
    55c2:	9901      	ldr	r1, [sp, #4]
    55c4:	3243      	adds	r2, #67	; 0x43
    55c6:	9800      	ldr	r0, [sp, #0]
    55c8:	9e08      	ldr	r6, [sp, #32]
    55ca:	47b0      	blx	r6
    55cc:	1c43      	adds	r3, r0, #1
    55ce:	d025      	beq.n	561c <_printf_common+0xa4>
    55d0:	2306      	movs	r3, #6
    55d2:	6820      	ldr	r0, [r4, #0]
    55d4:	682a      	ldr	r2, [r5, #0]
    55d6:	68e1      	ldr	r1, [r4, #12]
    55d8:	4003      	ands	r3, r0
    55da:	2500      	movs	r5, #0
    55dc:	2b04      	cmp	r3, #4
    55de:	d103      	bne.n	55e8 <_printf_common+0x70>
    55e0:	1a8d      	subs	r5, r1, r2
    55e2:	43eb      	mvns	r3, r5
    55e4:	17db      	asrs	r3, r3, #31
    55e6:	401d      	ands	r5, r3
    55e8:	68a3      	ldr	r3, [r4, #8]
    55ea:	6922      	ldr	r2, [r4, #16]
    55ec:	4293      	cmp	r3, r2
    55ee:	dd01      	ble.n	55f4 <_printf_common+0x7c>
    55f0:	1a9b      	subs	r3, r3, r2
    55f2:	18ed      	adds	r5, r5, r3
    55f4:	2700      	movs	r7, #0
    55f6:	42bd      	cmp	r5, r7
    55f8:	d120      	bne.n	563c <_printf_common+0xc4>
    55fa:	2000      	movs	r0, #0
    55fc:	e010      	b.n	5620 <_printf_common+0xa8>
    55fe:	3701      	adds	r7, #1
    5600:	68e3      	ldr	r3, [r4, #12]
    5602:	682a      	ldr	r2, [r5, #0]
    5604:	1a9b      	subs	r3, r3, r2
    5606:	429f      	cmp	r7, r3
    5608:	dad2      	bge.n	55b0 <_printf_common+0x38>
    560a:	0022      	movs	r2, r4
    560c:	2301      	movs	r3, #1
    560e:	3219      	adds	r2, #25
    5610:	9901      	ldr	r1, [sp, #4]
    5612:	9800      	ldr	r0, [sp, #0]
    5614:	9e08      	ldr	r6, [sp, #32]
    5616:	47b0      	blx	r6
    5618:	1c43      	adds	r3, r0, #1
    561a:	d1f0      	bne.n	55fe <_printf_common+0x86>
    561c:	2001      	movs	r0, #1
    561e:	4240      	negs	r0, r0
    5620:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5622:	2030      	movs	r0, #48	; 0x30
    5624:	18e1      	adds	r1, r4, r3
    5626:	3143      	adds	r1, #67	; 0x43
    5628:	7008      	strb	r0, [r1, #0]
    562a:	0021      	movs	r1, r4
    562c:	1c5a      	adds	r2, r3, #1
    562e:	3145      	adds	r1, #69	; 0x45
    5630:	7809      	ldrb	r1, [r1, #0]
    5632:	18a2      	adds	r2, r4, r2
    5634:	3243      	adds	r2, #67	; 0x43
    5636:	3302      	adds	r3, #2
    5638:	7011      	strb	r1, [r2, #0]
    563a:	e7c1      	b.n	55c0 <_printf_common+0x48>
    563c:	0022      	movs	r2, r4
    563e:	2301      	movs	r3, #1
    5640:	321a      	adds	r2, #26
    5642:	9901      	ldr	r1, [sp, #4]
    5644:	9800      	ldr	r0, [sp, #0]
    5646:	9e08      	ldr	r6, [sp, #32]
    5648:	47b0      	blx	r6
    564a:	1c43      	adds	r3, r0, #1
    564c:	d0e6      	beq.n	561c <_printf_common+0xa4>
    564e:	3701      	adds	r7, #1
    5650:	e7d1      	b.n	55f6 <_printf_common+0x7e>
	...

00005654 <_printf_i>:
    5654:	b5f0      	push	{r4, r5, r6, r7, lr}
    5656:	b08b      	sub	sp, #44	; 0x2c
    5658:	9206      	str	r2, [sp, #24]
    565a:	000a      	movs	r2, r1
    565c:	3243      	adds	r2, #67	; 0x43
    565e:	9307      	str	r3, [sp, #28]
    5660:	9005      	str	r0, [sp, #20]
    5662:	9204      	str	r2, [sp, #16]
    5664:	7e0a      	ldrb	r2, [r1, #24]
    5666:	000c      	movs	r4, r1
    5668:	9b10      	ldr	r3, [sp, #64]	; 0x40
    566a:	2a6e      	cmp	r2, #110	; 0x6e
    566c:	d100      	bne.n	5670 <_printf_i+0x1c>
    566e:	e08f      	b.n	5790 <_printf_i+0x13c>
    5670:	d817      	bhi.n	56a2 <_printf_i+0x4e>
    5672:	2a63      	cmp	r2, #99	; 0x63
    5674:	d02c      	beq.n	56d0 <_printf_i+0x7c>
    5676:	d808      	bhi.n	568a <_printf_i+0x36>
    5678:	2a00      	cmp	r2, #0
    567a:	d100      	bne.n	567e <_printf_i+0x2a>
    567c:	e099      	b.n	57b2 <_printf_i+0x15e>
    567e:	2a58      	cmp	r2, #88	; 0x58
    5680:	d054      	beq.n	572c <_printf_i+0xd8>
    5682:	0026      	movs	r6, r4
    5684:	3642      	adds	r6, #66	; 0x42
    5686:	7032      	strb	r2, [r6, #0]
    5688:	e029      	b.n	56de <_printf_i+0x8a>
    568a:	2a64      	cmp	r2, #100	; 0x64
    568c:	d001      	beq.n	5692 <_printf_i+0x3e>
    568e:	2a69      	cmp	r2, #105	; 0x69
    5690:	d1f7      	bne.n	5682 <_printf_i+0x2e>
    5692:	6821      	ldr	r1, [r4, #0]
    5694:	681a      	ldr	r2, [r3, #0]
    5696:	0608      	lsls	r0, r1, #24
    5698:	d523      	bpl.n	56e2 <_printf_i+0x8e>
    569a:	1d11      	adds	r1, r2, #4
    569c:	6019      	str	r1, [r3, #0]
    569e:	6815      	ldr	r5, [r2, #0]
    56a0:	e025      	b.n	56ee <_printf_i+0x9a>
    56a2:	2a73      	cmp	r2, #115	; 0x73
    56a4:	d100      	bne.n	56a8 <_printf_i+0x54>
    56a6:	e088      	b.n	57ba <_printf_i+0x166>
    56a8:	d808      	bhi.n	56bc <_printf_i+0x68>
    56aa:	2a6f      	cmp	r2, #111	; 0x6f
    56ac:	d029      	beq.n	5702 <_printf_i+0xae>
    56ae:	2a70      	cmp	r2, #112	; 0x70
    56b0:	d1e7      	bne.n	5682 <_printf_i+0x2e>
    56b2:	2220      	movs	r2, #32
    56b4:	6809      	ldr	r1, [r1, #0]
    56b6:	430a      	orrs	r2, r1
    56b8:	6022      	str	r2, [r4, #0]
    56ba:	e003      	b.n	56c4 <_printf_i+0x70>
    56bc:	2a75      	cmp	r2, #117	; 0x75
    56be:	d020      	beq.n	5702 <_printf_i+0xae>
    56c0:	2a78      	cmp	r2, #120	; 0x78
    56c2:	d1de      	bne.n	5682 <_printf_i+0x2e>
    56c4:	0022      	movs	r2, r4
    56c6:	2178      	movs	r1, #120	; 0x78
    56c8:	3245      	adds	r2, #69	; 0x45
    56ca:	7011      	strb	r1, [r2, #0]
    56cc:	4a6c      	ldr	r2, [pc, #432]	; (5880 <_printf_i+0x22c>)
    56ce:	e030      	b.n	5732 <_printf_i+0xde>
    56d0:	000e      	movs	r6, r1
    56d2:	681a      	ldr	r2, [r3, #0]
    56d4:	3642      	adds	r6, #66	; 0x42
    56d6:	1d11      	adds	r1, r2, #4
    56d8:	6019      	str	r1, [r3, #0]
    56da:	6813      	ldr	r3, [r2, #0]
    56dc:	7033      	strb	r3, [r6, #0]
    56de:	2301      	movs	r3, #1
    56e0:	e079      	b.n	57d6 <_printf_i+0x182>
    56e2:	0649      	lsls	r1, r1, #25
    56e4:	d5d9      	bpl.n	569a <_printf_i+0x46>
    56e6:	1d11      	adds	r1, r2, #4
    56e8:	6019      	str	r1, [r3, #0]
    56ea:	2300      	movs	r3, #0
    56ec:	5ed5      	ldrsh	r5, [r2, r3]
    56ee:	2d00      	cmp	r5, #0
    56f0:	da03      	bge.n	56fa <_printf_i+0xa6>
    56f2:	232d      	movs	r3, #45	; 0x2d
    56f4:	9a04      	ldr	r2, [sp, #16]
    56f6:	426d      	negs	r5, r5
    56f8:	7013      	strb	r3, [r2, #0]
    56fa:	4b62      	ldr	r3, [pc, #392]	; (5884 <_printf_i+0x230>)
    56fc:	270a      	movs	r7, #10
    56fe:	9303      	str	r3, [sp, #12]
    5700:	e02f      	b.n	5762 <_printf_i+0x10e>
    5702:	6820      	ldr	r0, [r4, #0]
    5704:	6819      	ldr	r1, [r3, #0]
    5706:	0605      	lsls	r5, r0, #24
    5708:	d503      	bpl.n	5712 <_printf_i+0xbe>
    570a:	1d08      	adds	r0, r1, #4
    570c:	6018      	str	r0, [r3, #0]
    570e:	680d      	ldr	r5, [r1, #0]
    5710:	e005      	b.n	571e <_printf_i+0xca>
    5712:	0640      	lsls	r0, r0, #25
    5714:	d5f9      	bpl.n	570a <_printf_i+0xb6>
    5716:	680d      	ldr	r5, [r1, #0]
    5718:	1d08      	adds	r0, r1, #4
    571a:	6018      	str	r0, [r3, #0]
    571c:	b2ad      	uxth	r5, r5
    571e:	4b59      	ldr	r3, [pc, #356]	; (5884 <_printf_i+0x230>)
    5720:	2708      	movs	r7, #8
    5722:	9303      	str	r3, [sp, #12]
    5724:	2a6f      	cmp	r2, #111	; 0x6f
    5726:	d018      	beq.n	575a <_printf_i+0x106>
    5728:	270a      	movs	r7, #10
    572a:	e016      	b.n	575a <_printf_i+0x106>
    572c:	3145      	adds	r1, #69	; 0x45
    572e:	700a      	strb	r2, [r1, #0]
    5730:	4a54      	ldr	r2, [pc, #336]	; (5884 <_printf_i+0x230>)
    5732:	9203      	str	r2, [sp, #12]
    5734:	681a      	ldr	r2, [r3, #0]
    5736:	6821      	ldr	r1, [r4, #0]
    5738:	1d10      	adds	r0, r2, #4
    573a:	6018      	str	r0, [r3, #0]
    573c:	6815      	ldr	r5, [r2, #0]
    573e:	0608      	lsls	r0, r1, #24
    5740:	d522      	bpl.n	5788 <_printf_i+0x134>
    5742:	07cb      	lsls	r3, r1, #31
    5744:	d502      	bpl.n	574c <_printf_i+0xf8>
    5746:	2320      	movs	r3, #32
    5748:	4319      	orrs	r1, r3
    574a:	6021      	str	r1, [r4, #0]
    574c:	2710      	movs	r7, #16
    574e:	2d00      	cmp	r5, #0
    5750:	d103      	bne.n	575a <_printf_i+0x106>
    5752:	2320      	movs	r3, #32
    5754:	6822      	ldr	r2, [r4, #0]
    5756:	439a      	bics	r2, r3
    5758:	6022      	str	r2, [r4, #0]
    575a:	0023      	movs	r3, r4
    575c:	2200      	movs	r2, #0
    575e:	3343      	adds	r3, #67	; 0x43
    5760:	701a      	strb	r2, [r3, #0]
    5762:	6863      	ldr	r3, [r4, #4]
    5764:	60a3      	str	r3, [r4, #8]
    5766:	2b00      	cmp	r3, #0
    5768:	db5c      	blt.n	5824 <_printf_i+0x1d0>
    576a:	2204      	movs	r2, #4
    576c:	6821      	ldr	r1, [r4, #0]
    576e:	4391      	bics	r1, r2
    5770:	6021      	str	r1, [r4, #0]
    5772:	2d00      	cmp	r5, #0
    5774:	d158      	bne.n	5828 <_printf_i+0x1d4>
    5776:	9e04      	ldr	r6, [sp, #16]
    5778:	2b00      	cmp	r3, #0
    577a:	d064      	beq.n	5846 <_printf_i+0x1f2>
    577c:	0026      	movs	r6, r4
    577e:	9b03      	ldr	r3, [sp, #12]
    5780:	3642      	adds	r6, #66	; 0x42
    5782:	781b      	ldrb	r3, [r3, #0]
    5784:	7033      	strb	r3, [r6, #0]
    5786:	e05e      	b.n	5846 <_printf_i+0x1f2>
    5788:	0648      	lsls	r0, r1, #25
    578a:	d5da      	bpl.n	5742 <_printf_i+0xee>
    578c:	b2ad      	uxth	r5, r5
    578e:	e7d8      	b.n	5742 <_printf_i+0xee>
    5790:	6809      	ldr	r1, [r1, #0]
    5792:	681a      	ldr	r2, [r3, #0]
    5794:	0608      	lsls	r0, r1, #24
    5796:	d505      	bpl.n	57a4 <_printf_i+0x150>
    5798:	1d11      	adds	r1, r2, #4
    579a:	6019      	str	r1, [r3, #0]
    579c:	6813      	ldr	r3, [r2, #0]
    579e:	6962      	ldr	r2, [r4, #20]
    57a0:	601a      	str	r2, [r3, #0]
    57a2:	e006      	b.n	57b2 <_printf_i+0x15e>
    57a4:	0649      	lsls	r1, r1, #25
    57a6:	d5f7      	bpl.n	5798 <_printf_i+0x144>
    57a8:	1d11      	adds	r1, r2, #4
    57aa:	6019      	str	r1, [r3, #0]
    57ac:	6813      	ldr	r3, [r2, #0]
    57ae:	8aa2      	ldrh	r2, [r4, #20]
    57b0:	801a      	strh	r2, [r3, #0]
    57b2:	2300      	movs	r3, #0
    57b4:	9e04      	ldr	r6, [sp, #16]
    57b6:	6123      	str	r3, [r4, #16]
    57b8:	e054      	b.n	5864 <_printf_i+0x210>
    57ba:	681a      	ldr	r2, [r3, #0]
    57bc:	1d11      	adds	r1, r2, #4
    57be:	6019      	str	r1, [r3, #0]
    57c0:	6816      	ldr	r6, [r2, #0]
    57c2:	2100      	movs	r1, #0
    57c4:	6862      	ldr	r2, [r4, #4]
    57c6:	0030      	movs	r0, r6
    57c8:	f000 f870 	bl	58ac <memchr>
    57cc:	2800      	cmp	r0, #0
    57ce:	d001      	beq.n	57d4 <_printf_i+0x180>
    57d0:	1b80      	subs	r0, r0, r6
    57d2:	6060      	str	r0, [r4, #4]
    57d4:	6863      	ldr	r3, [r4, #4]
    57d6:	6123      	str	r3, [r4, #16]
    57d8:	2300      	movs	r3, #0
    57da:	9a04      	ldr	r2, [sp, #16]
    57dc:	7013      	strb	r3, [r2, #0]
    57de:	e041      	b.n	5864 <_printf_i+0x210>
    57e0:	6923      	ldr	r3, [r4, #16]
    57e2:	0032      	movs	r2, r6
    57e4:	9906      	ldr	r1, [sp, #24]
    57e6:	9805      	ldr	r0, [sp, #20]
    57e8:	9d07      	ldr	r5, [sp, #28]
    57ea:	47a8      	blx	r5
    57ec:	1c43      	adds	r3, r0, #1
    57ee:	d043      	beq.n	5878 <_printf_i+0x224>
    57f0:	6823      	ldr	r3, [r4, #0]
    57f2:	2500      	movs	r5, #0
    57f4:	079b      	lsls	r3, r3, #30
    57f6:	d40f      	bmi.n	5818 <_printf_i+0x1c4>
    57f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    57fa:	68e0      	ldr	r0, [r4, #12]
    57fc:	4298      	cmp	r0, r3
    57fe:	da3d      	bge.n	587c <_printf_i+0x228>
    5800:	0018      	movs	r0, r3
    5802:	e03b      	b.n	587c <_printf_i+0x228>
    5804:	0022      	movs	r2, r4
    5806:	2301      	movs	r3, #1
    5808:	3219      	adds	r2, #25
    580a:	9906      	ldr	r1, [sp, #24]
    580c:	9805      	ldr	r0, [sp, #20]
    580e:	9e07      	ldr	r6, [sp, #28]
    5810:	47b0      	blx	r6
    5812:	1c43      	adds	r3, r0, #1
    5814:	d030      	beq.n	5878 <_printf_i+0x224>
    5816:	3501      	adds	r5, #1
    5818:	68e3      	ldr	r3, [r4, #12]
    581a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    581c:	1a9b      	subs	r3, r3, r2
    581e:	429d      	cmp	r5, r3
    5820:	dbf0      	blt.n	5804 <_printf_i+0x1b0>
    5822:	e7e9      	b.n	57f8 <_printf_i+0x1a4>
    5824:	2d00      	cmp	r5, #0
    5826:	d0a9      	beq.n	577c <_printf_i+0x128>
    5828:	9e04      	ldr	r6, [sp, #16]
    582a:	0028      	movs	r0, r5
    582c:	0039      	movs	r1, r7
    582e:	f7fd ff07 	bl	3640 <__aeabi_uidivmod>
    5832:	9b03      	ldr	r3, [sp, #12]
    5834:	3e01      	subs	r6, #1
    5836:	5c5b      	ldrb	r3, [r3, r1]
    5838:	0028      	movs	r0, r5
    583a:	7033      	strb	r3, [r6, #0]
    583c:	0039      	movs	r1, r7
    583e:	f7fd fe79 	bl	3534 <__udivsi3>
    5842:	1e05      	subs	r5, r0, #0
    5844:	d1f1      	bne.n	582a <_printf_i+0x1d6>
    5846:	2f08      	cmp	r7, #8
    5848:	d109      	bne.n	585e <_printf_i+0x20a>
    584a:	6823      	ldr	r3, [r4, #0]
    584c:	07db      	lsls	r3, r3, #31
    584e:	d506      	bpl.n	585e <_printf_i+0x20a>
    5850:	6863      	ldr	r3, [r4, #4]
    5852:	6922      	ldr	r2, [r4, #16]
    5854:	4293      	cmp	r3, r2
    5856:	dc02      	bgt.n	585e <_printf_i+0x20a>
    5858:	2330      	movs	r3, #48	; 0x30
    585a:	3e01      	subs	r6, #1
    585c:	7033      	strb	r3, [r6, #0]
    585e:	9b04      	ldr	r3, [sp, #16]
    5860:	1b9b      	subs	r3, r3, r6
    5862:	6123      	str	r3, [r4, #16]
    5864:	9b07      	ldr	r3, [sp, #28]
    5866:	aa09      	add	r2, sp, #36	; 0x24
    5868:	9300      	str	r3, [sp, #0]
    586a:	0021      	movs	r1, r4
    586c:	9b06      	ldr	r3, [sp, #24]
    586e:	9805      	ldr	r0, [sp, #20]
    5870:	f7ff fe82 	bl	5578 <_printf_common>
    5874:	1c43      	adds	r3, r0, #1
    5876:	d1b3      	bne.n	57e0 <_printf_i+0x18c>
    5878:	2001      	movs	r0, #1
    587a:	4240      	negs	r0, r0
    587c:	b00b      	add	sp, #44	; 0x2c
    587e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5880:	00005cbe 	.word	0x00005cbe
    5884:	00005cad 	.word	0x00005cad

00005888 <_sbrk_r>:
    5888:	2300      	movs	r3, #0
    588a:	b570      	push	{r4, r5, r6, lr}
    588c:	4c06      	ldr	r4, [pc, #24]	; (58a8 <_sbrk_r+0x20>)
    588e:	0005      	movs	r5, r0
    5890:	0008      	movs	r0, r1
    5892:	6023      	str	r3, [r4, #0]
    5894:	f7fd fb62 	bl	2f5c <_sbrk>
    5898:	1c43      	adds	r3, r0, #1
    589a:	d103      	bne.n	58a4 <_sbrk_r+0x1c>
    589c:	6823      	ldr	r3, [r4, #0]
    589e:	2b00      	cmp	r3, #0
    58a0:	d000      	beq.n	58a4 <_sbrk_r+0x1c>
    58a2:	602b      	str	r3, [r5, #0]
    58a4:	bd70      	pop	{r4, r5, r6, pc}
    58a6:	46c0      	nop			; (mov r8, r8)
    58a8:	200002a0 	.word	0x200002a0

000058ac <memchr>:
    58ac:	b2c9      	uxtb	r1, r1
    58ae:	1882      	adds	r2, r0, r2
    58b0:	4290      	cmp	r0, r2
    58b2:	d101      	bne.n	58b8 <memchr+0xc>
    58b4:	2000      	movs	r0, #0
    58b6:	4770      	bx	lr
    58b8:	7803      	ldrb	r3, [r0, #0]
    58ba:	428b      	cmp	r3, r1
    58bc:	d0fb      	beq.n	58b6 <memchr+0xa>
    58be:	3001      	adds	r0, #1
    58c0:	e7f6      	b.n	58b0 <memchr+0x4>

000058c2 <memmove>:
    58c2:	b510      	push	{r4, lr}
    58c4:	4288      	cmp	r0, r1
    58c6:	d902      	bls.n	58ce <memmove+0xc>
    58c8:	188b      	adds	r3, r1, r2
    58ca:	4298      	cmp	r0, r3
    58cc:	d308      	bcc.n	58e0 <memmove+0x1e>
    58ce:	2300      	movs	r3, #0
    58d0:	429a      	cmp	r2, r3
    58d2:	d007      	beq.n	58e4 <memmove+0x22>
    58d4:	5ccc      	ldrb	r4, [r1, r3]
    58d6:	54c4      	strb	r4, [r0, r3]
    58d8:	3301      	adds	r3, #1
    58da:	e7f9      	b.n	58d0 <memmove+0xe>
    58dc:	5c8b      	ldrb	r3, [r1, r2]
    58de:	5483      	strb	r3, [r0, r2]
    58e0:	3a01      	subs	r2, #1
    58e2:	d2fb      	bcs.n	58dc <memmove+0x1a>
    58e4:	bd10      	pop	{r4, pc}

000058e6 <__malloc_lock>:
    58e6:	4770      	bx	lr

000058e8 <__malloc_unlock>:
    58e8:	4770      	bx	lr
	...

000058ec <_free_r>:
    58ec:	b570      	push	{r4, r5, r6, lr}
    58ee:	0005      	movs	r5, r0
    58f0:	2900      	cmp	r1, #0
    58f2:	d010      	beq.n	5916 <_free_r+0x2a>
    58f4:	1f0c      	subs	r4, r1, #4
    58f6:	6823      	ldr	r3, [r4, #0]
    58f8:	2b00      	cmp	r3, #0
    58fa:	da00      	bge.n	58fe <_free_r+0x12>
    58fc:	18e4      	adds	r4, r4, r3
    58fe:	0028      	movs	r0, r5
    5900:	f7ff fff1 	bl	58e6 <__malloc_lock>
    5904:	4a1d      	ldr	r2, [pc, #116]	; (597c <_free_r+0x90>)
    5906:	6813      	ldr	r3, [r2, #0]
    5908:	2b00      	cmp	r3, #0
    590a:	d105      	bne.n	5918 <_free_r+0x2c>
    590c:	6063      	str	r3, [r4, #4]
    590e:	6014      	str	r4, [r2, #0]
    5910:	0028      	movs	r0, r5
    5912:	f7ff ffe9 	bl	58e8 <__malloc_unlock>
    5916:	bd70      	pop	{r4, r5, r6, pc}
    5918:	42a3      	cmp	r3, r4
    591a:	d909      	bls.n	5930 <_free_r+0x44>
    591c:	6821      	ldr	r1, [r4, #0]
    591e:	1860      	adds	r0, r4, r1
    5920:	4283      	cmp	r3, r0
    5922:	d1f3      	bne.n	590c <_free_r+0x20>
    5924:	6818      	ldr	r0, [r3, #0]
    5926:	685b      	ldr	r3, [r3, #4]
    5928:	1841      	adds	r1, r0, r1
    592a:	6021      	str	r1, [r4, #0]
    592c:	e7ee      	b.n	590c <_free_r+0x20>
    592e:	0013      	movs	r3, r2
    5930:	685a      	ldr	r2, [r3, #4]
    5932:	2a00      	cmp	r2, #0
    5934:	d001      	beq.n	593a <_free_r+0x4e>
    5936:	42a2      	cmp	r2, r4
    5938:	d9f9      	bls.n	592e <_free_r+0x42>
    593a:	6819      	ldr	r1, [r3, #0]
    593c:	1858      	adds	r0, r3, r1
    593e:	42a0      	cmp	r0, r4
    5940:	d10b      	bne.n	595a <_free_r+0x6e>
    5942:	6820      	ldr	r0, [r4, #0]
    5944:	1809      	adds	r1, r1, r0
    5946:	1858      	adds	r0, r3, r1
    5948:	6019      	str	r1, [r3, #0]
    594a:	4282      	cmp	r2, r0
    594c:	d1e0      	bne.n	5910 <_free_r+0x24>
    594e:	6810      	ldr	r0, [r2, #0]
    5950:	6852      	ldr	r2, [r2, #4]
    5952:	1841      	adds	r1, r0, r1
    5954:	6019      	str	r1, [r3, #0]
    5956:	605a      	str	r2, [r3, #4]
    5958:	e7da      	b.n	5910 <_free_r+0x24>
    595a:	42a0      	cmp	r0, r4
    595c:	d902      	bls.n	5964 <_free_r+0x78>
    595e:	230c      	movs	r3, #12
    5960:	602b      	str	r3, [r5, #0]
    5962:	e7d5      	b.n	5910 <_free_r+0x24>
    5964:	6821      	ldr	r1, [r4, #0]
    5966:	1860      	adds	r0, r4, r1
    5968:	4282      	cmp	r2, r0
    596a:	d103      	bne.n	5974 <_free_r+0x88>
    596c:	6810      	ldr	r0, [r2, #0]
    596e:	6852      	ldr	r2, [r2, #4]
    5970:	1841      	adds	r1, r0, r1
    5972:	6021      	str	r1, [r4, #0]
    5974:	6062      	str	r2, [r4, #4]
    5976:	605c      	str	r4, [r3, #4]
    5978:	e7ca      	b.n	5910 <_free_r+0x24>
    597a:	46c0      	nop			; (mov r8, r8)
    597c:	200000dc 	.word	0x200000dc

00005980 <_realloc_r>:
    5980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5982:	0007      	movs	r7, r0
    5984:	000d      	movs	r5, r1
    5986:	0016      	movs	r6, r2
    5988:	2900      	cmp	r1, #0
    598a:	d105      	bne.n	5998 <_realloc_r+0x18>
    598c:	0011      	movs	r1, r2
    598e:	f7ff fc2f 	bl	51f0 <_malloc_r>
    5992:	0004      	movs	r4, r0
    5994:	0020      	movs	r0, r4
    5996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5998:	2a00      	cmp	r2, #0
    599a:	d103      	bne.n	59a4 <_realloc_r+0x24>
    599c:	f7ff ffa6 	bl	58ec <_free_r>
    59a0:	0034      	movs	r4, r6
    59a2:	e7f7      	b.n	5994 <_realloc_r+0x14>
    59a4:	f000 f812 	bl	59cc <_malloc_usable_size_r>
    59a8:	002c      	movs	r4, r5
    59aa:	4286      	cmp	r6, r0
    59ac:	d9f2      	bls.n	5994 <_realloc_r+0x14>
    59ae:	0031      	movs	r1, r6
    59b0:	0038      	movs	r0, r7
    59b2:	f7ff fc1d 	bl	51f0 <_malloc_r>
    59b6:	1e04      	subs	r4, r0, #0
    59b8:	d0ec      	beq.n	5994 <_realloc_r+0x14>
    59ba:	0029      	movs	r1, r5
    59bc:	0032      	movs	r2, r6
    59be:	f7ff fbe1 	bl	5184 <memcpy>
    59c2:	0029      	movs	r1, r5
    59c4:	0038      	movs	r0, r7
    59c6:	f7ff ff91 	bl	58ec <_free_r>
    59ca:	e7e3      	b.n	5994 <_realloc_r+0x14>

000059cc <_malloc_usable_size_r>:
    59cc:	1f0b      	subs	r3, r1, #4
    59ce:	681b      	ldr	r3, [r3, #0]
    59d0:	1f18      	subs	r0, r3, #4
    59d2:	2b00      	cmp	r3, #0
    59d4:	da01      	bge.n	59da <_malloc_usable_size_r+0xe>
    59d6:	580b      	ldr	r3, [r1, r0]
    59d8:	18c0      	adds	r0, r0, r3
    59da:	4770      	bx	lr
    59dc:	4f54434f 	.word	0x4f54434f
    59e0:	00000000 	.word	0x00000000
    59e4:	3e4b4f3c 	.word	0x3e4b4f3c
    59e8:	00000000 	.word	0x00000000
    59ec:	00004b4f 	.word	0x00004b4f
    59f0:	414f423c 	.word	0x414f423c
    59f4:	003e4452 	.word	0x003e4452
    59f8:	00020064 	.word	0x00020064
    59fc:	20000010 	.word	0x20000010
    5a00:	00000000 	.word	0x00000000
    5a04:	00020064 	.word	0x00020064
    5a08:	2000000c 	.word	0x2000000c
    5a0c:	00000000 	.word	0x00000000
    5a10:	00040064 	.word	0x00040064
    5a14:	2000009c 	.word	0x2000009c
    5a18:	00000000 	.word	0x00000000
    5a1c:	00000f0a 	.word	0x00000f0a
    5a20:	00001156 	.word	0x00001156
    5a24:	00001156 	.word	0x00001156
    5a28:	00001156 	.word	0x00001156
    5a2c:	00001156 	.word	0x00001156
    5a30:	00001156 	.word	0x00001156
    5a34:	00001156 	.word	0x00001156
    5a38:	00001156 	.word	0x00001156
    5a3c:	00001156 	.word	0x00001156
    5a40:	00001156 	.word	0x00001156
    5a44:	00001156 	.word	0x00001156
    5a48:	00001156 	.word	0x00001156
    5a4c:	00001156 	.word	0x00001156
    5a50:	00001156 	.word	0x00001156
    5a54:	00001156 	.word	0x00001156
    5a58:	00001156 	.word	0x00001156
    5a5c:	00000ef2 	.word	0x00000ef2
    5a60:	00001156 	.word	0x00001156
    5a64:	00001156 	.word	0x00001156
    5a68:	00001156 	.word	0x00001156
    5a6c:	00001156 	.word	0x00001156
    5a70:	00001156 	.word	0x00001156
    5a74:	00001156 	.word	0x00001156
    5a78:	00001156 	.word	0x00001156
    5a7c:	00001156 	.word	0x00001156
    5a80:	00001156 	.word	0x00001156
    5a84:	00001156 	.word	0x00001156
    5a88:	00001156 	.word	0x00001156
    5a8c:	00001156 	.word	0x00001156
    5a90:	00001156 	.word	0x00001156
    5a94:	00001156 	.word	0x00001156
    5a98:	00001156 	.word	0x00001156
    5a9c:	00000f02 	.word	0x00000f02
    5aa0:	00001156 	.word	0x00001156
    5aa4:	00001156 	.word	0x00001156
    5aa8:	00001156 	.word	0x00001156
    5aac:	00001156 	.word	0x00001156
    5ab0:	00001156 	.word	0x00001156
    5ab4:	00001156 	.word	0x00001156
    5ab8:	00001156 	.word	0x00001156
    5abc:	00001156 	.word	0x00001156
    5ac0:	00001156 	.word	0x00001156
    5ac4:	00001156 	.word	0x00001156
    5ac8:	00001156 	.word	0x00001156
    5acc:	00001156 	.word	0x00001156
    5ad0:	00001156 	.word	0x00001156
    5ad4:	00001156 	.word	0x00001156
    5ad8:	00001156 	.word	0x00001156
    5adc:	00000efa 	.word	0x00000efa
    5ae0:	00000f12 	.word	0x00000f12
    5ae4:	00000eda 	.word	0x00000eda
    5ae8:	00000eea 	.word	0x00000eea
    5aec:	00000ee2 	.word	0x00000ee2
    5af0:	00000002 	.word	0x00000002
    5af4:	00000003 	.word	0x00000003
    5af8:	0000ffff 	.word	0x0000ffff
    5afc:	0000ffff 	.word	0x0000ffff
    5b00:	00000004 	.word	0x00000004
    5b04:	00000005 	.word	0x00000005
    5b08:	00000006 	.word	0x00000006
    5b0c:	00000007 	.word	0x00000007
    5b10:	0000ffff 	.word	0x0000ffff
    5b14:	0000ffff 	.word	0x0000ffff
    5b18:	0000ffff 	.word	0x0000ffff
    5b1c:	0000ffff 	.word	0x0000ffff
    5b20:	0000ffff 	.word	0x0000ffff
    5b24:	0000ffff 	.word	0x0000ffff
    5b28:	0000ffff 	.word	0x0000ffff
    5b2c:	0000ffff 	.word	0x0000ffff
    5b30:	00000008 	.word	0x00000008
    5b34:	00000009 	.word	0x00000009
    5b38:	0000000a 	.word	0x0000000a
    5b3c:	0000000b 	.word	0x0000000b
    5b40:	42000800 	.word	0x42000800
    5b44:	42000c00 	.word	0x42000c00
    5b48:	42001000 	.word	0x42001000
    5b4c:	42001400 	.word	0x42001400
    5b50:	0000281a 	.word	0x0000281a
    5b54:	00002816 	.word	0x00002816
    5b58:	00002816 	.word	0x00002816
    5b5c:	00002878 	.word	0x00002878
    5b60:	00002878 	.word	0x00002878
    5b64:	0000282e 	.word	0x0000282e
    5b68:	00002820 	.word	0x00002820
    5b6c:	00002834 	.word	0x00002834
    5b70:	00002866 	.word	0x00002866
    5b74:	0000297c 	.word	0x0000297c
    5b78:	0000295c 	.word	0x0000295c
    5b7c:	0000295c 	.word	0x0000295c
    5b80:	000029e8 	.word	0x000029e8
    5b84:	0000296e 	.word	0x0000296e
    5b88:	0000298a 	.word	0x0000298a
    5b8c:	00002960 	.word	0x00002960
    5b90:	00002998 	.word	0x00002998
    5b94:	000029d8 	.word	0x000029d8
    5b98:	503b553c 	.word	0x503b553c
    5b9c:	7531253d 	.word	0x7531253d
    5ba0:	00003e3b 	.word	0x00003e3b
    5ba4:	4c3b553c 	.word	0x4c3b553c
    5ba8:	7531253d 	.word	0x7531253d
    5bac:	00003e3b 	.word	0x00003e3b
    5bb0:	253d423c 	.word	0x253d423c
    5bb4:	3e3b7533 	.word	0x3e3b7533
    5bb8:	00000000 	.word	0x00000000
    5bbc:	0000408c 	.word	0x0000408c
    5bc0:	0000406e 	.word	0x0000406e
    5bc4:	00004028 	.word	0x00004028
    5bc8:	00003f46 	.word	0x00003f46
    5bcc:	00004028 	.word	0x00004028
    5bd0:	00004060 	.word	0x00004060
    5bd4:	00004028 	.word	0x00004028
    5bd8:	00003f46 	.word	0x00003f46
    5bdc:	0000406e 	.word	0x0000406e
    5be0:	0000406e 	.word	0x0000406e
    5be4:	00004060 	.word	0x00004060
    5be8:	00003f46 	.word	0x00003f46
    5bec:	00003f3e 	.word	0x00003f3e
    5bf0:	00003f3e 	.word	0x00003f3e
    5bf4:	00003f3e 	.word	0x00003f3e
    5bf8:	000042a4 	.word	0x000042a4
    5bfc:	000046ec 	.word	0x000046ec
    5c00:	000045ac 	.word	0x000045ac
    5c04:	000045ac 	.word	0x000045ac
    5c08:	000045a8 	.word	0x000045a8
    5c0c:	000046c4 	.word	0x000046c4
    5c10:	000046c4 	.word	0x000046c4
    5c14:	000046b6 	.word	0x000046b6
    5c18:	000045a8 	.word	0x000045a8
    5c1c:	000046c4 	.word	0x000046c4
    5c20:	000046b6 	.word	0x000046b6
    5c24:	000046c4 	.word	0x000046c4
    5c28:	000045a8 	.word	0x000045a8
    5c2c:	000046cc 	.word	0x000046cc
    5c30:	000046cc 	.word	0x000046cc
    5c34:	000046cc 	.word	0x000046cc
    5c38:	000048d0 	.word	0x000048d0

00005c3c <__sf_fake_stderr>:
	...

00005c5c <__sf_fake_stdin>:
	...

00005c7c <__sf_fake_stdout>:
	...
    5c9c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    5cac:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    5cbc:	31300046 35343332 39383736 64636261     F.0123456789abcd
    5ccc:	00006665                                ef..

00005cd0 <_init>:
    5cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cd2:	46c0      	nop			; (mov r8, r8)
    5cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5cd6:	bc08      	pop	{r3}
    5cd8:	469e      	mov	lr, r3
    5cda:	4770      	bx	lr

00005cdc <__init_array_start>:
    5cdc:	000000dd 	.word	0x000000dd

00005ce0 <_fini>:
    5ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ce2:	46c0      	nop			; (mov r8, r8)
    5ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5ce6:	bc08      	pop	{r3}
    5ce8:	469e      	mov	lr, r3
    5cea:	4770      	bx	lr

00005cec <__fini_array_start>:
    5cec:	000000b5 	.word	0x000000b5
