<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_processing
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_routing
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element dircc_address
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element dircc_node
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element processing
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element routing
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="clk_processing"
   internal="clk_processing.clk_in"
   type="clock"
   dir="end" />
 <interface
   name="clk_routing"
   internal="clk_routing.clk_in"
   type="clock"
   dir="end" />
 <interface
   name="input_east"
   internal="routing.input_east"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="input_north"
   internal="routing.input_north"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="input_south"
   internal="routing.input_south"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="input_west"
   internal="routing.input_west"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="output_east"
   internal="routing.output_east"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="output_north"
   internal="routing.output_north"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="output_south"
   internal="routing.output_south"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="output_west"
   internal="routing.output_west"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="reset_processing"
   internal="clk_processing.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="reset_routing"
   internal="clk_routing.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="clk_processing" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module name="clk_routing" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="DEASSERT" />
 </module>
 <module name="dircc_address" kind="dircc_address" version="1.0" enabled="1">
  <parameter name="ADDRESS" value="0" />
 </module>
 <module
   name="processing"
   kind="dircc_nios_processing"
   version="1.0"
   enabled="1">
  <parameter name="AUTO_CLK_PROCESSING_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_PROCESSING_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_PROCESSING_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_ROUTING_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_ROUTING_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_ROUTING_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_processing</parameter>
 </module>
 <module name="routing" kind="dircc_routing" version="1.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_routing</parameter>
 </module>
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="routing.output_here"
   end="processing.stream_in" />
 <connection
   kind="avalon_streaming"
   version="16.1"
   start="processing.stream_out"
   end="routing.input_here" />
 <connection kind="clock" version="16.1" start="clk_routing.clk" end="routing.clk" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_processing.clk"
   end="processing.clk_processing" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_routing.clk"
   end="processing.clk_routing" />
 <connection
   kind="conduit"
   version="16.1"
   start="processing.address"
   end="dircc_address.address_processing">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.1"
   start="dircc_address.address_routing"
   end="routing.address">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.1"
   start="clk_routing.clk_reset"
   end="routing.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_processing.clk_reset"
   end="processing.reset_processing" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_routing.clk_reset"
   end="processing.reset_routing" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
