<stg><name>ethernet_remover</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2">
<![CDATA[
entry:3  %er_fsm_state_load = load i2* @er_fsm_state, align 1

]]></Node>
<StgValue><ssdm name="er_fsm_state_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="512">
<![CDATA[
entry:4  %p_Val2_s = load i512* @prevWord_data_V, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
entry:5  %p_Val2_1 = load i64* @prevWord_keep_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
entry:7  switch i2 %er_fsm_state_load, label %._crit_edge1.i [
    i2 0, label %0
    i2 1, label %5
    i2 -2, label %6
    i2 -1, label %7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i580P(i580* @eth_level_pkt_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %_ifconv1, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="580" op_0_bw="580" op_1_bw="580" op_2_bw="1">
<![CDATA[
_ifconv1:0  %tmp_2 = call i580 @_ssdm_op_Read.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="580">
<![CDATA[
_ifconv1:1  %currWord_data_V_1 = trunc i580 %tmp_2 to i512

]]></Node>
<StgValue><ssdm name="currWord_data_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:2  %currWord_keep_V_1 = call i64 @_ssdm_op_PartSelect.i64.i580.i32.i32(i580 %tmp_2, i32 512, i32 575)

]]></Node>
<StgValue><ssdm name="currWord_keep_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
_ifconv1:3  %currWord_last_V_2 = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp_2, i32 576)

]]></Node>
<StgValue><ssdm name="currWord_last_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:4  %currWord_dest_V = call i3 @_ssdm_op_PartSelect.i3.i580.i32.i32(i580 %tmp_2, i32 577, i32 579)

]]></Node>
<StgValue><ssdm name="currWord_dest_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="112" op_0_bw="580">
<![CDATA[
_ifconv1:7  %trunc_ln647 = trunc i580 %tmp_2 to i112

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:9  %p_Result_8_i = call i14 @_ssdm_op_PartSelect.i14.i580.i32.i32(i580 %tmp_2, i32 512, i32 525)

]]></Node>
<StgValue><ssdm name="p_Result_8_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
_ifconv1:11  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp_2, i32 526)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:13  %select_ln114 = select i1 %tmp_8, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv1:15  store i512 %currWord_data_V_1, i512* @prevWord_data_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:16  store i64 %currWord_keep_V_1, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:19  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i580P(i580* @eth_level_pkt_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %._crit_edge5.i, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="580" op_0_bw="580" op_1_bw="580" op_2_bw="1">
<![CDATA[
._crit_edge5.i:0  %tmp_1 = call i580 @_ssdm_op_Read.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="580">
<![CDATA[
._crit_edge5.i:1  %currWord_data_V = trunc i580 %tmp_1 to i512

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i:2  %currWord_keep_V = call i64 @_ssdm_op_PartSelect.i64.i580.i32.i32(i580 %tmp_1, i32 512, i32 575)

]]></Node>
<StgValue><ssdm name="currWord_keep_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
._crit_edge5.i:3  %currWord_last_V = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp_1, i32 576)

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i:4  %currWord_dest_V_4 = call i3 @_ssdm_op_PartSelect.i3.i580.i32.i32(i580 %tmp_1, i32 577, i32 579)

]]></Node>
<StgValue><ssdm name="currWord_dest_V_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:6  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i580P(i580* @eth_level_pkt_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %_ifconv, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="580" op_0_bw="580" op_1_bw="580" op_2_bw="1">
<![CDATA[
_ifconv:0  %tmp56 = call i580 @_ssdm_op_Read.ap_fifo.volatile.i580P(i580* @eth_level_pkt_V)

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="580">
<![CDATA[
_ifconv:1  %sendWord_data_V_4 = trunc i580 %tmp56 to i512

]]></Node>
<StgValue><ssdm name="sendWord_data_V_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %sendWord_keep_V_5 = call i64 @_ssdm_op_PartSelect.i64.i580.i32.i32(i580 %tmp56, i32 512, i32 575)

]]></Node>
<StgValue><ssdm name="sendWord_keep_V_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="580" op_2_bw="32">
<![CDATA[
_ifconv:3  %sendWord_last_V = call i1 @_ssdm_op_BitSelect.i1.i580.i32(i580 %tmp56, i32 576)

]]></Node>
<StgValue><ssdm name="sendWord_last_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %currWord_dest_V_3 = call i3 @_ssdm_op_PartSelect.i3.i580.i32.i32(i580 %tmp56, i32 577, i32 579)

]]></Node>
<StgValue><ssdm name="currWord_dest_V_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:5  %icmp_ln879 = icmp eq i3 %currWord_dest_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="400" op_0_bw="400" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Result_10_i = call i400 @_ssdm_op_PartSelect.i400.i580.i32.i32(i580 %tmp56, i32 112, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_10_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="112" op_2_bw="400">
<![CDATA[
_ifconv:7  %p_Result_1 = call i512 @_ssdm_op_BitConcatenate.i512.i112.i400(i112 0, i400 %p_Result_10_i)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="50" op_0_bw="50" op_1_bw="580" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %p_Result_12_i = call i50 @_ssdm_op_PartSelect.i50.i580.i32.i32(i580 %tmp56, i32 526, i32 575)

]]></Node>
<StgValue><ssdm name="p_Result_12_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
_ifconv:9  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 0, i50 %p_Result_12_i)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %xor_ln879 = xor i1 %icmp_ln879, true

]]></Node>
<StgValue><ssdm name="xor_ln879"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_last_V_4 = or i1 %sendWord_last_V, %xor_ln879

]]></Node>
<StgValue><ssdm name="tmp_last_V_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %sendWord_keep_V = select i1 %icmp_ln879, i64 %sendWord_keep_V_5, i64 %p_Result_2

]]></Node>
<StgValue><ssdm name="sendWord_keep_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv:13  %sendWord_data_V = select i1 %icmp_ln879, i512 %sendWord_data_V_4, i512 %p_Result_1

]]></Node>
<StgValue><ssdm name="sendWord_data_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:14  %select_ln879 = select i1 %icmp_ln879, i2 1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:15  br i1 %sendWord_last_V, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879, label %3, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:1  store i512 %sendWord_data_V_4, i512* @prevWord_data_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  store i64 %sendWord_keep_V_5, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3">
<![CDATA[
entry:6  %sendWord_dest_V = load i3* @prevWord_dest_V, align 1

]]></Node>
<StgValue><ssdm name="sendWord_dest_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="400" op_0_bw="400" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_i = call i400 @_ssdm_op_PartSelect.i400.i512.i32.i32(i512 %p_Val2_s, i32 112, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="512" op_1_bw="112" op_2_bw="400">
<![CDATA[
:1  %p_Result_5 = call i512 @_ssdm_op_BitConcatenate.i512.i112.i400(i112 0, i400 %p_Result_i)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_2_i = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %p_Val2_1, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
:3  %p_Result_6 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 0, i50 %p_Result_2_i)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_5, i64 %p_Result_6, i1 true, i3 %sendWord_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="400" op_0_bw="400" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:5  %p_Result_4_i = call i400 @_ssdm_op_PartSelect.i400.i512.i32.i32(i512 %p_Val2_s, i32 112, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_4_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:6  %p_Result_5_i = call i50 @_ssdm_op_PartSelect.i50.i64.i32.i32(i64 %p_Val2_1, i32 14, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5_i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="112" op_2_bw="400">
<![CDATA[
_ifconv1:8  %p_Result_3 = call i512 @_ssdm_op_BitConcatenate.i512.i112.i400(i112 %trunc_ln647, i400 %p_Result_4_i)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="14" op_2_bw="50">
<![CDATA[
_ifconv1:10  %p_Result_4 = call i64 @_ssdm_op_BitConcatenate.i64.i14.i50(i14 %p_Result_8_i, i50 %p_Result_5_i)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:12  %p_Result_s = xor i1 %tmp_8, true

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:14  %tmp_last_V_3 = and i1 %currWord_last_V_2, %p_Result_s

]]></Node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:17  store i3 %currWord_dest_V, i3* @prevWord_dest_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
_ifconv1:18  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i1 %tmp_last_V_3, i3 %sendWord_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln128"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
._crit_edge5.i:5  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %currWord_data_V, i64 %currWord_keep_V, i1 %currWord_last_V, i3 %currWord_dest_V_4)

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 0)

]]></Node>
<StgValue><ssdm name="write_ln88"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 %currWord_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %er_fsm_state_new_0_i = phi i2 [ 0, %1 ], [ %select_ln879, %._crit_edge3.i ]

]]></Node>
<StgValue><ssdm name="er_fsm_state_new_0_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %currWord_dest_V_3, i3* @prevWord_dest_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
._crit_edge1.i:0  %er_fsm_state_flag_6_s = phi i1 [ false, %entry ], [ true, %7 ], [ true, %4 ], [ false, %0 ], [ %currWord_last_V, %._crit_edge5.i ], [ false, %5 ], [ %currWord_last_V_2, %_ifconv1 ], [ false, %6 ]

]]></Node>
<StgValue><ssdm name="er_fsm_state_flag_6_s"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0" op_10_bw="2" op_11_bw="0" op_12_bw="2" op_13_bw="0" op_14_bw="2" op_15_bw="0">
<![CDATA[
._crit_edge1.i:1  %er_fsm_state_new_6_i = phi i2 [ undef, %entry ], [ 0, %7 ], [ %er_fsm_state_new_0_i, %4 ], [ undef, %0 ], [ 0, %._crit_edge5.i ], [ 0, %5 ], [ %select_ln114, %_ifconv1 ], [ undef, %6 ]

]]></Node>
<StgValue><ssdm name="er_fsm_state_new_6_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i:2  br i1 %er_fsm_state_flag_6_s, label %mergeST.i, label %ethernet_remover.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_flag_6_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
mergeST.i:0  store i2 %er_fsm_state_new_6_i, i2* @er_fsm_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="580" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i580* @eth_level_pkt_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str10, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln55"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_5, i64 %p_Result_6, i1 true, i3 %sendWord_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="-2"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
_ifconv1:18  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %p_Result_3, i64 %p_Result_4, i1 %tmp_last_V_3, i3 %sendWord_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln128"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
._crit_edge5.i:5  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %currWord_data_V, i64 %currWord_keep_V, i1 %currWord_last_V, i3 %currWord_dest_V_4)

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 0)

]]></Node>
<StgValue><ssdm name="write_ln88"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="sendWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="3" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="3">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P.i3P(i512* %dataOut_V_data_V, i64* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i3* %dataOut_V_dest_V, i512 %sendWord_data_V, i64 %sendWord_keep_V, i1 %tmp_last_V_4, i3 %currWord_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="er_fsm_state_flag_6_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1  br label %ethernet_remover.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
ethernet_remover.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
