; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_mul_neg_relu_rsub_sign_tanh_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 7, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = and i32 %7, 127, !dbg !12
  %9 = or disjoint i32 %6, %8, !dbg !13
  %10 = icmp slt i32 %9, 256, !dbg !14
  %11 = sext i32 %9 to i64, !dbg !15
  %12 = getelementptr float, ptr addrspace(1) %0, i64 %11, !dbg !15
  %13 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %12, i1 %10) #3, !dbg !16
  %14 = bitcast i32 %13 to float, !dbg !16
  %15 = getelementptr float, ptr addrspace(1) %1, i64 %11, !dbg !17
  %16 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %15, i1 %10) #3, !dbg !18
  %17 = bitcast i32 %16 to float, !dbg !18
  %18 = fcmp ogt float %14, 0.000000e+00, !dbg !19
  %19 = zext i1 %18 to i8, !dbg !20
  %20 = fcmp olt float %14, 0.000000e+00, !dbg !21
  %.neg = sext i1 %20 to i8, !dbg !22
  %21 = add nsw i8 %.neg, %19, !dbg !23
  %22 = sitofp i8 %21 to float, !dbg !24
  %23 = fcmp olt float %17, 0.000000e+00, !dbg !25
  %24 = select i1 %23, float 0.000000e+00, float %17, !dbg !29
  %25 = fsub float 0.000000e+00, %17, !dbg !30
  %26 = fcmp olt float %25, 0.000000e+00, !dbg !31
  %27 = select i1 %26, float 0.000000e+00, float %25, !dbg !33
  %28 = fadd float %24, %27, !dbg !34
  %29 = fmul float %28, %22, !dbg !35
  %30 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not.i = icmp eq i32 %30, 0, !dbg !36
  %31 = tail call float @llvm.nvvm.fabs.ftz.f(float %29) #3, !dbg !36
  %32 = tail call float @llvm.nvvm.fabs.f(float %29) #3, !dbg !36
  %.01.i = select i1 %.not.i, float %32, float %31, !dbg !36
  %33 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !36
  br i1 %33, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !36

__internal_fmad.exit1.i:                          ; preds = %4
  %34 = fmul float %.01.i, 0x4007154760000000, !dbg !36
  %35 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %34) #3, !dbg !36
  %36 = fadd float %35, 1.000000e+00, !dbg !36
  %37 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %36) #4, !dbg !36, !srcloc !37
  %38 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not6.i = icmp eq i32 %38, 0, !dbg !36
  %39 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %37, float -2.000000e+00, float 1.000000e+00) #3, !dbg !36
  %40 = tail call float @llvm.nvvm.fma.rn.f(float %37, float -2.000000e+00, float 1.000000e+00) #3, !dbg !36
  %.03.i = select i1 %.not6.i, float %40, float %39, !dbg !36
  %41 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !36
  %s.0.i = select i1 %41, float 1.000000e+00, float %.03.i, !dbg !36
  %42 = bitcast float %s.0.i to i32, !dbg !36
  %43 = bitcast float %29 to i32, !dbg !36
  %44 = and i32 %43, -2147483648, !dbg !36
  %45 = or i32 %44, %42, !dbg !36
  %46 = bitcast i32 %45 to float, !dbg !36
  br label %__nv_tanhf.exit, !dbg !36

__internal_fmad.exit3.i:                          ; preds = %4
  %47 = fmul float %29, %29, !dbg !36
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not1.i = icmp eq i32 %48, 0, !dbg !36
  %49 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %47, float 0xBFAAC795C0000000) #3, !dbg !36
  %50 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %47, float 0xBFAAC795C0000000) #3, !dbg !36
  %.06.i = select i1 %.not1.i, float %50, float %49, !dbg !36
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not2.i = icmp eq i32 %51, 0, !dbg !36
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %47, float 0x3FC10B2820000000) #3, !dbg !36
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %47, float 0x3FC10B2820000000) #3, !dbg !36
  %.05.i = select i1 %.not2.i, float %53, float %52, !dbg !36
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not3.i = icmp eq i32 %54, 0, !dbg !36
  %55 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %47, float 0xBFD5553DA0000000) #3, !dbg !36
  %56 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %47, float 0xBFD5553DA0000000) #3, !dbg !36
  %.0.i = select i1 %.not3.i, float %56, float %55, !dbg !36
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not4.i = icmp eq i32 %57, 0, !dbg !36
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %47, float 0.000000e+00) #3, !dbg !36
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %47, float 0.000000e+00) #3, !dbg !36
  %.04.i = select i1 %.not4.i, float %59, float %58, !dbg !36
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !36
  %.not5.i = icmp eq i32 %60, 0, !dbg !36
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %29, float %29) #3, !dbg !36
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %29, float %29) #3, !dbg !36
  %.02.i = select i1 %.not5.i, float %62, float %61, !dbg !36
  br label %__nv_tanhf.exit, !dbg !36

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi float [ %46, %__internal_fmad.exit1.i ], [ %.02.i, %__internal_fmad.exit3.i ], !dbg !36
  %63 = fsub float 1.000000e+00, %s.1.i, !dbg !38
  %64 = fmul float %63, 5.000000e-01, !dbg !39
  %65 = getelementptr float, ptr addrspace(1) %2, i64 %11, !dbg !40
  %66 = bitcast float %64 to i32, !dbg !41
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %66, ptr addrspace(1) %65, i1 %10) #3, !dbg !41
  ret void, !dbg !42
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6yubw5jdeeyukawefzi6acatll6fdi2kbwxvc2i4dychjyvvyh2.py", directory: "inductor_cache/6y")
!4 = !{ptr @triton_poi_fused_add_mul_neg_relu_rsub_sign_tanh_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_mul_neg_relu_rsub_sign_tanh_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_mul_neg_relu_rsub_sign_tanh_0", linkageName: "triton_poi_fused_add_mul_neg_relu_rsub_sign_tanh_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 26, column: 30, scope: !7)
!18 = !DILocation(line: 26, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 18, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 18, scope: !7)
!22 = !DILocation(line: 31, column: 19, scope: !7)
!23 = !DILocation(line: 32, column: 18, scope: !7)
!24 = !DILocation(line: 33, column: 19, scope: !7)
!25 = !DILocation(line: 118, column: 15, scope: !26, inlinedAt: !28)
!26 = distinct !DILexicalBlockFile(scope: !7, file: !27, discriminator: 0)
!27 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!28 = !DILocation(line: 34, column: 40, scope: !7)
!29 = !DILocation(line: 121, column: 29, scope: !26, inlinedAt: !28)
!30 = !DILocation(line: 35, column: 13, scope: !7)
!31 = !DILocation(line: 118, column: 15, scope: !26, inlinedAt: !32)
!32 = !DILocation(line: 36, column: 41, scope: !7)
!33 = !DILocation(line: 121, column: 29, scope: !26, inlinedAt: !32)
!34 = !DILocation(line: 37, column: 19, scope: !7)
!35 = !DILocation(line: 38, column: 19, scope: !7)
!36 = !DILocation(line: 39, column: 27, scope: !7)
!37 = !{i32 21046}
!38 = !DILocation(line: 41, column: 20, scope: !7)
!39 = !DILocation(line: 43, column: 20, scope: !7)
!40 = !DILocation(line: 44, column: 25, scope: !7)
!41 = !DILocation(line: 44, column: 37, scope: !7)
!42 = !DILocation(line: 44, column: 4, scope: !7)
