-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "10/18/2017 20:54:36"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	harddrive IS
    PORT (
	data_write : IN std_logic_vector(31 DOWNTO 0);
	track : IN std_logic_vector(6 DOWNTO 0);
	sector : IN std_logic_vector(13 DOWNTO 0);
	clock : IN std_logic;
	output_hard_drive : OUT std_logic_vector(31 DOWNTO 0);
	flag_write_hd : IN std_logic
	);
END harddrive;

-- Design Ports Information
-- output_hard_drive[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[5]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[7]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[8]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[12]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[14]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[15]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[16]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[17]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[18]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[19]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[20]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[21]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[22]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[23]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[24]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[25]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[26]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[27]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[28]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[30]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- output_hard_drive[31]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[3]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- track[6]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[4]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[7]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[8]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[10]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[11]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- flag_write_hd	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[12]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sector[13]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[4]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[9]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[10]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[11]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[12]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[14]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[15]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[16]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[17]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[18]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[19]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[20]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[21]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[22]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[23]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[24]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[25]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[26]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[27]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[28]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[29]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[30]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_write[31]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF harddrive IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_data_write : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_track : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_sector : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_clock : std_logic;
SIGNAL ww_output_hard_drive : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_flag_write_hd : std_logic;
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \output_hard_drive[0]~output_o\ : std_logic;
SIGNAL \output_hard_drive[1]~output_o\ : std_logic;
SIGNAL \output_hard_drive[2]~output_o\ : std_logic;
SIGNAL \output_hard_drive[3]~output_o\ : std_logic;
SIGNAL \output_hard_drive[4]~output_o\ : std_logic;
SIGNAL \output_hard_drive[5]~output_o\ : std_logic;
SIGNAL \output_hard_drive[6]~output_o\ : std_logic;
SIGNAL \output_hard_drive[7]~output_o\ : std_logic;
SIGNAL \output_hard_drive[8]~output_o\ : std_logic;
SIGNAL \output_hard_drive[9]~output_o\ : std_logic;
SIGNAL \output_hard_drive[10]~output_o\ : std_logic;
SIGNAL \output_hard_drive[11]~output_o\ : std_logic;
SIGNAL \output_hard_drive[12]~output_o\ : std_logic;
SIGNAL \output_hard_drive[13]~output_o\ : std_logic;
SIGNAL \output_hard_drive[14]~output_o\ : std_logic;
SIGNAL \output_hard_drive[15]~output_o\ : std_logic;
SIGNAL \output_hard_drive[16]~output_o\ : std_logic;
SIGNAL \output_hard_drive[17]~output_o\ : std_logic;
SIGNAL \output_hard_drive[18]~output_o\ : std_logic;
SIGNAL \output_hard_drive[19]~output_o\ : std_logic;
SIGNAL \output_hard_drive[20]~output_o\ : std_logic;
SIGNAL \output_hard_drive[21]~output_o\ : std_logic;
SIGNAL \output_hard_drive[22]~output_o\ : std_logic;
SIGNAL \output_hard_drive[23]~output_o\ : std_logic;
SIGNAL \output_hard_drive[24]~output_o\ : std_logic;
SIGNAL \output_hard_drive[25]~output_o\ : std_logic;
SIGNAL \output_hard_drive[26]~output_o\ : std_logic;
SIGNAL \output_hard_drive[27]~output_o\ : std_logic;
SIGNAL \output_hard_drive[28]~output_o\ : std_logic;
SIGNAL \output_hard_drive[29]~output_o\ : std_logic;
SIGNAL \output_hard_drive[30]~output_o\ : std_logic;
SIGNAL \output_hard_drive[31]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \data_write[0]~input_o\ : std_logic;
SIGNAL \sector[3]~input_o\ : std_logic;
SIGNAL \sector[1]~input_o\ : std_logic;
SIGNAL \sector[0]~input_o\ : std_logic;
SIGNAL \sector[2]~input_o\ : std_logic;
SIGNAL \Decoder1~0_combout\ : std_logic;
SIGNAL \track[0]~input_o\ : std_logic;
SIGNAL \track[2]~input_o\ : std_logic;
SIGNAL \track[1]~input_o\ : std_logic;
SIGNAL \sector[10]~input_o\ : std_logic;
SIGNAL \sector[8]~input_o\ : std_logic;
SIGNAL \sector[11]~input_o\ : std_logic;
SIGNAL \sector[9]~input_o\ : std_logic;
SIGNAL \HD[5][7][0]~2_combout\ : std_logic;
SIGNAL \sector[7]~input_o\ : std_logic;
SIGNAL \sector[5]~input_o\ : std_logic;
SIGNAL \sector[4]~input_o\ : std_logic;
SIGNAL \sector[6]~input_o\ : std_logic;
SIGNAL \HD[5][7][0]~1_combout\ : std_logic;
SIGNAL \track[5]~input_o\ : std_logic;
SIGNAL \track[3]~input_o\ : std_logic;
SIGNAL \track[4]~input_o\ : std_logic;
SIGNAL \track[6]~input_o\ : std_logic;
SIGNAL \HD[5][7][0]~0_combout\ : std_logic;
SIGNAL \sector[13]~input_o\ : std_logic;
SIGNAL \sector[12]~input_o\ : std_logic;
SIGNAL \flag_write_hd~input_o\ : std_logic;
SIGNAL \HD[5][7][0]~3_combout\ : std_logic;
SIGNAL \HD[5][7][0]~4_combout\ : std_logic;
SIGNAL \HD[6][7][0]~0_combout\ : std_logic;
SIGNAL \HD[6][5][0]~0_combout\ : std_logic;
SIGNAL \HD[6][5][0]~q\ : std_logic;
SIGNAL \Decoder1~3_combout\ : std_logic;
SIGNAL \HD[6][7][0]~1_combout\ : std_logic;
SIGNAL \HD[6][7][0]~q\ : std_logic;
SIGNAL \Decoder1~2_combout\ : std_logic;
SIGNAL \HD[6][4][0]~0_combout\ : std_logic;
SIGNAL \HD[6][4][0]~q\ : std_logic;
SIGNAL \Decoder1~1_combout\ : std_logic;
SIGNAL \HD[6][6][0]~0_combout\ : std_logic;
SIGNAL \HD[6][6][0]~q\ : std_logic;
SIGNAL \Mux255~43_combout\ : std_logic;
SIGNAL \Mux255~44_combout\ : std_logic;
SIGNAL \Mux240~4_combout\ : std_logic;
SIGNAL \Mux240~2_combout\ : std_logic;
SIGNAL \Decoder1~6_combout\ : std_logic;
SIGNAL \HD[6][10][0]~0_combout\ : std_logic;
SIGNAL \HD[6][10][0]~q\ : std_logic;
SIGNAL \Decoder1~8_combout\ : std_logic;
SIGNAL \HD[6][11][0]~0_combout\ : std_logic;
SIGNAL \HD[6][11][0]~q\ : std_logic;
SIGNAL \Decoder1~7_combout\ : std_logic;
SIGNAL \HD[6][8][0]~0_combout\ : std_logic;
SIGNAL \HD[6][8][0]~q\ : std_logic;
SIGNAL \Decoder1~5_combout\ : std_logic;
SIGNAL \HD[6][9][0]~0_combout\ : std_logic;
SIGNAL \HD[6][9][0]~q\ : std_logic;
SIGNAL \Mux255~18_combout\ : std_logic;
SIGNAL \Mux255~19_combout\ : std_logic;
SIGNAL \Decoder1~13_combout\ : std_logic;
SIGNAL \HD[6][13][0]~0_combout\ : std_logic;
SIGNAL \HD[6][13][0]~q\ : std_logic;
SIGNAL \Mux240~1_combout\ : std_logic;
SIGNAL \Decoder1~4_combout\ : std_logic;
SIGNAL \HD[6][12][0]~0_combout\ : std_logic;
SIGNAL \HD[6][12][0]~q\ : std_logic;
SIGNAL \Decoder1~11_combout\ : std_logic;
SIGNAL \HD[6][0][0]~0_combout\ : std_logic;
SIGNAL \HD[6][0][0]~q\ : std_logic;
SIGNAL \Decoder1~9_combout\ : std_logic;
SIGNAL \HD[6][2][0]~0_combout\ : std_logic;
SIGNAL \HD[6][2][0]~q\ : std_logic;
SIGNAL \Mux255~20_combout\ : std_logic;
SIGNAL \Decoder1~12_combout\ : std_logic;
SIGNAL \HD[6][3][0]~0_combout\ : std_logic;
SIGNAL \HD[6][3][0]~q\ : std_logic;
SIGNAL \Decoder1~10_combout\ : std_logic;
SIGNAL \HD[6][1][0]~0_combout\ : std_logic;
SIGNAL \HD[6][1][0]~q\ : std_logic;
SIGNAL \Mux255~21_combout\ : std_logic;
SIGNAL \Mux255~22_combout\ : std_logic;
SIGNAL \Mux255~23_combout\ : std_logic;
SIGNAL \Mux240~3_combout\ : std_logic;
SIGNAL \HD~0_combout\ : std_logic;
SIGNAL \HD[0][6][0]~0_combout\ : std_logic;
SIGNAL \HD[0][6][0]~q\ : std_logic;
SIGNAL \HD[0][4][0]~0_combout\ : std_logic;
SIGNAL \HD[0][4][0]~q\ : std_logic;
SIGNAL \Mux255~24_combout\ : std_logic;
SIGNAL \HD[0][5][0]~0_combout\ : std_logic;
SIGNAL \HD[0][5][0]~q\ : std_logic;
SIGNAL \HD[0][7][0]~0_combout\ : std_logic;
SIGNAL \HD[0][7][0]~q\ : std_logic;
SIGNAL \Mux255~25_combout\ : std_logic;
SIGNAL \Mux240~0_combout\ : std_logic;
SIGNAL \HD[1][7][0]~0_combout\ : std_logic;
SIGNAL \HD[1][6][0]~0_combout\ : std_logic;
SIGNAL \HD[1][6][0]~q\ : std_logic;
SIGNAL \HD[1][7][0]~1_combout\ : std_logic;
SIGNAL \HD[1][7][0]~q\ : std_logic;
SIGNAL \HD[1][5][0]~0_combout\ : std_logic;
SIGNAL \HD[1][5][0]~q\ : std_logic;
SIGNAL \HD[1][4][0]~0_combout\ : std_logic;
SIGNAL \HD[1][4][0]~q\ : std_logic;
SIGNAL \Mux255~39_combout\ : std_logic;
SIGNAL \Mux255~40_combout\ : std_logic;
SIGNAL \HD[1][2][0]~0_combout\ : std_logic;
SIGNAL \HD[1][2][0]~q\ : std_logic;
SIGNAL \HD[1][3][0]~0_combout\ : std_logic;
SIGNAL \HD[1][3][0]~q\ : std_logic;
SIGNAL \HD[1][0][0]~0_combout\ : std_logic;
SIGNAL \HD[1][0][0]~q\ : std_logic;
SIGNAL \HD[1][1][0]~0_combout\ : std_logic;
SIGNAL \HD[1][1][0]~q\ : std_logic;
SIGNAL \Mux255~28_combout\ : std_logic;
SIGNAL \Mux255~29_combout\ : std_logic;
SIGNAL \HD[1][9][0]~0_combout\ : std_logic;
SIGNAL \HD[1][9][0]~q\ : std_logic;
SIGNAL \HD[1][11][0]~0_combout\ : std_logic;
SIGNAL \HD[1][11][0]~q\ : std_logic;
SIGNAL \HD[1][8][0]~0_combout\ : std_logic;
SIGNAL \HD[1][8][0]~q\ : std_logic;
SIGNAL \HD[1][10][0]~0_combout\ : std_logic;
SIGNAL \HD[1][10][0]~q\ : std_logic;
SIGNAL \Mux255~26_combout\ : std_logic;
SIGNAL \Mux255~27_combout\ : std_logic;
SIGNAL \Mux255~30_combout\ : std_logic;
SIGNAL \HD[1][13][0]~0_combout\ : std_logic;
SIGNAL \HD[1][13][0]~q\ : std_logic;
SIGNAL \HD[1][12][0]~0_combout\ : std_logic;
SIGNAL \HD[1][12][0]~q\ : std_logic;
SIGNAL \Mux255~31_combout\ : std_logic;
SIGNAL \HD~3_combout\ : std_logic;
SIGNAL \HD[0][0][0]~q\ : std_logic;
SIGNAL \HD~2_combout\ : std_logic;
SIGNAL \HD[0][1][0]~q\ : std_logic;
SIGNAL \Mux255~34_combout\ : std_logic;
SIGNAL \HD[0][3][0]~0_combout\ : std_logic;
SIGNAL \HD[0][3][0]~q\ : std_logic;
SIGNAL \HD~1_combout\ : std_logic;
SIGNAL \HD[0][2][0]~q\ : std_logic;
SIGNAL \Mux255~35_combout\ : std_logic;
SIGNAL \HD[0][12][0]~0_combout\ : std_logic;
SIGNAL \HD[0][12][0]~q\ : std_logic;
SIGNAL \Mux255~36_combout\ : std_logic;
SIGNAL \HD[0][13][0]~0_combout\ : std_logic;
SIGNAL \HD[0][13][0]~q\ : std_logic;
SIGNAL \HD[0][10][0]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][0]~0_combout\ : std_logic;
SIGNAL \HD[0][10][0]~q\ : std_logic;
SIGNAL \HD[0][11][0]~0_combout\ : std_logic;
SIGNAL \HD[0][11][0]~q\ : std_logic;
SIGNAL \HD[0][8][0]~0_combout\ : std_logic;
SIGNAL \HD[0][8][0]~q\ : std_logic;
SIGNAL \HD[0][9][0]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][0]~0_combout\ : std_logic;
SIGNAL \HD[0][9][0]~q\ : std_logic;
SIGNAL \Mux255~32_combout\ : std_logic;
SIGNAL \Mux255~33_combout\ : std_logic;
SIGNAL \Mux255~37_combout\ : std_logic;
SIGNAL \Mux255~38_combout\ : std_logic;
SIGNAL \Mux255~41_combout\ : std_logic;
SIGNAL \Mux255~42_combout\ : std_logic;
SIGNAL \HD[5][7][0]~5_combout\ : std_logic;
SIGNAL \HD[5][2][0]~0_combout\ : std_logic;
SIGNAL \HD[5][2][0]~q\ : std_logic;
SIGNAL \HD[5][3][0]~0_combout\ : std_logic;
SIGNAL \HD[5][3][0]~q\ : std_logic;
SIGNAL \HD[5][0][0]~0_combout\ : std_logic;
SIGNAL \HD[5][0][0]~q\ : std_logic;
SIGNAL \HD[5][1][0]~0_combout\ : std_logic;
SIGNAL \HD[5][1][0]~q\ : std_logic;
SIGNAL \Mux255~4_combout\ : std_logic;
SIGNAL \Mux255~5_combout\ : std_logic;
SIGNAL \HD[5][9][0]~0_combout\ : std_logic;
SIGNAL \HD[5][9][0]~q\ : std_logic;
SIGNAL \HD[5][11][0]~0_combout\ : std_logic;
SIGNAL \HD[5][11][0]~q\ : std_logic;
SIGNAL \HD[5][8][0]~0_combout\ : std_logic;
SIGNAL \HD[5][8][0]~q\ : std_logic;
SIGNAL \HD[5][10][0]~0_combout\ : std_logic;
SIGNAL \HD[5][10][0]~q\ : std_logic;
SIGNAL \Mux255~2_combout\ : std_logic;
SIGNAL \Mux255~3_combout\ : std_logic;
SIGNAL \Mux255~6_combout\ : std_logic;
SIGNAL \HD[5][13][0]~0_combout\ : std_logic;
SIGNAL \HD[5][13][0]~q\ : std_logic;
SIGNAL \HD[5][12][0]~0_combout\ : std_logic;
SIGNAL \HD[5][12][0]~q\ : std_logic;
SIGNAL \Mux255~7_combout\ : std_logic;
SIGNAL \HD[4][13][0]~0_combout\ : std_logic;
SIGNAL \HD[4][12][0]~0_combout\ : std_logic;
SIGNAL \HD[4][12][0]~q\ : std_logic;
SIGNAL \HD[4][1][0]~0_combout\ : std_logic;
SIGNAL \HD[4][1][0]~q\ : std_logic;
SIGNAL \HD[4][0][0]~0_combout\ : std_logic;
SIGNAL \HD[4][0][0]~q\ : std_logic;
SIGNAL \HD[4][2][0]~feeder_combout\ : std_logic;
SIGNAL \HD[4][2][0]~0_combout\ : std_logic;
SIGNAL \HD[4][2][0]~q\ : std_logic;
SIGNAL \Mux255~10_combout\ : std_logic;
SIGNAL \HD[4][3][0]~0_combout\ : std_logic;
SIGNAL \HD[4][3][0]~q\ : std_logic;
SIGNAL \Mux255~11_combout\ : std_logic;
SIGNAL \Mux255~12_combout\ : std_logic;
SIGNAL \HD[4][13][0]~1_combout\ : std_logic;
SIGNAL \HD[4][13][0]~q\ : std_logic;
SIGNAL \HD[4][10][0]~0_combout\ : std_logic;
SIGNAL \HD[4][10][0]~q\ : std_logic;
SIGNAL \HD[4][11][0]~0_combout\ : std_logic;
SIGNAL \HD[4][11][0]~q\ : std_logic;
SIGNAL \HD[4][8][0]~0_combout\ : std_logic;
SIGNAL \HD[4][8][0]~q\ : std_logic;
SIGNAL \HD[4][9][0]~0_combout\ : std_logic;
SIGNAL \HD[4][9][0]~q\ : std_logic;
SIGNAL \Mux255~8_combout\ : std_logic;
SIGNAL \Mux255~9_combout\ : std_logic;
SIGNAL \Mux255~13_combout\ : std_logic;
SIGNAL \Mux255~14_combout\ : std_logic;
SIGNAL \HD[5][5][0]~0_combout\ : std_logic;
SIGNAL \HD[5][5][0]~q\ : std_logic;
SIGNAL \HD[5][4][0]~0_combout\ : std_logic;
SIGNAL \HD[5][4][0]~q\ : std_logic;
SIGNAL \Mux255~15_combout\ : std_logic;
SIGNAL \HD[5][7][0]~6_combout\ : std_logic;
SIGNAL \HD[5][7][0]~q\ : std_logic;
SIGNAL \HD[5][6][0]~0_combout\ : std_logic;
SIGNAL \HD[5][6][0]~q\ : std_logic;
SIGNAL \Mux255~16_combout\ : std_logic;
SIGNAL \HD[4][4][0]~0_combout\ : std_logic;
SIGNAL \HD[4][4][0]~q\ : std_logic;
SIGNAL \HD[4][6][0]~0_combout\ : std_logic;
SIGNAL \HD[4][6][0]~q\ : std_logic;
SIGNAL \Mux255~0_combout\ : std_logic;
SIGNAL \HD[4][7][0]~0_combout\ : std_logic;
SIGNAL \HD[4][7][0]~q\ : std_logic;
SIGNAL \HD[4][5][0]~feeder_combout\ : std_logic;
SIGNAL \HD[4][5][0]~0_combout\ : std_logic;
SIGNAL \HD[4][5][0]~q\ : std_logic;
SIGNAL \Mux255~1_combout\ : std_logic;
SIGNAL \Mux255~17_combout\ : std_logic;
SIGNAL \Mux255~45_combout\ : std_logic;
SIGNAL \HD[3][5][0]~feeder_combout\ : std_logic;
SIGNAL \HD[3][7][0]~0_combout\ : std_logic;
SIGNAL \HD[3][5][0]~0_combout\ : std_logic;
SIGNAL \HD[3][5][0]~q\ : std_logic;
SIGNAL \HD[3][7][0]~1_combout\ : std_logic;
SIGNAL \HD[3][7][0]~q\ : std_logic;
SIGNAL \HD[3][4][0]~0_combout\ : std_logic;
SIGNAL \HD[3][4][0]~q\ : std_logic;
SIGNAL \HD[3][6][0]~0_combout\ : std_logic;
SIGNAL \HD[3][6][0]~q\ : std_logic;
SIGNAL \Mux255~61_combout\ : std_logic;
SIGNAL \Mux255~62_combout\ : std_logic;
SIGNAL \HD[2][2][0]~feeder_combout\ : std_logic;
SIGNAL \HD[2][13][0]~0_combout\ : std_logic;
SIGNAL \HD[2][2][0]~0_combout\ : std_logic;
SIGNAL \HD[2][2][0]~q\ : std_logic;
SIGNAL \HD[2][3][0]~0_combout\ : std_logic;
SIGNAL \HD[2][3][0]~q\ : std_logic;
SIGNAL \HD[2][1][0]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][0]~0_combout\ : std_logic;
SIGNAL \HD[2][1][0]~q\ : std_logic;
SIGNAL \HD[2][0][0]~0_combout\ : std_logic;
SIGNAL \HD[2][0][0]~q\ : std_logic;
SIGNAL \Mux255~56_combout\ : std_logic;
SIGNAL \Mux255~57_combout\ : std_logic;
SIGNAL \HD[2][9][0]~0_combout\ : std_logic;
SIGNAL \HD[2][9][0]~q\ : std_logic;
SIGNAL \HD[2][11][0]~0_combout\ : std_logic;
SIGNAL \HD[2][11][0]~q\ : std_logic;
SIGNAL \HD[2][10][0]~0_combout\ : std_logic;
SIGNAL \HD[2][10][0]~q\ : std_logic;
SIGNAL \HD[2][8][0]~0_combout\ : std_logic;
SIGNAL \HD[2][8][0]~q\ : std_logic;
SIGNAL \Mux255~54_combout\ : std_logic;
SIGNAL \Mux255~55_combout\ : std_logic;
SIGNAL \Mux255~58_combout\ : std_logic;
SIGNAL \HD[2][13][0]~1_combout\ : std_logic;
SIGNAL \HD[2][13][0]~q\ : std_logic;
SIGNAL \HD[2][12][0]~feeder_combout\ : std_logic;
SIGNAL \HD[2][12][0]~0_combout\ : std_logic;
SIGNAL \HD[2][12][0]~q\ : std_logic;
SIGNAL \Mux255~59_combout\ : std_logic;
SIGNAL \HD[3][8][0]~0_combout\ : std_logic;
SIGNAL \HD[3][8][0]~q\ : std_logic;
SIGNAL \HD[3][9][0]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][0]~0_combout\ : std_logic;
SIGNAL \HD[3][9][0]~q\ : std_logic;
SIGNAL \Mux255~48_combout\ : std_logic;
SIGNAL \HD[3][11][0]~0_combout\ : std_logic;
SIGNAL \HD[3][11][0]~q\ : std_logic;
SIGNAL \HD[3][10][0]~0_combout\ : std_logic;
SIGNAL \HD[3][10][0]~q\ : std_logic;
SIGNAL \Mux255~49_combout\ : std_logic;
SIGNAL \HD[3][1][0]~0_combout\ : std_logic;
SIGNAL \HD[3][1][0]~q\ : std_logic;
SIGNAL \HD[3][3][0]~0_combout\ : std_logic;
SIGNAL \HD[3][3][0]~q\ : std_logic;
SIGNAL \HD[3][2][0]~0_combout\ : std_logic;
SIGNAL \HD[3][2][0]~q\ : std_logic;
SIGNAL \HD[3][0][0]~0_combout\ : std_logic;
SIGNAL \HD[3][0][0]~q\ : std_logic;
SIGNAL \Mux255~50_combout\ : std_logic;
SIGNAL \Mux255~51_combout\ : std_logic;
SIGNAL \HD[3][12][0]~0_combout\ : std_logic;
SIGNAL \HD[3][12][0]~q\ : std_logic;
SIGNAL \Mux255~52_combout\ : std_logic;
SIGNAL \HD[3][13][0]~0_combout\ : std_logic;
SIGNAL \HD[3][13][0]~q\ : std_logic;
SIGNAL \Mux255~53_combout\ : std_logic;
SIGNAL \Mux255~60_combout\ : std_logic;
SIGNAL \HD[2][6][0]~0_combout\ : std_logic;
SIGNAL \HD[2][6][0]~q\ : std_logic;
SIGNAL \HD[2][7][0]~0_combout\ : std_logic;
SIGNAL \HD[2][7][0]~q\ : std_logic;
SIGNAL \HD[2][4][0]~0_combout\ : std_logic;
SIGNAL \HD[2][4][0]~q\ : std_logic;
SIGNAL \HD[2][5][0]~feeder_combout\ : std_logic;
SIGNAL \HD[2][5][0]~0_combout\ : std_logic;
SIGNAL \HD[2][5][0]~q\ : std_logic;
SIGNAL \Mux255~46_combout\ : std_logic;
SIGNAL \Mux255~47_combout\ : std_logic;
SIGNAL \Mux255~63_combout\ : std_logic;
SIGNAL \Mux255~64_combout\ : std_logic;
SIGNAL \data_write[1]~input_o\ : std_logic;
SIGNAL \HD[2][5][1]~q\ : std_logic;
SIGNAL \HD[2][7][1]~q\ : std_logic;
SIGNAL \HD[2][6][1]~q\ : std_logic;
SIGNAL \HD[2][4][1]~q\ : std_logic;
SIGNAL \Mux254~46_combout\ : std_logic;
SIGNAL \Mux254~47_combout\ : std_logic;
SIGNAL \HD[3][4][1]~q\ : std_logic;
SIGNAL \HD[3][5][1]~q\ : std_logic;
SIGNAL \Mux254~61_combout\ : std_logic;
SIGNAL \HD[3][7][1]~q\ : std_logic;
SIGNAL \HD[3][6][1]~q\ : std_logic;
SIGNAL \Mux254~62_combout\ : std_logic;
SIGNAL \HD[3][8][1]~q\ : std_logic;
SIGNAL \HD[3][10][1]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][1]~q\ : std_logic;
SIGNAL \Mux254~48_combout\ : std_logic;
SIGNAL \HD[3][11][1]~q\ : std_logic;
SIGNAL \HD[3][9][1]~q\ : std_logic;
SIGNAL \Mux254~49_combout\ : std_logic;
SIGNAL \HD[3][0][1]~q\ : std_logic;
SIGNAL \HD[3][1][1]~q\ : std_logic;
SIGNAL \Mux254~50_combout\ : std_logic;
SIGNAL \HD[3][3][1]~q\ : std_logic;
SIGNAL \HD[3][2][1]~q\ : std_logic;
SIGNAL \Mux254~51_combout\ : std_logic;
SIGNAL \Mux254~52_combout\ : std_logic;
SIGNAL \HD[3][13][1]~q\ : std_logic;
SIGNAL \HD[3][12][1]~q\ : std_logic;
SIGNAL \Mux254~53_combout\ : std_logic;
SIGNAL \HD[2][8][1]~q\ : std_logic;
SIGNAL \HD[2][9][1]~q\ : std_logic;
SIGNAL \Mux254~54_combout\ : std_logic;
SIGNAL \HD[2][11][1]~q\ : std_logic;
SIGNAL \HD[2][10][1]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][1]~q\ : std_logic;
SIGNAL \Mux254~55_combout\ : std_logic;
SIGNAL \HD[2][13][1]~q\ : std_logic;
SIGNAL \HD[2][12][1]~q\ : std_logic;
SIGNAL \HD[2][1][1]~q\ : std_logic;
SIGNAL \HD[2][3][1]~q\ : std_logic;
SIGNAL \HD[2][0][1]~q\ : std_logic;
SIGNAL \HD[2][2][1]~q\ : std_logic;
SIGNAL \Mux254~56_combout\ : std_logic;
SIGNAL \Mux254~57_combout\ : std_logic;
SIGNAL \Mux254~58_combout\ : std_logic;
SIGNAL \Mux254~59_combout\ : std_logic;
SIGNAL \Mux254~60_combout\ : std_logic;
SIGNAL \Mux254~63_combout\ : std_logic;
SIGNAL \HD[1][4][1]~q\ : std_logic;
SIGNAL \HD[1][6][1]~q\ : std_logic;
SIGNAL \Mux254~39_combout\ : std_logic;
SIGNAL \HD[1][7][1]~q\ : std_logic;
SIGNAL \HD[1][5][1]~q\ : std_logic;
SIGNAL \Mux254~40_combout\ : std_logic;
SIGNAL \HD[0][6][1]~q\ : std_logic;
SIGNAL \HD[0][7][1]~q\ : std_logic;
SIGNAL \HD[0][4][1]~q\ : std_logic;
SIGNAL \HD[0][5][1]~feeder_combout\ : std_logic;
SIGNAL \HD[0][5][1]~q\ : std_logic;
SIGNAL \Mux254~24_combout\ : std_logic;
SIGNAL \Mux254~25_combout\ : std_logic;
SIGNAL \HD[1][9][1]~q\ : std_logic;
SIGNAL \HD[1][8][1]~q\ : std_logic;
SIGNAL \Mux254~26_combout\ : std_logic;
SIGNAL \HD[1][11][1]~q\ : std_logic;
SIGNAL \HD[1][10][1]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][1]~q\ : std_logic;
SIGNAL \Mux254~27_combout\ : std_logic;
SIGNAL \HD[1][1][1]~q\ : std_logic;
SIGNAL \HD[1][3][1]~q\ : std_logic;
SIGNAL \HD[1][0][1]~q\ : std_logic;
SIGNAL \HD[1][2][1]~q\ : std_logic;
SIGNAL \Mux254~28_combout\ : std_logic;
SIGNAL \Mux254~29_combout\ : std_logic;
SIGNAL \HD[1][12][1]~q\ : std_logic;
SIGNAL \Mux254~30_combout\ : std_logic;
SIGNAL \HD[1][13][1]~q\ : std_logic;
SIGNAL \Mux254~31_combout\ : std_logic;
SIGNAL \HD~5_combout\ : std_logic;
SIGNAL \HD[0][1][1]~q\ : std_logic;
SIGNAL \HD~6_combout\ : std_logic;
SIGNAL \HD[0][0][1]~q\ : std_logic;
SIGNAL \Mux254~34_combout\ : std_logic;
SIGNAL \HD[0][3][1]~q\ : std_logic;
SIGNAL \HD~4_combout\ : std_logic;
SIGNAL \HD[0][2][1]~q\ : std_logic;
SIGNAL \Mux254~35_combout\ : std_logic;
SIGNAL \HD[0][8][1]~q\ : std_logic;
SIGNAL \HD[0][10][1]~q\ : std_logic;
SIGNAL \Mux254~32_combout\ : std_logic;
SIGNAL \HD[0][11][1]~q\ : std_logic;
SIGNAL \HD[0][9][1]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][1]~q\ : std_logic;
SIGNAL \Mux254~33_combout\ : std_logic;
SIGNAL \Mux254~36_combout\ : std_logic;
SIGNAL \HD[0][13][1]~q\ : std_logic;
SIGNAL \HD[0][12][1]~q\ : std_logic;
SIGNAL \Mux254~37_combout\ : std_logic;
SIGNAL \Mux254~38_combout\ : std_logic;
SIGNAL \Mux254~41_combout\ : std_logic;
SIGNAL \HD[5][6][1]~q\ : std_logic;
SIGNAL \HD[5][4][1]~q\ : std_logic;
SIGNAL \Mux254~21_combout\ : std_logic;
SIGNAL \HD[5][7][1]~q\ : std_logic;
SIGNAL \HD[5][5][1]~q\ : std_logic;
SIGNAL \Mux254~22_combout\ : std_logic;
SIGNAL \HD[5][8][1]~q\ : std_logic;
SIGNAL \HD[5][9][1]~q\ : std_logic;
SIGNAL \Mux254~8_combout\ : std_logic;
SIGNAL \HD[5][11][1]~q\ : std_logic;
SIGNAL \HD[5][10][1]~q\ : std_logic;
SIGNAL \Mux254~9_combout\ : std_logic;
SIGNAL \HD[5][0][1]~q\ : std_logic;
SIGNAL \HD[5][2][1]~feeder_combout\ : std_logic;
SIGNAL \HD[5][2][1]~q\ : std_logic;
SIGNAL \Mux254~10_combout\ : std_logic;
SIGNAL \HD[5][1][1]~q\ : std_logic;
SIGNAL \HD[5][3][1]~q\ : std_logic;
SIGNAL \Mux254~11_combout\ : std_logic;
SIGNAL \HD[5][12][1]~q\ : std_logic;
SIGNAL \Mux254~12_combout\ : std_logic;
SIGNAL \HD[5][13][1]~q\ : std_logic;
SIGNAL \Mux254~13_combout\ : std_logic;
SIGNAL \HD[4][8][1]~q\ : std_logic;
SIGNAL \HD[4][10][1]~q\ : std_logic;
SIGNAL \Mux254~14_combout\ : std_logic;
SIGNAL \HD[4][11][1]~q\ : std_logic;
SIGNAL \HD[4][9][1]~q\ : std_logic;
SIGNAL \Mux254~15_combout\ : std_logic;
SIGNAL \HD[4][2][1]~feeder_combout\ : std_logic;
SIGNAL \HD[4][2][1]~q\ : std_logic;
SIGNAL \HD[4][1][1]~q\ : std_logic;
SIGNAL \HD[4][0][1]~q\ : std_logic;
SIGNAL \Mux254~16_combout\ : std_logic;
SIGNAL \HD[4][3][1]~q\ : std_logic;
SIGNAL \Mux254~17_combout\ : std_logic;
SIGNAL \Mux254~18_combout\ : std_logic;
SIGNAL \HD[4][12][1]~q\ : std_logic;
SIGNAL \HD[4][13][1]~q\ : std_logic;
SIGNAL \Mux254~19_combout\ : std_logic;
SIGNAL \Mux254~20_combout\ : std_logic;
SIGNAL \HD[4][4][1]~q\ : std_logic;
SIGNAL \HD[4][5][1]~q\ : std_logic;
SIGNAL \Mux254~6_combout\ : std_logic;
SIGNAL \HD[4][7][1]~q\ : std_logic;
SIGNAL \HD[4][6][1]~feeder_combout\ : std_logic;
SIGNAL \HD[4][6][1]~q\ : std_logic;
SIGNAL \Mux254~7_combout\ : std_logic;
SIGNAL \Mux254~23_combout\ : std_logic;
SIGNAL \Mux254~42_combout\ : std_logic;
SIGNAL \HD[6][6][1]~q\ : std_logic;
SIGNAL \HD[6][7][1]~q\ : std_logic;
SIGNAL \HD[6][4][1]~q\ : std_logic;
SIGNAL \HD[6][5][1]~q\ : std_logic;
SIGNAL \Mux254~43_combout\ : std_logic;
SIGNAL \Mux254~44_combout\ : std_logic;
SIGNAL \HD[6][12][1]~q\ : std_logic;
SIGNAL \HD[6][13][1]~q\ : std_logic;
SIGNAL \HD[6][0][1]~q\ : std_logic;
SIGNAL \HD[6][1][1]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][1]~q\ : std_logic;
SIGNAL \Mux254~2_combout\ : std_logic;
SIGNAL \HD[6][3][1]~q\ : std_logic;
SIGNAL \HD[6][2][1]~q\ : std_logic;
SIGNAL \Mux254~3_combout\ : std_logic;
SIGNAL \HD[6][8][1]~q\ : std_logic;
SIGNAL \HD[6][10][1]~q\ : std_logic;
SIGNAL \Mux254~0_combout\ : std_logic;
SIGNAL \HD[6][11][1]~q\ : std_logic;
SIGNAL \HD[6][9][1]~q\ : std_logic;
SIGNAL \Mux254~1_combout\ : std_logic;
SIGNAL \Mux254~4_combout\ : std_logic;
SIGNAL \Mux254~5_combout\ : std_logic;
SIGNAL \Mux254~45_combout\ : std_logic;
SIGNAL \Mux254~64_combout\ : std_logic;
SIGNAL \data_write[2]~input_o\ : std_logic;
SIGNAL \HD[3][8][2]~q\ : std_logic;
SIGNAL \HD[3][9][2]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][2]~q\ : std_logic;
SIGNAL \Mux253~46_combout\ : std_logic;
SIGNAL \HD[3][11][2]~q\ : std_logic;
SIGNAL \HD[3][10][2]~q\ : std_logic;
SIGNAL \Mux253~47_combout\ : std_logic;
SIGNAL \HD[3][13][2]~q\ : std_logic;
SIGNAL \HD[3][12][2]~q\ : std_logic;
SIGNAL \HD[3][2][2]~q\ : std_logic;
SIGNAL \HD[3][0][2]~q\ : std_logic;
SIGNAL \Mux253~48_combout\ : std_logic;
SIGNAL \HD[3][3][2]~q\ : std_logic;
SIGNAL \HD[3][1][2]~q\ : std_logic;
SIGNAL \Mux253~49_combout\ : std_logic;
SIGNAL \Mux253~50_combout\ : std_logic;
SIGNAL \Mux253~51_combout\ : std_logic;
SIGNAL \HD[3][4][2]~q\ : std_logic;
SIGNAL \HD[3][6][2]~q\ : std_logic;
SIGNAL \Mux253~61_combout\ : std_logic;
SIGNAL \HD[3][7][2]~q\ : std_logic;
SIGNAL \HD[3][5][2]~q\ : std_logic;
SIGNAL \Mux253~62_combout\ : std_logic;
SIGNAL \HD[2][6][2]~feeder_combout\ : std_logic;
SIGNAL \HD[2][6][2]~q\ : std_logic;
SIGNAL \HD[2][7][2]~q\ : std_logic;
SIGNAL \HD[2][4][2]~q\ : std_logic;
SIGNAL \HD[2][5][2]~q\ : std_logic;
SIGNAL \Mux253~52_combout\ : std_logic;
SIGNAL \Mux253~53_combout\ : std_logic;
SIGNAL \HD[2][12][2]~q\ : std_logic;
SIGNAL \HD[2][13][2]~q\ : std_logic;
SIGNAL \HD[2][0][2]~q\ : std_logic;
SIGNAL \HD[2][1][2]~q\ : std_logic;
SIGNAL \Mux253~56_combout\ : std_logic;
SIGNAL \HD[2][3][2]~q\ : std_logic;
SIGNAL \HD[2][2][2]~q\ : std_logic;
SIGNAL \Mux253~57_combout\ : std_logic;
SIGNAL \HD[2][9][2]~q\ : std_logic;
SIGNAL \HD[2][11][2]~q\ : std_logic;
SIGNAL \HD[2][8][2]~q\ : std_logic;
SIGNAL \HD[2][10][2]~q\ : std_logic;
SIGNAL \Mux253~54_combout\ : std_logic;
SIGNAL \Mux253~55_combout\ : std_logic;
SIGNAL \Mux253~58_combout\ : std_logic;
SIGNAL \Mux253~59_combout\ : std_logic;
SIGNAL \Mux253~60_combout\ : std_logic;
SIGNAL \Mux253~63_combout\ : std_logic;
SIGNAL \HD[0][9][2]~q\ : std_logic;
SIGNAL \HD[0][8][2]~q\ : std_logic;
SIGNAL \Mux253~32_combout\ : std_logic;
SIGNAL \HD[0][11][2]~q\ : std_logic;
SIGNAL \HD[0][10][2]~q\ : std_logic;
SIGNAL \Mux253~33_combout\ : std_logic;
SIGNAL \HD[0][13][2]~q\ : std_logic;
SIGNAL \HD~7_combout\ : std_logic;
SIGNAL \HD[0][1][2]~q\ : std_logic;
SIGNAL \HD[0][3][2]~q\ : std_logic;
SIGNAL \HD~8_combout\ : std_logic;
SIGNAL \HD[0][2][2]~q\ : std_logic;
SIGNAL \HD~9_combout\ : std_logic;
SIGNAL \HD[0][0][2]~q\ : std_logic;
SIGNAL \Mux253~34_combout\ : std_logic;
SIGNAL \Mux253~35_combout\ : std_logic;
SIGNAL \HD[0][12][2]~q\ : std_logic;
SIGNAL \Mux253~36_combout\ : std_logic;
SIGNAL \Mux253~37_combout\ : std_logic;
SIGNAL \HD[0][4][2]~q\ : std_logic;
SIGNAL \HD[0][6][2]~q\ : std_logic;
SIGNAL \Mux253~30_combout\ : std_logic;
SIGNAL \HD[0][7][2]~q\ : std_logic;
SIGNAL \HD[0][5][2]~q\ : std_logic;
SIGNAL \Mux253~31_combout\ : std_logic;
SIGNAL \Mux253~38_combout\ : std_logic;
SIGNAL \HD[1][8][2]~q\ : std_logic;
SIGNAL \HD[1][10][2]~q\ : std_logic;
SIGNAL \Mux253~24_combout\ : std_logic;
SIGNAL \HD[1][11][2]~q\ : std_logic;
SIGNAL \HD[1][9][2]~q\ : std_logic;
SIGNAL \Mux253~25_combout\ : std_logic;
SIGNAL \HD[1][2][2]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][2]~q\ : std_logic;
SIGNAL \HD[1][3][2]~q\ : std_logic;
SIGNAL \HD[1][0][2]~q\ : std_logic;
SIGNAL \HD[1][1][2]~q\ : std_logic;
SIGNAL \Mux253~26_combout\ : std_logic;
SIGNAL \Mux253~27_combout\ : std_logic;
SIGNAL \Mux253~28_combout\ : std_logic;
SIGNAL \HD[1][13][2]~q\ : std_logic;
SIGNAL \HD[1][12][2]~q\ : std_logic;
SIGNAL \Mux253~29_combout\ : std_logic;
SIGNAL \HD[1][4][2]~q\ : std_logic;
SIGNAL \HD[1][5][2]~q\ : std_logic;
SIGNAL \Mux253~39_combout\ : std_logic;
SIGNAL \HD[1][7][2]~q\ : std_logic;
SIGNAL \HD[1][6][2]~feeder_combout\ : std_logic;
SIGNAL \HD[1][6][2]~q\ : std_logic;
SIGNAL \Mux253~40_combout\ : std_logic;
SIGNAL \Mux253~41_combout\ : std_logic;
SIGNAL \HD[6][8][2]~q\ : std_logic;
SIGNAL \HD[6][9][2]~q\ : std_logic;
SIGNAL \Mux253~18_combout\ : std_logic;
SIGNAL \HD[6][11][2]~q\ : std_logic;
SIGNAL \HD[6][10][2]~q\ : std_logic;
SIGNAL \Mux253~19_combout\ : std_logic;
SIGNAL \HD[6][13][2]~q\ : std_logic;
SIGNAL \HD[6][12][2]~q\ : std_logic;
SIGNAL \HD[6][2][2]~q\ : std_logic;
SIGNAL \HD[6][0][2]~q\ : std_logic;
SIGNAL \Mux253~20_combout\ : std_logic;
SIGNAL \HD[6][3][2]~q\ : std_logic;
SIGNAL \HD[6][1][2]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][2]~q\ : std_logic;
SIGNAL \Mux253~21_combout\ : std_logic;
SIGNAL \Mux253~22_combout\ : std_logic;
SIGNAL \Mux253~23_combout\ : std_logic;
SIGNAL \Mux253~42_combout\ : std_logic;
SIGNAL \HD[6][4][2]~q\ : std_logic;
SIGNAL \HD[6][6][2]~q\ : std_logic;
SIGNAL \Mux253~43_combout\ : std_logic;
SIGNAL \HD[6][5][2]~q\ : std_logic;
SIGNAL \HD[6][7][2]~q\ : std_logic;
SIGNAL \Mux253~44_combout\ : std_logic;
SIGNAL \HD[4][5][2]~q\ : std_logic;
SIGNAL \HD[4][7][2]~q\ : std_logic;
SIGNAL \HD[4][4][2]~q\ : std_logic;
SIGNAL \HD[4][6][2]~q\ : std_logic;
SIGNAL \Mux253~0_combout\ : std_logic;
SIGNAL \Mux253~1_combout\ : std_logic;
SIGNAL \HD[5][5][2]~feeder_combout\ : std_logic;
SIGNAL \HD[5][5][2]~q\ : std_logic;
SIGNAL \HD[5][4][2]~q\ : std_logic;
SIGNAL \Mux253~15_combout\ : std_logic;
SIGNAL \HD[5][6][2]~q\ : std_logic;
SIGNAL \HD[5][7][2]~q\ : std_logic;
SIGNAL \Mux253~16_combout\ : std_logic;
SIGNAL \HD[4][0][2]~q\ : std_logic;
SIGNAL \HD[4][2][2]~feeder_combout\ : std_logic;
SIGNAL \HD[4][2][2]~q\ : std_logic;
SIGNAL \Mux253~10_combout\ : std_logic;
SIGNAL \HD[4][1][2]~q\ : std_logic;
SIGNAL \HD[4][3][2]~q\ : std_logic;
SIGNAL \Mux253~11_combout\ : std_logic;
SIGNAL \HD[4][12][2]~q\ : std_logic;
SIGNAL \Mux253~12_combout\ : std_logic;
SIGNAL \HD[4][13][2]~q\ : std_logic;
SIGNAL \HD[4][9][2]~feeder_combout\ : std_logic;
SIGNAL \HD[4][9][2]~q\ : std_logic;
SIGNAL \HD[4][8][2]~q\ : std_logic;
SIGNAL \Mux253~8_combout\ : std_logic;
SIGNAL \HD[4][11][2]~q\ : std_logic;
SIGNAL \HD[4][10][2]~q\ : std_logic;
SIGNAL \Mux253~9_combout\ : std_logic;
SIGNAL \Mux253~13_combout\ : std_logic;
SIGNAL \HD[5][12][2]~q\ : std_logic;
SIGNAL \HD[5][13][2]~q\ : std_logic;
SIGNAL \HD[5][2][2]~q\ : std_logic;
SIGNAL \HD[5][3][2]~q\ : std_logic;
SIGNAL \HD[5][0][2]~q\ : std_logic;
SIGNAL \HD[5][1][2]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][2]~q\ : std_logic;
SIGNAL \Mux253~4_combout\ : std_logic;
SIGNAL \Mux253~5_combout\ : std_logic;
SIGNAL \HD[5][8][2]~q\ : std_logic;
SIGNAL \HD[5][10][2]~q\ : std_logic;
SIGNAL \Mux253~2_combout\ : std_logic;
SIGNAL \HD[5][11][2]~q\ : std_logic;
SIGNAL \HD[5][9][2]~q\ : std_logic;
SIGNAL \Mux253~3_combout\ : std_logic;
SIGNAL \Mux253~6_combout\ : std_logic;
SIGNAL \Mux253~7_combout\ : std_logic;
SIGNAL \Mux253~14_combout\ : std_logic;
SIGNAL \Mux253~17_combout\ : std_logic;
SIGNAL \Mux253~45_combout\ : std_logic;
SIGNAL \Mux253~64_combout\ : std_logic;
SIGNAL \data_write[3]~input_o\ : std_logic;
SIGNAL \HD[6][4][3]~q\ : std_logic;
SIGNAL \HD[6][5][3]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][3]~q\ : std_logic;
SIGNAL \Mux252~43_combout\ : std_logic;
SIGNAL \HD[6][7][3]~q\ : std_logic;
SIGNAL \HD[6][6][3]~q\ : std_logic;
SIGNAL \Mux252~44_combout\ : std_logic;
SIGNAL \HD[6][0][3]~q\ : std_logic;
SIGNAL \HD[6][1][3]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][3]~q\ : std_logic;
SIGNAL \Mux252~2_combout\ : std_logic;
SIGNAL \HD[6][3][3]~q\ : std_logic;
SIGNAL \HD[6][2][3]~q\ : std_logic;
SIGNAL \Mux252~3_combout\ : std_logic;
SIGNAL \HD[6][9][3]~q\ : std_logic;
SIGNAL \HD[6][11][3]~q\ : std_logic;
SIGNAL \HD[6][8][3]~q\ : std_logic;
SIGNAL \HD[6][10][3]~feeder_combout\ : std_logic;
SIGNAL \HD[6][10][3]~q\ : std_logic;
SIGNAL \Mux252~0_combout\ : std_logic;
SIGNAL \Mux252~1_combout\ : std_logic;
SIGNAL \Mux252~4_combout\ : std_logic;
SIGNAL \HD[6][13][3]~q\ : std_logic;
SIGNAL \HD[6][12][3]~q\ : std_logic;
SIGNAL \Mux252~5_combout\ : std_logic;
SIGNAL \HD[0][12][3]~q\ : std_logic;
SIGNAL \HD[0][13][3]~q\ : std_logic;
SIGNAL \HD~10_combout\ : std_logic;
SIGNAL \HD[0][2][3]~q\ : std_logic;
SIGNAL \HD[0][3][3]~q\ : std_logic;
SIGNAL \HD~12_combout\ : std_logic;
SIGNAL \HD[0][0][3]~q\ : std_logic;
SIGNAL \HD~11_combout\ : std_logic;
SIGNAL \HD[0][1][3]~q\ : std_logic;
SIGNAL \Mux252~34_combout\ : std_logic;
SIGNAL \Mux252~35_combout\ : std_logic;
SIGNAL \HD[0][9][3]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][3]~q\ : std_logic;
SIGNAL \HD[0][11][3]~q\ : std_logic;
SIGNAL \HD[0][8][3]~q\ : std_logic;
SIGNAL \HD[0][10][3]~q\ : std_logic;
SIGNAL \Mux252~32_combout\ : std_logic;
SIGNAL \Mux252~33_combout\ : std_logic;
SIGNAL \Mux252~36_combout\ : std_logic;
SIGNAL \Mux252~37_combout\ : std_logic;
SIGNAL \HD[1][8][3]~q\ : std_logic;
SIGNAL \HD[1][9][3]~q\ : std_logic;
SIGNAL \Mux252~26_combout\ : std_logic;
SIGNAL \HD[1][11][3]~q\ : std_logic;
SIGNAL \HD[1][10][3]~q\ : std_logic;
SIGNAL \Mux252~27_combout\ : std_logic;
SIGNAL \HD[1][13][3]~q\ : std_logic;
SIGNAL \HD[1][1][3]~q\ : std_logic;
SIGNAL \HD[1][3][3]~q\ : std_logic;
SIGNAL \HD[1][0][3]~q\ : std_logic;
SIGNAL \HD[1][2][3]~q\ : std_logic;
SIGNAL \Mux252~28_combout\ : std_logic;
SIGNAL \Mux252~29_combout\ : std_logic;
SIGNAL \HD[1][12][3]~q\ : std_logic;
SIGNAL \Mux252~30_combout\ : std_logic;
SIGNAL \Mux252~31_combout\ : std_logic;
SIGNAL \Mux252~38_combout\ : std_logic;
SIGNAL \HD[1][5][3]~q\ : std_logic;
SIGNAL \HD[1][6][3]~q\ : std_logic;
SIGNAL \HD[1][4][3]~q\ : std_logic;
SIGNAL \Mux252~39_combout\ : std_logic;
SIGNAL \HD[1][7][3]~q\ : std_logic;
SIGNAL \Mux252~40_combout\ : std_logic;
SIGNAL \HD[0][6][3]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][3]~q\ : std_logic;
SIGNAL \HD[0][7][3]~q\ : std_logic;
SIGNAL \HD[0][4][3]~q\ : std_logic;
SIGNAL \HD[0][5][3]~q\ : std_logic;
SIGNAL \Mux252~24_combout\ : std_logic;
SIGNAL \Mux252~25_combout\ : std_logic;
SIGNAL \Mux252~41_combout\ : std_logic;
SIGNAL \HD[5][8][3]~q\ : std_logic;
SIGNAL \HD[5][9][3]~q\ : std_logic;
SIGNAL \Mux252~6_combout\ : std_logic;
SIGNAL \HD[5][11][3]~q\ : std_logic;
SIGNAL \HD[5][10][3]~q\ : std_logic;
SIGNAL \Mux252~7_combout\ : std_logic;
SIGNAL \HD[5][13][3]~q\ : std_logic;
SIGNAL \HD[5][12][3]~q\ : std_logic;
SIGNAL \HD[5][1][3]~q\ : std_logic;
SIGNAL \HD[5][3][3]~q\ : std_logic;
SIGNAL \HD[5][0][3]~q\ : std_logic;
SIGNAL \HD[5][2][3]~q\ : std_logic;
SIGNAL \Mux252~8_combout\ : std_logic;
SIGNAL \Mux252~9_combout\ : std_logic;
SIGNAL \Mux252~10_combout\ : std_logic;
SIGNAL \Mux252~11_combout\ : std_logic;
SIGNAL \HD[4][6][3]~q\ : std_logic;
SIGNAL \HD[4][7][3]~q\ : std_logic;
SIGNAL \HD[4][4][3]~q\ : std_logic;
SIGNAL \HD[4][5][3]~feeder_combout\ : std_logic;
SIGNAL \HD[4][5][3]~q\ : std_logic;
SIGNAL \Mux252~12_combout\ : std_logic;
SIGNAL \Mux252~13_combout\ : std_logic;
SIGNAL \HD[4][12][3]~q\ : std_logic;
SIGNAL \HD[4][13][3]~q\ : std_logic;
SIGNAL \HD[4][9][3]~q\ : std_logic;
SIGNAL \HD[4][11][3]~q\ : std_logic;
SIGNAL \HD[4][10][3]~q\ : std_logic;
SIGNAL \HD[4][8][3]~q\ : std_logic;
SIGNAL \Mux252~14_combout\ : std_logic;
SIGNAL \Mux252~15_combout\ : std_logic;
SIGNAL \HD[4][2][3]~q\ : std_logic;
SIGNAL \HD[4][3][3]~q\ : std_logic;
SIGNAL \HD[4][0][3]~q\ : std_logic;
SIGNAL \HD[4][1][3]~q\ : std_logic;
SIGNAL \Mux252~16_combout\ : std_logic;
SIGNAL \Mux252~17_combout\ : std_logic;
SIGNAL \Mux252~18_combout\ : std_logic;
SIGNAL \Mux252~19_combout\ : std_logic;
SIGNAL \Mux252~20_combout\ : std_logic;
SIGNAL \HD[5][4][3]~q\ : std_logic;
SIGNAL \HD[5][6][3]~q\ : std_logic;
SIGNAL \Mux252~21_combout\ : std_logic;
SIGNAL \HD[5][7][3]~q\ : std_logic;
SIGNAL \HD[5][5][3]~q\ : std_logic;
SIGNAL \Mux252~22_combout\ : std_logic;
SIGNAL \Mux252~23_combout\ : std_logic;
SIGNAL \Mux252~42_combout\ : std_logic;
SIGNAL \Mux252~45_combout\ : std_logic;
SIGNAL \HD[3][6][3]~q\ : std_logic;
SIGNAL \HD[3][7][3]~q\ : std_logic;
SIGNAL \HD[3][4][3]~q\ : std_logic;
SIGNAL \HD[3][5][3]~q\ : std_logic;
SIGNAL \Mux252~61_combout\ : std_logic;
SIGNAL \Mux252~62_combout\ : std_logic;
SIGNAL \HD[2][4][3]~q\ : std_logic;
SIGNAL \HD[2][6][3]~q\ : std_logic;
SIGNAL \Mux252~46_combout\ : std_logic;
SIGNAL \HD[2][7][3]~q\ : std_logic;
SIGNAL \HD[2][5][3]~q\ : std_logic;
SIGNAL \Mux252~47_combout\ : std_logic;
SIGNAL \HD[3][1][3]~q\ : std_logic;
SIGNAL \HD[3][0][3]~q\ : std_logic;
SIGNAL \Mux252~50_combout\ : std_logic;
SIGNAL \HD[3][3][3]~q\ : std_logic;
SIGNAL \HD[3][2][3]~q\ : std_logic;
SIGNAL \Mux252~51_combout\ : std_logic;
SIGNAL \HD[3][9][3]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][3]~q\ : std_logic;
SIGNAL \HD[3][11][3]~q\ : std_logic;
SIGNAL \HD[3][8][3]~q\ : std_logic;
SIGNAL \HD[3][10][3]~q\ : std_logic;
SIGNAL \Mux252~48_combout\ : std_logic;
SIGNAL \Mux252~49_combout\ : std_logic;
SIGNAL \Mux252~52_combout\ : std_logic;
SIGNAL \HD[3][13][3]~q\ : std_logic;
SIGNAL \HD[3][12][3]~q\ : std_logic;
SIGNAL \Mux252~53_combout\ : std_logic;
SIGNAL \HD[2][12][3]~q\ : std_logic;
SIGNAL \HD[2][1][3]~q\ : std_logic;
SIGNAL \HD[2][3][3]~q\ : std_logic;
SIGNAL \HD[2][0][3]~q\ : std_logic;
SIGNAL \HD[2][2][3]~q\ : std_logic;
SIGNAL \Mux252~56_combout\ : std_logic;
SIGNAL \Mux252~57_combout\ : std_logic;
SIGNAL \Mux252~58_combout\ : std_logic;
SIGNAL \HD[2][13][3]~q\ : std_logic;
SIGNAL \HD[2][9][3]~feeder_combout\ : std_logic;
SIGNAL \HD[2][9][3]~q\ : std_logic;
SIGNAL \HD[2][8][3]~q\ : std_logic;
SIGNAL \Mux252~54_combout\ : std_logic;
SIGNAL \HD[2][11][3]~q\ : std_logic;
SIGNAL \HD[2][10][3]~q\ : std_logic;
SIGNAL \Mux252~55_combout\ : std_logic;
SIGNAL \Mux252~59_combout\ : std_logic;
SIGNAL \Mux252~60_combout\ : std_logic;
SIGNAL \Mux252~63_combout\ : std_logic;
SIGNAL \Mux252~64_combout\ : std_logic;
SIGNAL \data_write[4]~input_o\ : std_logic;
SIGNAL \HD[6][1][4]~q\ : std_logic;
SIGNAL \HD[6][3][4]~q\ : std_logic;
SIGNAL \HD[6][0][4]~q\ : std_logic;
SIGNAL \HD[6][2][4]~q\ : std_logic;
SIGNAL \Mux251~20_combout\ : std_logic;
SIGNAL \Mux251~21_combout\ : std_logic;
SIGNAL \HD[6][12][4]~q\ : std_logic;
SIGNAL \Mux251~22_combout\ : std_logic;
SIGNAL \HD[6][13][4]~q\ : std_logic;
SIGNAL \HD[6][9][4]~q\ : std_logic;
SIGNAL \HD[6][8][4]~q\ : std_logic;
SIGNAL \Mux251~18_combout\ : std_logic;
SIGNAL \HD[6][11][4]~q\ : std_logic;
SIGNAL \HD[6][10][4]~q\ : std_logic;
SIGNAL \Mux251~19_combout\ : std_logic;
SIGNAL \Mux251~23_combout\ : std_logic;
SIGNAL \HD[0][12][4]~q\ : std_logic;
SIGNAL \HD~15_combout\ : std_logic;
SIGNAL \HD[0][0][4]~q\ : std_logic;
SIGNAL \HD~14_combout\ : std_logic;
SIGNAL \HD[0][2][4]~q\ : std_logic;
SIGNAL \Mux251~34_combout\ : std_logic;
SIGNAL \HD[0][3][4]~q\ : std_logic;
SIGNAL \HD~13_combout\ : std_logic;
SIGNAL \HD[0][1][4]~q\ : std_logic;
SIGNAL \Mux251~35_combout\ : std_logic;
SIGNAL \Mux251~36_combout\ : std_logic;
SIGNAL \HD[0][13][4]~q\ : std_logic;
SIGNAL \HD[0][10][4]~q\ : std_logic;
SIGNAL \HD[0][11][4]~q\ : std_logic;
SIGNAL \HD[0][9][4]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][4]~q\ : std_logic;
SIGNAL \HD[0][8][4]~q\ : std_logic;
SIGNAL \Mux251~32_combout\ : std_logic;
SIGNAL \Mux251~33_combout\ : std_logic;
SIGNAL \Mux251~37_combout\ : std_logic;
SIGNAL \HD[0][5][4]~q\ : std_logic;
SIGNAL \HD[0][7][4]~q\ : std_logic;
SIGNAL \HD[0][4][4]~q\ : std_logic;
SIGNAL \HD[0][6][4]~q\ : std_logic;
SIGNAL \Mux251~30_combout\ : std_logic;
SIGNAL \Mux251~31_combout\ : std_logic;
SIGNAL \Mux251~38_combout\ : std_logic;
SIGNAL \HD[1][12][4]~q\ : std_logic;
SIGNAL \HD[1][13][4]~q\ : std_logic;
SIGNAL \HD[1][2][4]~q\ : std_logic;
SIGNAL \HD[1][3][4]~q\ : std_logic;
SIGNAL \HD[1][0][4]~q\ : std_logic;
SIGNAL \HD[1][1][4]~q\ : std_logic;
SIGNAL \Mux251~26_combout\ : std_logic;
SIGNAL \Mux251~27_combout\ : std_logic;
SIGNAL \HD[1][9][4]~q\ : std_logic;
SIGNAL \HD[1][11][4]~q\ : std_logic;
SIGNAL \HD[1][10][4]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][4]~q\ : std_logic;
SIGNAL \HD[1][8][4]~q\ : std_logic;
SIGNAL \Mux251~24_combout\ : std_logic;
SIGNAL \Mux251~25_combout\ : std_logic;
SIGNAL \Mux251~28_combout\ : std_logic;
SIGNAL \Mux251~29_combout\ : std_logic;
SIGNAL \HD[1][4][4]~q\ : std_logic;
SIGNAL \HD[1][5][4]~feeder_combout\ : std_logic;
SIGNAL \HD[1][5][4]~q\ : std_logic;
SIGNAL \Mux251~39_combout\ : std_logic;
SIGNAL \HD[1][7][4]~q\ : std_logic;
SIGNAL \HD[1][6][4]~q\ : std_logic;
SIGNAL \Mux251~40_combout\ : std_logic;
SIGNAL \Mux251~41_combout\ : std_logic;
SIGNAL \Mux251~42_combout\ : std_logic;
SIGNAL \HD[5][4][4]~q\ : std_logic;
SIGNAL \HD[5][5][4]~q\ : std_logic;
SIGNAL \Mux251~15_combout\ : std_logic;
SIGNAL \HD[5][7][4]~q\ : std_logic;
SIGNAL \HD[5][6][4]~feeder_combout\ : std_logic;
SIGNAL \HD[5][6][4]~q\ : std_logic;
SIGNAL \Mux251~16_combout\ : std_logic;
SIGNAL \HD[4][5][4]~feeder_combout\ : std_logic;
SIGNAL \HD[4][5][4]~q\ : std_logic;
SIGNAL \HD[4][7][4]~q\ : std_logic;
SIGNAL \HD[4][4][4]~q\ : std_logic;
SIGNAL \HD[4][6][4]~q\ : std_logic;
SIGNAL \Mux251~0_combout\ : std_logic;
SIGNAL \Mux251~1_combout\ : std_logic;
SIGNAL \HD[5][12][4]~q\ : std_logic;
SIGNAL \HD[5][13][4]~q\ : std_logic;
SIGNAL \HD[5][9][4]~q\ : std_logic;
SIGNAL \HD[5][11][4]~q\ : std_logic;
SIGNAL \HD[5][8][4]~q\ : std_logic;
SIGNAL \HD[5][10][4]~feeder_combout\ : std_logic;
SIGNAL \HD[5][10][4]~q\ : std_logic;
SIGNAL \Mux251~2_combout\ : std_logic;
SIGNAL \Mux251~3_combout\ : std_logic;
SIGNAL \HD[5][0][4]~q\ : std_logic;
SIGNAL \HD[5][1][4]~q\ : std_logic;
SIGNAL \Mux251~4_combout\ : std_logic;
SIGNAL \HD[5][3][4]~q\ : std_logic;
SIGNAL \HD[5][2][4]~feeder_combout\ : std_logic;
SIGNAL \HD[5][2][4]~q\ : std_logic;
SIGNAL \Mux251~5_combout\ : std_logic;
SIGNAL \Mux251~6_combout\ : std_logic;
SIGNAL \Mux251~7_combout\ : std_logic;
SIGNAL \HD[4][10][4]~q\ : std_logic;
SIGNAL \HD[4][11][4]~q\ : std_logic;
SIGNAL \HD[4][8][4]~q\ : std_logic;
SIGNAL \HD[4][9][4]~q\ : std_logic;
SIGNAL \Mux251~8_combout\ : std_logic;
SIGNAL \Mux251~9_combout\ : std_logic;
SIGNAL \HD[4][12][4]~q\ : std_logic;
SIGNAL \HD[4][1][4]~q\ : std_logic;
SIGNAL \HD[4][3][4]~q\ : std_logic;
SIGNAL \HD[4][2][4]~q\ : std_logic;
SIGNAL \HD[4][0][4]~q\ : std_logic;
SIGNAL \Mux251~10_combout\ : std_logic;
SIGNAL \Mux251~11_combout\ : std_logic;
SIGNAL \Mux251~12_combout\ : std_logic;
SIGNAL \HD[4][13][4]~q\ : std_logic;
SIGNAL \Mux251~13_combout\ : std_logic;
SIGNAL \Mux251~14_combout\ : std_logic;
SIGNAL \Mux251~17_combout\ : std_logic;
SIGNAL \HD[6][5][4]~q\ : std_logic;
SIGNAL \HD[6][7][4]~q\ : std_logic;
SIGNAL \HD[6][4][4]~q\ : std_logic;
SIGNAL \HD[6][6][4]~q\ : std_logic;
SIGNAL \Mux251~43_combout\ : std_logic;
SIGNAL \Mux251~44_combout\ : std_logic;
SIGNAL \Mux251~45_combout\ : std_logic;
SIGNAL \HD[3][5][4]~q\ : std_logic;
SIGNAL \HD[3][7][4]~q\ : std_logic;
SIGNAL \HD[3][4][4]~q\ : std_logic;
SIGNAL \HD[3][6][4]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][4]~q\ : std_logic;
SIGNAL \Mux251~61_combout\ : std_logic;
SIGNAL \Mux251~62_combout\ : std_logic;
SIGNAL \HD[3][1][4]~q\ : std_logic;
SIGNAL \HD[3][3][4]~q\ : std_logic;
SIGNAL \HD[3][0][4]~q\ : std_logic;
SIGNAL \HD[3][2][4]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][4]~q\ : std_logic;
SIGNAL \Mux251~48_combout\ : std_logic;
SIGNAL \Mux251~49_combout\ : std_logic;
SIGNAL \HD[3][12][4]~q\ : std_logic;
SIGNAL \Mux251~50_combout\ : std_logic;
SIGNAL \HD[3][13][4]~q\ : std_logic;
SIGNAL \HD[3][8][4]~q\ : std_logic;
SIGNAL \HD[3][9][4]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][4]~q\ : std_logic;
SIGNAL \Mux251~46_combout\ : std_logic;
SIGNAL \HD[3][10][4]~q\ : std_logic;
SIGNAL \HD[3][11][4]~q\ : std_logic;
SIGNAL \Mux251~47_combout\ : std_logic;
SIGNAL \Mux251~51_combout\ : std_logic;
SIGNAL \HD[2][6][4]~q\ : std_logic;
SIGNAL \HD[2][7][4]~q\ : std_logic;
SIGNAL \HD[2][4][4]~q\ : std_logic;
SIGNAL \HD[2][5][4]~q\ : std_logic;
SIGNAL \Mux251~52_combout\ : std_logic;
SIGNAL \Mux251~53_combout\ : std_logic;
SIGNAL \HD[2][9][4]~q\ : std_logic;
SIGNAL \HD[2][11][4]~q\ : std_logic;
SIGNAL \HD[2][10][4]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][4]~q\ : std_logic;
SIGNAL \HD[2][8][4]~q\ : std_logic;
SIGNAL \Mux251~54_combout\ : std_logic;
SIGNAL \Mux251~55_combout\ : std_logic;
SIGNAL \HD[2][0][4]~q\ : std_logic;
SIGNAL \HD[2][1][4]~q\ : std_logic;
SIGNAL \Mux251~56_combout\ : std_logic;
SIGNAL \HD[2][3][4]~q\ : std_logic;
SIGNAL \HD[2][2][4]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][4]~q\ : std_logic;
SIGNAL \Mux251~57_combout\ : std_logic;
SIGNAL \Mux251~58_combout\ : std_logic;
SIGNAL \HD[2][13][4]~q\ : std_logic;
SIGNAL \HD[2][12][4]~q\ : std_logic;
SIGNAL \Mux251~59_combout\ : std_logic;
SIGNAL \Mux251~60_combout\ : std_logic;
SIGNAL \Mux251~63_combout\ : std_logic;
SIGNAL \Mux251~64_combout\ : std_logic;
SIGNAL \data_write[5]~input_o\ : std_logic;
SIGNAL \HD[2][4][5]~q\ : std_logic;
SIGNAL \HD[2][6][5]~feeder_combout\ : std_logic;
SIGNAL \HD[2][6][5]~q\ : std_logic;
SIGNAL \Mux250~46_combout\ : std_logic;
SIGNAL \HD[2][5][5]~q\ : std_logic;
SIGNAL \HD[2][7][5]~q\ : std_logic;
SIGNAL \Mux250~47_combout\ : std_logic;
SIGNAL \HD[3][4][5]~q\ : std_logic;
SIGNAL \HD[3][5][5]~q\ : std_logic;
SIGNAL \Mux250~61_combout\ : std_logic;
SIGNAL \HD[3][7][5]~q\ : std_logic;
SIGNAL \HD[3][6][5]~q\ : std_logic;
SIGNAL \Mux250~62_combout\ : std_logic;
SIGNAL \HD[3][1][5]~q\ : std_logic;
SIGNAL \HD[3][0][5]~q\ : std_logic;
SIGNAL \Mux250~50_combout\ : std_logic;
SIGNAL \HD[3][3][5]~q\ : std_logic;
SIGNAL \HD[3][2][5]~q\ : std_logic;
SIGNAL \Mux250~51_combout\ : std_logic;
SIGNAL \HD[3][8][5]~q\ : std_logic;
SIGNAL \HD[3][10][5]~q\ : std_logic;
SIGNAL \Mux250~48_combout\ : std_logic;
SIGNAL \HD[3][11][5]~q\ : std_logic;
SIGNAL \HD[3][9][5]~q\ : std_logic;
SIGNAL \Mux250~49_combout\ : std_logic;
SIGNAL \Mux250~52_combout\ : std_logic;
SIGNAL \HD[3][13][5]~q\ : std_logic;
SIGNAL \HD[3][12][5]~q\ : std_logic;
SIGNAL \Mux250~53_combout\ : std_logic;
SIGNAL \HD[2][12][5]~q\ : std_logic;
SIGNAL \HD[2][0][5]~q\ : std_logic;
SIGNAL \HD[2][2][5]~q\ : std_logic;
SIGNAL \Mux250~56_combout\ : std_logic;
SIGNAL \HD[2][1][5]~q\ : std_logic;
SIGNAL \HD[2][3][5]~q\ : std_logic;
SIGNAL \Mux250~57_combout\ : std_logic;
SIGNAL \Mux250~58_combout\ : std_logic;
SIGNAL \HD[2][13][5]~q\ : std_logic;
SIGNAL \HD[2][10][5]~q\ : std_logic;
SIGNAL \HD[2][11][5]~q\ : std_logic;
SIGNAL \HD[2][9][5]~q\ : std_logic;
SIGNAL \HD[2][8][5]~q\ : std_logic;
SIGNAL \Mux250~54_combout\ : std_logic;
SIGNAL \Mux250~55_combout\ : std_logic;
SIGNAL \Mux250~59_combout\ : std_logic;
SIGNAL \Mux250~60_combout\ : std_logic;
SIGNAL \Mux250~63_combout\ : std_logic;
SIGNAL \HD[1][5][5]~q\ : std_logic;
SIGNAL \HD[1][7][5]~q\ : std_logic;
SIGNAL \HD[1][4][5]~q\ : std_logic;
SIGNAL \HD[1][6][5]~q\ : std_logic;
SIGNAL \Mux250~39_combout\ : std_logic;
SIGNAL \Mux250~40_combout\ : std_logic;
SIGNAL \HD[0][12][5]~q\ : std_logic;
SIGNAL \HD[0][13][5]~q\ : std_logic;
SIGNAL \HD~18_combout\ : std_logic;
SIGNAL \HD[0][0][5]~q\ : std_logic;
SIGNAL \HD~17_combout\ : std_logic;
SIGNAL \HD[0][1][5]~q\ : std_logic;
SIGNAL \Mux250~34_combout\ : std_logic;
SIGNAL \HD[0][3][5]~q\ : std_logic;
SIGNAL \HD~16_combout\ : std_logic;
SIGNAL \HD[0][2][5]~q\ : std_logic;
SIGNAL \Mux250~35_combout\ : std_logic;
SIGNAL \HD[0][9][5]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][5]~q\ : std_logic;
SIGNAL \HD[0][11][5]~q\ : std_logic;
SIGNAL \HD[0][8][5]~q\ : std_logic;
SIGNAL \HD[0][10][5]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][5]~q\ : std_logic;
SIGNAL \Mux250~32_combout\ : std_logic;
SIGNAL \Mux250~33_combout\ : std_logic;
SIGNAL \Mux250~36_combout\ : std_logic;
SIGNAL \Mux250~37_combout\ : std_logic;
SIGNAL \HD[1][10][5]~q\ : std_logic;
SIGNAL \HD[1][8][5]~q\ : std_logic;
SIGNAL \HD[1][9][5]~q\ : std_logic;
SIGNAL \Mux250~26_combout\ : std_logic;
SIGNAL \HD[1][11][5]~q\ : std_logic;
SIGNAL \Mux250~27_combout\ : std_logic;
SIGNAL \HD[1][12][5]~q\ : std_logic;
SIGNAL \HD[1][1][5]~q\ : std_logic;
SIGNAL \HD[1][3][5]~q\ : std_logic;
SIGNAL \HD[1][0][5]~q\ : std_logic;
SIGNAL \HD[1][2][5]~q\ : std_logic;
SIGNAL \Mux250~28_combout\ : std_logic;
SIGNAL \Mux250~29_combout\ : std_logic;
SIGNAL \Mux250~30_combout\ : std_logic;
SIGNAL \HD[1][13][5]~q\ : std_logic;
SIGNAL \Mux250~31_combout\ : std_logic;
SIGNAL \Mux250~38_combout\ : std_logic;
SIGNAL \HD[0][6][5]~q\ : std_logic;
SIGNAL \HD[0][7][5]~q\ : std_logic;
SIGNAL \HD[0][4][5]~q\ : std_logic;
SIGNAL \HD[0][5][5]~q\ : std_logic;
SIGNAL \Mux250~24_combout\ : std_logic;
SIGNAL \Mux250~25_combout\ : std_logic;
SIGNAL \Mux250~41_combout\ : std_logic;
SIGNAL \HD[5][6][5]~q\ : std_logic;
SIGNAL \HD[5][4][5]~q\ : std_logic;
SIGNAL \Mux250~21_combout\ : std_logic;
SIGNAL \HD[5][7][5]~q\ : std_logic;
SIGNAL \HD[5][5][5]~q\ : std_logic;
SIGNAL \Mux250~22_combout\ : std_logic;
SIGNAL \HD[4][9][5]~q\ : std_logic;
SIGNAL \HD[4][11][5]~q\ : std_logic;
SIGNAL \HD[4][8][5]~q\ : std_logic;
SIGNAL \HD[4][10][5]~q\ : std_logic;
SIGNAL \Mux250~14_combout\ : std_logic;
SIGNAL \Mux250~15_combout\ : std_logic;
SIGNAL \HD[4][2][5]~q\ : std_logic;
SIGNAL \HD[4][3][5]~q\ : std_logic;
SIGNAL \HD[4][1][5]~q\ : std_logic;
SIGNAL \HD[4][0][5]~q\ : std_logic;
SIGNAL \Mux250~16_combout\ : std_logic;
SIGNAL \Mux250~17_combout\ : std_logic;
SIGNAL \Mux250~18_combout\ : std_logic;
SIGNAL \HD[4][13][5]~q\ : std_logic;
SIGNAL \HD[4][12][5]~q\ : std_logic;
SIGNAL \Mux250~19_combout\ : std_logic;
SIGNAL \HD[4][4][5]~q\ : std_logic;
SIGNAL \HD[4][5][5]~q\ : std_logic;
SIGNAL \Mux250~12_combout\ : std_logic;
SIGNAL \HD[4][7][5]~q\ : std_logic;
SIGNAL \HD[4][6][5]~q\ : std_logic;
SIGNAL \Mux250~13_combout\ : std_logic;
SIGNAL \Mux250~20_combout\ : std_logic;
SIGNAL \HD[5][9][5]~q\ : std_logic;
SIGNAL \HD[5][8][5]~q\ : std_logic;
SIGNAL \Mux250~6_combout\ : std_logic;
SIGNAL \HD[5][11][5]~q\ : std_logic;
SIGNAL \HD[5][10][5]~q\ : std_logic;
SIGNAL \Mux250~7_combout\ : std_logic;
SIGNAL \HD[5][13][5]~q\ : std_logic;
SIGNAL \HD[5][12][5]~q\ : std_logic;
SIGNAL \HD[5][1][5]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][5]~q\ : std_logic;
SIGNAL \HD[5][0][5]~q\ : std_logic;
SIGNAL \HD[5][2][5]~feeder_combout\ : std_logic;
SIGNAL \HD[5][2][5]~q\ : std_logic;
SIGNAL \Mux250~8_combout\ : std_logic;
SIGNAL \HD[5][3][5]~q\ : std_logic;
SIGNAL \Mux250~9_combout\ : std_logic;
SIGNAL \Mux250~10_combout\ : std_logic;
SIGNAL \Mux250~11_combout\ : std_logic;
SIGNAL \Mux250~23_combout\ : std_logic;
SIGNAL \Mux250~42_combout\ : std_logic;
SIGNAL \HD[6][4][5]~q\ : std_logic;
SIGNAL \HD[6][5][5]~q\ : std_logic;
SIGNAL \Mux250~43_combout\ : std_logic;
SIGNAL \HD[6][7][5]~q\ : std_logic;
SIGNAL \HD[6][6][5]~q\ : std_logic;
SIGNAL \Mux250~44_combout\ : std_logic;
SIGNAL \HD[6][12][5]~q\ : std_logic;
SIGNAL \HD[6][13][5]~q\ : std_logic;
SIGNAL \HD[6][2][5]~q\ : std_logic;
SIGNAL \HD[6][0][5]~q\ : std_logic;
SIGNAL \HD[6][1][5]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][5]~q\ : std_logic;
SIGNAL \Mux250~2_combout\ : std_logic;
SIGNAL \HD[6][3][5]~q\ : std_logic;
SIGNAL \Mux250~3_combout\ : std_logic;
SIGNAL \HD[6][8][5]~q\ : std_logic;
SIGNAL \HD[6][10][5]~q\ : std_logic;
SIGNAL \Mux250~0_combout\ : std_logic;
SIGNAL \HD[6][11][5]~q\ : std_logic;
SIGNAL \HD[6][9][5]~q\ : std_logic;
SIGNAL \Mux250~1_combout\ : std_logic;
SIGNAL \Mux250~4_combout\ : std_logic;
SIGNAL \Mux250~5_combout\ : std_logic;
SIGNAL \Mux250~45_combout\ : std_logic;
SIGNAL \Mux250~64_combout\ : std_logic;
SIGNAL \data_write[6]~input_o\ : std_logic;
SIGNAL \HD[6][5][6]~q\ : std_logic;
SIGNAL \HD[6][4][6]~q\ : std_logic;
SIGNAL \HD[6][6][6]~q\ : std_logic;
SIGNAL \Mux249~43_combout\ : std_logic;
SIGNAL \HD[6][7][6]~q\ : std_logic;
SIGNAL \Mux249~44_combout\ : std_logic;
SIGNAL \HD[5][5][6]~q\ : std_logic;
SIGNAL \HD[5][4][6]~q\ : std_logic;
SIGNAL \Mux249~15_combout\ : std_logic;
SIGNAL \HD[5][7][6]~q\ : std_logic;
SIGNAL \HD[5][6][6]~q\ : std_logic;
SIGNAL \Mux249~16_combout\ : std_logic;
SIGNAL \HD[5][12][6]~q\ : std_logic;
SIGNAL \HD[5][13][6]~q\ : std_logic;
SIGNAL \HD[5][8][6]~q\ : std_logic;
SIGNAL \HD[5][10][6]~feeder_combout\ : std_logic;
SIGNAL \HD[5][10][6]~q\ : std_logic;
SIGNAL \Mux249~2_combout\ : std_logic;
SIGNAL \HD[5][11][6]~q\ : std_logic;
SIGNAL \HD[5][9][6]~q\ : std_logic;
SIGNAL \Mux249~3_combout\ : std_logic;
SIGNAL \HD[5][2][6]~q\ : std_logic;
SIGNAL \HD[5][3][6]~q\ : std_logic;
SIGNAL \HD[5][0][6]~q\ : std_logic;
SIGNAL \HD[5][1][6]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][6]~q\ : std_logic;
SIGNAL \Mux249~4_combout\ : std_logic;
SIGNAL \Mux249~5_combout\ : std_logic;
SIGNAL \Mux249~6_combout\ : std_logic;
SIGNAL \Mux249~7_combout\ : std_logic;
SIGNAL \HD[4][8][6]~q\ : std_logic;
SIGNAL \HD[4][9][6]~q\ : std_logic;
SIGNAL \Mux249~8_combout\ : std_logic;
SIGNAL \HD[4][11][6]~q\ : std_logic;
SIGNAL \HD[4][10][6]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][6]~q\ : std_logic;
SIGNAL \Mux249~9_combout\ : std_logic;
SIGNAL \HD[4][13][6]~q\ : std_logic;
SIGNAL \HD[4][12][6]~q\ : std_logic;
SIGNAL \HD[4][2][6]~q\ : std_logic;
SIGNAL \HD[4][0][6]~q\ : std_logic;
SIGNAL \Mux249~10_combout\ : std_logic;
SIGNAL \HD[4][3][6]~q\ : std_logic;
SIGNAL \HD[4][1][6]~feeder_combout\ : std_logic;
SIGNAL \HD[4][1][6]~q\ : std_logic;
SIGNAL \Mux249~11_combout\ : std_logic;
SIGNAL \Mux249~12_combout\ : std_logic;
SIGNAL \Mux249~13_combout\ : std_logic;
SIGNAL \Mux249~14_combout\ : std_logic;
SIGNAL \HD[4][5][6]~q\ : std_logic;
SIGNAL \HD[4][7][6]~q\ : std_logic;
SIGNAL \HD[4][6][6]~q\ : std_logic;
SIGNAL \HD[4][4][6]~q\ : std_logic;
SIGNAL \Mux249~0_combout\ : std_logic;
SIGNAL \Mux249~1_combout\ : std_logic;
SIGNAL \Mux249~17_combout\ : std_logic;
SIGNAL \HD[6][8][6]~q\ : std_logic;
SIGNAL \HD[6][9][6]~q\ : std_logic;
SIGNAL \Mux249~18_combout\ : std_logic;
SIGNAL \HD[6][11][6]~q\ : std_logic;
SIGNAL \HD[6][10][6]~feeder_combout\ : std_logic;
SIGNAL \HD[6][10][6]~q\ : std_logic;
SIGNAL \Mux249~19_combout\ : std_logic;
SIGNAL \HD[6][13][6]~q\ : std_logic;
SIGNAL \HD[6][12][6]~q\ : std_logic;
SIGNAL \HD[6][0][6]~q\ : std_logic;
SIGNAL \HD[6][2][6]~q\ : std_logic;
SIGNAL \Mux249~20_combout\ : std_logic;
SIGNAL \HD[6][1][6]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][6]~q\ : std_logic;
SIGNAL \HD[6][3][6]~q\ : std_logic;
SIGNAL \Mux249~21_combout\ : std_logic;
SIGNAL \Mux249~22_combout\ : std_logic;
SIGNAL \Mux249~23_combout\ : std_logic;
SIGNAL \HD[0][12][6]~q\ : std_logic;
SIGNAL \HD~21_combout\ : std_logic;
SIGNAL \HD[0][0][6]~q\ : std_logic;
SIGNAL \HD~20_combout\ : std_logic;
SIGNAL \HD[0][2][6]~q\ : std_logic;
SIGNAL \Mux249~34_combout\ : std_logic;
SIGNAL \HD[0][3][6]~q\ : std_logic;
SIGNAL \HD~19_combout\ : std_logic;
SIGNAL \HD[0][1][6]~q\ : std_logic;
SIGNAL \Mux249~35_combout\ : std_logic;
SIGNAL \Mux249~36_combout\ : std_logic;
SIGNAL \HD[0][13][6]~q\ : std_logic;
SIGNAL \HD[0][10][6]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][6]~q\ : std_logic;
SIGNAL \HD[0][8][6]~q\ : std_logic;
SIGNAL \HD[0][9][6]~q\ : std_logic;
SIGNAL \Mux249~32_combout\ : std_logic;
SIGNAL \HD[0][11][6]~q\ : std_logic;
SIGNAL \Mux249~33_combout\ : std_logic;
SIGNAL \Mux249~37_combout\ : std_logic;
SIGNAL \HD[0][4][6]~q\ : std_logic;
SIGNAL \HD[0][6][6]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][6]~q\ : std_logic;
SIGNAL \Mux249~30_combout\ : std_logic;
SIGNAL \HD[0][7][6]~q\ : std_logic;
SIGNAL \HD[0][5][6]~q\ : std_logic;
SIGNAL \Mux249~31_combout\ : std_logic;
SIGNAL \Mux249~38_combout\ : std_logic;
SIGNAL \HD[1][12][6]~q\ : std_logic;
SIGNAL \HD[1][13][6]~q\ : std_logic;
SIGNAL \HD[1][9][6]~q\ : std_logic;
SIGNAL \HD[1][11][6]~q\ : std_logic;
SIGNAL \HD[1][10][6]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][6]~q\ : std_logic;
SIGNAL \HD[1][8][6]~q\ : std_logic;
SIGNAL \Mux249~24_combout\ : std_logic;
SIGNAL \Mux249~25_combout\ : std_logic;
SIGNAL \HD[1][0][6]~q\ : std_logic;
SIGNAL \HD[1][1][6]~q\ : std_logic;
SIGNAL \Mux249~26_combout\ : std_logic;
SIGNAL \HD[1][2][6]~q\ : std_logic;
SIGNAL \HD[1][3][6]~q\ : std_logic;
SIGNAL \Mux249~27_combout\ : std_logic;
SIGNAL \Mux249~28_combout\ : std_logic;
SIGNAL \Mux249~29_combout\ : std_logic;
SIGNAL \HD[1][6][6]~q\ : std_logic;
SIGNAL \HD[1][7][6]~q\ : std_logic;
SIGNAL \HD[1][4][6]~q\ : std_logic;
SIGNAL \HD[1][5][6]~feeder_combout\ : std_logic;
SIGNAL \HD[1][5][6]~q\ : std_logic;
SIGNAL \Mux249~39_combout\ : std_logic;
SIGNAL \Mux249~40_combout\ : std_logic;
SIGNAL \Mux249~41_combout\ : std_logic;
SIGNAL \Mux249~42_combout\ : std_logic;
SIGNAL \Mux249~45_combout\ : std_logic;
SIGNAL \HD[3][8][6]~q\ : std_logic;
SIGNAL \HD[3][9][6]~q\ : std_logic;
SIGNAL \Mux249~46_combout\ : std_logic;
SIGNAL \HD[3][10][6]~q\ : std_logic;
SIGNAL \HD[3][11][6]~q\ : std_logic;
SIGNAL \Mux249~47_combout\ : std_logic;
SIGNAL \HD[3][13][6]~q\ : std_logic;
SIGNAL \HD[3][1][6]~q\ : std_logic;
SIGNAL \HD[3][3][6]~q\ : std_logic;
SIGNAL \HD[3][2][6]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][6]~q\ : std_logic;
SIGNAL \HD[3][0][6]~q\ : std_logic;
SIGNAL \Mux249~48_combout\ : std_logic;
SIGNAL \Mux249~49_combout\ : std_logic;
SIGNAL \HD[3][12][6]~q\ : std_logic;
SIGNAL \Mux249~50_combout\ : std_logic;
SIGNAL \Mux249~51_combout\ : std_logic;
SIGNAL \HD[3][4][6]~q\ : std_logic;
SIGNAL \HD[3][6][6]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][6]~q\ : std_logic;
SIGNAL \Mux249~61_combout\ : std_logic;
SIGNAL \HD[3][7][6]~q\ : std_logic;
SIGNAL \HD[3][5][6]~q\ : std_logic;
SIGNAL \Mux249~62_combout\ : std_logic;
SIGNAL \HD[2][12][6]~q\ : std_logic;
SIGNAL \HD[2][13][6]~q\ : std_logic;
SIGNAL \HD[2][9][6]~q\ : std_logic;
SIGNAL \HD[2][11][6]~q\ : std_logic;
SIGNAL \HD[2][10][6]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][6]~q\ : std_logic;
SIGNAL \HD[2][8][6]~q\ : std_logic;
SIGNAL \Mux249~54_combout\ : std_logic;
SIGNAL \Mux249~55_combout\ : std_logic;
SIGNAL \HD[2][2][6]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][6]~q\ : std_logic;
SIGNAL \HD[2][3][6]~q\ : std_logic;
SIGNAL \HD[2][0][6]~q\ : std_logic;
SIGNAL \HD[2][1][6]~q\ : std_logic;
SIGNAL \Mux249~56_combout\ : std_logic;
SIGNAL \Mux249~57_combout\ : std_logic;
SIGNAL \Mux249~58_combout\ : std_logic;
SIGNAL \Mux249~59_combout\ : std_logic;
SIGNAL \HD[2][6][6]~q\ : std_logic;
SIGNAL \HD[2][7][6]~q\ : std_logic;
SIGNAL \HD[2][4][6]~q\ : std_logic;
SIGNAL \HD[2][5][6]~q\ : std_logic;
SIGNAL \Mux249~52_combout\ : std_logic;
SIGNAL \Mux249~53_combout\ : std_logic;
SIGNAL \Mux249~60_combout\ : std_logic;
SIGNAL \Mux249~63_combout\ : std_logic;
SIGNAL \Mux249~64_combout\ : std_logic;
SIGNAL \data_write[7]~input_o\ : std_logic;
SIGNAL \HD[2][10][7]~q\ : std_logic;
SIGNAL \HD[2][11][7]~q\ : std_logic;
SIGNAL \HD[2][8][7]~q\ : std_logic;
SIGNAL \HD[2][9][7]~q\ : std_logic;
SIGNAL \Mux248~54_combout\ : std_logic;
SIGNAL \Mux248~55_combout\ : std_logic;
SIGNAL \HD[2][13][7]~q\ : std_logic;
SIGNAL \HD[2][12][7]~q\ : std_logic;
SIGNAL \HD[2][1][7]~q\ : std_logic;
SIGNAL \HD[2][3][7]~q\ : std_logic;
SIGNAL \HD[2][0][7]~q\ : std_logic;
SIGNAL \HD[2][2][7]~q\ : std_logic;
SIGNAL \Mux248~56_combout\ : std_logic;
SIGNAL \Mux248~57_combout\ : std_logic;
SIGNAL \Mux248~58_combout\ : std_logic;
SIGNAL \Mux248~59_combout\ : std_logic;
SIGNAL \HD[3][8][7]~q\ : std_logic;
SIGNAL \HD[3][10][7]~q\ : std_logic;
SIGNAL \Mux248~48_combout\ : std_logic;
SIGNAL \HD[3][11][7]~q\ : std_logic;
SIGNAL \HD[3][9][7]~q\ : std_logic;
SIGNAL \Mux248~49_combout\ : std_logic;
SIGNAL \HD[3][0][7]~q\ : std_logic;
SIGNAL \HD[3][1][7]~feeder_combout\ : std_logic;
SIGNAL \HD[3][1][7]~q\ : std_logic;
SIGNAL \Mux248~50_combout\ : std_logic;
SIGNAL \HD[3][3][7]~q\ : std_logic;
SIGNAL \HD[3][2][7]~q\ : std_logic;
SIGNAL \Mux248~51_combout\ : std_logic;
SIGNAL \Mux248~52_combout\ : std_logic;
SIGNAL \HD[3][13][7]~q\ : std_logic;
SIGNAL \HD[3][12][7]~q\ : std_logic;
SIGNAL \Mux248~53_combout\ : std_logic;
SIGNAL \Mux248~60_combout\ : std_logic;
SIGNAL \HD[2][4][7]~q\ : std_logic;
SIGNAL \HD[2][6][7]~feeder_combout\ : std_logic;
SIGNAL \HD[2][6][7]~q\ : std_logic;
SIGNAL \Mux248~46_combout\ : std_logic;
SIGNAL \HD[2][7][7]~q\ : std_logic;
SIGNAL \HD[2][5][7]~q\ : std_logic;
SIGNAL \Mux248~47_combout\ : std_logic;
SIGNAL \HD[3][5][7]~q\ : std_logic;
SIGNAL \HD[3][4][7]~q\ : std_logic;
SIGNAL \Mux248~61_combout\ : std_logic;
SIGNAL \HD[3][7][7]~q\ : std_logic;
SIGNAL \HD[3][6][7]~q\ : std_logic;
SIGNAL \Mux248~62_combout\ : std_logic;
SIGNAL \Mux248~63_combout\ : std_logic;
SIGNAL \HD[6][4][7]~q\ : std_logic;
SIGNAL \HD[6][5][7]~q\ : std_logic;
SIGNAL \Mux248~43_combout\ : std_logic;
SIGNAL \HD[6][7][7]~q\ : std_logic;
SIGNAL \HD[6][6][7]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][7]~q\ : std_logic;
SIGNAL \Mux248~44_combout\ : std_logic;
SIGNAL \HD[6][12][7]~feeder_combout\ : std_logic;
SIGNAL \HD[6][12][7]~q\ : std_logic;
SIGNAL \HD[6][13][7]~q\ : std_logic;
SIGNAL \HD[6][2][7]~q\ : std_logic;
SIGNAL \HD[6][3][7]~q\ : std_logic;
SIGNAL \HD[6][1][7]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][7]~q\ : std_logic;
SIGNAL \HD[6][0][7]~q\ : std_logic;
SIGNAL \Mux248~2_combout\ : std_logic;
SIGNAL \Mux248~3_combout\ : std_logic;
SIGNAL \HD[6][9][7]~q\ : std_logic;
SIGNAL \HD[6][11][7]~q\ : std_logic;
SIGNAL \HD[6][8][7]~q\ : std_logic;
SIGNAL \HD[6][10][7]~q\ : std_logic;
SIGNAL \Mux248~0_combout\ : std_logic;
SIGNAL \Mux248~1_combout\ : std_logic;
SIGNAL \Mux248~4_combout\ : std_logic;
SIGNAL \Mux248~5_combout\ : std_logic;
SIGNAL \HD[4][4][7]~q\ : std_logic;
SIGNAL \HD[4][5][7]~q\ : std_logic;
SIGNAL \Mux248~12_combout\ : std_logic;
SIGNAL \HD[4][6][7]~q\ : std_logic;
SIGNAL \HD[4][7][7]~q\ : std_logic;
SIGNAL \Mux248~13_combout\ : std_logic;
SIGNAL \HD[4][2][7]~q\ : std_logic;
SIGNAL \HD[4][3][7]~q\ : std_logic;
SIGNAL \HD[4][0][7]~q\ : std_logic;
SIGNAL \HD[4][1][7]~q\ : std_logic;
SIGNAL \Mux248~16_combout\ : std_logic;
SIGNAL \Mux248~17_combout\ : std_logic;
SIGNAL \HD[4][8][7]~q\ : std_logic;
SIGNAL \HD[4][10][7]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][7]~q\ : std_logic;
SIGNAL \Mux248~14_combout\ : std_logic;
SIGNAL \HD[4][11][7]~q\ : std_logic;
SIGNAL \HD[4][9][7]~q\ : std_logic;
SIGNAL \Mux248~15_combout\ : std_logic;
SIGNAL \Mux248~18_combout\ : std_logic;
SIGNAL \HD[4][13][7]~q\ : std_logic;
SIGNAL \HD[4][12][7]~q\ : std_logic;
SIGNAL \Mux248~19_combout\ : std_logic;
SIGNAL \Mux248~20_combout\ : std_logic;
SIGNAL \HD[5][4][7]~q\ : std_logic;
SIGNAL \HD[5][6][7]~q\ : std_logic;
SIGNAL \Mux248~21_combout\ : std_logic;
SIGNAL \HD[5][7][7]~q\ : std_logic;
SIGNAL \HD[5][5][7]~q\ : std_logic;
SIGNAL \Mux248~22_combout\ : std_logic;
SIGNAL \HD[5][12][7]~q\ : std_logic;
SIGNAL \HD[5][1][7]~q\ : std_logic;
SIGNAL \HD[5][3][7]~q\ : std_logic;
SIGNAL \HD[5][0][7]~q\ : std_logic;
SIGNAL \HD[5][2][7]~feeder_combout\ : std_logic;
SIGNAL \HD[5][2][7]~q\ : std_logic;
SIGNAL \Mux248~8_combout\ : std_logic;
SIGNAL \Mux248~9_combout\ : std_logic;
SIGNAL \Mux248~10_combout\ : std_logic;
SIGNAL \HD[5][13][7]~q\ : std_logic;
SIGNAL \HD[5][8][7]~q\ : std_logic;
SIGNAL \HD[5][9][7]~q\ : std_logic;
SIGNAL \Mux248~6_combout\ : std_logic;
SIGNAL \HD[5][11][7]~q\ : std_logic;
SIGNAL \HD[5][10][7]~q\ : std_logic;
SIGNAL \Mux248~7_combout\ : std_logic;
SIGNAL \Mux248~11_combout\ : std_logic;
SIGNAL \Mux248~23_combout\ : std_logic;
SIGNAL \HD[0][4][7]~q\ : std_logic;
SIGNAL \HD[0][5][7]~q\ : std_logic;
SIGNAL \Mux248~24_combout\ : std_logic;
SIGNAL \HD[0][7][7]~q\ : std_logic;
SIGNAL \HD[0][6][7]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][7]~q\ : std_logic;
SIGNAL \Mux248~25_combout\ : std_logic;
SIGNAL \HD[1][5][7]~q\ : std_logic;
SIGNAL \HD[1][7][7]~q\ : std_logic;
SIGNAL \HD[1][6][7]~q\ : std_logic;
SIGNAL \HD[1][4][7]~q\ : std_logic;
SIGNAL \Mux248~39_combout\ : std_logic;
SIGNAL \Mux248~40_combout\ : std_logic;
SIGNAL \HD[1][10][7]~q\ : std_logic;
SIGNAL \HD[1][11][7]~q\ : std_logic;
SIGNAL \HD[1][8][7]~q\ : std_logic;
SIGNAL \HD[1][9][7]~feeder_combout\ : std_logic;
SIGNAL \HD[1][9][7]~q\ : std_logic;
SIGNAL \Mux248~26_combout\ : std_logic;
SIGNAL \Mux248~27_combout\ : std_logic;
SIGNAL \HD[1][13][7]~q\ : std_logic;
SIGNAL \HD[1][0][7]~q\ : std_logic;
SIGNAL \HD[1][2][7]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][7]~q\ : std_logic;
SIGNAL \Mux248~28_combout\ : std_logic;
SIGNAL \HD[1][3][7]~q\ : std_logic;
SIGNAL \HD[1][1][7]~q\ : std_logic;
SIGNAL \Mux248~29_combout\ : std_logic;
SIGNAL \HD[1][12][7]~q\ : std_logic;
SIGNAL \Mux248~30_combout\ : std_logic;
SIGNAL \Mux248~31_combout\ : std_logic;
SIGNAL \HD[0][12][7]~q\ : std_logic;
SIGNAL \HD[0][13][7]~q\ : std_logic;
SIGNAL \HD~22_combout\ : std_logic;
SIGNAL \HD[0][2][7]~q\ : std_logic;
SIGNAL \HD~23_combout\ : std_logic;
SIGNAL \HD[0][1][7]~q\ : std_logic;
SIGNAL \HD~24_combout\ : std_logic;
SIGNAL \HD[0][0][7]~q\ : std_logic;
SIGNAL \Mux248~34_combout\ : std_logic;
SIGNAL \HD[0][3][7]~q\ : std_logic;
SIGNAL \Mux248~35_combout\ : std_logic;
SIGNAL \HD[0][9][7]~q\ : std_logic;
SIGNAL \HD[0][11][7]~q\ : std_logic;
SIGNAL \HD[0][8][7]~q\ : std_logic;
SIGNAL \HD[0][10][7]~q\ : std_logic;
SIGNAL \Mux248~32_combout\ : std_logic;
SIGNAL \Mux248~33_combout\ : std_logic;
SIGNAL \Mux248~36_combout\ : std_logic;
SIGNAL \Mux248~37_combout\ : std_logic;
SIGNAL \Mux248~38_combout\ : std_logic;
SIGNAL \Mux248~41_combout\ : std_logic;
SIGNAL \Mux248~42_combout\ : std_logic;
SIGNAL \Mux248~45_combout\ : std_logic;
SIGNAL \Mux248~64_combout\ : std_logic;
SIGNAL \data_write[8]~input_o\ : std_logic;
SIGNAL \HD[3][4][8]~q\ : std_logic;
SIGNAL \HD[3][6][8]~q\ : std_logic;
SIGNAL \Mux247~61_combout\ : std_logic;
SIGNAL \HD[3][7][8]~q\ : std_logic;
SIGNAL \HD[3][5][8]~q\ : std_logic;
SIGNAL \Mux247~62_combout\ : std_logic;
SIGNAL \HD[3][8][8]~q\ : std_logic;
SIGNAL \HD[3][9][8]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][8]~q\ : std_logic;
SIGNAL \Mux247~46_combout\ : std_logic;
SIGNAL \HD[3][11][8]~q\ : std_logic;
SIGNAL \HD[3][10][8]~q\ : std_logic;
SIGNAL \Mux247~47_combout\ : std_logic;
SIGNAL \HD[3][1][8]~q\ : std_logic;
SIGNAL \HD[3][3][8]~q\ : std_logic;
SIGNAL \HD[3][2][8]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][8]~q\ : std_logic;
SIGNAL \HD[3][0][8]~q\ : std_logic;
SIGNAL \Mux247~48_combout\ : std_logic;
SIGNAL \Mux247~49_combout\ : std_logic;
SIGNAL \HD[3][12][8]~q\ : std_logic;
SIGNAL \Mux247~50_combout\ : std_logic;
SIGNAL \HD[3][13][8]~q\ : std_logic;
SIGNAL \Mux247~51_combout\ : std_logic;
SIGNAL \HD[2][9][8]~q\ : std_logic;
SIGNAL \HD[2][11][8]~q\ : std_logic;
SIGNAL \HD[2][8][8]~q\ : std_logic;
SIGNAL \HD[2][10][8]~q\ : std_logic;
SIGNAL \Mux247~54_combout\ : std_logic;
SIGNAL \Mux247~55_combout\ : std_logic;
SIGNAL \HD[2][0][8]~q\ : std_logic;
SIGNAL \HD[2][1][8]~q\ : std_logic;
SIGNAL \Mux247~56_combout\ : std_logic;
SIGNAL \HD[2][3][8]~q\ : std_logic;
SIGNAL \HD[2][2][8]~q\ : std_logic;
SIGNAL \Mux247~57_combout\ : std_logic;
SIGNAL \Mux247~58_combout\ : std_logic;
SIGNAL \HD[2][13][8]~q\ : std_logic;
SIGNAL \HD[2][12][8]~q\ : std_logic;
SIGNAL \Mux247~59_combout\ : std_logic;
SIGNAL \HD[2][4][8]~q\ : std_logic;
SIGNAL \HD[2][5][8]~q\ : std_logic;
SIGNAL \Mux247~52_combout\ : std_logic;
SIGNAL \HD[2][7][8]~q\ : std_logic;
SIGNAL \HD[2][6][8]~q\ : std_logic;
SIGNAL \Mux247~53_combout\ : std_logic;
SIGNAL \Mux247~60_combout\ : std_logic;
SIGNAL \Mux247~63_combout\ : std_logic;
SIGNAL \HD[5][9][8]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][8]~q\ : std_logic;
SIGNAL \HD[5][11][8]~q\ : std_logic;
SIGNAL \HD[5][8][8]~q\ : std_logic;
SIGNAL \HD[5][10][8]~q\ : std_logic;
SIGNAL \Mux247~2_combout\ : std_logic;
SIGNAL \Mux247~3_combout\ : std_logic;
SIGNAL \HD[5][0][8]~q\ : std_logic;
SIGNAL \HD[5][1][8]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][8]~q\ : std_logic;
SIGNAL \Mux247~4_combout\ : std_logic;
SIGNAL \HD[5][3][8]~q\ : std_logic;
SIGNAL \HD[5][2][8]~q\ : std_logic;
SIGNAL \Mux247~5_combout\ : std_logic;
SIGNAL \Mux247~6_combout\ : std_logic;
SIGNAL \HD[5][13][8]~q\ : std_logic;
SIGNAL \HD[5][12][8]~q\ : std_logic;
SIGNAL \Mux247~7_combout\ : std_logic;
SIGNAL \HD[4][1][8]~feeder_combout\ : std_logic;
SIGNAL \HD[4][1][8]~q\ : std_logic;
SIGNAL \HD[4][2][8]~q\ : std_logic;
SIGNAL \HD[4][0][8]~q\ : std_logic;
SIGNAL \Mux247~10_combout\ : std_logic;
SIGNAL \HD[4][3][8]~q\ : std_logic;
SIGNAL \Mux247~11_combout\ : std_logic;
SIGNAL \HD[4][12][8]~q\ : std_logic;
SIGNAL \Mux247~12_combout\ : std_logic;
SIGNAL \HD[4][13][8]~q\ : std_logic;
SIGNAL \HD[4][10][8]~q\ : std_logic;
SIGNAL \HD[4][11][8]~q\ : std_logic;
SIGNAL \HD[4][8][8]~q\ : std_logic;
SIGNAL \HD[4][9][8]~q\ : std_logic;
SIGNAL \Mux247~8_combout\ : std_logic;
SIGNAL \Mux247~9_combout\ : std_logic;
SIGNAL \Mux247~13_combout\ : std_logic;
SIGNAL \Mux247~14_combout\ : std_logic;
SIGNAL \HD[5][5][8]~feeder_combout\ : std_logic;
SIGNAL \HD[5][5][8]~q\ : std_logic;
SIGNAL \HD[5][4][8]~q\ : std_logic;
SIGNAL \Mux247~15_combout\ : std_logic;
SIGNAL \HD[5][7][8]~q\ : std_logic;
SIGNAL \HD[5][6][8]~feeder_combout\ : std_logic;
SIGNAL \HD[5][6][8]~q\ : std_logic;
SIGNAL \Mux247~16_combout\ : std_logic;
SIGNAL \HD[4][4][8]~q\ : std_logic;
SIGNAL \HD[4][6][8]~q\ : std_logic;
SIGNAL \Mux247~0_combout\ : std_logic;
SIGNAL \HD[4][7][8]~q\ : std_logic;
SIGNAL \HD[4][5][8]~q\ : std_logic;
SIGNAL \Mux247~1_combout\ : std_logic;
SIGNAL \Mux247~17_combout\ : std_logic;
SIGNAL \HD[0][9][8]~q\ : std_logic;
SIGNAL \HD[0][8][8]~q\ : std_logic;
SIGNAL \Mux247~32_combout\ : std_logic;
SIGNAL \HD[0][10][8]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][8]~q\ : std_logic;
SIGNAL \HD[0][11][8]~q\ : std_logic;
SIGNAL \Mux247~33_combout\ : std_logic;
SIGNAL \HD[0][12][8]~q\ : std_logic;
SIGNAL \HD~27_combout\ : std_logic;
SIGNAL \HD[0][0][8]~q\ : std_logic;
SIGNAL \HD~26_combout\ : std_logic;
SIGNAL \HD[0][2][8]~q\ : std_logic;
SIGNAL \Mux247~34_combout\ : std_logic;
SIGNAL \HD[0][3][8]~q\ : std_logic;
SIGNAL \HD~25_combout\ : std_logic;
SIGNAL \HD[0][1][8]~q\ : std_logic;
SIGNAL \Mux247~35_combout\ : std_logic;
SIGNAL \Mux247~36_combout\ : std_logic;
SIGNAL \HD[0][13][8]~q\ : std_logic;
SIGNAL \Mux247~37_combout\ : std_logic;
SIGNAL \HD[0][6][8]~q\ : std_logic;
SIGNAL \HD[0][4][8]~q\ : std_logic;
SIGNAL \Mux247~30_combout\ : std_logic;
SIGNAL \HD[0][5][8]~q\ : std_logic;
SIGNAL \HD[0][7][8]~q\ : std_logic;
SIGNAL \Mux247~31_combout\ : std_logic;
SIGNAL \Mux247~38_combout\ : std_logic;
SIGNAL \HD[1][6][8]~q\ : std_logic;
SIGNAL \HD[1][7][8]~q\ : std_logic;
SIGNAL \HD[1][4][8]~q\ : std_logic;
SIGNAL \HD[1][5][8]~q\ : std_logic;
SIGNAL \Mux247~39_combout\ : std_logic;
SIGNAL \Mux247~40_combout\ : std_logic;
SIGNAL \HD[1][10][8]~q\ : std_logic;
SIGNAL \HD[1][8][8]~q\ : std_logic;
SIGNAL \Mux247~24_combout\ : std_logic;
SIGNAL \HD[1][11][8]~q\ : std_logic;
SIGNAL \HD[1][9][8]~q\ : std_logic;
SIGNAL \Mux247~25_combout\ : std_logic;
SIGNAL \HD[1][2][8]~q\ : std_logic;
SIGNAL \HD[1][3][8]~q\ : std_logic;
SIGNAL \HD[1][1][8]~q\ : std_logic;
SIGNAL \HD[1][0][8]~q\ : std_logic;
SIGNAL \Mux247~26_combout\ : std_logic;
SIGNAL \Mux247~27_combout\ : std_logic;
SIGNAL \Mux247~28_combout\ : std_logic;
SIGNAL \HD[1][13][8]~q\ : std_logic;
SIGNAL \HD[1][12][8]~q\ : std_logic;
SIGNAL \Mux247~29_combout\ : std_logic;
SIGNAL \Mux247~41_combout\ : std_logic;
SIGNAL \HD[6][10][8]~q\ : std_logic;
SIGNAL \HD[6][11][8]~q\ : std_logic;
SIGNAL \HD[6][8][8]~q\ : std_logic;
SIGNAL \HD[6][9][8]~q\ : std_logic;
SIGNAL \Mux247~18_combout\ : std_logic;
SIGNAL \Mux247~19_combout\ : std_logic;
SIGNAL \HD[6][12][8]~q\ : std_logic;
SIGNAL \HD[6][0][8]~q\ : std_logic;
SIGNAL \HD[6][2][8]~q\ : std_logic;
SIGNAL \Mux247~20_combout\ : std_logic;
SIGNAL \HD[6][1][8]~q\ : std_logic;
SIGNAL \HD[6][3][8]~q\ : std_logic;
SIGNAL \Mux247~21_combout\ : std_logic;
SIGNAL \Mux247~22_combout\ : std_logic;
SIGNAL \HD[6][13][8]~q\ : std_logic;
SIGNAL \Mux247~23_combout\ : std_logic;
SIGNAL \Mux247~42_combout\ : std_logic;
SIGNAL \HD[6][5][8]~q\ : std_logic;
SIGNAL \HD[6][7][8]~q\ : std_logic;
SIGNAL \HD[6][4][8]~q\ : std_logic;
SIGNAL \HD[6][6][8]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][8]~q\ : std_logic;
SIGNAL \Mux247~43_combout\ : std_logic;
SIGNAL \Mux247~44_combout\ : std_logic;
SIGNAL \Mux247~45_combout\ : std_logic;
SIGNAL \Mux247~64_combout\ : std_logic;
SIGNAL \data_write[9]~input_o\ : std_logic;
SIGNAL \HD[4][0][9]~q\ : std_logic;
SIGNAL \HD[4][1][9]~q\ : std_logic;
SIGNAL \Mux246~16_combout\ : std_logic;
SIGNAL \HD[4][3][9]~q\ : std_logic;
SIGNAL \HD[4][2][9]~q\ : std_logic;
SIGNAL \Mux246~17_combout\ : std_logic;
SIGNAL \HD[4][9][9]~q\ : std_logic;
SIGNAL \HD[4][11][9]~q\ : std_logic;
SIGNAL \HD[4][10][9]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][9]~q\ : std_logic;
SIGNAL \HD[4][8][9]~q\ : std_logic;
SIGNAL \Mux246~14_combout\ : std_logic;
SIGNAL \Mux246~15_combout\ : std_logic;
SIGNAL \Mux246~18_combout\ : std_logic;
SIGNAL \HD[4][13][9]~q\ : std_logic;
SIGNAL \HD[4][12][9]~q\ : std_logic;
SIGNAL \Mux246~19_combout\ : std_logic;
SIGNAL \HD[4][4][9]~q\ : std_logic;
SIGNAL \HD[4][5][9]~q\ : std_logic;
SIGNAL \Mux246~12_combout\ : std_logic;
SIGNAL \HD[4][6][9]~q\ : std_logic;
SIGNAL \HD[4][7][9]~q\ : std_logic;
SIGNAL \Mux246~13_combout\ : std_logic;
SIGNAL \Mux246~20_combout\ : std_logic;
SIGNAL \HD[5][6][9]~q\ : std_logic;
SIGNAL \HD[5][4][9]~q\ : std_logic;
SIGNAL \Mux246~21_combout\ : std_logic;
SIGNAL \HD[5][7][9]~q\ : std_logic;
SIGNAL \HD[5][5][9]~q\ : std_logic;
SIGNAL \Mux246~22_combout\ : std_logic;
SIGNAL \HD[5][10][9]~q\ : std_logic;
SIGNAL \HD[5][11][9]~q\ : std_logic;
SIGNAL \HD[5][8][9]~q\ : std_logic;
SIGNAL \HD[5][9][9]~q\ : std_logic;
SIGNAL \Mux246~6_combout\ : std_logic;
SIGNAL \Mux246~7_combout\ : std_logic;
SIGNAL \HD[5][13][9]~q\ : std_logic;
SIGNAL \HD[5][12][9]~q\ : std_logic;
SIGNAL \HD[5][0][9]~q\ : std_logic;
SIGNAL \HD[5][2][9]~q\ : std_logic;
SIGNAL \Mux246~8_combout\ : std_logic;
SIGNAL \HD[5][3][9]~q\ : std_logic;
SIGNAL \HD[5][1][9]~q\ : std_logic;
SIGNAL \Mux246~9_combout\ : std_logic;
SIGNAL \Mux246~10_combout\ : std_logic;
SIGNAL \Mux246~11_combout\ : std_logic;
SIGNAL \Mux246~23_combout\ : std_logic;
SIGNAL \HD[0][6][9]~q\ : std_logic;
SIGNAL \HD[0][7][9]~q\ : std_logic;
SIGNAL \HD[0][4][9]~q\ : std_logic;
SIGNAL \HD[0][5][9]~q\ : std_logic;
SIGNAL \Mux246~24_combout\ : std_logic;
SIGNAL \Mux246~25_combout\ : std_logic;
SIGNAL \HD[1][6][9]~feeder_combout\ : std_logic;
SIGNAL \HD[1][6][9]~q\ : std_logic;
SIGNAL \HD[1][4][9]~q\ : std_logic;
SIGNAL \Mux246~39_combout\ : std_logic;
SIGNAL \HD[1][7][9]~q\ : std_logic;
SIGNAL \HD[1][5][9]~feeder_combout\ : std_logic;
SIGNAL \HD[1][5][9]~q\ : std_logic;
SIGNAL \Mux246~40_combout\ : std_logic;
SIGNAL \HD[0][8][9]~q\ : std_logic;
SIGNAL \HD[0][10][9]~q\ : std_logic;
SIGNAL \Mux246~32_combout\ : std_logic;
SIGNAL \HD[0][11][9]~q\ : std_logic;
SIGNAL \HD[0][9][9]~q\ : std_logic;
SIGNAL \Mux246~33_combout\ : std_logic;
SIGNAL \HD~30_combout\ : std_logic;
SIGNAL \HD[0][0][9]~q\ : std_logic;
SIGNAL \HD~29_combout\ : std_logic;
SIGNAL \HD[0][1][9]~q\ : std_logic;
SIGNAL \Mux246~34_combout\ : std_logic;
SIGNAL \HD~28_combout\ : std_logic;
SIGNAL \HD[0][2][9]~q\ : std_logic;
SIGNAL \HD[0][3][9]~q\ : std_logic;
SIGNAL \Mux246~35_combout\ : std_logic;
SIGNAL \Mux246~36_combout\ : std_logic;
SIGNAL \HD[0][13][9]~q\ : std_logic;
SIGNAL \HD[0][12][9]~q\ : std_logic;
SIGNAL \Mux246~37_combout\ : std_logic;
SIGNAL \HD[1][10][9]~q\ : std_logic;
SIGNAL \HD[1][11][9]~q\ : std_logic;
SIGNAL \HD[1][9][9]~q\ : std_logic;
SIGNAL \HD[1][8][9]~q\ : std_logic;
SIGNAL \Mux246~26_combout\ : std_logic;
SIGNAL \Mux246~27_combout\ : std_logic;
SIGNAL \HD[1][1][9]~feeder_combout\ : std_logic;
SIGNAL \HD[1][1][9]~q\ : std_logic;
SIGNAL \HD[1][2][9]~q\ : std_logic;
SIGNAL \HD[1][0][9]~q\ : std_logic;
SIGNAL \Mux246~28_combout\ : std_logic;
SIGNAL \HD[1][3][9]~q\ : std_logic;
SIGNAL \Mux246~29_combout\ : std_logic;
SIGNAL \HD[1][12][9]~q\ : std_logic;
SIGNAL \Mux246~30_combout\ : std_logic;
SIGNAL \HD[1][13][9]~q\ : std_logic;
SIGNAL \Mux246~31_combout\ : std_logic;
SIGNAL \Mux246~38_combout\ : std_logic;
SIGNAL \Mux246~41_combout\ : std_logic;
SIGNAL \Mux246~42_combout\ : std_logic;
SIGNAL \HD[6][2][9]~q\ : std_logic;
SIGNAL \HD[6][1][9]~q\ : std_logic;
SIGNAL \HD[6][0][9]~q\ : std_logic;
SIGNAL \Mux246~2_combout\ : std_logic;
SIGNAL \HD[6][3][9]~q\ : std_logic;
SIGNAL \Mux246~3_combout\ : std_logic;
SIGNAL \HD[6][9][9]~q\ : std_logic;
SIGNAL \HD[6][11][9]~q\ : std_logic;
SIGNAL \HD[6][8][9]~q\ : std_logic;
SIGNAL \HD[6][10][9]~feeder_combout\ : std_logic;
SIGNAL \HD[6][10][9]~q\ : std_logic;
SIGNAL \Mux246~0_combout\ : std_logic;
SIGNAL \Mux246~1_combout\ : std_logic;
SIGNAL \Mux246~4_combout\ : std_logic;
SIGNAL \HD[6][13][9]~q\ : std_logic;
SIGNAL \HD[6][12][9]~q\ : std_logic;
SIGNAL \Mux246~5_combout\ : std_logic;
SIGNAL \HD[6][6][9]~q\ : std_logic;
SIGNAL \HD[6][7][9]~q\ : std_logic;
SIGNAL \HD[6][4][9]~q\ : std_logic;
SIGNAL \HD[6][5][9]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][9]~q\ : std_logic;
SIGNAL \Mux246~43_combout\ : std_logic;
SIGNAL \Mux246~44_combout\ : std_logic;
SIGNAL \Mux246~45_combout\ : std_logic;
SIGNAL \HD[2][4][9]~q\ : std_logic;
SIGNAL \HD[2][6][9]~q\ : std_logic;
SIGNAL \Mux246~46_combout\ : std_logic;
SIGNAL \HD[2][7][9]~q\ : std_logic;
SIGNAL \HD[2][5][9]~q\ : std_logic;
SIGNAL \Mux246~47_combout\ : std_logic;
SIGNAL \HD[3][4][9]~q\ : std_logic;
SIGNAL \HD[3][5][9]~feeder_combout\ : std_logic;
SIGNAL \HD[3][5][9]~q\ : std_logic;
SIGNAL \Mux246~61_combout\ : std_logic;
SIGNAL \HD[3][7][9]~q\ : std_logic;
SIGNAL \HD[3][6][9]~q\ : std_logic;
SIGNAL \Mux246~62_combout\ : std_logic;
SIGNAL \HD[2][8][9]~q\ : std_logic;
SIGNAL \HD[2][9][9]~q\ : std_logic;
SIGNAL \Mux246~54_combout\ : std_logic;
SIGNAL \HD[2][11][9]~q\ : std_logic;
SIGNAL \HD[2][10][9]~q\ : std_logic;
SIGNAL \Mux246~55_combout\ : std_logic;
SIGNAL \HD[2][13][9]~q\ : std_logic;
SIGNAL \HD[2][1][9]~q\ : std_logic;
SIGNAL \HD[2][3][9]~q\ : std_logic;
SIGNAL \HD[2][0][9]~q\ : std_logic;
SIGNAL \HD[2][2][9]~q\ : std_logic;
SIGNAL \Mux246~56_combout\ : std_logic;
SIGNAL \Mux246~57_combout\ : std_logic;
SIGNAL \HD[2][12][9]~q\ : std_logic;
SIGNAL \Mux246~58_combout\ : std_logic;
SIGNAL \Mux246~59_combout\ : std_logic;
SIGNAL \HD[3][12][9]~feeder_combout\ : std_logic;
SIGNAL \HD[3][12][9]~q\ : std_logic;
SIGNAL \HD[3][0][9]~q\ : std_logic;
SIGNAL \HD[3][1][9]~q\ : std_logic;
SIGNAL \Mux246~50_combout\ : std_logic;
SIGNAL \HD[3][3][9]~q\ : std_logic;
SIGNAL \HD[3][2][9]~q\ : std_logic;
SIGNAL \Mux246~51_combout\ : std_logic;
SIGNAL \HD[3][10][9]~q\ : std_logic;
SIGNAL \HD[3][8][9]~q\ : std_logic;
SIGNAL \Mux246~48_combout\ : std_logic;
SIGNAL \HD[3][11][9]~q\ : std_logic;
SIGNAL \HD[3][9][9]~q\ : std_logic;
SIGNAL \Mux246~49_combout\ : std_logic;
SIGNAL \Mux246~52_combout\ : std_logic;
SIGNAL \HD[3][13][9]~q\ : std_logic;
SIGNAL \Mux246~53_combout\ : std_logic;
SIGNAL \Mux246~60_combout\ : std_logic;
SIGNAL \Mux246~63_combout\ : std_logic;
SIGNAL \Mux246~64_combout\ : std_logic;
SIGNAL \data_write[10]~input_o\ : std_logic;
SIGNAL \HD[3][10][10]~q\ : std_logic;
SIGNAL \HD[3][11][10]~q\ : std_logic;
SIGNAL \HD[3][8][10]~q\ : std_logic;
SIGNAL \HD[3][9][10]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][10]~q\ : std_logic;
SIGNAL \Mux245~46_combout\ : std_logic;
SIGNAL \Mux245~47_combout\ : std_logic;
SIGNAL \HD[3][13][10]~q\ : std_logic;
SIGNAL \HD[3][1][10]~q\ : std_logic;
SIGNAL \HD[3][3][10]~q\ : std_logic;
SIGNAL \HD[3][0][10]~q\ : std_logic;
SIGNAL \HD[3][2][10]~q\ : std_logic;
SIGNAL \Mux245~48_combout\ : std_logic;
SIGNAL \Mux245~49_combout\ : std_logic;
SIGNAL \HD[3][12][10]~q\ : std_logic;
SIGNAL \Mux245~50_combout\ : std_logic;
SIGNAL \Mux245~51_combout\ : std_logic;
SIGNAL \HD[3][4][10]~q\ : std_logic;
SIGNAL \HD[3][6][10]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][10]~q\ : std_logic;
SIGNAL \Mux245~61_combout\ : std_logic;
SIGNAL \HD[3][7][10]~q\ : std_logic;
SIGNAL \HD[3][5][10]~q\ : std_logic;
SIGNAL \Mux245~62_combout\ : std_logic;
SIGNAL \HD[2][4][10]~q\ : std_logic;
SIGNAL \HD[2][5][10]~q\ : std_logic;
SIGNAL \Mux245~52_combout\ : std_logic;
SIGNAL \HD[2][7][10]~q\ : std_logic;
SIGNAL \HD[2][6][10]~q\ : std_logic;
SIGNAL \Mux245~53_combout\ : std_logic;
SIGNAL \HD[2][9][10]~q\ : std_logic;
SIGNAL \HD[2][11][10]~q\ : std_logic;
SIGNAL \HD[2][8][10]~q\ : std_logic;
SIGNAL \HD[2][10][10]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][10]~q\ : std_logic;
SIGNAL \Mux245~54_combout\ : std_logic;
SIGNAL \Mux245~55_combout\ : std_logic;
SIGNAL \HD[2][0][10]~q\ : std_logic;
SIGNAL \HD[2][1][10]~q\ : std_logic;
SIGNAL \Mux245~56_combout\ : std_logic;
SIGNAL \HD[2][3][10]~q\ : std_logic;
SIGNAL \HD[2][2][10]~q\ : std_logic;
SIGNAL \Mux245~57_combout\ : std_logic;
SIGNAL \Mux245~58_combout\ : std_logic;
SIGNAL \HD[2][13][10]~q\ : std_logic;
SIGNAL \HD[2][12][10]~q\ : std_logic;
SIGNAL \Mux245~59_combout\ : std_logic;
SIGNAL \Mux245~60_combout\ : std_logic;
SIGNAL \Mux245~63_combout\ : std_logic;
SIGNAL \HD[1][4][10]~q\ : std_logic;
SIGNAL \HD[1][5][10]~q\ : std_logic;
SIGNAL \Mux245~39_combout\ : std_logic;
SIGNAL \HD[1][7][10]~q\ : std_logic;
SIGNAL \HD[1][6][10]~q\ : std_logic;
SIGNAL \Mux245~40_combout\ : std_logic;
SIGNAL \HD[0][8][10]~q\ : std_logic;
SIGNAL \HD[0][9][10]~q\ : std_logic;
SIGNAL \Mux245~32_combout\ : std_logic;
SIGNAL \HD[0][10][10]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][10]~q\ : std_logic;
SIGNAL \HD[0][11][10]~q\ : std_logic;
SIGNAL \Mux245~33_combout\ : std_logic;
SIGNAL \HD~32_combout\ : std_logic;
SIGNAL \HD[0][2][10]~q\ : std_logic;
SIGNAL \HD~33_combout\ : std_logic;
SIGNAL \HD[0][0][10]~q\ : std_logic;
SIGNAL \Mux245~34_combout\ : std_logic;
SIGNAL \HD[0][3][10]~q\ : std_logic;
SIGNAL \HD~31_combout\ : std_logic;
SIGNAL \HD[0][1][10]~q\ : std_logic;
SIGNAL \Mux245~35_combout\ : std_logic;
SIGNAL \HD[0][12][10]~q\ : std_logic;
SIGNAL \Mux245~36_combout\ : std_logic;
SIGNAL \HD[0][13][10]~q\ : std_logic;
SIGNAL \Mux245~37_combout\ : std_logic;
SIGNAL \HD[0][6][10]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][10]~q\ : std_logic;
SIGNAL \HD[0][4][10]~q\ : std_logic;
SIGNAL \Mux245~30_combout\ : std_logic;
SIGNAL \HD[0][7][10]~q\ : std_logic;
SIGNAL \HD[0][5][10]~q\ : std_logic;
SIGNAL \Mux245~31_combout\ : std_logic;
SIGNAL \Mux245~38_combout\ : std_logic;
SIGNAL \HD[1][10][10]~q\ : std_logic;
SIGNAL \HD[1][8][10]~q\ : std_logic;
SIGNAL \Mux245~24_combout\ : std_logic;
SIGNAL \HD[1][11][10]~q\ : std_logic;
SIGNAL \HD[1][9][10]~q\ : std_logic;
SIGNAL \Mux245~25_combout\ : std_logic;
SIGNAL \HD[1][0][10]~q\ : std_logic;
SIGNAL \HD[1][1][10]~feeder_combout\ : std_logic;
SIGNAL \HD[1][1][10]~q\ : std_logic;
SIGNAL \Mux245~26_combout\ : std_logic;
SIGNAL \HD[1][3][10]~q\ : std_logic;
SIGNAL \HD[1][2][10]~q\ : std_logic;
SIGNAL \Mux245~27_combout\ : std_logic;
SIGNAL \Mux245~28_combout\ : std_logic;
SIGNAL \HD[1][13][10]~q\ : std_logic;
SIGNAL \HD[1][12][10]~q\ : std_logic;
SIGNAL \Mux245~29_combout\ : std_logic;
SIGNAL \Mux245~41_combout\ : std_logic;
SIGNAL \HD[6][12][10]~q\ : std_logic;
SIGNAL \HD[6][0][10]~q\ : std_logic;
SIGNAL \HD[6][2][10]~q\ : std_logic;
SIGNAL \Mux245~20_combout\ : std_logic;
SIGNAL \HD[6][1][10]~q\ : std_logic;
SIGNAL \HD[6][3][10]~q\ : std_logic;
SIGNAL \Mux245~21_combout\ : std_logic;
SIGNAL \Mux245~22_combout\ : std_logic;
SIGNAL \HD[6][13][10]~q\ : std_logic;
SIGNAL \HD[6][10][10]~q\ : std_logic;
SIGNAL \HD[6][11][10]~q\ : std_logic;
SIGNAL \HD[6][8][10]~q\ : std_logic;
SIGNAL \HD[6][9][10]~feeder_combout\ : std_logic;
SIGNAL \HD[6][9][10]~q\ : std_logic;
SIGNAL \Mux245~18_combout\ : std_logic;
SIGNAL \Mux245~19_combout\ : std_logic;
SIGNAL \Mux245~23_combout\ : std_logic;
SIGNAL \Mux245~42_combout\ : std_logic;
SIGNAL \HD[6][4][10]~q\ : std_logic;
SIGNAL \HD[6][6][10]~q\ : std_logic;
SIGNAL \Mux245~43_combout\ : std_logic;
SIGNAL \HD[6][7][10]~q\ : std_logic;
SIGNAL \HD[6][5][10]~q\ : std_logic;
SIGNAL \Mux245~44_combout\ : std_logic;
SIGNAL \HD[4][4][10]~q\ : std_logic;
SIGNAL \HD[4][6][10]~q\ : std_logic;
SIGNAL \Mux245~0_combout\ : std_logic;
SIGNAL \HD[4][7][10]~q\ : std_logic;
SIGNAL \HD[4][5][10]~q\ : std_logic;
SIGNAL \Mux245~1_combout\ : std_logic;
SIGNAL \HD[4][10][10]~q\ : std_logic;
SIGNAL \HD[4][11][10]~q\ : std_logic;
SIGNAL \HD[4][8][10]~q\ : std_logic;
SIGNAL \HD[4][9][10]~q\ : std_logic;
SIGNAL \Mux245~8_combout\ : std_logic;
SIGNAL \Mux245~9_combout\ : std_logic;
SIGNAL \HD[4][0][10]~q\ : std_logic;
SIGNAL \HD[4][2][10]~q\ : std_logic;
SIGNAL \Mux245~10_combout\ : std_logic;
SIGNAL \HD[4][3][10]~q\ : std_logic;
SIGNAL \HD[4][1][10]~q\ : std_logic;
SIGNAL \Mux245~11_combout\ : std_logic;
SIGNAL \HD[4][12][10]~q\ : std_logic;
SIGNAL \Mux245~12_combout\ : std_logic;
SIGNAL \HD[4][13][10]~q\ : std_logic;
SIGNAL \Mux245~13_combout\ : std_logic;
SIGNAL \HD[5][9][10]~q\ : std_logic;
SIGNAL \HD[5][11][10]~q\ : std_logic;
SIGNAL \HD[5][8][10]~q\ : std_logic;
SIGNAL \HD[5][10][10]~q\ : std_logic;
SIGNAL \Mux245~2_combout\ : std_logic;
SIGNAL \Mux245~3_combout\ : std_logic;
SIGNAL \HD[5][2][10]~q\ : std_logic;
SIGNAL \HD[5][3][10]~q\ : std_logic;
SIGNAL \HD[5][1][10]~q\ : std_logic;
SIGNAL \HD[5][0][10]~q\ : std_logic;
SIGNAL \Mux245~4_combout\ : std_logic;
SIGNAL \Mux245~5_combout\ : std_logic;
SIGNAL \Mux245~6_combout\ : std_logic;
SIGNAL \HD[5][13][10]~q\ : std_logic;
SIGNAL \HD[5][12][10]~q\ : std_logic;
SIGNAL \Mux245~7_combout\ : std_logic;
SIGNAL \Mux245~14_combout\ : std_logic;
SIGNAL \HD[5][6][10]~q\ : std_logic;
SIGNAL \HD[5][7][10]~q\ : std_logic;
SIGNAL \HD[5][4][10]~q\ : std_logic;
SIGNAL \HD[5][5][10]~q\ : std_logic;
SIGNAL \Mux245~15_combout\ : std_logic;
SIGNAL \Mux245~16_combout\ : std_logic;
SIGNAL \Mux245~17_combout\ : std_logic;
SIGNAL \Mux245~45_combout\ : std_logic;
SIGNAL \Mux245~64_combout\ : std_logic;
SIGNAL \data_write[11]~input_o\ : std_logic;
SIGNAL \HD[2][4][11]~q\ : std_logic;
SIGNAL \HD[2][6][11]~q\ : std_logic;
SIGNAL \Mux244~46_combout\ : std_logic;
SIGNAL \HD[2][7][11]~q\ : std_logic;
SIGNAL \HD[2][5][11]~q\ : std_logic;
SIGNAL \Mux244~47_combout\ : std_logic;
SIGNAL \HD[3][6][11]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][11]~q\ : std_logic;
SIGNAL \HD[3][7][11]~q\ : std_logic;
SIGNAL \HD[3][4][11]~q\ : std_logic;
SIGNAL \HD[3][5][11]~q\ : std_logic;
SIGNAL \Mux244~61_combout\ : std_logic;
SIGNAL \Mux244~62_combout\ : std_logic;
SIGNAL \HD[2][12][11]~q\ : std_logic;
SIGNAL \HD[2][0][11]~q\ : std_logic;
SIGNAL \HD[2][2][11]~q\ : std_logic;
SIGNAL \Mux244~56_combout\ : std_logic;
SIGNAL \HD[2][3][11]~q\ : std_logic;
SIGNAL \HD[2][1][11]~q\ : std_logic;
SIGNAL \Mux244~57_combout\ : std_logic;
SIGNAL \Mux244~58_combout\ : std_logic;
SIGNAL \HD[2][8][11]~q\ : std_logic;
SIGNAL \HD[2][9][11]~q\ : std_logic;
SIGNAL \Mux244~54_combout\ : std_logic;
SIGNAL \HD[2][11][11]~q\ : std_logic;
SIGNAL \HD[2][10][11]~q\ : std_logic;
SIGNAL \Mux244~55_combout\ : std_logic;
SIGNAL \HD[2][13][11]~q\ : std_logic;
SIGNAL \Mux244~59_combout\ : std_logic;
SIGNAL \HD[3][0][11]~q\ : std_logic;
SIGNAL \HD[3][1][11]~q\ : std_logic;
SIGNAL \Mux244~50_combout\ : std_logic;
SIGNAL \HD[3][3][11]~q\ : std_logic;
SIGNAL \HD[3][2][11]~q\ : std_logic;
SIGNAL \Mux244~51_combout\ : std_logic;
SIGNAL \HD[3][9][11]~q\ : std_logic;
SIGNAL \HD[3][11][11]~q\ : std_logic;
SIGNAL \HD[3][8][11]~q\ : std_logic;
SIGNAL \HD[3][10][11]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][11]~q\ : std_logic;
SIGNAL \Mux244~48_combout\ : std_logic;
SIGNAL \Mux244~49_combout\ : std_logic;
SIGNAL \Mux244~52_combout\ : std_logic;
SIGNAL \HD[3][13][11]~q\ : std_logic;
SIGNAL \HD[3][12][11]~q\ : std_logic;
SIGNAL \Mux244~53_combout\ : std_logic;
SIGNAL \Mux244~60_combout\ : std_logic;
SIGNAL \Mux244~63_combout\ : std_logic;
SIGNAL \HD[6][6][11]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][11]~q\ : std_logic;
SIGNAL \HD[6][5][11]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][11]~q\ : std_logic;
SIGNAL \HD[6][4][11]~q\ : std_logic;
SIGNAL \Mux244~43_combout\ : std_logic;
SIGNAL \HD[6][7][11]~q\ : std_logic;
SIGNAL \Mux244~44_combout\ : std_logic;
SIGNAL \HD[6][2][11]~q\ : std_logic;
SIGNAL \HD[6][3][11]~q\ : std_logic;
SIGNAL \HD[6][0][11]~q\ : std_logic;
SIGNAL \HD[6][1][11]~q\ : std_logic;
SIGNAL \Mux244~2_combout\ : std_logic;
SIGNAL \Mux244~3_combout\ : std_logic;
SIGNAL \HD[6][9][11]~feeder_combout\ : std_logic;
SIGNAL \HD[6][9][11]~q\ : std_logic;
SIGNAL \HD[6][11][11]~q\ : std_logic;
SIGNAL \HD[6][8][11]~q\ : std_logic;
SIGNAL \HD[6][10][11]~q\ : std_logic;
SIGNAL \Mux244~0_combout\ : std_logic;
SIGNAL \Mux244~1_combout\ : std_logic;
SIGNAL \Mux244~4_combout\ : std_logic;
SIGNAL \HD[6][12][11]~q\ : std_logic;
SIGNAL \HD[6][13][11]~q\ : std_logic;
SIGNAL \Mux244~5_combout\ : std_logic;
SIGNAL \HD[5][4][11]~q\ : std_logic;
SIGNAL \HD[5][6][11]~q\ : std_logic;
SIGNAL \Mux244~21_combout\ : std_logic;
SIGNAL \HD[5][7][11]~q\ : std_logic;
SIGNAL \HD[5][5][11]~q\ : std_logic;
SIGNAL \Mux244~22_combout\ : std_logic;
SIGNAL \HD[4][6][11]~q\ : std_logic;
SIGNAL \HD[4][7][11]~q\ : std_logic;
SIGNAL \HD[4][5][11]~q\ : std_logic;
SIGNAL \HD[4][4][11]~q\ : std_logic;
SIGNAL \Mux244~12_combout\ : std_logic;
SIGNAL \Mux244~13_combout\ : std_logic;
SIGNAL \HD[4][12][11]~q\ : std_logic;
SIGNAL \HD[4][13][11]~q\ : std_logic;
SIGNAL \HD[4][2][11]~q\ : std_logic;
SIGNAL \HD[4][3][11]~q\ : std_logic;
SIGNAL \HD[4][1][11]~q\ : std_logic;
SIGNAL \HD[4][0][11]~q\ : std_logic;
SIGNAL \Mux244~16_combout\ : std_logic;
SIGNAL \Mux244~17_combout\ : std_logic;
SIGNAL \HD[4][9][11]~q\ : std_logic;
SIGNAL \HD[4][11][11]~q\ : std_logic;
SIGNAL \HD[4][8][11]~q\ : std_logic;
SIGNAL \HD[4][10][11]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][11]~q\ : std_logic;
SIGNAL \Mux244~14_combout\ : std_logic;
SIGNAL \Mux244~15_combout\ : std_logic;
SIGNAL \Mux244~18_combout\ : std_logic;
SIGNAL \Mux244~19_combout\ : std_logic;
SIGNAL \Mux244~20_combout\ : std_logic;
SIGNAL \HD[5][0][11]~q\ : std_logic;
SIGNAL \HD[5][2][11]~q\ : std_logic;
SIGNAL \Mux244~8_combout\ : std_logic;
SIGNAL \HD[5][3][11]~q\ : std_logic;
SIGNAL \HD[5][1][11]~q\ : std_logic;
SIGNAL \Mux244~9_combout\ : std_logic;
SIGNAL \HD[5][12][11]~q\ : std_logic;
SIGNAL \Mux244~10_combout\ : std_logic;
SIGNAL \HD[5][9][11]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][11]~q\ : std_logic;
SIGNAL \HD[5][8][11]~q\ : std_logic;
SIGNAL \Mux244~6_combout\ : std_logic;
SIGNAL \HD[5][11][11]~q\ : std_logic;
SIGNAL \HD[5][10][11]~q\ : std_logic;
SIGNAL \Mux244~7_combout\ : std_logic;
SIGNAL \HD[5][13][11]~q\ : std_logic;
SIGNAL \Mux244~11_combout\ : std_logic;
SIGNAL \Mux244~23_combout\ : std_logic;
SIGNAL \HD[0][5][11]~q\ : std_logic;
SIGNAL \HD[0][4][11]~q\ : std_logic;
SIGNAL \Mux244~24_combout\ : std_logic;
SIGNAL \HD[0][7][11]~q\ : std_logic;
SIGNAL \HD[0][6][11]~q\ : std_logic;
SIGNAL \Mux244~25_combout\ : std_logic;
SIGNAL \HD[0][10][11]~q\ : std_logic;
SIGNAL \HD[0][8][11]~q\ : std_logic;
SIGNAL \Mux244~32_combout\ : std_logic;
SIGNAL \HD[0][9][11]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][11]~q\ : std_logic;
SIGNAL \HD[0][11][11]~q\ : std_logic;
SIGNAL \Mux244~33_combout\ : std_logic;
SIGNAL \HD~34_combout\ : std_logic;
SIGNAL \HD[0][2][11]~q\ : std_logic;
SIGNAL \HD[0][3][11]~q\ : std_logic;
SIGNAL \HD~36_combout\ : std_logic;
SIGNAL \HD[0][0][11]~q\ : std_logic;
SIGNAL \HD~35_combout\ : std_logic;
SIGNAL \HD[0][1][11]~q\ : std_logic;
SIGNAL \Mux244~34_combout\ : std_logic;
SIGNAL \Mux244~35_combout\ : std_logic;
SIGNAL \Mux244~36_combout\ : std_logic;
SIGNAL \HD[0][13][11]~q\ : std_logic;
SIGNAL \HD[0][12][11]~q\ : std_logic;
SIGNAL \Mux244~37_combout\ : std_logic;
SIGNAL \HD[1][8][11]~q\ : std_logic;
SIGNAL \HD[1][9][11]~q\ : std_logic;
SIGNAL \Mux244~26_combout\ : std_logic;
SIGNAL \HD[1][11][11]~q\ : std_logic;
SIGNAL \HD[1][10][11]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][11]~q\ : std_logic;
SIGNAL \Mux244~27_combout\ : std_logic;
SIGNAL \HD[1][13][11]~q\ : std_logic;
SIGNAL \HD[1][12][11]~q\ : std_logic;
SIGNAL \HD[1][0][11]~q\ : std_logic;
SIGNAL \HD[1][2][11]~q\ : std_logic;
SIGNAL \Mux244~28_combout\ : std_logic;
SIGNAL \HD[1][3][11]~q\ : std_logic;
SIGNAL \HD[1][1][11]~q\ : std_logic;
SIGNAL \Mux244~29_combout\ : std_logic;
SIGNAL \Mux244~30_combout\ : std_logic;
SIGNAL \Mux244~31_combout\ : std_logic;
SIGNAL \Mux244~38_combout\ : std_logic;
SIGNAL \HD[1][5][11]~q\ : std_logic;
SIGNAL \HD[1][7][11]~q\ : std_logic;
SIGNAL \HD[1][4][11]~q\ : std_logic;
SIGNAL \HD[1][6][11]~q\ : std_logic;
SIGNAL \Mux244~39_combout\ : std_logic;
SIGNAL \Mux244~40_combout\ : std_logic;
SIGNAL \Mux244~41_combout\ : std_logic;
SIGNAL \Mux244~42_combout\ : std_logic;
SIGNAL \Mux244~45_combout\ : std_logic;
SIGNAL \Mux244~64_combout\ : std_logic;
SIGNAL \data_write[12]~input_o\ : std_logic;
SIGNAL \HD[5][4][12]~q\ : std_logic;
SIGNAL \HD[5][5][12]~feeder_combout\ : std_logic;
SIGNAL \HD[5][5][12]~q\ : std_logic;
SIGNAL \Mux243~15_combout\ : std_logic;
SIGNAL \HD[5][7][12]~q\ : std_logic;
SIGNAL \HD[5][6][12]~q\ : std_logic;
SIGNAL \Mux243~16_combout\ : std_logic;
SIGNAL \HD[4][5][12]~q\ : std_logic;
SIGNAL \HD[4][7][12]~q\ : std_logic;
SIGNAL \HD[4][4][12]~q\ : std_logic;
SIGNAL \HD[4][6][12]~feeder_combout\ : std_logic;
SIGNAL \HD[4][6][12]~q\ : std_logic;
SIGNAL \Mux243~0_combout\ : std_logic;
SIGNAL \Mux243~1_combout\ : std_logic;
SIGNAL \HD[5][8][12]~q\ : std_logic;
SIGNAL \HD[5][10][12]~q\ : std_logic;
SIGNAL \Mux243~2_combout\ : std_logic;
SIGNAL \HD[5][11][12]~q\ : std_logic;
SIGNAL \HD[5][9][12]~q\ : std_logic;
SIGNAL \Mux243~3_combout\ : std_logic;
SIGNAL \HD[5][2][12]~feeder_combout\ : std_logic;
SIGNAL \HD[5][2][12]~q\ : std_logic;
SIGNAL \HD[5][3][12]~q\ : std_logic;
SIGNAL \HD[5][1][12]~q\ : std_logic;
SIGNAL \HD[5][0][12]~q\ : std_logic;
SIGNAL \Mux243~4_combout\ : std_logic;
SIGNAL \Mux243~5_combout\ : std_logic;
SIGNAL \Mux243~6_combout\ : std_logic;
SIGNAL \HD[5][13][12]~q\ : std_logic;
SIGNAL \HD[5][12][12]~feeder_combout\ : std_logic;
SIGNAL \HD[5][12][12]~q\ : std_logic;
SIGNAL \Mux243~7_combout\ : std_logic;
SIGNAL \HD[4][2][12]~q\ : std_logic;
SIGNAL \HD[4][0][12]~q\ : std_logic;
SIGNAL \Mux243~10_combout\ : std_logic;
SIGNAL \HD[4][3][12]~q\ : std_logic;
SIGNAL \HD[4][1][12]~feeder_combout\ : std_logic;
SIGNAL \HD[4][1][12]~q\ : std_logic;
SIGNAL \Mux243~11_combout\ : std_logic;
SIGNAL \HD[4][12][12]~q\ : std_logic;
SIGNAL \Mux243~12_combout\ : std_logic;
SIGNAL \HD[4][13][12]~q\ : std_logic;
SIGNAL \HD[4][10][12]~q\ : std_logic;
SIGNAL \HD[4][11][12]~q\ : std_logic;
SIGNAL \HD[4][8][12]~q\ : std_logic;
SIGNAL \HD[4][9][12]~q\ : std_logic;
SIGNAL \Mux243~8_combout\ : std_logic;
SIGNAL \Mux243~9_combout\ : std_logic;
SIGNAL \Mux243~13_combout\ : std_logic;
SIGNAL \Mux243~14_combout\ : std_logic;
SIGNAL \Mux243~17_combout\ : std_logic;
SIGNAL \HD[1][0][12]~q\ : std_logic;
SIGNAL \HD[1][1][12]~q\ : std_logic;
SIGNAL \Mux243~26_combout\ : std_logic;
SIGNAL \HD[1][3][12]~q\ : std_logic;
SIGNAL \HD[1][2][12]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][12]~q\ : std_logic;
SIGNAL \Mux243~27_combout\ : std_logic;
SIGNAL \HD[1][9][12]~q\ : std_logic;
SIGNAL \HD[1][11][12]~q\ : std_logic;
SIGNAL \HD[1][8][12]~q\ : std_logic;
SIGNAL \HD[1][10][12]~q\ : std_logic;
SIGNAL \Mux243~24_combout\ : std_logic;
SIGNAL \Mux243~25_combout\ : std_logic;
SIGNAL \Mux243~28_combout\ : std_logic;
SIGNAL \HD[1][13][12]~q\ : std_logic;
SIGNAL \HD[1][12][12]~q\ : std_logic;
SIGNAL \Mux243~29_combout\ : std_logic;
SIGNAL \HD[1][5][12]~q\ : std_logic;
SIGNAL \HD[1][4][12]~q\ : std_logic;
SIGNAL \Mux243~39_combout\ : std_logic;
SIGNAL \HD[1][7][12]~q\ : std_logic;
SIGNAL \HD[1][6][12]~q\ : std_logic;
SIGNAL \Mux243~40_combout\ : std_logic;
SIGNAL \HD[0][9][12]~q\ : std_logic;
SIGNAL \HD[0][8][12]~q\ : std_logic;
SIGNAL \Mux243~32_combout\ : std_logic;
SIGNAL \HD[0][11][12]~q\ : std_logic;
SIGNAL \HD[0][10][12]~q\ : std_logic;
SIGNAL \Mux243~33_combout\ : std_logic;
SIGNAL \HD[0][13][12]~q\ : std_logic;
SIGNAL \HD[0][12][12]~q\ : std_logic;
SIGNAL \HD~37_combout\ : std_logic;
SIGNAL \HD[0][1][12]~q\ : std_logic;
SIGNAL \HD[0][3][12]~q\ : std_logic;
SIGNAL \HD~39_combout\ : std_logic;
SIGNAL \HD[0][0][12]~q\ : std_logic;
SIGNAL \HD~38_combout\ : std_logic;
SIGNAL \HD[0][2][12]~q\ : std_logic;
SIGNAL \Mux243~34_combout\ : std_logic;
SIGNAL \Mux243~35_combout\ : std_logic;
SIGNAL \Mux243~36_combout\ : std_logic;
SIGNAL \Mux243~37_combout\ : std_logic;
SIGNAL \HD[0][6][12]~q\ : std_logic;
SIGNAL \HD[0][4][12]~q\ : std_logic;
SIGNAL \Mux243~30_combout\ : std_logic;
SIGNAL \HD[0][7][12]~q\ : std_logic;
SIGNAL \HD[0][5][12]~q\ : std_logic;
SIGNAL \Mux243~31_combout\ : std_logic;
SIGNAL \Mux243~38_combout\ : std_logic;
SIGNAL \Mux243~41_combout\ : std_logic;
SIGNAL \HD[6][0][12]~q\ : std_logic;
SIGNAL \HD[6][2][12]~q\ : std_logic;
SIGNAL \Mux243~20_combout\ : std_logic;
SIGNAL \HD[6][3][12]~q\ : std_logic;
SIGNAL \HD[6][1][12]~q\ : std_logic;
SIGNAL \Mux243~21_combout\ : std_logic;
SIGNAL \HD[6][12][12]~q\ : std_logic;
SIGNAL \Mux243~22_combout\ : std_logic;
SIGNAL \HD[6][13][12]~q\ : std_logic;
SIGNAL \HD[6][10][12]~q\ : std_logic;
SIGNAL \HD[6][11][12]~q\ : std_logic;
SIGNAL \HD[6][9][12]~feeder_combout\ : std_logic;
SIGNAL \HD[6][9][12]~q\ : std_logic;
SIGNAL \HD[6][8][12]~q\ : std_logic;
SIGNAL \Mux243~18_combout\ : std_logic;
SIGNAL \Mux243~19_combout\ : std_logic;
SIGNAL \Mux243~23_combout\ : std_logic;
SIGNAL \Mux243~42_combout\ : std_logic;
SIGNAL \HD[6][5][12]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][12]~q\ : std_logic;
SIGNAL \HD[6][7][12]~q\ : std_logic;
SIGNAL \HD[6][4][12]~q\ : std_logic;
SIGNAL \HD[6][6][12]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][12]~q\ : std_logic;
SIGNAL \Mux243~43_combout\ : std_logic;
SIGNAL \Mux243~44_combout\ : std_logic;
SIGNAL \Mux243~45_combout\ : std_logic;
SIGNAL \HD[3][8][12]~q\ : std_logic;
SIGNAL \HD[3][9][12]~q\ : std_logic;
SIGNAL \Mux243~46_combout\ : std_logic;
SIGNAL \HD[3][11][12]~q\ : std_logic;
SIGNAL \HD[3][10][12]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][12]~q\ : std_logic;
SIGNAL \Mux243~47_combout\ : std_logic;
SIGNAL \HD[3][13][12]~q\ : std_logic;
SIGNAL \HD[3][12][12]~q\ : std_logic;
SIGNAL \HD[3][1][12]~q\ : std_logic;
SIGNAL \HD[3][3][12]~q\ : std_logic;
SIGNAL \HD[3][2][12]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][12]~q\ : std_logic;
SIGNAL \HD[3][0][12]~q\ : std_logic;
SIGNAL \Mux243~48_combout\ : std_logic;
SIGNAL \Mux243~49_combout\ : std_logic;
SIGNAL \Mux243~50_combout\ : std_logic;
SIGNAL \Mux243~51_combout\ : std_logic;
SIGNAL \HD[3][4][12]~q\ : std_logic;
SIGNAL \HD[3][6][12]~q\ : std_logic;
SIGNAL \Mux243~61_combout\ : std_logic;
SIGNAL \HD[3][7][12]~q\ : std_logic;
SIGNAL \HD[3][5][12]~feeder_combout\ : std_logic;
SIGNAL \HD[3][5][12]~q\ : std_logic;
SIGNAL \Mux243~62_combout\ : std_logic;
SIGNAL \HD[2][6][12]~q\ : std_logic;
SIGNAL \HD[2][7][12]~q\ : std_logic;
SIGNAL \HD[2][4][12]~q\ : std_logic;
SIGNAL \HD[2][5][12]~q\ : std_logic;
SIGNAL \Mux243~52_combout\ : std_logic;
SIGNAL \Mux243~53_combout\ : std_logic;
SIGNAL \HD[2][0][12]~q\ : std_logic;
SIGNAL \HD[2][1][12]~q\ : std_logic;
SIGNAL \Mux243~56_combout\ : std_logic;
SIGNAL \HD[2][3][12]~q\ : std_logic;
SIGNAL \HD[2][2][12]~q\ : std_logic;
SIGNAL \Mux243~57_combout\ : std_logic;
SIGNAL \HD[2][9][12]~feeder_combout\ : std_logic;
SIGNAL \HD[2][9][12]~q\ : std_logic;
SIGNAL \HD[2][11][12]~q\ : std_logic;
SIGNAL \HD[2][8][12]~q\ : std_logic;
SIGNAL \HD[2][10][12]~q\ : std_logic;
SIGNAL \Mux243~54_combout\ : std_logic;
SIGNAL \Mux243~55_combout\ : std_logic;
SIGNAL \Mux243~58_combout\ : std_logic;
SIGNAL \HD[2][13][12]~q\ : std_logic;
SIGNAL \HD[2][12][12]~q\ : std_logic;
SIGNAL \Mux243~59_combout\ : std_logic;
SIGNAL \Mux243~60_combout\ : std_logic;
SIGNAL \Mux243~63_combout\ : std_logic;
SIGNAL \Mux243~64_combout\ : std_logic;
SIGNAL \data_write[13]~input_o\ : std_logic;
SIGNAL \HD[6][4][13]~q\ : std_logic;
SIGNAL \HD[6][5][13]~q\ : std_logic;
SIGNAL \Mux242~43_combout\ : std_logic;
SIGNAL \HD[6][6][13]~q\ : std_logic;
SIGNAL \HD[6][7][13]~q\ : std_logic;
SIGNAL \Mux242~44_combout\ : std_logic;
SIGNAL \HD[6][12][13]~q\ : std_logic;
SIGNAL \HD[6][13][13]~q\ : std_logic;
SIGNAL \HD[6][2][13]~feeder_combout\ : std_logic;
SIGNAL \HD[6][2][13]~q\ : std_logic;
SIGNAL \HD[6][3][13]~q\ : std_logic;
SIGNAL \HD[6][1][13]~q\ : std_logic;
SIGNAL \HD[6][0][13]~q\ : std_logic;
SIGNAL \Mux242~2_combout\ : std_logic;
SIGNAL \Mux242~3_combout\ : std_logic;
SIGNAL \HD[6][9][13]~q\ : std_logic;
SIGNAL \HD[6][11][13]~q\ : std_logic;
SIGNAL \HD[6][10][13]~q\ : std_logic;
SIGNAL \HD[6][8][13]~q\ : std_logic;
SIGNAL \Mux242~0_combout\ : std_logic;
SIGNAL \Mux242~1_combout\ : std_logic;
SIGNAL \Mux242~4_combout\ : std_logic;
SIGNAL \Mux242~5_combout\ : std_logic;
SIGNAL \HD[5][5][13]~q\ : std_logic;
SIGNAL \HD[5][7][13]~q\ : std_logic;
SIGNAL \HD[5][4][13]~q\ : std_logic;
SIGNAL \HD[5][6][13]~q\ : std_logic;
SIGNAL \Mux242~21_combout\ : std_logic;
SIGNAL \Mux242~22_combout\ : std_logic;
SIGNAL \HD[5][0][13]~q\ : std_logic;
SIGNAL \HD[5][2][13]~q\ : std_logic;
SIGNAL \Mux242~8_combout\ : std_logic;
SIGNAL \HD[5][1][13]~q\ : std_logic;
SIGNAL \HD[5][3][13]~q\ : std_logic;
SIGNAL \Mux242~9_combout\ : std_logic;
SIGNAL \HD[5][12][13]~q\ : std_logic;
SIGNAL \Mux242~10_combout\ : std_logic;
SIGNAL \HD[5][8][13]~q\ : std_logic;
SIGNAL \HD[5][9][13]~q\ : std_logic;
SIGNAL \Mux242~6_combout\ : std_logic;
SIGNAL \HD[5][11][13]~q\ : std_logic;
SIGNAL \HD[5][10][13]~q\ : std_logic;
SIGNAL \Mux242~7_combout\ : std_logic;
SIGNAL \HD[5][13][13]~q\ : std_logic;
SIGNAL \Mux242~11_combout\ : std_logic;
SIGNAL \HD[4][4][13]~q\ : std_logic;
SIGNAL \HD[4][5][13]~q\ : std_logic;
SIGNAL \Mux242~12_combout\ : std_logic;
SIGNAL \HD[4][7][13]~q\ : std_logic;
SIGNAL \HD[4][6][13]~q\ : std_logic;
SIGNAL \Mux242~13_combout\ : std_logic;
SIGNAL \HD[4][8][13]~q\ : std_logic;
SIGNAL \HD[4][10][13]~q\ : std_logic;
SIGNAL \Mux242~14_combout\ : std_logic;
SIGNAL \HD[4][11][13]~q\ : std_logic;
SIGNAL \HD[4][9][13]~q\ : std_logic;
SIGNAL \Mux242~15_combout\ : std_logic;
SIGNAL \HD[4][2][13]~feeder_combout\ : std_logic;
SIGNAL \HD[4][2][13]~q\ : std_logic;
SIGNAL \HD[4][3][13]~q\ : std_logic;
SIGNAL \HD[4][1][13]~q\ : std_logic;
SIGNAL \HD[4][0][13]~q\ : std_logic;
SIGNAL \Mux242~16_combout\ : std_logic;
SIGNAL \Mux242~17_combout\ : std_logic;
SIGNAL \Mux242~18_combout\ : std_logic;
SIGNAL \HD[4][13][13]~q\ : std_logic;
SIGNAL \HD[4][12][13]~feeder_combout\ : std_logic;
SIGNAL \HD[4][12][13]~q\ : std_logic;
SIGNAL \Mux242~19_combout\ : std_logic;
SIGNAL \Mux242~20_combout\ : std_logic;
SIGNAL \Mux242~23_combout\ : std_logic;
SIGNAL \HD[0][12][13]~q\ : std_logic;
SIGNAL \HD[0][13][13]~q\ : std_logic;
SIGNAL \HD[0][10][13]~q\ : std_logic;
SIGNAL \HD[0][8][13]~q\ : std_logic;
SIGNAL \Mux242~32_combout\ : std_logic;
SIGNAL \HD[0][9][13]~q\ : std_logic;
SIGNAL \HD[0][11][13]~q\ : std_logic;
SIGNAL \Mux242~33_combout\ : std_logic;
SIGNAL \HD~40_combout\ : std_logic;
SIGNAL \HD[0][2][13]~q\ : std_logic;
SIGNAL \HD[0][3][13]~q\ : std_logic;
SIGNAL \HD~42_combout\ : std_logic;
SIGNAL \HD[0][0][13]~q\ : std_logic;
SIGNAL \HD~41_combout\ : std_logic;
SIGNAL \HD[0][1][13]~q\ : std_logic;
SIGNAL \Mux242~34_combout\ : std_logic;
SIGNAL \Mux242~35_combout\ : std_logic;
SIGNAL \Mux242~36_combout\ : std_logic;
SIGNAL \Mux242~37_combout\ : std_logic;
SIGNAL \HD[1][9][13]~feeder_combout\ : std_logic;
SIGNAL \HD[1][9][13]~q\ : std_logic;
SIGNAL \HD[1][8][13]~q\ : std_logic;
SIGNAL \Mux242~26_combout\ : std_logic;
SIGNAL \HD[1][11][13]~q\ : std_logic;
SIGNAL \HD[1][10][13]~q\ : std_logic;
SIGNAL \Mux242~27_combout\ : std_logic;
SIGNAL \HD[1][12][13]~q\ : std_logic;
SIGNAL \HD[1][1][13]~q\ : std_logic;
SIGNAL \HD[1][3][13]~q\ : std_logic;
SIGNAL \HD[1][0][13]~q\ : std_logic;
SIGNAL \HD[1][2][13]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][13]~q\ : std_logic;
SIGNAL \Mux242~28_combout\ : std_logic;
SIGNAL \Mux242~29_combout\ : std_logic;
SIGNAL \Mux242~30_combout\ : std_logic;
SIGNAL \HD[1][13][13]~q\ : std_logic;
SIGNAL \Mux242~31_combout\ : std_logic;
SIGNAL \Mux242~38_combout\ : std_logic;
SIGNAL \HD[0][4][13]~q\ : std_logic;
SIGNAL \HD[0][5][13]~feeder_combout\ : std_logic;
SIGNAL \HD[0][5][13]~q\ : std_logic;
SIGNAL \Mux242~24_combout\ : std_logic;
SIGNAL \HD[0][7][13]~q\ : std_logic;
SIGNAL \HD[0][6][13]~q\ : std_logic;
SIGNAL \Mux242~25_combout\ : std_logic;
SIGNAL \HD[1][4][13]~q\ : std_logic;
SIGNAL \HD[1][6][13]~q\ : std_logic;
SIGNAL \Mux242~39_combout\ : std_logic;
SIGNAL \HD[1][7][13]~q\ : std_logic;
SIGNAL \HD[1][5][13]~q\ : std_logic;
SIGNAL \Mux242~40_combout\ : std_logic;
SIGNAL \Mux242~41_combout\ : std_logic;
SIGNAL \Mux242~42_combout\ : std_logic;
SIGNAL \Mux242~45_combout\ : std_logic;
SIGNAL \HD[2][5][13]~feeder_combout\ : std_logic;
SIGNAL \HD[2][5][13]~q\ : std_logic;
SIGNAL \HD[2][7][13]~q\ : std_logic;
SIGNAL \HD[2][4][13]~q\ : std_logic;
SIGNAL \HD[2][6][13]~q\ : std_logic;
SIGNAL \Mux242~46_combout\ : std_logic;
SIGNAL \Mux242~47_combout\ : std_logic;
SIGNAL \HD[2][8][13]~q\ : std_logic;
SIGNAL \HD[2][9][13]~q\ : std_logic;
SIGNAL \Mux242~54_combout\ : std_logic;
SIGNAL \HD[2][11][13]~q\ : std_logic;
SIGNAL \HD[2][10][13]~q\ : std_logic;
SIGNAL \Mux242~55_combout\ : std_logic;
SIGNAL \HD[2][13][13]~q\ : std_logic;
SIGNAL \HD[2][12][13]~q\ : std_logic;
SIGNAL \HD[2][0][13]~q\ : std_logic;
SIGNAL \HD[2][2][13]~q\ : std_logic;
SIGNAL \Mux242~56_combout\ : std_logic;
SIGNAL \HD[2][3][13]~q\ : std_logic;
SIGNAL \HD[2][1][13]~q\ : std_logic;
SIGNAL \Mux242~57_combout\ : std_logic;
SIGNAL \Mux242~58_combout\ : std_logic;
SIGNAL \Mux242~59_combout\ : std_logic;
SIGNAL \HD[3][12][13]~q\ : std_logic;
SIGNAL \HD[3][13][13]~q\ : std_logic;
SIGNAL \HD[3][2][13]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][13]~q\ : std_logic;
SIGNAL \HD[3][1][13]~q\ : std_logic;
SIGNAL \HD[3][0][13]~q\ : std_logic;
SIGNAL \Mux242~50_combout\ : std_logic;
SIGNAL \HD[3][3][13]~q\ : std_logic;
SIGNAL \Mux242~51_combout\ : std_logic;
SIGNAL \HD[3][8][13]~q\ : std_logic;
SIGNAL \HD[3][10][13]~q\ : std_logic;
SIGNAL \Mux242~48_combout\ : std_logic;
SIGNAL \HD[3][11][13]~q\ : std_logic;
SIGNAL \HD[3][9][13]~q\ : std_logic;
SIGNAL \Mux242~49_combout\ : std_logic;
SIGNAL \Mux242~52_combout\ : std_logic;
SIGNAL \Mux242~53_combout\ : std_logic;
SIGNAL \Mux242~60_combout\ : std_logic;
SIGNAL \HD[3][6][13]~q\ : std_logic;
SIGNAL \HD[3][7][13]~q\ : std_logic;
SIGNAL \HD[3][5][13]~feeder_combout\ : std_logic;
SIGNAL \HD[3][5][13]~q\ : std_logic;
SIGNAL \HD[3][4][13]~q\ : std_logic;
SIGNAL \Mux242~61_combout\ : std_logic;
SIGNAL \Mux242~62_combout\ : std_logic;
SIGNAL \Mux242~63_combout\ : std_logic;
SIGNAL \Mux242~64_combout\ : std_logic;
SIGNAL \data_write[14]~input_o\ : std_logic;
SIGNAL \HD[2][0][14]~q\ : std_logic;
SIGNAL \HD[2][1][14]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][14]~q\ : std_logic;
SIGNAL \Mux241~56_combout\ : std_logic;
SIGNAL \HD[2][3][14]~q\ : std_logic;
SIGNAL \HD[2][2][14]~q\ : std_logic;
SIGNAL \Mux241~57_combout\ : std_logic;
SIGNAL \HD[2][8][14]~q\ : std_logic;
SIGNAL \HD[2][10][14]~q\ : std_logic;
SIGNAL \Mux241~54_combout\ : std_logic;
SIGNAL \HD[2][11][14]~q\ : std_logic;
SIGNAL \HD[2][9][14]~q\ : std_logic;
SIGNAL \Mux241~55_combout\ : std_logic;
SIGNAL \Mux241~58_combout\ : std_logic;
SIGNAL \HD[2][13][14]~q\ : std_logic;
SIGNAL \HD[2][12][14]~q\ : std_logic;
SIGNAL \Mux241~59_combout\ : std_logic;
SIGNAL \HD[2][4][14]~q\ : std_logic;
SIGNAL \HD[2][5][14]~q\ : std_logic;
SIGNAL \Mux241~52_combout\ : std_logic;
SIGNAL \HD[2][7][14]~q\ : std_logic;
SIGNAL \HD[2][6][14]~feeder_combout\ : std_logic;
SIGNAL \HD[2][6][14]~q\ : std_logic;
SIGNAL \Mux241~53_combout\ : std_logic;
SIGNAL \Mux241~60_combout\ : std_logic;
SIGNAL \HD[3][4][14]~q\ : std_logic;
SIGNAL \HD[3][6][14]~q\ : std_logic;
SIGNAL \Mux241~61_combout\ : std_logic;
SIGNAL \HD[3][7][14]~q\ : std_logic;
SIGNAL \HD[3][5][14]~feeder_combout\ : std_logic;
SIGNAL \HD[3][5][14]~q\ : std_logic;
SIGNAL \Mux241~62_combout\ : std_logic;
SIGNAL \HD[3][8][14]~q\ : std_logic;
SIGNAL \HD[3][9][14]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][14]~q\ : std_logic;
SIGNAL \Mux241~46_combout\ : std_logic;
SIGNAL \HD[3][11][14]~q\ : std_logic;
SIGNAL \HD[3][10][14]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][14]~q\ : std_logic;
SIGNAL \Mux241~47_combout\ : std_logic;
SIGNAL \HD[3][12][14]~q\ : std_logic;
SIGNAL \HD[3][1][14]~q\ : std_logic;
SIGNAL \HD[3][3][14]~q\ : std_logic;
SIGNAL \HD[3][0][14]~q\ : std_logic;
SIGNAL \HD[3][2][14]~q\ : std_logic;
SIGNAL \Mux241~48_combout\ : std_logic;
SIGNAL \Mux241~49_combout\ : std_logic;
SIGNAL \Mux241~50_combout\ : std_logic;
SIGNAL \HD[3][13][14]~q\ : std_logic;
SIGNAL \Mux241~51_combout\ : std_logic;
SIGNAL \Mux241~63_combout\ : std_logic;
SIGNAL \HD[6][12][14]~q\ : std_logic;
SIGNAL \HD[6][2][14]~q\ : std_logic;
SIGNAL \HD[6][0][14]~q\ : std_logic;
SIGNAL \Mux241~20_combout\ : std_logic;
SIGNAL \HD[6][3][14]~q\ : std_logic;
SIGNAL \HD[6][1][14]~q\ : std_logic;
SIGNAL \Mux241~21_combout\ : std_logic;
SIGNAL \Mux241~22_combout\ : std_logic;
SIGNAL \HD[6][13][14]~q\ : std_logic;
SIGNAL \HD[6][10][14]~q\ : std_logic;
SIGNAL \HD[6][11][14]~q\ : std_logic;
SIGNAL \HD[6][8][14]~q\ : std_logic;
SIGNAL \HD[6][9][14]~q\ : std_logic;
SIGNAL \Mux241~18_combout\ : std_logic;
SIGNAL \Mux241~19_combout\ : std_logic;
SIGNAL \Mux241~23_combout\ : std_logic;
SIGNAL \HD[0][4][14]~q\ : std_logic;
SIGNAL \HD[0][6][14]~q\ : std_logic;
SIGNAL \Mux241~30_combout\ : std_logic;
SIGNAL \HD[0][7][14]~q\ : std_logic;
SIGNAL \HD[0][5][14]~q\ : std_logic;
SIGNAL \Mux241~31_combout\ : std_logic;
SIGNAL \HD[0][9][14]~q\ : std_logic;
SIGNAL \HD[0][8][14]~q\ : std_logic;
SIGNAL \Mux241~32_combout\ : std_logic;
SIGNAL \HD[0][11][14]~q\ : std_logic;
SIGNAL \HD[0][10][14]~q\ : std_logic;
SIGNAL \Mux241~33_combout\ : std_logic;
SIGNAL \HD[0][13][14]~q\ : std_logic;
SIGNAL \HD[0][12][14]~q\ : std_logic;
SIGNAL \HD~43_combout\ : std_logic;
SIGNAL \HD[0][1][14]~q\ : std_logic;
SIGNAL \HD[0][3][14]~q\ : std_logic;
SIGNAL \HD~44_combout\ : std_logic;
SIGNAL \HD[0][2][14]~q\ : std_logic;
SIGNAL \HD~45_combout\ : std_logic;
SIGNAL \HD[0][0][14]~q\ : std_logic;
SIGNAL \Mux241~34_combout\ : std_logic;
SIGNAL \Mux241~35_combout\ : std_logic;
SIGNAL \Mux241~36_combout\ : std_logic;
SIGNAL \Mux241~37_combout\ : std_logic;
SIGNAL \Mux241~38_combout\ : std_logic;
SIGNAL \HD[1][12][14]~feeder_combout\ : std_logic;
SIGNAL \HD[1][12][14]~q\ : std_logic;
SIGNAL \HD[1][13][14]~q\ : std_logic;
SIGNAL \HD[1][8][14]~q\ : std_logic;
SIGNAL \HD[1][10][14]~q\ : std_logic;
SIGNAL \Mux241~24_combout\ : std_logic;
SIGNAL \HD[1][9][14]~q\ : std_logic;
SIGNAL \HD[1][11][14]~q\ : std_logic;
SIGNAL \Mux241~25_combout\ : std_logic;
SIGNAL \HD[1][2][14]~q\ : std_logic;
SIGNAL \HD[1][3][14]~q\ : std_logic;
SIGNAL \HD[1][0][14]~q\ : std_logic;
SIGNAL \HD[1][1][14]~q\ : std_logic;
SIGNAL \Mux241~26_combout\ : std_logic;
SIGNAL \Mux241~27_combout\ : std_logic;
SIGNAL \Mux241~28_combout\ : std_logic;
SIGNAL \Mux241~29_combout\ : std_logic;
SIGNAL \HD[1][4][14]~q\ : std_logic;
SIGNAL \HD[1][5][14]~q\ : std_logic;
SIGNAL \Mux241~39_combout\ : std_logic;
SIGNAL \HD[1][7][14]~q\ : std_logic;
SIGNAL \HD[1][6][14]~q\ : std_logic;
SIGNAL \Mux241~40_combout\ : std_logic;
SIGNAL \Mux241~41_combout\ : std_logic;
SIGNAL \Mux241~42_combout\ : std_logic;
SIGNAL \HD[6][4][14]~q\ : std_logic;
SIGNAL \HD[6][6][14]~q\ : std_logic;
SIGNAL \Mux241~43_combout\ : std_logic;
SIGNAL \HD[6][7][14]~q\ : std_logic;
SIGNAL \HD[6][5][14]~q\ : std_logic;
SIGNAL \Mux241~44_combout\ : std_logic;
SIGNAL \HD[4][5][14]~q\ : std_logic;
SIGNAL \HD[4][7][14]~q\ : std_logic;
SIGNAL \HD[4][4][14]~q\ : std_logic;
SIGNAL \HD[4][6][14]~q\ : std_logic;
SIGNAL \Mux241~0_combout\ : std_logic;
SIGNAL \Mux241~1_combout\ : std_logic;
SIGNAL \HD[5][6][14]~q\ : std_logic;
SIGNAL \HD[5][7][14]~q\ : std_logic;
SIGNAL \HD[5][5][14]~q\ : std_logic;
SIGNAL \HD[5][4][14]~q\ : std_logic;
SIGNAL \Mux241~15_combout\ : std_logic;
SIGNAL \Mux241~16_combout\ : std_logic;
SIGNAL \HD[5][2][14]~q\ : std_logic;
SIGNAL \HD[5][3][14]~q\ : std_logic;
SIGNAL \HD[5][1][14]~q\ : std_logic;
SIGNAL \HD[5][0][14]~q\ : std_logic;
SIGNAL \Mux241~4_combout\ : std_logic;
SIGNAL \Mux241~5_combout\ : std_logic;
SIGNAL \HD[5][9][14]~q\ : std_logic;
SIGNAL \HD[5][11][14]~q\ : std_logic;
SIGNAL \HD[5][8][14]~q\ : std_logic;
SIGNAL \HD[5][10][14]~q\ : std_logic;
SIGNAL \Mux241~2_combout\ : std_logic;
SIGNAL \Mux241~3_combout\ : std_logic;
SIGNAL \Mux241~6_combout\ : std_logic;
SIGNAL \HD[5][13][14]~q\ : std_logic;
SIGNAL \HD[5][12][14]~q\ : std_logic;
SIGNAL \Mux241~7_combout\ : std_logic;
SIGNAL \HD[4][10][14]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][14]~q\ : std_logic;
SIGNAL \HD[4][8][14]~q\ : std_logic;
SIGNAL \HD[4][9][14]~q\ : std_logic;
SIGNAL \Mux241~8_combout\ : std_logic;
SIGNAL \HD[4][11][14]~q\ : std_logic;
SIGNAL \Mux241~9_combout\ : std_logic;
SIGNAL \HD[4][0][14]~q\ : std_logic;
SIGNAL \HD[4][2][14]~q\ : std_logic;
SIGNAL \Mux241~10_combout\ : std_logic;
SIGNAL \HD[4][3][14]~q\ : std_logic;
SIGNAL \HD[4][1][14]~q\ : std_logic;
SIGNAL \Mux241~11_combout\ : std_logic;
SIGNAL \HD[4][12][14]~q\ : std_logic;
SIGNAL \Mux241~12_combout\ : std_logic;
SIGNAL \HD[4][13][14]~q\ : std_logic;
SIGNAL \Mux241~13_combout\ : std_logic;
SIGNAL \Mux241~14_combout\ : std_logic;
SIGNAL \Mux241~17_combout\ : std_logic;
SIGNAL \Mux241~45_combout\ : std_logic;
SIGNAL \Mux241~64_combout\ : std_logic;
SIGNAL \data_write[15]~input_o\ : std_logic;
SIGNAL \HD[6][4][15]~q\ : std_logic;
SIGNAL \HD[6][5][15]~q\ : std_logic;
SIGNAL \Mux240~48_combout\ : std_logic;
SIGNAL \HD[6][6][15]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][15]~q\ : std_logic;
SIGNAL \HD[6][7][15]~q\ : std_logic;
SIGNAL \Mux240~49_combout\ : std_logic;
SIGNAL \HD[5][4][15]~q\ : std_logic;
SIGNAL \HD[5][6][15]~q\ : std_logic;
SIGNAL \Mux240~26_combout\ : std_logic;
SIGNAL \HD[5][5][15]~q\ : std_logic;
SIGNAL \HD[5][7][15]~q\ : std_logic;
SIGNAL \Mux240~27_combout\ : std_logic;
SIGNAL \HD[5][9][15]~q\ : std_logic;
SIGNAL \HD[5][8][15]~q\ : std_logic;
SIGNAL \Mux240~11_combout\ : std_logic;
SIGNAL \HD[5][11][15]~q\ : std_logic;
SIGNAL \HD[5][10][15]~q\ : std_logic;
SIGNAL \Mux240~12_combout\ : std_logic;
SIGNAL \HD[5][13][15]~q\ : std_logic;
SIGNAL \HD[5][12][15]~q\ : std_logic;
SIGNAL \HD[5][1][15]~q\ : std_logic;
SIGNAL \HD[5][3][15]~q\ : std_logic;
SIGNAL \HD[5][0][15]~q\ : std_logic;
SIGNAL \HD[5][2][15]~q\ : std_logic;
SIGNAL \Mux240~13_combout\ : std_logic;
SIGNAL \Mux240~14_combout\ : std_logic;
SIGNAL \Mux240~15_combout\ : std_logic;
SIGNAL \Mux240~16_combout\ : std_logic;
SIGNAL \HD[4][6][15]~feeder_combout\ : std_logic;
SIGNAL \HD[4][6][15]~q\ : std_logic;
SIGNAL \HD[4][4][15]~q\ : std_logic;
SIGNAL \HD[4][5][15]~q\ : std_logic;
SIGNAL \Mux240~17_combout\ : std_logic;
SIGNAL \HD[4][7][15]~q\ : std_logic;
SIGNAL \Mux240~18_combout\ : std_logic;
SIGNAL \HD[4][2][15]~q\ : std_logic;
SIGNAL \HD[4][3][15]~q\ : std_logic;
SIGNAL \HD[4][0][15]~q\ : std_logic;
SIGNAL \HD[4][1][15]~q\ : std_logic;
SIGNAL \Mux240~21_combout\ : std_logic;
SIGNAL \Mux240~22_combout\ : std_logic;
SIGNAL \HD[4][9][15]~q\ : std_logic;
SIGNAL \HD[4][11][15]~q\ : std_logic;
SIGNAL \HD[4][8][15]~q\ : std_logic;
SIGNAL \HD[4][10][15]~q\ : std_logic;
SIGNAL \Mux240~19_combout\ : std_logic;
SIGNAL \Mux240~20_combout\ : std_logic;
SIGNAL \Mux240~23_combout\ : std_logic;
SIGNAL \HD[4][13][15]~q\ : std_logic;
SIGNAL \HD[4][12][15]~feeder_combout\ : std_logic;
SIGNAL \HD[4][12][15]~q\ : std_logic;
SIGNAL \Mux240~24_combout\ : std_logic;
SIGNAL \Mux240~25_combout\ : std_logic;
SIGNAL \Mux240~28_combout\ : std_logic;
SIGNAL \HD[0][4][15]~q\ : std_logic;
SIGNAL \HD[0][5][15]~q\ : std_logic;
SIGNAL \Mux240~29_combout\ : std_logic;
SIGNAL \HD[0][7][15]~q\ : std_logic;
SIGNAL \HD[0][6][15]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][15]~q\ : std_logic;
SIGNAL \Mux240~30_combout\ : std_logic;
SIGNAL \HD[1][4][15]~q\ : std_logic;
SIGNAL \HD[1][6][15]~q\ : std_logic;
SIGNAL \Mux240~44_combout\ : std_logic;
SIGNAL \HD[1][7][15]~q\ : std_logic;
SIGNAL \HD[1][5][15]~q\ : std_logic;
SIGNAL \Mux240~45_combout\ : std_logic;
SIGNAL \HD[1][1][15]~q\ : std_logic;
SIGNAL \HD[1][3][15]~q\ : std_logic;
SIGNAL \HD[1][0][15]~q\ : std_logic;
SIGNAL \HD[1][2][15]~q\ : std_logic;
SIGNAL \Mux240~33_combout\ : std_logic;
SIGNAL \Mux240~34_combout\ : std_logic;
SIGNAL \HD[1][12][15]~q\ : std_logic;
SIGNAL \Mux240~35_combout\ : std_logic;
SIGNAL \HD[1][13][15]~q\ : std_logic;
SIGNAL \HD[1][8][15]~q\ : std_logic;
SIGNAL \HD[1][9][15]~q\ : std_logic;
SIGNAL \Mux240~31_combout\ : std_logic;
SIGNAL \HD[1][11][15]~q\ : std_logic;
SIGNAL \HD[1][10][15]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][15]~q\ : std_logic;
SIGNAL \Mux240~32_combout\ : std_logic;
SIGNAL \Mux240~36_combout\ : std_logic;
SIGNAL \HD~47_combout\ : std_logic;
SIGNAL \HD[0][1][15]~q\ : std_logic;
SIGNAL \HD~48_combout\ : std_logic;
SIGNAL \HD[0][0][15]~q\ : std_logic;
SIGNAL \Mux240~39_combout\ : std_logic;
SIGNAL \HD[0][3][15]~q\ : std_logic;
SIGNAL \HD~46_combout\ : std_logic;
SIGNAL \HD[0][2][15]~q\ : std_logic;
SIGNAL \Mux240~40_combout\ : std_logic;
SIGNAL \HD[0][8][15]~q\ : std_logic;
SIGNAL \HD[0][10][15]~q\ : std_logic;
SIGNAL \Mux240~37_combout\ : std_logic;
SIGNAL \HD[0][11][15]~q\ : std_logic;
SIGNAL \HD[0][9][15]~q\ : std_logic;
SIGNAL \Mux240~38_combout\ : std_logic;
SIGNAL \Mux240~41_combout\ : std_logic;
SIGNAL \HD[0][13][15]~q\ : std_logic;
SIGNAL \HD[0][12][15]~q\ : std_logic;
SIGNAL \Mux240~42_combout\ : std_logic;
SIGNAL \Mux240~43_combout\ : std_logic;
SIGNAL \Mux240~46_combout\ : std_logic;
SIGNAL \Mux240~47_combout\ : std_logic;
SIGNAL \HD[6][9][15]~q\ : std_logic;
SIGNAL \HD[6][11][15]~q\ : std_logic;
SIGNAL \HD[6][10][15]~q\ : std_logic;
SIGNAL \HD[6][8][15]~q\ : std_logic;
SIGNAL \Mux240~5_combout\ : std_logic;
SIGNAL \Mux240~6_combout\ : std_logic;
SIGNAL \HD[6][2][15]~q\ : std_logic;
SIGNAL \HD[6][3][15]~q\ : std_logic;
SIGNAL \HD[6][1][15]~q\ : std_logic;
SIGNAL \HD[6][0][15]~q\ : std_logic;
SIGNAL \Mux240~7_combout\ : std_logic;
SIGNAL \Mux240~8_combout\ : std_logic;
SIGNAL \Mux240~9_combout\ : std_logic;
SIGNAL \HD[6][13][15]~q\ : std_logic;
SIGNAL \HD[6][12][15]~q\ : std_logic;
SIGNAL \Mux240~10_combout\ : std_logic;
SIGNAL \Mux240~50_combout\ : std_logic;
SIGNAL \HD[3][5][15]~q\ : std_logic;
SIGNAL \HD[3][4][15]~q\ : std_logic;
SIGNAL \Mux240~66_combout\ : std_logic;
SIGNAL \HD[3][7][15]~q\ : std_logic;
SIGNAL \HD[3][6][15]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][15]~q\ : std_logic;
SIGNAL \Mux240~67_combout\ : std_logic;
SIGNAL \HD[2][10][15]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][15]~q\ : std_logic;
SIGNAL \HD[2][8][15]~q\ : std_logic;
SIGNAL \HD[2][9][15]~q\ : std_logic;
SIGNAL \Mux240~59_combout\ : std_logic;
SIGNAL \HD[2][11][15]~q\ : std_logic;
SIGNAL \Mux240~60_combout\ : std_logic;
SIGNAL \HD[2][13][15]~q\ : std_logic;
SIGNAL \HD[2][12][15]~q\ : std_logic;
SIGNAL \HD[2][1][15]~q\ : std_logic;
SIGNAL \HD[2][3][15]~q\ : std_logic;
SIGNAL \HD[2][0][15]~q\ : std_logic;
SIGNAL \HD[2][2][15]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][15]~q\ : std_logic;
SIGNAL \Mux240~61_combout\ : std_logic;
SIGNAL \Mux240~62_combout\ : std_logic;
SIGNAL \Mux240~63_combout\ : std_logic;
SIGNAL \Mux240~64_combout\ : std_logic;
SIGNAL \HD[3][10][15]~q\ : std_logic;
SIGNAL \HD[3][8][15]~q\ : std_logic;
SIGNAL \Mux240~53_combout\ : std_logic;
SIGNAL \HD[3][11][15]~q\ : std_logic;
SIGNAL \HD[3][9][15]~q\ : std_logic;
SIGNAL \Mux240~54_combout\ : std_logic;
SIGNAL \HD[3][0][15]~q\ : std_logic;
SIGNAL \HD[3][1][15]~feeder_combout\ : std_logic;
SIGNAL \HD[3][1][15]~q\ : std_logic;
SIGNAL \Mux240~55_combout\ : std_logic;
SIGNAL \HD[3][3][15]~q\ : std_logic;
SIGNAL \HD[3][2][15]~q\ : std_logic;
SIGNAL \Mux240~56_combout\ : std_logic;
SIGNAL \Mux240~57_combout\ : std_logic;
SIGNAL \HD[3][13][15]~q\ : std_logic;
SIGNAL \HD[3][12][15]~q\ : std_logic;
SIGNAL \Mux240~58_combout\ : std_logic;
SIGNAL \Mux240~65_combout\ : std_logic;
SIGNAL \HD[2][5][15]~q\ : std_logic;
SIGNAL \HD[2][7][15]~q\ : std_logic;
SIGNAL \HD[2][6][15]~q\ : std_logic;
SIGNAL \HD[2][4][15]~q\ : std_logic;
SIGNAL \Mux240~51_combout\ : std_logic;
SIGNAL \Mux240~52_combout\ : std_logic;
SIGNAL \Mux240~68_combout\ : std_logic;
SIGNAL \Mux240~69_combout\ : std_logic;
SIGNAL \data_write[16]~input_o\ : std_logic;
SIGNAL \HD[2][6][16]~q\ : std_logic;
SIGNAL \HD[2][4][16]~q\ : std_logic;
SIGNAL \HD[2][5][16]~feeder_combout\ : std_logic;
SIGNAL \HD[2][5][16]~q\ : std_logic;
SIGNAL \Mux239~52_combout\ : std_logic;
SIGNAL \HD[2][7][16]~q\ : std_logic;
SIGNAL \Mux239~53_combout\ : std_logic;
SIGNAL \HD[2][0][16]~q\ : std_logic;
SIGNAL \HD[2][1][16]~q\ : std_logic;
SIGNAL \Mux239~56_combout\ : std_logic;
SIGNAL \HD[2][3][16]~q\ : std_logic;
SIGNAL \HD[2][2][16]~q\ : std_logic;
SIGNAL \Mux239~57_combout\ : std_logic;
SIGNAL \HD[2][9][16]~q\ : std_logic;
SIGNAL \HD[2][11][16]~q\ : std_logic;
SIGNAL \HD[2][8][16]~q\ : std_logic;
SIGNAL \HD[2][10][16]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][16]~q\ : std_logic;
SIGNAL \Mux239~54_combout\ : std_logic;
SIGNAL \Mux239~55_combout\ : std_logic;
SIGNAL \Mux239~58_combout\ : std_logic;
SIGNAL \HD[2][13][16]~q\ : std_logic;
SIGNAL \HD[2][12][16]~q\ : std_logic;
SIGNAL \Mux239~59_combout\ : std_logic;
SIGNAL \Mux239~60_combout\ : std_logic;
SIGNAL \HD[3][4][16]~q\ : std_logic;
SIGNAL \HD[3][6][16]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][16]~q\ : std_logic;
SIGNAL \Mux239~61_combout\ : std_logic;
SIGNAL \HD[3][7][16]~q\ : std_logic;
SIGNAL \HD[3][5][16]~q\ : std_logic;
SIGNAL \Mux239~62_combout\ : std_logic;
SIGNAL \HD[3][0][16]~q\ : std_logic;
SIGNAL \HD[3][2][16]~q\ : std_logic;
SIGNAL \Mux239~48_combout\ : std_logic;
SIGNAL \HD[3][3][16]~q\ : std_logic;
SIGNAL \HD[3][1][16]~q\ : std_logic;
SIGNAL \Mux239~49_combout\ : std_logic;
SIGNAL \HD[3][12][16]~q\ : std_logic;
SIGNAL \Mux239~50_combout\ : std_logic;
SIGNAL \HD[3][10][16]~q\ : std_logic;
SIGNAL \HD[3][11][16]~q\ : std_logic;
SIGNAL \HD[3][8][16]~q\ : std_logic;
SIGNAL \HD[3][9][16]~q\ : std_logic;
SIGNAL \Mux239~46_combout\ : std_logic;
SIGNAL \Mux239~47_combout\ : std_logic;
SIGNAL \HD[3][13][16]~q\ : std_logic;
SIGNAL \Mux239~51_combout\ : std_logic;
SIGNAL \Mux239~63_combout\ : std_logic;
SIGNAL \HD[6][6][16]~q\ : std_logic;
SIGNAL \HD[6][4][16]~q\ : std_logic;
SIGNAL \Mux239~43_combout\ : std_logic;
SIGNAL \HD[6][7][16]~q\ : std_logic;
SIGNAL \HD[6][5][16]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][16]~q\ : std_logic;
SIGNAL \Mux239~44_combout\ : std_logic;
SIGNAL \HD[6][12][16]~q\ : std_logic;
SIGNAL \HD[6][2][16]~q\ : std_logic;
SIGNAL \HD[6][0][16]~q\ : std_logic;
SIGNAL \Mux239~20_combout\ : std_logic;
SIGNAL \HD[6][1][16]~q\ : std_logic;
SIGNAL \HD[6][3][16]~q\ : std_logic;
SIGNAL \Mux239~21_combout\ : std_logic;
SIGNAL \Mux239~22_combout\ : std_logic;
SIGNAL \HD[6][8][16]~q\ : std_logic;
SIGNAL \HD[6][9][16]~q\ : std_logic;
SIGNAL \Mux239~18_combout\ : std_logic;
SIGNAL \HD[6][11][16]~q\ : std_logic;
SIGNAL \HD[6][10][16]~feeder_combout\ : std_logic;
SIGNAL \HD[6][10][16]~q\ : std_logic;
SIGNAL \Mux239~19_combout\ : std_logic;
SIGNAL \HD[6][13][16]~q\ : std_logic;
SIGNAL \Mux239~23_combout\ : std_logic;
SIGNAL \HD[1][12][16]~q\ : std_logic;
SIGNAL \HD[1][13][16]~q\ : std_logic;
SIGNAL \HD[1][1][16]~q\ : std_logic;
SIGNAL \HD[1][0][16]~q\ : std_logic;
SIGNAL \Mux239~26_combout\ : std_logic;
SIGNAL \HD[1][2][16]~q\ : std_logic;
SIGNAL \HD[1][3][16]~q\ : std_logic;
SIGNAL \Mux239~27_combout\ : std_logic;
SIGNAL \HD[1][10][16]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][16]~q\ : std_logic;
SIGNAL \HD[1][8][16]~q\ : std_logic;
SIGNAL \Mux239~24_combout\ : std_logic;
SIGNAL \HD[1][11][16]~q\ : std_logic;
SIGNAL \HD[1][9][16]~q\ : std_logic;
SIGNAL \Mux239~25_combout\ : std_logic;
SIGNAL \Mux239~28_combout\ : std_logic;
SIGNAL \Mux239~29_combout\ : std_logic;
SIGNAL \HD[0][5][16]~q\ : std_logic;
SIGNAL \HD[0][7][16]~q\ : std_logic;
SIGNAL \HD[0][4][16]~q\ : std_logic;
SIGNAL \HD[0][6][16]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][16]~q\ : std_logic;
SIGNAL \Mux239~30_combout\ : std_logic;
SIGNAL \Mux239~31_combout\ : std_logic;
SIGNAL \HD[0][12][16]~q\ : std_logic;
SIGNAL \HD~49_combout\ : std_logic;
SIGNAL \HD[0][1][16]~q\ : std_logic;
SIGNAL \HD[0][3][16]~q\ : std_logic;
SIGNAL \HD~50_combout\ : std_logic;
SIGNAL \HD[0][2][16]~q\ : std_logic;
SIGNAL \HD~51_combout\ : std_logic;
SIGNAL \HD[0][0][16]~q\ : std_logic;
SIGNAL \Mux239~34_combout\ : std_logic;
SIGNAL \Mux239~35_combout\ : std_logic;
SIGNAL \Mux239~36_combout\ : std_logic;
SIGNAL \HD[0][13][16]~q\ : std_logic;
SIGNAL \HD[0][8][16]~q\ : std_logic;
SIGNAL \HD[0][9][16]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][16]~q\ : std_logic;
SIGNAL \Mux239~32_combout\ : std_logic;
SIGNAL \HD[0][10][16]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][16]~q\ : std_logic;
SIGNAL \HD[0][11][16]~q\ : std_logic;
SIGNAL \Mux239~33_combout\ : std_logic;
SIGNAL \Mux239~37_combout\ : std_logic;
SIGNAL \Mux239~38_combout\ : std_logic;
SIGNAL \HD[1][4][16]~q\ : std_logic;
SIGNAL \HD[1][5][16]~q\ : std_logic;
SIGNAL \Mux239~39_combout\ : std_logic;
SIGNAL \HD[1][7][16]~q\ : std_logic;
SIGNAL \HD[1][6][16]~q\ : std_logic;
SIGNAL \Mux239~40_combout\ : std_logic;
SIGNAL \Mux239~41_combout\ : std_logic;
SIGNAL \Mux239~42_combout\ : std_logic;
SIGNAL \HD[5][12][16]~q\ : std_logic;
SIGNAL \HD[5][13][16]~q\ : std_logic;
SIGNAL \HD[5][2][16]~q\ : std_logic;
SIGNAL \HD[5][3][16]~q\ : std_logic;
SIGNAL \HD[5][1][16]~q\ : std_logic;
SIGNAL \HD[5][0][16]~q\ : std_logic;
SIGNAL \Mux239~4_combout\ : std_logic;
SIGNAL \Mux239~5_combout\ : std_logic;
SIGNAL \HD[5][8][16]~q\ : std_logic;
SIGNAL \HD[5][10][16]~q\ : std_logic;
SIGNAL \Mux239~2_combout\ : std_logic;
SIGNAL \HD[5][9][16]~q\ : std_logic;
SIGNAL \HD[5][11][16]~q\ : std_logic;
SIGNAL \Mux239~3_combout\ : std_logic;
SIGNAL \Mux239~6_combout\ : std_logic;
SIGNAL \Mux239~7_combout\ : std_logic;
SIGNAL \HD[4][12][16]~q\ : std_logic;
SIGNAL \HD[4][1][16]~q\ : std_logic;
SIGNAL \HD[4][3][16]~q\ : std_logic;
SIGNAL \HD[4][0][16]~q\ : std_logic;
SIGNAL \HD[4][2][16]~q\ : std_logic;
SIGNAL \Mux239~10_combout\ : std_logic;
SIGNAL \Mux239~11_combout\ : std_logic;
SIGNAL \Mux239~12_combout\ : std_logic;
SIGNAL \HD[4][13][16]~q\ : std_logic;
SIGNAL \HD[4][10][16]~q\ : std_logic;
SIGNAL \HD[4][11][16]~q\ : std_logic;
SIGNAL \HD[4][9][16]~q\ : std_logic;
SIGNAL \HD[4][8][16]~q\ : std_logic;
SIGNAL \Mux239~8_combout\ : std_logic;
SIGNAL \Mux239~9_combout\ : std_logic;
SIGNAL \Mux239~13_combout\ : std_logic;
SIGNAL \Mux239~14_combout\ : std_logic;
SIGNAL \HD[5][4][16]~q\ : std_logic;
SIGNAL \HD[5][5][16]~q\ : std_logic;
SIGNAL \Mux239~15_combout\ : std_logic;
SIGNAL \HD[5][7][16]~q\ : std_logic;
SIGNAL \HD[5][6][16]~feeder_combout\ : std_logic;
SIGNAL \HD[5][6][16]~q\ : std_logic;
SIGNAL \Mux239~16_combout\ : std_logic;
SIGNAL \HD[4][5][16]~q\ : std_logic;
SIGNAL \HD[4][7][16]~q\ : std_logic;
SIGNAL \HD[4][4][16]~q\ : std_logic;
SIGNAL \HD[4][6][16]~q\ : std_logic;
SIGNAL \Mux239~0_combout\ : std_logic;
SIGNAL \Mux239~1_combout\ : std_logic;
SIGNAL \Mux239~17_combout\ : std_logic;
SIGNAL \Mux239~45_combout\ : std_logic;
SIGNAL \Mux239~64_combout\ : std_logic;
SIGNAL \data_write[17]~input_o\ : std_logic;
SIGNAL \HD[3][4][17]~q\ : std_logic;
SIGNAL \HD[3][5][17]~q\ : std_logic;
SIGNAL \Mux238~61_combout\ : std_logic;
SIGNAL \HD[3][7][17]~q\ : std_logic;
SIGNAL \HD[3][6][17]~q\ : std_logic;
SIGNAL \Mux238~62_combout\ : std_logic;
SIGNAL \HD[2][5][17]~q\ : std_logic;
SIGNAL \HD[2][7][17]~q\ : std_logic;
SIGNAL \HD[2][4][17]~q\ : std_logic;
SIGNAL \HD[2][6][17]~q\ : std_logic;
SIGNAL \Mux238~46_combout\ : std_logic;
SIGNAL \Mux238~47_combout\ : std_logic;
SIGNAL \HD[3][12][17]~q\ : std_logic;
SIGNAL \HD[3][13][17]~q\ : std_logic;
SIGNAL \HD[3][9][17]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][17]~q\ : std_logic;
SIGNAL \HD[3][11][17]~q\ : std_logic;
SIGNAL \HD[3][8][17]~q\ : std_logic;
SIGNAL \HD[3][10][17]~q\ : std_logic;
SIGNAL \Mux238~48_combout\ : std_logic;
SIGNAL \Mux238~49_combout\ : std_logic;
SIGNAL \HD[3][0][17]~q\ : std_logic;
SIGNAL \HD[3][1][17]~q\ : std_logic;
SIGNAL \Mux238~50_combout\ : std_logic;
SIGNAL \HD[3][3][17]~q\ : std_logic;
SIGNAL \HD[3][2][17]~q\ : std_logic;
SIGNAL \Mux238~51_combout\ : std_logic;
SIGNAL \Mux238~52_combout\ : std_logic;
SIGNAL \Mux238~53_combout\ : std_logic;
SIGNAL \HD[2][12][17]~q\ : std_logic;
SIGNAL \HD[2][1][17]~q\ : std_logic;
SIGNAL \HD[2][3][17]~q\ : std_logic;
SIGNAL \HD[2][0][17]~q\ : std_logic;
SIGNAL \HD[2][2][17]~q\ : std_logic;
SIGNAL \Mux238~56_combout\ : std_logic;
SIGNAL \Mux238~57_combout\ : std_logic;
SIGNAL \Mux238~58_combout\ : std_logic;
SIGNAL \HD[2][13][17]~q\ : std_logic;
SIGNAL \HD[2][8][17]~q\ : std_logic;
SIGNAL \HD[2][9][17]~q\ : std_logic;
SIGNAL \Mux238~54_combout\ : std_logic;
SIGNAL \HD[2][11][17]~q\ : std_logic;
SIGNAL \HD[2][10][17]~q\ : std_logic;
SIGNAL \Mux238~55_combout\ : std_logic;
SIGNAL \Mux238~59_combout\ : std_logic;
SIGNAL \Mux238~60_combout\ : std_logic;
SIGNAL \Mux238~63_combout\ : std_logic;
SIGNAL \HD[0][4][17]~q\ : std_logic;
SIGNAL \HD[0][5][17]~q\ : std_logic;
SIGNAL \Mux238~24_combout\ : std_logic;
SIGNAL \HD[0][7][17]~q\ : std_logic;
SIGNAL \HD[0][6][17]~q\ : std_logic;
SIGNAL \Mux238~25_combout\ : std_logic;
SIGNAL \HD~53_combout\ : std_logic;
SIGNAL \HD[0][1][17]~q\ : std_logic;
SIGNAL \HD~54_combout\ : std_logic;
SIGNAL \HD[0][0][17]~q\ : std_logic;
SIGNAL \Mux238~34_combout\ : std_logic;
SIGNAL \HD[0][3][17]~q\ : std_logic;
SIGNAL \HD~52_combout\ : std_logic;
SIGNAL \HD[0][2][17]~q\ : std_logic;
SIGNAL \Mux238~35_combout\ : std_logic;
SIGNAL \HD[0][8][17]~q\ : std_logic;
SIGNAL \HD[0][10][17]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][17]~q\ : std_logic;
SIGNAL \Mux238~32_combout\ : std_logic;
SIGNAL \HD[0][11][17]~q\ : std_logic;
SIGNAL \HD[0][9][17]~q\ : std_logic;
SIGNAL \Mux238~33_combout\ : std_logic;
SIGNAL \Mux238~36_combout\ : std_logic;
SIGNAL \HD[0][13][17]~q\ : std_logic;
SIGNAL \HD[0][12][17]~q\ : std_logic;
SIGNAL \Mux238~37_combout\ : std_logic;
SIGNAL \HD[1][9][17]~q\ : std_logic;
SIGNAL \HD[1][8][17]~q\ : std_logic;
SIGNAL \Mux238~26_combout\ : std_logic;
SIGNAL \HD[1][11][17]~q\ : std_logic;
SIGNAL \HD[1][10][17]~q\ : std_logic;
SIGNAL \Mux238~27_combout\ : std_logic;
SIGNAL \HD[1][13][17]~q\ : std_logic;
SIGNAL \HD[1][0][17]~q\ : std_logic;
SIGNAL \HD[1][2][17]~q\ : std_logic;
SIGNAL \Mux238~28_combout\ : std_logic;
SIGNAL \HD[1][3][17]~q\ : std_logic;
SIGNAL \HD[1][1][17]~q\ : std_logic;
SIGNAL \Mux238~29_combout\ : std_logic;
SIGNAL \HD[1][12][17]~q\ : std_logic;
SIGNAL \Mux238~30_combout\ : std_logic;
SIGNAL \Mux238~31_combout\ : std_logic;
SIGNAL \Mux238~38_combout\ : std_logic;
SIGNAL \HD[1][4][17]~q\ : std_logic;
SIGNAL \HD[1][6][17]~q\ : std_logic;
SIGNAL \Mux238~39_combout\ : std_logic;
SIGNAL \HD[1][7][17]~q\ : std_logic;
SIGNAL \HD[1][5][17]~q\ : std_logic;
SIGNAL \Mux238~40_combout\ : std_logic;
SIGNAL \Mux238~41_combout\ : std_logic;
SIGNAL \HD[5][5][17]~q\ : std_logic;
SIGNAL \HD[5][7][17]~q\ : std_logic;
SIGNAL \HD[5][6][17]~q\ : std_logic;
SIGNAL \HD[5][4][17]~q\ : std_logic;
SIGNAL \Mux238~21_combout\ : std_logic;
SIGNAL \Mux238~22_combout\ : std_logic;
SIGNAL \HD[4][4][17]~q\ : std_logic;
SIGNAL \HD[4][5][17]~feeder_combout\ : std_logic;
SIGNAL \HD[4][5][17]~q\ : std_logic;
SIGNAL \Mux238~12_combout\ : std_logic;
SIGNAL \HD[4][7][17]~q\ : std_logic;
SIGNAL \HD[4][6][17]~feeder_combout\ : std_logic;
SIGNAL \HD[4][6][17]~q\ : std_logic;
SIGNAL \Mux238~13_combout\ : std_logic;
SIGNAL \HD[4][9][17]~q\ : std_logic;
SIGNAL \HD[4][10][17]~q\ : std_logic;
SIGNAL \HD[4][8][17]~q\ : std_logic;
SIGNAL \Mux238~14_combout\ : std_logic;
SIGNAL \HD[4][11][17]~q\ : std_logic;
SIGNAL \Mux238~15_combout\ : std_logic;
SIGNAL \HD[4][0][17]~q\ : std_logic;
SIGNAL \HD[4][1][17]~q\ : std_logic;
SIGNAL \Mux238~16_combout\ : std_logic;
SIGNAL \HD[4][3][17]~q\ : std_logic;
SIGNAL \HD[4][2][17]~q\ : std_logic;
SIGNAL \Mux238~17_combout\ : std_logic;
SIGNAL \Mux238~18_combout\ : std_logic;
SIGNAL \HD[4][12][17]~q\ : std_logic;
SIGNAL \HD[4][13][17]~q\ : std_logic;
SIGNAL \Mux238~19_combout\ : std_logic;
SIGNAL \Mux238~20_combout\ : std_logic;
SIGNAL \HD[5][8][17]~q\ : std_logic;
SIGNAL \HD[5][9][17]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][17]~q\ : std_logic;
SIGNAL \Mux238~6_combout\ : std_logic;
SIGNAL \HD[5][10][17]~q\ : std_logic;
SIGNAL \HD[5][11][17]~q\ : std_logic;
SIGNAL \Mux238~7_combout\ : std_logic;
SIGNAL \HD[5][13][17]~q\ : std_logic;
SIGNAL \HD[5][0][17]~q\ : std_logic;
SIGNAL \HD[5][2][17]~q\ : std_logic;
SIGNAL \Mux238~8_combout\ : std_logic;
SIGNAL \HD[5][3][17]~q\ : std_logic;
SIGNAL \HD[5][1][17]~q\ : std_logic;
SIGNAL \Mux238~9_combout\ : std_logic;
SIGNAL \HD[5][12][17]~q\ : std_logic;
SIGNAL \Mux238~10_combout\ : std_logic;
SIGNAL \Mux238~11_combout\ : std_logic;
SIGNAL \Mux238~23_combout\ : std_logic;
SIGNAL \Mux238~42_combout\ : std_logic;
SIGNAL \HD[6][4][17]~q\ : std_logic;
SIGNAL \HD[6][5][17]~q\ : std_logic;
SIGNAL \Mux238~43_combout\ : std_logic;
SIGNAL \HD[6][7][17]~q\ : std_logic;
SIGNAL \HD[6][6][17]~q\ : std_logic;
SIGNAL \Mux238~44_combout\ : std_logic;
SIGNAL \HD[6][8][17]~q\ : std_logic;
SIGNAL \HD[6][10][17]~q\ : std_logic;
SIGNAL \Mux238~0_combout\ : std_logic;
SIGNAL \HD[6][11][17]~q\ : std_logic;
SIGNAL \HD[6][9][17]~q\ : std_logic;
SIGNAL \Mux238~1_combout\ : std_logic;
SIGNAL \HD[6][2][17]~q\ : std_logic;
SIGNAL \HD[6][3][17]~q\ : std_logic;
SIGNAL \HD[6][1][17]~q\ : std_logic;
SIGNAL \HD[6][0][17]~q\ : std_logic;
SIGNAL \Mux238~2_combout\ : std_logic;
SIGNAL \Mux238~3_combout\ : std_logic;
SIGNAL \Mux238~4_combout\ : std_logic;
SIGNAL \HD[6][13][17]~q\ : std_logic;
SIGNAL \HD[6][12][17]~q\ : std_logic;
SIGNAL \Mux238~5_combout\ : std_logic;
SIGNAL \Mux238~45_combout\ : std_logic;
SIGNAL \Mux238~64_combout\ : std_logic;
SIGNAL \data_write[18]~input_o\ : std_logic;
SIGNAL \HD[6][4][18]~q\ : std_logic;
SIGNAL \HD[6][6][18]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][18]~q\ : std_logic;
SIGNAL \Mux237~43_combout\ : std_logic;
SIGNAL \HD[6][5][18]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][18]~q\ : std_logic;
SIGNAL \HD[6][7][18]~q\ : std_logic;
SIGNAL \Mux237~44_combout\ : std_logic;
SIGNAL \HD[5][6][18]~q\ : std_logic;
SIGNAL \HD[5][7][18]~q\ : std_logic;
SIGNAL \HD[5][5][18]~q\ : std_logic;
SIGNAL \HD[5][4][18]~q\ : std_logic;
SIGNAL \Mux237~15_combout\ : std_logic;
SIGNAL \Mux237~16_combout\ : std_logic;
SIGNAL \HD[5][8][18]~q\ : std_logic;
SIGNAL \HD[5][10][18]~q\ : std_logic;
SIGNAL \Mux237~2_combout\ : std_logic;
SIGNAL \HD[5][11][18]~q\ : std_logic;
SIGNAL \HD[5][9][18]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][18]~q\ : std_logic;
SIGNAL \Mux237~3_combout\ : std_logic;
SIGNAL \HD[5][0][18]~q\ : std_logic;
SIGNAL \HD[5][1][18]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][18]~q\ : std_logic;
SIGNAL \Mux237~4_combout\ : std_logic;
SIGNAL \HD[5][3][18]~q\ : std_logic;
SIGNAL \HD[5][2][18]~q\ : std_logic;
SIGNAL \Mux237~5_combout\ : std_logic;
SIGNAL \Mux237~6_combout\ : std_logic;
SIGNAL \HD[5][13][18]~q\ : std_logic;
SIGNAL \HD[5][12][18]~feeder_combout\ : std_logic;
SIGNAL \HD[5][12][18]~q\ : std_logic;
SIGNAL \Mux237~7_combout\ : std_logic;
SIGNAL \HD[4][10][18]~q\ : std_logic;
SIGNAL \HD[4][11][18]~q\ : std_logic;
SIGNAL \HD[4][8][18]~q\ : std_logic;
SIGNAL \HD[4][9][18]~q\ : std_logic;
SIGNAL \Mux237~8_combout\ : std_logic;
SIGNAL \Mux237~9_combout\ : std_logic;
SIGNAL \HD[4][12][18]~q\ : std_logic;
SIGNAL \HD[4][1][18]~q\ : std_logic;
SIGNAL \HD[4][3][18]~q\ : std_logic;
SIGNAL \HD[4][0][18]~q\ : std_logic;
SIGNAL \HD[4][2][18]~q\ : std_logic;
SIGNAL \Mux237~10_combout\ : std_logic;
SIGNAL \Mux237~11_combout\ : std_logic;
SIGNAL \Mux237~12_combout\ : std_logic;
SIGNAL \HD[4][13][18]~q\ : std_logic;
SIGNAL \Mux237~13_combout\ : std_logic;
SIGNAL \Mux237~14_combout\ : std_logic;
SIGNAL \HD[4][5][18]~q\ : std_logic;
SIGNAL \HD[4][4][18]~q\ : std_logic;
SIGNAL \HD[4][6][18]~q\ : std_logic;
SIGNAL \Mux237~0_combout\ : std_logic;
SIGNAL \HD[4][7][18]~q\ : std_logic;
SIGNAL \Mux237~1_combout\ : std_logic;
SIGNAL \Mux237~17_combout\ : std_logic;
SIGNAL \HD[1][6][18]~q\ : std_logic;
SIGNAL \HD[1][7][18]~q\ : std_logic;
SIGNAL \HD[1][4][18]~q\ : std_logic;
SIGNAL \HD[1][5][18]~feeder_combout\ : std_logic;
SIGNAL \HD[1][5][18]~q\ : std_logic;
SIGNAL \Mux237~39_combout\ : std_logic;
SIGNAL \Mux237~40_combout\ : std_logic;
SIGNAL \HD[1][12][18]~feeder_combout\ : std_logic;
SIGNAL \HD[1][12][18]~q\ : std_logic;
SIGNAL \HD[1][13][18]~q\ : std_logic;
SIGNAL \HD[1][8][18]~q\ : std_logic;
SIGNAL \HD[1][10][18]~q\ : std_logic;
SIGNAL \Mux237~24_combout\ : std_logic;
SIGNAL \HD[1][11][18]~q\ : std_logic;
SIGNAL \HD[1][9][18]~q\ : std_logic;
SIGNAL \Mux237~25_combout\ : std_logic;
SIGNAL \HD[1][0][18]~q\ : std_logic;
SIGNAL \HD[1][1][18]~q\ : std_logic;
SIGNAL \Mux237~26_combout\ : std_logic;
SIGNAL \HD[1][3][18]~q\ : std_logic;
SIGNAL \HD[1][2][18]~q\ : std_logic;
SIGNAL \Mux237~27_combout\ : std_logic;
SIGNAL \Mux237~28_combout\ : std_logic;
SIGNAL \Mux237~29_combout\ : std_logic;
SIGNAL \HD[0][4][18]~q\ : std_logic;
SIGNAL \HD[0][6][18]~q\ : std_logic;
SIGNAL \Mux237~30_combout\ : std_logic;
SIGNAL \HD[0][7][18]~q\ : std_logic;
SIGNAL \HD[0][5][18]~q\ : std_logic;
SIGNAL \Mux237~31_combout\ : std_logic;
SIGNAL \HD[0][8][18]~q\ : std_logic;
SIGNAL \HD[0][9][18]~q\ : std_logic;
SIGNAL \Mux237~32_combout\ : std_logic;
SIGNAL \HD[0][11][18]~q\ : std_logic;
SIGNAL \HD[0][10][18]~q\ : std_logic;
SIGNAL \Mux237~33_combout\ : std_logic;
SIGNAL \HD[0][13][18]~q\ : std_logic;
SIGNAL \HD~56_combout\ : std_logic;
SIGNAL \HD[0][2][18]~q\ : std_logic;
SIGNAL \HD~57_combout\ : std_logic;
SIGNAL \HD[0][0][18]~q\ : std_logic;
SIGNAL \Mux237~34_combout\ : std_logic;
SIGNAL \HD[0][3][18]~q\ : std_logic;
SIGNAL \HD~55_combout\ : std_logic;
SIGNAL \HD[0][1][18]~q\ : std_logic;
SIGNAL \Mux237~35_combout\ : std_logic;
SIGNAL \HD[0][12][18]~q\ : std_logic;
SIGNAL \Mux237~36_combout\ : std_logic;
SIGNAL \Mux237~37_combout\ : std_logic;
SIGNAL \Mux237~38_combout\ : std_logic;
SIGNAL \Mux237~41_combout\ : std_logic;
SIGNAL \HD[6][12][18]~q\ : std_logic;
SIGNAL \HD[6][2][18]~q\ : std_logic;
SIGNAL \HD[6][0][18]~q\ : std_logic;
SIGNAL \Mux237~20_combout\ : std_logic;
SIGNAL \HD[6][3][18]~q\ : std_logic;
SIGNAL \HD[6][1][18]~q\ : std_logic;
SIGNAL \Mux237~21_combout\ : std_logic;
SIGNAL \Mux237~22_combout\ : std_logic;
SIGNAL \HD[6][13][18]~q\ : std_logic;
SIGNAL \HD[6][9][18]~q\ : std_logic;
SIGNAL \HD[6][8][18]~q\ : std_logic;
SIGNAL \Mux237~18_combout\ : std_logic;
SIGNAL \HD[6][11][18]~q\ : std_logic;
SIGNAL \HD[6][10][18]~q\ : std_logic;
SIGNAL \Mux237~19_combout\ : std_logic;
SIGNAL \Mux237~23_combout\ : std_logic;
SIGNAL \Mux237~42_combout\ : std_logic;
SIGNAL \Mux237~45_combout\ : std_logic;
SIGNAL \HD[3][8][18]~q\ : std_logic;
SIGNAL \HD[3][9][18]~q\ : std_logic;
SIGNAL \Mux237~46_combout\ : std_logic;
SIGNAL \HD[3][11][18]~q\ : std_logic;
SIGNAL \HD[3][10][18]~q\ : std_logic;
SIGNAL \Mux237~47_combout\ : std_logic;
SIGNAL \HD[3][13][18]~q\ : std_logic;
SIGNAL \HD[3][1][18]~feeder_combout\ : std_logic;
SIGNAL \HD[3][1][18]~q\ : std_logic;
SIGNAL \HD[3][0][18]~q\ : std_logic;
SIGNAL \HD[3][2][18]~q\ : std_logic;
SIGNAL \Mux237~48_combout\ : std_logic;
SIGNAL \HD[3][3][18]~q\ : std_logic;
SIGNAL \Mux237~49_combout\ : std_logic;
SIGNAL \HD[3][12][18]~q\ : std_logic;
SIGNAL \Mux237~50_combout\ : std_logic;
SIGNAL \Mux237~51_combout\ : std_logic;
SIGNAL \HD[3][4][18]~q\ : std_logic;
SIGNAL \HD[3][6][18]~q\ : std_logic;
SIGNAL \Mux237~61_combout\ : std_logic;
SIGNAL \HD[3][7][18]~q\ : std_logic;
SIGNAL \HD[3][5][18]~feeder_combout\ : std_logic;
SIGNAL \HD[3][5][18]~q\ : std_logic;
SIGNAL \Mux237~62_combout\ : std_logic;
SIGNAL \HD[2][8][18]~q\ : std_logic;
SIGNAL \HD[2][10][18]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][18]~q\ : std_logic;
SIGNAL \Mux237~54_combout\ : std_logic;
SIGNAL \HD[2][11][18]~q\ : std_logic;
SIGNAL \HD[2][9][18]~q\ : std_logic;
SIGNAL \Mux237~55_combout\ : std_logic;
SIGNAL \HD[2][0][18]~q\ : std_logic;
SIGNAL \HD[2][1][18]~q\ : std_logic;
SIGNAL \Mux237~56_combout\ : std_logic;
SIGNAL \HD[2][3][18]~q\ : std_logic;
SIGNAL \HD[2][2][18]~q\ : std_logic;
SIGNAL \Mux237~57_combout\ : std_logic;
SIGNAL \Mux237~58_combout\ : std_logic;
SIGNAL \HD[2][13][18]~q\ : std_logic;
SIGNAL \HD[2][12][18]~q\ : std_logic;
SIGNAL \Mux237~59_combout\ : std_logic;
SIGNAL \HD[2][4][18]~q\ : std_logic;
SIGNAL \HD[2][5][18]~q\ : std_logic;
SIGNAL \Mux237~52_combout\ : std_logic;
SIGNAL \HD[2][7][18]~q\ : std_logic;
SIGNAL \HD[2][6][18]~q\ : std_logic;
SIGNAL \Mux237~53_combout\ : std_logic;
SIGNAL \Mux237~60_combout\ : std_logic;
SIGNAL \Mux237~63_combout\ : std_logic;
SIGNAL \Mux237~64_combout\ : std_logic;
SIGNAL \data_write[19]~input_o\ : std_logic;
SIGNAL \HD[2][8][19]~q\ : std_logic;
SIGNAL \HD[2][9][19]~q\ : std_logic;
SIGNAL \Mux236~54_combout\ : std_logic;
SIGNAL \HD[2][11][19]~q\ : std_logic;
SIGNAL \HD[2][10][19]~q\ : std_logic;
SIGNAL \Mux236~55_combout\ : std_logic;
SIGNAL \HD[2][13][19]~q\ : std_logic;
SIGNAL \HD[2][12][19]~q\ : std_logic;
SIGNAL \HD[2][0][19]~q\ : std_logic;
SIGNAL \HD[2][2][19]~q\ : std_logic;
SIGNAL \Mux236~56_combout\ : std_logic;
SIGNAL \HD[2][3][19]~q\ : std_logic;
SIGNAL \HD[2][1][19]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][19]~q\ : std_logic;
SIGNAL \Mux236~57_combout\ : std_logic;
SIGNAL \Mux236~58_combout\ : std_logic;
SIGNAL \Mux236~59_combout\ : std_logic;
SIGNAL \HD[3][1][19]~q\ : std_logic;
SIGNAL \HD[3][0][19]~q\ : std_logic;
SIGNAL \Mux236~50_combout\ : std_logic;
SIGNAL \HD[3][3][19]~q\ : std_logic;
SIGNAL \HD[3][2][19]~q\ : std_logic;
SIGNAL \Mux236~51_combout\ : std_logic;
SIGNAL \HD[3][8][19]~q\ : std_logic;
SIGNAL \HD[3][10][19]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][19]~q\ : std_logic;
SIGNAL \Mux236~48_combout\ : std_logic;
SIGNAL \HD[3][11][19]~q\ : std_logic;
SIGNAL \HD[3][9][19]~q\ : std_logic;
SIGNAL \Mux236~49_combout\ : std_logic;
SIGNAL \Mux236~52_combout\ : std_logic;
SIGNAL \HD[3][13][19]~q\ : std_logic;
SIGNAL \HD[3][12][19]~q\ : std_logic;
SIGNAL \Mux236~53_combout\ : std_logic;
SIGNAL \Mux236~60_combout\ : std_logic;
SIGNAL \HD[3][5][19]~q\ : std_logic;
SIGNAL \HD[3][4][19]~q\ : std_logic;
SIGNAL \Mux236~61_combout\ : std_logic;
SIGNAL \HD[3][7][19]~q\ : std_logic;
SIGNAL \HD[3][6][19]~q\ : std_logic;
SIGNAL \Mux236~62_combout\ : std_logic;
SIGNAL \HD[2][5][19]~q\ : std_logic;
SIGNAL \HD[2][7][19]~q\ : std_logic;
SIGNAL \HD[2][4][19]~q\ : std_logic;
SIGNAL \HD[2][6][19]~q\ : std_logic;
SIGNAL \Mux236~46_combout\ : std_logic;
SIGNAL \Mux236~47_combout\ : std_logic;
SIGNAL \Mux236~63_combout\ : std_logic;
SIGNAL \HD[1][5][19]~q\ : std_logic;
SIGNAL \HD[1][7][19]~q\ : std_logic;
SIGNAL \HD[1][4][19]~q\ : std_logic;
SIGNAL \HD[1][6][19]~q\ : std_logic;
SIGNAL \Mux236~39_combout\ : std_logic;
SIGNAL \Mux236~40_combout\ : std_logic;
SIGNAL \HD[0][4][19]~q\ : std_logic;
SIGNAL \HD[0][5][19]~q\ : std_logic;
SIGNAL \Mux236~24_combout\ : std_logic;
SIGNAL \HD[0][7][19]~q\ : std_logic;
SIGNAL \HD[0][6][19]~q\ : std_logic;
SIGNAL \Mux236~25_combout\ : std_logic;
SIGNAL \HD[1][10][19]~q\ : std_logic;
SIGNAL \HD[1][11][19]~q\ : std_logic;
SIGNAL \HD[1][8][19]~q\ : std_logic;
SIGNAL \HD[1][9][19]~feeder_combout\ : std_logic;
SIGNAL \HD[1][9][19]~q\ : std_logic;
SIGNAL \Mux236~26_combout\ : std_logic;
SIGNAL \Mux236~27_combout\ : std_logic;
SIGNAL \HD[1][13][19]~q\ : std_logic;
SIGNAL \HD[1][12][19]~q\ : std_logic;
SIGNAL \HD[1][0][19]~q\ : std_logic;
SIGNAL \HD[1][2][19]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][19]~q\ : std_logic;
SIGNAL \Mux236~28_combout\ : std_logic;
SIGNAL \HD[1][3][19]~q\ : std_logic;
SIGNAL \HD[1][1][19]~q\ : std_logic;
SIGNAL \Mux236~29_combout\ : std_logic;
SIGNAL \Mux236~30_combout\ : std_logic;
SIGNAL \Mux236~31_combout\ : std_logic;
SIGNAL \HD[0][12][19]~feeder_combout\ : std_logic;
SIGNAL \HD[0][12][19]~q\ : std_logic;
SIGNAL \HD[0][13][19]~q\ : std_logic;
SIGNAL \HD[0][10][19]~q\ : std_logic;
SIGNAL \HD[0][8][19]~q\ : std_logic;
SIGNAL \Mux236~32_combout\ : std_logic;
SIGNAL \HD[0][9][19]~q\ : std_logic;
SIGNAL \HD[0][11][19]~q\ : std_logic;
SIGNAL \Mux236~33_combout\ : std_logic;
SIGNAL \HD~59_combout\ : std_logic;
SIGNAL \HD[0][1][19]~q\ : std_logic;
SIGNAL \HD~60_combout\ : std_logic;
SIGNAL \HD[0][0][19]~q\ : std_logic;
SIGNAL \Mux236~34_combout\ : std_logic;
SIGNAL \HD[0][3][19]~q\ : std_logic;
SIGNAL \HD~58_combout\ : std_logic;
SIGNAL \HD[0][2][19]~q\ : std_logic;
SIGNAL \Mux236~35_combout\ : std_logic;
SIGNAL \Mux236~36_combout\ : std_logic;
SIGNAL \Mux236~37_combout\ : std_logic;
SIGNAL \Mux236~38_combout\ : std_logic;
SIGNAL \Mux236~41_combout\ : std_logic;
SIGNAL \HD[4][12][19]~q\ : std_logic;
SIGNAL \HD[4][13][19]~q\ : std_logic;
SIGNAL \HD[4][9][19]~feeder_combout\ : std_logic;
SIGNAL \HD[4][9][19]~q\ : std_logic;
SIGNAL \HD[4][11][19]~q\ : std_logic;
SIGNAL \HD[4][8][19]~q\ : std_logic;
SIGNAL \HD[4][10][19]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][19]~q\ : std_logic;
SIGNAL \Mux236~14_combout\ : std_logic;
SIGNAL \Mux236~15_combout\ : std_logic;
SIGNAL \HD[4][1][19]~q\ : std_logic;
SIGNAL \HD[4][0][19]~q\ : std_logic;
SIGNAL \Mux236~16_combout\ : std_logic;
SIGNAL \HD[4][3][19]~q\ : std_logic;
SIGNAL \HD[4][2][19]~q\ : std_logic;
SIGNAL \Mux236~17_combout\ : std_logic;
SIGNAL \Mux236~18_combout\ : std_logic;
SIGNAL \Mux236~19_combout\ : std_logic;
SIGNAL \HD[4][6][19]~q\ : std_logic;
SIGNAL \HD[4][7][19]~q\ : std_logic;
SIGNAL \HD[4][4][19]~q\ : std_logic;
SIGNAL \HD[4][5][19]~q\ : std_logic;
SIGNAL \Mux236~12_combout\ : std_logic;
SIGNAL \Mux236~13_combout\ : std_logic;
SIGNAL \Mux236~20_combout\ : std_logic;
SIGNAL \HD[5][6][19]~q\ : std_logic;
SIGNAL \HD[5][4][19]~q\ : std_logic;
SIGNAL \Mux236~21_combout\ : std_logic;
SIGNAL \HD[5][5][19]~q\ : std_logic;
SIGNAL \HD[5][7][19]~q\ : std_logic;
SIGNAL \Mux236~22_combout\ : std_logic;
SIGNAL \HD[5][8][19]~q\ : std_logic;
SIGNAL \HD[5][9][19]~q\ : std_logic;
SIGNAL \Mux236~6_combout\ : std_logic;
SIGNAL \HD[5][10][19]~q\ : std_logic;
SIGNAL \HD[5][11][19]~q\ : std_logic;
SIGNAL \Mux236~7_combout\ : std_logic;
SIGNAL \HD[5][13][19]~q\ : std_logic;
SIGNAL \HD[5][1][19]~q\ : std_logic;
SIGNAL \HD[5][3][19]~q\ : std_logic;
SIGNAL \HD[5][0][19]~q\ : std_logic;
SIGNAL \HD[5][2][19]~q\ : std_logic;
SIGNAL \Mux236~8_combout\ : std_logic;
SIGNAL \Mux236~9_combout\ : std_logic;
SIGNAL \HD[5][12][19]~q\ : std_logic;
SIGNAL \Mux236~10_combout\ : std_logic;
SIGNAL \Mux236~11_combout\ : std_logic;
SIGNAL \Mux236~23_combout\ : std_logic;
SIGNAL \Mux236~42_combout\ : std_logic;
SIGNAL \HD[6][1][19]~q\ : std_logic;
SIGNAL \HD[6][0][19]~q\ : std_logic;
SIGNAL \Mux236~2_combout\ : std_logic;
SIGNAL \HD[6][3][19]~q\ : std_logic;
SIGNAL \HD[6][2][19]~q\ : std_logic;
SIGNAL \Mux236~3_combout\ : std_logic;
SIGNAL \HD[6][9][19]~q\ : std_logic;
SIGNAL \HD[6][11][19]~q\ : std_logic;
SIGNAL \HD[6][8][19]~q\ : std_logic;
SIGNAL \HD[6][10][19]~q\ : std_logic;
SIGNAL \Mux236~0_combout\ : std_logic;
SIGNAL \Mux236~1_combout\ : std_logic;
SIGNAL \Mux236~4_combout\ : std_logic;
SIGNAL \HD[6][13][19]~q\ : std_logic;
SIGNAL \HD[6][12][19]~q\ : std_logic;
SIGNAL \Mux236~5_combout\ : std_logic;
SIGNAL \HD[6][4][19]~q\ : std_logic;
SIGNAL \HD[6][5][19]~q\ : std_logic;
SIGNAL \Mux236~43_combout\ : std_logic;
SIGNAL \HD[6][6][19]~q\ : std_logic;
SIGNAL \HD[6][7][19]~q\ : std_logic;
SIGNAL \Mux236~44_combout\ : std_logic;
SIGNAL \Mux236~45_combout\ : std_logic;
SIGNAL \Mux236~64_combout\ : std_logic;
SIGNAL \data_write[20]~input_o\ : std_logic;
SIGNAL \HD[4][5][20]~q\ : std_logic;
SIGNAL \HD[4][4][20]~q\ : std_logic;
SIGNAL \HD[4][6][20]~q\ : std_logic;
SIGNAL \Mux235~0_combout\ : std_logic;
SIGNAL \HD[4][7][20]~q\ : std_logic;
SIGNAL \Mux235~1_combout\ : std_logic;
SIGNAL \HD[4][1][20]~q\ : std_logic;
SIGNAL \HD[4][3][20]~q\ : std_logic;
SIGNAL \HD[4][0][20]~q\ : std_logic;
SIGNAL \HD[4][2][20]~feeder_combout\ : std_logic;
SIGNAL \HD[4][2][20]~q\ : std_logic;
SIGNAL \Mux235~10_combout\ : std_logic;
SIGNAL \Mux235~11_combout\ : std_logic;
SIGNAL \HD[4][12][20]~q\ : std_logic;
SIGNAL \Mux235~12_combout\ : std_logic;
SIGNAL \HD[4][13][20]~q\ : std_logic;
SIGNAL \HD[4][10][20]~q\ : std_logic;
SIGNAL \HD[4][8][20]~q\ : std_logic;
SIGNAL \HD[4][9][20]~q\ : std_logic;
SIGNAL \Mux235~8_combout\ : std_logic;
SIGNAL \HD[4][11][20]~q\ : std_logic;
SIGNAL \Mux235~9_combout\ : std_logic;
SIGNAL \Mux235~13_combout\ : std_logic;
SIGNAL \HD[5][9][20]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][20]~q\ : std_logic;
SIGNAL \HD[5][11][20]~q\ : std_logic;
SIGNAL \HD[5][8][20]~q\ : std_logic;
SIGNAL \HD[5][10][20]~q\ : std_logic;
SIGNAL \Mux235~2_combout\ : std_logic;
SIGNAL \Mux235~3_combout\ : std_logic;
SIGNAL \HD[5][1][20]~q\ : std_logic;
SIGNAL \HD[5][0][20]~q\ : std_logic;
SIGNAL \Mux235~4_combout\ : std_logic;
SIGNAL \HD[5][3][20]~q\ : std_logic;
SIGNAL \HD[5][2][20]~q\ : std_logic;
SIGNAL \Mux235~5_combout\ : std_logic;
SIGNAL \Mux235~6_combout\ : std_logic;
SIGNAL \HD[5][13][20]~q\ : std_logic;
SIGNAL \HD[5][12][20]~q\ : std_logic;
SIGNAL \Mux235~7_combout\ : std_logic;
SIGNAL \Mux235~14_combout\ : std_logic;
SIGNAL \HD[5][6][20]~q\ : std_logic;
SIGNAL \HD[5][7][20]~q\ : std_logic;
SIGNAL \HD[5][4][20]~q\ : std_logic;
SIGNAL \HD[5][5][20]~q\ : std_logic;
SIGNAL \Mux235~15_combout\ : std_logic;
SIGNAL \Mux235~16_combout\ : std_logic;
SIGNAL \Mux235~17_combout\ : std_logic;
SIGNAL \HD[6][4][20]~q\ : std_logic;
SIGNAL \HD[6][6][20]~q\ : std_logic;
SIGNAL \Mux235~43_combout\ : std_logic;
SIGNAL \HD[6][7][20]~q\ : std_logic;
SIGNAL \HD[6][5][20]~q\ : std_logic;
SIGNAL \Mux235~44_combout\ : std_logic;
SIGNAL \HD[0][8][20]~q\ : std_logic;
SIGNAL \HD[0][9][20]~q\ : std_logic;
SIGNAL \Mux235~32_combout\ : std_logic;
SIGNAL \HD[0][11][20]~q\ : std_logic;
SIGNAL \HD[0][10][20]~q\ : std_logic;
SIGNAL \Mux235~33_combout\ : std_logic;
SIGNAL \HD[0][13][20]~q\ : std_logic;
SIGNAL \HD[0][12][20]~q\ : std_logic;
SIGNAL \HD~61_combout\ : std_logic;
SIGNAL \HD[0][1][20]~q\ : std_logic;
SIGNAL \HD[0][3][20]~q\ : std_logic;
SIGNAL \HD~63_combout\ : std_logic;
SIGNAL \HD[0][0][20]~q\ : std_logic;
SIGNAL \HD~62_combout\ : std_logic;
SIGNAL \HD[0][2][20]~q\ : std_logic;
SIGNAL \Mux235~34_combout\ : std_logic;
SIGNAL \Mux235~35_combout\ : std_logic;
SIGNAL \Mux235~36_combout\ : std_logic;
SIGNAL \Mux235~37_combout\ : std_logic;
SIGNAL \HD[0][6][20]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][20]~q\ : std_logic;
SIGNAL \HD[0][4][20]~q\ : std_logic;
SIGNAL \Mux235~30_combout\ : std_logic;
SIGNAL \HD[0][7][20]~q\ : std_logic;
SIGNAL \HD[0][5][20]~q\ : std_logic;
SIGNAL \Mux235~31_combout\ : std_logic;
SIGNAL \Mux235~38_combout\ : std_logic;
SIGNAL \HD[1][9][20]~q\ : std_logic;
SIGNAL \HD[1][11][20]~q\ : std_logic;
SIGNAL \HD[1][8][20]~q\ : std_logic;
SIGNAL \HD[1][10][20]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][20]~q\ : std_logic;
SIGNAL \Mux235~24_combout\ : std_logic;
SIGNAL \Mux235~25_combout\ : std_logic;
SIGNAL \HD[1][0][20]~q\ : std_logic;
SIGNAL \HD[1][1][20]~q\ : std_logic;
SIGNAL \Mux235~26_combout\ : std_logic;
SIGNAL \HD[1][3][20]~q\ : std_logic;
SIGNAL \HD[1][2][20]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][20]~q\ : std_logic;
SIGNAL \Mux235~27_combout\ : std_logic;
SIGNAL \Mux235~28_combout\ : std_logic;
SIGNAL \HD[1][13][20]~q\ : std_logic;
SIGNAL \HD[1][12][20]~q\ : std_logic;
SIGNAL \Mux235~29_combout\ : std_logic;
SIGNAL \HD[1][4][20]~q\ : std_logic;
SIGNAL \HD[1][5][20]~q\ : std_logic;
SIGNAL \Mux235~39_combout\ : std_logic;
SIGNAL \HD[1][7][20]~q\ : std_logic;
SIGNAL \HD[1][6][20]~q\ : std_logic;
SIGNAL \Mux235~40_combout\ : std_logic;
SIGNAL \Mux235~41_combout\ : std_logic;
SIGNAL \HD[6][12][20]~q\ : std_logic;
SIGNAL \HD[6][1][20]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][20]~q\ : std_logic;
SIGNAL \HD[6][3][20]~q\ : std_logic;
SIGNAL \HD[6][2][20]~q\ : std_logic;
SIGNAL \HD[6][0][20]~q\ : std_logic;
SIGNAL \Mux235~20_combout\ : std_logic;
SIGNAL \Mux235~21_combout\ : std_logic;
SIGNAL \Mux235~22_combout\ : std_logic;
SIGNAL \HD[6][13][20]~q\ : std_logic;
SIGNAL \HD[6][10][20]~q\ : std_logic;
SIGNAL \HD[6][11][20]~q\ : std_logic;
SIGNAL \HD[6][8][20]~q\ : std_logic;
SIGNAL \HD[6][9][20]~q\ : std_logic;
SIGNAL \Mux235~18_combout\ : std_logic;
SIGNAL \Mux235~19_combout\ : std_logic;
SIGNAL \Mux235~23_combout\ : std_logic;
SIGNAL \Mux235~42_combout\ : std_logic;
SIGNAL \Mux235~45_combout\ : std_logic;
SIGNAL \HD[3][1][20]~q\ : std_logic;
SIGNAL \HD[3][3][20]~q\ : std_logic;
SIGNAL \HD[3][0][20]~q\ : std_logic;
SIGNAL \HD[3][2][20]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][20]~q\ : std_logic;
SIGNAL \Mux235~48_combout\ : std_logic;
SIGNAL \Mux235~49_combout\ : std_logic;
SIGNAL \HD[3][12][20]~q\ : std_logic;
SIGNAL \Mux235~50_combout\ : std_logic;
SIGNAL \HD[3][10][20]~q\ : std_logic;
SIGNAL \HD[3][11][20]~q\ : std_logic;
SIGNAL \HD[3][8][20]~q\ : std_logic;
SIGNAL \HD[3][9][20]~q\ : std_logic;
SIGNAL \Mux235~46_combout\ : std_logic;
SIGNAL \Mux235~47_combout\ : std_logic;
SIGNAL \HD[3][13][20]~q\ : std_logic;
SIGNAL \Mux235~51_combout\ : std_logic;
SIGNAL \HD[3][5][20]~q\ : std_logic;
SIGNAL \HD[3][7][20]~q\ : std_logic;
SIGNAL \HD[3][6][20]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][20]~q\ : std_logic;
SIGNAL \HD[3][4][20]~q\ : std_logic;
SIGNAL \Mux235~61_combout\ : std_logic;
SIGNAL \Mux235~62_combout\ : std_logic;
SIGNAL \HD[2][12][20]~q\ : std_logic;
SIGNAL \HD[2][13][20]~q\ : std_logic;
SIGNAL \HD[2][9][20]~q\ : std_logic;
SIGNAL \HD[2][11][20]~q\ : std_logic;
SIGNAL \HD[2][8][20]~q\ : std_logic;
SIGNAL \HD[2][10][20]~q\ : std_logic;
SIGNAL \Mux235~54_combout\ : std_logic;
SIGNAL \Mux235~55_combout\ : std_logic;
SIGNAL \HD[2][0][20]~q\ : std_logic;
SIGNAL \HD[2][1][20]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][20]~q\ : std_logic;
SIGNAL \Mux235~56_combout\ : std_logic;
SIGNAL \HD[2][3][20]~q\ : std_logic;
SIGNAL \HD[2][2][20]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][20]~q\ : std_logic;
SIGNAL \Mux235~57_combout\ : std_logic;
SIGNAL \Mux235~58_combout\ : std_logic;
SIGNAL \Mux235~59_combout\ : std_logic;
SIGNAL \HD[2][6][20]~feeder_combout\ : std_logic;
SIGNAL \HD[2][6][20]~q\ : std_logic;
SIGNAL \HD[2][7][20]~q\ : std_logic;
SIGNAL \HD[2][4][20]~q\ : std_logic;
SIGNAL \HD[2][5][20]~q\ : std_logic;
SIGNAL \Mux235~52_combout\ : std_logic;
SIGNAL \Mux235~53_combout\ : std_logic;
SIGNAL \Mux235~60_combout\ : std_logic;
SIGNAL \Mux235~63_combout\ : std_logic;
SIGNAL \Mux235~64_combout\ : std_logic;
SIGNAL \data_write[21]~input_o\ : std_logic;
SIGNAL \HD[3][12][21]~q\ : std_logic;
SIGNAL \HD[3][13][21]~q\ : std_logic;
SIGNAL \HD[3][0][21]~q\ : std_logic;
SIGNAL \HD[3][1][21]~q\ : std_logic;
SIGNAL \Mux234~50_combout\ : std_logic;
SIGNAL \HD[3][3][21]~q\ : std_logic;
SIGNAL \HD[3][2][21]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][21]~q\ : std_logic;
SIGNAL \Mux234~51_combout\ : std_logic;
SIGNAL \HD[3][10][21]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][21]~q\ : std_logic;
SIGNAL \HD[3][8][21]~q\ : std_logic;
SIGNAL \Mux234~48_combout\ : std_logic;
SIGNAL \HD[3][11][21]~q\ : std_logic;
SIGNAL \HD[3][9][21]~q\ : std_logic;
SIGNAL \Mux234~49_combout\ : std_logic;
SIGNAL \Mux234~52_combout\ : std_logic;
SIGNAL \Mux234~53_combout\ : std_logic;
SIGNAL \HD[2][10][21]~q\ : std_logic;
SIGNAL \HD[2][11][21]~q\ : std_logic;
SIGNAL \HD[2][8][21]~q\ : std_logic;
SIGNAL \HD[2][9][21]~q\ : std_logic;
SIGNAL \Mux234~54_combout\ : std_logic;
SIGNAL \Mux234~55_combout\ : std_logic;
SIGNAL \HD[2][13][21]~q\ : std_logic;
SIGNAL \HD[2][2][21]~q\ : std_logic;
SIGNAL \HD[2][0][21]~q\ : std_logic;
SIGNAL \Mux234~56_combout\ : std_logic;
SIGNAL \HD[2][3][21]~q\ : std_logic;
SIGNAL \HD[2][1][21]~q\ : std_logic;
SIGNAL \Mux234~57_combout\ : std_logic;
SIGNAL \HD[2][12][21]~q\ : std_logic;
SIGNAL \Mux234~58_combout\ : std_logic;
SIGNAL \Mux234~59_combout\ : std_logic;
SIGNAL \Mux234~60_combout\ : std_logic;
SIGNAL \HD[2][5][21]~feeder_combout\ : std_logic;
SIGNAL \HD[2][5][21]~q\ : std_logic;
SIGNAL \HD[2][7][21]~q\ : std_logic;
SIGNAL \HD[2][6][21]~q\ : std_logic;
SIGNAL \HD[2][4][21]~q\ : std_logic;
SIGNAL \Mux234~46_combout\ : std_logic;
SIGNAL \Mux234~47_combout\ : std_logic;
SIGNAL \HD[3][6][21]~q\ : std_logic;
SIGNAL \HD[3][7][21]~q\ : std_logic;
SIGNAL \HD[3][4][21]~q\ : std_logic;
SIGNAL \HD[3][5][21]~feeder_combout\ : std_logic;
SIGNAL \HD[3][5][21]~q\ : std_logic;
SIGNAL \Mux234~61_combout\ : std_logic;
SIGNAL \Mux234~62_combout\ : std_logic;
SIGNAL \Mux234~63_combout\ : std_logic;
SIGNAL \HD[1][4][21]~q\ : std_logic;
SIGNAL \HD[1][6][21]~q\ : std_logic;
SIGNAL \Mux234~39_combout\ : std_logic;
SIGNAL \HD[1][7][21]~q\ : std_logic;
SIGNAL \HD[1][5][21]~q\ : std_logic;
SIGNAL \Mux234~40_combout\ : std_logic;
SIGNAL \HD~64_combout\ : std_logic;
SIGNAL \HD[0][2][21]~q\ : std_logic;
SIGNAL \HD[0][3][21]~q\ : std_logic;
SIGNAL \HD~65_combout\ : std_logic;
SIGNAL \HD[0][1][21]~q\ : std_logic;
SIGNAL \HD~66_combout\ : std_logic;
SIGNAL \HD[0][0][21]~q\ : std_logic;
SIGNAL \Mux234~34_combout\ : std_logic;
SIGNAL \Mux234~35_combout\ : std_logic;
SIGNAL \HD[0][9][21]~q\ : std_logic;
SIGNAL \HD[0][11][21]~q\ : std_logic;
SIGNAL \HD[0][8][21]~q\ : std_logic;
SIGNAL \HD[0][10][21]~q\ : std_logic;
SIGNAL \Mux234~32_combout\ : std_logic;
SIGNAL \Mux234~33_combout\ : std_logic;
SIGNAL \Mux234~36_combout\ : std_logic;
SIGNAL \HD[0][13][21]~q\ : std_logic;
SIGNAL \HD[0][12][21]~feeder_combout\ : std_logic;
SIGNAL \HD[0][12][21]~q\ : std_logic;
SIGNAL \Mux234~37_combout\ : std_logic;
SIGNAL \HD[1][8][21]~q\ : std_logic;
SIGNAL \HD[1][9][21]~q\ : std_logic;
SIGNAL \Mux234~26_combout\ : std_logic;
SIGNAL \HD[1][11][21]~q\ : std_logic;
SIGNAL \HD[1][10][21]~feeder_combout\ : std_logic;
SIGNAL \HD[1][10][21]~q\ : std_logic;
SIGNAL \Mux234~27_combout\ : std_logic;
SIGNAL \HD[1][13][21]~q\ : std_logic;
SIGNAL \HD[1][12][21]~q\ : std_logic;
SIGNAL \HD[1][1][21]~feeder_combout\ : std_logic;
SIGNAL \HD[1][1][21]~q\ : std_logic;
SIGNAL \HD[1][3][21]~q\ : std_logic;
SIGNAL \HD[1][0][21]~q\ : std_logic;
SIGNAL \HD[1][2][21]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][21]~q\ : std_logic;
SIGNAL \Mux234~28_combout\ : std_logic;
SIGNAL \Mux234~29_combout\ : std_logic;
SIGNAL \Mux234~30_combout\ : std_logic;
SIGNAL \Mux234~31_combout\ : std_logic;
SIGNAL \Mux234~38_combout\ : std_logic;
SIGNAL \HD[0][6][21]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][21]~q\ : std_logic;
SIGNAL \HD[0][7][21]~q\ : std_logic;
SIGNAL \HD[0][5][21]~q\ : std_logic;
SIGNAL \HD[0][4][21]~q\ : std_logic;
SIGNAL \Mux234~24_combout\ : std_logic;
SIGNAL \Mux234~25_combout\ : std_logic;
SIGNAL \Mux234~41_combout\ : std_logic;
SIGNAL \HD[5][4][21]~q\ : std_logic;
SIGNAL \HD[5][6][21]~q\ : std_logic;
SIGNAL \Mux234~21_combout\ : std_logic;
SIGNAL \HD[5][7][21]~q\ : std_logic;
SIGNAL \HD[5][5][21]~q\ : std_logic;
SIGNAL \Mux234~22_combout\ : std_logic;
SIGNAL \HD[5][8][21]~q\ : std_logic;
SIGNAL \HD[5][9][21]~q\ : std_logic;
SIGNAL \Mux234~6_combout\ : std_logic;
SIGNAL \HD[5][10][21]~q\ : std_logic;
SIGNAL \HD[5][11][21]~q\ : std_logic;
SIGNAL \Mux234~7_combout\ : std_logic;
SIGNAL \HD[5][1][21]~q\ : std_logic;
SIGNAL \HD[5][3][21]~q\ : std_logic;
SIGNAL \HD[5][2][21]~q\ : std_logic;
SIGNAL \HD[5][0][21]~q\ : std_logic;
SIGNAL \Mux234~8_combout\ : std_logic;
SIGNAL \Mux234~9_combout\ : std_logic;
SIGNAL \HD[5][12][21]~q\ : std_logic;
SIGNAL \Mux234~10_combout\ : std_logic;
SIGNAL \HD[5][13][21]~q\ : std_logic;
SIGNAL \Mux234~11_combout\ : std_logic;
SIGNAL \HD[4][0][21]~q\ : std_logic;
SIGNAL \HD[4][1][21]~q\ : std_logic;
SIGNAL \Mux234~16_combout\ : std_logic;
SIGNAL \HD[4][3][21]~q\ : std_logic;
SIGNAL \HD[4][2][21]~feeder_combout\ : std_logic;
SIGNAL \HD[4][2][21]~q\ : std_logic;
SIGNAL \Mux234~17_combout\ : std_logic;
SIGNAL \HD[4][9][21]~q\ : std_logic;
SIGNAL \HD[4][11][21]~q\ : std_logic;
SIGNAL \HD[4][8][21]~q\ : std_logic;
SIGNAL \HD[4][10][21]~q\ : std_logic;
SIGNAL \Mux234~14_combout\ : std_logic;
SIGNAL \Mux234~15_combout\ : std_logic;
SIGNAL \Mux234~18_combout\ : std_logic;
SIGNAL \HD[4][13][21]~q\ : std_logic;
SIGNAL \HD[4][12][21]~q\ : std_logic;
SIGNAL \Mux234~19_combout\ : std_logic;
SIGNAL \HD[4][6][21]~q\ : std_logic;
SIGNAL \HD[4][7][21]~q\ : std_logic;
SIGNAL \HD[4][4][21]~q\ : std_logic;
SIGNAL \HD[4][5][21]~q\ : std_logic;
SIGNAL \Mux234~12_combout\ : std_logic;
SIGNAL \Mux234~13_combout\ : std_logic;
SIGNAL \Mux234~20_combout\ : std_logic;
SIGNAL \Mux234~23_combout\ : std_logic;
SIGNAL \Mux234~42_combout\ : std_logic;
SIGNAL \HD[6][6][21]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][21]~q\ : std_logic;
SIGNAL \HD[6][7][21]~q\ : std_logic;
SIGNAL \HD[6][4][21]~q\ : std_logic;
SIGNAL \HD[6][5][21]~q\ : std_logic;
SIGNAL \Mux234~43_combout\ : std_logic;
SIGNAL \Mux234~44_combout\ : std_logic;
SIGNAL \HD[6][2][21]~q\ : std_logic;
SIGNAL \HD[6][3][21]~q\ : std_logic;
SIGNAL \HD[6][1][21]~q\ : std_logic;
SIGNAL \HD[6][0][21]~q\ : std_logic;
SIGNAL \Mux234~2_combout\ : std_logic;
SIGNAL \Mux234~3_combout\ : std_logic;
SIGNAL \HD[6][8][21]~q\ : std_logic;
SIGNAL \HD[6][10][21]~q\ : std_logic;
SIGNAL \Mux234~0_combout\ : std_logic;
SIGNAL \HD[6][11][21]~q\ : std_logic;
SIGNAL \HD[6][9][21]~q\ : std_logic;
SIGNAL \Mux234~1_combout\ : std_logic;
SIGNAL \Mux234~4_combout\ : std_logic;
SIGNAL \HD[6][13][21]~q\ : std_logic;
SIGNAL \HD[6][12][21]~q\ : std_logic;
SIGNAL \Mux234~5_combout\ : std_logic;
SIGNAL \Mux234~45_combout\ : std_logic;
SIGNAL \Mux234~64_combout\ : std_logic;
SIGNAL \data_write[22]~input_o\ : std_logic;
SIGNAL \HD[3][10][22]~q\ : std_logic;
SIGNAL \HD[3][11][22]~q\ : std_logic;
SIGNAL \HD[3][8][22]~q\ : std_logic;
SIGNAL \HD[3][9][22]~q\ : std_logic;
SIGNAL \Mux233~46_combout\ : std_logic;
SIGNAL \Mux233~47_combout\ : std_logic;
SIGNAL \HD[3][13][22]~q\ : std_logic;
SIGNAL \HD[3][1][22]~q\ : std_logic;
SIGNAL \HD[3][3][22]~q\ : std_logic;
SIGNAL \HD[3][0][22]~q\ : std_logic;
SIGNAL \HD[3][2][22]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][22]~q\ : std_logic;
SIGNAL \Mux233~48_combout\ : std_logic;
SIGNAL \Mux233~49_combout\ : std_logic;
SIGNAL \HD[3][12][22]~q\ : std_logic;
SIGNAL \Mux233~50_combout\ : std_logic;
SIGNAL \Mux233~51_combout\ : std_logic;
SIGNAL \HD[2][12][22]~feeder_combout\ : std_logic;
SIGNAL \HD[2][12][22]~q\ : std_logic;
SIGNAL \HD[2][2][22]~q\ : std_logic;
SIGNAL \HD[2][3][22]~q\ : std_logic;
SIGNAL \HD[2][0][22]~q\ : std_logic;
SIGNAL \HD[2][1][22]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][22]~q\ : std_logic;
SIGNAL \Mux233~56_combout\ : std_logic;
SIGNAL \Mux233~57_combout\ : std_logic;
SIGNAL \HD[2][8][22]~q\ : std_logic;
SIGNAL \HD[2][10][22]~q\ : std_logic;
SIGNAL \Mux233~54_combout\ : std_logic;
SIGNAL \HD[2][11][22]~q\ : std_logic;
SIGNAL \HD[2][9][22]~q\ : std_logic;
SIGNAL \Mux233~55_combout\ : std_logic;
SIGNAL \Mux233~58_combout\ : std_logic;
SIGNAL \HD[2][13][22]~q\ : std_logic;
SIGNAL \Mux233~59_combout\ : std_logic;
SIGNAL \HD[2][6][22]~q\ : std_logic;
SIGNAL \HD[2][4][22]~q\ : std_logic;
SIGNAL \HD[2][5][22]~q\ : std_logic;
SIGNAL \Mux233~52_combout\ : std_logic;
SIGNAL \HD[2][7][22]~q\ : std_logic;
SIGNAL \Mux233~53_combout\ : std_logic;
SIGNAL \Mux233~60_combout\ : std_logic;
SIGNAL \HD[3][5][22]~q\ : std_logic;
SIGNAL \HD[3][7][22]~q\ : std_logic;
SIGNAL \HD[3][4][22]~q\ : std_logic;
SIGNAL \HD[3][6][22]~q\ : std_logic;
SIGNAL \Mux233~61_combout\ : std_logic;
SIGNAL \Mux233~62_combout\ : std_logic;
SIGNAL \Mux233~63_combout\ : std_logic;
SIGNAL \HD[5][4][22]~q\ : std_logic;
SIGNAL \HD[5][5][22]~q\ : std_logic;
SIGNAL \Mux233~15_combout\ : std_logic;
SIGNAL \HD[5][7][22]~q\ : std_logic;
SIGNAL \HD[5][6][22]~feeder_combout\ : std_logic;
SIGNAL \HD[5][6][22]~q\ : std_logic;
SIGNAL \Mux233~16_combout\ : std_logic;
SIGNAL \HD[5][8][22]~q\ : std_logic;
SIGNAL \HD[5][10][22]~q\ : std_logic;
SIGNAL \Mux233~2_combout\ : std_logic;
SIGNAL \HD[5][11][22]~q\ : std_logic;
SIGNAL \HD[5][9][22]~q\ : std_logic;
SIGNAL \Mux233~3_combout\ : std_logic;
SIGNAL \HD[5][2][22]~q\ : std_logic;
SIGNAL \HD[5][3][22]~q\ : std_logic;
SIGNAL \HD[5][1][22]~q\ : std_logic;
SIGNAL \HD[5][0][22]~q\ : std_logic;
SIGNAL \Mux233~4_combout\ : std_logic;
SIGNAL \Mux233~5_combout\ : std_logic;
SIGNAL \Mux233~6_combout\ : std_logic;
SIGNAL \HD[5][12][22]~q\ : std_logic;
SIGNAL \HD[5][13][22]~q\ : std_logic;
SIGNAL \Mux233~7_combout\ : std_logic;
SIGNAL \HD[4][12][22]~q\ : std_logic;
SIGNAL \HD[4][1][22]~feeder_combout\ : std_logic;
SIGNAL \HD[4][1][22]~q\ : std_logic;
SIGNAL \HD[4][0][22]~q\ : std_logic;
SIGNAL \HD[4][2][22]~q\ : std_logic;
SIGNAL \Mux233~10_combout\ : std_logic;
SIGNAL \HD[4][3][22]~q\ : std_logic;
SIGNAL \Mux233~11_combout\ : std_logic;
SIGNAL \Mux233~12_combout\ : std_logic;
SIGNAL \HD[4][13][22]~q\ : std_logic;
SIGNAL \HD[4][10][22]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][22]~q\ : std_logic;
SIGNAL \HD[4][11][22]~q\ : std_logic;
SIGNAL \HD[4][8][22]~q\ : std_logic;
SIGNAL \HD[4][9][22]~q\ : std_logic;
SIGNAL \Mux233~8_combout\ : std_logic;
SIGNAL \Mux233~9_combout\ : std_logic;
SIGNAL \Mux233~13_combout\ : std_logic;
SIGNAL \Mux233~14_combout\ : std_logic;
SIGNAL \HD[4][5][22]~q\ : std_logic;
SIGNAL \HD[4][7][22]~q\ : std_logic;
SIGNAL \HD[4][6][22]~feeder_combout\ : std_logic;
SIGNAL \HD[4][6][22]~q\ : std_logic;
SIGNAL \HD[4][4][22]~q\ : std_logic;
SIGNAL \Mux233~0_combout\ : std_logic;
SIGNAL \Mux233~1_combout\ : std_logic;
SIGNAL \Mux233~17_combout\ : std_logic;
SIGNAL \HD[6][5][22]~q\ : std_logic;
SIGNAL \HD[6][7][22]~q\ : std_logic;
SIGNAL \HD[6][4][22]~q\ : std_logic;
SIGNAL \HD[6][6][22]~q\ : std_logic;
SIGNAL \Mux233~43_combout\ : std_logic;
SIGNAL \Mux233~44_combout\ : std_logic;
SIGNAL \HD[6][12][22]~q\ : std_logic;
SIGNAL \HD[6][2][22]~q\ : std_logic;
SIGNAL \HD[6][0][22]~q\ : std_logic;
SIGNAL \Mux233~20_combout\ : std_logic;
SIGNAL \HD[6][3][22]~q\ : std_logic;
SIGNAL \HD[6][1][22]~q\ : std_logic;
SIGNAL \Mux233~21_combout\ : std_logic;
SIGNAL \Mux233~22_combout\ : std_logic;
SIGNAL \HD[6][13][22]~q\ : std_logic;
SIGNAL \HD[6][8][22]~q\ : std_logic;
SIGNAL \HD[6][9][22]~q\ : std_logic;
SIGNAL \Mux233~18_combout\ : std_logic;
SIGNAL \HD[6][11][22]~q\ : std_logic;
SIGNAL \HD[6][10][22]~feeder_combout\ : std_logic;
SIGNAL \HD[6][10][22]~q\ : std_logic;
SIGNAL \Mux233~19_combout\ : std_logic;
SIGNAL \Mux233~23_combout\ : std_logic;
SIGNAL \HD[1][5][22]~feeder_combout\ : std_logic;
SIGNAL \HD[1][5][22]~q\ : std_logic;
SIGNAL \HD[1][4][22]~q\ : std_logic;
SIGNAL \Mux233~39_combout\ : std_logic;
SIGNAL \HD[1][7][22]~q\ : std_logic;
SIGNAL \HD[1][6][22]~q\ : std_logic;
SIGNAL \Mux233~40_combout\ : std_logic;
SIGNAL \HD[0][6][22]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][22]~q\ : std_logic;
SIGNAL \HD[0][4][22]~q\ : std_logic;
SIGNAL \Mux233~30_combout\ : std_logic;
SIGNAL \HD[0][7][22]~q\ : std_logic;
SIGNAL \HD[0][5][22]~q\ : std_logic;
SIGNAL \Mux233~31_combout\ : std_logic;
SIGNAL \HD[0][10][22]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][22]~q\ : std_logic;
SIGNAL \HD[0][11][22]~q\ : std_logic;
SIGNAL \HD[0][8][22]~q\ : std_logic;
SIGNAL \HD[0][9][22]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][22]~q\ : std_logic;
SIGNAL \Mux233~32_combout\ : std_logic;
SIGNAL \Mux233~33_combout\ : std_logic;
SIGNAL \HD~67_combout\ : std_logic;
SIGNAL \HD[0][1][22]~q\ : std_logic;
SIGNAL \HD[0][3][22]~q\ : std_logic;
SIGNAL \HD~68_combout\ : std_logic;
SIGNAL \HD[0][2][22]~q\ : std_logic;
SIGNAL \HD~69_combout\ : std_logic;
SIGNAL \HD[0][0][22]~q\ : std_logic;
SIGNAL \Mux233~34_combout\ : std_logic;
SIGNAL \Mux233~35_combout\ : std_logic;
SIGNAL \HD[0][12][22]~q\ : std_logic;
SIGNAL \Mux233~36_combout\ : std_logic;
SIGNAL \HD[0][13][22]~q\ : std_logic;
SIGNAL \Mux233~37_combout\ : std_logic;
SIGNAL \Mux233~38_combout\ : std_logic;
SIGNAL \HD[1][8][22]~q\ : std_logic;
SIGNAL \HD[1][10][22]~q\ : std_logic;
SIGNAL \Mux233~24_combout\ : std_logic;
SIGNAL \HD[1][11][22]~q\ : std_logic;
SIGNAL \HD[1][9][22]~q\ : std_logic;
SIGNAL \Mux233~25_combout\ : std_logic;
SIGNAL \HD[1][0][22]~q\ : std_logic;
SIGNAL \HD[1][1][22]~q\ : std_logic;
SIGNAL \Mux233~26_combout\ : std_logic;
SIGNAL \HD[1][3][22]~q\ : std_logic;
SIGNAL \HD[1][2][22]~q\ : std_logic;
SIGNAL \Mux233~27_combout\ : std_logic;
SIGNAL \Mux233~28_combout\ : std_logic;
SIGNAL \HD[1][13][22]~q\ : std_logic;
SIGNAL \HD[1][12][22]~q\ : std_logic;
SIGNAL \Mux233~29_combout\ : std_logic;
SIGNAL \Mux233~41_combout\ : std_logic;
SIGNAL \Mux233~42_combout\ : std_logic;
SIGNAL \Mux233~45_combout\ : std_logic;
SIGNAL \Mux233~64_combout\ : std_logic;
SIGNAL \data_write[23]~input_o\ : std_logic;
SIGNAL \HD[6][6][23]~q\ : std_logic;
SIGNAL \HD[6][7][23]~q\ : std_logic;
SIGNAL \HD[6][4][23]~q\ : std_logic;
SIGNAL \HD[6][5][23]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][23]~q\ : std_logic;
SIGNAL \Mux232~43_combout\ : std_logic;
SIGNAL \Mux232~44_combout\ : std_logic;
SIGNAL \HD[6][12][23]~q\ : std_logic;
SIGNAL \HD[6][13][23]~q\ : std_logic;
SIGNAL \HD[6][1][23]~q\ : std_logic;
SIGNAL \HD[6][0][23]~q\ : std_logic;
SIGNAL \Mux232~2_combout\ : std_logic;
SIGNAL \HD[6][3][23]~q\ : std_logic;
SIGNAL \HD[6][2][23]~q\ : std_logic;
SIGNAL \Mux232~3_combout\ : std_logic;
SIGNAL \HD[6][8][23]~q\ : std_logic;
SIGNAL \HD[6][10][23]~q\ : std_logic;
SIGNAL \Mux232~0_combout\ : std_logic;
SIGNAL \HD[6][11][23]~q\ : std_logic;
SIGNAL \HD[6][9][23]~q\ : std_logic;
SIGNAL \Mux232~1_combout\ : std_logic;
SIGNAL \Mux232~4_combout\ : std_logic;
SIGNAL \Mux232~5_combout\ : std_logic;
SIGNAL \HD[4][0][23]~q\ : std_logic;
SIGNAL \HD[4][1][23]~q\ : std_logic;
SIGNAL \Mux232~16_combout\ : std_logic;
SIGNAL \HD[4][3][23]~q\ : std_logic;
SIGNAL \HD[4][2][23]~q\ : std_logic;
SIGNAL \Mux232~17_combout\ : std_logic;
SIGNAL \HD[4][9][23]~q\ : std_logic;
SIGNAL \HD[4][11][23]~q\ : std_logic;
SIGNAL \HD[4][8][23]~q\ : std_logic;
SIGNAL \HD[4][10][23]~q\ : std_logic;
SIGNAL \Mux232~14_combout\ : std_logic;
SIGNAL \Mux232~15_combout\ : std_logic;
SIGNAL \Mux232~18_combout\ : std_logic;
SIGNAL \HD[4][13][23]~q\ : std_logic;
SIGNAL \HD[4][12][23]~q\ : std_logic;
SIGNAL \Mux232~19_combout\ : std_logic;
SIGNAL \HD[4][6][23]~q\ : std_logic;
SIGNAL \HD[4][7][23]~q\ : std_logic;
SIGNAL \HD[4][4][23]~q\ : std_logic;
SIGNAL \HD[4][5][23]~q\ : std_logic;
SIGNAL \Mux232~12_combout\ : std_logic;
SIGNAL \Mux232~13_combout\ : std_logic;
SIGNAL \Mux232~20_combout\ : std_logic;
SIGNAL \HD[5][2][23]~q\ : std_logic;
SIGNAL \HD[5][0][23]~q\ : std_logic;
SIGNAL \Mux232~8_combout\ : std_logic;
SIGNAL \HD[5][3][23]~q\ : std_logic;
SIGNAL \HD[5][1][23]~q\ : std_logic;
SIGNAL \Mux232~9_combout\ : std_logic;
SIGNAL \HD[5][12][23]~q\ : std_logic;
SIGNAL \Mux232~10_combout\ : std_logic;
SIGNAL \HD[5][13][23]~q\ : std_logic;
SIGNAL \HD[5][10][23]~q\ : std_logic;
SIGNAL \HD[5][11][23]~q\ : std_logic;
SIGNAL \HD[5][8][23]~q\ : std_logic;
SIGNAL \HD[5][9][23]~q\ : std_logic;
SIGNAL \Mux232~6_combout\ : std_logic;
SIGNAL \Mux232~7_combout\ : std_logic;
SIGNAL \Mux232~11_combout\ : std_logic;
SIGNAL \HD[5][5][23]~q\ : std_logic;
SIGNAL \HD[5][4][23]~q\ : std_logic;
SIGNAL \HD[5][6][23]~q\ : std_logic;
SIGNAL \Mux232~21_combout\ : std_logic;
SIGNAL \HD[5][7][23]~q\ : std_logic;
SIGNAL \Mux232~22_combout\ : std_logic;
SIGNAL \Mux232~23_combout\ : std_logic;
SIGNAL \HD[0][8][23]~q\ : std_logic;
SIGNAL \HD[0][10][23]~q\ : std_logic;
SIGNAL \Mux232~32_combout\ : std_logic;
SIGNAL \HD[0][9][23]~q\ : std_logic;
SIGNAL \HD[0][11][23]~q\ : std_logic;
SIGNAL \Mux232~33_combout\ : std_logic;
SIGNAL \HD~71_combout\ : std_logic;
SIGNAL \HD[0][1][23]~q\ : std_logic;
SIGNAL \HD~72_combout\ : std_logic;
SIGNAL \HD[0][0][23]~q\ : std_logic;
SIGNAL \Mux232~34_combout\ : std_logic;
SIGNAL \HD[0][3][23]~q\ : std_logic;
SIGNAL \HD~70_combout\ : std_logic;
SIGNAL \HD[0][2][23]~q\ : std_logic;
SIGNAL \Mux232~35_combout\ : std_logic;
SIGNAL \Mux232~36_combout\ : std_logic;
SIGNAL \HD[0][13][23]~q\ : std_logic;
SIGNAL \HD[0][12][23]~q\ : std_logic;
SIGNAL \Mux232~37_combout\ : std_logic;
SIGNAL \HD[1][10][23]~q\ : std_logic;
SIGNAL \HD[1][11][23]~q\ : std_logic;
SIGNAL \HD[1][9][23]~feeder_combout\ : std_logic;
SIGNAL \HD[1][9][23]~q\ : std_logic;
SIGNAL \HD[1][8][23]~q\ : std_logic;
SIGNAL \Mux232~26_combout\ : std_logic;
SIGNAL \Mux232~27_combout\ : std_logic;
SIGNAL \HD[1][13][23]~q\ : std_logic;
SIGNAL \HD[1][12][23]~q\ : std_logic;
SIGNAL \HD[1][0][23]~q\ : std_logic;
SIGNAL \HD[1][2][23]~q\ : std_logic;
SIGNAL \Mux232~28_combout\ : std_logic;
SIGNAL \HD[1][1][23]~q\ : std_logic;
SIGNAL \HD[1][3][23]~q\ : std_logic;
SIGNAL \Mux232~29_combout\ : std_logic;
SIGNAL \Mux232~30_combout\ : std_logic;
SIGNAL \Mux232~31_combout\ : std_logic;
SIGNAL \Mux232~38_combout\ : std_logic;
SIGNAL \HD[0][5][23]~q\ : std_logic;
SIGNAL \HD[0][4][23]~q\ : std_logic;
SIGNAL \Mux232~24_combout\ : std_logic;
SIGNAL \HD[0][7][23]~q\ : std_logic;
SIGNAL \HD[0][6][23]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][23]~q\ : std_logic;
SIGNAL \Mux232~25_combout\ : std_logic;
SIGNAL \HD[1][5][23]~q\ : std_logic;
SIGNAL \HD[1][7][23]~q\ : std_logic;
SIGNAL \HD[1][4][23]~q\ : std_logic;
SIGNAL \HD[1][6][23]~q\ : std_logic;
SIGNAL \Mux232~39_combout\ : std_logic;
SIGNAL \Mux232~40_combout\ : std_logic;
SIGNAL \Mux232~41_combout\ : std_logic;
SIGNAL \Mux232~42_combout\ : std_logic;
SIGNAL \Mux232~45_combout\ : std_logic;
SIGNAL \HD[2][1][23]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][23]~q\ : std_logic;
SIGNAL \HD[2][3][23]~q\ : std_logic;
SIGNAL \HD[2][0][23]~q\ : std_logic;
SIGNAL \HD[2][2][23]~q\ : std_logic;
SIGNAL \Mux232~56_combout\ : std_logic;
SIGNAL \Mux232~57_combout\ : std_logic;
SIGNAL \HD[2][12][23]~q\ : std_logic;
SIGNAL \Mux232~58_combout\ : std_logic;
SIGNAL \HD[2][13][23]~q\ : std_logic;
SIGNAL \HD[2][9][23]~q\ : std_logic;
SIGNAL \HD[2][8][23]~q\ : std_logic;
SIGNAL \Mux232~54_combout\ : std_logic;
SIGNAL \HD[2][11][23]~q\ : std_logic;
SIGNAL \HD[2][10][23]~q\ : std_logic;
SIGNAL \Mux232~55_combout\ : std_logic;
SIGNAL \Mux232~59_combout\ : std_logic;
SIGNAL \HD[3][12][23]~q\ : std_logic;
SIGNAL \HD[3][13][23]~q\ : std_logic;
SIGNAL \HD[3][8][23]~q\ : std_logic;
SIGNAL \HD[3][10][23]~q\ : std_logic;
SIGNAL \Mux232~48_combout\ : std_logic;
SIGNAL \HD[3][9][23]~q\ : std_logic;
SIGNAL \HD[3][11][23]~q\ : std_logic;
SIGNAL \Mux232~49_combout\ : std_logic;
SIGNAL \HD[3][2][23]~q\ : std_logic;
SIGNAL \HD[3][3][23]~q\ : std_logic;
SIGNAL \HD[3][0][23]~q\ : std_logic;
SIGNAL \HD[3][1][23]~feeder_combout\ : std_logic;
SIGNAL \HD[3][1][23]~q\ : std_logic;
SIGNAL \Mux232~50_combout\ : std_logic;
SIGNAL \Mux232~51_combout\ : std_logic;
SIGNAL \Mux232~52_combout\ : std_logic;
SIGNAL \Mux232~53_combout\ : std_logic;
SIGNAL \Mux232~60_combout\ : std_logic;
SIGNAL \HD[2][5][23]~q\ : std_logic;
SIGNAL \HD[2][7][23]~q\ : std_logic;
SIGNAL \HD[2][4][23]~q\ : std_logic;
SIGNAL \HD[2][6][23]~q\ : std_logic;
SIGNAL \Mux232~46_combout\ : std_logic;
SIGNAL \Mux232~47_combout\ : std_logic;
SIGNAL \HD[3][4][23]~q\ : std_logic;
SIGNAL \HD[3][5][23]~q\ : std_logic;
SIGNAL \Mux232~61_combout\ : std_logic;
SIGNAL \HD[3][7][23]~q\ : std_logic;
SIGNAL \HD[3][6][23]~q\ : std_logic;
SIGNAL \Mux232~62_combout\ : std_logic;
SIGNAL \Mux232~63_combout\ : std_logic;
SIGNAL \Mux232~64_combout\ : std_logic;
SIGNAL \data_write[24]~input_o\ : std_logic;
SIGNAL \HD[2][12][24]~q\ : std_logic;
SIGNAL \HD[2][13][24]~q\ : std_logic;
SIGNAL \HD[2][2][24]~q\ : std_logic;
SIGNAL \HD[2][3][24]~q\ : std_logic;
SIGNAL \HD[2][1][24]~q\ : std_logic;
SIGNAL \HD[2][0][24]~q\ : std_logic;
SIGNAL \Mux231~56_combout\ : std_logic;
SIGNAL \Mux231~57_combout\ : std_logic;
SIGNAL \HD[2][8][24]~q\ : std_logic;
SIGNAL \HD[2][10][24]~q\ : std_logic;
SIGNAL \Mux231~54_combout\ : std_logic;
SIGNAL \HD[2][11][24]~q\ : std_logic;
SIGNAL \HD[2][9][24]~feeder_combout\ : std_logic;
SIGNAL \HD[2][9][24]~q\ : std_logic;
SIGNAL \Mux231~55_combout\ : std_logic;
SIGNAL \Mux231~58_combout\ : std_logic;
SIGNAL \Mux231~59_combout\ : std_logic;
SIGNAL \HD[2][6][24]~q\ : std_logic;
SIGNAL \HD[2][7][24]~q\ : std_logic;
SIGNAL \HD[2][4][24]~q\ : std_logic;
SIGNAL \HD[2][5][24]~q\ : std_logic;
SIGNAL \Mux231~52_combout\ : std_logic;
SIGNAL \Mux231~53_combout\ : std_logic;
SIGNAL \Mux231~60_combout\ : std_logic;
SIGNAL \HD[3][1][24]~q\ : std_logic;
SIGNAL \HD[3][3][24]~q\ : std_logic;
SIGNAL \HD[3][0][24]~q\ : std_logic;
SIGNAL \HD[3][2][24]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][24]~q\ : std_logic;
SIGNAL \Mux231~48_combout\ : std_logic;
SIGNAL \Mux231~49_combout\ : std_logic;
SIGNAL \HD[3][12][24]~q\ : std_logic;
SIGNAL \Mux231~50_combout\ : std_logic;
SIGNAL \HD[3][13][24]~q\ : std_logic;
SIGNAL \HD[3][10][24]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][24]~q\ : std_logic;
SIGNAL \HD[3][11][24]~q\ : std_logic;
SIGNAL \HD[3][8][24]~q\ : std_logic;
SIGNAL \HD[3][9][24]~q\ : std_logic;
SIGNAL \Mux231~46_combout\ : std_logic;
SIGNAL \Mux231~47_combout\ : std_logic;
SIGNAL \Mux231~51_combout\ : std_logic;
SIGNAL \HD[3][5][24]~q\ : std_logic;
SIGNAL \HD[3][7][24]~q\ : std_logic;
SIGNAL \HD[3][4][24]~q\ : std_logic;
SIGNAL \HD[3][6][24]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][24]~q\ : std_logic;
SIGNAL \Mux231~61_combout\ : std_logic;
SIGNAL \Mux231~62_combout\ : std_logic;
SIGNAL \Mux231~63_combout\ : std_logic;
SIGNAL \HD[1][2][24]~q\ : std_logic;
SIGNAL \HD[1][3][24]~q\ : std_logic;
SIGNAL \HD[1][0][24]~q\ : std_logic;
SIGNAL \HD[1][1][24]~q\ : std_logic;
SIGNAL \Mux231~26_combout\ : std_logic;
SIGNAL \Mux231~27_combout\ : std_logic;
SIGNAL \HD[1][8][24]~q\ : std_logic;
SIGNAL \HD[1][10][24]~q\ : std_logic;
SIGNAL \Mux231~24_combout\ : std_logic;
SIGNAL \HD[1][11][24]~q\ : std_logic;
SIGNAL \HD[1][9][24]~q\ : std_logic;
SIGNAL \Mux231~25_combout\ : std_logic;
SIGNAL \Mux231~28_combout\ : std_logic;
SIGNAL \HD[1][13][24]~q\ : std_logic;
SIGNAL \HD[1][12][24]~q\ : std_logic;
SIGNAL \Mux231~29_combout\ : std_logic;
SIGNAL \HD[1][4][24]~q\ : std_logic;
SIGNAL \HD[1][5][24]~q\ : std_logic;
SIGNAL \Mux231~39_combout\ : std_logic;
SIGNAL \HD[1][7][24]~q\ : std_logic;
SIGNAL \HD[1][6][24]~q\ : std_logic;
SIGNAL \Mux231~40_combout\ : std_logic;
SIGNAL \HD~73_combout\ : std_logic;
SIGNAL \HD[0][1][24]~q\ : std_logic;
SIGNAL \HD[0][3][24]~q\ : std_logic;
SIGNAL \HD~75_combout\ : std_logic;
SIGNAL \HD[0][0][24]~q\ : std_logic;
SIGNAL \HD~74_combout\ : std_logic;
SIGNAL \HD[0][2][24]~q\ : std_logic;
SIGNAL \Mux231~34_combout\ : std_logic;
SIGNAL \Mux231~35_combout\ : std_logic;
SIGNAL \HD[0][12][24]~q\ : std_logic;
SIGNAL \Mux231~36_combout\ : std_logic;
SIGNAL \HD[0][13][24]~q\ : std_logic;
SIGNAL \HD[0][10][24]~q\ : std_logic;
SIGNAL \HD[0][11][24]~q\ : std_logic;
SIGNAL \HD[0][8][24]~q\ : std_logic;
SIGNAL \HD[0][9][24]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][24]~q\ : std_logic;
SIGNAL \Mux231~32_combout\ : std_logic;
SIGNAL \Mux231~33_combout\ : std_logic;
SIGNAL \Mux231~37_combout\ : std_logic;
SIGNAL \HD[0][5][24]~q\ : std_logic;
SIGNAL \HD[0][7][24]~q\ : std_logic;
SIGNAL \HD[0][4][24]~q\ : std_logic;
SIGNAL \HD[0][6][24]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][24]~q\ : std_logic;
SIGNAL \Mux231~30_combout\ : std_logic;
SIGNAL \Mux231~31_combout\ : std_logic;
SIGNAL \Mux231~38_combout\ : std_logic;
SIGNAL \Mux231~41_combout\ : std_logic;
SIGNAL \HD[6][8][24]~q\ : std_logic;
SIGNAL \HD[6][9][24]~q\ : std_logic;
SIGNAL \Mux231~18_combout\ : std_logic;
SIGNAL \HD[6][11][24]~q\ : std_logic;
SIGNAL \HD[6][10][24]~q\ : std_logic;
SIGNAL \Mux231~19_combout\ : std_logic;
SIGNAL \HD[6][13][24]~q\ : std_logic;
SIGNAL \HD[6][12][24]~q\ : std_logic;
SIGNAL \HD[6][1][24]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][24]~q\ : std_logic;
SIGNAL \HD[6][3][24]~q\ : std_logic;
SIGNAL \HD[6][2][24]~q\ : std_logic;
SIGNAL \HD[6][0][24]~q\ : std_logic;
SIGNAL \Mux231~20_combout\ : std_logic;
SIGNAL \Mux231~21_combout\ : std_logic;
SIGNAL \Mux231~22_combout\ : std_logic;
SIGNAL \Mux231~23_combout\ : std_logic;
SIGNAL \Mux231~42_combout\ : std_logic;
SIGNAL \HD[6][5][24]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][24]~q\ : std_logic;
SIGNAL \HD[6][7][24]~q\ : std_logic;
SIGNAL \HD[6][6][24]~q\ : std_logic;
SIGNAL \HD[6][4][24]~q\ : std_logic;
SIGNAL \Mux231~43_combout\ : std_logic;
SIGNAL \Mux231~44_combout\ : std_logic;
SIGNAL \HD[4][8][24]~q\ : std_logic;
SIGNAL \HD[4][9][24]~feeder_combout\ : std_logic;
SIGNAL \HD[4][9][24]~q\ : std_logic;
SIGNAL \Mux231~8_combout\ : std_logic;
SIGNAL \HD[4][11][24]~q\ : std_logic;
SIGNAL \HD[4][10][24]~q\ : std_logic;
SIGNAL \Mux231~9_combout\ : std_logic;
SIGNAL \HD[4][13][24]~q\ : std_logic;
SIGNAL \HD[4][0][24]~q\ : std_logic;
SIGNAL \HD[4][2][24]~q\ : std_logic;
SIGNAL \Mux231~10_combout\ : std_logic;
SIGNAL \HD[4][3][24]~q\ : std_logic;
SIGNAL \HD[4][1][24]~q\ : std_logic;
SIGNAL \Mux231~11_combout\ : std_logic;
SIGNAL \HD[4][12][24]~q\ : std_logic;
SIGNAL \Mux231~12_combout\ : std_logic;
SIGNAL \Mux231~13_combout\ : std_logic;
SIGNAL \HD[5][12][24]~q\ : std_logic;
SIGNAL \HD[5][13][24]~q\ : std_logic;
SIGNAL \HD[5][8][24]~q\ : std_logic;
SIGNAL \HD[5][10][24]~q\ : std_logic;
SIGNAL \Mux231~2_combout\ : std_logic;
SIGNAL \HD[5][11][24]~q\ : std_logic;
SIGNAL \HD[5][9][24]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][24]~q\ : std_logic;
SIGNAL \Mux231~3_combout\ : std_logic;
SIGNAL \HD[5][0][24]~q\ : std_logic;
SIGNAL \HD[5][1][24]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][24]~q\ : std_logic;
SIGNAL \Mux231~4_combout\ : std_logic;
SIGNAL \HD[5][3][24]~q\ : std_logic;
SIGNAL \HD[5][2][24]~q\ : std_logic;
SIGNAL \Mux231~5_combout\ : std_logic;
SIGNAL \Mux231~6_combout\ : std_logic;
SIGNAL \Mux231~7_combout\ : std_logic;
SIGNAL \Mux231~14_combout\ : std_logic;
SIGNAL \HD[5][5][24]~feeder_combout\ : std_logic;
SIGNAL \HD[5][5][24]~q\ : std_logic;
SIGNAL \HD[5][4][24]~q\ : std_logic;
SIGNAL \Mux231~15_combout\ : std_logic;
SIGNAL \HD[5][7][24]~q\ : std_logic;
SIGNAL \HD[5][6][24]~q\ : std_logic;
SIGNAL \Mux231~16_combout\ : std_logic;
SIGNAL \HD[4][5][24]~feeder_combout\ : std_logic;
SIGNAL \HD[4][5][24]~q\ : std_logic;
SIGNAL \HD[4][7][24]~q\ : std_logic;
SIGNAL \HD[4][4][24]~q\ : std_logic;
SIGNAL \HD[4][6][24]~q\ : std_logic;
SIGNAL \Mux231~0_combout\ : std_logic;
SIGNAL \Mux231~1_combout\ : std_logic;
SIGNAL \Mux231~17_combout\ : std_logic;
SIGNAL \Mux231~45_combout\ : std_logic;
SIGNAL \Mux231~64_combout\ : std_logic;
SIGNAL \data_write[25]~input_o\ : std_logic;
SIGNAL \HD[6][6][25]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][25]~q\ : std_logic;
SIGNAL \HD[6][7][25]~q\ : std_logic;
SIGNAL \HD[6][4][25]~q\ : std_logic;
SIGNAL \HD[6][5][25]~q\ : std_logic;
SIGNAL \Mux230~43_combout\ : std_logic;
SIGNAL \Mux230~44_combout\ : std_logic;
SIGNAL \HD[6][12][25]~q\ : std_logic;
SIGNAL \HD[6][13][25]~q\ : std_logic;
SIGNAL \HD[6][1][25]~q\ : std_logic;
SIGNAL \HD[6][0][25]~q\ : std_logic;
SIGNAL \Mux230~2_combout\ : std_logic;
SIGNAL \HD[6][3][25]~q\ : std_logic;
SIGNAL \HD[6][2][25]~q\ : std_logic;
SIGNAL \Mux230~3_combout\ : std_logic;
SIGNAL \HD[6][9][25]~q\ : std_logic;
SIGNAL \HD[6][8][25]~q\ : std_logic;
SIGNAL \HD[6][10][25]~q\ : std_logic;
SIGNAL \Mux230~0_combout\ : std_logic;
SIGNAL \HD[6][11][25]~q\ : std_logic;
SIGNAL \Mux230~1_combout\ : std_logic;
SIGNAL \Mux230~4_combout\ : std_logic;
SIGNAL \Mux230~5_combout\ : std_logic;
SIGNAL \HD[5][10][25]~q\ : std_logic;
SIGNAL \HD[5][11][25]~q\ : std_logic;
SIGNAL \HD[5][8][25]~q\ : std_logic;
SIGNAL \HD[5][9][25]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][25]~q\ : std_logic;
SIGNAL \Mux230~6_combout\ : std_logic;
SIGNAL \Mux230~7_combout\ : std_logic;
SIGNAL \HD[5][13][25]~q\ : std_logic;
SIGNAL \HD[5][0][25]~q\ : std_logic;
SIGNAL \HD[5][2][25]~q\ : std_logic;
SIGNAL \Mux230~8_combout\ : std_logic;
SIGNAL \HD[5][3][25]~q\ : std_logic;
SIGNAL \HD[5][1][25]~q\ : std_logic;
SIGNAL \Mux230~9_combout\ : std_logic;
SIGNAL \HD[5][12][25]~q\ : std_logic;
SIGNAL \Mux230~10_combout\ : std_logic;
SIGNAL \Mux230~11_combout\ : std_logic;
SIGNAL \HD[5][5][25]~q\ : std_logic;
SIGNAL \HD[5][7][25]~q\ : std_logic;
SIGNAL \HD[5][6][25]~q\ : std_logic;
SIGNAL \HD[5][4][25]~q\ : std_logic;
SIGNAL \Mux230~21_combout\ : std_logic;
SIGNAL \Mux230~22_combout\ : std_logic;
SIGNAL \HD[4][6][25]~q\ : std_logic;
SIGNAL \HD[4][4][25]~q\ : std_logic;
SIGNAL \HD[4][5][25]~q\ : std_logic;
SIGNAL \Mux230~12_combout\ : std_logic;
SIGNAL \HD[4][7][25]~q\ : std_logic;
SIGNAL \Mux230~13_combout\ : std_logic;
SIGNAL \HD[4][2][25]~q\ : std_logic;
SIGNAL \HD[4][3][25]~q\ : std_logic;
SIGNAL \HD[4][0][25]~q\ : std_logic;
SIGNAL \HD[4][1][25]~feeder_combout\ : std_logic;
SIGNAL \HD[4][1][25]~q\ : std_logic;
SIGNAL \Mux230~16_combout\ : std_logic;
SIGNAL \Mux230~17_combout\ : std_logic;
SIGNAL \HD[4][9][25]~q\ : std_logic;
SIGNAL \HD[4][11][25]~q\ : std_logic;
SIGNAL \HD[4][8][25]~q\ : std_logic;
SIGNAL \HD[4][10][25]~q\ : std_logic;
SIGNAL \Mux230~14_combout\ : std_logic;
SIGNAL \Mux230~15_combout\ : std_logic;
SIGNAL \Mux230~18_combout\ : std_logic;
SIGNAL \HD[4][12][25]~q\ : std_logic;
SIGNAL \HD[4][13][25]~q\ : std_logic;
SIGNAL \Mux230~19_combout\ : std_logic;
SIGNAL \Mux230~20_combout\ : std_logic;
SIGNAL \Mux230~23_combout\ : std_logic;
SIGNAL \HD[0][4][25]~q\ : std_logic;
SIGNAL \HD[0][5][25]~q\ : std_logic;
SIGNAL \Mux230~24_combout\ : std_logic;
SIGNAL \HD[0][7][25]~q\ : std_logic;
SIGNAL \HD[0][6][25]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][25]~q\ : std_logic;
SIGNAL \Mux230~25_combout\ : std_logic;
SIGNAL \HD[1][4][25]~q\ : std_logic;
SIGNAL \HD[1][6][25]~feeder_combout\ : std_logic;
SIGNAL \HD[1][6][25]~q\ : std_logic;
SIGNAL \Mux230~39_combout\ : std_logic;
SIGNAL \HD[1][7][25]~q\ : std_logic;
SIGNAL \HD[1][5][25]~q\ : std_logic;
SIGNAL \Mux230~40_combout\ : std_logic;
SIGNAL \HD[1][8][25]~q\ : std_logic;
SIGNAL \HD[1][9][25]~feeder_combout\ : std_logic;
SIGNAL \HD[1][9][25]~q\ : std_logic;
SIGNAL \Mux230~26_combout\ : std_logic;
SIGNAL \HD[1][11][25]~q\ : std_logic;
SIGNAL \HD[1][10][25]~q\ : std_logic;
SIGNAL \Mux230~27_combout\ : std_logic;
SIGNAL \HD[1][13][25]~q\ : std_logic;
SIGNAL \HD[1][12][25]~q\ : std_logic;
SIGNAL \HD[1][1][25]~q\ : std_logic;
SIGNAL \HD[1][0][25]~q\ : std_logic;
SIGNAL \HD[1][2][25]~q\ : std_logic;
SIGNAL \Mux230~28_combout\ : std_logic;
SIGNAL \HD[1][3][25]~q\ : std_logic;
SIGNAL \Mux230~29_combout\ : std_logic;
SIGNAL \Mux230~30_combout\ : std_logic;
SIGNAL \Mux230~31_combout\ : std_logic;
SIGNAL \HD[0][8][25]~q\ : std_logic;
SIGNAL \HD[0][10][25]~q\ : std_logic;
SIGNAL \Mux230~32_combout\ : std_logic;
SIGNAL \HD[0][11][25]~q\ : std_logic;
SIGNAL \HD[0][9][25]~q\ : std_logic;
SIGNAL \Mux230~33_combout\ : std_logic;
SIGNAL \HD~78_combout\ : std_logic;
SIGNAL \HD[0][0][25]~q\ : std_logic;
SIGNAL \HD~77_combout\ : std_logic;
SIGNAL \HD[0][1][25]~q\ : std_logic;
SIGNAL \Mux230~34_combout\ : std_logic;
SIGNAL \HD[0][3][25]~q\ : std_logic;
SIGNAL \HD~76_combout\ : std_logic;
SIGNAL \HD[0][2][25]~q\ : std_logic;
SIGNAL \Mux230~35_combout\ : std_logic;
SIGNAL \Mux230~36_combout\ : std_logic;
SIGNAL \HD[0][13][25]~q\ : std_logic;
SIGNAL \HD[0][12][25]~q\ : std_logic;
SIGNAL \Mux230~37_combout\ : std_logic;
SIGNAL \Mux230~38_combout\ : std_logic;
SIGNAL \Mux230~41_combout\ : std_logic;
SIGNAL \Mux230~42_combout\ : std_logic;
SIGNAL \Mux230~45_combout\ : std_logic;
SIGNAL \HD[3][4][25]~q\ : std_logic;
SIGNAL \HD[3][5][25]~q\ : std_logic;
SIGNAL \Mux230~61_combout\ : std_logic;
SIGNAL \HD[3][7][25]~q\ : std_logic;
SIGNAL \HD[3][6][25]~q\ : std_logic;
SIGNAL \Mux230~62_combout\ : std_logic;
SIGNAL \HD[2][6][25]~q\ : std_logic;
SIGNAL \HD[2][4][25]~q\ : std_logic;
SIGNAL \Mux230~46_combout\ : std_logic;
SIGNAL \HD[2][7][25]~q\ : std_logic;
SIGNAL \HD[2][5][25]~q\ : std_logic;
SIGNAL \Mux230~47_combout\ : std_logic;
SIGNAL \HD[2][8][25]~q\ : std_logic;
SIGNAL \HD[2][9][25]~q\ : std_logic;
SIGNAL \Mux230~54_combout\ : std_logic;
SIGNAL \HD[2][11][25]~q\ : std_logic;
SIGNAL \HD[2][10][25]~q\ : std_logic;
SIGNAL \Mux230~55_combout\ : std_logic;
SIGNAL \HD[2][13][25]~q\ : std_logic;
SIGNAL \HD[2][12][25]~q\ : std_logic;
SIGNAL \HD[2][1][25]~q\ : std_logic;
SIGNAL \HD[2][3][25]~q\ : std_logic;
SIGNAL \HD[2][2][25]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][25]~q\ : std_logic;
SIGNAL \HD[2][0][25]~q\ : std_logic;
SIGNAL \Mux230~56_combout\ : std_logic;
SIGNAL \Mux230~57_combout\ : std_logic;
SIGNAL \Mux230~58_combout\ : std_logic;
SIGNAL \Mux230~59_combout\ : std_logic;
SIGNAL \HD[3][2][25]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][25]~q\ : std_logic;
SIGNAL \HD[3][3][25]~q\ : std_logic;
SIGNAL \HD[3][0][25]~q\ : std_logic;
SIGNAL \HD[3][1][25]~feeder_combout\ : std_logic;
SIGNAL \HD[3][1][25]~q\ : std_logic;
SIGNAL \Mux230~50_combout\ : std_logic;
SIGNAL \Mux230~51_combout\ : std_logic;
SIGNAL \HD[3][8][25]~q\ : std_logic;
SIGNAL \HD[3][10][25]~q\ : std_logic;
SIGNAL \Mux230~48_combout\ : std_logic;
SIGNAL \HD[3][11][25]~q\ : std_logic;
SIGNAL \HD[3][9][25]~q\ : std_logic;
SIGNAL \Mux230~49_combout\ : std_logic;
SIGNAL \Mux230~52_combout\ : std_logic;
SIGNAL \HD[3][13][25]~q\ : std_logic;
SIGNAL \HD[3][12][25]~q\ : std_logic;
SIGNAL \Mux230~53_combout\ : std_logic;
SIGNAL \Mux230~60_combout\ : std_logic;
SIGNAL \Mux230~63_combout\ : std_logic;
SIGNAL \Mux230~64_combout\ : std_logic;
SIGNAL \data_write[26]~input_o\ : std_logic;
SIGNAL \HD[6][4][26]~q\ : std_logic;
SIGNAL \HD[6][6][26]~q\ : std_logic;
SIGNAL \Mux229~43_combout\ : std_logic;
SIGNAL \HD[6][7][26]~q\ : std_logic;
SIGNAL \HD[6][5][26]~q\ : std_logic;
SIGNAL \Mux229~44_combout\ : std_logic;
SIGNAL \HD[6][9][26]~q\ : std_logic;
SIGNAL \HD[6][8][26]~q\ : std_logic;
SIGNAL \Mux229~18_combout\ : std_logic;
SIGNAL \HD[6][11][26]~q\ : std_logic;
SIGNAL \HD[6][10][26]~feeder_combout\ : std_logic;
SIGNAL \HD[6][10][26]~q\ : std_logic;
SIGNAL \Mux229~19_combout\ : std_logic;
SIGNAL \HD[6][13][26]~q\ : std_logic;
SIGNAL \HD[6][12][26]~q\ : std_logic;
SIGNAL \HD[6][1][26]~q\ : std_logic;
SIGNAL \HD[6][3][26]~q\ : std_logic;
SIGNAL \HD[6][0][26]~q\ : std_logic;
SIGNAL \HD[6][2][26]~q\ : std_logic;
SIGNAL \Mux229~20_combout\ : std_logic;
SIGNAL \Mux229~21_combout\ : std_logic;
SIGNAL \Mux229~22_combout\ : std_logic;
SIGNAL \Mux229~23_combout\ : std_logic;
SIGNAL \HD[1][6][26]~q\ : std_logic;
SIGNAL \HD[1][4][26]~q\ : std_logic;
SIGNAL \HD[1][5][26]~q\ : std_logic;
SIGNAL \Mux229~39_combout\ : std_logic;
SIGNAL \HD[1][7][26]~q\ : std_logic;
SIGNAL \Mux229~40_combout\ : std_logic;
SIGNAL \HD[1][0][26]~q\ : std_logic;
SIGNAL \HD[1][1][26]~q\ : std_logic;
SIGNAL \Mux229~26_combout\ : std_logic;
SIGNAL \HD[1][3][26]~q\ : std_logic;
SIGNAL \HD[1][2][26]~feeder_combout\ : std_logic;
SIGNAL \HD[1][2][26]~q\ : std_logic;
SIGNAL \Mux229~27_combout\ : std_logic;
SIGNAL \HD[1][8][26]~q\ : std_logic;
SIGNAL \HD[1][10][26]~q\ : std_logic;
SIGNAL \Mux229~24_combout\ : std_logic;
SIGNAL \HD[1][11][26]~q\ : std_logic;
SIGNAL \HD[1][9][26]~q\ : std_logic;
SIGNAL \Mux229~25_combout\ : std_logic;
SIGNAL \Mux229~28_combout\ : std_logic;
SIGNAL \HD[1][13][26]~q\ : std_logic;
SIGNAL \HD[1][12][26]~q\ : std_logic;
SIGNAL \Mux229~29_combout\ : std_logic;
SIGNAL \HD[0][5][26]~q\ : std_logic;
SIGNAL \HD[0][7][26]~q\ : std_logic;
SIGNAL \HD[0][6][26]~q\ : std_logic;
SIGNAL \HD[0][4][26]~q\ : std_logic;
SIGNAL \Mux229~30_combout\ : std_logic;
SIGNAL \Mux229~31_combout\ : std_logic;
SIGNAL \HD[0][10][26]~q\ : std_logic;
SIGNAL \HD[0][11][26]~q\ : std_logic;
SIGNAL \HD[0][9][26]~q\ : std_logic;
SIGNAL \HD[0][8][26]~q\ : std_logic;
SIGNAL \Mux229~32_combout\ : std_logic;
SIGNAL \Mux229~33_combout\ : std_logic;
SIGNAL \HD[0][12][26]~q\ : std_logic;
SIGNAL \HD~79_combout\ : std_logic;
SIGNAL \HD[0][1][26]~q\ : std_logic;
SIGNAL \HD[0][3][26]~q\ : std_logic;
SIGNAL \HD~80_combout\ : std_logic;
SIGNAL \HD[0][2][26]~q\ : std_logic;
SIGNAL \HD~81_combout\ : std_logic;
SIGNAL \HD[0][0][26]~q\ : std_logic;
SIGNAL \Mux229~34_combout\ : std_logic;
SIGNAL \Mux229~35_combout\ : std_logic;
SIGNAL \Mux229~36_combout\ : std_logic;
SIGNAL \HD[0][13][26]~q\ : std_logic;
SIGNAL \Mux229~37_combout\ : std_logic;
SIGNAL \Mux229~38_combout\ : std_logic;
SIGNAL \Mux229~41_combout\ : std_logic;
SIGNAL \Mux229~42_combout\ : std_logic;
SIGNAL \HD[4][10][26]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][26]~q\ : std_logic;
SIGNAL \HD[4][8][26]~q\ : std_logic;
SIGNAL \HD[4][9][26]~q\ : std_logic;
SIGNAL \Mux229~8_combout\ : std_logic;
SIGNAL \HD[4][11][26]~q\ : std_logic;
SIGNAL \Mux229~9_combout\ : std_logic;
SIGNAL \HD[4][13][26]~q\ : std_logic;
SIGNAL \HD[4][1][26]~q\ : std_logic;
SIGNAL \HD[4][3][26]~q\ : std_logic;
SIGNAL \HD[4][0][26]~q\ : std_logic;
SIGNAL \HD[4][2][26]~q\ : std_logic;
SIGNAL \Mux229~10_combout\ : std_logic;
SIGNAL \Mux229~11_combout\ : std_logic;
SIGNAL \HD[4][12][26]~q\ : std_logic;
SIGNAL \Mux229~12_combout\ : std_logic;
SIGNAL \Mux229~13_combout\ : std_logic;
SIGNAL \HD[5][8][26]~q\ : std_logic;
SIGNAL \HD[5][10][26]~q\ : std_logic;
SIGNAL \Mux229~2_combout\ : std_logic;
SIGNAL \HD[5][11][26]~q\ : std_logic;
SIGNAL \HD[5][9][26]~q\ : std_logic;
SIGNAL \Mux229~3_combout\ : std_logic;
SIGNAL \HD[5][1][26]~q\ : std_logic;
SIGNAL \HD[5][0][26]~q\ : std_logic;
SIGNAL \Mux229~4_combout\ : std_logic;
SIGNAL \HD[5][3][26]~q\ : std_logic;
SIGNAL \HD[5][2][26]~feeder_combout\ : std_logic;
SIGNAL \HD[5][2][26]~q\ : std_logic;
SIGNAL \Mux229~5_combout\ : std_logic;
SIGNAL \Mux229~6_combout\ : std_logic;
SIGNAL \HD[5][13][26]~q\ : std_logic;
SIGNAL \HD[5][12][26]~q\ : std_logic;
SIGNAL \Mux229~7_combout\ : std_logic;
SIGNAL \Mux229~14_combout\ : std_logic;
SIGNAL \HD[5][6][26]~q\ : std_logic;
SIGNAL \HD[5][7][26]~q\ : std_logic;
SIGNAL \HD[5][4][26]~q\ : std_logic;
SIGNAL \HD[5][5][26]~feeder_combout\ : std_logic;
SIGNAL \HD[5][5][26]~q\ : std_logic;
SIGNAL \Mux229~15_combout\ : std_logic;
SIGNAL \Mux229~16_combout\ : std_logic;
SIGNAL \HD[4][5][26]~q\ : std_logic;
SIGNAL \HD[4][7][26]~q\ : std_logic;
SIGNAL \HD[4][4][26]~q\ : std_logic;
SIGNAL \HD[4][6][26]~q\ : std_logic;
SIGNAL \Mux229~0_combout\ : std_logic;
SIGNAL \Mux229~1_combout\ : std_logic;
SIGNAL \Mux229~17_combout\ : std_logic;
SIGNAL \Mux229~45_combout\ : std_logic;
SIGNAL \HD[2][12][26]~q\ : std_logic;
SIGNAL \HD[2][13][26]~q\ : std_logic;
SIGNAL \HD[2][2][26]~q\ : std_logic;
SIGNAL \HD[2][0][26]~q\ : std_logic;
SIGNAL \HD[2][1][26]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][26]~q\ : std_logic;
SIGNAL \Mux229~56_combout\ : std_logic;
SIGNAL \HD[2][3][26]~q\ : std_logic;
SIGNAL \Mux229~57_combout\ : std_logic;
SIGNAL \HD[2][10][26]~q\ : std_logic;
SIGNAL \HD[2][8][26]~q\ : std_logic;
SIGNAL \Mux229~54_combout\ : std_logic;
SIGNAL \HD[2][11][26]~q\ : std_logic;
SIGNAL \HD[2][9][26]~q\ : std_logic;
SIGNAL \Mux229~55_combout\ : std_logic;
SIGNAL \Mux229~58_combout\ : std_logic;
SIGNAL \Mux229~59_combout\ : std_logic;
SIGNAL \HD[2][4][26]~q\ : std_logic;
SIGNAL \HD[2][5][26]~feeder_combout\ : std_logic;
SIGNAL \HD[2][5][26]~q\ : std_logic;
SIGNAL \Mux229~52_combout\ : std_logic;
SIGNAL \HD[2][6][26]~q\ : std_logic;
SIGNAL \HD[2][7][26]~q\ : std_logic;
SIGNAL \Mux229~53_combout\ : std_logic;
SIGNAL \Mux229~60_combout\ : std_logic;
SIGNAL \HD[3][12][26]~q\ : std_logic;
SIGNAL \HD[3][2][26]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][26]~q\ : std_logic;
SIGNAL \HD[3][0][26]~q\ : std_logic;
SIGNAL \Mux229~48_combout\ : std_logic;
SIGNAL \HD[3][3][26]~q\ : std_logic;
SIGNAL \HD[3][1][26]~q\ : std_logic;
SIGNAL \Mux229~49_combout\ : std_logic;
SIGNAL \Mux229~50_combout\ : std_logic;
SIGNAL \HD[3][13][26]~q\ : std_logic;
SIGNAL \HD[3][10][26]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][26]~q\ : std_logic;
SIGNAL \HD[3][11][26]~q\ : std_logic;
SIGNAL \HD[3][8][26]~q\ : std_logic;
SIGNAL \HD[3][9][26]~q\ : std_logic;
SIGNAL \Mux229~46_combout\ : std_logic;
SIGNAL \Mux229~47_combout\ : std_logic;
SIGNAL \Mux229~51_combout\ : std_logic;
SIGNAL \HD[3][4][26]~q\ : std_logic;
SIGNAL \HD[3][6][26]~q\ : std_logic;
SIGNAL \Mux229~61_combout\ : std_logic;
SIGNAL \HD[3][7][26]~q\ : std_logic;
SIGNAL \HD[3][5][26]~q\ : std_logic;
SIGNAL \Mux229~62_combout\ : std_logic;
SIGNAL \Mux229~63_combout\ : std_logic;
SIGNAL \Mux229~64_combout\ : std_logic;
SIGNAL \data_write[27]~input_o\ : std_logic;
SIGNAL \HD[3][4][27]~q\ : std_logic;
SIGNAL \HD[3][5][27]~q\ : std_logic;
SIGNAL \Mux228~61_combout\ : std_logic;
SIGNAL \HD[3][7][27]~q\ : std_logic;
SIGNAL \HD[3][6][27]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][27]~q\ : std_logic;
SIGNAL \Mux228~62_combout\ : std_logic;
SIGNAL \HD[2][6][27]~q\ : std_logic;
SIGNAL \HD[2][4][27]~q\ : std_logic;
SIGNAL \Mux228~46_combout\ : std_logic;
SIGNAL \HD[2][7][27]~q\ : std_logic;
SIGNAL \HD[2][5][27]~q\ : std_logic;
SIGNAL \Mux228~47_combout\ : std_logic;
SIGNAL \HD[2][12][27]~q\ : std_logic;
SIGNAL \HD[2][1][27]~q\ : std_logic;
SIGNAL \HD[2][3][27]~q\ : std_logic;
SIGNAL \HD[2][2][27]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][27]~q\ : std_logic;
SIGNAL \HD[2][0][27]~q\ : std_logic;
SIGNAL \Mux228~56_combout\ : std_logic;
SIGNAL \Mux228~57_combout\ : std_logic;
SIGNAL \Mux228~58_combout\ : std_logic;
SIGNAL \HD[2][13][27]~q\ : std_logic;
SIGNAL \HD[2][10][27]~q\ : std_logic;
SIGNAL \HD[2][11][27]~q\ : std_logic;
SIGNAL \HD[2][9][27]~q\ : std_logic;
SIGNAL \HD[2][8][27]~q\ : std_logic;
SIGNAL \Mux228~54_combout\ : std_logic;
SIGNAL \Mux228~55_combout\ : std_logic;
SIGNAL \Mux228~59_combout\ : std_logic;
SIGNAL \HD[3][2][27]~q\ : std_logic;
SIGNAL \HD[3][3][27]~q\ : std_logic;
SIGNAL \HD[3][0][27]~q\ : std_logic;
SIGNAL \HD[3][1][27]~q\ : std_logic;
SIGNAL \Mux228~50_combout\ : std_logic;
SIGNAL \Mux228~51_combout\ : std_logic;
SIGNAL \HD[3][9][27]~feeder_combout\ : std_logic;
SIGNAL \HD[3][9][27]~q\ : std_logic;
SIGNAL \HD[3][11][27]~q\ : std_logic;
SIGNAL \HD[3][8][27]~q\ : std_logic;
SIGNAL \HD[3][10][27]~q\ : std_logic;
SIGNAL \Mux228~48_combout\ : std_logic;
SIGNAL \Mux228~49_combout\ : std_logic;
SIGNAL \Mux228~52_combout\ : std_logic;
SIGNAL \HD[3][13][27]~q\ : std_logic;
SIGNAL \HD[3][12][27]~q\ : std_logic;
SIGNAL \Mux228~53_combout\ : std_logic;
SIGNAL \Mux228~60_combout\ : std_logic;
SIGNAL \Mux228~63_combout\ : std_logic;
SIGNAL \HD[6][6][27]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][27]~q\ : std_logic;
SIGNAL \HD[6][7][27]~q\ : std_logic;
SIGNAL \HD[6][4][27]~q\ : std_logic;
SIGNAL \HD[6][5][27]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][27]~q\ : std_logic;
SIGNAL \Mux228~43_combout\ : std_logic;
SIGNAL \Mux228~44_combout\ : std_logic;
SIGNAL \HD~84_combout\ : std_logic;
SIGNAL \HD[0][0][27]~q\ : std_logic;
SIGNAL \HD~83_combout\ : std_logic;
SIGNAL \HD[0][1][27]~q\ : std_logic;
SIGNAL \Mux228~34_combout\ : std_logic;
SIGNAL \HD[0][3][27]~q\ : std_logic;
SIGNAL \HD~82_combout\ : std_logic;
SIGNAL \HD[0][2][27]~q\ : std_logic;
SIGNAL \Mux228~35_combout\ : std_logic;
SIGNAL \HD[0][9][27]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][27]~q\ : std_logic;
SIGNAL \HD[0][11][27]~q\ : std_logic;
SIGNAL \HD[0][10][27]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][27]~q\ : std_logic;
SIGNAL \HD[0][8][27]~q\ : std_logic;
SIGNAL \Mux228~32_combout\ : std_logic;
SIGNAL \Mux228~33_combout\ : std_logic;
SIGNAL \Mux228~36_combout\ : std_logic;
SIGNAL \HD[0][13][27]~q\ : std_logic;
SIGNAL \HD[0][12][27]~feeder_combout\ : std_logic;
SIGNAL \HD[0][12][27]~q\ : std_logic;
SIGNAL \Mux228~37_combout\ : std_logic;
SIGNAL \HD[1][8][27]~q\ : std_logic;
SIGNAL \HD[1][9][27]~q\ : std_logic;
SIGNAL \Mux228~26_combout\ : std_logic;
SIGNAL \HD[1][11][27]~q\ : std_logic;
SIGNAL \HD[1][10][27]~q\ : std_logic;
SIGNAL \Mux228~27_combout\ : std_logic;
SIGNAL \HD[1][13][27]~q\ : std_logic;
SIGNAL \HD[1][12][27]~q\ : std_logic;
SIGNAL \HD[1][1][27]~q\ : std_logic;
SIGNAL \HD[1][3][27]~q\ : std_logic;
SIGNAL \HD[1][0][27]~q\ : std_logic;
SIGNAL \HD[1][2][27]~q\ : std_logic;
SIGNAL \Mux228~28_combout\ : std_logic;
SIGNAL \Mux228~29_combout\ : std_logic;
SIGNAL \Mux228~30_combout\ : std_logic;
SIGNAL \Mux228~31_combout\ : std_logic;
SIGNAL \Mux228~38_combout\ : std_logic;
SIGNAL \HD[0][6][27]~feeder_combout\ : std_logic;
SIGNAL \HD[0][6][27]~q\ : std_logic;
SIGNAL \HD[0][7][27]~q\ : std_logic;
SIGNAL \HD[0][4][27]~q\ : std_logic;
SIGNAL \HD[0][5][27]~feeder_combout\ : std_logic;
SIGNAL \HD[0][5][27]~q\ : std_logic;
SIGNAL \Mux228~24_combout\ : std_logic;
SIGNAL \Mux228~25_combout\ : std_logic;
SIGNAL \HD[1][5][27]~q\ : std_logic;
SIGNAL \HD[1][7][27]~q\ : std_logic;
SIGNAL \HD[1][4][27]~q\ : std_logic;
SIGNAL \HD[1][6][27]~feeder_combout\ : std_logic;
SIGNAL \HD[1][6][27]~q\ : std_logic;
SIGNAL \Mux228~39_combout\ : std_logic;
SIGNAL \Mux228~40_combout\ : std_logic;
SIGNAL \Mux228~41_combout\ : std_logic;
SIGNAL \HD[5][6][27]~q\ : std_logic;
SIGNAL \HD[5][4][27]~q\ : std_logic;
SIGNAL \Mux228~21_combout\ : std_logic;
SIGNAL \HD[5][5][27]~q\ : std_logic;
SIGNAL \HD[5][7][27]~q\ : std_logic;
SIGNAL \Mux228~22_combout\ : std_logic;
SIGNAL \HD[5][10][27]~feeder_combout\ : std_logic;
SIGNAL \HD[5][10][27]~q\ : std_logic;
SIGNAL \HD[5][11][27]~q\ : std_logic;
SIGNAL \HD[5][8][27]~q\ : std_logic;
SIGNAL \HD[5][9][27]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][27]~q\ : std_logic;
SIGNAL \Mux228~6_combout\ : std_logic;
SIGNAL \Mux228~7_combout\ : std_logic;
SIGNAL \HD[5][13][27]~q\ : std_logic;
SIGNAL \HD[5][12][27]~q\ : std_logic;
SIGNAL \HD[5][2][27]~q\ : std_logic;
SIGNAL \HD[5][0][27]~q\ : std_logic;
SIGNAL \Mux228~8_combout\ : std_logic;
SIGNAL \HD[5][1][27]~q\ : std_logic;
SIGNAL \HD[5][3][27]~q\ : std_logic;
SIGNAL \Mux228~9_combout\ : std_logic;
SIGNAL \Mux228~10_combout\ : std_logic;
SIGNAL \Mux228~11_combout\ : std_logic;
SIGNAL \HD[4][4][27]~q\ : std_logic;
SIGNAL \HD[4][5][27]~q\ : std_logic;
SIGNAL \Mux228~12_combout\ : std_logic;
SIGNAL \HD[4][7][27]~q\ : std_logic;
SIGNAL \HD[4][6][27]~feeder_combout\ : std_logic;
SIGNAL \HD[4][6][27]~q\ : std_logic;
SIGNAL \Mux228~13_combout\ : std_logic;
SIGNAL \HD[4][2][27]~q\ : std_logic;
SIGNAL \HD[4][3][27]~q\ : std_logic;
SIGNAL \HD[4][0][27]~q\ : std_logic;
SIGNAL \HD[4][1][27]~q\ : std_logic;
SIGNAL \Mux228~16_combout\ : std_logic;
SIGNAL \Mux228~17_combout\ : std_logic;
SIGNAL \HD[4][9][27]~feeder_combout\ : std_logic;
SIGNAL \HD[4][9][27]~q\ : std_logic;
SIGNAL \HD[4][11][27]~q\ : std_logic;
SIGNAL \HD[4][8][27]~q\ : std_logic;
SIGNAL \HD[4][10][27]~q\ : std_logic;
SIGNAL \Mux228~14_combout\ : std_logic;
SIGNAL \Mux228~15_combout\ : std_logic;
SIGNAL \Mux228~18_combout\ : std_logic;
SIGNAL \HD[4][13][27]~q\ : std_logic;
SIGNAL \HD[4][12][27]~q\ : std_logic;
SIGNAL \Mux228~19_combout\ : std_logic;
SIGNAL \Mux228~20_combout\ : std_logic;
SIGNAL \Mux228~23_combout\ : std_logic;
SIGNAL \Mux228~42_combout\ : std_logic;
SIGNAL \HD[6][8][27]~q\ : std_logic;
SIGNAL \HD[6][10][27]~q\ : std_logic;
SIGNAL \Mux228~0_combout\ : std_logic;
SIGNAL \HD[6][11][27]~q\ : std_logic;
SIGNAL \HD[6][9][27]~feeder_combout\ : std_logic;
SIGNAL \HD[6][9][27]~q\ : std_logic;
SIGNAL \Mux228~1_combout\ : std_logic;
SIGNAL \HD[6][1][27]~q\ : std_logic;
SIGNAL \HD[6][0][27]~q\ : std_logic;
SIGNAL \Mux228~2_combout\ : std_logic;
SIGNAL \HD[6][3][27]~q\ : std_logic;
SIGNAL \HD[6][2][27]~q\ : std_logic;
SIGNAL \Mux228~3_combout\ : std_logic;
SIGNAL \Mux228~4_combout\ : std_logic;
SIGNAL \HD[6][13][27]~q\ : std_logic;
SIGNAL \HD[6][12][27]~q\ : std_logic;
SIGNAL \Mux228~5_combout\ : std_logic;
SIGNAL \Mux228~45_combout\ : std_logic;
SIGNAL \Mux228~64_combout\ : std_logic;
SIGNAL \data_write[28]~input_o\ : std_logic;
SIGNAL \HD[3][4][28]~q\ : std_logic;
SIGNAL \HD[3][6][28]~q\ : std_logic;
SIGNAL \Mux227~61_combout\ : std_logic;
SIGNAL \HD[3][7][28]~q\ : std_logic;
SIGNAL \HD[3][5][28]~q\ : std_logic;
SIGNAL \Mux227~62_combout\ : std_logic;
SIGNAL \HD[3][9][28]~q\ : std_logic;
SIGNAL \HD[3][8][28]~q\ : std_logic;
SIGNAL \Mux227~46_combout\ : std_logic;
SIGNAL \HD[3][11][28]~q\ : std_logic;
SIGNAL \HD[3][10][28]~q\ : std_logic;
SIGNAL \Mux227~47_combout\ : std_logic;
SIGNAL \HD[3][13][28]~q\ : std_logic;
SIGNAL \HD[3][1][28]~q\ : std_logic;
SIGNAL \HD[3][3][28]~q\ : std_logic;
SIGNAL \HD[3][0][28]~q\ : std_logic;
SIGNAL \HD[3][2][28]~q\ : std_logic;
SIGNAL \Mux227~48_combout\ : std_logic;
SIGNAL \Mux227~49_combout\ : std_logic;
SIGNAL \HD[3][12][28]~q\ : std_logic;
SIGNAL \Mux227~50_combout\ : std_logic;
SIGNAL \Mux227~51_combout\ : std_logic;
SIGNAL \HD[2][8][28]~q\ : std_logic;
SIGNAL \HD[2][10][28]~q\ : std_logic;
SIGNAL \Mux227~54_combout\ : std_logic;
SIGNAL \HD[2][9][28]~q\ : std_logic;
SIGNAL \HD[2][11][28]~q\ : std_logic;
SIGNAL \Mux227~55_combout\ : std_logic;
SIGNAL \HD[2][2][28]~q\ : std_logic;
SIGNAL \HD[2][3][28]~q\ : std_logic;
SIGNAL \HD[2][0][28]~q\ : std_logic;
SIGNAL \HD[2][1][28]~q\ : std_logic;
SIGNAL \Mux227~56_combout\ : std_logic;
SIGNAL \Mux227~57_combout\ : std_logic;
SIGNAL \Mux227~58_combout\ : std_logic;
SIGNAL \HD[2][13][28]~q\ : std_logic;
SIGNAL \HD[2][12][28]~feeder_combout\ : std_logic;
SIGNAL \HD[2][12][28]~q\ : std_logic;
SIGNAL \Mux227~59_combout\ : std_logic;
SIGNAL \HD[2][6][28]~q\ : std_logic;
SIGNAL \HD[2][7][28]~q\ : std_logic;
SIGNAL \HD[2][4][28]~q\ : std_logic;
SIGNAL \HD[2][5][28]~q\ : std_logic;
SIGNAL \Mux227~52_combout\ : std_logic;
SIGNAL \Mux227~53_combout\ : std_logic;
SIGNAL \Mux227~60_combout\ : std_logic;
SIGNAL \Mux227~63_combout\ : std_logic;
SIGNAL \HD[6][4][28]~q\ : std_logic;
SIGNAL \HD[6][6][28]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][28]~q\ : std_logic;
SIGNAL \Mux227~43_combout\ : std_logic;
SIGNAL \HD[6][7][28]~q\ : std_logic;
SIGNAL \HD[6][5][28]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][28]~q\ : std_logic;
SIGNAL \Mux227~44_combout\ : std_logic;
SIGNAL \HD[6][8][28]~q\ : std_logic;
SIGNAL \HD[6][9][28]~feeder_combout\ : std_logic;
SIGNAL \HD[6][9][28]~q\ : std_logic;
SIGNAL \Mux227~18_combout\ : std_logic;
SIGNAL \HD[6][11][28]~q\ : std_logic;
SIGNAL \HD[6][10][28]~q\ : std_logic;
SIGNAL \Mux227~19_combout\ : std_logic;
SIGNAL \HD[6][13][28]~q\ : std_logic;
SIGNAL \HD[6][0][28]~q\ : std_logic;
SIGNAL \HD[6][2][28]~feeder_combout\ : std_logic;
SIGNAL \HD[6][2][28]~q\ : std_logic;
SIGNAL \Mux227~20_combout\ : std_logic;
SIGNAL \HD[6][3][28]~q\ : std_logic;
SIGNAL \HD[6][1][28]~q\ : std_logic;
SIGNAL \Mux227~21_combout\ : std_logic;
SIGNAL \HD[6][12][28]~q\ : std_logic;
SIGNAL \Mux227~22_combout\ : std_logic;
SIGNAL \Mux227~23_combout\ : std_logic;
SIGNAL \HD[0][10][28]~q\ : std_logic;
SIGNAL \HD[0][11][28]~q\ : std_logic;
SIGNAL \HD[0][8][28]~q\ : std_logic;
SIGNAL \HD[0][9][28]~q\ : std_logic;
SIGNAL \Mux227~32_combout\ : std_logic;
SIGNAL \Mux227~33_combout\ : std_logic;
SIGNAL \HD[0][13][28]~q\ : std_logic;
SIGNAL \HD~85_combout\ : std_logic;
SIGNAL \HD[0][1][28]~q\ : std_logic;
SIGNAL \HD[0][3][28]~q\ : std_logic;
SIGNAL \HD~86_combout\ : std_logic;
SIGNAL \HD[0][2][28]~q\ : std_logic;
SIGNAL \HD~87_combout\ : std_logic;
SIGNAL \HD[0][0][28]~q\ : std_logic;
SIGNAL \Mux227~34_combout\ : std_logic;
SIGNAL \Mux227~35_combout\ : std_logic;
SIGNAL \HD[0][12][28]~q\ : std_logic;
SIGNAL \Mux227~36_combout\ : std_logic;
SIGNAL \Mux227~37_combout\ : std_logic;
SIGNAL \HD[0][4][28]~q\ : std_logic;
SIGNAL \HD[0][6][28]~q\ : std_logic;
SIGNAL \Mux227~30_combout\ : std_logic;
SIGNAL \HD[0][7][28]~q\ : std_logic;
SIGNAL \HD[0][5][28]~q\ : std_logic;
SIGNAL \Mux227~31_combout\ : std_logic;
SIGNAL \Mux227~38_combout\ : std_logic;
SIGNAL \HD[1][6][28]~q\ : std_logic;
SIGNAL \HD[1][4][28]~q\ : std_logic;
SIGNAL \HD[1][5][28]~q\ : std_logic;
SIGNAL \Mux227~39_combout\ : std_logic;
SIGNAL \HD[1][7][28]~q\ : std_logic;
SIGNAL \Mux227~40_combout\ : std_logic;
SIGNAL \HD[1][0][28]~q\ : std_logic;
SIGNAL \HD[1][1][28]~feeder_combout\ : std_logic;
SIGNAL \HD[1][1][28]~q\ : std_logic;
SIGNAL \Mux227~26_combout\ : std_logic;
SIGNAL \HD[1][3][28]~q\ : std_logic;
SIGNAL \HD[1][2][28]~q\ : std_logic;
SIGNAL \Mux227~27_combout\ : std_logic;
SIGNAL \HD[1][9][28]~q\ : std_logic;
SIGNAL \HD[1][11][28]~q\ : std_logic;
SIGNAL \HD[1][8][28]~q\ : std_logic;
SIGNAL \HD[1][10][28]~q\ : std_logic;
SIGNAL \Mux227~24_combout\ : std_logic;
SIGNAL \Mux227~25_combout\ : std_logic;
SIGNAL \Mux227~28_combout\ : std_logic;
SIGNAL \HD[1][13][28]~q\ : std_logic;
SIGNAL \HD[1][12][28]~q\ : std_logic;
SIGNAL \Mux227~29_combout\ : std_logic;
SIGNAL \Mux227~41_combout\ : std_logic;
SIGNAL \Mux227~42_combout\ : std_logic;
SIGNAL \HD[5][5][28]~q\ : std_logic;
SIGNAL \HD[5][4][28]~q\ : std_logic;
SIGNAL \Mux227~15_combout\ : std_logic;
SIGNAL \HD[5][7][28]~q\ : std_logic;
SIGNAL \HD[5][6][28]~q\ : std_logic;
SIGNAL \Mux227~16_combout\ : std_logic;
SIGNAL \HD[5][10][28]~q\ : std_logic;
SIGNAL \HD[5][8][28]~q\ : std_logic;
SIGNAL \Mux227~2_combout\ : std_logic;
SIGNAL \HD[5][9][28]~q\ : std_logic;
SIGNAL \HD[5][11][28]~q\ : std_logic;
SIGNAL \Mux227~3_combout\ : std_logic;
SIGNAL \HD[5][1][28]~feeder_combout\ : std_logic;
SIGNAL \HD[5][1][28]~q\ : std_logic;
SIGNAL \HD[5][0][28]~q\ : std_logic;
SIGNAL \Mux227~4_combout\ : std_logic;
SIGNAL \HD[5][3][28]~q\ : std_logic;
SIGNAL \HD[5][2][28]~q\ : std_logic;
SIGNAL \Mux227~5_combout\ : std_logic;
SIGNAL \Mux227~6_combout\ : std_logic;
SIGNAL \HD[5][13][28]~q\ : std_logic;
SIGNAL \HD[5][12][28]~q\ : std_logic;
SIGNAL \Mux227~7_combout\ : std_logic;
SIGNAL \HD[4][8][28]~q\ : std_logic;
SIGNAL \HD[4][9][28]~q\ : std_logic;
SIGNAL \Mux227~8_combout\ : std_logic;
SIGNAL \HD[4][11][28]~q\ : std_logic;
SIGNAL \HD[4][10][28]~feeder_combout\ : std_logic;
SIGNAL \HD[4][10][28]~q\ : std_logic;
SIGNAL \Mux227~9_combout\ : std_logic;
SIGNAL \HD[4][13][28]~q\ : std_logic;
SIGNAL \HD[4][12][28]~q\ : std_logic;
SIGNAL \HD[4][1][28]~q\ : std_logic;
SIGNAL \HD[4][0][28]~q\ : std_logic;
SIGNAL \HD[4][2][28]~q\ : std_logic;
SIGNAL \Mux227~10_combout\ : std_logic;
SIGNAL \HD[4][3][28]~q\ : std_logic;
SIGNAL \Mux227~11_combout\ : std_logic;
SIGNAL \Mux227~12_combout\ : std_logic;
SIGNAL \Mux227~13_combout\ : std_logic;
SIGNAL \Mux227~14_combout\ : std_logic;
SIGNAL \HD[4][4][28]~q\ : std_logic;
SIGNAL \HD[4][6][28]~q\ : std_logic;
SIGNAL \Mux227~0_combout\ : std_logic;
SIGNAL \HD[4][7][28]~q\ : std_logic;
SIGNAL \HD[4][5][28]~q\ : std_logic;
SIGNAL \Mux227~1_combout\ : std_logic;
SIGNAL \Mux227~17_combout\ : std_logic;
SIGNAL \Mux227~45_combout\ : std_logic;
SIGNAL \Mux227~64_combout\ : std_logic;
SIGNAL \data_write[29]~input_o\ : std_logic;
SIGNAL \HD[5][0][29]~q\ : std_logic;
SIGNAL \HD[5][2][29]~q\ : std_logic;
SIGNAL \Mux226~8_combout\ : std_logic;
SIGNAL \HD[5][3][29]~q\ : std_logic;
SIGNAL \HD[5][1][29]~q\ : std_logic;
SIGNAL \Mux226~9_combout\ : std_logic;
SIGNAL \HD[5][12][29]~q\ : std_logic;
SIGNAL \Mux226~10_combout\ : std_logic;
SIGNAL \HD[5][8][29]~q\ : std_logic;
SIGNAL \HD[5][9][29]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][29]~q\ : std_logic;
SIGNAL \Mux226~6_combout\ : std_logic;
SIGNAL \HD[5][11][29]~q\ : std_logic;
SIGNAL \HD[5][10][29]~feeder_combout\ : std_logic;
SIGNAL \HD[5][10][29]~q\ : std_logic;
SIGNAL \Mux226~7_combout\ : std_logic;
SIGNAL \HD[5][13][29]~q\ : std_logic;
SIGNAL \Mux226~11_combout\ : std_logic;
SIGNAL \HD[4][12][29]~q\ : std_logic;
SIGNAL \HD[4][9][29]~q\ : std_logic;
SIGNAL \HD[4][11][29]~q\ : std_logic;
SIGNAL \HD[4][8][29]~q\ : std_logic;
SIGNAL \HD[4][10][29]~q\ : std_logic;
SIGNAL \Mux226~14_combout\ : std_logic;
SIGNAL \Mux226~15_combout\ : std_logic;
SIGNAL \HD[4][2][29]~q\ : std_logic;
SIGNAL \HD[4][3][29]~q\ : std_logic;
SIGNAL \HD[4][1][29]~feeder_combout\ : std_logic;
SIGNAL \HD[4][1][29]~q\ : std_logic;
SIGNAL \HD[4][0][29]~q\ : std_logic;
SIGNAL \Mux226~16_combout\ : std_logic;
SIGNAL \Mux226~17_combout\ : std_logic;
SIGNAL \Mux226~18_combout\ : std_logic;
SIGNAL \HD[4][13][29]~q\ : std_logic;
SIGNAL \Mux226~19_combout\ : std_logic;
SIGNAL \HD[4][4][29]~q\ : std_logic;
SIGNAL \HD[4][5][29]~feeder_combout\ : std_logic;
SIGNAL \HD[4][5][29]~q\ : std_logic;
SIGNAL \Mux226~12_combout\ : std_logic;
SIGNAL \HD[4][7][29]~q\ : std_logic;
SIGNAL \HD[4][6][29]~q\ : std_logic;
SIGNAL \Mux226~13_combout\ : std_logic;
SIGNAL \Mux226~20_combout\ : std_logic;
SIGNAL \HD[5][5][29]~feeder_combout\ : std_logic;
SIGNAL \HD[5][5][29]~q\ : std_logic;
SIGNAL \HD[5][7][29]~q\ : std_logic;
SIGNAL \HD[5][4][29]~q\ : std_logic;
SIGNAL \HD[5][6][29]~q\ : std_logic;
SIGNAL \Mux226~21_combout\ : std_logic;
SIGNAL \Mux226~22_combout\ : std_logic;
SIGNAL \Mux226~23_combout\ : std_logic;
SIGNAL \HD[0][6][29]~q\ : std_logic;
SIGNAL \HD[0][7][29]~q\ : std_logic;
SIGNAL \HD[0][5][29]~q\ : std_logic;
SIGNAL \HD[0][4][29]~q\ : std_logic;
SIGNAL \Mux226~24_combout\ : std_logic;
SIGNAL \Mux226~25_combout\ : std_logic;
SIGNAL \HD[1][5][29]~q\ : std_logic;
SIGNAL \HD[1][7][29]~q\ : std_logic;
SIGNAL \HD[1][6][29]~q\ : std_logic;
SIGNAL \HD[1][4][29]~q\ : std_logic;
SIGNAL \Mux226~39_combout\ : std_logic;
SIGNAL \Mux226~40_combout\ : std_logic;
SIGNAL \HD[1][10][29]~q\ : std_logic;
SIGNAL \HD[1][11][29]~q\ : std_logic;
SIGNAL \HD[1][8][29]~q\ : std_logic;
SIGNAL \HD[1][9][29]~q\ : std_logic;
SIGNAL \Mux226~26_combout\ : std_logic;
SIGNAL \Mux226~27_combout\ : std_logic;
SIGNAL \HD[1][2][29]~q\ : std_logic;
SIGNAL \HD[1][0][29]~q\ : std_logic;
SIGNAL \Mux226~28_combout\ : std_logic;
SIGNAL \HD[1][3][29]~q\ : std_logic;
SIGNAL \HD[1][1][29]~q\ : std_logic;
SIGNAL \Mux226~29_combout\ : std_logic;
SIGNAL \HD[1][12][29]~q\ : std_logic;
SIGNAL \Mux226~30_combout\ : std_logic;
SIGNAL \HD[1][13][29]~q\ : std_logic;
SIGNAL \Mux226~31_combout\ : std_logic;
SIGNAL \HD[0][8][29]~q\ : std_logic;
SIGNAL \HD[0][10][29]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][29]~q\ : std_logic;
SIGNAL \Mux226~32_combout\ : std_logic;
SIGNAL \HD[0][11][29]~q\ : std_logic;
SIGNAL \HD[0][9][29]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][29]~q\ : std_logic;
SIGNAL \Mux226~33_combout\ : std_logic;
SIGNAL \HD~90_combout\ : std_logic;
SIGNAL \HD[0][0][29]~q\ : std_logic;
SIGNAL \HD~89_combout\ : std_logic;
SIGNAL \HD[0][1][29]~q\ : std_logic;
SIGNAL \Mux226~34_combout\ : std_logic;
SIGNAL \HD~88_combout\ : std_logic;
SIGNAL \HD[0][2][29]~q\ : std_logic;
SIGNAL \HD[0][3][29]~q\ : std_logic;
SIGNAL \Mux226~35_combout\ : std_logic;
SIGNAL \Mux226~36_combout\ : std_logic;
SIGNAL \HD[0][13][29]~q\ : std_logic;
SIGNAL \HD[0][12][29]~q\ : std_logic;
SIGNAL \Mux226~37_combout\ : std_logic;
SIGNAL \Mux226~38_combout\ : std_logic;
SIGNAL \Mux226~41_combout\ : std_logic;
SIGNAL \Mux226~42_combout\ : std_logic;
SIGNAL \HD[6][6][29]~q\ : std_logic;
SIGNAL \HD[6][7][29]~q\ : std_logic;
SIGNAL \HD[6][5][29]~feeder_combout\ : std_logic;
SIGNAL \HD[6][5][29]~q\ : std_logic;
SIGNAL \HD[6][4][29]~q\ : std_logic;
SIGNAL \Mux226~43_combout\ : std_logic;
SIGNAL \Mux226~44_combout\ : std_logic;
SIGNAL \HD[6][12][29]~q\ : std_logic;
SIGNAL \HD[6][13][29]~q\ : std_logic;
SIGNAL \HD[6][2][29]~q\ : std_logic;
SIGNAL \HD[6][3][29]~q\ : std_logic;
SIGNAL \HD[6][1][29]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][29]~q\ : std_logic;
SIGNAL \HD[6][0][29]~q\ : std_logic;
SIGNAL \Mux226~2_combout\ : std_logic;
SIGNAL \Mux226~3_combout\ : std_logic;
SIGNAL \HD[6][8][29]~q\ : std_logic;
SIGNAL \HD[6][10][29]~q\ : std_logic;
SIGNAL \Mux226~0_combout\ : std_logic;
SIGNAL \HD[6][11][29]~q\ : std_logic;
SIGNAL \HD[6][9][29]~q\ : std_logic;
SIGNAL \Mux226~1_combout\ : std_logic;
SIGNAL \Mux226~4_combout\ : std_logic;
SIGNAL \Mux226~5_combout\ : std_logic;
SIGNAL \Mux226~45_combout\ : std_logic;
SIGNAL \HD[3][4][29]~q\ : std_logic;
SIGNAL \HD[3][5][29]~q\ : std_logic;
SIGNAL \Mux226~61_combout\ : std_logic;
SIGNAL \HD[3][6][29]~feeder_combout\ : std_logic;
SIGNAL \HD[3][6][29]~q\ : std_logic;
SIGNAL \HD[3][7][29]~q\ : std_logic;
SIGNAL \Mux226~62_combout\ : std_logic;
SIGNAL \HD[2][5][29]~q\ : std_logic;
SIGNAL \HD[2][7][29]~q\ : std_logic;
SIGNAL \HD[2][4][29]~q\ : std_logic;
SIGNAL \HD[2][6][29]~feeder_combout\ : std_logic;
SIGNAL \HD[2][6][29]~q\ : std_logic;
SIGNAL \Mux226~46_combout\ : std_logic;
SIGNAL \Mux226~47_combout\ : std_logic;
SIGNAL \HD[3][12][29]~q\ : std_logic;
SIGNAL \HD[3][13][29]~q\ : std_logic;
SIGNAL \HD[3][0][29]~q\ : std_logic;
SIGNAL \HD[3][1][29]~q\ : std_logic;
SIGNAL \Mux226~50_combout\ : std_logic;
SIGNAL \HD[3][3][29]~q\ : std_logic;
SIGNAL \HD[3][2][29]~q\ : std_logic;
SIGNAL \Mux226~51_combout\ : std_logic;
SIGNAL \HD[3][8][29]~q\ : std_logic;
SIGNAL \HD[3][10][29]~feeder_combout\ : std_logic;
SIGNAL \HD[3][10][29]~q\ : std_logic;
SIGNAL \Mux226~48_combout\ : std_logic;
SIGNAL \HD[3][9][29]~q\ : std_logic;
SIGNAL \HD[3][11][29]~q\ : std_logic;
SIGNAL \Mux226~49_combout\ : std_logic;
SIGNAL \Mux226~52_combout\ : std_logic;
SIGNAL \Mux226~53_combout\ : std_logic;
SIGNAL \HD[2][12][29]~q\ : std_logic;
SIGNAL \HD[2][1][29]~q\ : std_logic;
SIGNAL \HD[2][3][29]~q\ : std_logic;
SIGNAL \HD[2][0][29]~q\ : std_logic;
SIGNAL \HD[2][2][29]~q\ : std_logic;
SIGNAL \Mux226~56_combout\ : std_logic;
SIGNAL \Mux226~57_combout\ : std_logic;
SIGNAL \Mux226~58_combout\ : std_logic;
SIGNAL \HD[2][13][29]~q\ : std_logic;
SIGNAL \HD[2][8][29]~q\ : std_logic;
SIGNAL \HD[2][9][29]~q\ : std_logic;
SIGNAL \Mux226~54_combout\ : std_logic;
SIGNAL \HD[2][11][29]~q\ : std_logic;
SIGNAL \HD[2][10][29]~q\ : std_logic;
SIGNAL \Mux226~55_combout\ : std_logic;
SIGNAL \Mux226~59_combout\ : std_logic;
SIGNAL \Mux226~60_combout\ : std_logic;
SIGNAL \Mux226~63_combout\ : std_logic;
SIGNAL \Mux226~64_combout\ : std_logic;
SIGNAL \data_write[30]~input_o\ : std_logic;
SIGNAL \HD[3][8][30]~q\ : std_logic;
SIGNAL \HD[3][9][30]~q\ : std_logic;
SIGNAL \Mux225~46_combout\ : std_logic;
SIGNAL \HD[3][11][30]~q\ : std_logic;
SIGNAL \HD[3][10][30]~q\ : std_logic;
SIGNAL \Mux225~47_combout\ : std_logic;
SIGNAL \HD[3][13][30]~q\ : std_logic;
SIGNAL \HD[3][2][30]~feeder_combout\ : std_logic;
SIGNAL \HD[3][2][30]~q\ : std_logic;
SIGNAL \HD[3][0][30]~q\ : std_logic;
SIGNAL \Mux225~48_combout\ : std_logic;
SIGNAL \HD[3][3][30]~q\ : std_logic;
SIGNAL \HD[3][1][30]~feeder_combout\ : std_logic;
SIGNAL \HD[3][1][30]~q\ : std_logic;
SIGNAL \Mux225~49_combout\ : std_logic;
SIGNAL \HD[3][12][30]~q\ : std_logic;
SIGNAL \Mux225~50_combout\ : std_logic;
SIGNAL \Mux225~51_combout\ : std_logic;
SIGNAL \HD[3][5][30]~q\ : std_logic;
SIGNAL \HD[3][7][30]~q\ : std_logic;
SIGNAL \HD[3][6][30]~q\ : std_logic;
SIGNAL \HD[3][4][30]~q\ : std_logic;
SIGNAL \Mux225~61_combout\ : std_logic;
SIGNAL \Mux225~62_combout\ : std_logic;
SIGNAL \HD[2][12][30]~q\ : std_logic;
SIGNAL \HD[2][13][30]~q\ : std_logic;
SIGNAL \HD[2][2][30]~q\ : std_logic;
SIGNAL \HD[2][3][30]~q\ : std_logic;
SIGNAL \HD[2][0][30]~q\ : std_logic;
SIGNAL \HD[2][1][30]~feeder_combout\ : std_logic;
SIGNAL \HD[2][1][30]~q\ : std_logic;
SIGNAL \Mux225~56_combout\ : std_logic;
SIGNAL \Mux225~57_combout\ : std_logic;
SIGNAL \HD[2][9][30]~q\ : std_logic;
SIGNAL \HD[2][11][30]~q\ : std_logic;
SIGNAL \HD[2][8][30]~q\ : std_logic;
SIGNAL \HD[2][10][30]~feeder_combout\ : std_logic;
SIGNAL \HD[2][10][30]~q\ : std_logic;
SIGNAL \Mux225~54_combout\ : std_logic;
SIGNAL \Mux225~55_combout\ : std_logic;
SIGNAL \Mux225~58_combout\ : std_logic;
SIGNAL \Mux225~59_combout\ : std_logic;
SIGNAL \HD[2][4][30]~q\ : std_logic;
SIGNAL \HD[2][5][30]~q\ : std_logic;
SIGNAL \Mux225~52_combout\ : std_logic;
SIGNAL \HD[2][7][30]~q\ : std_logic;
SIGNAL \HD[2][6][30]~q\ : std_logic;
SIGNAL \Mux225~53_combout\ : std_logic;
SIGNAL \Mux225~60_combout\ : std_logic;
SIGNAL \Mux225~63_combout\ : std_logic;
SIGNAL \HD[5][5][30]~q\ : std_logic;
SIGNAL \HD[5][4][30]~q\ : std_logic;
SIGNAL \Mux225~15_combout\ : std_logic;
SIGNAL \HD[5][7][30]~q\ : std_logic;
SIGNAL \HD[5][6][30]~q\ : std_logic;
SIGNAL \Mux225~16_combout\ : std_logic;
SIGNAL \HD[4][4][30]~q\ : std_logic;
SIGNAL \HD[4][6][30]~q\ : std_logic;
SIGNAL \Mux225~0_combout\ : std_logic;
SIGNAL \HD[4][7][30]~q\ : std_logic;
SIGNAL \HD[4][5][30]~q\ : std_logic;
SIGNAL \Mux225~1_combout\ : std_logic;
SIGNAL \HD[5][0][30]~q\ : std_logic;
SIGNAL \HD[5][1][30]~q\ : std_logic;
SIGNAL \Mux225~4_combout\ : std_logic;
SIGNAL \HD[5][3][30]~q\ : std_logic;
SIGNAL \HD[5][2][30]~q\ : std_logic;
SIGNAL \Mux225~5_combout\ : std_logic;
SIGNAL \HD[5][8][30]~q\ : std_logic;
SIGNAL \HD[5][10][30]~q\ : std_logic;
SIGNAL \Mux225~2_combout\ : std_logic;
SIGNAL \HD[5][11][30]~q\ : std_logic;
SIGNAL \HD[5][9][30]~q\ : std_logic;
SIGNAL \Mux225~3_combout\ : std_logic;
SIGNAL \Mux225~6_combout\ : std_logic;
SIGNAL \HD[5][13][30]~q\ : std_logic;
SIGNAL \HD[5][12][30]~q\ : std_logic;
SIGNAL \Mux225~7_combout\ : std_logic;
SIGNAL \HD[4][8][30]~q\ : std_logic;
SIGNAL \HD[4][9][30]~q\ : std_logic;
SIGNAL \Mux225~8_combout\ : std_logic;
SIGNAL \HD[4][11][30]~q\ : std_logic;
SIGNAL \HD[4][10][30]~q\ : std_logic;
SIGNAL \Mux225~9_combout\ : std_logic;
SIGNAL \HD[4][13][30]~q\ : std_logic;
SIGNAL \HD[4][12][30]~q\ : std_logic;
SIGNAL \HD[4][1][30]~q\ : std_logic;
SIGNAL \HD[4][0][30]~q\ : std_logic;
SIGNAL \HD[4][2][30]~q\ : std_logic;
SIGNAL \Mux225~10_combout\ : std_logic;
SIGNAL \HD[4][3][30]~q\ : std_logic;
SIGNAL \Mux225~11_combout\ : std_logic;
SIGNAL \Mux225~12_combout\ : std_logic;
SIGNAL \Mux225~13_combout\ : std_logic;
SIGNAL \Mux225~14_combout\ : std_logic;
SIGNAL \Mux225~17_combout\ : std_logic;
SIGNAL \HD[6][6][30]~q\ : std_logic;
SIGNAL \HD[6][4][30]~q\ : std_logic;
SIGNAL \Mux225~43_combout\ : std_logic;
SIGNAL \HD[6][7][30]~q\ : std_logic;
SIGNAL \HD[6][5][30]~q\ : std_logic;
SIGNAL \Mux225~44_combout\ : std_logic;
SIGNAL \HD[1][12][30]~q\ : std_logic;
SIGNAL \HD[1][13][30]~q\ : std_logic;
SIGNAL \HD[1][8][30]~q\ : std_logic;
SIGNAL \HD[1][10][30]~q\ : std_logic;
SIGNAL \Mux225~24_combout\ : std_logic;
SIGNAL \HD[1][11][30]~q\ : std_logic;
SIGNAL \HD[1][9][30]~q\ : std_logic;
SIGNAL \Mux225~25_combout\ : std_logic;
SIGNAL \HD[1][0][30]~q\ : std_logic;
SIGNAL \HD[1][1][30]~q\ : std_logic;
SIGNAL \Mux225~26_combout\ : std_logic;
SIGNAL \HD[1][3][30]~q\ : std_logic;
SIGNAL \HD[1][2][30]~q\ : std_logic;
SIGNAL \Mux225~27_combout\ : std_logic;
SIGNAL \Mux225~28_combout\ : std_logic;
SIGNAL \Mux225~29_combout\ : std_logic;
SIGNAL \HD[1][4][30]~q\ : std_logic;
SIGNAL \HD[1][5][30]~feeder_combout\ : std_logic;
SIGNAL \HD[1][5][30]~q\ : std_logic;
SIGNAL \Mux225~39_combout\ : std_logic;
SIGNAL \HD[1][7][30]~q\ : std_logic;
SIGNAL \HD[1][6][30]~q\ : std_logic;
SIGNAL \Mux225~40_combout\ : std_logic;
SIGNAL \HD[0][5][30]~q\ : std_logic;
SIGNAL \HD[0][4][30]~q\ : std_logic;
SIGNAL \HD[0][6][30]~q\ : std_logic;
SIGNAL \Mux225~30_combout\ : std_logic;
SIGNAL \HD[0][7][30]~q\ : std_logic;
SIGNAL \Mux225~31_combout\ : std_logic;
SIGNAL \HD[0][8][30]~q\ : std_logic;
SIGNAL \HD[0][9][30]~feeder_combout\ : std_logic;
SIGNAL \HD[0][9][30]~q\ : std_logic;
SIGNAL \Mux225~32_combout\ : std_logic;
SIGNAL \HD[0][11][30]~q\ : std_logic;
SIGNAL \HD[0][10][30]~q\ : std_logic;
SIGNAL \Mux225~33_combout\ : std_logic;
SIGNAL \HD[0][13][30]~q\ : std_logic;
SIGNAL \HD~91_combout\ : std_logic;
SIGNAL \HD[0][1][30]~q\ : std_logic;
SIGNAL \HD[0][3][30]~q\ : std_logic;
SIGNAL \HD~93_combout\ : std_logic;
SIGNAL \HD[0][0][30]~q\ : std_logic;
SIGNAL \HD~92_combout\ : std_logic;
SIGNAL \HD[0][2][30]~q\ : std_logic;
SIGNAL \Mux225~34_combout\ : std_logic;
SIGNAL \Mux225~35_combout\ : std_logic;
SIGNAL \HD[0][12][30]~q\ : std_logic;
SIGNAL \Mux225~36_combout\ : std_logic;
SIGNAL \Mux225~37_combout\ : std_logic;
SIGNAL \Mux225~38_combout\ : std_logic;
SIGNAL \Mux225~41_combout\ : std_logic;
SIGNAL \HD[6][8][30]~q\ : std_logic;
SIGNAL \HD[6][9][30]~q\ : std_logic;
SIGNAL \Mux225~18_combout\ : std_logic;
SIGNAL \HD[6][11][30]~q\ : std_logic;
SIGNAL \HD[6][10][30]~q\ : std_logic;
SIGNAL \Mux225~19_combout\ : std_logic;
SIGNAL \HD[6][13][30]~q\ : std_logic;
SIGNAL \HD[6][12][30]~q\ : std_logic;
SIGNAL \HD[6][2][30]~q\ : std_logic;
SIGNAL \HD[6][0][30]~q\ : std_logic;
SIGNAL \Mux225~20_combout\ : std_logic;
SIGNAL \HD[6][1][30]~q\ : std_logic;
SIGNAL \HD[6][3][30]~q\ : std_logic;
SIGNAL \Mux225~21_combout\ : std_logic;
SIGNAL \Mux225~22_combout\ : std_logic;
SIGNAL \Mux225~23_combout\ : std_logic;
SIGNAL \Mux225~42_combout\ : std_logic;
SIGNAL \Mux225~45_combout\ : std_logic;
SIGNAL \Mux225~64_combout\ : std_logic;
SIGNAL \data_write[31]~input_o\ : std_logic;
SIGNAL \HD[3][4][31]~q\ : std_logic;
SIGNAL \HD[3][5][31]~q\ : std_logic;
SIGNAL \Mux224~61_combout\ : std_logic;
SIGNAL \HD[3][7][31]~q\ : std_logic;
SIGNAL \HD[3][6][31]~q\ : std_logic;
SIGNAL \Mux224~62_combout\ : std_logic;
SIGNAL \HD[2][4][31]~q\ : std_logic;
SIGNAL \HD[2][6][31]~q\ : std_logic;
SIGNAL \Mux224~46_combout\ : std_logic;
SIGNAL \HD[2][5][31]~q\ : std_logic;
SIGNAL \HD[2][7][31]~q\ : std_logic;
SIGNAL \Mux224~47_combout\ : std_logic;
SIGNAL \HD[3][12][31]~feeder_combout\ : std_logic;
SIGNAL \HD[3][12][31]~q\ : std_logic;
SIGNAL \HD[3][13][31]~q\ : std_logic;
SIGNAL \HD[3][1][31]~q\ : std_logic;
SIGNAL \HD[3][0][31]~q\ : std_logic;
SIGNAL \Mux224~50_combout\ : std_logic;
SIGNAL \HD[3][3][31]~q\ : std_logic;
SIGNAL \HD[3][2][31]~q\ : std_logic;
SIGNAL \Mux224~51_combout\ : std_logic;
SIGNAL \HD[3][8][31]~q\ : std_logic;
SIGNAL \HD[3][10][31]~q\ : std_logic;
SIGNAL \Mux224~48_combout\ : std_logic;
SIGNAL \HD[3][11][31]~q\ : std_logic;
SIGNAL \HD[3][9][31]~q\ : std_logic;
SIGNAL \Mux224~49_combout\ : std_logic;
SIGNAL \Mux224~52_combout\ : std_logic;
SIGNAL \Mux224~53_combout\ : std_logic;
SIGNAL \HD[2][12][31]~q\ : std_logic;
SIGNAL \HD[2][0][31]~q\ : std_logic;
SIGNAL \HD[2][2][31]~feeder_combout\ : std_logic;
SIGNAL \HD[2][2][31]~q\ : std_logic;
SIGNAL \Mux224~56_combout\ : std_logic;
SIGNAL \HD[2][3][31]~q\ : std_logic;
SIGNAL \HD[2][1][31]~q\ : std_logic;
SIGNAL \Mux224~57_combout\ : std_logic;
SIGNAL \Mux224~58_combout\ : std_logic;
SIGNAL \HD[2][13][31]~q\ : std_logic;
SIGNAL \HD[2][9][31]~q\ : std_logic;
SIGNAL \HD[2][8][31]~q\ : std_logic;
SIGNAL \Mux224~54_combout\ : std_logic;
SIGNAL \HD[2][11][31]~q\ : std_logic;
SIGNAL \HD[2][10][31]~q\ : std_logic;
SIGNAL \Mux224~55_combout\ : std_logic;
SIGNAL \Mux224~59_combout\ : std_logic;
SIGNAL \Mux224~60_combout\ : std_logic;
SIGNAL \Mux224~63_combout\ : std_logic;
SIGNAL \HD[6][6][31]~feeder_combout\ : std_logic;
SIGNAL \HD[6][6][31]~q\ : std_logic;
SIGNAL \HD[6][7][31]~q\ : std_logic;
SIGNAL \HD[6][4][31]~q\ : std_logic;
SIGNAL \HD[6][5][31]~q\ : std_logic;
SIGNAL \Mux224~43_combout\ : std_logic;
SIGNAL \Mux224~44_combout\ : std_logic;
SIGNAL \HD[6][12][31]~feeder_combout\ : std_logic;
SIGNAL \HD[6][12][31]~q\ : std_logic;
SIGNAL \HD[6][13][31]~q\ : std_logic;
SIGNAL \HD[6][2][31]~q\ : std_logic;
SIGNAL \HD[6][3][31]~q\ : std_logic;
SIGNAL \HD[6][1][31]~feeder_combout\ : std_logic;
SIGNAL \HD[6][1][31]~q\ : std_logic;
SIGNAL \HD[6][0][31]~q\ : std_logic;
SIGNAL \Mux224~2_combout\ : std_logic;
SIGNAL \Mux224~3_combout\ : std_logic;
SIGNAL \HD[6][10][31]~q\ : std_logic;
SIGNAL \HD[6][8][31]~q\ : std_logic;
SIGNAL \Mux224~0_combout\ : std_logic;
SIGNAL \HD[6][11][31]~q\ : std_logic;
SIGNAL \HD[6][9][31]~q\ : std_logic;
SIGNAL \Mux224~1_combout\ : std_logic;
SIGNAL \Mux224~4_combout\ : std_logic;
SIGNAL \Mux224~5_combout\ : std_logic;
SIGNAL \HD[4][12][31]~q\ : std_logic;
SIGNAL \HD[4][8][31]~q\ : std_logic;
SIGNAL \HD[4][10][31]~q\ : std_logic;
SIGNAL \Mux224~14_combout\ : std_logic;
SIGNAL \HD[4][11][31]~q\ : std_logic;
SIGNAL \HD[4][9][31]~q\ : std_logic;
SIGNAL \Mux224~15_combout\ : std_logic;
SIGNAL \HD[4][0][31]~q\ : std_logic;
SIGNAL \HD[4][1][31]~q\ : std_logic;
SIGNAL \Mux224~16_combout\ : std_logic;
SIGNAL \HD[4][3][31]~q\ : std_logic;
SIGNAL \HD[4][2][31]~q\ : std_logic;
SIGNAL \Mux224~17_combout\ : std_logic;
SIGNAL \Mux224~18_combout\ : std_logic;
SIGNAL \HD[4][13][31]~q\ : std_logic;
SIGNAL \Mux224~19_combout\ : std_logic;
SIGNAL \HD[4][6][31]~q\ : std_logic;
SIGNAL \HD[4][7][31]~q\ : std_logic;
SIGNAL \HD[4][5][31]~q\ : std_logic;
SIGNAL \HD[4][4][31]~q\ : std_logic;
SIGNAL \Mux224~12_combout\ : std_logic;
SIGNAL \Mux224~13_combout\ : std_logic;
SIGNAL \Mux224~20_combout\ : std_logic;
SIGNAL \HD[5][12][31]~q\ : std_logic;
SIGNAL \HD[5][0][31]~q\ : std_logic;
SIGNAL \HD[5][2][31]~q\ : std_logic;
SIGNAL \Mux224~8_combout\ : std_logic;
SIGNAL \HD[5][3][31]~q\ : std_logic;
SIGNAL \HD[5][1][31]~q\ : std_logic;
SIGNAL \Mux224~9_combout\ : std_logic;
SIGNAL \Mux224~10_combout\ : std_logic;
SIGNAL \HD[5][13][31]~q\ : std_logic;
SIGNAL \HD[5][8][31]~q\ : std_logic;
SIGNAL \HD[5][9][31]~feeder_combout\ : std_logic;
SIGNAL \HD[5][9][31]~q\ : std_logic;
SIGNAL \Mux224~6_combout\ : std_logic;
SIGNAL \HD[5][11][31]~q\ : std_logic;
SIGNAL \HD[5][10][31]~q\ : std_logic;
SIGNAL \Mux224~7_combout\ : std_logic;
SIGNAL \Mux224~11_combout\ : std_logic;
SIGNAL \HD[5][4][31]~q\ : std_logic;
SIGNAL \HD[5][6][31]~feeder_combout\ : std_logic;
SIGNAL \HD[5][6][31]~q\ : std_logic;
SIGNAL \Mux224~21_combout\ : std_logic;
SIGNAL \HD[5][7][31]~q\ : std_logic;
SIGNAL \HD[5][5][31]~q\ : std_logic;
SIGNAL \Mux224~22_combout\ : std_logic;
SIGNAL \Mux224~23_combout\ : std_logic;
SIGNAL \HD[0][6][31]~q\ : std_logic;
SIGNAL \HD[0][7][31]~q\ : std_logic;
SIGNAL \HD[0][5][31]~q\ : std_logic;
SIGNAL \HD[0][4][31]~q\ : std_logic;
SIGNAL \Mux224~24_combout\ : std_logic;
SIGNAL \Mux224~25_combout\ : std_logic;
SIGNAL \HD[1][5][31]~q\ : std_logic;
SIGNAL \HD[1][7][31]~q\ : std_logic;
SIGNAL \HD[1][4][31]~q\ : std_logic;
SIGNAL \HD[1][6][31]~q\ : std_logic;
SIGNAL \Mux224~39_combout\ : std_logic;
SIGNAL \Mux224~40_combout\ : std_logic;
SIGNAL \HD[1][8][31]~q\ : std_logic;
SIGNAL \HD[1][9][31]~q\ : std_logic;
SIGNAL \Mux224~26_combout\ : std_logic;
SIGNAL \HD[1][11][31]~q\ : std_logic;
SIGNAL \HD[1][10][31]~q\ : std_logic;
SIGNAL \Mux224~27_combout\ : std_logic;
SIGNAL \HD[1][13][31]~q\ : std_logic;
SIGNAL \HD[1][2][31]~q\ : std_logic;
SIGNAL \HD[1][0][31]~q\ : std_logic;
SIGNAL \Mux224~28_combout\ : std_logic;
SIGNAL \HD[1][3][31]~q\ : std_logic;
SIGNAL \HD[1][1][31]~q\ : std_logic;
SIGNAL \Mux224~29_combout\ : std_logic;
SIGNAL \HD[1][12][31]~q\ : std_logic;
SIGNAL \Mux224~30_combout\ : std_logic;
SIGNAL \Mux224~31_combout\ : std_logic;
SIGNAL \HD~96_combout\ : std_logic;
SIGNAL \HD[0][0][31]~q\ : std_logic;
SIGNAL \HD~95_combout\ : std_logic;
SIGNAL \HD[0][1][31]~q\ : std_logic;
SIGNAL \Mux224~34_combout\ : std_logic;
SIGNAL \HD[0][3][31]~q\ : std_logic;
SIGNAL \HD~94_combout\ : std_logic;
SIGNAL \HD[0][2][31]~q\ : std_logic;
SIGNAL \Mux224~35_combout\ : std_logic;
SIGNAL \HD[0][8][31]~q\ : std_logic;
SIGNAL \HD[0][10][31]~feeder_combout\ : std_logic;
SIGNAL \HD[0][10][31]~q\ : std_logic;
SIGNAL \Mux224~32_combout\ : std_logic;
SIGNAL \HD[0][11][31]~q\ : std_logic;
SIGNAL \HD[0][9][31]~q\ : std_logic;
SIGNAL \Mux224~33_combout\ : std_logic;
SIGNAL \Mux224~36_combout\ : std_logic;
SIGNAL \HD[0][13][31]~q\ : std_logic;
SIGNAL \HD[0][12][31]~q\ : std_logic;
SIGNAL \Mux224~37_combout\ : std_logic;
SIGNAL \Mux224~38_combout\ : std_logic;
SIGNAL \Mux224~41_combout\ : std_logic;
SIGNAL \Mux224~42_combout\ : std_logic;
SIGNAL \Mux224~45_combout\ : std_logic;
SIGNAL \Mux224~64_combout\ : std_logic;

BEGIN

ww_data_write <= data_write;
ww_track <= track;
ww_sector <= sector;
ww_clock <= clock;
output_hard_drive <= ww_output_hard_drive;
ww_flag_write_hd <= flag_write_hd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

-- Location: IOOBUF_X69_Y73_N16
\output_hard_drive[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux255~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[0]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\output_hard_drive[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux254~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[1]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\output_hard_drive[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux253~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[2]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\output_hard_drive[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux252~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\output_hard_drive[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux251~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[4]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\output_hard_drive[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux250~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\output_hard_drive[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux249~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[6]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\output_hard_drive[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux248~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[7]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\output_hard_drive[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux247~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[8]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\output_hard_drive[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux246~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[9]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\output_hard_drive[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux245~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[10]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\output_hard_drive[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux244~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[11]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\output_hard_drive[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux243~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[12]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\output_hard_drive[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux242~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[13]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\output_hard_drive[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux241~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[14]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\output_hard_drive[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux240~69_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\output_hard_drive[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux239~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[16]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\output_hard_drive[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux238~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[17]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\output_hard_drive[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux237~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[18]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\output_hard_drive[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux236~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[19]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\output_hard_drive[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux235~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[20]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\output_hard_drive[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux234~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[21]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\output_hard_drive[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux233~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[22]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\output_hard_drive[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux232~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[23]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\output_hard_drive[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux231~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[24]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\output_hard_drive[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux230~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[25]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\output_hard_drive[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux229~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[26]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\output_hard_drive[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux228~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[27]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\output_hard_drive[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux227~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[28]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\output_hard_drive[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux226~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[29]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\output_hard_drive[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux225~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[30]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\output_hard_drive[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux224~64_combout\,
	devoe => ww_devoe,
	o => \output_hard_drive[31]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G2
\clock~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y45_N22
\data_write[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(0),
	o => \data_write[0]~input_o\);

-- Location: IOIBUF_X72_Y0_N1
\sector[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(3),
	o => \sector[3]~input_o\);

-- Location: IOIBUF_X115_Y37_N1
\sector[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(1),
	o => \sector[1]~input_o\);

-- Location: IOIBUF_X115_Y37_N8
\sector[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(0),
	o => \sector[0]~input_o\);

-- Location: IOIBUF_X115_Y31_N1
\sector[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(2),
	o => \sector[2]~input_o\);

-- Location: LCCOMB_X67_Y37_N16
\Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~0_combout\ = (!\sector[3]~input_o\ & (!\sector[1]~input_o\ & (\sector[0]~input_o\ & \sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~0_combout\);

-- Location: IOIBUF_X69_Y73_N1
\track[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(0),
	o => \track[0]~input_o\);

-- Location: IOIBUF_X115_Y26_N15
\track[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(2),
	o => \track[2]~input_o\);

-- Location: IOIBUF_X115_Y26_N22
\track[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(1),
	o => \track[1]~input_o\);

-- Location: IOIBUF_X0_Y31_N15
\sector[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(10),
	o => \sector[10]~input_o\);

-- Location: IOIBUF_X0_Y32_N15
\sector[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(8),
	o => \sector[8]~input_o\);

-- Location: IOIBUF_X0_Y32_N22
\sector[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(11),
	o => \sector[11]~input_o\);

-- Location: IOIBUF_X0_Y33_N22
\sector[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(9),
	o => \sector[9]~input_o\);

-- Location: LCCOMB_X1_Y32_N8
\HD[5][7][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~2_combout\ = (!\sector[10]~input_o\ & (!\sector[8]~input_o\ & (!\sector[11]~input_o\ & !\sector[9]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[10]~input_o\,
	datab => \sector[8]~input_o\,
	datac => \sector[11]~input_o\,
	datad => \sector[9]~input_o\,
	combout => \HD[5][7][0]~2_combout\);

-- Location: IOIBUF_X74_Y0_N15
\sector[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(7),
	o => \sector[7]~input_o\);

-- Location: IOIBUF_X74_Y0_N8
\sector[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(5),
	o => \sector[5]~input_o\);

-- Location: IOIBUF_X74_Y0_N1
\sector[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(4),
	o => \sector[4]~input_o\);

-- Location: IOIBUF_X74_Y0_N22
\sector[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(6),
	o => \sector[6]~input_o\);

-- Location: LCCOMB_X74_Y3_N16
\HD[5][7][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~1_combout\ = (!\sector[7]~input_o\ & (!\sector[5]~input_o\ & (!\sector[4]~input_o\ & !\sector[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[7]~input_o\,
	datab => \sector[5]~input_o\,
	datac => \sector[4]~input_o\,
	datad => \sector[6]~input_o\,
	combout => \HD[5][7][0]~1_combout\);

-- Location: IOIBUF_X115_Y32_N8
\track[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(5),
	o => \track[5]~input_o\);

-- Location: IOIBUF_X115_Y32_N1
\track[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(3),
	o => \track[3]~input_o\);

-- Location: IOIBUF_X115_Y27_N1
\track[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(4),
	o => \track[4]~input_o\);

-- Location: IOIBUF_X115_Y33_N1
\track[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_track(6),
	o => \track[6]~input_o\);

-- Location: LCCOMB_X114_Y32_N24
\HD[5][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~0_combout\ = (!\track[5]~input_o\ & (!\track[3]~input_o\ & (!\track[4]~input_o\ & !\track[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[5]~input_o\,
	datab => \track[3]~input_o\,
	datac => \track[4]~input_o\,
	datad => \track[6]~input_o\,
	combout => \HD[5][7][0]~0_combout\);

-- Location: IOIBUF_X65_Y0_N15
\sector[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(13),
	o => \sector[13]~input_o\);

-- Location: IOIBUF_X65_Y0_N8
\sector[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sector(12),
	o => \sector[12]~input_o\);

-- Location: IOIBUF_X65_Y0_N22
\flag_write_hd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_flag_write_hd,
	o => \flag_write_hd~input_o\);

-- Location: LCCOMB_X65_Y4_N8
\HD[5][7][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~3_combout\ = (!\sector[13]~input_o\ & (!\sector[12]~input_o\ & \flag_write_hd~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sector[13]~input_o\,
	datac => \sector[12]~input_o\,
	datad => \flag_write_hd~input_o\,
	combout => \HD[5][7][0]~3_combout\);

-- Location: LCCOMB_X70_Y10_N0
\HD[5][7][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~4_combout\ = (\HD[5][7][0]~2_combout\ & (\HD[5][7][0]~1_combout\ & (\HD[5][7][0]~0_combout\ & \HD[5][7][0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][7][0]~2_combout\,
	datab => \HD[5][7][0]~1_combout\,
	datac => \HD[5][7][0]~0_combout\,
	datad => \HD[5][7][0]~3_combout\,
	combout => \HD[5][7][0]~4_combout\);

-- Location: LCCOMB_X70_Y36_N4
\HD[6][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][7][0]~0_combout\ = (!\track[0]~input_o\ & (\track[2]~input_o\ & (\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD[6][7][0]~0_combout\);

-- Location: LCCOMB_X68_Y36_N26
\HD[6][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~0_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][5][0]~0_combout\);

-- Location: FF_X63_Y41_N1
\HD[6][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][0]~q\);

-- Location: LCCOMB_X67_Y37_N22
\Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~3_combout\ = (!\sector[3]~input_o\ & (\sector[1]~input_o\ & (\sector[0]~input_o\ & \sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~3_combout\);

-- Location: LCCOMB_X68_Y36_N20
\HD[6][7][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][7][0]~1_combout\ = (\Decoder1~3_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~3_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][7][0]~1_combout\);

-- Location: FF_X63_Y38_N27
\HD[6][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][0]~q\);

-- Location: LCCOMB_X67_Y37_N4
\Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~2_combout\ = (!\sector[3]~input_o\ & (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & \sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~2_combout\);

-- Location: LCCOMB_X69_Y37_N4
\HD[6][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][4][0]~0_combout\ = (\Decoder1~2_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~2_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][4][0]~0_combout\);

-- Location: FF_X63_Y41_N27
\HD[6][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][0]~q\);

-- Location: LCCOMB_X67_Y37_N2
\Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~1_combout\ = (!\sector[3]~input_o\ & (\sector[1]~input_o\ & (!\sector[0]~input_o\ & \sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~1_combout\);

-- Location: LCCOMB_X68_Y37_N30
\HD[6][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][0]~0_combout\ = (\Decoder1~1_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~1_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][6][0]~0_combout\);

-- Location: FF_X63_Y38_N9
\HD[6][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][0]~q\);

-- Location: LCCOMB_X63_Y41_N26
\Mux255~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][0]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][0]~q\,
	datad => \HD[6][6][0]~q\,
	combout => \Mux255~43_combout\);

-- Location: LCCOMB_X63_Y38_N26
\Mux255~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~44_combout\ = (\sector[0]~input_o\ & ((\Mux255~43_combout\ & ((\HD[6][7][0]~q\))) # (!\Mux255~43_combout\ & (\HD[6][5][0]~q\)))) # (!\sector[0]~input_o\ & (((\Mux255~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][0]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][0]~q\,
	datad => \Mux255~43_combout\,
	combout => \Mux255~44_combout\);

-- Location: LCCOMB_X67_Y36_N0
\Mux240~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~4_combout\ = (\track[2]~input_o\ & \track[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	combout => \Mux240~4_combout\);

-- Location: LCCOMB_X67_Y37_N12
\Mux240~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~2_combout\ = (\sector[3]~input_o\ & ((\sector[0]~input_o\) # (!\sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Mux240~2_combout\);

-- Location: LCCOMB_X67_Y37_N28
\Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~6_combout\ = (\sector[3]~input_o\ & (\sector[1]~input_o\ & (!\sector[0]~input_o\ & !\sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~6_combout\);

-- Location: LCCOMB_X68_Y36_N28
\HD[6][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~6_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][10][0]~0_combout\);

-- Location: FF_X73_Y45_N25
\HD[6][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][0]~q\);

-- Location: LCCOMB_X67_Y37_N0
\Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~8_combout\ = (\sector[3]~input_o\ & (\sector[1]~input_o\ & (\sector[0]~input_o\ & !\sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~8_combout\);

-- Location: LCCOMB_X67_Y39_N28
\HD[6][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][11][0]~0_combout\ = (\Decoder1~8_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~8_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][11][0]~0_combout\);

-- Location: FF_X73_Y45_N3
\HD[6][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][0]~q\);

-- Location: LCCOMB_X67_Y37_N6
\Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~7_combout\ = (\sector[3]~input_o\ & (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & !\sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~7_combout\);

-- Location: LCCOMB_X70_Y43_N18
\HD[6][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][8][0]~0_combout\ = (\Decoder1~7_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~7_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][8][0]~0_combout\);

-- Location: FF_X76_Y44_N3
\HD[6][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][0]~q\);

-- Location: LCCOMB_X67_Y37_N18
\Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~5_combout\ = (\sector[3]~input_o\ & (!\sector[1]~input_o\ & (\sector[0]~input_o\ & !\sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~5_combout\);

-- Location: LCCOMB_X67_Y39_N26
\HD[6][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][9][0]~0_combout\ = (\Decoder1~5_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~5_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][9][0]~0_combout\);

-- Location: FF_X76_Y44_N25
\HD[6][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][0]~q\);

-- Location: LCCOMB_X76_Y44_N2
\Mux255~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][0]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][0]~q\,
	datad => \HD[6][9][0]~q\,
	combout => \Mux255~18_combout\);

-- Location: LCCOMB_X73_Y45_N2
\Mux255~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~19_combout\ = (\sector[1]~input_o\ & ((\Mux255~18_combout\ & ((\HD[6][11][0]~q\))) # (!\Mux255~18_combout\ & (\HD[6][10][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][10][0]~q\,
	datac => \HD[6][11][0]~q\,
	datad => \Mux255~18_combout\,
	combout => \Mux255~19_combout\);

-- Location: LCCOMB_X67_Y37_N20
\Decoder1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~13_combout\ = (\sector[3]~input_o\ & (!\sector[1]~input_o\ & (\sector[0]~input_o\ & \sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~13_combout\);

-- Location: LCCOMB_X67_Y39_N14
\HD[6][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][13][0]~0_combout\ = (\Decoder1~13_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~13_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][13][0]~0_combout\);

-- Location: FF_X72_Y42_N1
\HD[6][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][0]~q\);

-- Location: LCCOMB_X67_Y37_N10
\Mux240~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~1_combout\ = (\sector[3]~input_o\ & \sector[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sector[3]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Mux240~1_combout\);

-- Location: LCCOMB_X67_Y37_N8
\Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~4_combout\ = (\sector[3]~input_o\ & (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & \sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~4_combout\);

-- Location: LCCOMB_X68_Y37_N16
\HD[6][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][12][0]~0_combout\ = (\Decoder1~4_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~4_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][12][0]~0_combout\);

-- Location: FF_X69_Y39_N1
\HD[6][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][0]~q\);

-- Location: LCCOMB_X76_Y34_N16
\Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~11_combout\ = (!\sector[1]~input_o\ & (!\sector[3]~input_o\ & (!\sector[2]~input_o\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[3]~input_o\,
	datac => \sector[2]~input_o\,
	datad => \sector[0]~input_o\,
	combout => \Decoder1~11_combout\);

-- Location: LCCOMB_X70_Y43_N28
\HD[6][0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][0][0]~0_combout\ = (\Decoder1~11_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~11_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][0][0]~0_combout\);

-- Location: FF_X69_Y42_N19
\HD[6][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][0]~q\);

-- Location: LCCOMB_X76_Y34_N30
\Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~9_combout\ = (\sector[1]~input_o\ & (!\sector[3]~input_o\ & (!\sector[2]~input_o\ & !\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[3]~input_o\,
	datac => \sector[2]~input_o\,
	datad => \sector[0]~input_o\,
	combout => \Decoder1~9_combout\);

-- Location: LCCOMB_X68_Y37_N2
\HD[6][2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][2][0]~0_combout\ = (\Decoder1~9_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~9_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][2][0]~0_combout\);

-- Location: FF_X69_Y42_N25
\HD[6][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][0]~q\);

-- Location: LCCOMB_X69_Y42_N18
\Mux255~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~20_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][2][0]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][0]~q\,
	datad => \HD[6][2][0]~q\,
	combout => \Mux255~20_combout\);

-- Location: LCCOMB_X76_Y34_N26
\Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~12_combout\ = (\sector[1]~input_o\ & (!\sector[3]~input_o\ & (!\sector[2]~input_o\ & \sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[3]~input_o\,
	datac => \sector[2]~input_o\,
	datad => \sector[0]~input_o\,
	combout => \Decoder1~12_combout\);

-- Location: LCCOMB_X69_Y37_N14
\HD[6][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][3][0]~0_combout\ = (\Decoder1~12_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~12_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][3][0]~0_combout\);

-- Location: FF_X69_Y39_N11
\HD[6][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][0]~q\);

-- Location: LCCOMB_X67_Y37_N26
\Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Decoder1~10_combout\ = (!\sector[3]~input_o\ & (!\sector[1]~input_o\ & (\sector[0]~input_o\ & !\sector[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[3]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Decoder1~10_combout\);

-- Location: LCCOMB_X70_Y43_N26
\HD[6][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][0]~0_combout\ = (\Decoder1~10_combout\ & \HD[6][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~10_combout\,
	datad => \HD[6][7][0]~0_combout\,
	combout => \HD[6][1][0]~0_combout\);

-- Location: FF_X70_Y43_N25
\HD[6][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][0]~q\);

-- Location: LCCOMB_X69_Y39_N10
\Mux255~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~21_combout\ = (\Mux255~20_combout\ & (((\HD[6][3][0]~q\)) # (!\sector[0]~input_o\))) # (!\Mux255~20_combout\ & (\sector[0]~input_o\ & ((\HD[6][1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~20_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][3][0]~q\,
	datad => \HD[6][1][0]~q\,
	combout => \Mux255~21_combout\);

-- Location: LCCOMB_X69_Y39_N0
\Mux255~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][0]~q\)) # (!\Mux240~1_combout\ & ((\Mux255~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][0]~q\,
	datad => \Mux255~21_combout\,
	combout => \Mux255~22_combout\);

-- Location: LCCOMB_X72_Y42_N0
\Mux255~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~23_combout\ = (\Mux240~2_combout\ & ((\Mux255~22_combout\ & ((\HD[6][13][0]~q\))) # (!\Mux255~22_combout\ & (\Mux255~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux255~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux255~19_combout\,
	datac => \HD[6][13][0]~q\,
	datad => \Mux255~22_combout\,
	combout => \Mux255~23_combout\);

-- Location: LCCOMB_X67_Y37_N14
\Mux240~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~3_combout\ = (\track[2]~input_o\ & (((!\sector[3]~input_o\ & \sector[2]~input_o\)) # (!\track[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \sector[3]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Mux240~3_combout\);

-- Location: LCCOMB_X70_Y36_N30
\HD~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~0_combout\ = (!\track[0]~input_o\ & (!\track[2]~input_o\ & (!\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD~0_combout\);

-- Location: LCCOMB_X69_Y37_N24
\HD[0][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][0]~0_combout\ = (\HD~0_combout\ & \Decoder1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HD~0_combout\,
	datad => \Decoder1~1_combout\,
	combout => \HD[0][6][0]~0_combout\);

-- Location: FF_X75_Y36_N9
\HD[0][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][0]~q\);

-- Location: LCCOMB_X70_Y37_N10
\HD[0][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][4][0]~0_combout\ = (\Decoder1~2_combout\ & \HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~2_combout\,
	datac => \HD~0_combout\,
	combout => \HD[0][4][0]~0_combout\);

-- Location: FF_X75_Y36_N27
\HD[0][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][0]~q\);

-- Location: LCCOMB_X75_Y36_N26
\Mux255~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~24_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][0]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][0]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][0]~q\,
	datac => \HD[0][4][0]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux255~24_combout\);

-- Location: LCCOMB_X70_Y36_N24
\HD[0][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~0_combout\,
	datac => \HD~0_combout\,
	combout => \HD[0][5][0]~0_combout\);

-- Location: FF_X73_Y32_N25
\HD[0][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][0]~q\);

-- Location: LCCOMB_X72_Y36_N14
\HD[0][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][7][0]~0_combout\ = (\Decoder1~3_combout\ & \HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~3_combout\,
	datad => \HD~0_combout\,
	combout => \HD[0][7][0]~0_combout\);

-- Location: FF_X73_Y32_N27
\HD[0][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][0]~q\);

-- Location: LCCOMB_X73_Y32_N26
\Mux255~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~25_combout\ = (\Mux255~24_combout\ & (((\HD[0][7][0]~q\) # (!\sector[0]~input_o\)))) # (!\Mux255~24_combout\ & (\HD[0][5][0]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~24_combout\,
	datab => \HD[0][5][0]~q\,
	datac => \HD[0][7][0]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux255~25_combout\);

-- Location: LCCOMB_X67_Y37_N24
\Mux240~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~0_combout\ = (!\sector[3]~input_o\ & \sector[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sector[3]~input_o\,
	datad => \sector[2]~input_o\,
	combout => \Mux240~0_combout\);

-- Location: LCCOMB_X70_Y36_N18
\HD[1][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][7][0]~0_combout\ = (\track[0]~input_o\ & (!\track[2]~input_o\ & (!\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD[1][7][0]~0_combout\);

-- Location: LCCOMB_X69_Y37_N2
\HD[1][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][6][0]~0_combout\ = (\HD[1][7][0]~0_combout\ & \Decoder1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HD[1][7][0]~0_combout\,
	datad => \Decoder1~1_combout\,
	combout => \HD[1][6][0]~0_combout\);

-- Location: FF_X76_Y36_N9
\HD[1][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][0]~q\);

-- Location: LCCOMB_X74_Y37_N26
\HD[1][7][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][7][0]~1_combout\ = (\HD[1][7][0]~0_combout\ & \Decoder1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][7][0]~0_combout\,
	datad => \Decoder1~3_combout\,
	combout => \HD[1][7][0]~1_combout\);

-- Location: FF_X74_Y40_N9
\HD[1][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][0]~q\);

-- Location: LCCOMB_X70_Y36_N28
\HD[1][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~0_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][5][0]~0_combout\);

-- Location: FF_X76_Y40_N9
\HD[1][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][0]~q\);

-- Location: LCCOMB_X70_Y37_N0
\HD[1][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][4][0]~0_combout\ = (\HD[1][7][0]~0_combout\ & \Decoder1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD[1][7][0]~0_combout\,
	datac => \Decoder1~2_combout\,
	combout => \HD[1][4][0]~0_combout\);

-- Location: FF_X75_Y40_N25
\HD[1][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][0]~q\);

-- Location: LCCOMB_X75_Y40_N24
\Mux255~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~39_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[1][5][0]~q\)) # (!\sector[0]~input_o\ & ((\HD[1][4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][5][0]~q\,
	datac => \HD[1][4][0]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux255~39_combout\);

-- Location: LCCOMB_X74_Y40_N8
\Mux255~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~40_combout\ = (\sector[1]~input_o\ & ((\Mux255~39_combout\ & ((\HD[1][7][0]~q\))) # (!\Mux255~39_combout\ & (\HD[1][6][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][0]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][0]~q\,
	datad => \Mux255~39_combout\,
	combout => \Mux255~40_combout\);

-- Location: LCCOMB_X79_Y35_N24
\HD[1][2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][0]~0_combout\ = (\HD[1][7][0]~0_combout\ & \Decoder1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD[1][7][0]~0_combout\,
	datad => \Decoder1~9_combout\,
	combout => \HD[1][2][0]~0_combout\);

-- Location: FF_X77_Y35_N25
\HD[1][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][0]~q\);

-- Location: LCCOMB_X76_Y34_N28
\HD[1][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][3][0]~0_combout\ = (\Decoder1~12_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~12_combout\,
	datac => \HD[1][7][0]~0_combout\,
	combout => \HD[1][3][0]~0_combout\);

-- Location: FF_X77_Y35_N19
\HD[1][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][0]~q\);

-- Location: LCCOMB_X75_Y34_N4
\HD[1][0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][0][0]~0_combout\ = (\HD[1][7][0]~0_combout\ & \Decoder1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD[1][7][0]~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD[1][0][0]~0_combout\);

-- Location: FF_X79_Y36_N3
\HD[1][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][0]~q\);

-- Location: LCCOMB_X75_Y34_N26
\HD[1][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][1][0]~0_combout\ = (\Decoder1~10_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~10_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][1][0]~0_combout\);

-- Location: FF_X79_Y36_N25
\HD[1][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][0]~q\);

-- Location: LCCOMB_X79_Y36_N2
\Mux255~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~28_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][1][0]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][0][0]~q\,
	datad => \HD[1][1][0]~q\,
	combout => \Mux255~28_combout\);

-- Location: LCCOMB_X77_Y35_N18
\Mux255~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~29_combout\ = (\sector[1]~input_o\ & ((\Mux255~28_combout\ & ((\HD[1][3][0]~q\))) # (!\Mux255~28_combout\ & (\HD[1][2][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][2][0]~q\,
	datac => \HD[1][3][0]~q\,
	datad => \Mux255~28_combout\,
	combout => \Mux255~29_combout\);

-- Location: LCCOMB_X68_Y36_N30
\HD[1][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][9][0]~0_combout\ = (\Decoder1~5_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~5_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][9][0]~0_combout\);

-- Location: FF_X72_Y34_N9
\HD[1][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][0]~q\);

-- Location: LCCOMB_X73_Y33_N22
\HD[1][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][11][0]~0_combout\ = (\Decoder1~8_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~8_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][11][0]~0_combout\);

-- Location: FF_X73_Y34_N3
\HD[1][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][0]~q\);

-- Location: LCCOMB_X70_Y37_N20
\HD[1][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][8][0]~0_combout\ = (\HD[1][7][0]~0_combout\ & \Decoder1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD[1][7][0]~0_combout\,
	datac => \Decoder1~7_combout\,
	combout => \HD[1][8][0]~0_combout\);

-- Location: FF_X72_Y34_N3
\HD[1][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][0]~q\);

-- Location: LCCOMB_X68_Y36_N16
\HD[1][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~6_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][10][0]~0_combout\);

-- Location: FF_X73_Y34_N25
\HD[1][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][0]~q\);

-- Location: LCCOMB_X72_Y34_N2
\Mux255~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~26_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][0]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][0]~q\,
	datad => \HD[1][10][0]~q\,
	combout => \Mux255~26_combout\);

-- Location: LCCOMB_X73_Y34_N2
\Mux255~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~27_combout\ = (\sector[0]~input_o\ & ((\Mux255~26_combout\ & ((\HD[1][11][0]~q\))) # (!\Mux255~26_combout\ & (\HD[1][9][0]~q\)))) # (!\sector[0]~input_o\ & (((\Mux255~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][9][0]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][11][0]~q\,
	datad => \Mux255~26_combout\,
	combout => \Mux255~27_combout\);

-- Location: LCCOMB_X73_Y34_N20
\Mux255~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~30_combout\ = (\Mux240~2_combout\ & (((\Mux255~27_combout\) # (\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux255~29_combout\ & ((!\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~29_combout\,
	datab => \Mux255~27_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux255~30_combout\);

-- Location: LCCOMB_X79_Y35_N8
\HD[1][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][13][0]~0_combout\ = (\Decoder1~13_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~13_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][13][0]~0_combout\);

-- Location: FF_X73_Y37_N27
\HD[1][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][0]~q\);

-- Location: LCCOMB_X73_Y37_N0
\HD[1][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][12][0]~0_combout\ = (\Decoder1~4_combout\ & \HD[1][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~4_combout\,
	datad => \HD[1][7][0]~0_combout\,
	combout => \HD[1][12][0]~0_combout\);

-- Location: FF_X73_Y37_N25
\HD[1][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][0]~q\);

-- Location: LCCOMB_X73_Y37_N26
\Mux255~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~31_combout\ = (\Mux255~30_combout\ & (((\HD[1][13][0]~q\)) # (!\Mux240~1_combout\))) # (!\Mux255~30_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~30_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][0]~q\,
	datad => \HD[1][12][0]~q\,
	combout => \Mux255~31_combout\);

-- Location: LCCOMB_X74_Y31_N18
\HD~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~3_combout\ = (\HD~0_combout\ & (\data_write[0]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \data_write[0]~input_o\,
	datac => \Decoder1~11_combout\,
	combout => \HD~3_combout\);

-- Location: FF_X74_Y31_N19
\HD[0][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][0]~q\);

-- Location: LCCOMB_X74_Y31_N0
\HD~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~2_combout\ = (\Decoder1~10_combout\ & (\data_write[0]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \data_write[0]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~2_combout\);

-- Location: FF_X74_Y31_N1
\HD[0][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][0]~q\);

-- Location: LCCOMB_X70_Y33_N26
\Mux255~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~34_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\) # (\HD[0][1][0]~q\)))) # (!\sector[0]~input_o\ & (\HD[0][0][0]~q\ & (!\sector[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][0][0]~q\,
	datac => \sector[1]~input_o\,
	datad => \HD[0][1][0]~q\,
	combout => \Mux255~34_combout\);

-- Location: LCCOMB_X67_Y32_N30
\HD[0][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][3][0]~0_combout\ = (\HD~0_combout\ & \Decoder1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datac => \Decoder1~12_combout\,
	combout => \HD[0][3][0]~0_combout\);

-- Location: FF_X70_Y33_N13
\HD[0][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][0]~q\);

-- Location: LCCOMB_X68_Y37_N8
\HD~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~1_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~9_combout\,
	datad => \data_write[0]~input_o\,
	combout => \HD~1_combout\);

-- Location: FF_X68_Y37_N9
\HD[0][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][0]~q\);

-- Location: LCCOMB_X70_Y33_N12
\Mux255~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~35_combout\ = (\Mux255~34_combout\ & (((\HD[0][3][0]~q\)) # (!\sector[1]~input_o\))) # (!\Mux255~34_combout\ & (\sector[1]~input_o\ & ((\HD[0][2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~34_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][0]~q\,
	datad => \HD[0][2][0]~q\,
	combout => \Mux255~35_combout\);

-- Location: LCCOMB_X68_Y37_N28
\HD[0][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][12][0]~0_combout\ = (\Decoder1~4_combout\ & \HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~4_combout\,
	datad => \HD~0_combout\,
	combout => \HD[0][12][0]~0_combout\);

-- Location: FF_X70_Y33_N1
\HD[0][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][0]~q\);

-- Location: LCCOMB_X70_Y33_N0
\Mux255~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~36_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[0][12][0]~q\))) # (!\Mux240~1_combout\ & (\Mux255~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~35_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][0]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux255~36_combout\);

-- Location: LCCOMB_X69_Y35_N30
\HD[0][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][13][0]~0_combout\ = (\HD~0_combout\ & \Decoder1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datad => \Decoder1~13_combout\,
	combout => \HD[0][13][0]~0_combout\);

-- Location: FF_X74_Y33_N27
\HD[0][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][0]~q\);

-- Location: LCCOMB_X75_Y33_N8
\HD[0][10][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[0][10][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y31_N16
\HD[0][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~6_combout\,
	datad => \HD~0_combout\,
	combout => \HD[0][10][0]~0_combout\);

-- Location: FF_X75_Y33_N9
\HD[0][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][0]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][0]~q\);

-- Location: LCCOMB_X73_Y33_N8
\HD[0][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][11][0]~0_combout\ = (\HD~0_combout\ & \Decoder1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datad => \Decoder1~8_combout\,
	combout => \HD[0][11][0]~0_combout\);

-- Location: FF_X74_Y33_N25
\HD[0][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][0]~q\);

-- Location: LCCOMB_X70_Y37_N6
\HD[0][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][8][0]~0_combout\ = (\Decoder1~7_combout\ & \HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~7_combout\,
	datac => \HD~0_combout\,
	combout => \HD[0][8][0]~0_combout\);

-- Location: FF_X67_Y31_N19
\HD[0][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][0]~q\);

-- Location: LCCOMB_X67_Y31_N0
\HD[0][9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[0][9][0]~feeder_combout\);

-- Location: LCCOMB_X69_Y34_N24
\HD[0][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][0]~0_combout\ = (\HD~0_combout\ & \Decoder1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~5_combout\,
	combout => \HD[0][9][0]~0_combout\);

-- Location: FF_X67_Y31_N1
\HD[0][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][0]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][0]~q\);

-- Location: LCCOMB_X67_Y31_N18
\Mux255~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][0]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][0]~q\,
	datad => \HD[0][9][0]~q\,
	combout => \Mux255~32_combout\);

-- Location: LCCOMB_X74_Y33_N24
\Mux255~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~33_combout\ = (\sector[1]~input_o\ & ((\Mux255~32_combout\ & ((\HD[0][11][0]~q\))) # (!\Mux255~32_combout\ & (\HD[0][10][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][10][0]~q\,
	datac => \HD[0][11][0]~q\,
	datad => \Mux255~32_combout\,
	combout => \Mux255~33_combout\);

-- Location: LCCOMB_X74_Y33_N26
\Mux255~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~37_combout\ = (\Mux240~2_combout\ & ((\Mux255~36_combout\ & (\HD[0][13][0]~q\)) # (!\Mux255~36_combout\ & ((\Mux255~33_combout\))))) # (!\Mux240~2_combout\ & (\Mux255~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux255~36_combout\,
	datac => \HD[0][13][0]~q\,
	datad => \Mux255~33_combout\,
	combout => \Mux255~37_combout\);

-- Location: LCCOMB_X69_Y37_N0
\Mux255~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux255~31_combout\)) # (!\track[0]~input_o\ & ((\Mux255~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~31_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux255~37_combout\,
	combout => \Mux255~38_combout\);

-- Location: LCCOMB_X68_Y40_N18
\Mux255~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~41_combout\ = (\Mux240~0_combout\ & ((\Mux255~38_combout\ & ((\Mux255~40_combout\))) # (!\Mux255~38_combout\ & (\Mux255~25_combout\)))) # (!\Mux240~0_combout\ & (((\Mux255~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~25_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux255~40_combout\,
	datad => \Mux255~38_combout\,
	combout => \Mux255~41_combout\);

-- Location: LCCOMB_X68_Y40_N20
\Mux255~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~42_combout\ = (\Mux240~4_combout\ & ((\Mux255~23_combout\) # ((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & (((!\Mux240~3_combout\ & \Mux255~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux255~23_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux255~41_combout\,
	combout => \Mux255~42_combout\);

-- Location: LCCOMB_X70_Y36_N16
\HD[5][7][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~5_combout\ = (\track[0]~input_o\ & (\track[2]~input_o\ & (!\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD[5][7][0]~5_combout\);

-- Location: LCCOMB_X68_Y37_N4
\HD[5][2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][0]~0_combout\ = (\HD[5][7][0]~5_combout\ & \Decoder1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][7][0]~5_combout\,
	datac => \Decoder1~9_combout\,
	combout => \HD[5][2][0]~0_combout\);

-- Location: FF_X65_Y44_N1
\HD[5][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][0]~q\);

-- Location: LCCOMB_X65_Y42_N0
\HD[5][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][3][0]~0_combout\ = (\Decoder1~12_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~12_combout\,
	datab => \HD[5][7][0]~5_combout\,
	combout => \HD[5][3][0]~0_combout\);

-- Location: FF_X65_Y44_N19
\HD[5][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][0]~q\);

-- Location: LCCOMB_X66_Y43_N26
\HD[5][0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][0][0]~0_combout\ = (\Decoder1~11_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~11_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][0][0]~0_combout\);

-- Location: FF_X65_Y43_N3
\HD[5][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][0]~q\);

-- Location: LCCOMB_X65_Y43_N4
\HD[5][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][0]~0_combout\ = (\Decoder1~10_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][1][0]~0_combout\);

-- Location: FF_X65_Y43_N25
\HD[5][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][0]~q\);

-- Location: LCCOMB_X65_Y43_N2
\Mux255~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~4_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][1][0]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][0]~q\,
	datad => \HD[5][1][0]~q\,
	combout => \Mux255~4_combout\);

-- Location: LCCOMB_X65_Y44_N18
\Mux255~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~5_combout\ = (\sector[1]~input_o\ & ((\Mux255~4_combout\ & ((\HD[5][3][0]~q\))) # (!\Mux255~4_combout\ & (\HD[5][2][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][0]~q\,
	datac => \HD[5][3][0]~q\,
	datad => \Mux255~4_combout\,
	combout => \Mux255~5_combout\);

-- Location: LCCOMB_X67_Y39_N12
\HD[5][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][0]~0_combout\ = (\Decoder1~5_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~5_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][9][0]~0_combout\);

-- Location: FF_X60_Y40_N1
\HD[5][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][0]~q\);

-- Location: LCCOMB_X67_Y39_N22
\HD[5][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][11][0]~0_combout\ = (\HD[5][7][0]~5_combout\ & \Decoder1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][7][0]~5_combout\,
	datad => \Decoder1~8_combout\,
	combout => \HD[5][11][0]~0_combout\);

-- Location: FF_X67_Y39_N3
\HD[5][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][0]~q\);

-- Location: LCCOMB_X68_Y36_N10
\HD[5][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][8][0]~0_combout\ = (\Decoder1~7_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~7_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][8][0]~0_combout\);

-- Location: FF_X67_Y39_N25
\HD[5][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][0]~q\);

-- Location: LCCOMB_X68_Y36_N24
\HD[5][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~6_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][10][0]~0_combout\);

-- Location: FF_X58_Y42_N17
\HD[5][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][0]~q\);

-- Location: LCCOMB_X67_Y39_N24
\Mux255~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][0]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][0]~q\,
	datad => \HD[5][10][0]~q\,
	combout => \Mux255~2_combout\);

-- Location: LCCOMB_X67_Y39_N2
\Mux255~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~3_combout\ = (\sector[0]~input_o\ & ((\Mux255~2_combout\ & ((\HD[5][11][0]~q\))) # (!\Mux255~2_combout\ & (\HD[5][9][0]~q\)))) # (!\sector[0]~input_o\ & (((\Mux255~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][9][0]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][11][0]~q\,
	datad => \Mux255~2_combout\,
	combout => \Mux255~3_combout\);

-- Location: LCCOMB_X68_Y40_N10
\Mux255~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~6_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux255~3_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux255~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux255~5_combout\,
	datad => \Mux255~3_combout\,
	combout => \Mux255~6_combout\);

-- Location: LCCOMB_X67_Y39_N8
\HD[5][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][13][0]~0_combout\ = (\Decoder1~13_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~13_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][13][0]~0_combout\);

-- Location: FF_X68_Y40_N13
\HD[5][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][0]~q\);

-- Location: LCCOMB_X68_Y38_N26
\HD[5][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][12][0]~0_combout\ = (\Decoder1~4_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~4_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][12][0]~0_combout\);

-- Location: FF_X68_Y40_N25
\HD[5][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][0]~q\);

-- Location: LCCOMB_X68_Y40_N12
\Mux255~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~7_combout\ = (\Mux255~6_combout\ & (((\HD[5][13][0]~q\)) # (!\Mux240~1_combout\))) # (!\Mux255~6_combout\ & (\Mux240~1_combout\ & ((\HD[5][12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~6_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][13][0]~q\,
	datad => \HD[5][12][0]~q\,
	combout => \Mux255~7_combout\);

-- Location: LCCOMB_X70_Y36_N20
\HD[4][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][13][0]~0_combout\ = (!\track[0]~input_o\ & (\track[2]~input_o\ & (!\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD[4][13][0]~0_combout\);

-- Location: LCCOMB_X69_Y38_N24
\HD[4][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][12][0]~0_combout\ = (\Decoder1~4_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~4_combout\,
	datad => \HD[4][13][0]~0_combout\,
	combout => \HD[4][12][0]~0_combout\);

-- Location: FF_X70_Y39_N9
\HD[4][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][0]~q\);

-- Location: LCCOMB_X74_Y39_N0
\HD[4][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][0]~0_combout\ = (\HD[4][13][0]~0_combout\ & \Decoder1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][13][0]~0_combout\,
	datab => \Decoder1~10_combout\,
	combout => \HD[4][1][0]~0_combout\);

-- Location: FF_X74_Y39_N9
\HD[4][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][0]~q\);

-- Location: LCCOMB_X74_Y39_N14
\HD[4][0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][0][0]~0_combout\ = (\HD[4][13][0]~0_combout\ & \Decoder1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][13][0]~0_combout\,
	datac => \Decoder1~11_combout\,
	combout => \HD[4][0][0]~0_combout\);

-- Location: FF_X74_Y39_N27
\HD[4][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][0]~q\);

-- Location: LCCOMB_X73_Y39_N8
\HD[4][2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[4][2][0]~feeder_combout\);

-- Location: LCCOMB_X74_Y39_N30
\HD[4][2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][0]~0_combout\ = (\HD[4][13][0]~0_combout\ & \Decoder1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][13][0]~0_combout\,
	datab => \Decoder1~9_combout\,
	combout => \HD[4][2][0]~0_combout\);

-- Location: FF_X73_Y39_N9
\HD[4][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][2][0]~feeder_combout\,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][0]~q\);

-- Location: LCCOMB_X74_Y39_N26
\Mux255~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][0]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][0]~q\,
	datad => \HD[4][2][0]~q\,
	combout => \Mux255~10_combout\);

-- Location: LCCOMB_X70_Y39_N18
\HD[4][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][3][0]~0_combout\ = (\HD[4][13][0]~0_combout\ & \Decoder1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][13][0]~0_combout\,
	datac => \Decoder1~12_combout\,
	combout => \HD[4][3][0]~0_combout\);

-- Location: FF_X70_Y39_N11
\HD[4][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][0]~q\);

-- Location: LCCOMB_X70_Y39_N10
\Mux255~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~11_combout\ = (\Mux255~10_combout\ & (((\HD[4][3][0]~q\) # (!\sector[0]~input_o\)))) # (!\Mux255~10_combout\ & (\HD[4][1][0]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][0]~q\,
	datab => \Mux255~10_combout\,
	datac => \HD[4][3][0]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux255~11_combout\);

-- Location: LCCOMB_X70_Y39_N8
\Mux255~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~12_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[4][12][0]~q\)) # (!\Mux240~1_combout\ & ((\Mux255~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[4][12][0]~q\,
	datad => \Mux255~11_combout\,
	combout => \Mux255~12_combout\);

-- Location: LCCOMB_X67_Y38_N18
\HD[4][13][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][13][0]~1_combout\ = (\Decoder1~13_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~13_combout\,
	datac => \HD[4][13][0]~0_combout\,
	combout => \HD[4][13][0]~1_combout\);

-- Location: FF_X72_Y39_N9
\HD[4][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][0]~q\);

-- Location: LCCOMB_X69_Y38_N6
\HD[4][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~6_combout\,
	datad => \HD[4][13][0]~0_combout\,
	combout => \HD[4][10][0]~0_combout\);

-- Location: FF_X74_Y42_N9
\HD[4][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][0]~q\);

-- Location: LCCOMB_X74_Y38_N0
\HD[4][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][11][0]~0_combout\ = (\Decoder1~8_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~8_combout\,
	datad => \HD[4][13][0]~0_combout\,
	combout => \HD[4][11][0]~0_combout\);

-- Location: FF_X75_Y42_N19
\HD[4][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][0]~q\);

-- Location: LCCOMB_X70_Y37_N24
\HD[4][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][8][0]~0_combout\ = (\Decoder1~7_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~7_combout\,
	datac => \HD[4][13][0]~0_combout\,
	combout => \HD[4][8][0]~0_combout\);

-- Location: FF_X74_Y42_N3
\HD[4][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][0]~q\);

-- Location: LCCOMB_X73_Y39_N0
\HD[4][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][9][0]~0_combout\ = (\Decoder1~5_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~5_combout\,
	datad => \HD[4][13][0]~0_combout\,
	combout => \HD[4][9][0]~0_combout\);

-- Location: FF_X75_Y42_N17
\HD[4][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][0]~q\);

-- Location: LCCOMB_X74_Y42_N2
\Mux255~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][0]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][0]~q\,
	datad => \HD[4][9][0]~q\,
	combout => \Mux255~8_combout\);

-- Location: LCCOMB_X75_Y42_N18
\Mux255~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~9_combout\ = (\sector[1]~input_o\ & ((\Mux255~8_combout\ & ((\HD[4][11][0]~q\))) # (!\Mux255~8_combout\ & (\HD[4][10][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][0]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][0]~q\,
	datad => \Mux255~8_combout\,
	combout => \Mux255~9_combout\);

-- Location: LCCOMB_X72_Y39_N8
\Mux255~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~13_combout\ = (\Mux255~12_combout\ & (((\HD[4][13][0]~q\)) # (!\Mux240~2_combout\))) # (!\Mux255~12_combout\ & (\Mux240~2_combout\ & ((\Mux255~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][0]~q\,
	datad => \Mux255~9_combout\,
	combout => \Mux255~13_combout\);

-- Location: LCCOMB_X68_Y40_N30
\Mux255~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~14_combout\ = (\track[0]~input_o\ & ((\Mux255~7_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((\Mux255~13_combout\ & !\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~7_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux255~13_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux255~14_combout\);

-- Location: LCCOMB_X70_Y36_N10
\HD[5][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~0_combout\,
	datad => \HD[5][7][0]~5_combout\,
	combout => \HD[5][5][0]~0_combout\);

-- Location: FF_X73_Y42_N25
\HD[5][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][0]~q\);

-- Location: LCCOMB_X68_Y37_N22
\HD[5][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][4][0]~0_combout\ = (\HD[5][7][0]~5_combout\ & \Decoder1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][7][0]~5_combout\,
	datac => \Decoder1~2_combout\,
	combout => \HD[5][4][0]~0_combout\);

-- Location: FF_X73_Y42_N3
\HD[5][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][0]~q\);

-- Location: LCCOMB_X73_Y42_N2
\Mux255~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][0]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][0]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][0]~q\,
	datac => \HD[5][4][0]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux255~15_combout\);

-- Location: LCCOMB_X68_Y37_N18
\HD[5][7][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][7][0]~6_combout\ = (\HD[5][7][0]~5_combout\ & \Decoder1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][7][0]~5_combout\,
	datab => \Decoder1~3_combout\,
	combout => \HD[5][7][0]~6_combout\);

-- Location: FF_X72_Y41_N27
\HD[5][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][0]~q\);

-- Location: LCCOMB_X69_Y37_N28
\HD[5][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][6][0]~0_combout\ = (\Decoder1~1_combout\ & \HD[5][7][0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~1_combout\,
	datac => \HD[5][7][0]~5_combout\,
	combout => \HD[5][6][0]~0_combout\);

-- Location: FF_X72_Y41_N17
\HD[5][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][0]~q\);

-- Location: LCCOMB_X72_Y41_N26
\Mux255~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~16_combout\ = (\Mux255~15_combout\ & (((\HD[5][7][0]~q\)) # (!\sector[1]~input_o\))) # (!\Mux255~15_combout\ & (\sector[1]~input_o\ & ((\HD[5][6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~15_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][7][0]~q\,
	datad => \HD[5][6][0]~q\,
	combout => \Mux255~16_combout\);

-- Location: LCCOMB_X70_Y37_N22
\HD[4][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][4][0]~0_combout\ = (\Decoder1~2_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~2_combout\,
	datac => \HD[4][13][0]~0_combout\,
	combout => \HD[4][4][0]~0_combout\);

-- Location: FF_X82_Y38_N27
\HD[4][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][0]~q\);

-- Location: LCCOMB_X70_Y37_N28
\HD[4][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][0]~0_combout\ = (\HD[4][13][0]~0_combout\ & \Decoder1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HD[4][13][0]~0_combout\,
	datad => \Decoder1~1_combout\,
	combout => \HD[4][6][0]~0_combout\);

-- Location: FF_X82_Y38_N17
\HD[4][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][0]~q\);

-- Location: LCCOMB_X82_Y38_N26
\Mux255~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][0]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][0]~q\,
	datad => \HD[4][6][0]~q\,
	combout => \Mux255~0_combout\);

-- Location: LCCOMB_X72_Y36_N28
\HD[4][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][7][0]~0_combout\ = (\Decoder1~3_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~3_combout\,
	datac => \HD[4][13][0]~0_combout\,
	combout => \HD[4][7][0]~0_combout\);

-- Location: FF_X77_Y38_N17
\HD[4][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][0]~q\);

-- Location: LCCOMB_X77_Y39_N8
\HD[4][5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[4][5][0]~feeder_combout\);

-- Location: LCCOMB_X70_Y36_N14
\HD[4][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD[4][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~0_combout\,
	datad => \HD[4][13][0]~0_combout\,
	combout => \HD[4][5][0]~0_combout\);

-- Location: FF_X77_Y39_N9
\HD[4][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][5][0]~feeder_combout\,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][0]~q\);

-- Location: LCCOMB_X77_Y38_N16
\Mux255~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~1_combout\ = (\Mux255~0_combout\ & (((\HD[4][7][0]~q\)) # (!\sector[0]~input_o\))) # (!\Mux255~0_combout\ & (\sector[0]~input_o\ & ((\HD[4][5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][0]~q\,
	datad => \HD[4][5][0]~q\,
	combout => \Mux255~1_combout\);

-- Location: LCCOMB_X68_Y40_N16
\Mux255~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~17_combout\ = (\Mux255~14_combout\ & ((\Mux255~16_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux255~14_combout\ & (((\Mux240~0_combout\ & \Mux255~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~14_combout\,
	datab => \Mux255~16_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux255~1_combout\,
	combout => \Mux255~17_combout\);

-- Location: LCCOMB_X68_Y40_N6
\Mux255~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~45_combout\ = (\Mux255~42_combout\ & ((\Mux255~44_combout\) # ((!\Mux240~3_combout\)))) # (!\Mux255~42_combout\ & (((\Mux240~3_combout\ & \Mux255~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~44_combout\,
	datab => \Mux255~42_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux255~17_combout\,
	combout => \Mux255~45_combout\);

-- Location: LCCOMB_X66_Y34_N8
\HD[3][5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[3][5][0]~feeder_combout\);

-- Location: LCCOMB_X70_Y36_N26
\HD[3][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][7][0]~0_combout\ = (\track[0]~input_o\ & (!\track[2]~input_o\ & (\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD[3][7][0]~0_combout\);

-- Location: LCCOMB_X68_Y36_N2
\HD[3][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~0_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][5][0]~0_combout\);

-- Location: FF_X66_Y34_N9
\HD[3][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][0]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][0]~q\);

-- Location: LCCOMB_X68_Y36_N12
\HD[3][7][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][7][0]~1_combout\ = (\Decoder1~3_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~3_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][7][0]~1_combout\);

-- Location: FF_X67_Y33_N27
\HD[3][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][0]~q\);

-- Location: LCCOMB_X68_Y37_N6
\HD[3][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][4][0]~0_combout\ = (\Decoder1~2_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~2_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][4][0]~0_combout\);

-- Location: FF_X66_Y33_N9
\HD[3][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][0]~q\);

-- Location: LCCOMB_X67_Y34_N12
\HD[3][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][0]~0_combout\ = (\Decoder1~1_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~1_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][6][0]~0_combout\);

-- Location: FF_X67_Y33_N25
\HD[3][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][0]~q\);

-- Location: LCCOMB_X66_Y33_N8
\Mux255~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][0]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][0]~q\,
	datad => \HD[3][6][0]~q\,
	combout => \Mux255~61_combout\);

-- Location: LCCOMB_X67_Y33_N26
\Mux255~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~62_combout\ = (\sector[0]~input_o\ & ((\Mux255~61_combout\ & ((\HD[3][7][0]~q\))) # (!\Mux255~61_combout\ & (\HD[3][5][0]~q\)))) # (!\sector[0]~input_o\ & (((\Mux255~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][0]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][0]~q\,
	datad => \Mux255~61_combout\,
	combout => \Mux255~62_combout\);

-- Location: LCCOMB_X58_Y39_N8
\HD[2][2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[2][2][0]~feeder_combout\);

-- Location: LCCOMB_X70_Y36_N22
\HD[2][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][13][0]~0_combout\ = (!\track[0]~input_o\ & (!\track[2]~input_o\ & (\track[1]~input_o\ & \HD[5][7][0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \HD[5][7][0]~4_combout\,
	combout => \HD[2][13][0]~0_combout\);

-- Location: LCCOMB_X68_Y37_N20
\HD[2][2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][0]~0_combout\ = (\Decoder1~9_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~9_combout\,
	datac => \HD[2][13][0]~0_combout\,
	combout => \HD[2][2][0]~0_combout\);

-- Location: FF_X58_Y39_N9
\HD[2][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][0]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][0]~q\);

-- Location: LCCOMB_X69_Y37_N26
\HD[2][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][3][0]~0_combout\ = (\Decoder1~12_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~12_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][3][0]~0_combout\);

-- Location: FF_X58_Y39_N27
\HD[2][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][0]~q\);

-- Location: LCCOMB_X58_Y37_N0
\HD[2][1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[2][1][0]~feeder_combout\);

-- Location: LCCOMB_X66_Y38_N16
\HD[2][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][0]~0_combout\ = (\Decoder1~10_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~10_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][1][0]~0_combout\);

-- Location: FF_X58_Y37_N1
\HD[2][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][0]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][0]~q\);

-- Location: LCCOMB_X66_Y38_N18
\HD[2][0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][0][0]~0_combout\ = (\Decoder1~11_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~11_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][0][0]~0_combout\);

-- Location: FF_X58_Y40_N1
\HD[2][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][0]~q\);

-- Location: LCCOMB_X58_Y40_N0
\Mux255~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~56_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[2][1][0]~q\)) # (!\sector[0]~input_o\ & ((\HD[2][0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][1][0]~q\,
	datac => \HD[2][0][0]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux255~56_combout\);

-- Location: LCCOMB_X58_Y39_N26
\Mux255~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~57_combout\ = (\sector[1]~input_o\ & ((\Mux255~56_combout\ & ((\HD[2][3][0]~q\))) # (!\Mux255~56_combout\ & (\HD[2][2][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][2][0]~q\,
	datac => \HD[2][3][0]~q\,
	datad => \Mux255~56_combout\,
	combout => \Mux255~57_combout\);

-- Location: LCCOMB_X67_Y39_N16
\HD[2][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][9][0]~0_combout\ = (\Decoder1~5_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~5_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][9][0]~0_combout\);

-- Location: FF_X62_Y39_N17
\HD[2][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][0]~q\);

-- Location: LCCOMB_X67_Y39_N4
\HD[2][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][11][0]~0_combout\ = (\Decoder1~8_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~8_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][11][0]~0_combout\);

-- Location: FF_X61_Y39_N11
\HD[2][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][0]~q\);

-- Location: LCCOMB_X67_Y39_N18
\HD[2][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~6_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][10][0]~0_combout\);

-- Location: FF_X61_Y39_N17
\HD[2][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][0]~q\);

-- Location: LCCOMB_X69_Y39_N30
\HD[2][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][8][0]~0_combout\ = (\Decoder1~7_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~7_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][8][0]~0_combout\);

-- Location: FF_X62_Y39_N11
\HD[2][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][0]~q\);

-- Location: LCCOMB_X62_Y39_N10
\Mux255~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~54_combout\ = (\sector[1]~input_o\ & ((\HD[2][10][0]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][8][0]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][10][0]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][8][0]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux255~54_combout\);

-- Location: LCCOMB_X61_Y39_N10
\Mux255~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~55_combout\ = (\sector[0]~input_o\ & ((\Mux255~54_combout\ & ((\HD[2][11][0]~q\))) # (!\Mux255~54_combout\ & (\HD[2][9][0]~q\)))) # (!\sector[0]~input_o\ & (((\Mux255~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][0]~q\,
	datac => \HD[2][11][0]~q\,
	datad => \Mux255~54_combout\,
	combout => \Mux255~55_combout\);

-- Location: LCCOMB_X68_Y39_N0
\Mux255~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux255~55_combout\)))) # (!\Mux240~2_combout\ & (\Mux255~57_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~57_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux255~55_combout\,
	combout => \Mux255~58_combout\);

-- Location: LCCOMB_X67_Y39_N6
\HD[2][13][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][13][0]~1_combout\ = (\Decoder1~13_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~13_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][13][0]~1_combout\);

-- Location: FF_X63_Y40_N3
\HD[2][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][0]~q\);

-- Location: LCCOMB_X63_Y40_N16
\HD[2][12][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][12][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[2][12][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y37_N10
\HD[2][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][12][0]~0_combout\ = (\Decoder1~4_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~4_combout\,
	datac => \HD[2][13][0]~0_combout\,
	combout => \HD[2][12][0]~0_combout\);

-- Location: FF_X63_Y40_N17
\HD[2][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][12][0]~feeder_combout\,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][0]~q\);

-- Location: LCCOMB_X63_Y40_N2
\Mux255~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~59_combout\ = (\Mux240~1_combout\ & ((\Mux255~58_combout\ & (\HD[2][13][0]~q\)) # (!\Mux255~58_combout\ & ((\HD[2][12][0]~q\))))) # (!\Mux240~1_combout\ & (\Mux255~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux255~58_combout\,
	datac => \HD[2][13][0]~q\,
	datad => \HD[2][12][0]~q\,
	combout => \Mux255~59_combout\);

-- Location: LCCOMB_X68_Y36_N8
\HD[3][8][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][8][0]~0_combout\ = (\Decoder1~7_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~7_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][8][0]~0_combout\);

-- Location: FF_X60_Y34_N25
\HD[3][8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][0]~q\);

-- Location: LCCOMB_X59_Y34_N24
\HD[3][9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[3][9][0]~feeder_combout\);

-- Location: LCCOMB_X68_Y36_N14
\HD[3][9][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][0]~0_combout\ = (\Decoder1~5_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~5_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][9][0]~0_combout\);

-- Location: FF_X59_Y34_N25
\HD[3][9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][0]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][0]~q\);

-- Location: LCCOMB_X60_Y34_N24
\Mux255~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~48_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][0]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][0]~q\,
	datad => \HD[3][9][0]~q\,
	combout => \Mux255~48_combout\);

-- Location: LCCOMB_X66_Y36_N28
\HD[3][11][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][11][0]~0_combout\ = (\Decoder1~8_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~8_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][11][0]~0_combout\);

-- Location: FF_X61_Y34_N27
\HD[3][11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][0]~q\);

-- Location: LCCOMB_X67_Y35_N8
\HD[3][10][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][0]~0_combout\ = (\Decoder1~6_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~6_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][10][0]~0_combout\);

-- Location: FF_X61_Y34_N1
\HD[3][10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][0]~q\);

-- Location: LCCOMB_X61_Y34_N26
\Mux255~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~49_combout\ = (\sector[1]~input_o\ & ((\Mux255~48_combout\ & (\HD[3][11][0]~q\)) # (!\Mux255~48_combout\ & ((\HD[3][10][0]~q\))))) # (!\sector[1]~input_o\ & (\Mux255~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux255~48_combout\,
	datac => \HD[3][11][0]~q\,
	datad => \HD[3][10][0]~q\,
	combout => \Mux255~49_combout\);

-- Location: LCCOMB_X67_Y34_N18
\HD[3][1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][0]~0_combout\ = (\Decoder1~10_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][1][0]~0_combout\);

-- Location: FF_X61_Y33_N17
\HD[3][1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][0]~q\);

-- Location: LCCOMB_X65_Y33_N20
\HD[3][3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][3][0]~0_combout\ = (\HD[3][7][0]~0_combout\ & \Decoder1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][7][0]~0_combout\,
	datab => \Decoder1~12_combout\,
	combout => \HD[3][3][0]~0_combout\);

-- Location: FF_X62_Y33_N1
\HD[3][3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][0]~q\);

-- Location: LCCOMB_X65_Y33_N4
\HD[3][2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][0]~0_combout\ = (\HD[3][7][0]~0_combout\ & \Decoder1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][7][0]~0_combout\,
	datac => \Decoder1~9_combout\,
	combout => \HD[3][2][0]~0_combout\);

-- Location: FF_X61_Y35_N1
\HD[3][2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][0]~q\);

-- Location: LCCOMB_X65_Y33_N8
\HD[3][0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][0][0]~0_combout\ = (\HD[3][7][0]~0_combout\ & \Decoder1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][7][0]~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD[3][0][0]~0_combout\);

-- Location: FF_X61_Y33_N19
\HD[3][0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][0]~q\);

-- Location: LCCOMB_X61_Y33_N18
\Mux255~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~50_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[3][2][0]~q\)) # (!\sector[1]~input_o\ & ((\HD[3][0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][2][0]~q\,
	datac => \HD[3][0][0]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux255~50_combout\);

-- Location: LCCOMB_X62_Y33_N0
\Mux255~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~51_combout\ = (\sector[0]~input_o\ & ((\Mux255~50_combout\ & ((\HD[3][3][0]~q\))) # (!\Mux255~50_combout\ & (\HD[3][1][0]~q\)))) # (!\sector[0]~input_o\ & (((\Mux255~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][1][0]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][3][0]~q\,
	datad => \Mux255~50_combout\,
	combout => \Mux255~51_combout\);

-- Location: LCCOMB_X67_Y37_N30
\HD[3][12][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][12][0]~0_combout\ = (\HD[3][7][0]~0_combout\ & \Decoder1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD[3][7][0]~0_combout\,
	datac => \Decoder1~4_combout\,
	combout => \HD[3][12][0]~0_combout\);

-- Location: FF_X65_Y35_N25
\HD[3][12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][0]~q\);

-- Location: LCCOMB_X65_Y35_N24
\Mux255~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~52_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][0]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux255~51_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~51_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][0]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux255~52_combout\);

-- Location: LCCOMB_X66_Y36_N22
\HD[3][13][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][13][0]~0_combout\ = (\Decoder1~13_combout\ & \HD[3][7][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~13_combout\,
	datad => \HD[3][7][0]~0_combout\,
	combout => \HD[3][13][0]~0_combout\);

-- Location: FF_X65_Y35_N3
\HD[3][13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][0]~q\);

-- Location: LCCOMB_X65_Y35_N2
\Mux255~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~53_combout\ = (\Mux255~52_combout\ & (((\HD[3][13][0]~q\) # (!\Mux240~2_combout\)))) # (!\Mux255~52_combout\ & (\Mux255~49_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~49_combout\,
	datab => \Mux255~52_combout\,
	datac => \HD[3][13][0]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux255~53_combout\);

-- Location: LCCOMB_X68_Y40_N8
\Mux255~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~60_combout\ = (\track[0]~input_o\ & (((\Mux255~53_combout\) # (\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (\Mux255~59_combout\ & ((!\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~59_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux255~53_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux255~60_combout\);

-- Location: LCCOMB_X69_Y37_N6
\HD[2][6][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][0]~0_combout\ = (\Decoder1~1_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~1_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][6][0]~0_combout\);

-- Location: FF_X81_Y33_N25
\HD[2][6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][0]~q\);

-- Location: LCCOMB_X68_Y37_N24
\HD[2][7][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][7][0]~0_combout\ = (\HD[2][13][0]~0_combout\ & \Decoder1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \HD[2][13][0]~0_combout\,
	datad => \Decoder1~3_combout\,
	combout => \HD[2][7][0]~0_combout\);

-- Location: FF_X80_Y33_N1
\HD[2][7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][0]~q\);

-- Location: LCCOMB_X69_Y37_N16
\HD[2][4][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][4][0]~0_combout\ = (\Decoder1~2_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Decoder1~2_combout\,
	datad => \HD[2][13][0]~0_combout\,
	combout => \HD[2][4][0]~0_combout\);

-- Location: FF_X81_Y33_N19
\HD[2][4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[0]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][0]~q\);

-- Location: LCCOMB_X74_Y35_N8
\HD[2][5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][5][0]~feeder_combout\ = \data_write[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[0]~input_o\,
	combout => \HD[2][5][0]~feeder_combout\);

-- Location: LCCOMB_X70_Y36_N0
\HD[2][5][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][5][0]~0_combout\ = (\Decoder1~0_combout\ & \HD[2][13][0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~0_combout\,
	datac => \HD[2][13][0]~0_combout\,
	combout => \HD[2][5][0]~0_combout\);

-- Location: FF_X74_Y35_N9
\HD[2][5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][5][0]~feeder_combout\,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][0]~q\);

-- Location: LCCOMB_X81_Y33_N18
\Mux255~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][0]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][0]~q\,
	datad => \HD[2][5][0]~q\,
	combout => \Mux255~46_combout\);

-- Location: LCCOMB_X80_Y33_N0
\Mux255~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~47_combout\ = (\sector[1]~input_o\ & ((\Mux255~46_combout\ & ((\HD[2][7][0]~q\))) # (!\Mux255~46_combout\ & (\HD[2][6][0]~q\)))) # (!\sector[1]~input_o\ & (((\Mux255~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][0]~q\,
	datac => \HD[2][7][0]~q\,
	datad => \Mux255~46_combout\,
	combout => \Mux255~47_combout\);

-- Location: LCCOMB_X67_Y33_N28
\Mux255~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~63_combout\ = (\Mux240~0_combout\ & ((\Mux255~60_combout\ & (\Mux255~62_combout\)) # (!\Mux255~60_combout\ & ((\Mux255~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux255~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~62_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux255~60_combout\,
	datad => \Mux255~47_combout\,
	combout => \Mux255~63_combout\);

-- Location: LCCOMB_X68_Y40_N26
\Mux255~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux255~64_combout\ = (\track[2]~input_o\ & (\Mux255~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux255~63_combout\))) # (!\track[1]~input_o\ & (\Mux255~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux255~45_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux255~63_combout\,
	combout => \Mux255~64_combout\);

-- Location: IOIBUF_X79_Y0_N15
\data_write[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(1),
	o => \data_write[1]~input_o\);

-- Location: FF_X80_Y33_N11
\HD[2][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][1]~q\);

-- Location: FF_X80_Y33_N21
\HD[2][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][1]~q\);

-- Location: FF_X81_Y33_N5
\HD[2][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][1]~q\);

-- Location: FF_X81_Y33_N23
\HD[2][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][1]~q\);

-- Location: LCCOMB_X81_Y33_N22
\Mux254~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~46_combout\ = (\sector[1]~input_o\ & ((\HD[2][6][1]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][4][1]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][1]~q\,
	datac => \HD[2][4][1]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux254~46_combout\);

-- Location: LCCOMB_X80_Y33_N20
\Mux254~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~47_combout\ = (\sector[0]~input_o\ & ((\Mux254~46_combout\ & ((\HD[2][7][1]~q\))) # (!\Mux254~46_combout\ & (\HD[2][5][1]~q\)))) # (!\sector[0]~input_o\ & (((\Mux254~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][5][1]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][7][1]~q\,
	datad => \Mux254~46_combout\,
	combout => \Mux254~47_combout\);

-- Location: FF_X66_Y34_N21
\HD[3][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][1]~q\);

-- Location: FF_X66_Y34_N11
\HD[3][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][1]~q\);

-- Location: LCCOMB_X66_Y34_N20
\Mux254~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][1]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][1]~q\,
	datad => \HD[3][5][1]~q\,
	combout => \Mux254~61_combout\);

-- Location: FF_X63_Y34_N27
\HD[3][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][1]~q\);

-- Location: FF_X63_Y34_N1
\HD[3][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][1]~q\);

-- Location: LCCOMB_X63_Y34_N26
\Mux254~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~62_combout\ = (\Mux254~61_combout\ & (((\HD[3][7][1]~q\)) # (!\sector[1]~input_o\))) # (!\Mux254~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][1]~q\,
	datad => \HD[3][6][1]~q\,
	combout => \Mux254~62_combout\);

-- Location: FF_X60_Y33_N19
\HD[3][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][1]~q\);

-- Location: LCCOMB_X60_Y33_N0
\HD[3][10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[3][10][1]~feeder_combout\);

-- Location: FF_X60_Y33_N1
\HD[3][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][1]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][1]~q\);

-- Location: LCCOMB_X60_Y33_N18
\Mux254~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][1]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][1]~q\,
	datad => \HD[3][10][1]~q\,
	combout => \Mux254~48_combout\);

-- Location: FF_X59_Y33_N17
\HD[3][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][1]~q\);

-- Location: FF_X59_Y34_N19
\HD[3][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][1]~q\);

-- Location: LCCOMB_X59_Y33_N16
\Mux254~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~49_combout\ = (\sector[0]~input_o\ & ((\Mux254~48_combout\ & (\HD[3][11][1]~q\)) # (!\Mux254~48_combout\ & ((\HD[3][9][1]~q\))))) # (!\sector[0]~input_o\ & (\Mux254~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux254~48_combout\,
	datac => \HD[3][11][1]~q\,
	datad => \HD[3][9][1]~q\,
	combout => \Mux254~49_combout\);

-- Location: FF_X61_Y33_N15
\HD[3][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][1]~q\);

-- Location: FF_X61_Y33_N13
\HD[3][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][1]~q\);

-- Location: LCCOMB_X61_Y33_N14
\Mux254~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~50_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[3][1][1]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[3][0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][0][1]~q\,
	datad => \HD[3][1][1]~q\,
	combout => \Mux254~50_combout\);

-- Location: FF_X65_Y33_N3
\HD[3][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][1]~q\);

-- Location: FF_X65_Y33_N1
\HD[3][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][1]~q\);

-- Location: LCCOMB_X65_Y33_N2
\Mux254~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~51_combout\ = (\Mux254~50_combout\ & (((\HD[3][3][1]~q\)) # (!\sector[1]~input_o\))) # (!\Mux254~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][1]~q\,
	datad => \HD[3][2][1]~q\,
	combout => \Mux254~51_combout\);

-- Location: LCCOMB_X70_Y39_N2
\Mux254~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux254~49_combout\)) # (!\Mux240~2_combout\ & ((\Mux254~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~49_combout\,
	datab => \Mux254~51_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux254~52_combout\);

-- Location: FF_X62_Y37_N27
\HD[3][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][1]~q\);

-- Location: FF_X62_Y37_N1
\HD[3][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][1]~q\);

-- Location: LCCOMB_X62_Y37_N26
\Mux254~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~53_combout\ = (\Mux240~1_combout\ & ((\Mux254~52_combout\ & (\HD[3][13][1]~q\)) # (!\Mux254~52_combout\ & ((\HD[3][12][1]~q\))))) # (!\Mux240~1_combout\ & (\Mux254~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux254~52_combout\,
	datac => \HD[3][13][1]~q\,
	datad => \HD[3][12][1]~q\,
	combout => \Mux254~53_combout\);

-- Location: FF_X62_Y39_N15
\HD[2][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][1]~q\);

-- Location: FF_X62_Y39_N13
\HD[2][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][1]~q\);

-- Location: LCCOMB_X62_Y39_N14
\Mux254~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~54_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][9][1]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][8][1]~q\,
	datad => \HD[2][9][1]~q\,
	combout => \Mux254~54_combout\);

-- Location: FF_X61_Y39_N15
\HD[2][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][1]~q\);

-- Location: LCCOMB_X61_Y39_N20
\HD[2][10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[2][10][1]~feeder_combout\);

-- Location: FF_X61_Y39_N21
\HD[2][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][1]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][1]~q\);

-- Location: LCCOMB_X61_Y39_N14
\Mux254~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~55_combout\ = (\sector[1]~input_o\ & ((\Mux254~54_combout\ & (\HD[2][11][1]~q\)) # (!\Mux254~54_combout\ & ((\HD[2][10][1]~q\))))) # (!\sector[1]~input_o\ & (\Mux254~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux254~54_combout\,
	datac => \HD[2][11][1]~q\,
	datad => \HD[2][10][1]~q\,
	combout => \Mux254~55_combout\);

-- Location: FF_X63_Y37_N11
\HD[2][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][1]~q\);

-- Location: FF_X63_Y37_N25
\HD[2][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][1]~q\);

-- Location: FF_X58_Y37_N11
\HD[2][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][1]~q\);

-- Location: FF_X58_Y41_N19
\HD[2][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][1]~q\);

-- Location: FF_X58_Y40_N11
\HD[2][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][1]~q\);

-- Location: FF_X58_Y41_N9
\HD[2][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][1]~q\);

-- Location: LCCOMB_X58_Y40_N10
\Mux254~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][1]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][1]~q\,
	datad => \HD[2][2][1]~q\,
	combout => \Mux254~56_combout\);

-- Location: LCCOMB_X58_Y41_N18
\Mux254~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~57_combout\ = (\sector[0]~input_o\ & ((\Mux254~56_combout\ & ((\HD[2][3][1]~q\))) # (!\Mux254~56_combout\ & (\HD[2][1][1]~q\)))) # (!\sector[0]~input_o\ & (((\Mux254~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][1]~q\,
	datac => \HD[2][3][1]~q\,
	datad => \Mux254~56_combout\,
	combout => \Mux254~57_combout\);

-- Location: LCCOMB_X63_Y37_N24
\Mux254~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~58_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[2][12][1]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux254~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][12][1]~q\,
	datad => \Mux254~57_combout\,
	combout => \Mux254~58_combout\);

-- Location: LCCOMB_X63_Y37_N10
\Mux254~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~59_combout\ = (\Mux240~2_combout\ & ((\Mux254~58_combout\ & ((\HD[2][13][1]~q\))) # (!\Mux254~58_combout\ & (\Mux254~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux254~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~55_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][13][1]~q\,
	datad => \Mux254~58_combout\,
	combout => \Mux254~59_combout\);

-- Location: LCCOMB_X63_Y37_N12
\Mux254~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~60_combout\ = (\track[0]~input_o\ & ((\Mux254~53_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux254~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux254~53_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux254~59_combout\,
	combout => \Mux254~60_combout\);

-- Location: LCCOMB_X63_Y37_N22
\Mux254~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~63_combout\ = (\Mux240~0_combout\ & ((\Mux254~60_combout\ & ((\Mux254~62_combout\))) # (!\Mux254~60_combout\ & (\Mux254~47_combout\)))) # (!\Mux240~0_combout\ & (((\Mux254~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~47_combout\,
	datab => \Mux254~62_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux254~60_combout\,
	combout => \Mux254~63_combout\);

-- Location: FF_X75_Y40_N27
\HD[1][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][1]~q\);

-- Location: FF_X75_Y39_N1
\HD[1][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][1]~q\);

-- Location: LCCOMB_X75_Y40_N26
\Mux254~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][1]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][1]~q\,
	datad => \HD[1][6][1]~q\,
	combout => \Mux254~39_combout\);

-- Location: FF_X75_Y39_N3
\HD[1][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][1]~q\);

-- Location: FF_X76_Y40_N3
\HD[1][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][1]~q\);

-- Location: LCCOMB_X75_Y39_N2
\Mux254~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~40_combout\ = (\sector[0]~input_o\ & ((\Mux254~39_combout\ & (\HD[1][7][1]~q\)) # (!\Mux254~39_combout\ & ((\HD[1][5][1]~q\))))) # (!\sector[0]~input_o\ & (\Mux254~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux254~39_combout\,
	datac => \HD[1][7][1]~q\,
	datad => \HD[1][5][1]~q\,
	combout => \Mux254~40_combout\);

-- Location: FF_X75_Y36_N13
\HD[0][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][1]~q\);

-- Location: FF_X73_Y35_N1
\HD[0][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][1]~q\);

-- Location: FF_X75_Y36_N31
\HD[0][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][1]~q\);

-- Location: LCCOMB_X74_Y36_N8
\HD[0][5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][5][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[0][5][1]~feeder_combout\);

-- Location: FF_X74_Y36_N9
\HD[0][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][5][1]~feeder_combout\,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][1]~q\);

-- Location: LCCOMB_X75_Y36_N30
\Mux254~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][1]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][1]~q\,
	datad => \HD[0][5][1]~q\,
	combout => \Mux254~24_combout\);

-- Location: LCCOMB_X73_Y35_N0
\Mux254~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~25_combout\ = (\sector[1]~input_o\ & ((\Mux254~24_combout\ & ((\HD[0][7][1]~q\))) # (!\Mux254~24_combout\ & (\HD[0][6][1]~q\)))) # (!\sector[1]~input_o\ & (((\Mux254~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][1]~q\,
	datac => \HD[0][7][1]~q\,
	datad => \Mux254~24_combout\,
	combout => \Mux254~25_combout\);

-- Location: FF_X72_Y34_N5
\HD[1][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][1]~q\);

-- Location: FF_X72_Y34_N15
\HD[1][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][1]~q\);

-- Location: LCCOMB_X72_Y34_N14
\Mux254~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~26_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[1][9][1]~q\)) # (!\sector[0]~input_o\ & ((\HD[1][8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][9][1]~q\,
	datac => \HD[1][8][1]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux254~26_combout\);

-- Location: FF_X73_Y34_N9
\HD[1][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][1]~q\);

-- Location: LCCOMB_X73_Y34_N6
\HD[1][10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[1][10][1]~feeder_combout\);

-- Location: FF_X73_Y34_N7
\HD[1][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][1]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][1]~q\);

-- Location: LCCOMB_X73_Y34_N8
\Mux254~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~27_combout\ = (\Mux254~26_combout\ & (((\HD[1][11][1]~q\)) # (!\sector[1]~input_o\))) # (!\Mux254~26_combout\ & (\sector[1]~input_o\ & ((\HD[1][10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~26_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][11][1]~q\,
	datad => \HD[1][10][1]~q\,
	combout => \Mux254~27_combout\);

-- Location: FF_X81_Y34_N17
\HD[1][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][1]~q\);

-- Location: FF_X81_Y36_N25
\HD[1][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][1]~q\);

-- Location: FF_X82_Y34_N19
\HD[1][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][1]~q\);

-- Location: FF_X82_Y34_N25
\HD[1][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][1]~q\);

-- Location: LCCOMB_X82_Y34_N18
\Mux254~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][1]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][1]~q\,
	datad => \HD[1][2][1]~q\,
	combout => \Mux254~28_combout\);

-- Location: LCCOMB_X81_Y36_N24
\Mux254~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~29_combout\ = (\sector[0]~input_o\ & ((\Mux254~28_combout\ & ((\HD[1][3][1]~q\))) # (!\Mux254~28_combout\ & (\HD[1][1][1]~q\)))) # (!\sector[0]~input_o\ & (((\Mux254~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][1][1]~q\,
	datac => \HD[1][3][1]~q\,
	datad => \Mux254~28_combout\,
	combout => \Mux254~29_combout\);

-- Location: FF_X80_Y36_N9
\HD[1][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][1]~q\);

-- Location: LCCOMB_X80_Y36_N8
\Mux254~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~30_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][1]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux254~29_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux254~29_combout\,
	datac => \HD[1][12][1]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux254~30_combout\);

-- Location: FF_X80_Y36_N19
\HD[1][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][1]~q\);

-- Location: LCCOMB_X80_Y36_N18
\Mux254~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~31_combout\ = (\Mux254~30_combout\ & (((\HD[1][13][1]~q\) # (!\Mux240~2_combout\)))) # (!\Mux254~30_combout\ & (\Mux254~27_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~27_combout\,
	datab => \Mux254~30_combout\,
	datac => \HD[1][13][1]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux254~31_combout\);

-- Location: LCCOMB_X74_Y31_N6
\HD~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~5_combout\ = (\Decoder1~10_combout\ & (\data_write[1]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \data_write[1]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~5_combout\);

-- Location: FF_X74_Y31_N7
\HD[0][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][1]~q\);

-- Location: LCCOMB_X74_Y31_N16
\HD~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~6_combout\ = (\Decoder1~11_combout\ & (\data_write[1]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~11_combout\,
	datac => \data_write[1]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~6_combout\);

-- Location: FF_X74_Y31_N17
\HD[0][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][1]~q\);

-- Location: LCCOMB_X74_Y31_N26
\Mux254~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~34_combout\ = (\sector[0]~input_o\ & ((\HD[0][1][1]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((!\sector[1]~input_o\ & \HD[0][0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][1]~q\,
	datab => \sector[0]~input_o\,
	datac => \sector[1]~input_o\,
	datad => \HD[0][0][1]~q\,
	combout => \Mux254~34_combout\);

-- Location: FF_X74_Y31_N29
\HD[0][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][1]~q\);

-- Location: LCCOMB_X74_Y31_N12
\HD~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~4_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~9_combout\,
	datac => \data_write[1]~input_o\,
	combout => \HD~4_combout\);

-- Location: FF_X74_Y31_N13
\HD[0][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][1]~q\);

-- Location: LCCOMB_X74_Y31_N28
\Mux254~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~35_combout\ = (\Mux254~34_combout\ & (((\HD[0][3][1]~q\)) # (!\sector[1]~input_o\))) # (!\Mux254~34_combout\ & (\sector[1]~input_o\ & ((\HD[0][2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~34_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][1]~q\,
	datad => \HD[0][2][1]~q\,
	combout => \Mux254~35_combout\);

-- Location: FF_X75_Y33_N13
\HD[0][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][1]~q\);

-- Location: FF_X75_Y33_N27
\HD[0][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][1]~q\);

-- Location: LCCOMB_X75_Y33_N12
\Mux254~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][1]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][1]~q\,
	datad => \HD[0][10][1]~q\,
	combout => \Mux254~32_combout\);

-- Location: FF_X76_Y33_N17
\HD[0][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][1]~q\);

-- Location: LCCOMB_X68_Y33_N24
\HD[0][9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[0][9][1]~feeder_combout\);

-- Location: FF_X68_Y33_N25
\HD[0][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][1]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][1]~q\);

-- Location: LCCOMB_X76_Y33_N16
\Mux254~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~33_combout\ = (\Mux254~32_combout\ & (((\HD[0][11][1]~q\)) # (!\sector[0]~input_o\))) # (!\Mux254~32_combout\ & (\sector[0]~input_o\ & ((\HD[0][9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~32_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][1]~q\,
	datad => \HD[0][9][1]~q\,
	combout => \Mux254~33_combout\);

-- Location: LCCOMB_X76_Y33_N10
\Mux254~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux254~33_combout\))) # (!\Mux240~2_combout\ & (\Mux254~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux254~35_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux254~33_combout\,
	combout => \Mux254~36_combout\);

-- Location: FF_X73_Y33_N3
\HD[0][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][1]~q\);

-- Location: FF_X73_Y33_N25
\HD[0][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][1]~q\);

-- Location: LCCOMB_X73_Y33_N2
\Mux254~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~37_combout\ = (\Mux254~36_combout\ & (((\HD[0][13][1]~q\)) # (!\Mux240~1_combout\))) # (!\Mux254~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][1]~q\,
	datad => \HD[0][12][1]~q\,
	combout => \Mux254~37_combout\);

-- Location: LCCOMB_X73_Y35_N10
\Mux254~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux254~31_combout\)) # (!\track[0]~input_o\ & ((\Mux254~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~31_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux254~37_combout\,
	combout => \Mux254~38_combout\);

-- Location: LCCOMB_X73_Y35_N20
\Mux254~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~41_combout\ = (\Mux240~0_combout\ & ((\Mux254~38_combout\ & (\Mux254~40_combout\)) # (!\Mux254~38_combout\ & ((\Mux254~25_combout\))))) # (!\Mux240~0_combout\ & (((\Mux254~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~40_combout\,
	datab => \Mux254~25_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux254~38_combout\,
	combout => \Mux254~41_combout\);

-- Location: FF_X70_Y41_N9
\HD[5][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][1]~q\);

-- Location: FF_X73_Y42_N31
\HD[5][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][1]~q\);

-- Location: LCCOMB_X73_Y42_N30
\Mux254~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~21_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][6][1]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][6][1]~q\,
	datac => \HD[5][4][1]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux254~21_combout\);

-- Location: FF_X72_Y41_N29
\HD[5][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][1]~q\);

-- Location: FF_X73_Y42_N29
\HD[5][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][1]~q\);

-- Location: LCCOMB_X72_Y41_N28
\Mux254~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~22_combout\ = (\Mux254~21_combout\ & (((\HD[5][7][1]~q\)) # (!\sector[0]~input_o\))) # (!\Mux254~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][1]~q\,
	datad => \HD[5][5][1]~q\,
	combout => \Mux254~22_combout\);

-- Location: FF_X61_Y42_N3
\HD[5][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][1]~q\);

-- Location: FF_X61_Y42_N1
\HD[5][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][1]~q\);

-- Location: LCCOMB_X61_Y42_N2
\Mux254~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~8_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][1]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][1]~q\,
	datad => \HD[5][9][1]~q\,
	combout => \Mux254~8_combout\);

-- Location: FF_X63_Y42_N19
\HD[5][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][1]~q\);

-- Location: FF_X63_Y42_N25
\HD[5][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][1]~q\);

-- Location: LCCOMB_X63_Y42_N18
\Mux254~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~9_combout\ = (\Mux254~8_combout\ & (((\HD[5][11][1]~q\)) # (!\sector[1]~input_o\))) # (!\Mux254~8_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~8_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][1]~q\,
	datad => \HD[5][10][1]~q\,
	combout => \Mux254~9_combout\);

-- Location: FF_X63_Y44_N27
\HD[5][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][1]~q\);

-- Location: LCCOMB_X65_Y44_N4
\HD[5][2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[5][2][1]~feeder_combout\);

-- Location: FF_X65_Y44_N5
\HD[5][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][2][1]~feeder_combout\,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][1]~q\);

-- Location: LCCOMB_X63_Y44_N26
\Mux254~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][1]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][1]~q\,
	datad => \HD[5][2][1]~q\,
	combout => \Mux254~10_combout\);

-- Location: FF_X63_Y44_N1
\HD[5][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][1]~q\);

-- Location: FF_X65_Y44_N7
\HD[5][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][1]~q\);

-- Location: LCCOMB_X65_Y44_N6
\Mux254~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~11_combout\ = (\Mux254~10_combout\ & (((\HD[5][3][1]~q\) # (!\sector[0]~input_o\)))) # (!\Mux254~10_combout\ & (\HD[5][1][1]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~10_combout\,
	datab => \HD[5][1][1]~q\,
	datac => \HD[5][3][1]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux254~11_combout\);

-- Location: FF_X68_Y40_N29
\HD[5][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][1]~q\);

-- Location: LCCOMB_X68_Y40_N28
\Mux254~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~12_combout\ = (\Mux240~1_combout\ & (((\HD[5][12][1]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux254~11_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~11_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][1]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux254~12_combout\);

-- Location: FF_X68_Y40_N23
\HD[5][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][1]~q\);

-- Location: LCCOMB_X68_Y40_N22
\Mux254~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~13_combout\ = (\Mux254~12_combout\ & (((\HD[5][13][1]~q\) # (!\Mux240~2_combout\)))) # (!\Mux254~12_combout\ & (\Mux254~9_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~9_combout\,
	datab => \Mux254~12_combout\,
	datac => \HD[5][13][1]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux254~13_combout\);

-- Location: FF_X74_Y42_N15
\HD[4][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][1]~q\);

-- Location: FF_X74_Y42_N13
\HD[4][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][1]~q\);

-- Location: LCCOMB_X74_Y42_N14
\Mux254~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][1]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][1]~q\,
	datad => \HD[4][10][1]~q\,
	combout => \Mux254~14_combout\);

-- Location: FF_X75_Y42_N15
\HD[4][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][1]~q\);

-- Location: FF_X75_Y42_N13
\HD[4][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][1]~q\);

-- Location: LCCOMB_X75_Y42_N14
\Mux254~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~15_combout\ = (\Mux254~14_combout\ & (((\HD[4][11][1]~q\)) # (!\sector[0]~input_o\))) # (!\Mux254~14_combout\ & (\sector[0]~input_o\ & ((\HD[4][9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~14_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][1]~q\,
	datad => \HD[4][9][1]~q\,
	combout => \Mux254~15_combout\);

-- Location: LCCOMB_X73_Y39_N10
\HD[4][2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[4][2][1]~feeder_combout\);

-- Location: FF_X73_Y39_N11
\HD[4][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][2][1]~feeder_combout\,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][1]~q\);

-- Location: FF_X74_Y39_N29
\HD[4][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][1]~q\);

-- Location: FF_X74_Y39_N23
\HD[4][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][1]~q\);

-- Location: LCCOMB_X74_Y39_N22
\Mux254~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~16_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][1][1]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][1][1]~q\,
	datac => \HD[4][0][1]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux254~16_combout\);

-- Location: FF_X70_Y39_N7
\HD[4][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][1]~q\);

-- Location: LCCOMB_X70_Y39_N6
\Mux254~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~17_combout\ = (\Mux254~16_combout\ & (((\HD[4][3][1]~q\) # (!\sector[1]~input_o\)))) # (!\Mux254~16_combout\ & (\HD[4][2][1]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][2][1]~q\,
	datab => \Mux254~16_combout\,
	datac => \HD[4][3][1]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux254~17_combout\);

-- Location: LCCOMB_X70_Y39_N24
\Mux254~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~18_combout\ = (\Mux240~2_combout\ & ((\Mux254~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux254~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux254~15_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux254~17_combout\,
	combout => \Mux254~18_combout\);

-- Location: FF_X70_Y39_N5
\HD[4][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][1]~q\);

-- Location: FF_X72_Y39_N3
\HD[4][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][1]~q\);

-- Location: LCCOMB_X72_Y39_N2
\Mux254~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~19_combout\ = (\Mux254~18_combout\ & (((\HD[4][13][1]~q\) # (!\Mux240~1_combout\)))) # (!\Mux254~18_combout\ & (\HD[4][12][1]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~18_combout\,
	datab => \HD[4][12][1]~q\,
	datac => \HD[4][13][1]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux254~19_combout\);

-- Location: LCCOMB_X68_Y40_N0
\Mux254~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~20_combout\ = (\track[0]~input_o\ & ((\Mux254~13_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((\Mux254~19_combout\ & !\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~13_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux254~19_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux254~20_combout\);

-- Location: FF_X77_Y39_N5
\HD[4][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][1]~q\);

-- Location: FF_X77_Y39_N3
\HD[4][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][1]~q\);

-- Location: LCCOMB_X77_Y39_N4
\Mux254~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][1]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][1]~q\,
	datad => \HD[4][5][1]~q\,
	combout => \Mux254~6_combout\);

-- Location: FF_X75_Y38_N27
\HD[4][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][1]~q\);

-- Location: LCCOMB_X75_Y38_N24
\HD[4][6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[4][6][1]~feeder_combout\);

-- Location: FF_X75_Y38_N25
\HD[4][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][6][1]~feeder_combout\,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][1]~q\);

-- Location: LCCOMB_X75_Y38_N26
\Mux254~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~7_combout\ = (\Mux254~6_combout\ & (((\HD[4][7][1]~q\)) # (!\sector[1]~input_o\))) # (!\Mux254~6_combout\ & (\sector[1]~input_o\ & ((\HD[4][6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][1]~q\,
	datad => \HD[4][6][1]~q\,
	combout => \Mux254~7_combout\);

-- Location: LCCOMB_X69_Y40_N8
\Mux254~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~23_combout\ = (\Mux240~0_combout\ & ((\Mux254~20_combout\ & (\Mux254~22_combout\)) # (!\Mux254~20_combout\ & ((\Mux254~7_combout\))))) # (!\Mux240~0_combout\ & (((\Mux254~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux254~22_combout\,
	datac => \Mux254~20_combout\,
	datad => \Mux254~7_combout\,
	combout => \Mux254~23_combout\);

-- Location: LCCOMB_X70_Y40_N6
\Mux254~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\) # (\Mux254~23_combout\)))) # (!\Mux240~3_combout\ & (\Mux254~41_combout\ & (!\Mux240~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux254~41_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux254~23_combout\,
	combout => \Mux254~42_combout\);

-- Location: FF_X63_Y38_N13
\HD[6][6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][1]~q\);

-- Location: FF_X63_Y38_N7
\HD[6][7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][1]~q\);

-- Location: FF_X63_Y41_N7
\HD[6][4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][1]~q\);

-- Location: FF_X63_Y41_N29
\HD[6][5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][1]~q\);

-- Location: LCCOMB_X63_Y41_N6
\Mux254~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][1]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][1]~q\,
	datad => \HD[6][5][1]~q\,
	combout => \Mux254~43_combout\);

-- Location: LCCOMB_X63_Y38_N6
\Mux254~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~44_combout\ = (\sector[1]~input_o\ & ((\Mux254~43_combout\ & ((\HD[6][7][1]~q\))) # (!\Mux254~43_combout\ & (\HD[6][6][1]~q\)))) # (!\sector[1]~input_o\ & (((\Mux254~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][6][1]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][7][1]~q\,
	datad => \Mux254~43_combout\,
	combout => \Mux254~44_combout\);

-- Location: FF_X70_Y40_N25
\HD[6][12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][1]~q\);

-- Location: FF_X70_Y40_N13
\HD[6][13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][1]~q\);

-- Location: FF_X69_Y42_N23
\HD[6][0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][1]~q\);

-- Location: LCCOMB_X68_Y42_N8
\HD[6][1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][1]~feeder_combout\ = \data_write[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[1]~input_o\,
	combout => \HD[6][1][1]~feeder_combout\);

-- Location: FF_X68_Y42_N9
\HD[6][1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][1]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][1]~q\);

-- Location: LCCOMB_X69_Y42_N22
\Mux254~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~2_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][1][1]~q\))) # (!\sector[0]~input_o\ & (\HD[6][0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][1]~q\,
	datad => \HD[6][1][1]~q\,
	combout => \Mux254~2_combout\);

-- Location: FF_X68_Y42_N19
\HD[6][3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][1]~q\);

-- Location: FF_X69_Y42_N5
\HD[6][2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][1]~q\);

-- Location: LCCOMB_X68_Y42_N18
\Mux254~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~3_combout\ = (\sector[1]~input_o\ & ((\Mux254~2_combout\ & (\HD[6][3][1]~q\)) # (!\Mux254~2_combout\ & ((\HD[6][2][1]~q\))))) # (!\sector[1]~input_o\ & (\Mux254~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux254~2_combout\,
	datac => \HD[6][3][1]~q\,
	datad => \HD[6][2][1]~q\,
	combout => \Mux254~3_combout\);

-- Location: FF_X76_Y44_N23
\HD[6][8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][1]~q\);

-- Location: FF_X75_Y44_N25
\HD[6][10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][1]~q\);

-- Location: LCCOMB_X76_Y44_N22
\Mux254~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][1]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][1]~q\,
	datad => \HD[6][10][1]~q\,
	combout => \Mux254~0_combout\);

-- Location: FF_X75_Y44_N3
\HD[6][11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][1]~q\);

-- Location: FF_X76_Y44_N5
\HD[6][9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[1]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][1]~q\);

-- Location: LCCOMB_X75_Y44_N2
\Mux254~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~1_combout\ = (\sector[0]~input_o\ & ((\Mux254~0_combout\ & (\HD[6][11][1]~q\)) # (!\Mux254~0_combout\ & ((\HD[6][9][1]~q\))))) # (!\sector[0]~input_o\ & (\Mux254~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux254~0_combout\,
	datac => \HD[6][11][1]~q\,
	datad => \HD[6][9][1]~q\,
	combout => \Mux254~1_combout\);

-- Location: LCCOMB_X70_Y40_N10
\Mux254~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~4_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux254~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux254~3_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux254~1_combout\,
	combout => \Mux254~4_combout\);

-- Location: LCCOMB_X70_Y40_N12
\Mux254~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~5_combout\ = (\Mux240~1_combout\ & ((\Mux254~4_combout\ & ((\HD[6][13][1]~q\))) # (!\Mux254~4_combout\ & (\HD[6][12][1]~q\)))) # (!\Mux240~1_combout\ & (((\Mux254~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][1]~q\,
	datac => \HD[6][13][1]~q\,
	datad => \Mux254~4_combout\,
	combout => \Mux254~5_combout\);

-- Location: LCCOMB_X70_Y40_N8
\Mux254~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~45_combout\ = (\Mux254~42_combout\ & ((\Mux254~44_combout\) # ((!\Mux240~4_combout\)))) # (!\Mux254~42_combout\ & (((\Mux240~4_combout\ & \Mux254~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux254~42_combout\,
	datab => \Mux254~44_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux254~5_combout\,
	combout => \Mux254~45_combout\);

-- Location: LCCOMB_X63_Y37_N8
\Mux254~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux254~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux254~45_combout\))) # (!\track[2]~input_o\ & (\Mux254~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux254~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \track[2]~input_o\,
	datac => \Mux254~63_combout\,
	datad => \Mux254~45_combout\,
	combout => \Mux254~64_combout\);

-- Location: IOIBUF_X60_Y73_N8
\data_write[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(2),
	o => \data_write[2]~input_o\);

-- Location: FF_X60_Y34_N3
\HD[3][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][2]~q\);

-- Location: LCCOMB_X59_Y34_N28
\HD[3][9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[3][9][2]~feeder_combout\);

-- Location: FF_X59_Y34_N29
\HD[3][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][2]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][2]~q\);

-- Location: LCCOMB_X60_Y34_N2
\Mux253~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][2]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][2]~q\,
	datad => \HD[3][9][2]~q\,
	combout => \Mux253~46_combout\);

-- Location: FF_X61_Y34_N23
\HD[3][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][2]~q\);

-- Location: FF_X61_Y34_N21
\HD[3][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][2]~q\);

-- Location: LCCOMB_X61_Y34_N22
\Mux253~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~47_combout\ = (\Mux253~46_combout\ & (((\HD[3][11][2]~q\)) # (!\sector[1]~input_o\))) # (!\Mux253~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][2]~q\,
	datad => \HD[3][10][2]~q\,
	combout => \Mux253~47_combout\);

-- Location: FF_X62_Y37_N23
\HD[3][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][2]~q\);

-- Location: FF_X62_Y37_N21
\HD[3][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][2]~q\);

-- Location: FF_X62_Y33_N19
\HD[3][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][2]~q\);

-- Location: FF_X61_Y33_N27
\HD[3][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][2]~q\);

-- Location: LCCOMB_X61_Y33_N26
\Mux253~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~48_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[3][2][2]~q\)) # (!\sector[1]~input_o\ & ((\HD[3][0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][2][2]~q\,
	datac => \HD[3][0][2]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux253~48_combout\);

-- Location: FF_X62_Y33_N5
\HD[3][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][2]~q\);

-- Location: FF_X61_Y33_N25
\HD[3][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][2]~q\);

-- Location: LCCOMB_X62_Y33_N4
\Mux253~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~49_combout\ = (\Mux253~48_combout\ & (((\HD[3][3][2]~q\)) # (!\sector[0]~input_o\))) # (!\Mux253~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][3][2]~q\,
	datad => \HD[3][1][2]~q\,
	combout => \Mux253~49_combout\);

-- Location: LCCOMB_X62_Y37_N20
\Mux253~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~50_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[3][12][2]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux253~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[3][12][2]~q\,
	datad => \Mux253~49_combout\,
	combout => \Mux253~50_combout\);

-- Location: LCCOMB_X62_Y37_N22
\Mux253~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~51_combout\ = (\Mux240~2_combout\ & ((\Mux253~50_combout\ & ((\HD[3][13][2]~q\))) # (!\Mux253~50_combout\ & (\Mux253~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux253~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux253~47_combout\,
	datac => \HD[3][13][2]~q\,
	datad => \Mux253~50_combout\,
	combout => \Mux253~51_combout\);

-- Location: FF_X66_Y34_N17
\HD[3][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][2]~q\);

-- Location: FF_X65_Y34_N9
\HD[3][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][2]~q\);

-- Location: LCCOMB_X66_Y34_N16
\Mux253~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][2]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][2]~q\,
	datad => \HD[3][6][2]~q\,
	combout => \Mux253~61_combout\);

-- Location: FF_X63_Y34_N21
\HD[3][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][2]~q\);

-- Location: FF_X66_Y34_N23
\HD[3][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][2]~q\);

-- Location: LCCOMB_X63_Y34_N20
\Mux253~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~62_combout\ = (\Mux253~61_combout\ & (((\HD[3][7][2]~q\)) # (!\sector[0]~input_o\))) # (!\Mux253~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][2]~q\,
	datad => \HD[3][5][2]~q\,
	combout => \Mux253~62_combout\);

-- Location: LCCOMB_X81_Y33_N0
\HD[2][6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[2][6][2]~feeder_combout\);

-- Location: FF_X81_Y33_N1
\HD[2][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][6][2]~feeder_combout\,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][2]~q\);

-- Location: FF_X80_Y33_N15
\HD[2][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][2]~q\);

-- Location: FF_X81_Y33_N11
\HD[2][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][2]~q\);

-- Location: FF_X74_Y35_N19
\HD[2][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][2]~q\);

-- Location: LCCOMB_X81_Y33_N10
\Mux253~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][2]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][2]~q\,
	datad => \HD[2][5][2]~q\,
	combout => \Mux253~52_combout\);

-- Location: LCCOMB_X80_Y33_N14
\Mux253~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~53_combout\ = (\sector[1]~input_o\ & ((\Mux253~52_combout\ & ((\HD[2][7][2]~q\))) # (!\Mux253~52_combout\ & (\HD[2][6][2]~q\)))) # (!\sector[1]~input_o\ & (((\Mux253~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][2]~q\,
	datac => \HD[2][7][2]~q\,
	datad => \Mux253~52_combout\,
	combout => \Mux253~53_combout\);

-- Location: FF_X63_Y40_N5
\HD[2][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][2]~q\);

-- Location: FF_X63_Y40_N31
\HD[2][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][2]~q\);

-- Location: FF_X58_Y40_N5
\HD[2][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][2]~q\);

-- Location: FF_X58_Y37_N5
\HD[2][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][2]~q\);

-- Location: LCCOMB_X58_Y40_N4
\Mux253~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~56_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][1][2]~q\))) # (!\sector[0]~input_o\ & (\HD[2][0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][2]~q\,
	datad => \HD[2][1][2]~q\,
	combout => \Mux253~56_combout\);

-- Location: FF_X58_Y41_N15
\HD[2][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][2]~q\);

-- Location: FF_X58_Y41_N13
\HD[2][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][2]~q\);

-- Location: LCCOMB_X58_Y41_N14
\Mux253~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~57_combout\ = (\sector[1]~input_o\ & ((\Mux253~56_combout\ & (\HD[2][3][2]~q\)) # (!\Mux253~56_combout\ & ((\HD[2][2][2]~q\))))) # (!\sector[1]~input_o\ & (\Mux253~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux253~56_combout\,
	datac => \HD[2][3][2]~q\,
	datad => \HD[2][2][2]~q\,
	combout => \Mux253~57_combout\);

-- Location: FF_X62_Y39_N25
\HD[2][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][2]~q\);

-- Location: FF_X61_Y39_N19
\HD[2][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][2]~q\);

-- Location: FF_X62_Y39_N3
\HD[2][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][2]~q\);

-- Location: FF_X61_Y39_N9
\HD[2][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][2]~q\);

-- Location: LCCOMB_X62_Y39_N2
\Mux253~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~54_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[2][10][2]~q\))) # (!\sector[1]~input_o\ & (\HD[2][8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][8][2]~q\,
	datad => \HD[2][10][2]~q\,
	combout => \Mux253~54_combout\);

-- Location: LCCOMB_X61_Y39_N18
\Mux253~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~55_combout\ = (\sector[0]~input_o\ & ((\Mux253~54_combout\ & ((\HD[2][11][2]~q\))) # (!\Mux253~54_combout\ & (\HD[2][9][2]~q\)))) # (!\sector[0]~input_o\ & (((\Mux253~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][2]~q\,
	datac => \HD[2][11][2]~q\,
	datad => \Mux253~54_combout\,
	combout => \Mux253~55_combout\);

-- Location: LCCOMB_X62_Y37_N8
\Mux253~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux253~55_combout\)))) # (!\Mux240~2_combout\ & (\Mux253~57_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~57_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux253~55_combout\,
	combout => \Mux253~58_combout\);

-- Location: LCCOMB_X63_Y40_N30
\Mux253~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~59_combout\ = (\Mux240~1_combout\ & ((\Mux253~58_combout\ & ((\HD[2][13][2]~q\))) # (!\Mux253~58_combout\ & (\HD[2][12][2]~q\)))) # (!\Mux240~1_combout\ & (((\Mux253~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[2][12][2]~q\,
	datac => \HD[2][13][2]~q\,
	datad => \Mux253~58_combout\,
	combout => \Mux253~59_combout\);

-- Location: LCCOMB_X66_Y39_N24
\Mux253~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux253~53_combout\)) # (!\Mux240~0_combout\ & ((\Mux253~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~53_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux253~59_combout\,
	combout => \Mux253~60_combout\);

-- Location: LCCOMB_X66_Y39_N26
\Mux253~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~63_combout\ = (\track[0]~input_o\ & ((\Mux253~60_combout\ & ((\Mux253~62_combout\))) # (!\Mux253~60_combout\ & (\Mux253~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux253~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~51_combout\,
	datab => \Mux253~62_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux253~60_combout\,
	combout => \Mux253~63_combout\);

-- Location: FF_X68_Y33_N27
\HD[0][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][2]~q\);

-- Location: FF_X75_Y33_N1
\HD[0][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][2]~q\);

-- Location: LCCOMB_X75_Y33_N0
\Mux253~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~32_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][9][2]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][9][2]~q\,
	datac => \HD[0][8][2]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux253~32_combout\);

-- Location: FF_X74_Y33_N13
\HD[0][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][2]~q\);

-- Location: FF_X75_Y33_N7
\HD[0][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][2]~q\);

-- Location: LCCOMB_X74_Y33_N12
\Mux253~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~33_combout\ = (\sector[1]~input_o\ & ((\Mux253~32_combout\ & (\HD[0][11][2]~q\)) # (!\Mux253~32_combout\ & ((\HD[0][10][2]~q\))))) # (!\sector[1]~input_o\ & (\Mux253~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux253~32_combout\,
	datac => \HD[0][11][2]~q\,
	datad => \HD[0][10][2]~q\,
	combout => \Mux253~33_combout\);

-- Location: FF_X74_Y33_N7
\HD[0][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][2]~q\);

-- Location: LCCOMB_X74_Y31_N30
\HD~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~7_combout\ = (\Decoder1~10_combout\ & (\data_write[2]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \data_write[2]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~7_combout\);

-- Location: FF_X74_Y31_N31
\HD[0][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][2]~q\);

-- Location: FF_X70_Y33_N11
\HD[0][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][2]~q\);

-- Location: LCCOMB_X73_Y31_N8
\HD~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~8_combout\ = (\data_write[2]~input_o\ & (\HD~0_combout\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[2]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~9_combout\,
	combout => \HD~8_combout\);

-- Location: FF_X73_Y31_N9
\HD[0][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][2]~q\);

-- Location: LCCOMB_X69_Y33_N8
\HD~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~9_combout\ = (\data_write[2]~input_o\ & (\HD~0_combout\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[2]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD~9_combout\);

-- Location: FF_X69_Y33_N9
\HD[0][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][2]~q\);

-- Location: LCCOMB_X70_Y33_N16
\Mux253~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~34_combout\ = (\sector[1]~input_o\ & ((\HD[0][2][2]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((!\sector[0]~input_o\ & \HD[0][0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][2]~q\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][0][2]~q\,
	combout => \Mux253~34_combout\);

-- Location: LCCOMB_X70_Y33_N10
\Mux253~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~35_combout\ = (\sector[0]~input_o\ & ((\Mux253~34_combout\ & ((\HD[0][3][2]~q\))) # (!\Mux253~34_combout\ & (\HD[0][1][2]~q\)))) # (!\sector[0]~input_o\ & (((\Mux253~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][1][2]~q\,
	datac => \HD[0][3][2]~q\,
	datad => \Mux253~34_combout\,
	combout => \Mux253~35_combout\);

-- Location: FF_X70_Y33_N23
\HD[0][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][2]~q\);

-- Location: LCCOMB_X70_Y33_N22
\Mux253~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~36_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[0][12][2]~q\))) # (!\Mux240~1_combout\ & (\Mux253~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~35_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][2]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux253~36_combout\);

-- Location: LCCOMB_X74_Y33_N6
\Mux253~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~37_combout\ = (\Mux240~2_combout\ & ((\Mux253~36_combout\ & ((\HD[0][13][2]~q\))) # (!\Mux253~36_combout\ & (\Mux253~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux253~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~33_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][13][2]~q\,
	datad => \Mux253~36_combout\,
	combout => \Mux253~37_combout\);

-- Location: FF_X75_Y36_N11
\HD[0][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][2]~q\);

-- Location: FF_X75_Y36_N17
\HD[0][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][2]~q\);

-- Location: LCCOMB_X75_Y36_N10
\Mux253~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][2]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][2]~q\,
	datad => \HD[0][6][2]~q\,
	combout => \Mux253~30_combout\);

-- Location: FF_X75_Y35_N19
\HD[0][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][2]~q\);

-- Location: FF_X75_Y35_N25
\HD[0][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][2]~q\);

-- Location: LCCOMB_X75_Y35_N18
\Mux253~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~31_combout\ = (\Mux253~30_combout\ & (((\HD[0][7][2]~q\)) # (!\sector[0]~input_o\))) # (!\Mux253~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][2]~q\,
	datad => \HD[0][5][2]~q\,
	combout => \Mux253~31_combout\);

-- Location: LCCOMB_X74_Y33_N16
\Mux253~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\) # (\Mux253~31_combout\)))) # (!\Mux240~0_combout\ & (\Mux253~37_combout\ & (!\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~37_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux253~31_combout\,
	combout => \Mux253~38_combout\);

-- Location: FF_X72_Y34_N27
\HD[1][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][2]~q\);

-- Location: FF_X73_Y34_N19
\HD[1][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][2]~q\);

-- Location: LCCOMB_X72_Y34_N26
\Mux253~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][2]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][2]~q\,
	datad => \HD[1][10][2]~q\,
	combout => \Mux253~24_combout\);

-- Location: FF_X73_Y34_N13
\HD[1][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][2]~q\);

-- Location: FF_X72_Y34_N25
\HD[1][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][2]~q\);

-- Location: LCCOMB_X73_Y34_N12
\Mux253~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~25_combout\ = (\Mux253~24_combout\ & (((\HD[1][11][2]~q\)) # (!\sector[0]~input_o\))) # (!\Mux253~24_combout\ & (\sector[0]~input_o\ & ((\HD[1][9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~24_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][11][2]~q\,
	datad => \HD[1][9][2]~q\,
	combout => \Mux253~25_combout\);

-- Location: LCCOMB_X76_Y34_N0
\HD[1][2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[1][2][2]~feeder_combout\);

-- Location: FF_X76_Y34_N1
\HD[1][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][2]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][2]~q\);

-- Location: FF_X76_Y34_N11
\HD[1][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][2]~q\);

-- Location: FF_X75_Y34_N11
\HD[1][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][2]~q\);

-- Location: FF_X75_Y34_N25
\HD[1][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][2]~q\);

-- Location: LCCOMB_X75_Y34_N10
\Mux253~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][2]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][2]~q\,
	datad => \HD[1][1][2]~q\,
	combout => \Mux253~26_combout\);

-- Location: LCCOMB_X76_Y34_N10
\Mux253~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~27_combout\ = (\sector[1]~input_o\ & ((\Mux253~26_combout\ & ((\HD[1][3][2]~q\))) # (!\Mux253~26_combout\ & (\HD[1][2][2]~q\)))) # (!\sector[1]~input_o\ & (((\Mux253~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][2][2]~q\,
	datac => \HD[1][3][2]~q\,
	datad => \Mux253~26_combout\,
	combout => \Mux253~27_combout\);

-- Location: LCCOMB_X73_Y34_N14
\Mux253~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~28_combout\ = (\Mux240~2_combout\ & ((\Mux253~25_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((\Mux253~27_combout\ & !\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~25_combout\,
	datab => \Mux253~27_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux253~28_combout\);

-- Location: FF_X73_Y37_N15
\HD[1][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][2]~q\);

-- Location: FF_X73_Y37_N13
\HD[1][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][2]~q\);

-- Location: LCCOMB_X73_Y37_N14
\Mux253~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~29_combout\ = (\Mux253~28_combout\ & (((\HD[1][13][2]~q\)) # (!\Mux240~1_combout\))) # (!\Mux253~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][2]~q\,
	datad => \HD[1][12][2]~q\,
	combout => \Mux253~29_combout\);

-- Location: FF_X75_Y40_N21
\HD[1][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][2]~q\);

-- Location: FF_X76_Y40_N29
\HD[1][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][2]~q\);

-- Location: LCCOMB_X75_Y40_N20
\Mux253~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][2]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][2]~q\,
	datad => \HD[1][5][2]~q\,
	combout => \Mux253~39_combout\);

-- Location: FF_X76_Y36_N13
\HD[1][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][2]~q\);

-- Location: LCCOMB_X76_Y36_N10
\HD[1][6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][6][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[1][6][2]~feeder_combout\);

-- Location: FF_X76_Y36_N11
\HD[1][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][6][2]~feeder_combout\,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][2]~q\);

-- Location: LCCOMB_X76_Y36_N12
\Mux253~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~40_combout\ = (\sector[1]~input_o\ & ((\Mux253~39_combout\ & (\HD[1][7][2]~q\)) # (!\Mux253~39_combout\ & ((\HD[1][6][2]~q\))))) # (!\sector[1]~input_o\ & (\Mux253~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux253~39_combout\,
	datac => \HD[1][7][2]~q\,
	datad => \HD[1][6][2]~q\,
	combout => \Mux253~40_combout\);

-- Location: LCCOMB_X74_Y33_N10
\Mux253~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~41_combout\ = (\track[0]~input_o\ & ((\Mux253~38_combout\ & ((\Mux253~40_combout\))) # (!\Mux253~38_combout\ & (\Mux253~29_combout\)))) # (!\track[0]~input_o\ & (\Mux253~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux253~38_combout\,
	datac => \Mux253~29_combout\,
	datad => \Mux253~40_combout\,
	combout => \Mux253~41_combout\);

-- Location: FF_X76_Y44_N19
\HD[6][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][2]~q\);

-- Location: FF_X76_Y44_N1
\HD[6][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][2]~q\);

-- Location: LCCOMB_X76_Y44_N18
\Mux253~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][2]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][2]~q\,
	datad => \HD[6][9][2]~q\,
	combout => \Mux253~18_combout\);

-- Location: FF_X75_Y44_N7
\HD[6][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][2]~q\);

-- Location: FF_X75_Y44_N13
\HD[6][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][2]~q\);

-- Location: LCCOMB_X75_Y44_N6
\Mux253~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~19_combout\ = (\sector[1]~input_o\ & ((\Mux253~18_combout\ & (\HD[6][11][2]~q\)) # (!\Mux253~18_combout\ & ((\HD[6][10][2]~q\))))) # (!\sector[1]~input_o\ & (\Mux253~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux253~18_combout\,
	datac => \HD[6][11][2]~q\,
	datad => \HD[6][10][2]~q\,
	combout => \Mux253~19_combout\);

-- Location: FF_X68_Y39_N27
\HD[6][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][2]~q\);

-- Location: FF_X69_Y39_N5
\HD[6][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][2]~q\);

-- Location: FF_X69_Y42_N9
\HD[6][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][2]~q\);

-- Location: FF_X69_Y42_N3
\HD[6][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][2]~q\);

-- Location: LCCOMB_X69_Y42_N2
\Mux253~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~20_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[6][2][2]~q\)) # (!\sector[1]~input_o\ & ((\HD[6][0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][2][2]~q\,
	datac => \HD[6][0][2]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux253~20_combout\);

-- Location: FF_X69_Y39_N7
\HD[6][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][2]~q\);

-- Location: LCCOMB_X68_Y42_N28
\HD[6][1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[6][1][2]~feeder_combout\);

-- Location: FF_X68_Y42_N29
\HD[6][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][2]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][2]~q\);

-- Location: LCCOMB_X69_Y39_N6
\Mux253~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~21_combout\ = (\Mux253~20_combout\ & (((\HD[6][3][2]~q\)) # (!\sector[0]~input_o\))) # (!\Mux253~20_combout\ & (\sector[0]~input_o\ & ((\HD[6][1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~20_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][3][2]~q\,
	datad => \HD[6][1][2]~q\,
	combout => \Mux253~21_combout\);

-- Location: LCCOMB_X69_Y39_N4
\Mux253~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][2]~q\)) # (!\Mux240~1_combout\ & ((\Mux253~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][2]~q\,
	datad => \Mux253~21_combout\,
	combout => \Mux253~22_combout\);

-- Location: LCCOMB_X68_Y39_N26
\Mux253~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~23_combout\ = (\Mux240~2_combout\ & ((\Mux253~22_combout\ & ((\HD[6][13][2]~q\))) # (!\Mux253~22_combout\ & (\Mux253~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux253~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~19_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[6][13][2]~q\,
	datad => \Mux253~22_combout\,
	combout => \Mux253~23_combout\);

-- Location: LCCOMB_X66_Y39_N12
\Mux253~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & ((\Mux253~23_combout\))) # (!\Mux240~4_combout\ & (\Mux253~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~41_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux253~23_combout\,
	combout => \Mux253~42_combout\);

-- Location: FF_X63_Y41_N25
\HD[6][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][2]~q\);

-- Location: FF_X66_Y41_N27
\HD[6][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][2]~q\);

-- Location: LCCOMB_X63_Y41_N24
\Mux253~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][2]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][2]~q\,
	datad => \HD[6][6][2]~q\,
	combout => \Mux253~43_combout\);

-- Location: FF_X65_Y41_N1
\HD[6][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][2]~q\);

-- Location: FF_X65_Y41_N27
\HD[6][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][2]~q\);

-- Location: LCCOMB_X65_Y41_N26
\Mux253~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~44_combout\ = (\Mux253~43_combout\ & (((\HD[6][7][2]~q\) # (!\sector[0]~input_o\)))) # (!\Mux253~43_combout\ & (\HD[6][5][2]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~43_combout\,
	datab => \HD[6][5][2]~q\,
	datac => \HD[6][7][2]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux253~44_combout\);

-- Location: FF_X77_Y39_N23
\HD[4][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][2]~q\);

-- Location: FF_X77_Y38_N27
\HD[4][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][2]~q\);

-- Location: FF_X82_Y38_N7
\HD[4][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][2]~q\);

-- Location: FF_X82_Y38_N21
\HD[4][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][2]~q\);

-- Location: LCCOMB_X82_Y38_N6
\Mux253~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][2]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][2]~q\,
	datad => \HD[4][6][2]~q\,
	combout => \Mux253~0_combout\);

-- Location: LCCOMB_X77_Y38_N26
\Mux253~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~1_combout\ = (\sector[0]~input_o\ & ((\Mux253~0_combout\ & ((\HD[4][7][2]~q\))) # (!\Mux253~0_combout\ & (\HD[4][5][2]~q\)))) # (!\sector[0]~input_o\ & (((\Mux253~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][5][2]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][2]~q\,
	datad => \Mux253~0_combout\,
	combout => \Mux253~1_combout\);

-- Location: LCCOMB_X73_Y42_N0
\HD[5][5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[5][5][2]~feeder_combout\);

-- Location: FF_X73_Y42_N1
\HD[5][5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][5][2]~feeder_combout\,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][2]~q\);

-- Location: FF_X73_Y42_N11
\HD[5][4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][2]~q\);

-- Location: LCCOMB_X73_Y42_N10
\Mux253~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][2]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][2]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][2]~q\,
	datac => \HD[5][4][2]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux253~15_combout\);

-- Location: FF_X72_Y41_N15
\HD[5][6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][2]~q\);

-- Location: FF_X72_Y41_N1
\HD[5][7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][2]~q\);

-- Location: LCCOMB_X72_Y41_N0
\Mux253~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~16_combout\ = (\Mux253~15_combout\ & (((\HD[5][7][2]~q\) # (!\sector[1]~input_o\)))) # (!\Mux253~15_combout\ & (\HD[5][6][2]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~15_combout\,
	datab => \HD[5][6][2]~q\,
	datac => \HD[5][7][2]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux253~16_combout\);

-- Location: FF_X77_Y44_N17
\HD[4][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][2]~q\);

-- Location: LCCOMB_X76_Y41_N8
\HD[4][2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[4][2][2]~feeder_combout\);

-- Location: FF_X76_Y41_N9
\HD[4][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][2][2]~feeder_combout\,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][2]~q\);

-- Location: LCCOMB_X77_Y44_N16
\Mux253~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][2]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][2]~q\,
	datad => \HD[4][2][2]~q\,
	combout => \Mux253~10_combout\);

-- Location: FF_X74_Y39_N1
\HD[4][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][2]~q\);

-- Location: FF_X70_Y39_N23
\HD[4][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][2]~q\);

-- Location: LCCOMB_X70_Y39_N22
\Mux253~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~11_combout\ = (\Mux253~10_combout\ & (((\HD[4][3][2]~q\) # (!\sector[0]~input_o\)))) # (!\Mux253~10_combout\ & (\HD[4][1][2]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~10_combout\,
	datab => \HD[4][1][2]~q\,
	datac => \HD[4][3][2]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux253~11_combout\);

-- Location: FF_X70_Y39_N21
\HD[4][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][2]~q\);

-- Location: LCCOMB_X70_Y39_N20
\Mux253~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~12_combout\ = (\Mux240~1_combout\ & (((\HD[4][12][2]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux253~11_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~11_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[4][12][2]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux253~12_combout\);

-- Location: FF_X72_Y39_N21
\HD[4][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][2]~q\);

-- Location: LCCOMB_X80_Y42_N24
\HD[4][9][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][9][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[4][9][2]~feeder_combout\);

-- Location: FF_X80_Y42_N25
\HD[4][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][9][2]~feeder_combout\,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][2]~q\);

-- Location: FF_X79_Y42_N19
\HD[4][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][2]~q\);

-- Location: LCCOMB_X79_Y42_N18
\Mux253~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~8_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][9][2]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][2]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][2]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux253~8_combout\);

-- Location: FF_X75_Y42_N25
\HD[4][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][2]~q\);

-- Location: FF_X79_Y42_N17
\HD[4][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][2]~q\);

-- Location: LCCOMB_X75_Y42_N24
\Mux253~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~9_combout\ = (\Mux253~8_combout\ & (((\HD[4][11][2]~q\)) # (!\sector[1]~input_o\))) # (!\Mux253~8_combout\ & (\sector[1]~input_o\ & ((\HD[4][10][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~8_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][2]~q\,
	datad => \HD[4][10][2]~q\,
	combout => \Mux253~9_combout\);

-- Location: LCCOMB_X72_Y39_N20
\Mux253~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~13_combout\ = (\Mux253~12_combout\ & (((\HD[4][13][2]~q\)) # (!\Mux240~2_combout\))) # (!\Mux253~12_combout\ & (\Mux240~2_combout\ & ((\Mux253~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][2]~q\,
	datad => \Mux253~9_combout\,
	combout => \Mux253~13_combout\);

-- Location: FF_X65_Y39_N17
\HD[5][12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][2]~q\);

-- Location: FF_X65_Y39_N3
\HD[5][13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][2]~q\);

-- Location: FF_X65_Y44_N9
\HD[5][2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][2]~q\);

-- Location: FF_X65_Y44_N3
\HD[5][3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][2]~q\);

-- Location: FF_X65_Y43_N7
\HD[5][0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][2]~q\);

-- Location: LCCOMB_X65_Y43_N20
\HD[5][1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][2]~feeder_combout\ = \data_write[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[2]~input_o\,
	combout => \HD[5][1][2]~feeder_combout\);

-- Location: FF_X65_Y43_N21
\HD[5][1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][2]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][2]~q\);

-- Location: LCCOMB_X65_Y43_N6
\Mux253~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~4_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][1][2]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][2]~q\,
	datad => \HD[5][1][2]~q\,
	combout => \Mux253~4_combout\);

-- Location: LCCOMB_X65_Y44_N2
\Mux253~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~5_combout\ = (\sector[1]~input_o\ & ((\Mux253~4_combout\ & ((\HD[5][3][2]~q\))) # (!\Mux253~4_combout\ & (\HD[5][2][2]~q\)))) # (!\sector[1]~input_o\ & (((\Mux253~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][2]~q\,
	datac => \HD[5][3][2]~q\,
	datad => \Mux253~4_combout\,
	combout => \Mux253~5_combout\);

-- Location: FF_X60_Y38_N9
\HD[5][8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][2]~q\);

-- Location: FF_X62_Y38_N25
\HD[5][10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][2]~q\);

-- Location: LCCOMB_X60_Y38_N8
\Mux253~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][2]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][2]~q\,
	datad => \HD[5][10][2]~q\,
	combout => \Mux253~2_combout\);

-- Location: FF_X65_Y38_N19
\HD[5][11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][2]~q\);

-- Location: FF_X65_Y38_N25
\HD[5][9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[2]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][2]~q\);

-- Location: LCCOMB_X65_Y38_N18
\Mux253~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~3_combout\ = (\sector[0]~input_o\ & ((\Mux253~2_combout\ & (\HD[5][11][2]~q\)) # (!\Mux253~2_combout\ & ((\HD[5][9][2]~q\))))) # (!\sector[0]~input_o\ & (\Mux253~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux253~2_combout\,
	datac => \HD[5][11][2]~q\,
	datad => \HD[5][9][2]~q\,
	combout => \Mux253~3_combout\);

-- Location: LCCOMB_X66_Y41_N16
\Mux253~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~6_combout\ = (\Mux240~2_combout\ & (((\Mux253~3_combout\) # (\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux253~5_combout\ & ((!\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~5_combout\,
	datab => \Mux253~3_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux253~6_combout\);

-- Location: LCCOMB_X65_Y39_N2
\Mux253~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~7_combout\ = (\Mux240~1_combout\ & ((\Mux253~6_combout\ & ((\HD[5][13][2]~q\))) # (!\Mux253~6_combout\ & (\HD[5][12][2]~q\)))) # (!\Mux240~1_combout\ & (((\Mux253~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[5][12][2]~q\,
	datac => \HD[5][13][2]~q\,
	datad => \Mux253~6_combout\,
	combout => \Mux253~7_combout\);

-- Location: LCCOMB_X66_Y39_N16
\Mux253~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~14_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux253~7_combout\)))) # (!\track[0]~input_o\ & (\Mux253~13_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~13_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux253~7_combout\,
	combout => \Mux253~14_combout\);

-- Location: LCCOMB_X66_Y39_N10
\Mux253~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~17_combout\ = (\Mux240~0_combout\ & ((\Mux253~14_combout\ & ((\Mux253~16_combout\))) # (!\Mux253~14_combout\ & (\Mux253~1_combout\)))) # (!\Mux240~0_combout\ & (((\Mux253~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux253~1_combout\,
	datac => \Mux253~16_combout\,
	datad => \Mux253~14_combout\,
	combout => \Mux253~17_combout\);

-- Location: LCCOMB_X66_Y39_N6
\Mux253~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~45_combout\ = (\Mux253~42_combout\ & ((\Mux253~44_combout\) # ((!\Mux240~3_combout\)))) # (!\Mux253~42_combout\ & (((\Mux240~3_combout\ & \Mux253~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~42_combout\,
	datab => \Mux253~44_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux253~17_combout\,
	combout => \Mux253~45_combout\);

-- Location: LCCOMB_X66_Y39_N20
\Mux253~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux253~64_combout\ = (\track[2]~input_o\ & (((\Mux253~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux253~63_combout\)) # (!\track[1]~input_o\ & ((\Mux253~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux253~63_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux253~45_combout\,
	combout => \Mux253~64_combout\);

-- Location: IOIBUF_X79_Y0_N8
\data_write[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(3),
	o => \data_write[3]~input_o\);

-- Location: FF_X63_Y41_N5
\HD[6][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][3]~q\);

-- Location: LCCOMB_X63_Y41_N2
\HD[6][5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[6][5][3]~feeder_combout\);

-- Location: FF_X63_Y41_N3
\HD[6][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][3]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][3]~q\);

-- Location: LCCOMB_X63_Y41_N4
\Mux252~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][3]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][3]~q\,
	datad => \HD[6][5][3]~q\,
	combout => \Mux252~43_combout\);

-- Location: FF_X63_Y38_N11
\HD[6][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][3]~q\);

-- Location: FF_X63_Y38_N17
\HD[6][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][3]~q\);

-- Location: LCCOMB_X63_Y38_N10
\Mux252~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~44_combout\ = (\Mux252~43_combout\ & (((\HD[6][7][3]~q\)) # (!\sector[1]~input_o\))) # (!\Mux252~43_combout\ & (\sector[1]~input_o\ & ((\HD[6][6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~43_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][7][3]~q\,
	datad => \HD[6][6][3]~q\,
	combout => \Mux252~44_combout\);

-- Location: FF_X69_Y42_N15
\HD[6][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][3]~q\);

-- Location: LCCOMB_X68_Y42_N14
\HD[6][1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[6][1][3]~feeder_combout\);

-- Location: FF_X68_Y42_N15
\HD[6][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][3]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][3]~q\);

-- Location: LCCOMB_X69_Y42_N14
\Mux252~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~2_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][1][3]~q\))) # (!\sector[0]~input_o\ & (\HD[6][0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][3]~q\,
	datad => \HD[6][1][3]~q\,
	combout => \Mux252~2_combout\);

-- Location: FF_X69_Y43_N9
\HD[6][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][3]~q\);

-- Location: FF_X69_Y42_N21
\HD[6][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][3]~q\);

-- Location: LCCOMB_X69_Y43_N8
\Mux252~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~3_combout\ = (\Mux252~2_combout\ & (((\HD[6][3][3]~q\)) # (!\sector[1]~input_o\))) # (!\Mux252~2_combout\ & (\sector[1]~input_o\ & ((\HD[6][2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~2_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][3]~q\,
	datad => \HD[6][2][3]~q\,
	combout => \Mux252~3_combout\);

-- Location: FF_X76_Y44_N13
\HD[6][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][3]~q\);

-- Location: FF_X72_Y44_N1
\HD[6][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][3]~q\);

-- Location: FF_X76_Y44_N31
\HD[6][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][3]~q\);

-- Location: LCCOMB_X73_Y44_N16
\HD[6][10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[6][10][3]~feeder_combout\);

-- Location: FF_X73_Y44_N17
\HD[6][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][10][3]~feeder_combout\,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][3]~q\);

-- Location: LCCOMB_X76_Y44_N30
\Mux252~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][3]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][3]~q\,
	datad => \HD[6][10][3]~q\,
	combout => \Mux252~0_combout\);

-- Location: LCCOMB_X72_Y44_N0
\Mux252~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~1_combout\ = (\sector[0]~input_o\ & ((\Mux252~0_combout\ & ((\HD[6][11][3]~q\))) # (!\Mux252~0_combout\ & (\HD[6][9][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][3]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][3]~q\,
	datad => \Mux252~0_combout\,
	combout => \Mux252~1_combout\);

-- Location: LCCOMB_X72_Y42_N10
\Mux252~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~4_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux252~1_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux252~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux252~3_combout\,
	datad => \Mux252~1_combout\,
	combout => \Mux252~4_combout\);

-- Location: FF_X72_Y42_N5
\HD[6][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][3]~q\);

-- Location: FF_X73_Y43_N9
\HD[6][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][3]~q\);

-- Location: LCCOMB_X72_Y42_N4
\Mux252~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~5_combout\ = (\Mux252~4_combout\ & (((\HD[6][13][3]~q\)) # (!\Mux240~1_combout\))) # (!\Mux252~4_combout\ & (\Mux240~1_combout\ & ((\HD[6][12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~4_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][13][3]~q\,
	datad => \HD[6][12][3]~q\,
	combout => \Mux252~5_combout\);

-- Location: FF_X73_Y33_N13
\HD[0][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][3]~q\);

-- Location: FF_X73_Y33_N31
\HD[0][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][3]~q\);

-- Location: LCCOMB_X74_Y31_N8
\HD~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~10_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~9_combout\,
	datac => \data_write[3]~input_o\,
	combout => \HD~10_combout\);

-- Location: FF_X74_Y31_N9
\HD[0][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][3]~q\);

-- Location: FF_X74_Y31_N25
\HD[0][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][3]~q\);

-- Location: LCCOMB_X74_Y31_N4
\HD~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~12_combout\ = (\Decoder1~11_combout\ & (\data_write[3]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~11_combout\,
	datac => \data_write[3]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~12_combout\);

-- Location: FF_X74_Y31_N5
\HD[0][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][3]~q\);

-- Location: LCCOMB_X74_Y31_N10
\HD~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~11_combout\ = (\Decoder1~10_combout\ & (\data_write[3]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \data_write[3]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~11_combout\);

-- Location: FF_X74_Y31_N11
\HD[0][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][3]~q\);

-- Location: LCCOMB_X74_Y31_N14
\Mux252~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~34_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][3]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][0][3]~q\,
	datad => \HD[0][1][3]~q\,
	combout => \Mux252~34_combout\);

-- Location: LCCOMB_X74_Y31_N24
\Mux252~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~35_combout\ = (\sector[1]~input_o\ & ((\Mux252~34_combout\ & ((\HD[0][3][3]~q\))) # (!\Mux252~34_combout\ & (\HD[0][2][3]~q\)))) # (!\sector[1]~input_o\ & (((\Mux252~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][2][3]~q\,
	datac => \HD[0][3][3]~q\,
	datad => \Mux252~34_combout\,
	combout => \Mux252~35_combout\);

-- Location: LCCOMB_X68_Y33_N12
\HD[0][9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[0][9][3]~feeder_combout\);

-- Location: FF_X68_Y33_N13
\HD[0][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][3]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][3]~q\);

-- Location: FF_X76_Y33_N7
\HD[0][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][3]~q\);

-- Location: FF_X75_Y33_N5
\HD[0][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][3]~q\);

-- Location: FF_X75_Y33_N3
\HD[0][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][3]~q\);

-- Location: LCCOMB_X75_Y33_N4
\Mux252~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][3]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][3]~q\,
	datad => \HD[0][10][3]~q\,
	combout => \Mux252~32_combout\);

-- Location: LCCOMB_X76_Y33_N6
\Mux252~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~33_combout\ = (\sector[0]~input_o\ & ((\Mux252~32_combout\ & ((\HD[0][11][3]~q\))) # (!\Mux252~32_combout\ & (\HD[0][9][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][3]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][3]~q\,
	datad => \Mux252~32_combout\,
	combout => \Mux252~33_combout\);

-- Location: LCCOMB_X76_Y33_N8
\Mux252~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux252~33_combout\))) # (!\Mux240~2_combout\ & (\Mux252~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux252~35_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux252~33_combout\,
	combout => \Mux252~36_combout\);

-- Location: LCCOMB_X73_Y33_N30
\Mux252~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~37_combout\ = (\Mux240~1_combout\ & ((\Mux252~36_combout\ & ((\HD[0][13][3]~q\))) # (!\Mux252~36_combout\ & (\HD[0][12][3]~q\)))) # (!\Mux240~1_combout\ & (((\Mux252~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][12][3]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][3]~q\,
	datad => \Mux252~36_combout\,
	combout => \Mux252~37_combout\);

-- Location: FF_X72_Y34_N31
\HD[1][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][3]~q\);

-- Location: FF_X72_Y34_N21
\HD[1][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][3]~q\);

-- Location: LCCOMB_X72_Y34_N30
\Mux252~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][9][3]~q\))) # (!\sector[0]~input_o\ & (\HD[1][8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][3]~q\,
	datad => \HD[1][9][3]~q\,
	combout => \Mux252~26_combout\);

-- Location: FF_X79_Y34_N27
\HD[1][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][3]~q\);

-- Location: FF_X79_Y34_N25
\HD[1][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][3]~q\);

-- Location: LCCOMB_X79_Y34_N26
\Mux252~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~27_combout\ = (\sector[1]~input_o\ & ((\Mux252~26_combout\ & (\HD[1][11][3]~q\)) # (!\Mux252~26_combout\ & ((\HD[1][10][3]~q\))))) # (!\sector[1]~input_o\ & (\Mux252~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux252~26_combout\,
	datac => \HD[1][11][3]~q\,
	datad => \HD[1][10][3]~q\,
	combout => \Mux252~27_combout\);

-- Location: FF_X80_Y36_N23
\HD[1][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][3]~q\);

-- Location: FF_X79_Y36_N21
\HD[1][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][3]~q\);

-- Location: FF_X81_Y36_N19
\HD[1][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][3]~q\);

-- Location: FF_X79_Y36_N23
\HD[1][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][3]~q\);

-- Location: FF_X76_Y33_N21
\HD[1][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][3]~q\);

-- Location: LCCOMB_X79_Y36_N22
\Mux252~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~28_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][2][3]~q\))) # (!\sector[1]~input_o\ & (\HD[1][0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][0][3]~q\,
	datad => \HD[1][2][3]~q\,
	combout => \Mux252~28_combout\);

-- Location: LCCOMB_X81_Y36_N18
\Mux252~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~29_combout\ = (\sector[0]~input_o\ & ((\Mux252~28_combout\ & ((\HD[1][3][3]~q\))) # (!\Mux252~28_combout\ & (\HD[1][1][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][1][3]~q\,
	datac => \HD[1][3][3]~q\,
	datad => \Mux252~28_combout\,
	combout => \Mux252~29_combout\);

-- Location: FF_X80_Y36_N29
\HD[1][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][3]~q\);

-- Location: LCCOMB_X80_Y36_N28
\Mux252~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~30_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][3]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux252~29_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux252~29_combout\,
	datac => \HD[1][12][3]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux252~30_combout\);

-- Location: LCCOMB_X80_Y36_N22
\Mux252~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~31_combout\ = (\Mux240~2_combout\ & ((\Mux252~30_combout\ & ((\HD[1][13][3]~q\))) # (!\Mux252~30_combout\ & (\Mux252~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux252~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux252~27_combout\,
	datac => \HD[1][13][3]~q\,
	datad => \Mux252~30_combout\,
	combout => \Mux252~31_combout\);

-- Location: LCCOMB_X73_Y36_N10
\Mux252~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux252~31_combout\)))) # (!\track[0]~input_o\ & (\Mux252~37_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~37_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux252~31_combout\,
	combout => \Mux252~38_combout\);

-- Location: FF_X74_Y40_N11
\HD[1][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][3]~q\);

-- Location: FF_X75_Y40_N7
\HD[1][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][3]~q\);

-- Location: FF_X75_Y40_N1
\HD[1][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][3]~q\);

-- Location: LCCOMB_X75_Y40_N0
\Mux252~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~39_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][6][3]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][3]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][4][3]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux252~39_combout\);

-- Location: FF_X74_Y40_N21
\HD[1][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][3]~q\);

-- Location: LCCOMB_X74_Y40_N20
\Mux252~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~40_combout\ = (\Mux252~39_combout\ & (((\HD[1][7][3]~q\) # (!\sector[0]~input_o\)))) # (!\Mux252~39_combout\ & (\HD[1][5][3]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][5][3]~q\,
	datab => \Mux252~39_combout\,
	datac => \HD[1][7][3]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux252~40_combout\);

-- Location: LCCOMB_X73_Y36_N8
\HD[0][6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[0][6][3]~feeder_combout\);

-- Location: FF_X73_Y36_N9
\HD[0][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][3]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][3]~q\);

-- Location: FF_X74_Y36_N5
\HD[0][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][3]~q\);

-- Location: FF_X75_Y36_N5
\HD[0][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][3]~q\);

-- Location: FF_X74_Y36_N3
\HD[0][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][3]~q\);

-- Location: LCCOMB_X75_Y36_N4
\Mux252~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][3]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][3]~q\,
	datad => \HD[0][5][3]~q\,
	combout => \Mux252~24_combout\);

-- Location: LCCOMB_X74_Y36_N4
\Mux252~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~25_combout\ = (\sector[1]~input_o\ & ((\Mux252~24_combout\ & ((\HD[0][7][3]~q\))) # (!\Mux252~24_combout\ & (\HD[0][6][3]~q\)))) # (!\sector[1]~input_o\ & (((\Mux252~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][3]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][3]~q\,
	datad => \Mux252~24_combout\,
	combout => \Mux252~25_combout\);

-- Location: LCCOMB_X73_Y36_N20
\Mux252~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~41_combout\ = (\Mux252~38_combout\ & ((\Mux252~40_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux252~38_combout\ & (((\Mux240~0_combout\ & \Mux252~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~38_combout\,
	datab => \Mux252~40_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux252~25_combout\,
	combout => \Mux252~41_combout\);

-- Location: FF_X61_Y42_N15
\HD[5][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][3]~q\);

-- Location: FF_X61_Y42_N13
\HD[5][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][3]~q\);

-- Location: LCCOMB_X61_Y42_N14
\Mux252~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][3]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][3]~q\,
	datad => \HD[5][9][3]~q\,
	combout => \Mux252~6_combout\);

-- Location: FF_X58_Y42_N29
\HD[5][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][3]~q\);

-- Location: FF_X58_Y42_N11
\HD[5][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][3]~q\);

-- Location: LCCOMB_X58_Y42_N28
\Mux252~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~7_combout\ = (\Mux252~6_combout\ & (((\HD[5][11][3]~q\)) # (!\sector[1]~input_o\))) # (!\Mux252~6_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][3]~q\,
	datad => \HD[5][10][3]~q\,
	combout => \Mux252~7_combout\);

-- Location: FF_X68_Y41_N17
\HD[5][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][3]~q\);

-- Location: FF_X66_Y43_N25
\HD[5][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][3]~q\);

-- Location: FF_X65_Y43_N1
\HD[5][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][3]~q\);

-- Location: FF_X66_Y43_N3
\HD[5][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][3]~q\);

-- Location: FF_X65_Y43_N19
\HD[5][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][3]~q\);

-- Location: FF_X63_Y43_N17
\HD[5][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][3]~q\);

-- Location: LCCOMB_X65_Y43_N18
\Mux252~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~8_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][3]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][3]~q\,
	datad => \HD[5][2][3]~q\,
	combout => \Mux252~8_combout\);

-- Location: LCCOMB_X66_Y43_N2
\Mux252~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~9_combout\ = (\sector[0]~input_o\ & ((\Mux252~8_combout\ & ((\HD[5][3][3]~q\))) # (!\Mux252~8_combout\ & (\HD[5][1][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][3]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][3]~q\,
	datad => \Mux252~8_combout\,
	combout => \Mux252~9_combout\);

-- Location: LCCOMB_X66_Y43_N24
\Mux252~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~10_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[5][12][3]~q\)) # (!\Mux240~1_combout\ & ((\Mux252~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][3]~q\,
	datad => \Mux252~9_combout\,
	combout => \Mux252~10_combout\);

-- Location: LCCOMB_X68_Y41_N16
\Mux252~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~11_combout\ = (\Mux240~2_combout\ & ((\Mux252~10_combout\ & ((\HD[5][13][3]~q\))) # (!\Mux252~10_combout\ & (\Mux252~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux252~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~7_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][3]~q\,
	datad => \Mux252~10_combout\,
	combout => \Mux252~11_combout\);

-- Location: FF_X75_Y38_N13
\HD[4][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][3]~q\);

-- Location: FF_X75_Y38_N23
\HD[4][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][3]~q\);

-- Location: FF_X82_Y38_N25
\HD[4][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][3]~q\);

-- Location: LCCOMB_X82_Y39_N8
\HD[4][5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[4][5][3]~feeder_combout\);

-- Location: FF_X82_Y39_N9
\HD[4][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][5][3]~feeder_combout\,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][3]~q\);

-- Location: LCCOMB_X82_Y38_N24
\Mux252~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][3]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][3]~q\,
	datad => \HD[4][5][3]~q\,
	combout => \Mux252~12_combout\);

-- Location: LCCOMB_X75_Y38_N22
\Mux252~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~13_combout\ = (\sector[1]~input_o\ & ((\Mux252~12_combout\ & ((\HD[4][7][3]~q\))) # (!\Mux252~12_combout\ & (\HD[4][6][3]~q\)))) # (!\sector[1]~input_o\ & (((\Mux252~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][6][3]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][3]~q\,
	datad => \Mux252~12_combout\,
	combout => \Mux252~13_combout\);

-- Location: FF_X67_Y38_N9
\HD[4][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][3]~q\);

-- Location: FF_X67_Y38_N11
\HD[4][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][3]~q\);

-- Location: FF_X75_Y42_N11
\HD[4][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][3]~q\);

-- Location: FF_X75_Y42_N21
\HD[4][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][3]~q\);

-- Location: FF_X79_Y42_N5
\HD[4][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][3]~q\);

-- Location: FF_X79_Y42_N23
\HD[4][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][3]~q\);

-- Location: LCCOMB_X79_Y42_N22
\Mux252~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~14_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[4][10][3]~q\)) # (!\sector[1]~input_o\ & ((\HD[4][8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][10][3]~q\,
	datac => \HD[4][8][3]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux252~14_combout\);

-- Location: LCCOMB_X75_Y42_N20
\Mux252~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~15_combout\ = (\sector[0]~input_o\ & ((\Mux252~14_combout\ & ((\HD[4][11][3]~q\))) # (!\Mux252~14_combout\ & (\HD[4][9][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][3]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][3]~q\,
	datad => \Mux252~14_combout\,
	combout => \Mux252~15_combout\);

-- Location: FF_X73_Y39_N13
\HD[4][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][3]~q\);

-- Location: FF_X73_Y39_N7
\HD[4][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][3]~q\);

-- Location: FF_X74_Y39_N5
\HD[4][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][3]~q\);

-- Location: FF_X74_Y39_N11
\HD[4][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][3]~q\);

-- Location: LCCOMB_X74_Y39_N4
\Mux252~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~16_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][1][3]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][3]~q\,
	datad => \HD[4][1][3]~q\,
	combout => \Mux252~16_combout\);

-- Location: LCCOMB_X73_Y39_N6
\Mux252~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~17_combout\ = (\sector[1]~input_o\ & ((\Mux252~16_combout\ & ((\HD[4][3][3]~q\))) # (!\Mux252~16_combout\ & (\HD[4][2][3]~q\)))) # (!\sector[1]~input_o\ & (((\Mux252~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][2][3]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][3]~q\,
	datad => \Mux252~16_combout\,
	combout => \Mux252~17_combout\);

-- Location: LCCOMB_X69_Y39_N8
\Mux252~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~18_combout\ = (\Mux240~2_combout\ & ((\Mux252~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux252~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux252~15_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux252~17_combout\,
	combout => \Mux252~18_combout\);

-- Location: LCCOMB_X67_Y38_N10
\Mux252~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~19_combout\ = (\Mux240~1_combout\ & ((\Mux252~18_combout\ & ((\HD[4][13][3]~q\))) # (!\Mux252~18_combout\ & (\HD[4][12][3]~q\)))) # (!\Mux240~1_combout\ & (((\Mux252~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[4][12][3]~q\,
	datac => \HD[4][13][3]~q\,
	datad => \Mux252~18_combout\,
	combout => \Mux252~19_combout\);

-- Location: LCCOMB_X67_Y38_N4
\Mux252~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~20_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux252~13_combout\)) # (!\Mux240~0_combout\ & ((\Mux252~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux252~13_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux252~19_combout\,
	combout => \Mux252~20_combout\);

-- Location: FF_X69_Y38_N3
\HD[5][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][3]~q\);

-- Location: FF_X69_Y38_N25
\HD[5][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][3]~q\);

-- Location: LCCOMB_X69_Y38_N2
\Mux252~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][3]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][3]~q\,
	datad => \HD[5][6][3]~q\,
	combout => \Mux252~21_combout\);

-- Location: FF_X70_Y38_N27
\HD[5][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][3]~q\);

-- Location: FF_X70_Y38_N25
\HD[5][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][3]~q\);

-- Location: LCCOMB_X70_Y38_N26
\Mux252~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~22_combout\ = (\Mux252~21_combout\ & (((\HD[5][7][3]~q\)) # (!\sector[0]~input_o\))) # (!\Mux252~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][3]~q\,
	datad => \HD[5][5][3]~q\,
	combout => \Mux252~22_combout\);

-- Location: LCCOMB_X67_Y38_N6
\Mux252~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~23_combout\ = (\track[0]~input_o\ & ((\Mux252~20_combout\ & ((\Mux252~22_combout\))) # (!\Mux252~20_combout\ & (\Mux252~11_combout\)))) # (!\track[0]~input_o\ & (((\Mux252~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux252~11_combout\,
	datac => \Mux252~20_combout\,
	datad => \Mux252~22_combout\,
	combout => \Mux252~23_combout\);

-- Location: LCCOMB_X67_Y38_N24
\Mux252~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\) # (\Mux252~23_combout\)))) # (!\Mux240~3_combout\ & (\Mux252~41_combout\ & (!\Mux240~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux252~41_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux252~23_combout\,
	combout => \Mux252~42_combout\);

-- Location: LCCOMB_X67_Y38_N26
\Mux252~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~45_combout\ = (\Mux240~4_combout\ & ((\Mux252~42_combout\ & (\Mux252~44_combout\)) # (!\Mux252~42_combout\ & ((\Mux252~5_combout\))))) # (!\Mux240~4_combout\ & (((\Mux252~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux252~44_combout\,
	datac => \Mux252~5_combout\,
	datad => \Mux252~42_combout\,
	combout => \Mux252~45_combout\);

-- Location: FF_X63_Y34_N7
\HD[3][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][3]~q\);

-- Location: FF_X63_Y34_N25
\HD[3][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][3]~q\);

-- Location: FF_X66_Y34_N29
\HD[3][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][3]~q\);

-- Location: FF_X66_Y34_N27
\HD[3][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][3]~q\);

-- Location: LCCOMB_X66_Y34_N28
\Mux252~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][3]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][3]~q\,
	datad => \HD[3][5][3]~q\,
	combout => \Mux252~61_combout\);

-- Location: LCCOMB_X63_Y34_N24
\Mux252~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~62_combout\ = (\sector[1]~input_o\ & ((\Mux252~61_combout\ & ((\HD[3][7][3]~q\))) # (!\Mux252~61_combout\ & (\HD[3][6][3]~q\)))) # (!\sector[1]~input_o\ & (((\Mux252~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][6][3]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][3]~q\,
	datad => \Mux252~61_combout\,
	combout => \Mux252~62_combout\);

-- Location: FF_X81_Y33_N15
\HD[2][4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][3]~q\);

-- Location: FF_X81_Y33_N13
\HD[2][6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][3]~q\);

-- Location: LCCOMB_X81_Y33_N14
\Mux252~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][3]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][3]~q\,
	datad => \HD[2][6][3]~q\,
	combout => \Mux252~46_combout\);

-- Location: FF_X80_Y33_N3
\HD[2][7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][3]~q\);

-- Location: FF_X80_Y33_N25
\HD[2][5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][3]~q\);

-- Location: LCCOMB_X80_Y33_N2
\Mux252~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~47_combout\ = (\Mux252~46_combout\ & (((\HD[2][7][3]~q\)) # (!\sector[0]~input_o\))) # (!\Mux252~46_combout\ & (\sector[0]~input_o\ & ((\HD[2][5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~46_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][7][3]~q\,
	datad => \HD[2][5][3]~q\,
	combout => \Mux252~47_combout\);

-- Location: FF_X61_Y33_N5
\HD[3][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][3]~q\);

-- Location: FF_X61_Y33_N7
\HD[3][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][3]~q\);

-- Location: LCCOMB_X61_Y33_N6
\Mux252~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~50_combout\ = (\sector[0]~input_o\ & ((\HD[3][1][3]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[3][0][3]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][3]~q\,
	datac => \HD[3][0][3]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux252~50_combout\);

-- Location: FF_X65_Y33_N31
\HD[3][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][3]~q\);

-- Location: FF_X65_Y33_N13
\HD[3][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][3]~q\);

-- Location: LCCOMB_X65_Y33_N30
\Mux252~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~51_combout\ = (\Mux252~50_combout\ & (((\HD[3][3][3]~q\)) # (!\sector[1]~input_o\))) # (!\Mux252~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][3]~q\,
	datad => \HD[3][2][3]~q\,
	combout => \Mux252~51_combout\);

-- Location: LCCOMB_X59_Y34_N30
\HD[3][9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[3][9][3]~feeder_combout\);

-- Location: FF_X59_Y34_N31
\HD[3][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][3]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][3]~q\);

-- Location: FF_X59_Y33_N19
\HD[3][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][3]~q\);

-- Location: FF_X60_Y33_N23
\HD[3][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][3]~q\);

-- Location: FF_X60_Y33_N29
\HD[3][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][3]~q\);

-- Location: LCCOMB_X60_Y33_N22
\Mux252~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][3]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][3]~q\,
	datad => \HD[3][10][3]~q\,
	combout => \Mux252~48_combout\);

-- Location: LCCOMB_X59_Y33_N18
\Mux252~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~49_combout\ = (\sector[0]~input_o\ & ((\Mux252~48_combout\ & ((\HD[3][11][3]~q\))) # (!\Mux252~48_combout\ & (\HD[3][9][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][9][3]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][3]~q\,
	datad => \Mux252~48_combout\,
	combout => \Mux252~49_combout\);

-- Location: LCCOMB_X59_Y33_N20
\Mux252~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux252~49_combout\))) # (!\Mux240~2_combout\ & (\Mux252~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux252~51_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux252~49_combout\,
	combout => \Mux252~52_combout\);

-- Location: FF_X62_Y37_N5
\HD[3][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][3]~q\);

-- Location: FF_X62_Y37_N11
\HD[3][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][3]~q\);

-- Location: LCCOMB_X62_Y37_N4
\Mux252~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~53_combout\ = (\Mux252~52_combout\ & (((\HD[3][13][3]~q\)) # (!\Mux240~1_combout\))) # (!\Mux252~52_combout\ & (\Mux240~1_combout\ & ((\HD[3][12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~52_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][3]~q\,
	datad => \HD[3][12][3]~q\,
	combout => \Mux252~53_combout\);

-- Location: FF_X63_Y37_N27
\HD[2][12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][3]~q\);

-- Location: FF_X57_Y40_N9
\HD[2][1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][3]~q\);

-- Location: FF_X57_Y40_N19
\HD[2][3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][3]~q\);

-- Location: FF_X58_Y40_N7
\HD[2][0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][3]~q\);

-- Location: FF_X58_Y39_N5
\HD[2][2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][3]~q\);

-- Location: LCCOMB_X58_Y40_N6
\Mux252~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][3]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][3]~q\,
	datad => \HD[2][2][3]~q\,
	combout => \Mux252~56_combout\);

-- Location: LCCOMB_X57_Y40_N18
\Mux252~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~57_combout\ = (\sector[0]~input_o\ & ((\Mux252~56_combout\ & ((\HD[2][3][3]~q\))) # (!\Mux252~56_combout\ & (\HD[2][1][3]~q\)))) # (!\sector[0]~input_o\ & (((\Mux252~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][3]~q\,
	datac => \HD[2][3][3]~q\,
	datad => \Mux252~56_combout\,
	combout => \Mux252~57_combout\);

-- Location: LCCOMB_X63_Y37_N26
\Mux252~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~58_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[2][12][3]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux252~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][12][3]~q\,
	datad => \Mux252~57_combout\,
	combout => \Mux252~58_combout\);

-- Location: FF_X63_Y37_N21
\HD[2][13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][3]~q\);

-- Location: LCCOMB_X62_Y39_N28
\HD[2][9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][9][3]~feeder_combout\ = \data_write[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[3]~input_o\,
	combout => \HD[2][9][3]~feeder_combout\);

-- Location: FF_X62_Y39_N29
\HD[2][9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][9][3]~feeder_combout\,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][3]~q\);

-- Location: FF_X62_Y39_N23
\HD[2][8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][3]~q\);

-- Location: LCCOMB_X62_Y39_N22
\Mux252~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~54_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[2][9][3]~q\)) # (!\sector[0]~input_o\ & ((\HD[2][8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][9][3]~q\,
	datac => \HD[2][8][3]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux252~54_combout\);

-- Location: FF_X61_Y39_N31
\HD[2][11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][3]~q\);

-- Location: FF_X61_Y39_N13
\HD[2][10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[3]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][3]~q\);

-- Location: LCCOMB_X61_Y39_N30
\Mux252~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~55_combout\ = (\sector[1]~input_o\ & ((\Mux252~54_combout\ & (\HD[2][11][3]~q\)) # (!\Mux252~54_combout\ & ((\HD[2][10][3]~q\))))) # (!\sector[1]~input_o\ & (\Mux252~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux252~54_combout\,
	datac => \HD[2][11][3]~q\,
	datad => \HD[2][10][3]~q\,
	combout => \Mux252~55_combout\);

-- Location: LCCOMB_X63_Y37_N20
\Mux252~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~59_combout\ = (\Mux252~58_combout\ & (((\HD[2][13][3]~q\)) # (!\Mux240~2_combout\))) # (!\Mux252~58_combout\ & (\Mux240~2_combout\ & ((\Mux252~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~58_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][13][3]~q\,
	datad => \Mux252~55_combout\,
	combout => \Mux252~59_combout\);

-- Location: LCCOMB_X66_Y38_N8
\Mux252~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux252~53_combout\)) # (!\track[0]~input_o\ & ((\Mux252~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~53_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux252~59_combout\,
	combout => \Mux252~60_combout\);

-- Location: LCCOMB_X67_Y38_N28
\Mux252~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~63_combout\ = (\Mux240~0_combout\ & ((\Mux252~60_combout\ & (\Mux252~62_combout\)) # (!\Mux252~60_combout\ & ((\Mux252~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux252~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux252~62_combout\,
	datac => \Mux252~47_combout\,
	datad => \Mux252~60_combout\,
	combout => \Mux252~63_combout\);

-- Location: LCCOMB_X67_Y38_N22
\Mux252~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux252~64_combout\ = (\track[2]~input_o\ & (\Mux252~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux252~63_combout\))) # (!\track[1]~input_o\ & (\Mux252~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux252~45_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux252~63_combout\,
	combout => \Mux252~64_combout\);

-- Location: IOIBUF_X115_Y35_N15
\data_write[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(4),
	o => \data_write[4]~input_o\);

-- Location: FF_X68_Y42_N17
\HD[6][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][4]~q\);

-- Location: FF_X68_Y42_N27
\HD[6][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][4]~q\);

-- Location: FF_X69_Y42_N27
\HD[6][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][4]~q\);

-- Location: FF_X69_Y42_N1
\HD[6][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][4]~q\);

-- Location: LCCOMB_X69_Y42_N26
\Mux251~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~20_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][2][4]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][4]~q\,
	datad => \HD[6][2][4]~q\,
	combout => \Mux251~20_combout\);

-- Location: LCCOMB_X68_Y42_N26
\Mux251~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~21_combout\ = (\sector[0]~input_o\ & ((\Mux251~20_combout\ & ((\HD[6][3][4]~q\))) # (!\Mux251~20_combout\ & (\HD[6][1][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][4]~q\,
	datac => \HD[6][3][4]~q\,
	datad => \Mux251~20_combout\,
	combout => \Mux251~21_combout\);

-- Location: FF_X69_Y39_N19
\HD[6][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][4]~q\);

-- Location: LCCOMB_X69_Y39_N18
\Mux251~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~22_combout\ = (\Mux240~1_combout\ & (((\HD[6][12][4]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux251~21_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux251~21_combout\,
	datac => \HD[6][12][4]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux251~22_combout\);

-- Location: FF_X73_Y43_N3
\HD[6][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][4]~q\);

-- Location: FF_X76_Y44_N9
\HD[6][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][4]~q\);

-- Location: FF_X76_Y44_N11
\HD[6][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][4]~q\);

-- Location: LCCOMB_X76_Y44_N10
\Mux251~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~18_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][9][4]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][9][4]~q\,
	datac => \HD[6][8][4]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux251~18_combout\);

-- Location: FF_X75_Y44_N27
\HD[6][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][4]~q\);

-- Location: FF_X75_Y44_N9
\HD[6][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][4]~q\);

-- Location: LCCOMB_X75_Y44_N26
\Mux251~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~19_combout\ = (\sector[1]~input_o\ & ((\Mux251~18_combout\ & (\HD[6][11][4]~q\)) # (!\Mux251~18_combout\ & ((\HD[6][10][4]~q\))))) # (!\sector[1]~input_o\ & (\Mux251~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux251~18_combout\,
	datac => \HD[6][11][4]~q\,
	datad => \HD[6][10][4]~q\,
	combout => \Mux251~19_combout\);

-- Location: LCCOMB_X73_Y43_N2
\Mux251~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~23_combout\ = (\Mux240~2_combout\ & ((\Mux251~22_combout\ & (\HD[6][13][4]~q\)) # (!\Mux251~22_combout\ & ((\Mux251~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux251~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux251~22_combout\,
	datac => \HD[6][13][4]~q\,
	datad => \Mux251~19_combout\,
	combout => \Mux251~23_combout\);

-- Location: FF_X72_Y33_N25
\HD[0][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][4]~q\);

-- Location: LCCOMB_X76_Y31_N20
\HD~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~15_combout\ = (\HD~0_combout\ & (\data_write[4]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[4]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~15_combout\);

-- Location: FF_X76_Y31_N21
\HD[0][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][4]~q\);

-- Location: LCCOMB_X76_Y31_N18
\HD~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~14_combout\ = (\HD~0_combout\ & (\data_write[4]~input_o\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[4]~input_o\,
	datad => \Decoder1~9_combout\,
	combout => \HD~14_combout\);

-- Location: FF_X76_Y31_N19
\HD[0][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][4]~q\);

-- Location: LCCOMB_X76_Y31_N14
\Mux251~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\) # (\HD[0][2][4]~q\)))) # (!\sector[1]~input_o\ & (\HD[0][0][4]~q\ & (!\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][4]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][2][4]~q\,
	combout => \Mux251~34_combout\);

-- Location: FF_X76_Y31_N1
\HD[0][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][4]~q\);

-- Location: LCCOMB_X76_Y31_N24
\HD~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~13_combout\ = (\HD~0_combout\ & (\data_write[4]~input_o\ & \Decoder1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[4]~input_o\,
	datad => \Decoder1~10_combout\,
	combout => \HD~13_combout\);

-- Location: FF_X76_Y31_N25
\HD[0][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][4]~q\);

-- Location: LCCOMB_X76_Y31_N0
\Mux251~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~35_combout\ = (\sector[0]~input_o\ & ((\Mux251~34_combout\ & (\HD[0][3][4]~q\)) # (!\Mux251~34_combout\ & ((\HD[0][1][4]~q\))))) # (!\sector[0]~input_o\ & (\Mux251~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux251~34_combout\,
	datac => \HD[0][3][4]~q\,
	datad => \HD[0][1][4]~q\,
	combout => \Mux251~35_combout\);

-- Location: LCCOMB_X72_Y33_N24
\Mux251~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~36_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[0][12][4]~q\)) # (!\Mux240~1_combout\ & ((\Mux251~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][4]~q\,
	datad => \Mux251~35_combout\,
	combout => \Mux251~36_combout\);

-- Location: FF_X74_Y33_N23
\HD[0][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][4]~q\);

-- Location: FF_X75_Y33_N31
\HD[0][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][4]~q\);

-- Location: FF_X74_Y33_N29
\HD[0][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][4]~q\);

-- Location: LCCOMB_X68_Y33_N22
\HD[0][9][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[0][9][4]~feeder_combout\);

-- Location: FF_X68_Y33_N23
\HD[0][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][4]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][4]~q\);

-- Location: FF_X75_Y33_N25
\HD[0][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][4]~q\);

-- Location: LCCOMB_X75_Y33_N24
\Mux251~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~32_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][9][4]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][9][4]~q\,
	datac => \HD[0][8][4]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux251~32_combout\);

-- Location: LCCOMB_X74_Y33_N28
\Mux251~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~33_combout\ = (\sector[1]~input_o\ & ((\Mux251~32_combout\ & ((\HD[0][11][4]~q\))) # (!\Mux251~32_combout\ & (\HD[0][10][4]~q\)))) # (!\sector[1]~input_o\ & (((\Mux251~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][4]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][11][4]~q\,
	datad => \Mux251~32_combout\,
	combout => \Mux251~33_combout\);

-- Location: LCCOMB_X74_Y33_N22
\Mux251~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~37_combout\ = (\Mux251~36_combout\ & (((\HD[0][13][4]~q\)) # (!\Mux240~2_combout\))) # (!\Mux251~36_combout\ & (\Mux240~2_combout\ & ((\Mux251~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~36_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][13][4]~q\,
	datad => \Mux251~33_combout\,
	combout => \Mux251~37_combout\);

-- Location: FF_X75_Y35_N13
\HD[0][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][4]~q\);

-- Location: FF_X75_Y35_N15
\HD[0][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][4]~q\);

-- Location: FF_X75_Y36_N1
\HD[0][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][4]~q\);

-- Location: FF_X75_Y36_N7
\HD[0][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][4]~q\);

-- Location: LCCOMB_X75_Y36_N0
\Mux251~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][4]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][4]~q\,
	datad => \HD[0][6][4]~q\,
	combout => \Mux251~30_combout\);

-- Location: LCCOMB_X75_Y35_N14
\Mux251~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~31_combout\ = (\sector[0]~input_o\ & ((\Mux251~30_combout\ & ((\HD[0][7][4]~q\))) # (!\Mux251~30_combout\ & (\HD[0][5][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][4]~q\,
	datad => \Mux251~30_combout\,
	combout => \Mux251~31_combout\);

-- Location: LCCOMB_X74_Y33_N0
\Mux251~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~38_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux251~31_combout\))) # (!\Mux240~0_combout\ & (\Mux251~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux251~37_combout\,
	datad => \Mux251~31_combout\,
	combout => \Mux251~38_combout\);

-- Location: FF_X77_Y36_N9
\HD[1][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][4]~q\);

-- Location: FF_X77_Y36_N3
\HD[1][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][4]~q\);

-- Location: FF_X77_Y35_N13
\HD[1][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][4]~q\);

-- Location: FF_X77_Y35_N7
\HD[1][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][4]~q\);

-- Location: FF_X79_Y36_N27
\HD[1][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][4]~q\);

-- Location: FF_X79_Y36_N1
\HD[1][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][4]~q\);

-- Location: LCCOMB_X79_Y36_N26
\Mux251~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][1][4]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][0][4]~q\,
	datad => \HD[1][1][4]~q\,
	combout => \Mux251~26_combout\);

-- Location: LCCOMB_X77_Y35_N6
\Mux251~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~27_combout\ = (\sector[1]~input_o\ & ((\Mux251~26_combout\ & ((\HD[1][3][4]~q\))) # (!\Mux251~26_combout\ & (\HD[1][2][4]~q\)))) # (!\sector[1]~input_o\ & (((\Mux251~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][2][4]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][3][4]~q\,
	datad => \Mux251~26_combout\,
	combout => \Mux251~27_combout\);

-- Location: FF_X72_Y34_N17
\HD[1][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][4]~q\);

-- Location: FF_X73_Y34_N1
\HD[1][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][4]~q\);

-- Location: LCCOMB_X65_Y34_N10
\HD[1][10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[1][10][4]~feeder_combout\);

-- Location: FF_X65_Y34_N11
\HD[1][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][4]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][4]~q\);

-- Location: FF_X72_Y34_N19
\HD[1][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][4]~q\);

-- Location: LCCOMB_X72_Y34_N18
\Mux251~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~24_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][10][4]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][10][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][4]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux251~24_combout\);

-- Location: LCCOMB_X73_Y34_N0
\Mux251~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~25_combout\ = (\sector[0]~input_o\ & ((\Mux251~24_combout\ & ((\HD[1][11][4]~q\))) # (!\Mux251~24_combout\ & (\HD[1][9][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][9][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][11][4]~q\,
	datad => \Mux251~24_combout\,
	combout => \Mux251~25_combout\);

-- Location: LCCOMB_X79_Y35_N16
\Mux251~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~28_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux251~25_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux251~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux251~27_combout\,
	datad => \Mux251~25_combout\,
	combout => \Mux251~28_combout\);

-- Location: LCCOMB_X77_Y36_N2
\Mux251~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~29_combout\ = (\Mux240~1_combout\ & ((\Mux251~28_combout\ & ((\HD[1][13][4]~q\))) # (!\Mux251~28_combout\ & (\HD[1][12][4]~q\)))) # (!\Mux240~1_combout\ & (((\Mux251~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[1][12][4]~q\,
	datac => \HD[1][13][4]~q\,
	datad => \Mux251~28_combout\,
	combout => \Mux251~29_combout\);

-- Location: FF_X75_Y37_N1
\HD[1][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][4]~q\);

-- Location: LCCOMB_X76_Y40_N30
\HD[1][5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[1][5][4]~feeder_combout\);

-- Location: FF_X76_Y40_N31
\HD[1][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][5][4]~feeder_combout\,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][4]~q\);

-- Location: LCCOMB_X75_Y37_N0
\Mux251~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][4]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][4]~q\,
	datad => \HD[1][5][4]~q\,
	combout => \Mux251~39_combout\);

-- Location: FF_X76_Y37_N11
\HD[1][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][4]~q\);

-- Location: FF_X76_Y37_N25
\HD[1][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][4]~q\);

-- Location: LCCOMB_X76_Y37_N10
\Mux251~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~40_combout\ = (\Mux251~39_combout\ & (((\HD[1][7][4]~q\)) # (!\sector[1]~input_o\))) # (!\Mux251~39_combout\ & (\sector[1]~input_o\ & ((\HD[1][6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~39_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][4]~q\,
	datad => \HD[1][6][4]~q\,
	combout => \Mux251~40_combout\);

-- Location: LCCOMB_X76_Y37_N20
\Mux251~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~41_combout\ = (\track[0]~input_o\ & ((\Mux251~38_combout\ & ((\Mux251~40_combout\))) # (!\Mux251~38_combout\ & (\Mux251~29_combout\)))) # (!\track[0]~input_o\ & (\Mux251~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux251~38_combout\,
	datac => \Mux251~29_combout\,
	datad => \Mux251~40_combout\,
	combout => \Mux251~41_combout\);

-- Location: LCCOMB_X76_Y37_N22
\Mux251~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~42_combout\ = (\Mux240~4_combout\ & ((\Mux251~23_combout\) # ((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & (((!\Mux240~3_combout\ & \Mux251~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~23_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux251~41_combout\,
	combout => \Mux251~42_combout\);

-- Location: FF_X73_Y42_N15
\HD[5][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][4]~q\);

-- Location: FF_X73_Y42_N13
\HD[5][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][4]~q\);

-- Location: LCCOMB_X73_Y42_N14
\Mux251~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~15_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][5][4]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][4][4]~q\,
	datad => \HD[5][5][4]~q\,
	combout => \Mux251~15_combout\);

-- Location: FF_X70_Y38_N29
\HD[5][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][4]~q\);

-- Location: LCCOMB_X70_Y41_N26
\HD[5][6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][6][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[5][6][4]~feeder_combout\);

-- Location: FF_X70_Y41_N27
\HD[5][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][6][4]~feeder_combout\,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][4]~q\);

-- Location: LCCOMB_X70_Y38_N28
\Mux251~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~16_combout\ = (\sector[1]~input_o\ & ((\Mux251~15_combout\ & (\HD[5][7][4]~q\)) # (!\Mux251~15_combout\ & ((\HD[5][6][4]~q\))))) # (!\sector[1]~input_o\ & (\Mux251~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux251~15_combout\,
	datac => \HD[5][7][4]~q\,
	datad => \HD[5][6][4]~q\,
	combout => \Mux251~16_combout\);

-- Location: LCCOMB_X77_Y39_N24
\HD[4][5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[4][5][4]~feeder_combout\);

-- Location: FF_X77_Y39_N25
\HD[4][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][5][4]~feeder_combout\,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][4]~q\);

-- Location: FF_X77_Y38_N29
\HD[4][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][4]~q\);

-- Location: FF_X82_Y38_N5
\HD[4][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][4]~q\);

-- Location: FF_X82_Y38_N11
\HD[4][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][4]~q\);

-- Location: LCCOMB_X82_Y38_N4
\Mux251~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][4]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][4]~q\,
	datad => \HD[4][6][4]~q\,
	combout => \Mux251~0_combout\);

-- Location: LCCOMB_X77_Y38_N28
\Mux251~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~1_combout\ = (\sector[0]~input_o\ & ((\Mux251~0_combout\ & ((\HD[4][7][4]~q\))) # (!\Mux251~0_combout\ & (\HD[4][5][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][5][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][4]~q\,
	datad => \Mux251~0_combout\,
	combout => \Mux251~1_combout\);

-- Location: FF_X66_Y42_N9
\HD[5][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][4]~q\);

-- Location: FF_X66_Y42_N27
\HD[5][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][4]~q\);

-- Location: FF_X57_Y42_N25
\HD[5][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][4]~q\);

-- Location: FF_X58_Y42_N1
\HD[5][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][4]~q\);

-- Location: FF_X57_Y42_N11
\HD[5][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][4]~q\);

-- Location: LCCOMB_X58_Y42_N22
\HD[5][10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][10][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[5][10][4]~feeder_combout\);

-- Location: FF_X58_Y42_N23
\HD[5][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][10][4]~feeder_combout\,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][4]~q\);

-- Location: LCCOMB_X57_Y42_N10
\Mux251~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][4]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][4]~q\,
	datad => \HD[5][10][4]~q\,
	combout => \Mux251~2_combout\);

-- Location: LCCOMB_X58_Y42_N0
\Mux251~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~3_combout\ = (\sector[0]~input_o\ & ((\Mux251~2_combout\ & ((\HD[5][11][4]~q\))) # (!\Mux251~2_combout\ & (\HD[5][9][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][9][4]~q\,
	datac => \HD[5][11][4]~q\,
	datad => \Mux251~2_combout\,
	combout => \Mux251~3_combout\);

-- Location: FF_X65_Y43_N23
\HD[5][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][4]~q\);

-- Location: FF_X65_Y43_N5
\HD[5][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][4]~q\);

-- Location: LCCOMB_X65_Y43_N22
\Mux251~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~4_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][1][4]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][4]~q\,
	datad => \HD[5][1][4]~q\,
	combout => \Mux251~4_combout\);

-- Location: FF_X65_Y44_N31
\HD[5][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][4]~q\);

-- Location: LCCOMB_X65_Y44_N20
\HD[5][2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[5][2][4]~feeder_combout\);

-- Location: FF_X65_Y44_N21
\HD[5][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][2][4]~feeder_combout\,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][4]~q\);

-- Location: LCCOMB_X65_Y44_N30
\Mux251~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~5_combout\ = (\sector[1]~input_o\ & ((\Mux251~4_combout\ & (\HD[5][3][4]~q\)) # (!\Mux251~4_combout\ & ((\HD[5][2][4]~q\))))) # (!\sector[1]~input_o\ & (\Mux251~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux251~4_combout\,
	datac => \HD[5][3][4]~q\,
	datad => \HD[5][2][4]~q\,
	combout => \Mux251~5_combout\);

-- Location: LCCOMB_X66_Y43_N12
\Mux251~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~6_combout\ = (\Mux240~2_combout\ & ((\Mux251~3_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux251~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux251~5_combout\,
	combout => \Mux251~6_combout\);

-- Location: LCCOMB_X66_Y42_N26
\Mux251~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~7_combout\ = (\Mux240~1_combout\ & ((\Mux251~6_combout\ & ((\HD[5][13][4]~q\))) # (!\Mux251~6_combout\ & (\HD[5][12][4]~q\)))) # (!\Mux240~1_combout\ & (((\Mux251~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[5][12][4]~q\,
	datac => \HD[5][13][4]~q\,
	datad => \Mux251~6_combout\,
	combout => \Mux251~7_combout\);

-- Location: FF_X79_Y42_N9
\HD[4][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][4]~q\);

-- Location: FF_X80_Y42_N29
\HD[4][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][4]~q\);

-- Location: FF_X79_Y42_N3
\HD[4][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][4]~q\);

-- Location: FF_X80_Y42_N19
\HD[4][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][4]~q\);

-- Location: LCCOMB_X79_Y42_N2
\Mux251~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][4]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][4]~q\,
	datad => \HD[4][9][4]~q\,
	combout => \Mux251~8_combout\);

-- Location: LCCOMB_X80_Y42_N28
\Mux251~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~9_combout\ = (\sector[1]~input_o\ & ((\Mux251~8_combout\ & ((\HD[4][11][4]~q\))) # (!\Mux251~8_combout\ & (\HD[4][10][4]~q\)))) # (!\sector[1]~input_o\ & (((\Mux251~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][4]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][4]~q\,
	datad => \Mux251~8_combout\,
	combout => \Mux251~9_combout\);

-- Location: FF_X79_Y41_N25
\HD[4][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][4]~q\);

-- Location: FF_X74_Y39_N31
\HD[4][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][4]~q\);

-- Location: FF_X76_Y41_N21
\HD[4][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][4]~q\);

-- Location: FF_X76_Y41_N11
\HD[4][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][4]~q\);

-- Location: FF_X74_Y39_N17
\HD[4][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][4]~q\);

-- Location: LCCOMB_X74_Y39_N16
\Mux251~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~10_combout\ = (\sector[1]~input_o\ & ((\HD[4][2][4]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[4][0][4]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][4]~q\,
	datac => \HD[4][0][4]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux251~10_combout\);

-- Location: LCCOMB_X76_Y41_N20
\Mux251~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~11_combout\ = (\sector[0]~input_o\ & ((\Mux251~10_combout\ & ((\HD[4][3][4]~q\))) # (!\Mux251~10_combout\ & (\HD[4][1][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][3][4]~q\,
	datad => \Mux251~10_combout\,
	combout => \Mux251~11_combout\);

-- Location: LCCOMB_X79_Y41_N24
\Mux251~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][4]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux251~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][4]~q\,
	datad => \Mux251~11_combout\,
	combout => \Mux251~12_combout\);

-- Location: FF_X79_Y41_N3
\HD[4][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][4]~q\);

-- Location: LCCOMB_X79_Y41_N2
\Mux251~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~13_combout\ = (\Mux251~12_combout\ & (((\HD[4][13][4]~q\) # (!\Mux240~2_combout\)))) # (!\Mux251~12_combout\ & (\Mux251~9_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~9_combout\,
	datab => \Mux251~12_combout\,
	datac => \HD[4][13][4]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux251~13_combout\);

-- Location: LCCOMB_X74_Y38_N24
\Mux251~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~14_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux251~7_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & ((\Mux251~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux251~7_combout\,
	datad => \Mux251~13_combout\,
	combout => \Mux251~14_combout\);

-- Location: LCCOMB_X77_Y38_N30
\Mux251~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~17_combout\ = (\Mux251~14_combout\ & ((\Mux251~16_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux251~14_combout\ & (((\Mux251~1_combout\ & \Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~16_combout\,
	datab => \Mux251~1_combout\,
	datac => \Mux251~14_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux251~17_combout\);

-- Location: FF_X63_Y41_N15
\HD[6][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][4]~q\);

-- Location: FF_X66_Y41_N7
\HD[6][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][4]~q\);

-- Location: FF_X63_Y41_N9
\HD[6][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][4]~q\);

-- Location: FF_X66_Y41_N5
\HD[6][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][4]~q\);

-- Location: LCCOMB_X63_Y41_N8
\Mux251~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][4]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][4]~q\,
	datad => \HD[6][6][4]~q\,
	combout => \Mux251~43_combout\);

-- Location: LCCOMB_X66_Y41_N6
\Mux251~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~44_combout\ = (\sector[0]~input_o\ & ((\Mux251~43_combout\ & ((\HD[6][7][4]~q\))) # (!\Mux251~43_combout\ & (\HD[6][5][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][5][4]~q\,
	datac => \HD[6][7][4]~q\,
	datad => \Mux251~43_combout\,
	combout => \Mux251~44_combout\);

-- Location: LCCOMB_X76_Y37_N8
\Mux251~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~45_combout\ = (\Mux251~42_combout\ & (((\Mux251~44_combout\)) # (!\Mux240~3_combout\))) # (!\Mux251~42_combout\ & (\Mux240~3_combout\ & (\Mux251~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~42_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux251~17_combout\,
	datad => \Mux251~44_combout\,
	combout => \Mux251~45_combout\);

-- Location: FF_X66_Y34_N31
\HD[3][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][4]~q\);

-- Location: FF_X68_Y35_N19
\HD[3][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][4]~q\);

-- Location: FF_X66_Y34_N1
\HD[3][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][4]~q\);

-- Location: LCCOMB_X65_Y34_N12
\HD[3][6][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[3][6][4]~feeder_combout\);

-- Location: FF_X65_Y34_N13
\HD[3][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][4]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][4]~q\);

-- Location: LCCOMB_X66_Y34_N0
\Mux251~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][4]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][4]~q\,
	datad => \HD[3][6][4]~q\,
	combout => \Mux251~61_combout\);

-- Location: LCCOMB_X68_Y35_N18
\Mux251~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~62_combout\ = (\sector[0]~input_o\ & ((\Mux251~61_combout\ & ((\HD[3][7][4]~q\))) # (!\Mux251~61_combout\ & (\HD[3][5][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][4]~q\,
	datad => \Mux251~61_combout\,
	combout => \Mux251~62_combout\);

-- Location: FF_X61_Y33_N9
\HD[3][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][4]~q\);

-- Location: FF_X62_Y33_N9
\HD[3][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][4]~q\);

-- Location: FF_X61_Y33_N3
\HD[3][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][4]~q\);

-- Location: LCCOMB_X62_Y33_N6
\HD[3][2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[3][2][4]~feeder_combout\);

-- Location: FF_X62_Y33_N7
\HD[3][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][4]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][4]~q\);

-- Location: LCCOMB_X61_Y33_N2
\Mux251~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~48_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[3][2][4]~q\))) # (!\sector[1]~input_o\ & (\HD[3][0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][0][4]~q\,
	datad => \HD[3][2][4]~q\,
	combout => \Mux251~48_combout\);

-- Location: LCCOMB_X62_Y33_N8
\Mux251~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~49_combout\ = (\sector[0]~input_o\ & ((\Mux251~48_combout\ & ((\HD[3][3][4]~q\))) # (!\Mux251~48_combout\ & (\HD[3][1][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][1][4]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][3][4]~q\,
	datad => \Mux251~48_combout\,
	combout => \Mux251~49_combout\);

-- Location: FF_X65_Y35_N5
\HD[3][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][4]~q\);

-- Location: LCCOMB_X65_Y35_N4
\Mux251~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~50_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][4]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux251~49_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][4]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux251~50_combout\);

-- Location: FF_X65_Y35_N7
\HD[3][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][4]~q\);

-- Location: FF_X60_Y34_N13
\HD[3][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][4]~q\);

-- Location: LCCOMB_X59_Y34_N8
\HD[3][9][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[3][9][4]~feeder_combout\);

-- Location: FF_X59_Y34_N9
\HD[3][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][4]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][4]~q\);

-- Location: LCCOMB_X60_Y34_N12
\Mux251~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][4]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][4]~q\,
	datad => \HD[3][9][4]~q\,
	combout => \Mux251~46_combout\);

-- Location: FF_X61_Y34_N9
\HD[3][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][4]~q\);

-- Location: FF_X61_Y34_N11
\HD[3][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][4]~q\);

-- Location: LCCOMB_X61_Y34_N10
\Mux251~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~47_combout\ = (\Mux251~46_combout\ & (((\HD[3][11][4]~q\) # (!\sector[1]~input_o\)))) # (!\Mux251~46_combout\ & (\HD[3][10][4]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux251~46_combout\,
	datab => \HD[3][10][4]~q\,
	datac => \HD[3][11][4]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux251~47_combout\);

-- Location: LCCOMB_X65_Y35_N6
\Mux251~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~51_combout\ = (\Mux240~2_combout\ & ((\Mux251~50_combout\ & (\HD[3][13][4]~q\)) # (!\Mux251~50_combout\ & ((\Mux251~47_combout\))))) # (!\Mux240~2_combout\ & (\Mux251~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux251~50_combout\,
	datac => \HD[3][13][4]~q\,
	datad => \Mux251~47_combout\,
	combout => \Mux251~51_combout\);

-- Location: FF_X81_Y33_N9
\HD[2][6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][4]~q\);

-- Location: FF_X80_Y33_N7
\HD[2][7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][4]~q\);

-- Location: FF_X81_Y33_N27
\HD[2][4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][4]~q\);

-- Location: FF_X80_Y33_N29
\HD[2][5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][4]~q\);

-- Location: LCCOMB_X81_Y33_N26
\Mux251~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][4]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][4]~q\,
	datad => \HD[2][5][4]~q\,
	combout => \Mux251~52_combout\);

-- Location: LCCOMB_X80_Y33_N6
\Mux251~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~53_combout\ = (\sector[1]~input_o\ & ((\Mux251~52_combout\ & ((\HD[2][7][4]~q\))) # (!\Mux251~52_combout\ & (\HD[2][6][4]~q\)))) # (!\sector[1]~input_o\ & (((\Mux251~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][4]~q\,
	datac => \HD[2][7][4]~q\,
	datad => \Mux251~52_combout\,
	combout => \Mux251~53_combout\);

-- Location: FF_X62_Y39_N9
\HD[2][9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][4]~q\);

-- Location: FF_X61_Y39_N27
\HD[2][11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][4]~q\);

-- Location: LCCOMB_X61_Y39_N0
\HD[2][10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[2][10][4]~feeder_combout\);

-- Location: FF_X61_Y39_N1
\HD[2][10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][4]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][4]~q\);

-- Location: FF_X62_Y39_N27
\HD[2][8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][4]~q\);

-- Location: LCCOMB_X62_Y39_N26
\Mux251~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~54_combout\ = (\sector[1]~input_o\ & ((\HD[2][10][4]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][8][4]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][10][4]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][8][4]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux251~54_combout\);

-- Location: LCCOMB_X61_Y39_N26
\Mux251~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~55_combout\ = (\sector[0]~input_o\ & ((\Mux251~54_combout\ & ((\HD[2][11][4]~q\))) # (!\Mux251~54_combout\ & (\HD[2][9][4]~q\)))) # (!\sector[0]~input_o\ & (((\Mux251~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][4]~q\,
	datac => \HD[2][11][4]~q\,
	datad => \Mux251~54_combout\,
	combout => \Mux251~55_combout\);

-- Location: FF_X58_Y40_N9
\HD[2][0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][4]~q\);

-- Location: FF_X58_Y37_N23
\HD[2][1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][4]~q\);

-- Location: LCCOMB_X58_Y40_N8
\Mux251~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~56_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][1][4]~q\))) # (!\sector[0]~input_o\ & (\HD[2][0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][4]~q\,
	datad => \HD[2][1][4]~q\,
	combout => \Mux251~56_combout\);

-- Location: FF_X58_Y41_N27
\HD[2][3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][4]~q\);

-- Location: LCCOMB_X58_Y41_N0
\HD[2][2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][4]~feeder_combout\ = \data_write[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[4]~input_o\,
	combout => \HD[2][2][4]~feeder_combout\);

-- Location: FF_X58_Y41_N1
\HD[2][2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][4]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][4]~q\);

-- Location: LCCOMB_X58_Y41_N26
\Mux251~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~57_combout\ = (\sector[1]~input_o\ & ((\Mux251~56_combout\ & (\HD[2][3][4]~q\)) # (!\Mux251~56_combout\ & ((\HD[2][2][4]~q\))))) # (!\sector[1]~input_o\ & (\Mux251~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux251~56_combout\,
	datac => \HD[2][3][4]~q\,
	datad => \HD[2][2][4]~q\,
	combout => \Mux251~57_combout\);

-- Location: LCCOMB_X59_Y41_N18
\Mux251~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux251~55_combout\)) # (!\Mux240~2_combout\ & ((\Mux251~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux251~55_combout\,
	datac => \Mux251~57_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux251~58_combout\);

-- Location: FF_X59_Y41_N21
\HD[2][13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][4]~q\);

-- Location: FF_X59_Y41_N1
\HD[2][12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[4]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][4]~q\);

-- Location: LCCOMB_X59_Y41_N20
\Mux251~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~59_combout\ = (\Mux240~1_combout\ & ((\Mux251~58_combout\ & (\HD[2][13][4]~q\)) # (!\Mux251~58_combout\ & ((\HD[2][12][4]~q\))))) # (!\Mux240~1_combout\ & (\Mux251~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux251~58_combout\,
	datac => \HD[2][13][4]~q\,
	datad => \HD[2][12][4]~q\,
	combout => \Mux251~59_combout\);

-- Location: LCCOMB_X68_Y35_N24
\Mux251~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~60_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux251~53_combout\)) # (!\Mux240~0_combout\ & ((\Mux251~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux251~53_combout\,
	datad => \Mux251~59_combout\,
	combout => \Mux251~60_combout\);

-- Location: LCCOMB_X68_Y35_N12
\Mux251~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~63_combout\ = (\track[0]~input_o\ & ((\Mux251~60_combout\ & (\Mux251~62_combout\)) # (!\Mux251~60_combout\ & ((\Mux251~51_combout\))))) # (!\track[0]~input_o\ & (((\Mux251~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux251~62_combout\,
	datac => \Mux251~51_combout\,
	datad => \Mux251~60_combout\,
	combout => \Mux251~63_combout\);

-- Location: LCCOMB_X68_Y35_N6
\Mux251~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux251~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & (\Mux251~45_combout\)) # (!\track[2]~input_o\ & ((\Mux251~63_combout\))))) # (!\track[1]~input_o\ & (\Mux251~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \Mux251~45_combout\,
	datac => \track[2]~input_o\,
	datad => \Mux251~63_combout\,
	combout => \Mux251~64_combout\);

-- Location: IOIBUF_X60_Y73_N1
\data_write[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(5),
	o => \data_write[5]~input_o\);

-- Location: FF_X81_Y33_N7
\HD[2][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][5]~q\);

-- Location: LCCOMB_X81_Y33_N20
\HD[2][6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][5]~feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD[2][6][5]~feeder_combout\);

-- Location: FF_X81_Y33_N21
\HD[2][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][6][5]~feeder_combout\,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][5]~q\);

-- Location: LCCOMB_X81_Y33_N6
\Mux250~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][5]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][5]~q\,
	datad => \HD[2][6][5]~q\,
	combout => \Mux250~46_combout\);

-- Location: FF_X80_Y33_N9
\HD[2][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][5]~q\);

-- Location: FF_X80_Y33_N27
\HD[2][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][5]~q\);

-- Location: LCCOMB_X80_Y33_N26
\Mux250~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~47_combout\ = (\Mux250~46_combout\ & (((\HD[2][7][5]~q\) # (!\sector[0]~input_o\)))) # (!\Mux250~46_combout\ & (\HD[2][5][5]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~46_combout\,
	datab => \HD[2][5][5]~q\,
	datac => \HD[2][7][5]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux250~47_combout\);

-- Location: FF_X66_Y34_N13
\HD[3][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][5]~q\);

-- Location: FF_X66_Y34_N19
\HD[3][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][5]~q\);

-- Location: LCCOMB_X66_Y34_N12
\Mux250~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][5]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][5]~q\,
	datad => \HD[3][5][5]~q\,
	combout => \Mux250~61_combout\);

-- Location: FF_X63_Y34_N13
\HD[3][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][5]~q\);

-- Location: FF_X63_Y34_N19
\HD[3][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][5]~q\);

-- Location: LCCOMB_X63_Y34_N12
\Mux250~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~62_combout\ = (\Mux250~61_combout\ & (((\HD[3][7][5]~q\)) # (!\sector[1]~input_o\))) # (!\Mux250~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][5]~q\,
	datad => \HD[3][6][5]~q\,
	combout => \Mux250~62_combout\);

-- Location: FF_X61_Y33_N29
\HD[3][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][5]~q\);

-- Location: FF_X61_Y33_N31
\HD[3][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][5]~q\);

-- Location: LCCOMB_X61_Y33_N30
\Mux250~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~50_combout\ = (\sector[0]~input_o\ & ((\HD[3][1][5]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[3][0][5]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][5]~q\,
	datac => \HD[3][0][5]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux250~50_combout\);

-- Location: FF_X65_Y33_N19
\HD[3][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][5]~q\);

-- Location: FF_X65_Y33_N17
\HD[3][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][5]~q\);

-- Location: LCCOMB_X65_Y33_N18
\Mux250~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~51_combout\ = (\Mux250~50_combout\ & (((\HD[3][3][5]~q\)) # (!\sector[1]~input_o\))) # (!\Mux250~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][5]~q\,
	datad => \HD[3][2][5]~q\,
	combout => \Mux250~51_combout\);

-- Location: FF_X60_Y33_N27
\HD[3][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][5]~q\);

-- Location: FF_X60_Y33_N9
\HD[3][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][5]~q\);

-- Location: LCCOMB_X60_Y33_N26
\Mux250~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][5]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][5]~q\,
	datad => \HD[3][10][5]~q\,
	combout => \Mux250~48_combout\);

-- Location: FF_X61_Y36_N11
\HD[3][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][5]~q\);

-- Location: FF_X61_Y36_N25
\HD[3][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][5]~q\);

-- Location: LCCOMB_X61_Y36_N10
\Mux250~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~49_combout\ = (\Mux250~48_combout\ & (((\HD[3][11][5]~q\)) # (!\sector[0]~input_o\))) # (!\Mux250~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][5]~q\,
	datad => \HD[3][9][5]~q\,
	combout => \Mux250~49_combout\);

-- Location: LCCOMB_X62_Y36_N0
\Mux250~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux250~49_combout\))) # (!\Mux240~2_combout\ & (\Mux250~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux250~51_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux250~49_combout\,
	combout => \Mux250~52_combout\);

-- Location: FF_X62_Y37_N25
\HD[3][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][5]~q\);

-- Location: FF_X62_Y37_N7
\HD[3][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][5]~q\);

-- Location: LCCOMB_X62_Y37_N24
\Mux250~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~53_combout\ = (\Mux240~1_combout\ & ((\Mux250~52_combout\ & (\HD[3][13][5]~q\)) # (!\Mux250~52_combout\ & ((\HD[3][12][5]~q\))))) # (!\Mux240~1_combout\ & (\Mux250~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux250~52_combout\,
	datac => \HD[3][13][5]~q\,
	datad => \HD[3][12][5]~q\,
	combout => \Mux250~53_combout\);

-- Location: FF_X63_Y37_N7
\HD[2][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][5]~q\);

-- Location: FF_X56_Y40_N27
\HD[2][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][5]~q\);

-- Location: FF_X56_Y40_N1
\HD[2][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][5]~q\);

-- Location: LCCOMB_X56_Y40_N26
\Mux250~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][5]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][5]~q\,
	datad => \HD[2][2][5]~q\,
	combout => \Mux250~56_combout\);

-- Location: FF_X57_Y40_N5
\HD[2][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][5]~q\);

-- Location: FF_X57_Y40_N15
\HD[2][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][5]~q\);

-- Location: LCCOMB_X57_Y40_N14
\Mux250~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~57_combout\ = (\Mux250~56_combout\ & (((\HD[2][3][5]~q\) # (!\sector[0]~input_o\)))) # (!\Mux250~56_combout\ & (\HD[2][1][5]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~56_combout\,
	datab => \HD[2][1][5]~q\,
	datac => \HD[2][3][5]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux250~57_combout\);

-- Location: LCCOMB_X63_Y37_N6
\Mux250~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~58_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[2][12][5]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux250~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][12][5]~q\,
	datad => \Mux250~57_combout\,
	combout => \Mux250~58_combout\);

-- Location: FF_X63_Y37_N1
\HD[2][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][5]~q\);

-- Location: FF_X60_Y41_N17
\HD[2][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][5]~q\);

-- Location: FF_X60_Y41_N27
\HD[2][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][5]~q\);

-- Location: FF_X62_Y39_N5
\HD[2][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][5]~q\);

-- Location: FF_X62_Y39_N31
\HD[2][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][5]~q\);

-- Location: LCCOMB_X62_Y39_N30
\Mux250~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~54_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[2][9][5]~q\)) # (!\sector[0]~input_o\ & ((\HD[2][8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][9][5]~q\,
	datac => \HD[2][8][5]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux250~54_combout\);

-- Location: LCCOMB_X60_Y41_N26
\Mux250~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~55_combout\ = (\sector[1]~input_o\ & ((\Mux250~54_combout\ & ((\HD[2][11][5]~q\))) # (!\Mux250~54_combout\ & (\HD[2][10][5]~q\)))) # (!\sector[1]~input_o\ & (((\Mux250~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][10][5]~q\,
	datac => \HD[2][11][5]~q\,
	datad => \Mux250~54_combout\,
	combout => \Mux250~55_combout\);

-- Location: LCCOMB_X63_Y37_N0
\Mux250~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~59_combout\ = (\Mux250~58_combout\ & (((\HD[2][13][5]~q\)) # (!\Mux240~2_combout\))) # (!\Mux250~58_combout\ & (\Mux240~2_combout\ & ((\Mux250~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~58_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][13][5]~q\,
	datad => \Mux250~55_combout\,
	combout => \Mux250~59_combout\);

-- Location: LCCOMB_X63_Y37_N2
\Mux250~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~60_combout\ = (\track[0]~input_o\ & ((\Mux250~53_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux250~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux250~53_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux250~59_combout\,
	combout => \Mux250~60_combout\);

-- Location: LCCOMB_X63_Y37_N28
\Mux250~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~63_combout\ = (\Mux240~0_combout\ & ((\Mux250~60_combout\ & ((\Mux250~62_combout\))) # (!\Mux250~60_combout\ & (\Mux250~47_combout\)))) # (!\Mux240~0_combout\ & (((\Mux250~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~47_combout\,
	datab => \Mux250~62_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux250~60_combout\,
	combout => \Mux250~63_combout\);

-- Location: FF_X74_Y40_N7
\HD[1][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][5]~q\);

-- Location: FF_X74_Y40_N1
\HD[1][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][5]~q\);

-- Location: FF_X75_Y40_N13
\HD[1][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][5]~q\);

-- Location: FF_X75_Y40_N3
\HD[1][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][5]~q\);

-- Location: LCCOMB_X75_Y40_N12
\Mux250~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][5]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][5]~q\,
	datad => \HD[1][6][5]~q\,
	combout => \Mux250~39_combout\);

-- Location: LCCOMB_X74_Y40_N0
\Mux250~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~40_combout\ = (\sector[0]~input_o\ & ((\Mux250~39_combout\ & ((\HD[1][7][5]~q\))) # (!\Mux250~39_combout\ & (\HD[1][5][5]~q\)))) # (!\sector[0]~input_o\ & (((\Mux250~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][5][5]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][5]~q\,
	datad => \Mux250~39_combout\,
	combout => \Mux250~40_combout\);

-- Location: FF_X73_Y33_N9
\HD[0][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][5]~q\);

-- Location: FF_X73_Y33_N27
\HD[0][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][5]~q\);

-- Location: LCCOMB_X69_Y33_N30
\HD~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~18_combout\ = (\data_write[5]~input_o\ & (\HD~0_combout\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[5]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD~18_combout\);

-- Location: FF_X69_Y33_N31
\HD[0][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][5]~q\);

-- Location: LCCOMB_X69_Y33_N20
\HD~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~17_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[5]~input_o\,
	combout => \HD~17_combout\);

-- Location: FF_X69_Y33_N21
\HD[0][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][5]~q\);

-- Location: LCCOMB_X69_Y33_N24
\Mux250~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~34_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][5]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][0][5]~q\,
	datad => \HD[0][1][5]~q\,
	combout => \Mux250~34_combout\);

-- Location: FF_X69_Y33_N27
\HD[0][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][5]~q\);

-- Location: LCCOMB_X69_Y33_N10
\HD~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~16_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datac => \Decoder1~9_combout\,
	datad => \data_write[5]~input_o\,
	combout => \HD~16_combout\);

-- Location: FF_X69_Y33_N11
\HD[0][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][5]~q\);

-- Location: LCCOMB_X69_Y33_N26
\Mux250~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~35_combout\ = (\sector[1]~input_o\ & ((\Mux250~34_combout\ & (\HD[0][3][5]~q\)) # (!\Mux250~34_combout\ & ((\HD[0][2][5]~q\))))) # (!\sector[1]~input_o\ & (\Mux250~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux250~34_combout\,
	datac => \HD[0][3][5]~q\,
	datad => \HD[0][2][5]~q\,
	combout => \Mux250~35_combout\);

-- Location: LCCOMB_X68_Y33_N0
\HD[0][9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][5]~feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD[0][9][5]~feeder_combout\);

-- Location: FF_X68_Y33_N1
\HD[0][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][5]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][5]~q\);

-- Location: FF_X76_Y33_N29
\HD[0][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][5]~q\);

-- Location: FF_X75_Y33_N21
\HD[0][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][5]~q\);

-- Location: LCCOMB_X75_Y33_N18
\HD[0][10][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][5]~feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD[0][10][5]~feeder_combout\);

-- Location: FF_X75_Y33_N19
\HD[0][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][5]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][5]~q\);

-- Location: LCCOMB_X75_Y33_N20
\Mux250~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][5]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][5]~q\,
	datad => \HD[0][10][5]~q\,
	combout => \Mux250~32_combout\);

-- Location: LCCOMB_X76_Y33_N28
\Mux250~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~33_combout\ = (\sector[0]~input_o\ & ((\Mux250~32_combout\ & ((\HD[0][11][5]~q\))) # (!\Mux250~32_combout\ & (\HD[0][9][5]~q\)))) # (!\sector[0]~input_o\ & (((\Mux250~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][5]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][5]~q\,
	datad => \Mux250~32_combout\,
	combout => \Mux250~33_combout\);

-- Location: LCCOMB_X76_Y33_N22
\Mux250~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux250~33_combout\))) # (!\Mux240~2_combout\ & (\Mux250~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux250~35_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux250~33_combout\,
	combout => \Mux250~36_combout\);

-- Location: LCCOMB_X73_Y33_N26
\Mux250~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~37_combout\ = (\Mux240~1_combout\ & ((\Mux250~36_combout\ & ((\HD[0][13][5]~q\))) # (!\Mux250~36_combout\ & (\HD[0][12][5]~q\)))) # (!\Mux240~1_combout\ & (((\Mux250~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[0][12][5]~q\,
	datac => \HD[0][13][5]~q\,
	datad => \Mux250~36_combout\,
	combout => \Mux250~37_combout\);

-- Location: FF_X73_Y34_N11
\HD[1][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][5]~q\);

-- Location: FF_X72_Y34_N7
\HD[1][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][5]~q\);

-- Location: FF_X72_Y34_N29
\HD[1][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][5]~q\);

-- Location: LCCOMB_X72_Y34_N6
\Mux250~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][9][5]~q\))) # (!\sector[0]~input_o\ & (\HD[1][8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][5]~q\,
	datad => \HD[1][9][5]~q\,
	combout => \Mux250~26_combout\);

-- Location: FF_X73_Y34_N5
\HD[1][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][5]~q\);

-- Location: LCCOMB_X73_Y34_N4
\Mux250~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~27_combout\ = (\Mux250~26_combout\ & (((\HD[1][11][5]~q\) # (!\sector[1]~input_o\)))) # (!\Mux250~26_combout\ & (\HD[1][10][5]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][10][5]~q\,
	datab => \Mux250~26_combout\,
	datac => \HD[1][11][5]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux250~27_combout\);

-- Location: FF_X80_Y36_N17
\HD[1][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][5]~q\);

-- Location: FF_X81_Y37_N9
\HD[1][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][5]~q\);

-- Location: FF_X81_Y36_N5
\HD[1][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][5]~q\);

-- Location: FF_X79_Y36_N29
\HD[1][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][5]~q\);

-- Location: FF_X76_Y33_N3
\HD[1][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][5]~q\);

-- Location: LCCOMB_X79_Y36_N28
\Mux250~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~28_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][2][5]~q\))) # (!\sector[1]~input_o\ & (\HD[1][0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][0][5]~q\,
	datad => \HD[1][2][5]~q\,
	combout => \Mux250~28_combout\);

-- Location: LCCOMB_X81_Y36_N4
\Mux250~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~29_combout\ = (\sector[0]~input_o\ & ((\Mux250~28_combout\ & ((\HD[1][3][5]~q\))) # (!\Mux250~28_combout\ & (\HD[1][1][5]~q\)))) # (!\sector[0]~input_o\ & (((\Mux250~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][1][5]~q\,
	datac => \HD[1][3][5]~q\,
	datad => \Mux250~28_combout\,
	combout => \Mux250~29_combout\);

-- Location: LCCOMB_X80_Y36_N16
\Mux250~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~30_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[1][12][5]~q\)) # (!\Mux240~1_combout\ & ((\Mux250~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][5]~q\,
	datad => \Mux250~29_combout\,
	combout => \Mux250~30_combout\);

-- Location: FF_X80_Y36_N11
\HD[1][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][5]~q\);

-- Location: LCCOMB_X80_Y36_N10
\Mux250~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~31_combout\ = (\Mux250~30_combout\ & (((\HD[1][13][5]~q\) # (!\Mux240~2_combout\)))) # (!\Mux250~30_combout\ & (\Mux250~27_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~27_combout\,
	datab => \Mux250~30_combout\,
	datac => \HD[1][13][5]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux250~31_combout\);

-- Location: LCCOMB_X67_Y36_N20
\Mux250~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux250~31_combout\))) # (!\track[0]~input_o\ & (\Mux250~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux250~37_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux250~31_combout\,
	combout => \Mux250~38_combout\);

-- Location: FF_X75_Y36_N19
\HD[0][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][5]~q\);

-- Location: FF_X74_Y36_N25
\HD[0][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][5]~q\);

-- Location: FF_X75_Y36_N29
\HD[0][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][5]~q\);

-- Location: FF_X74_Y36_N15
\HD[0][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][5]~q\);

-- Location: LCCOMB_X75_Y36_N28
\Mux250~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][5]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][5]~q\,
	datad => \HD[0][5][5]~q\,
	combout => \Mux250~24_combout\);

-- Location: LCCOMB_X74_Y36_N24
\Mux250~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~25_combout\ = (\sector[1]~input_o\ & ((\Mux250~24_combout\ & ((\HD[0][7][5]~q\))) # (!\Mux250~24_combout\ & (\HD[0][6][5]~q\)))) # (!\sector[1]~input_o\ & (((\Mux250~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][5]~q\,
	datac => \HD[0][7][5]~q\,
	datad => \Mux250~24_combout\,
	combout => \Mux250~25_combout\);

-- Location: LCCOMB_X74_Y36_N26
\Mux250~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~41_combout\ = (\Mux240~0_combout\ & ((\Mux250~38_combout\ & (\Mux250~40_combout\)) # (!\Mux250~38_combout\ & ((\Mux250~25_combout\))))) # (!\Mux240~0_combout\ & (((\Mux250~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~40_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux250~38_combout\,
	datad => \Mux250~25_combout\,
	combout => \Mux250~41_combout\);

-- Location: FF_X69_Y38_N5
\HD[5][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][5]~q\);

-- Location: FF_X69_Y38_N15
\HD[5][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][5]~q\);

-- Location: LCCOMB_X69_Y38_N14
\Mux250~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~21_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][6][5]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][6][5]~q\,
	datac => \HD[5][4][5]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux250~21_combout\);

-- Location: FF_X70_Y38_N1
\HD[5][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][5]~q\);

-- Location: FF_X70_Y38_N7
\HD[5][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][5]~q\);

-- Location: LCCOMB_X70_Y38_N0
\Mux250~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~22_combout\ = (\Mux250~21_combout\ & (((\HD[5][7][5]~q\)) # (!\sector[0]~input_o\))) # (!\Mux250~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][5]~q\,
	datad => \HD[5][5][5]~q\,
	combout => \Mux250~22_combout\);

-- Location: FF_X75_Y42_N7
\HD[4][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][5]~q\);

-- Location: FF_X75_Y42_N1
\HD[4][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][5]~q\);

-- Location: FF_X79_Y42_N7
\HD[4][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][5]~q\);

-- Location: FF_X79_Y42_N21
\HD[4][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][5]~q\);

-- Location: LCCOMB_X79_Y42_N6
\Mux250~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][5]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][5]~q\,
	datad => \HD[4][10][5]~q\,
	combout => \Mux250~14_combout\);

-- Location: LCCOMB_X75_Y42_N0
\Mux250~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~15_combout\ = (\sector[0]~input_o\ & ((\Mux250~14_combout\ & ((\HD[4][11][5]~q\))) # (!\Mux250~14_combout\ & (\HD[4][9][5]~q\)))) # (!\sector[0]~input_o\ & (((\Mux250~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][5]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][5]~q\,
	datad => \Mux250~14_combout\,
	combout => \Mux250~15_combout\);

-- Location: FF_X73_Y39_N25
\HD[4][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][5]~q\);

-- Location: FF_X73_Y39_N3
\HD[4][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][5]~q\);

-- Location: FF_X74_Y39_N3
\HD[4][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][5]~q\);

-- Location: FF_X74_Y39_N13
\HD[4][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][5]~q\);

-- Location: LCCOMB_X74_Y39_N12
\Mux250~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~16_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][1][5]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][5]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][5]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux250~16_combout\);

-- Location: LCCOMB_X73_Y39_N2
\Mux250~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~17_combout\ = (\sector[1]~input_o\ & ((\Mux250~16_combout\ & ((\HD[4][3][5]~q\))) # (!\Mux250~16_combout\ & (\HD[4][2][5]~q\)))) # (!\sector[1]~input_o\ & (((\Mux250~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][5]~q\,
	datac => \HD[4][3][5]~q\,
	datad => \Mux250~16_combout\,
	combout => \Mux250~17_combout\);

-- Location: LCCOMB_X72_Y42_N14
\Mux250~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~18_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux250~15_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & ((\Mux250~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux250~15_combout\,
	datad => \Mux250~17_combout\,
	combout => \Mux250~18_combout\);

-- Location: FF_X77_Y40_N3
\HD[4][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][5]~q\);

-- Location: FF_X77_Y40_N17
\HD[4][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][5]~q\);

-- Location: LCCOMB_X77_Y40_N2
\Mux250~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~19_combout\ = (\Mux240~1_combout\ & ((\Mux250~18_combout\ & (\HD[4][13][5]~q\)) # (!\Mux250~18_combout\ & ((\HD[4][12][5]~q\))))) # (!\Mux240~1_combout\ & (\Mux250~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux250~18_combout\,
	datac => \HD[4][13][5]~q\,
	datad => \HD[4][12][5]~q\,
	combout => \Mux250~19_combout\);

-- Location: FF_X80_Y38_N27
\HD[4][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][5]~q\);

-- Location: FF_X80_Y38_N1
\HD[4][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][5]~q\);

-- Location: LCCOMB_X80_Y38_N26
\Mux250~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~12_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][5][5]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][4][5]~q\,
	datad => \HD[4][5][5]~q\,
	combout => \Mux250~12_combout\);

-- Location: FF_X74_Y38_N21
\HD[4][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][5]~q\);

-- Location: FF_X74_Y38_N11
\HD[4][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][5]~q\);

-- Location: LCCOMB_X74_Y38_N20
\Mux250~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~13_combout\ = (\sector[1]~input_o\ & ((\Mux250~12_combout\ & (\HD[4][7][5]~q\)) # (!\Mux250~12_combout\ & ((\HD[4][6][5]~q\))))) # (!\sector[1]~input_o\ & (\Mux250~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux250~12_combout\,
	datac => \HD[4][7][5]~q\,
	datad => \HD[4][6][5]~q\,
	combout => \Mux250~13_combout\);

-- Location: LCCOMB_X74_Y38_N22
\Mux250~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~20_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux250~13_combout\))) # (!\Mux240~0_combout\ & (\Mux250~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux250~19_combout\,
	datad => \Mux250~13_combout\,
	combout => \Mux250~20_combout\);

-- Location: FF_X61_Y42_N9
\HD[5][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][5]~q\);

-- Location: FF_X61_Y42_N19
\HD[5][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][5]~q\);

-- Location: LCCOMB_X61_Y42_N18
\Mux250~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~6_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[5][9][5]~q\)) # (!\sector[0]~input_o\ & ((\HD[5][8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][9][5]~q\,
	datac => \HD[5][8][5]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux250~6_combout\);

-- Location: FF_X63_Y42_N7
\HD[5][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][5]~q\);

-- Location: FF_X63_Y42_N5
\HD[5][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][5]~q\);

-- Location: LCCOMB_X63_Y42_N6
\Mux250~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~7_combout\ = (\Mux250~6_combout\ & (((\HD[5][11][5]~q\)) # (!\sector[1]~input_o\))) # (!\Mux250~6_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][5]~q\,
	datad => \HD[5][10][5]~q\,
	combout => \Mux250~7_combout\);

-- Location: FF_X66_Y42_N29
\HD[5][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][5]~q\);

-- Location: FF_X66_Y43_N15
\HD[5][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][5]~q\);

-- Location: LCCOMB_X65_Y43_N16
\HD[5][1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][5]~feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD[5][1][5]~feeder_combout\);

-- Location: FF_X65_Y43_N17
\HD[5][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][5]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][5]~q\);

-- Location: FF_X62_Y42_N19
\HD[5][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][5]~q\);

-- Location: LCCOMB_X62_Y42_N0
\HD[5][2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][5]~feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD[5][2][5]~feeder_combout\);

-- Location: FF_X62_Y42_N1
\HD[5][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][2][5]~feeder_combout\,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][5]~q\);

-- Location: LCCOMB_X62_Y42_N18
\Mux250~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~8_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][2][5]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][5]~q\,
	datad => \HD[5][2][5]~q\,
	combout => \Mux250~8_combout\);

-- Location: FF_X66_Y43_N17
\HD[5][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][5]~q\);

-- Location: LCCOMB_X66_Y43_N16
\Mux250~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~9_combout\ = (\Mux250~8_combout\ & (((\HD[5][3][5]~q\) # (!\sector[0]~input_o\)))) # (!\Mux250~8_combout\ & (\HD[5][1][5]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][5]~q\,
	datab => \Mux250~8_combout\,
	datac => \HD[5][3][5]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux250~9_combout\);

-- Location: LCCOMB_X66_Y43_N14
\Mux250~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~10_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[5][12][5]~q\)) # (!\Mux240~1_combout\ & ((\Mux250~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][5]~q\,
	datad => \Mux250~9_combout\,
	combout => \Mux250~10_combout\);

-- Location: LCCOMB_X66_Y42_N28
\Mux250~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~11_combout\ = (\Mux240~2_combout\ & ((\Mux250~10_combout\ & ((\HD[5][13][5]~q\))) # (!\Mux250~10_combout\ & (\Mux250~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux250~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~7_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][5]~q\,
	datad => \Mux250~10_combout\,
	combout => \Mux250~11_combout\);

-- Location: LCCOMB_X67_Y36_N26
\Mux250~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~23_combout\ = (\track[0]~input_o\ & ((\Mux250~20_combout\ & (\Mux250~22_combout\)) # (!\Mux250~20_combout\ & ((\Mux250~11_combout\))))) # (!\track[0]~input_o\ & (((\Mux250~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux250~22_combout\,
	datac => \Mux250~20_combout\,
	datad => \Mux250~11_combout\,
	combout => \Mux250~23_combout\);

-- Location: LCCOMB_X67_Y36_N22
\Mux250~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & ((\Mux250~23_combout\))) # (!\Mux240~3_combout\ & (\Mux250~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~41_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux250~23_combout\,
	datad => \Mux240~3_combout\,
	combout => \Mux250~42_combout\);

-- Location: FF_X63_Y41_N13
\HD[6][4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][5]~q\);

-- Location: FF_X63_Y41_N11
\HD[6][5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][5]~q\);

-- Location: LCCOMB_X63_Y41_N12
\Mux250~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][5]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][5]~q\,
	datad => \HD[6][5][5]~q\,
	combout => \Mux250~43_combout\);

-- Location: FF_X63_Y38_N23
\HD[6][7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][5]~q\);

-- Location: FF_X63_Y38_N29
\HD[6][6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][5]~q\);

-- Location: LCCOMB_X63_Y38_N22
\Mux250~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~44_combout\ = (\Mux250~43_combout\ & (((\HD[6][7][5]~q\)) # (!\sector[1]~input_o\))) # (!\Mux250~43_combout\ & (\sector[1]~input_o\ & ((\HD[6][6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~43_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][7][5]~q\,
	datad => \HD[6][6][5]~q\,
	combout => \Mux250~44_combout\);

-- Location: FF_X68_Y37_N19
\HD[6][12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][5]~q\);

-- Location: FF_X70_Y40_N27
\HD[6][13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][5]~q\);

-- Location: FF_X69_Y42_N29
\HD[6][2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][5]~q\);

-- Location: FF_X69_Y42_N7
\HD[6][0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][5]~q\);

-- Location: LCCOMB_X68_Y42_N12
\HD[6][1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][5]~feeder_combout\ = \data_write[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[5]~input_o\,
	combout => \HD[6][1][5]~feeder_combout\);

-- Location: FF_X68_Y42_N13
\HD[6][1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][5]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][5]~q\);

-- Location: LCCOMB_X69_Y42_N6
\Mux250~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~2_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][1][5]~q\))) # (!\sector[0]~input_o\ & (\HD[6][0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][5]~q\,
	datad => \HD[6][1][5]~q\,
	combout => \Mux250~2_combout\);

-- Location: FF_X69_Y39_N29
\HD[6][3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][5]~q\);

-- Location: LCCOMB_X69_Y39_N28
\Mux250~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~3_combout\ = (\Mux250~2_combout\ & (((\HD[6][3][5]~q\) # (!\sector[1]~input_o\)))) # (!\Mux250~2_combout\ & (\HD[6][2][5]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][5]~q\,
	datab => \Mux250~2_combout\,
	datac => \HD[6][3][5]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux250~3_combout\);

-- Location: FF_X73_Y44_N21
\HD[6][8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][5]~q\);

-- Location: FF_X73_Y44_N3
\HD[6][10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][5]~q\);

-- Location: LCCOMB_X73_Y44_N20
\Mux250~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][5]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][5]~q\,
	datad => \HD[6][10][5]~q\,
	combout => \Mux250~0_combout\);

-- Location: FF_X69_Y44_N11
\HD[6][11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][5]~q\);

-- Location: FF_X69_Y44_N25
\HD[6][9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[5]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][5]~q\);

-- Location: LCCOMB_X69_Y44_N10
\Mux250~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~1_combout\ = (\sector[0]~input_o\ & ((\Mux250~0_combout\ & (\HD[6][11][5]~q\)) # (!\Mux250~0_combout\ & ((\HD[6][9][5]~q\))))) # (!\sector[0]~input_o\ & (\Mux250~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux250~0_combout\,
	datac => \HD[6][11][5]~q\,
	datad => \HD[6][9][5]~q\,
	combout => \Mux250~1_combout\);

-- Location: LCCOMB_X69_Y39_N22
\Mux250~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~4_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux250~1_combout\))) # (!\Mux240~2_combout\ & (\Mux250~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux250~3_combout\,
	datac => \Mux250~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux250~4_combout\);

-- Location: LCCOMB_X70_Y40_N26
\Mux250~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~5_combout\ = (\Mux240~1_combout\ & ((\Mux250~4_combout\ & ((\HD[6][13][5]~q\))) # (!\Mux250~4_combout\ & (\HD[6][12][5]~q\)))) # (!\Mux240~1_combout\ & (((\Mux250~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][5]~q\,
	datac => \HD[6][13][5]~q\,
	datad => \Mux250~4_combout\,
	combout => \Mux250~5_combout\);

-- Location: LCCOMB_X67_Y36_N16
\Mux250~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~45_combout\ = (\Mux250~42_combout\ & (((\Mux250~44_combout\)) # (!\Mux240~4_combout\))) # (!\Mux250~42_combout\ & (\Mux240~4_combout\ & ((\Mux250~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux250~42_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux250~44_combout\,
	datad => \Mux250~5_combout\,
	combout => \Mux250~45_combout\);

-- Location: LCCOMB_X67_Y36_N18
\Mux250~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux250~64_combout\ = (\track[2]~input_o\ & (((\Mux250~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux250~63_combout\)) # (!\track[1]~input_o\ & ((\Mux250~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \Mux250~63_combout\,
	datac => \track[1]~input_o\,
	datad => \Mux250~45_combout\,
	combout => \Mux250~64_combout\);

-- Location: IOIBUF_X60_Y0_N15
\data_write[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(6),
	o => \data_write[6]~input_o\);

-- Location: FF_X63_Y41_N31
\HD[6][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][6]~q\);

-- Location: FF_X63_Y41_N17
\HD[6][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][6]~q\);

-- Location: FF_X66_Y41_N1
\HD[6][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][6]~q\);

-- Location: LCCOMB_X63_Y41_N16
\Mux249~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][6]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][6]~q\,
	datad => \HD[6][6][6]~q\,
	combout => \Mux249~43_combout\);

-- Location: FF_X65_Y41_N21
\HD[6][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][6]~q\);

-- Location: LCCOMB_X65_Y41_N20
\Mux249~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~44_combout\ = (\Mux249~43_combout\ & (((\HD[6][7][6]~q\) # (!\sector[0]~input_o\)))) # (!\Mux249~43_combout\ & (\HD[6][5][6]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][6]~q\,
	datab => \Mux249~43_combout\,
	datac => \HD[6][7][6]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux249~44_combout\);

-- Location: FF_X73_Y42_N17
\HD[5][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][6]~q\);

-- Location: FF_X73_Y42_N27
\HD[5][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][6]~q\);

-- Location: LCCOMB_X73_Y42_N26
\Mux249~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][6]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][6]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][6]~q\,
	datac => \HD[5][4][6]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux249~15_combout\);

-- Location: FF_X73_Y40_N21
\HD[5][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][6]~q\);

-- Location: FF_X73_Y40_N11
\HD[5][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][6]~q\);

-- Location: LCCOMB_X73_Y40_N20
\Mux249~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~16_combout\ = (\sector[1]~input_o\ & ((\Mux249~15_combout\ & (\HD[5][7][6]~q\)) # (!\Mux249~15_combout\ & ((\HD[5][6][6]~q\))))) # (!\sector[1]~input_o\ & (\Mux249~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux249~15_combout\,
	datac => \HD[5][7][6]~q\,
	datad => \HD[5][6][6]~q\,
	combout => \Mux249~16_combout\);

-- Location: FF_X66_Y43_N19
\HD[5][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][6]~q\);

-- Location: FF_X67_Y40_N25
\HD[5][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][6]~q\);

-- Location: FF_X57_Y42_N23
\HD[5][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][6]~q\);

-- Location: LCCOMB_X58_Y42_N2
\HD[5][10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][10][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[5][10][6]~feeder_combout\);

-- Location: FF_X58_Y42_N3
\HD[5][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][10][6]~feeder_combout\,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][6]~q\);

-- Location: LCCOMB_X57_Y42_N22
\Mux249~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][6]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][6]~q\,
	datad => \HD[5][10][6]~q\,
	combout => \Mux249~2_combout\);

-- Location: FF_X58_Y42_N5
\HD[5][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][6]~q\);

-- Location: FF_X57_Y42_N13
\HD[5][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][6]~q\);

-- Location: LCCOMB_X58_Y42_N4
\Mux249~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~3_combout\ = (\sector[0]~input_o\ & ((\Mux249~2_combout\ & (\HD[5][11][6]~q\)) # (!\Mux249~2_combout\ & ((\HD[5][9][6]~q\))))) # (!\sector[0]~input_o\ & (\Mux249~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux249~2_combout\,
	datac => \HD[5][11][6]~q\,
	datad => \HD[5][9][6]~q\,
	combout => \Mux249~3_combout\);

-- Location: FF_X62_Y43_N17
\HD[5][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][6]~q\);

-- Location: FF_X66_Y43_N29
\HD[5][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][6]~q\);

-- Location: FF_X65_Y43_N13
\HD[5][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][6]~q\);

-- Location: LCCOMB_X65_Y43_N10
\HD[5][1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[5][1][6]~feeder_combout\);

-- Location: FF_X65_Y43_N11
\HD[5][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][6]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][6]~q\);

-- Location: LCCOMB_X65_Y43_N12
\Mux249~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~4_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][1][6]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][6]~q\,
	datad => \HD[5][1][6]~q\,
	combout => \Mux249~4_combout\);

-- Location: LCCOMB_X66_Y43_N28
\Mux249~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~5_combout\ = (\sector[1]~input_o\ & ((\Mux249~4_combout\ & ((\HD[5][3][6]~q\))) # (!\Mux249~4_combout\ & (\HD[5][2][6]~q\)))) # (!\sector[1]~input_o\ & (((\Mux249~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][6]~q\,
	datac => \HD[5][3][6]~q\,
	datad => \Mux249~4_combout\,
	combout => \Mux249~5_combout\);

-- Location: LCCOMB_X66_Y43_N30
\Mux249~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~6_combout\ = (\Mux240~2_combout\ & ((\Mux249~3_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux249~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux249~5_combout\,
	combout => \Mux249~6_combout\);

-- Location: LCCOMB_X67_Y40_N24
\Mux249~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~7_combout\ = (\Mux240~1_combout\ & ((\Mux249~6_combout\ & ((\HD[5][13][6]~q\))) # (!\Mux249~6_combout\ & (\HD[5][12][6]~q\)))) # (!\Mux240~1_combout\ & (((\Mux249~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[5][12][6]~q\,
	datac => \HD[5][13][6]~q\,
	datad => \Mux249~6_combout\,
	combout => \Mux249~7_combout\);

-- Location: FF_X79_Y42_N27
\HD[4][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][6]~q\);

-- Location: FF_X80_Y42_N23
\HD[4][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][6]~q\);

-- Location: LCCOMB_X79_Y42_N26
\Mux249~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][6]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][6]~q\,
	datad => \HD[4][9][6]~q\,
	combout => \Mux249~8_combout\);

-- Location: FF_X80_Y42_N1
\HD[4][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][6]~q\);

-- Location: LCCOMB_X79_Y42_N24
\HD[4][10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[4][10][6]~feeder_combout\);

-- Location: FF_X79_Y42_N25
\HD[4][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][6]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][6]~q\);

-- Location: LCCOMB_X80_Y42_N0
\Mux249~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~9_combout\ = (\Mux249~8_combout\ & (((\HD[4][11][6]~q\)) # (!\sector[1]~input_o\))) # (!\Mux249~8_combout\ & (\sector[1]~input_o\ & ((\HD[4][10][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~8_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][6]~q\,
	datad => \HD[4][10][6]~q\,
	combout => \Mux249~9_combout\);

-- Location: FF_X76_Y42_N11
\HD[4][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][6]~q\);

-- Location: FF_X76_Y42_N25
\HD[4][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][6]~q\);

-- Location: FF_X76_Y41_N7
\HD[4][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][6]~q\);

-- Location: FF_X77_Y42_N25
\HD[4][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][6]~q\);

-- Location: LCCOMB_X77_Y42_N24
\Mux249~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~10_combout\ = (\sector[1]~input_o\ & ((\HD[4][2][6]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[4][0][6]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][6]~q\,
	datac => \HD[4][0][6]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux249~10_combout\);

-- Location: FF_X77_Y42_N19
\HD[4][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][6]~q\);

-- Location: LCCOMB_X77_Y43_N8
\HD[4][1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[4][1][6]~feeder_combout\);

-- Location: FF_X77_Y43_N9
\HD[4][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][1][6]~feeder_combout\,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][6]~q\);

-- Location: LCCOMB_X77_Y42_N18
\Mux249~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~11_combout\ = (\sector[0]~input_o\ & ((\Mux249~10_combout\ & (\HD[4][3][6]~q\)) # (!\Mux249~10_combout\ & ((\HD[4][1][6]~q\))))) # (!\sector[0]~input_o\ & (\Mux249~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux249~10_combout\,
	datac => \HD[4][3][6]~q\,
	datad => \HD[4][1][6]~q\,
	combout => \Mux249~11_combout\);

-- Location: LCCOMB_X76_Y42_N24
\Mux249~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][6]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux249~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][6]~q\,
	datad => \Mux249~11_combout\,
	combout => \Mux249~12_combout\);

-- Location: LCCOMB_X76_Y42_N10
\Mux249~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~13_combout\ = (\Mux240~2_combout\ & ((\Mux249~12_combout\ & ((\HD[4][13][6]~q\))) # (!\Mux249~12_combout\ & (\Mux249~9_combout\)))) # (!\Mux240~2_combout\ & (((\Mux249~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~9_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][6]~q\,
	datad => \Mux249~12_combout\,
	combout => \Mux249~13_combout\);

-- Location: LCCOMB_X73_Y40_N8
\Mux249~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~14_combout\ = (\Mux240~0_combout\ & (\track[0]~input_o\)) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux249~7_combout\)) # (!\track[0]~input_o\ & ((\Mux249~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux249~7_combout\,
	datad => \Mux249~13_combout\,
	combout => \Mux249~14_combout\);

-- Location: FF_X79_Y38_N1
\HD[4][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][6]~q\);

-- Location: FF_X79_Y38_N3
\HD[4][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][6]~q\);

-- Location: FF_X82_Y38_N31
\HD[4][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][6]~q\);

-- Location: FF_X82_Y38_N1
\HD[4][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][6]~q\);

-- Location: LCCOMB_X82_Y38_N0
\Mux249~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~0_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[4][6][6]~q\)) # (!\sector[1]~input_o\ & ((\HD[4][4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][6][6]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][6]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux249~0_combout\);

-- Location: LCCOMB_X79_Y38_N2
\Mux249~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~1_combout\ = (\sector[0]~input_o\ & ((\Mux249~0_combout\ & ((\HD[4][7][6]~q\))) # (!\Mux249~0_combout\ & (\HD[4][5][6]~q\)))) # (!\sector[0]~input_o\ & (((\Mux249~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][5][6]~q\,
	datac => \HD[4][7][6]~q\,
	datad => \Mux249~0_combout\,
	combout => \Mux249~1_combout\);

-- Location: LCCOMB_X73_Y40_N14
\Mux249~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~17_combout\ = (\Mux240~0_combout\ & ((\Mux249~14_combout\ & (\Mux249~16_combout\)) # (!\Mux249~14_combout\ & ((\Mux249~1_combout\))))) # (!\Mux240~0_combout\ & (((\Mux249~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux249~16_combout\,
	datac => \Mux249~14_combout\,
	datad => \Mux249~1_combout\,
	combout => \Mux249~17_combout\);

-- Location: FF_X76_Y44_N15
\HD[6][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][6]~q\);

-- Location: FF_X76_Y44_N29
\HD[6][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][6]~q\);

-- Location: LCCOMB_X76_Y44_N14
\Mux249~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][6]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][6]~q\,
	datad => \HD[6][9][6]~q\,
	combout => \Mux249~18_combout\);

-- Location: FF_X75_Y44_N31
\HD[6][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][6]~q\);

-- Location: LCCOMB_X75_Y44_N20
\HD[6][10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[6][10][6]~feeder_combout\);

-- Location: FF_X75_Y44_N21
\HD[6][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][10][6]~feeder_combout\,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][6]~q\);

-- Location: LCCOMB_X75_Y44_N30
\Mux249~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~19_combout\ = (\sector[1]~input_o\ & ((\Mux249~18_combout\ & (\HD[6][11][6]~q\)) # (!\Mux249~18_combout\ & ((\HD[6][10][6]~q\))))) # (!\sector[1]~input_o\ & (\Mux249~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux249~18_combout\,
	datac => \HD[6][11][6]~q\,
	datad => \HD[6][10][6]~q\,
	combout => \Mux249~19_combout\);

-- Location: FF_X73_Y43_N7
\HD[6][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][6]~q\);

-- Location: FF_X73_Y43_N13
\HD[6][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][6]~q\);

-- Location: FF_X69_Y42_N11
\HD[6][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][6]~q\);

-- Location: FF_X69_Y42_N17
\HD[6][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][6]~q\);

-- Location: LCCOMB_X69_Y42_N10
\Mux249~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~20_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][2][6]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][6]~q\,
	datad => \HD[6][2][6]~q\,
	combout => \Mux249~20_combout\);

-- Location: LCCOMB_X72_Y43_N24
\HD[6][1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[6][1][6]~feeder_combout\);

-- Location: FF_X72_Y43_N25
\HD[6][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][6]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][6]~q\);

-- Location: FF_X72_Y43_N3
\HD[6][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][6]~q\);

-- Location: LCCOMB_X72_Y43_N2
\Mux249~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~21_combout\ = (\Mux249~20_combout\ & (((\HD[6][3][6]~q\) # (!\sector[0]~input_o\)))) # (!\Mux249~20_combout\ & (\HD[6][1][6]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~20_combout\,
	datab => \HD[6][1][6]~q\,
	datac => \HD[6][3][6]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux249~21_combout\);

-- Location: LCCOMB_X73_Y43_N12
\Mux249~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][6]~q\)) # (!\Mux240~1_combout\ & ((\Mux249~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][6]~q\,
	datad => \Mux249~21_combout\,
	combout => \Mux249~22_combout\);

-- Location: LCCOMB_X73_Y43_N6
\Mux249~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~23_combout\ = (\Mux240~2_combout\ & ((\Mux249~22_combout\ & ((\HD[6][13][6]~q\))) # (!\Mux249~22_combout\ & (\Mux249~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux249~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux249~19_combout\,
	datac => \HD[6][13][6]~q\,
	datad => \Mux249~22_combout\,
	combout => \Mux249~23_combout\);

-- Location: FF_X70_Y33_N21
\HD[0][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][6]~q\);

-- Location: LCCOMB_X73_Y31_N20
\HD~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~21_combout\ = (\data_write[6]~input_o\ & (\HD~0_combout\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \data_write[6]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD~21_combout\);

-- Location: FF_X73_Y31_N21
\HD[0][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][6]~q\);

-- Location: LCCOMB_X73_Y31_N18
\HD~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~20_combout\ = (\data_write[6]~input_o\ & (\HD~0_combout\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \data_write[6]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~9_combout\,
	combout => \HD~20_combout\);

-- Location: FF_X73_Y31_N19
\HD[0][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][6]~q\);

-- Location: LCCOMB_X73_Y31_N22
\Mux249~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\) # (\HD[0][2][6]~q\)))) # (!\sector[1]~input_o\ & (\HD[0][0][6]~q\ & (!\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][6]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][2][6]~q\,
	combout => \Mux249~34_combout\);

-- Location: FF_X73_Y31_N1
\HD[0][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][6]~q\);

-- Location: LCCOMB_X70_Y31_N16
\HD~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~19_combout\ = (\data_write[6]~input_o\ & (\Decoder1~10_combout\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[6]~input_o\,
	datab => \Decoder1~10_combout\,
	datad => \HD~0_combout\,
	combout => \HD~19_combout\);

-- Location: FF_X70_Y31_N17
\HD[0][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][6]~q\);

-- Location: LCCOMB_X73_Y31_N0
\Mux249~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~35_combout\ = (\Mux249~34_combout\ & (((\HD[0][3][6]~q\)) # (!\sector[0]~input_o\))) # (!\Mux249~34_combout\ & (\sector[0]~input_o\ & ((\HD[0][1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~34_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][3][6]~q\,
	datad => \HD[0][1][6]~q\,
	combout => \Mux249~35_combout\);

-- Location: LCCOMB_X70_Y33_N20
\Mux249~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~36_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[0][12][6]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux249~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][6]~q\,
	datad => \Mux249~35_combout\,
	combout => \Mux249~36_combout\);

-- Location: FF_X74_Y33_N3
\HD[0][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][6]~q\);

-- Location: LCCOMB_X75_Y32_N18
\HD[0][10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[0][10][6]~feeder_combout\);

-- Location: FF_X75_Y32_N19
\HD[0][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][6]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][6]~q\);

-- Location: FF_X75_Y33_N15
\HD[0][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][6]~q\);

-- Location: FF_X72_Y31_N17
\HD[0][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][6]~q\);

-- Location: LCCOMB_X75_Y33_N14
\Mux249~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][6]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][6]~q\,
	datad => \HD[0][9][6]~q\,
	combout => \Mux249~32_combout\);

-- Location: FF_X72_Y31_N27
\HD[0][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][6]~q\);

-- Location: LCCOMB_X72_Y31_N26
\Mux249~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~33_combout\ = (\Mux249~32_combout\ & (((\HD[0][11][6]~q\) # (!\sector[1]~input_o\)))) # (!\Mux249~32_combout\ & (\HD[0][10][6]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][6]~q\,
	datab => \Mux249~32_combout\,
	datac => \HD[0][11][6]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux249~33_combout\);

-- Location: LCCOMB_X74_Y33_N2
\Mux249~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~37_combout\ = (\Mux249~36_combout\ & (((\HD[0][13][6]~q\)) # (!\Mux240~2_combout\))) # (!\Mux249~36_combout\ & (\Mux240~2_combout\ & ((\Mux249~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~36_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][13][6]~q\,
	datad => \Mux249~33_combout\,
	combout => \Mux249~37_combout\);

-- Location: FF_X72_Y32_N17
\HD[0][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][6]~q\);

-- Location: LCCOMB_X75_Y32_N24
\HD[0][6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[0][6][6]~feeder_combout\);

-- Location: FF_X75_Y32_N25
\HD[0][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][6]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][6]~q\);

-- Location: LCCOMB_X72_Y32_N16
\Mux249~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~30_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][6][6]~q\))) # (!\sector[1]~input_o\ & (\HD[0][4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][6]~q\,
	datad => \HD[0][6][6]~q\,
	combout => \Mux249~30_combout\);

-- Location: FF_X75_Y35_N27
\HD[0][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][6]~q\);

-- Location: FF_X75_Y35_N1
\HD[0][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][6]~q\);

-- Location: LCCOMB_X75_Y35_N26
\Mux249~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~31_combout\ = (\Mux249~30_combout\ & (((\HD[0][7][6]~q\)) # (!\sector[0]~input_o\))) # (!\Mux249~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][6]~q\,
	datad => \HD[0][5][6]~q\,
	combout => \Mux249~31_combout\);

-- Location: LCCOMB_X73_Y40_N24
\Mux249~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux249~31_combout\))) # (!\Mux240~0_combout\ & (\Mux249~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~37_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux249~31_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux249~38_combout\);

-- Location: FF_X77_Y36_N13
\HD[1][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][6]~q\);

-- Location: FF_X77_Y36_N15
\HD[1][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][6]~q\);

-- Location: FF_X76_Y35_N9
\HD[1][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][6]~q\);

-- Location: FF_X76_Y35_N11
\HD[1][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][6]~q\);

-- Location: LCCOMB_X65_Y34_N30
\HD[1][10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[1][10][6]~feeder_combout\);

-- Location: FF_X65_Y34_N31
\HD[1][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][6]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][6]~q\);

-- Location: FF_X72_Y34_N1
\HD[1][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][6]~q\);

-- Location: LCCOMB_X72_Y34_N0
\Mux249~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~24_combout\ = (\sector[1]~input_o\ & ((\HD[1][10][6]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[1][8][6]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][10][6]~q\,
	datac => \HD[1][8][6]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux249~24_combout\);

-- Location: LCCOMB_X76_Y35_N10
\Mux249~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~25_combout\ = (\sector[0]~input_o\ & ((\Mux249~24_combout\ & ((\HD[1][11][6]~q\))) # (!\Mux249~24_combout\ & (\HD[1][9][6]~q\)))) # (!\sector[0]~input_o\ & (((\Mux249~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][9][6]~q\,
	datac => \HD[1][11][6]~q\,
	datad => \Mux249~24_combout\,
	combout => \Mux249~25_combout\);

-- Location: FF_X75_Y34_N23
\HD[1][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][6]~q\);

-- Location: FF_X75_Y34_N29
\HD[1][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][6]~q\);

-- Location: LCCOMB_X75_Y34_N22
\Mux249~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][6]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][6]~q\,
	datad => \HD[1][1][6]~q\,
	combout => \Mux249~26_combout\);

-- Location: FF_X77_Y35_N9
\HD[1][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][6]~q\);

-- Location: FF_X77_Y35_N27
\HD[1][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][6]~q\);

-- Location: LCCOMB_X77_Y35_N26
\Mux249~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~27_combout\ = (\Mux249~26_combout\ & (((\HD[1][3][6]~q\) # (!\sector[1]~input_o\)))) # (!\Mux249~26_combout\ & (\HD[1][2][6]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~26_combout\,
	datab => \HD[1][2][6]~q\,
	datac => \HD[1][3][6]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux249~27_combout\);

-- Location: LCCOMB_X66_Y43_N0
\Mux249~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~28_combout\ = (\Mux240~2_combout\ & ((\Mux249~25_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux249~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~25_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux249~27_combout\,
	combout => \Mux249~28_combout\);

-- Location: LCCOMB_X77_Y36_N14
\Mux249~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~29_combout\ = (\Mux240~1_combout\ & ((\Mux249~28_combout\ & ((\HD[1][13][6]~q\))) # (!\Mux249~28_combout\ & (\HD[1][12][6]~q\)))) # (!\Mux240~1_combout\ & (((\Mux249~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][12][6]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][6]~q\,
	datad => \Mux249~28_combout\,
	combout => \Mux249~29_combout\);

-- Location: FF_X75_Y40_N15
\HD[1][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][6]~q\);

-- Location: FF_X74_Y40_N19
\HD[1][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][6]~q\);

-- Location: FF_X75_Y40_N17
\HD[1][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][6]~q\);

-- Location: LCCOMB_X76_Y40_N24
\HD[1][5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[1][5][6]~feeder_combout\);

-- Location: FF_X76_Y40_N25
\HD[1][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][5][6]~feeder_combout\,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][6]~q\);

-- Location: LCCOMB_X75_Y40_N16
\Mux249~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][6]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][6]~q\,
	datad => \HD[1][5][6]~q\,
	combout => \Mux249~39_combout\);

-- Location: LCCOMB_X74_Y40_N18
\Mux249~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~40_combout\ = (\sector[1]~input_o\ & ((\Mux249~39_combout\ & ((\HD[1][7][6]~q\))) # (!\Mux249~39_combout\ & (\HD[1][6][6]~q\)))) # (!\sector[1]~input_o\ & (((\Mux249~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][6][6]~q\,
	datac => \HD[1][7][6]~q\,
	datad => \Mux249~39_combout\,
	combout => \Mux249~40_combout\);

-- Location: LCCOMB_X73_Y40_N18
\Mux249~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~41_combout\ = (\track[0]~input_o\ & ((\Mux249~38_combout\ & ((\Mux249~40_combout\))) # (!\Mux249~38_combout\ & (\Mux249~29_combout\)))) # (!\track[0]~input_o\ & (\Mux249~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux249~38_combout\,
	datac => \Mux249~29_combout\,
	datad => \Mux249~40_combout\,
	combout => \Mux249~41_combout\);

-- Location: LCCOMB_X73_Y40_N12
\Mux249~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~42_combout\ = (\Mux240~3_combout\ & (\Mux240~4_combout\)) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & (\Mux249~23_combout\)) # (!\Mux240~4_combout\ & ((\Mux249~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux249~23_combout\,
	datad => \Mux249~41_combout\,
	combout => \Mux249~42_combout\);

-- Location: LCCOMB_X73_Y40_N22
\Mux249~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~45_combout\ = (\Mux240~3_combout\ & ((\Mux249~42_combout\ & (\Mux249~44_combout\)) # (!\Mux249~42_combout\ & ((\Mux249~17_combout\))))) # (!\Mux240~3_combout\ & (((\Mux249~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux249~44_combout\,
	datac => \Mux249~17_combout\,
	datad => \Mux249~42_combout\,
	combout => \Mux249~45_combout\);

-- Location: FF_X60_Y34_N15
\HD[3][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][6]~q\);

-- Location: FF_X59_Y34_N3
\HD[3][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][6]~q\);

-- Location: LCCOMB_X60_Y34_N14
\Mux249~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][6]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][6]~q\,
	datad => \HD[3][9][6]~q\,
	combout => \Mux249~46_combout\);

-- Location: FF_X61_Y34_N5
\HD[3][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][6]~q\);

-- Location: FF_X61_Y34_N15
\HD[3][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][6]~q\);

-- Location: LCCOMB_X61_Y34_N14
\Mux249~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~47_combout\ = (\Mux249~46_combout\ & (((\HD[3][11][6]~q\) # (!\sector[1]~input_o\)))) # (!\Mux249~46_combout\ & (\HD[3][10][6]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~46_combout\,
	datab => \HD[3][10][6]~q\,
	datac => \HD[3][11][6]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux249~47_combout\);

-- Location: FF_X65_Y35_N19
\HD[3][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][6]~q\);

-- Location: FF_X61_Y33_N1
\HD[3][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][6]~q\);

-- Location: FF_X62_Y33_N27
\HD[3][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][6]~q\);

-- Location: LCCOMB_X61_Y35_N10
\HD[3][2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[3][2][6]~feeder_combout\);

-- Location: FF_X61_Y35_N11
\HD[3][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][6]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][6]~q\);

-- Location: FF_X61_Y33_N11
\HD[3][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][6]~q\);

-- Location: LCCOMB_X61_Y33_N10
\Mux249~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~48_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[3][2][6]~q\)) # (!\sector[1]~input_o\ & ((\HD[3][0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][2][6]~q\,
	datac => \HD[3][0][6]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux249~48_combout\);

-- Location: LCCOMB_X62_Y33_N26
\Mux249~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~49_combout\ = (\sector[0]~input_o\ & ((\Mux249~48_combout\ & ((\HD[3][3][6]~q\))) # (!\Mux249~48_combout\ & (\HD[3][1][6]~q\)))) # (!\sector[0]~input_o\ & (((\Mux249~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][1][6]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][3][6]~q\,
	datad => \Mux249~48_combout\,
	combout => \Mux249~49_combout\);

-- Location: FF_X65_Y35_N17
\HD[3][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][6]~q\);

-- Location: LCCOMB_X65_Y35_N16
\Mux249~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~50_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][6]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux249~49_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][6]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux249~50_combout\);

-- Location: LCCOMB_X65_Y35_N18
\Mux249~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~51_combout\ = (\Mux240~2_combout\ & ((\Mux249~50_combout\ & ((\HD[3][13][6]~q\))) # (!\Mux249~50_combout\ & (\Mux249~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux249~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux249~47_combout\,
	datac => \HD[3][13][6]~q\,
	datad => \Mux249~50_combout\,
	combout => \Mux249~51_combout\);

-- Location: FF_X66_Y34_N7
\HD[3][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][6]~q\);

-- Location: LCCOMB_X65_Y34_N24
\HD[3][6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[3][6][6]~feeder_combout\);

-- Location: FF_X65_Y34_N25
\HD[3][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][6]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][6]~q\);

-- Location: LCCOMB_X66_Y34_N6
\Mux249~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][6]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][6]~q\,
	datad => \HD[3][6][6]~q\,
	combout => \Mux249~61_combout\);

-- Location: FF_X65_Y36_N19
\HD[3][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][6]~q\);

-- Location: FF_X65_Y36_N1
\HD[3][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][6]~q\);

-- Location: LCCOMB_X65_Y36_N18
\Mux249~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~62_combout\ = (\Mux249~61_combout\ & (((\HD[3][7][6]~q\)) # (!\sector[0]~input_o\))) # (!\Mux249~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][6]~q\,
	datad => \HD[3][5][6]~q\,
	combout => \Mux249~62_combout\);

-- Location: FF_X63_Y40_N25
\HD[2][12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][6]~q\);

-- Location: FF_X63_Y40_N21
\HD[2][13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][6]~q\);

-- Location: FF_X62_Y39_N1
\HD[2][9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][6]~q\);

-- Location: FF_X61_Y39_N29
\HD[2][11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][6]~q\);

-- Location: LCCOMB_X60_Y43_N0
\HD[2][10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[2][10][6]~feeder_combout\);

-- Location: FF_X60_Y43_N1
\HD[2][10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][6]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][6]~q\);

-- Location: FF_X62_Y39_N19
\HD[2][8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][6]~q\);

-- Location: LCCOMB_X62_Y39_N18
\Mux249~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~54_combout\ = (\sector[1]~input_o\ & ((\HD[2][10][6]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][8][6]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][10][6]~q\,
	datac => \HD[2][8][6]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux249~54_combout\);

-- Location: LCCOMB_X61_Y39_N28
\Mux249~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~55_combout\ = (\sector[0]~input_o\ & ((\Mux249~54_combout\ & ((\HD[2][11][6]~q\))) # (!\Mux249~54_combout\ & (\HD[2][9][6]~q\)))) # (!\sector[0]~input_o\ & (((\Mux249~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][6]~q\,
	datac => \HD[2][11][6]~q\,
	datad => \Mux249~54_combout\,
	combout => \Mux249~55_combout\);

-- Location: LCCOMB_X58_Y39_N6
\HD[2][2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][6]~feeder_combout\ = \data_write[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[6]~input_o\,
	combout => \HD[2][2][6]~feeder_combout\);

-- Location: FF_X58_Y39_N7
\HD[2][2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][6]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][6]~q\);

-- Location: FF_X58_Y39_N25
\HD[2][3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][6]~q\);

-- Location: FF_X58_Y37_N3
\HD[2][0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][6]~q\);

-- Location: FF_X58_Y37_N17
\HD[2][1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][6]~q\);

-- Location: LCCOMB_X58_Y37_N2
\Mux249~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][6]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][6]~q\,
	datad => \HD[2][1][6]~q\,
	combout => \Mux249~56_combout\);

-- Location: LCCOMB_X58_Y39_N24
\Mux249~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~57_combout\ = (\sector[1]~input_o\ & ((\Mux249~56_combout\ & ((\HD[2][3][6]~q\))) # (!\Mux249~56_combout\ & (\HD[2][2][6]~q\)))) # (!\sector[1]~input_o\ & (((\Mux249~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][6]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][6]~q\,
	datad => \Mux249~56_combout\,
	combout => \Mux249~57_combout\);

-- Location: LCCOMB_X63_Y40_N10
\Mux249~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux249~55_combout\)) # (!\Mux240~2_combout\ & ((\Mux249~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux249~55_combout\,
	datac => \Mux249~57_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux249~58_combout\);

-- Location: LCCOMB_X63_Y40_N20
\Mux249~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~59_combout\ = (\Mux240~1_combout\ & ((\Mux249~58_combout\ & ((\HD[2][13][6]~q\))) # (!\Mux249~58_combout\ & (\HD[2][12][6]~q\)))) # (!\Mux240~1_combout\ & (((\Mux249~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[2][12][6]~q\,
	datac => \HD[2][13][6]~q\,
	datad => \Mux249~58_combout\,
	combout => \Mux249~59_combout\);

-- Location: FF_X81_Y33_N17
\HD[2][6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][6]~q\);

-- Location: FF_X80_Y33_N23
\HD[2][7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][6]~q\);

-- Location: FF_X81_Y33_N3
\HD[2][4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][6]~q\);

-- Location: FF_X80_Y33_N13
\HD[2][5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[6]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][6]~q\);

-- Location: LCCOMB_X81_Y33_N2
\Mux249~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][6]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][6]~q\,
	datad => \HD[2][5][6]~q\,
	combout => \Mux249~52_combout\);

-- Location: LCCOMB_X80_Y33_N22
\Mux249~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~53_combout\ = (\sector[1]~input_o\ & ((\Mux249~52_combout\ & ((\HD[2][7][6]~q\))) # (!\Mux249~52_combout\ & (\HD[2][6][6]~q\)))) # (!\sector[1]~input_o\ & (((\Mux249~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][6]~q\,
	datac => \HD[2][7][6]~q\,
	datad => \Mux249~52_combout\,
	combout => \Mux249~53_combout\);

-- Location: LCCOMB_X73_Y40_N16
\Mux249~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~60_combout\ = (\Mux240~0_combout\ & (((\Mux249~53_combout\) # (\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (\Mux249~59_combout\ & ((!\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux249~59_combout\,
	datac => \Mux249~53_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux249~60_combout\);

-- Location: LCCOMB_X73_Y40_N2
\Mux249~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~63_combout\ = (\track[0]~input_o\ & ((\Mux249~60_combout\ & ((\Mux249~62_combout\))) # (!\Mux249~60_combout\ & (\Mux249~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux249~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux249~51_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux249~62_combout\,
	datad => \Mux249~60_combout\,
	combout => \Mux249~63_combout\);

-- Location: LCCOMB_X73_Y40_N28
\Mux249~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux249~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & (\Mux249~45_combout\)) # (!\track[2]~input_o\ & ((\Mux249~63_combout\))))) # (!\track[1]~input_o\ & (((\Mux249~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \track[2]~input_o\,
	datac => \Mux249~45_combout\,
	datad => \Mux249~63_combout\,
	combout => \Mux249~64_combout\);

-- Location: IOIBUF_X81_Y0_N15
\data_write[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(7),
	o => \data_write[7]~input_o\);

-- Location: FF_X60_Y41_N5
\HD[2][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][7]~q\);

-- Location: FF_X60_Y41_N31
\HD[2][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][7]~q\);

-- Location: FF_X59_Y44_N25
\HD[2][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][7]~q\);

-- Location: FF_X60_Y44_N25
\HD[2][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][7]~q\);

-- Location: LCCOMB_X59_Y44_N24
\Mux248~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][7]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][7]~q\,
	datad => \HD[2][9][7]~q\,
	combout => \Mux248~54_combout\);

-- Location: LCCOMB_X60_Y41_N30
\Mux248~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~55_combout\ = (\sector[1]~input_o\ & ((\Mux248~54_combout\ & ((\HD[2][11][7]~q\))) # (!\Mux248~54_combout\ & (\HD[2][10][7]~q\)))) # (!\sector[1]~input_o\ & (((\Mux248~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][10][7]~q\,
	datac => \HD[2][11][7]~q\,
	datad => \Mux248~54_combout\,
	combout => \Mux248~55_combout\);

-- Location: FF_X61_Y41_N27
\HD[2][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][7]~q\);

-- Location: FF_X61_Y41_N17
\HD[2][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][7]~q\);

-- Location: FF_X57_Y40_N25
\HD[2][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][7]~q\);

-- Location: FF_X57_Y40_N27
\HD[2][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][7]~q\);

-- Location: FF_X58_Y40_N3
\HD[2][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][7]~q\);

-- Location: FF_X58_Y39_N3
\HD[2][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][7]~q\);

-- Location: LCCOMB_X58_Y40_N2
\Mux248~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][7]~q\,
	datad => \HD[2][2][7]~q\,
	combout => \Mux248~56_combout\);

-- Location: LCCOMB_X57_Y40_N26
\Mux248~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~57_combout\ = (\sector[0]~input_o\ & ((\Mux248~56_combout\ & ((\HD[2][3][7]~q\))) # (!\Mux248~56_combout\ & (\HD[2][1][7]~q\)))) # (!\sector[0]~input_o\ & (((\Mux248~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][7]~q\,
	datac => \HD[2][3][7]~q\,
	datad => \Mux248~56_combout\,
	combout => \Mux248~57_combout\);

-- Location: LCCOMB_X61_Y41_N16
\Mux248~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][7]~q\)) # (!\Mux240~1_combout\ & ((\Mux248~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][7]~q\,
	datad => \Mux248~57_combout\,
	combout => \Mux248~58_combout\);

-- Location: LCCOMB_X61_Y41_N26
\Mux248~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~59_combout\ = (\Mux240~2_combout\ & ((\Mux248~58_combout\ & ((\HD[2][13][7]~q\))) # (!\Mux248~58_combout\ & (\Mux248~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux248~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux248~55_combout\,
	datac => \HD[2][13][7]~q\,
	datad => \Mux248~58_combout\,
	combout => \Mux248~59_combout\);

-- Location: FF_X60_Y33_N15
\HD[3][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][7]~q\);

-- Location: FF_X60_Y33_N21
\HD[3][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][7]~q\);

-- Location: LCCOMB_X60_Y33_N14
\Mux248~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][7]~q\,
	datad => \HD[3][10][7]~q\,
	combout => \Mux248~48_combout\);

-- Location: FF_X61_Y36_N15
\HD[3][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][7]~q\);

-- Location: FF_X61_Y36_N13
\HD[3][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][7]~q\);

-- Location: LCCOMB_X61_Y36_N14
\Mux248~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~49_combout\ = (\Mux248~48_combout\ & (((\HD[3][11][7]~q\)) # (!\sector[0]~input_o\))) # (!\Mux248~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][7]~q\,
	datad => \HD[3][9][7]~q\,
	combout => \Mux248~49_combout\);

-- Location: FF_X63_Y35_N1
\HD[3][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][7]~q\);

-- Location: LCCOMB_X60_Y35_N24
\HD[3][1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[3][1][7]~feeder_combout\);

-- Location: FF_X60_Y35_N25
\HD[3][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][1][7]~feeder_combout\,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][7]~q\);

-- Location: LCCOMB_X63_Y35_N0
\Mux248~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][7]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][7]~q\,
	datad => \HD[3][1][7]~q\,
	combout => \Mux248~50_combout\);

-- Location: FF_X65_Y33_N23
\HD[3][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][7]~q\);

-- Location: FF_X65_Y33_N29
\HD[3][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][7]~q\);

-- Location: LCCOMB_X65_Y33_N22
\Mux248~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~51_combout\ = (\Mux248~50_combout\ & (((\HD[3][3][7]~q\)) # (!\sector[1]~input_o\))) # (!\Mux248~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][7]~q\,
	datad => \HD[3][2][7]~q\,
	combout => \Mux248~51_combout\);

-- Location: LCCOMB_X66_Y35_N8
\Mux248~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~52_combout\ = (\Mux240~2_combout\ & ((\Mux248~49_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux248~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~49_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux248~51_combout\,
	combout => \Mux248~52_combout\);

-- Location: FF_X67_Y35_N3
\HD[3][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][7]~q\);

-- Location: FF_X67_Y35_N9
\HD[3][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][7]~q\);

-- Location: LCCOMB_X67_Y35_N2
\Mux248~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~53_combout\ = (\Mux248~52_combout\ & (((\HD[3][13][7]~q\)) # (!\Mux240~1_combout\))) # (!\Mux248~52_combout\ & (\Mux240~1_combout\ & ((\HD[3][12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~52_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][7]~q\,
	datad => \HD[3][12][7]~q\,
	combout => \Mux248~53_combout\);

-- Location: LCCOMB_X68_Y35_N0
\Mux248~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux248~53_combout\)))) # (!\track[0]~input_o\ & (\Mux248~59_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux248~59_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux248~53_combout\,
	combout => \Mux248~60_combout\);

-- Location: FF_X70_Y34_N17
\HD[2][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][7]~q\);

-- Location: LCCOMB_X69_Y35_N0
\HD[2][6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[2][6][7]~feeder_combout\);

-- Location: FF_X69_Y35_N1
\HD[2][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][6][7]~feeder_combout\,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][7]~q\);

-- Location: LCCOMB_X70_Y34_N16
\Mux248~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][7]~q\,
	datad => \HD[2][6][7]~q\,
	combout => \Mux248~46_combout\);

-- Location: FF_X80_Y33_N19
\HD[2][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][7]~q\);

-- Location: FF_X80_Y33_N17
\HD[2][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][7]~q\);

-- Location: LCCOMB_X80_Y33_N18
\Mux248~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~47_combout\ = (\Mux248~46_combout\ & (((\HD[2][7][7]~q\)) # (!\sector[0]~input_o\))) # (!\Mux248~46_combout\ & (\sector[0]~input_o\ & ((\HD[2][5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~46_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][7][7]~q\,
	datad => \HD[2][5][7]~q\,
	combout => \Mux248~47_combout\);

-- Location: FF_X63_Y32_N1
\HD[3][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][7]~q\);

-- Location: FF_X62_Y32_N11
\HD[3][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][7]~q\);

-- Location: LCCOMB_X62_Y32_N10
\Mux248~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~61_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[3][5][7]~q\)) # (!\sector[0]~input_o\ & ((\HD[3][4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][5][7]~q\,
	datac => \HD[3][4][7]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux248~61_combout\);

-- Location: FF_X63_Y32_N3
\HD[3][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][7]~q\);

-- Location: FF_X62_Y32_N25
\HD[3][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][7]~q\);

-- Location: LCCOMB_X63_Y32_N2
\Mux248~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~62_combout\ = (\Mux248~61_combout\ & (((\HD[3][7][7]~q\)) # (!\sector[1]~input_o\))) # (!\Mux248~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][7]~q\,
	datad => \HD[3][6][7]~q\,
	combout => \Mux248~62_combout\);

-- Location: LCCOMB_X74_Y37_N0
\Mux248~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~63_combout\ = (\Mux240~0_combout\ & ((\Mux248~60_combout\ & ((\Mux248~62_combout\))) # (!\Mux248~60_combout\ & (\Mux248~47_combout\)))) # (!\Mux240~0_combout\ & (\Mux248~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux248~60_combout\,
	datac => \Mux248~47_combout\,
	datad => \Mux248~62_combout\,
	combout => \Mux248~63_combout\);

-- Location: FF_X62_Y40_N9
\HD[6][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][7]~q\);

-- Location: FF_X61_Y40_N25
\HD[6][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][7]~q\);

-- Location: LCCOMB_X62_Y40_N8
\Mux248~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][7]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][7]~q\,
	datad => \HD[6][5][7]~q\,
	combout => \Mux248~43_combout\);

-- Location: FF_X63_Y38_N19
\HD[6][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][7]~q\);

-- Location: LCCOMB_X63_Y38_N0
\HD[6][6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[6][6][7]~feeder_combout\);

-- Location: FF_X63_Y38_N1
\HD[6][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][7]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][7]~q\);

-- Location: LCCOMB_X63_Y38_N18
\Mux248~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~44_combout\ = (\sector[1]~input_o\ & ((\Mux248~43_combout\ & (\HD[6][7][7]~q\)) # (!\Mux248~43_combout\ & ((\HD[6][6][7]~q\))))) # (!\sector[1]~input_o\ & (\Mux248~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux248~43_combout\,
	datac => \HD[6][7][7]~q\,
	datad => \HD[6][6][7]~q\,
	combout => \Mux248~44_combout\);

-- Location: LCCOMB_X70_Y40_N4
\HD[6][12][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][12][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[6][12][7]~feeder_combout\);

-- Location: FF_X70_Y40_N5
\HD[6][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][12][7]~feeder_combout\,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][7]~q\);

-- Location: FF_X70_Y40_N31
\HD[6][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][7]~q\);

-- Location: FF_X69_Y43_N11
\HD[6][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][7]~q\);

-- Location: FF_X69_Y43_N29
\HD[6][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][7]~q\);

-- Location: LCCOMB_X70_Y43_N10
\HD[6][1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[6][1][7]~feeder_combout\);

-- Location: FF_X70_Y43_N11
\HD[6][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][7]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][7]~q\);

-- Location: FF_X70_Y43_N5
\HD[6][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][7]~q\);

-- Location: LCCOMB_X70_Y43_N4
\Mux248~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][7]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][7]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][1][7]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][7]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux248~2_combout\);

-- Location: LCCOMB_X69_Y43_N28
\Mux248~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~3_combout\ = (\sector[1]~input_o\ & ((\Mux248~2_combout\ & ((\HD[6][3][7]~q\))) # (!\Mux248~2_combout\ & (\HD[6][2][7]~q\)))) # (!\sector[1]~input_o\ & (((\Mux248~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][7]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][7]~q\,
	datad => \Mux248~2_combout\,
	combout => \Mux248~3_combout\);

-- Location: FF_X69_Y44_N21
\HD[6][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][7]~q\);

-- Location: FF_X69_Y44_N31
\HD[6][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][7]~q\);

-- Location: FF_X70_Y44_N19
\HD[6][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][7]~q\);

-- Location: FF_X70_Y44_N9
\HD[6][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][7]~q\);

-- Location: LCCOMB_X70_Y44_N18
\Mux248~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][7]~q\,
	datad => \HD[6][10][7]~q\,
	combout => \Mux248~0_combout\);

-- Location: LCCOMB_X69_Y44_N30
\Mux248~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~1_combout\ = (\sector[0]~input_o\ & ((\Mux248~0_combout\ & ((\HD[6][11][7]~q\))) # (!\Mux248~0_combout\ & (\HD[6][9][7]~q\)))) # (!\sector[0]~input_o\ & (((\Mux248~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][9][7]~q\,
	datac => \HD[6][11][7]~q\,
	datad => \Mux248~0_combout\,
	combout => \Mux248~1_combout\);

-- Location: LCCOMB_X75_Y43_N16
\Mux248~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~4_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux248~1_combout\))) # (!\Mux240~2_combout\ & (\Mux248~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~3_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux248~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux248~4_combout\);

-- Location: LCCOMB_X70_Y40_N30
\Mux248~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~5_combout\ = (\Mux240~1_combout\ & ((\Mux248~4_combout\ & ((\HD[6][13][7]~q\))) # (!\Mux248~4_combout\ & (\HD[6][12][7]~q\)))) # (!\Mux240~1_combout\ & (((\Mux248~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][7]~q\,
	datac => \HD[6][13][7]~q\,
	datad => \Mux248~4_combout\,
	combout => \Mux248~5_combout\);

-- Location: FF_X80_Y38_N31
\HD[4][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][7]~q\);

-- Location: FF_X80_Y38_N21
\HD[4][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][7]~q\);

-- Location: LCCOMB_X80_Y38_N30
\Mux248~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~12_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][5][7]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][4][7]~q\,
	datad => \HD[4][5][7]~q\,
	combout => \Mux248~12_combout\);

-- Location: FF_X74_Y38_N1
\HD[4][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][7]~q\);

-- Location: FF_X74_Y38_N27
\HD[4][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][7]~q\);

-- Location: LCCOMB_X74_Y38_N26
\Mux248~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~13_combout\ = (\Mux248~12_combout\ & (((\HD[4][7][7]~q\) # (!\sector[1]~input_o\)))) # (!\Mux248~12_combout\ & (\HD[4][6][7]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~12_combout\,
	datab => \HD[4][6][7]~q\,
	datac => \HD[4][7][7]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux248~13_combout\);

-- Location: FF_X73_Y39_N5
\HD[4][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][7]~q\);

-- Location: FF_X73_Y39_N15
\HD[4][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][7]~q\);

-- Location: FF_X77_Y43_N5
\HD[4][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][7]~q\);

-- Location: FF_X77_Y43_N11
\HD[4][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][7]~q\);

-- Location: LCCOMB_X77_Y43_N4
\Mux248~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~16_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][1][7]~q\))) # (!\sector[0]~input_o\ & (\HD[4][0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][0][7]~q\,
	datad => \HD[4][1][7]~q\,
	combout => \Mux248~16_combout\);

-- Location: LCCOMB_X73_Y39_N14
\Mux248~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~17_combout\ = (\sector[1]~input_o\ & ((\Mux248~16_combout\ & ((\HD[4][3][7]~q\))) # (!\Mux248~16_combout\ & (\HD[4][2][7]~q\)))) # (!\sector[1]~input_o\ & (((\Mux248~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][7]~q\,
	datac => \HD[4][3][7]~q\,
	datad => \Mux248~16_combout\,
	combout => \Mux248~17_combout\);

-- Location: FF_X74_Y42_N19
\HD[4][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][7]~q\);

-- Location: LCCOMB_X74_Y42_N24
\HD[4][10][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[4][10][7]~feeder_combout\);

-- Location: FF_X74_Y42_N25
\HD[4][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][7]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][7]~q\);

-- Location: LCCOMB_X74_Y42_N18
\Mux248~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][7]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][7]~q\,
	datad => \HD[4][10][7]~q\,
	combout => \Mux248~14_combout\);

-- Location: FF_X75_Y42_N5
\HD[4][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][7]~q\);

-- Location: FF_X75_Y42_N3
\HD[4][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][7]~q\);

-- Location: LCCOMB_X75_Y42_N4
\Mux248~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~15_combout\ = (\Mux248~14_combout\ & (((\HD[4][11][7]~q\)) # (!\sector[0]~input_o\))) # (!\Mux248~14_combout\ & (\sector[0]~input_o\ & ((\HD[4][9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~14_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][7]~q\,
	datad => \HD[4][9][7]~q\,
	combout => \Mux248~15_combout\);

-- Location: LCCOMB_X70_Y39_N0
\Mux248~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~18_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux248~15_combout\)))) # (!\Mux240~2_combout\ & (\Mux248~17_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux248~17_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux248~15_combout\,
	combout => \Mux248~18_combout\);

-- Location: FF_X77_Y40_N31
\HD[4][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][7]~q\);

-- Location: FF_X77_Y40_N13
\HD[4][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][7]~q\);

-- Location: LCCOMB_X77_Y40_N30
\Mux248~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~19_combout\ = (\Mux240~1_combout\ & ((\Mux248~18_combout\ & (\HD[4][13][7]~q\)) # (!\Mux248~18_combout\ & ((\HD[4][12][7]~q\))))) # (!\Mux240~1_combout\ & (\Mux248~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux248~18_combout\,
	datac => \HD[4][13][7]~q\,
	datad => \HD[4][12][7]~q\,
	combout => \Mux248~19_combout\);

-- Location: LCCOMB_X74_Y38_N28
\Mux248~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~20_combout\ = (\Mux240~0_combout\ & ((\Mux248~13_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((\Mux248~19_combout\ & !\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~13_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux248~19_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux248~20_combout\);

-- Location: FF_X69_Y38_N27
\HD[5][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][7]~q\);

-- Location: FF_X69_Y38_N1
\HD[5][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][7]~q\);

-- Location: LCCOMB_X69_Y38_N26
\Mux248~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][7]~q\,
	datad => \HD[5][6][7]~q\,
	combout => \Mux248~21_combout\);

-- Location: FF_X70_Y38_N5
\HD[5][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][7]~q\);

-- Location: FF_X70_Y38_N3
\HD[5][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][7]~q\);

-- Location: LCCOMB_X70_Y38_N4
\Mux248~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~22_combout\ = (\Mux248~21_combout\ & (((\HD[5][7][7]~q\)) # (!\sector[0]~input_o\))) # (!\Mux248~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][7]~q\,
	datad => \HD[5][5][7]~q\,
	combout => \Mux248~22_combout\);

-- Location: FF_X66_Y42_N23
\HD[5][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][7]~q\);

-- Location: FF_X63_Y44_N21
\HD[5][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][7]~q\);

-- Location: FF_X66_Y43_N11
\HD[5][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][7]~q\);

-- Location: FF_X63_Y44_N23
\HD[5][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][7]~q\);

-- Location: LCCOMB_X63_Y43_N10
\HD[5][2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[5][2][7]~feeder_combout\);

-- Location: FF_X63_Y43_N11
\HD[5][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][2][7]~feeder_combout\,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][7]~q\);

-- Location: LCCOMB_X63_Y44_N22
\Mux248~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~8_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][7]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][7]~q\,
	datad => \HD[5][2][7]~q\,
	combout => \Mux248~8_combout\);

-- Location: LCCOMB_X66_Y43_N10
\Mux248~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~9_combout\ = (\sector[0]~input_o\ & ((\Mux248~8_combout\ & ((\HD[5][3][7]~q\))) # (!\Mux248~8_combout\ & (\HD[5][1][7]~q\)))) # (!\sector[0]~input_o\ & (((\Mux248~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][7]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][7]~q\,
	datad => \Mux248~8_combout\,
	combout => \Mux248~9_combout\);

-- Location: LCCOMB_X66_Y42_N22
\Mux248~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~10_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[5][12][7]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux248~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][12][7]~q\,
	datad => \Mux248~9_combout\,
	combout => \Mux248~10_combout\);

-- Location: FF_X66_Y42_N17
\HD[5][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][7]~q\);

-- Location: FF_X61_Y42_N31
\HD[5][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][7]~q\);

-- Location: FF_X61_Y42_N29
\HD[5][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][7]~q\);

-- Location: LCCOMB_X61_Y42_N30
\Mux248~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][7]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][7]~q\,
	datad => \HD[5][9][7]~q\,
	combout => \Mux248~6_combout\);

-- Location: FF_X63_Y42_N27
\HD[5][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][7]~q\);

-- Location: FF_X63_Y42_N9
\HD[5][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][7]~q\);

-- Location: LCCOMB_X63_Y42_N26
\Mux248~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~7_combout\ = (\Mux248~6_combout\ & (((\HD[5][11][7]~q\)) # (!\sector[1]~input_o\))) # (!\Mux248~6_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][7]~q\,
	datad => \HD[5][10][7]~q\,
	combout => \Mux248~7_combout\);

-- Location: LCCOMB_X66_Y42_N16
\Mux248~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~11_combout\ = (\Mux248~10_combout\ & (((\HD[5][13][7]~q\)) # (!\Mux240~2_combout\))) # (!\Mux248~10_combout\ & (\Mux240~2_combout\ & ((\Mux248~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~10_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][7]~q\,
	datad => \Mux248~7_combout\,
	combout => \Mux248~11_combout\);

-- Location: LCCOMB_X74_Y38_N30
\Mux248~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~23_combout\ = (\track[0]~input_o\ & ((\Mux248~20_combout\ & (\Mux248~22_combout\)) # (!\Mux248~20_combout\ & ((\Mux248~11_combout\))))) # (!\track[0]~input_o\ & (\Mux248~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux248~20_combout\,
	datac => \Mux248~22_combout\,
	datad => \Mux248~11_combout\,
	combout => \Mux248~23_combout\);

-- Location: FF_X72_Y32_N21
\HD[0][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][7]~q\);

-- Location: FF_X72_Y32_N19
\HD[0][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][7]~q\);

-- Location: LCCOMB_X72_Y32_N20
\Mux248~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~24_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][5][7]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[0][4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][7]~q\,
	datad => \HD[0][5][7]~q\,
	combout => \Mux248~24_combout\);

-- Location: FF_X73_Y36_N1
\HD[0][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][7]~q\);

-- Location: LCCOMB_X73_Y36_N6
\HD[0][6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[0][6][7]~feeder_combout\);

-- Location: FF_X73_Y36_N7
\HD[0][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][7]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][7]~q\);

-- Location: LCCOMB_X73_Y36_N0
\Mux248~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~25_combout\ = (\Mux248~24_combout\ & (((\HD[0][7][7]~q\)) # (!\sector[1]~input_o\))) # (!\Mux248~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][7]~q\,
	datad => \HD[0][6][7]~q\,
	combout => \Mux248~25_combout\);

-- Location: FF_X74_Y40_N13
\HD[1][5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][7]~q\);

-- Location: FF_X74_Y40_N15
\HD[1][7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][7]~q\);

-- Location: FF_X75_Y40_N11
\HD[1][6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][7]~q\);

-- Location: FF_X75_Y40_N5
\HD[1][4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][7]~q\);

-- Location: LCCOMB_X75_Y40_N4
\Mux248~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~39_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][6][7]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][7]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][4][7]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux248~39_combout\);

-- Location: LCCOMB_X74_Y40_N14
\Mux248~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~40_combout\ = (\sector[0]~input_o\ & ((\Mux248~39_combout\ & ((\HD[1][7][7]~q\))) # (!\Mux248~39_combout\ & (\HD[1][5][7]~q\)))) # (!\sector[0]~input_o\ & (((\Mux248~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][5][7]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][7]~q\,
	datad => \Mux248~39_combout\,
	combout => \Mux248~40_combout\);

-- Location: FF_X79_Y34_N21
\HD[1][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][7]~q\);

-- Location: FF_X79_Y34_N23
\HD[1][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][7]~q\);

-- Location: FF_X80_Y35_N1
\HD[1][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][7]~q\);

-- Location: LCCOMB_X81_Y35_N24
\HD[1][9][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][9][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[1][9][7]~feeder_combout\);

-- Location: FF_X81_Y35_N25
\HD[1][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][9][7]~feeder_combout\,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][7]~q\);

-- Location: LCCOMB_X80_Y35_N0
\Mux248~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][9][7]~q\))) # (!\sector[0]~input_o\ & (\HD[1][8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][7]~q\,
	datad => \HD[1][9][7]~q\,
	combout => \Mux248~26_combout\);

-- Location: LCCOMB_X79_Y34_N22
\Mux248~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~27_combout\ = (\sector[1]~input_o\ & ((\Mux248~26_combout\ & ((\HD[1][11][7]~q\))) # (!\Mux248~26_combout\ & (\HD[1][10][7]~q\)))) # (!\sector[1]~input_o\ & (((\Mux248~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][10][7]~q\,
	datac => \HD[1][11][7]~q\,
	datad => \Mux248~26_combout\,
	combout => \Mux248~27_combout\);

-- Location: FF_X80_Y36_N15
\HD[1][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][7]~q\);

-- Location: FF_X82_Y34_N15
\HD[1][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][7]~q\);

-- Location: LCCOMB_X82_Y34_N20
\HD[1][2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][7]~feeder_combout\ = \data_write[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[7]~input_o\,
	combout => \HD[1][2][7]~feeder_combout\);

-- Location: FF_X82_Y34_N21
\HD[1][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][7]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][7]~q\);

-- Location: LCCOMB_X82_Y34_N14
\Mux248~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][7]~q\,
	datad => \HD[1][2][7]~q\,
	combout => \Mux248~28_combout\);

-- Location: FF_X81_Y36_N1
\HD[1][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][7]~q\);

-- Location: FF_X81_Y36_N7
\HD[1][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][7]~q\);

-- Location: LCCOMB_X81_Y36_N0
\Mux248~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~29_combout\ = (\sector[0]~input_o\ & ((\Mux248~28_combout\ & (\HD[1][3][7]~q\)) # (!\Mux248~28_combout\ & ((\HD[1][1][7]~q\))))) # (!\sector[0]~input_o\ & (\Mux248~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux248~28_combout\,
	datac => \HD[1][3][7]~q\,
	datad => \HD[1][1][7]~q\,
	combout => \Mux248~29_combout\);

-- Location: FF_X80_Y36_N21
\HD[1][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][7]~q\);

-- Location: LCCOMB_X80_Y36_N20
\Mux248~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~30_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][7]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux248~29_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux248~29_combout\,
	datac => \HD[1][12][7]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux248~30_combout\);

-- Location: LCCOMB_X80_Y36_N14
\Mux248~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~31_combout\ = (\Mux240~2_combout\ & ((\Mux248~30_combout\ & ((\HD[1][13][7]~q\))) # (!\Mux248~30_combout\ & (\Mux248~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux248~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux248~27_combout\,
	datac => \HD[1][13][7]~q\,
	datad => \Mux248~30_combout\,
	combout => \Mux248~31_combout\);

-- Location: FF_X73_Y33_N5
\HD[0][12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][7]~q\);

-- Location: FF_X73_Y33_N15
\HD[0][13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][7]~q\);

-- Location: LCCOMB_X76_Y31_N10
\HD~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~22_combout\ = (\HD~0_combout\ & (\data_write[7]~input_o\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[7]~input_o\,
	datad => \Decoder1~9_combout\,
	combout => \HD~22_combout\);

-- Location: FF_X76_Y31_N11
\HD[0][2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][7]~q\);

-- Location: LCCOMB_X76_Y31_N4
\HD~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~23_combout\ = (\HD~0_combout\ & (\data_write[7]~input_o\ & \Decoder1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[7]~input_o\,
	datad => \Decoder1~10_combout\,
	combout => \HD~23_combout\);

-- Location: FF_X76_Y31_N5
\HD[0][1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][7]~q\);

-- Location: LCCOMB_X76_Y31_N30
\HD~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~24_combout\ = (\HD~0_combout\ & (\data_write[7]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[7]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~24_combout\);

-- Location: FF_X76_Y31_N31
\HD[0][0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][7]~q\);

-- Location: LCCOMB_X76_Y31_N8
\Mux248~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~34_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][1][7]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & ((\HD[0][0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][1][7]~q\,
	datad => \HD[0][0][7]~q\,
	combout => \Mux248~34_combout\);

-- Location: FF_X76_Y31_N3
\HD[0][3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][7]~q\);

-- Location: LCCOMB_X76_Y31_N2
\Mux248~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~35_combout\ = (\Mux248~34_combout\ & (((\HD[0][3][7]~q\) # (!\sector[1]~input_o\)))) # (!\Mux248~34_combout\ & (\HD[0][2][7]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][7]~q\,
	datab => \Mux248~34_combout\,
	datac => \HD[0][3][7]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux248~35_combout\);

-- Location: FF_X68_Y33_N19
\HD[0][9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][7]~q\);

-- Location: FF_X76_Y33_N25
\HD[0][11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][7]~q\);

-- Location: FF_X75_Y33_N11
\HD[0][8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][7]~q\);

-- Location: FF_X75_Y33_N17
\HD[0][10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[7]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][7]~q\);

-- Location: LCCOMB_X75_Y33_N10
\Mux248~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][7]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][7]~q\,
	datad => \HD[0][10][7]~q\,
	combout => \Mux248~32_combout\);

-- Location: LCCOMB_X76_Y33_N24
\Mux248~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~33_combout\ = (\sector[0]~input_o\ & ((\Mux248~32_combout\ & ((\HD[0][11][7]~q\))) # (!\Mux248~32_combout\ & (\HD[0][9][7]~q\)))) # (!\sector[0]~input_o\ & (((\Mux248~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][7]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][7]~q\,
	datad => \Mux248~32_combout\,
	combout => \Mux248~33_combout\);

-- Location: LCCOMB_X76_Y33_N18
\Mux248~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux248~33_combout\))) # (!\Mux240~2_combout\ & (\Mux248~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux248~35_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux248~33_combout\,
	combout => \Mux248~36_combout\);

-- Location: LCCOMB_X73_Y33_N14
\Mux248~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~37_combout\ = (\Mux240~1_combout\ & ((\Mux248~36_combout\ & ((\HD[0][13][7]~q\))) # (!\Mux248~36_combout\ & (\HD[0][12][7]~q\)))) # (!\Mux240~1_combout\ & (((\Mux248~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[0][12][7]~q\,
	datac => \HD[0][13][7]~q\,
	datad => \Mux248~36_combout\,
	combout => \Mux248~37_combout\);

-- Location: LCCOMB_X74_Y33_N4
\Mux248~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~38_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux248~31_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & ((\Mux248~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux248~31_combout\,
	datad => \Mux248~37_combout\,
	combout => \Mux248~38_combout\);

-- Location: LCCOMB_X74_Y38_N16
\Mux248~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~41_combout\ = (\Mux240~0_combout\ & ((\Mux248~38_combout\ & ((\Mux248~40_combout\))) # (!\Mux248~38_combout\ & (\Mux248~25_combout\)))) # (!\Mux240~0_combout\ & (((\Mux248~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux248~25_combout\,
	datac => \Mux248~40_combout\,
	datad => \Mux248~38_combout\,
	combout => \Mux248~41_combout\);

-- Location: LCCOMB_X74_Y38_N18
\Mux248~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~42_combout\ = (\Mux240~3_combout\ & ((\Mux240~4_combout\) # ((\Mux248~23_combout\)))) # (!\Mux240~3_combout\ & (!\Mux240~4_combout\ & ((\Mux248~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux248~23_combout\,
	datad => \Mux248~41_combout\,
	combout => \Mux248~42_combout\);

-- Location: LCCOMB_X74_Y38_N12
\Mux248~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~45_combout\ = (\Mux240~4_combout\ & ((\Mux248~42_combout\ & (\Mux248~44_combout\)) # (!\Mux248~42_combout\ & ((\Mux248~5_combout\))))) # (!\Mux240~4_combout\ & (((\Mux248~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux248~44_combout\,
	datab => \Mux248~5_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux248~42_combout\,
	combout => \Mux248~45_combout\);

-- Location: LCCOMB_X79_Y38_N20
\Mux248~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux248~64_combout\ = (\track[2]~input_o\ & (((\Mux248~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux248~63_combout\)) # (!\track[1]~input_o\ & ((\Mux248~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \Mux248~63_combout\,
	datad => \Mux248~45_combout\,
	combout => \Mux248~64_combout\);

-- Location: IOIBUF_X115_Y30_N1
\data_write[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(8),
	o => \data_write[8]~input_o\);

-- Location: FF_X62_Y32_N7
\HD[3][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][8]~q\);

-- Location: FF_X62_Y32_N21
\HD[3][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][8]~q\);

-- Location: LCCOMB_X62_Y32_N6
\Mux247~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][8]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][8]~q\,
	datad => \HD[3][6][8]~q\,
	combout => \Mux247~61_combout\);

-- Location: FF_X65_Y36_N31
\HD[3][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][8]~q\);

-- Location: FF_X65_Y36_N29
\HD[3][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][8]~q\);

-- Location: LCCOMB_X65_Y36_N30
\Mux247~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~62_combout\ = (\Mux247~61_combout\ & (((\HD[3][7][8]~q\)) # (!\sector[0]~input_o\))) # (!\Mux247~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][8]~q\,
	datad => \HD[3][5][8]~q\,
	combout => \Mux247~62_combout\);

-- Location: FF_X60_Y34_N9
\HD[3][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][8]~q\);

-- Location: LCCOMB_X59_Y34_N12
\HD[3][9][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[3][9][8]~feeder_combout\);

-- Location: FF_X59_Y34_N13
\HD[3][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][8]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][8]~q\);

-- Location: LCCOMB_X60_Y34_N8
\Mux247~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][8]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][8]~q\,
	datad => \HD[3][9][8]~q\,
	combout => \Mux247~46_combout\);

-- Location: FF_X61_Y34_N3
\HD[3][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][8]~q\);

-- Location: FF_X61_Y34_N25
\HD[3][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][8]~q\);

-- Location: LCCOMB_X61_Y34_N2
\Mux247~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~47_combout\ = (\Mux247~46_combout\ & (((\HD[3][11][8]~q\)) # (!\sector[1]~input_o\))) # (!\Mux247~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][8]~q\,
	datad => \HD[3][10][8]~q\,
	combout => \Mux247~47_combout\);

-- Location: FF_X62_Y35_N1
\HD[3][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][8]~q\);

-- Location: FF_X62_Y35_N11
\HD[3][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][8]~q\);

-- Location: LCCOMB_X63_Y35_N10
\HD[3][2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[3][2][8]~feeder_combout\);

-- Location: FF_X63_Y35_N11
\HD[3][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][8]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][8]~q\);

-- Location: FF_X63_Y35_N29
\HD[3][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][8]~q\);

-- Location: LCCOMB_X63_Y35_N28
\Mux247~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~48_combout\ = (\sector[1]~input_o\ & ((\HD[3][2][8]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][0][8]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][2][8]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][0][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~48_combout\);

-- Location: LCCOMB_X62_Y35_N10
\Mux247~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~49_combout\ = (\sector[0]~input_o\ & ((\Mux247~48_combout\ & ((\HD[3][3][8]~q\))) # (!\Mux247~48_combout\ & (\HD[3][1][8]~q\)))) # (!\sector[0]~input_o\ & (((\Mux247~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][8]~q\,
	datac => \HD[3][3][8]~q\,
	datad => \Mux247~48_combout\,
	combout => \Mux247~49_combout\);

-- Location: FF_X65_Y35_N29
\HD[3][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][8]~q\);

-- Location: LCCOMB_X65_Y35_N28
\Mux247~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~50_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][8]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux247~49_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][8]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux247~50_combout\);

-- Location: FF_X65_Y35_N23
\HD[3][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][8]~q\);

-- Location: LCCOMB_X65_Y35_N22
\Mux247~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~51_combout\ = (\Mux247~50_combout\ & (((\HD[3][13][8]~q\) # (!\Mux240~2_combout\)))) # (!\Mux247~50_combout\ & (\Mux247~47_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~47_combout\,
	datab => \Mux247~50_combout\,
	datac => \HD[3][13][8]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux247~51_combout\);

-- Location: FF_X59_Y43_N1
\HD[2][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][8]~q\);

-- Location: FF_X59_Y43_N27
\HD[2][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][8]~q\);

-- Location: FF_X59_Y44_N5
\HD[2][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][8]~q\);

-- Location: FF_X59_Y44_N3
\HD[2][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][8]~q\);

-- Location: LCCOMB_X59_Y44_N4
\Mux247~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][8]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][8]~q\,
	datad => \HD[2][10][8]~q\,
	combout => \Mux247~54_combout\);

-- Location: LCCOMB_X59_Y43_N26
\Mux247~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~55_combout\ = (\sector[0]~input_o\ & ((\Mux247~54_combout\ & ((\HD[2][11][8]~q\))) # (!\Mux247~54_combout\ & (\HD[2][9][8]~q\)))) # (!\sector[0]~input_o\ & (((\Mux247~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][8]~q\,
	datac => \HD[2][11][8]~q\,
	datad => \Mux247~54_combout\,
	combout => \Mux247~55_combout\);

-- Location: FF_X56_Y40_N7
\HD[2][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][8]~q\);

-- Location: FF_X59_Y40_N9
\HD[2][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][8]~q\);

-- Location: LCCOMB_X56_Y40_N6
\Mux247~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~56_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][1][8]~q\))) # (!\sector[0]~input_o\ & (\HD[2][0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][8]~q\,
	datad => \HD[2][1][8]~q\,
	combout => \Mux247~56_combout\);

-- Location: FF_X59_Y40_N27
\HD[2][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][8]~q\);

-- Location: FF_X56_Y40_N29
\HD[2][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][8]~q\);

-- Location: LCCOMB_X59_Y40_N26
\Mux247~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~57_combout\ = (\Mux247~56_combout\ & (((\HD[2][3][8]~q\)) # (!\sector[1]~input_o\))) # (!\Mux247~56_combout\ & (\sector[1]~input_o\ & ((\HD[2][2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~56_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][8]~q\,
	datad => \HD[2][2][8]~q\,
	combout => \Mux247~57_combout\);

-- Location: LCCOMB_X59_Y40_N4
\Mux247~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux247~55_combout\)) # (!\Mux240~2_combout\ & ((\Mux247~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux247~55_combout\,
	datac => \Mux247~57_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux247~58_combout\);

-- Location: FF_X63_Y39_N27
\HD[2][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][8]~q\);

-- Location: FF_X63_Y39_N17
\HD[2][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][8]~q\);

-- Location: LCCOMB_X63_Y39_N26
\Mux247~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~59_combout\ = (\Mux240~1_combout\ & ((\Mux247~58_combout\ & (\HD[2][13][8]~q\)) # (!\Mux247~58_combout\ & ((\HD[2][12][8]~q\))))) # (!\Mux240~1_combout\ & (\Mux247~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux247~58_combout\,
	datac => \HD[2][13][8]~q\,
	datad => \HD[2][12][8]~q\,
	combout => \Mux247~59_combout\);

-- Location: FF_X70_Y34_N5
\HD[2][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][8]~q\);

-- Location: FF_X70_Y34_N27
\HD[2][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][8]~q\);

-- Location: LCCOMB_X70_Y34_N4
\Mux247~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][8]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][8]~q\,
	datad => \HD[2][5][8]~q\,
	combout => \Mux247~52_combout\);

-- Location: FF_X73_Y38_N27
\HD[2][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][8]~q\);

-- Location: FF_X73_Y38_N25
\HD[2][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][8]~q\);

-- Location: LCCOMB_X73_Y38_N26
\Mux247~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~53_combout\ = (\Mux247~52_combout\ & (((\HD[2][7][8]~q\)) # (!\sector[1]~input_o\))) # (!\Mux247~52_combout\ & (\sector[1]~input_o\ & ((\HD[2][6][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~52_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][7][8]~q\,
	datad => \HD[2][6][8]~q\,
	combout => \Mux247~53_combout\);

-- Location: LCCOMB_X69_Y36_N8
\Mux247~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux247~53_combout\))) # (!\Mux240~0_combout\ & (\Mux247~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~59_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux247~53_combout\,
	combout => \Mux247~60_combout\);

-- Location: LCCOMB_X65_Y36_N8
\Mux247~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~63_combout\ = (\track[0]~input_o\ & ((\Mux247~60_combout\ & (\Mux247~62_combout\)) # (!\Mux247~60_combout\ & ((\Mux247~51_combout\))))) # (!\track[0]~input_o\ & (((\Mux247~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~62_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux247~51_combout\,
	datad => \Mux247~60_combout\,
	combout => \Mux247~63_combout\);

-- Location: LCCOMB_X57_Y42_N8
\HD[5][9][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[5][9][8]~feeder_combout\);

-- Location: FF_X57_Y42_N9
\HD[5][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][8]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][8]~q\);

-- Location: FF_X58_Y42_N25
\HD[5][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][8]~q\);

-- Location: FF_X57_Y42_N19
\HD[5][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][8]~q\);

-- Location: FF_X58_Y42_N7
\HD[5][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][8]~q\);

-- Location: LCCOMB_X57_Y42_N18
\Mux247~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][8]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][8]~q\,
	datad => \HD[5][10][8]~q\,
	combout => \Mux247~2_combout\);

-- Location: LCCOMB_X58_Y42_N24
\Mux247~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~3_combout\ = (\sector[0]~input_o\ & ((\Mux247~2_combout\ & ((\HD[5][11][8]~q\))) # (!\Mux247~2_combout\ & (\HD[5][9][8]~q\)))) # (!\sector[0]~input_o\ & (((\Mux247~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][9][8]~q\,
	datac => \HD[5][11][8]~q\,
	datad => \Mux247~2_combout\,
	combout => \Mux247~3_combout\);

-- Location: FF_X61_Y44_N27
\HD[5][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][8]~q\);

-- Location: LCCOMB_X61_Y44_N24
\HD[5][1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[5][1][8]~feeder_combout\);

-- Location: FF_X61_Y44_N25
\HD[5][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][8]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][8]~q\);

-- Location: LCCOMB_X61_Y44_N26
\Mux247~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~4_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][1][8]~q\))) # (!\sector[0]~input_o\ & (\HD[5][0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][8]~q\,
	datad => \HD[5][1][8]~q\,
	combout => \Mux247~4_combout\);

-- Location: FF_X65_Y44_N11
\HD[5][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][8]~q\);

-- Location: FF_X65_Y44_N25
\HD[5][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][8]~q\);

-- Location: LCCOMB_X65_Y44_N10
\Mux247~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~5_combout\ = (\sector[1]~input_o\ & ((\Mux247~4_combout\ & (\HD[5][3][8]~q\)) # (!\Mux247~4_combout\ & ((\HD[5][2][8]~q\))))) # (!\sector[1]~input_o\ & (\Mux247~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux247~4_combout\,
	datac => \HD[5][3][8]~q\,
	datad => \HD[5][2][8]~q\,
	combout => \Mux247~5_combout\);

-- Location: LCCOMB_X66_Y42_N12
\Mux247~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~6_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux247~3_combout\)) # (!\Mux240~2_combout\ & ((\Mux247~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux247~3_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux247~5_combout\,
	combout => \Mux247~6_combout\);

-- Location: FF_X66_Y42_N7
\HD[5][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][8]~q\);

-- Location: FF_X66_Y42_N11
\HD[5][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][8]~q\);

-- Location: LCCOMB_X66_Y42_N6
\Mux247~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~7_combout\ = (\Mux247~6_combout\ & (((\HD[5][13][8]~q\)) # (!\Mux240~1_combout\))) # (!\Mux247~6_combout\ & (\Mux240~1_combout\ & ((\HD[5][12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~6_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][13][8]~q\,
	datad => \HD[5][12][8]~q\,
	combout => \Mux247~7_combout\);

-- Location: LCCOMB_X77_Y43_N30
\HD[4][1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[4][1][8]~feeder_combout\);

-- Location: FF_X77_Y43_N31
\HD[4][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][1][8]~feeder_combout\,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][8]~q\);

-- Location: FF_X77_Y41_N1
\HD[4][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][8]~q\);

-- Location: FF_X77_Y42_N5
\HD[4][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][8]~q\);

-- Location: LCCOMB_X77_Y42_N4
\Mux247~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~10_combout\ = (\sector[1]~input_o\ & ((\HD[4][2][8]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[4][0][8]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][8]~q\,
	datac => \HD[4][0][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~10_combout\);

-- Location: FF_X77_Y42_N7
\HD[4][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][8]~q\);

-- Location: LCCOMB_X77_Y42_N6
\Mux247~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~11_combout\ = (\Mux247~10_combout\ & (((\HD[4][3][8]~q\) # (!\sector[0]~input_o\)))) # (!\Mux247~10_combout\ & (\HD[4][1][8]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][8]~q\,
	datab => \Mux247~10_combout\,
	datac => \HD[4][3][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~11_combout\);

-- Location: FF_X76_Y42_N13
\HD[4][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][8]~q\);

-- Location: LCCOMB_X76_Y42_N12
\Mux247~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~12_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[4][12][8]~q\))) # (!\Mux240~1_combout\ & (\Mux247~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~11_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][8]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux247~12_combout\);

-- Location: FF_X76_Y42_N15
\HD[4][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][8]~q\);

-- Location: FF_X79_Y42_N13
\HD[4][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][8]~q\);

-- Location: FF_X80_Y42_N5
\HD[4][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][8]~q\);

-- Location: FF_X79_Y42_N15
\HD[4][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][8]~q\);

-- Location: FF_X80_Y42_N27
\HD[4][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][8]~q\);

-- Location: LCCOMB_X79_Y42_N14
\Mux247~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][8]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][8]~q\,
	datad => \HD[4][9][8]~q\,
	combout => \Mux247~8_combout\);

-- Location: LCCOMB_X80_Y42_N4
\Mux247~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~9_combout\ = (\sector[1]~input_o\ & ((\Mux247~8_combout\ & ((\HD[4][11][8]~q\))) # (!\Mux247~8_combout\ & (\HD[4][10][8]~q\)))) # (!\sector[1]~input_o\ & (((\Mux247~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][8]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][8]~q\,
	datad => \Mux247~8_combout\,
	combout => \Mux247~9_combout\);

-- Location: LCCOMB_X76_Y42_N14
\Mux247~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~13_combout\ = (\Mux247~12_combout\ & (((\HD[4][13][8]~q\)) # (!\Mux240~2_combout\))) # (!\Mux247~12_combout\ & (\Mux240~2_combout\ & ((\Mux247~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][8]~q\,
	datad => \Mux247~9_combout\,
	combout => \Mux247~13_combout\);

-- Location: LCCOMB_X70_Y38_N22
\Mux247~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~14_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux247~7_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & ((\Mux247~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux247~7_combout\,
	datad => \Mux247~13_combout\,
	combout => \Mux247~14_combout\);

-- Location: LCCOMB_X73_Y42_N4
\HD[5][5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[5][5][8]~feeder_combout\);

-- Location: FF_X73_Y42_N5
\HD[5][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][5][8]~feeder_combout\,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][8]~q\);

-- Location: FF_X73_Y42_N7
\HD[5][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][8]~q\);

-- Location: LCCOMB_X73_Y42_N6
\Mux247~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][8]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][8]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][8]~q\,
	datac => \HD[5][4][8]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux247~15_combout\);

-- Location: FF_X70_Y38_N9
\HD[5][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][8]~q\);

-- Location: LCCOMB_X69_Y38_N12
\HD[5][6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][6][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[5][6][8]~feeder_combout\);

-- Location: FF_X69_Y38_N13
\HD[5][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][6][8]~feeder_combout\,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][8]~q\);

-- Location: LCCOMB_X70_Y38_N8
\Mux247~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~16_combout\ = (\sector[1]~input_o\ & ((\Mux247~15_combout\ & (\HD[5][7][8]~q\)) # (!\Mux247~15_combout\ & ((\HD[5][6][8]~q\))))) # (!\sector[1]~input_o\ & (\Mux247~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux247~15_combout\,
	datac => \HD[5][7][8]~q\,
	datad => \HD[5][6][8]~q\,
	combout => \Mux247~16_combout\);

-- Location: FF_X76_Y38_N3
\HD[4][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][8]~q\);

-- Location: FF_X77_Y38_N25
\HD[4][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][8]~q\);

-- Location: LCCOMB_X76_Y38_N2
\Mux247~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][8]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][8]~q\,
	datad => \HD[4][6][8]~q\,
	combout => \Mux247~0_combout\);

-- Location: FF_X77_Y38_N19
\HD[4][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][8]~q\);

-- Location: FF_X76_Y38_N9
\HD[4][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][8]~q\);

-- Location: LCCOMB_X77_Y38_N18
\Mux247~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~1_combout\ = (\Mux247~0_combout\ & (((\HD[4][7][8]~q\)) # (!\sector[0]~input_o\))) # (!\Mux247~0_combout\ & (\sector[0]~input_o\ & ((\HD[4][5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][8]~q\,
	datad => \HD[4][5][8]~q\,
	combout => \Mux247~1_combout\);

-- Location: LCCOMB_X70_Y38_N10
\Mux247~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~17_combout\ = (\Mux247~14_combout\ & ((\Mux247~16_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux247~14_combout\ & (((\Mux247~1_combout\ & \Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~14_combout\,
	datab => \Mux247~16_combout\,
	datac => \Mux247~1_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux247~17_combout\);

-- Location: FF_X67_Y31_N13
\HD[0][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][8]~q\);

-- Location: FF_X67_Y31_N15
\HD[0][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][8]~q\);

-- Location: LCCOMB_X67_Y31_N14
\Mux247~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~32_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][9][8]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][8]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~32_combout\);

-- Location: LCCOMB_X69_Y31_N16
\HD[0][10][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[0][10][8]~feeder_combout\);

-- Location: FF_X69_Y31_N17
\HD[0][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][8]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][8]~q\);

-- Location: FF_X72_Y31_N5
\HD[0][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][8]~q\);

-- Location: LCCOMB_X72_Y31_N4
\Mux247~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~33_combout\ = (\Mux247~32_combout\ & (((\HD[0][11][8]~q\) # (!\sector[1]~input_o\)))) # (!\Mux247~32_combout\ & (\HD[0][10][8]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~32_combout\,
	datab => \HD[0][10][8]~q\,
	datac => \HD[0][11][8]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux247~33_combout\);

-- Location: FF_X72_Y35_N9
\HD[0][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][8]~q\);

-- Location: LCCOMB_X68_Y30_N4
\HD~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~27_combout\ = (\Decoder1~11_combout\ & (\HD~0_combout\ & \data_write[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~11_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[8]~input_o\,
	combout => \HD~27_combout\);

-- Location: FF_X68_Y30_N5
\HD[0][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][8]~q\);

-- Location: LCCOMB_X68_Y30_N2
\HD~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~26_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[8]~input_o\,
	combout => \HD~26_combout\);

-- Location: FF_X68_Y30_N3
\HD[0][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][8]~q\);

-- Location: LCCOMB_X68_Y30_N30
\Mux247~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~34_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][2][8]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][0][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][0][8]~q\,
	datad => \HD[0][2][8]~q\,
	combout => \Mux247~34_combout\);

-- Location: FF_X68_Y30_N1
\HD[0][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][8]~q\);

-- Location: LCCOMB_X68_Y30_N16
\HD~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~25_combout\ = (\Decoder1~10_combout\ & (\data_write[8]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~10_combout\,
	datac => \data_write[8]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~25_combout\);

-- Location: FF_X68_Y30_N17
\HD[0][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][8]~q\);

-- Location: LCCOMB_X68_Y30_N0
\Mux247~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~35_combout\ = (\Mux247~34_combout\ & (((\HD[0][3][8]~q\)) # (!\sector[0]~input_o\))) # (!\Mux247~34_combout\ & (\sector[0]~input_o\ & ((\HD[0][1][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~34_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][3][8]~q\,
	datad => \HD[0][1][8]~q\,
	combout => \Mux247~35_combout\);

-- Location: LCCOMB_X72_Y35_N8
\Mux247~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~36_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[0][12][8]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux247~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][8]~q\,
	datad => \Mux247~35_combout\,
	combout => \Mux247~36_combout\);

-- Location: FF_X72_Y35_N27
\HD[0][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][8]~q\);

-- Location: LCCOMB_X72_Y35_N26
\Mux247~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~37_combout\ = (\Mux247~36_combout\ & (((\HD[0][13][8]~q\) # (!\Mux240~2_combout\)))) # (!\Mux247~36_combout\ & (\Mux247~33_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~33_combout\,
	datab => \Mux247~36_combout\,
	datac => \HD[0][13][8]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux247~37_combout\);

-- Location: FF_X75_Y32_N13
\HD[0][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][8]~q\);

-- Location: FF_X76_Y32_N25
\HD[0][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][8]~q\);

-- Location: LCCOMB_X76_Y32_N24
\Mux247~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~30_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][8]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][8]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][8]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~30_combout\);

-- Location: FF_X75_Y35_N5
\HD[0][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][8]~q\);

-- Location: FF_X73_Y35_N23
\HD[0][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][8]~q\);

-- Location: LCCOMB_X73_Y35_N22
\Mux247~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~31_combout\ = (\Mux247~30_combout\ & (((\HD[0][7][8]~q\) # (!\sector[0]~input_o\)))) # (!\Mux247~30_combout\ & (\HD[0][5][8]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~30_combout\,
	datab => \HD[0][5][8]~q\,
	datac => \HD[0][7][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~31_combout\);

-- Location: LCCOMB_X72_Y35_N4
\Mux247~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux247~31_combout\))) # (!\Mux240~0_combout\ & (\Mux247~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~37_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux247~31_combout\,
	combout => \Mux247~38_combout\);

-- Location: FF_X70_Y37_N9
\HD[1][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][8]~q\);

-- Location: FF_X74_Y37_N11
\HD[1][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][8]~q\);

-- Location: FF_X75_Y40_N31
\HD[1][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][8]~q\);

-- Location: FF_X76_Y40_N19
\HD[1][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][8]~q\);

-- Location: LCCOMB_X75_Y40_N30
\Mux247~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][8]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][8]~q\,
	datad => \HD[1][5][8]~q\,
	combout => \Mux247~39_combout\);

-- Location: LCCOMB_X74_Y37_N10
\Mux247~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~40_combout\ = (\sector[1]~input_o\ & ((\Mux247~39_combout\ & ((\HD[1][7][8]~q\))) # (!\Mux247~39_combout\ & (\HD[1][6][8]~q\)))) # (!\sector[1]~input_o\ & (((\Mux247~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][6][8]~q\,
	datac => \HD[1][7][8]~q\,
	datad => \Mux247~39_combout\,
	combout => \Mux247~40_combout\);

-- Location: FF_X80_Y35_N11
\HD[1][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][8]~q\);

-- Location: FF_X80_Y35_N29
\HD[1][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][8]~q\);

-- Location: LCCOMB_X80_Y35_N28
\Mux247~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~24_combout\ = (\sector[1]~input_o\ & ((\HD[1][10][8]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[1][8][8]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][10][8]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~24_combout\);

-- Location: FF_X81_Y35_N5
\HD[1][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][8]~q\);

-- Location: FF_X81_Y35_N19
\HD[1][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][8]~q\);

-- Location: LCCOMB_X81_Y35_N4
\Mux247~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~25_combout\ = (\sector[0]~input_o\ & ((\Mux247~24_combout\ & (\HD[1][11][8]~q\)) # (!\Mux247~24_combout\ & ((\HD[1][9][8]~q\))))) # (!\sector[0]~input_o\ & (\Mux247~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux247~24_combout\,
	datac => \HD[1][11][8]~q\,
	datad => \HD[1][9][8]~q\,
	combout => \Mux247~25_combout\);

-- Location: FF_X82_Y36_N9
\HD[1][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][8]~q\);

-- Location: FF_X81_Y36_N29
\HD[1][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][8]~q\);

-- Location: FF_X81_Y36_N3
\HD[1][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][8]~q\);

-- Location: FF_X82_Y36_N19
\HD[1][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][8]~q\);

-- Location: LCCOMB_X82_Y36_N18
\Mux247~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~26_combout\ = (\sector[0]~input_o\ & ((\HD[1][1][8]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[1][0][8]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][1][8]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][8]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux247~26_combout\);

-- Location: LCCOMB_X81_Y36_N28
\Mux247~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~27_combout\ = (\sector[1]~input_o\ & ((\Mux247~26_combout\ & ((\HD[1][3][8]~q\))) # (!\Mux247~26_combout\ & (\HD[1][2][8]~q\)))) # (!\sector[1]~input_o\ & (((\Mux247~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][2][8]~q\,
	datac => \HD[1][3][8]~q\,
	datad => \Mux247~26_combout\,
	combout => \Mux247~27_combout\);

-- Location: LCCOMB_X79_Y35_N10
\Mux247~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~28_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux247~25_combout\)) # (!\Mux240~2_combout\ & ((\Mux247~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~25_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux247~27_combout\,
	combout => \Mux247~28_combout\);

-- Location: FF_X77_Y36_N27
\HD[1][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][8]~q\);

-- Location: FF_X77_Y36_N1
\HD[1][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][8]~q\);

-- Location: LCCOMB_X77_Y36_N26
\Mux247~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~29_combout\ = (\Mux247~28_combout\ & (((\HD[1][13][8]~q\)) # (!\Mux240~1_combout\))) # (!\Mux247~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][8]~q\,
	datad => \HD[1][12][8]~q\,
	combout => \Mux247~29_combout\);

-- Location: LCCOMB_X74_Y37_N28
\Mux247~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~41_combout\ = (\track[0]~input_o\ & ((\Mux247~38_combout\ & (\Mux247~40_combout\)) # (!\Mux247~38_combout\ & ((\Mux247~29_combout\))))) # (!\track[0]~input_o\ & (\Mux247~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux247~38_combout\,
	datac => \Mux247~40_combout\,
	datad => \Mux247~29_combout\,
	combout => \Mux247~41_combout\);

-- Location: FF_X75_Y44_N1
\HD[6][10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][8]~q\);

-- Location: FF_X75_Y44_N19
\HD[6][11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][8]~q\);

-- Location: FF_X76_Y44_N27
\HD[6][8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][8]~q\);

-- Location: FF_X76_Y44_N17
\HD[6][9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][8]~q\);

-- Location: LCCOMB_X76_Y44_N26
\Mux247~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][8]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][8]~q\,
	datad => \HD[6][9][8]~q\,
	combout => \Mux247~18_combout\);

-- Location: LCCOMB_X75_Y44_N18
\Mux247~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~19_combout\ = (\sector[1]~input_o\ & ((\Mux247~18_combout\ & ((\HD[6][11][8]~q\))) # (!\Mux247~18_combout\ & (\HD[6][10][8]~q\)))) # (!\sector[1]~input_o\ & (((\Mux247~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][10][8]~q\,
	datac => \HD[6][11][8]~q\,
	datad => \Mux247~18_combout\,
	combout => \Mux247~19_combout\);

-- Location: FF_X73_Y43_N25
\HD[6][12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][8]~q\);

-- Location: FF_X67_Y43_N11
\HD[6][0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][8]~q\);

-- Location: FF_X67_Y43_N25
\HD[6][2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][8]~q\);

-- Location: LCCOMB_X67_Y43_N10
\Mux247~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~20_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][2][8]~q\))) # (!\sector[1]~input_o\ & (\HD[6][0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][0][8]~q\,
	datad => \HD[6][2][8]~q\,
	combout => \Mux247~20_combout\);

-- Location: FF_X72_Y43_N5
\HD[6][1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][8]~q\);

-- Location: FF_X72_Y43_N15
\HD[6][3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][8]~q\);

-- Location: LCCOMB_X72_Y43_N14
\Mux247~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~21_combout\ = (\Mux247~20_combout\ & (((\HD[6][3][8]~q\) # (!\sector[0]~input_o\)))) # (!\Mux247~20_combout\ & (\HD[6][1][8]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~20_combout\,
	datab => \HD[6][1][8]~q\,
	datac => \HD[6][3][8]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux247~21_combout\);

-- Location: LCCOMB_X73_Y43_N24
\Mux247~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][8]~q\)) # (!\Mux240~1_combout\ & ((\Mux247~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][8]~q\,
	datad => \Mux247~21_combout\,
	combout => \Mux247~22_combout\);

-- Location: FF_X73_Y43_N11
\HD[6][13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][8]~q\);

-- Location: LCCOMB_X73_Y43_N10
\Mux247~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~23_combout\ = (\Mux247~22_combout\ & (((\HD[6][13][8]~q\) # (!\Mux240~2_combout\)))) # (!\Mux247~22_combout\ & (\Mux247~19_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux247~19_combout\,
	datab => \Mux247~22_combout\,
	datac => \HD[6][13][8]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux247~23_combout\);

-- Location: LCCOMB_X74_Y37_N14
\Mux247~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & ((\Mux247~23_combout\))) # (!\Mux240~4_combout\ & (\Mux247~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux247~41_combout\,
	datac => \Mux247~23_combout\,
	datad => \Mux240~4_combout\,
	combout => \Mux247~42_combout\);

-- Location: FF_X65_Y41_N7
\HD[6][5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][8]~q\);

-- Location: FF_X65_Y41_N9
\HD[6][7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][8]~q\);

-- Location: FF_X62_Y41_N17
\HD[6][4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[8]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][8]~q\);

-- Location: LCCOMB_X66_Y41_N10
\HD[6][6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][8]~feeder_combout\ = \data_write[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[8]~input_o\,
	combout => \HD[6][6][8]~feeder_combout\);

-- Location: FF_X66_Y41_N11
\HD[6][6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][8]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][8]~q\);

-- Location: LCCOMB_X62_Y41_N16
\Mux247~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][8]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][8]~q\,
	datad => \HD[6][6][8]~q\,
	combout => \Mux247~43_combout\);

-- Location: LCCOMB_X65_Y41_N8
\Mux247~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~44_combout\ = (\sector[0]~input_o\ & ((\Mux247~43_combout\ & ((\HD[6][7][8]~q\))) # (!\Mux247~43_combout\ & (\HD[6][5][8]~q\)))) # (!\sector[0]~input_o\ & (((\Mux247~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][8]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][8]~q\,
	datad => \Mux247~43_combout\,
	combout => \Mux247~44_combout\);

-- Location: LCCOMB_X70_Y37_N26
\Mux247~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~45_combout\ = (\Mux240~3_combout\ & ((\Mux247~42_combout\ & ((\Mux247~44_combout\))) # (!\Mux247~42_combout\ & (\Mux247~17_combout\)))) # (!\Mux240~3_combout\ & (((\Mux247~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux247~17_combout\,
	datac => \Mux247~42_combout\,
	datad => \Mux247~44_combout\,
	combout => \Mux247~45_combout\);

-- Location: LCCOMB_X69_Y36_N2
\Mux247~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux247~64_combout\ = (\track[2]~input_o\ & (((\Mux247~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux247~63_combout\)) # (!\track[1]~input_o\ & ((\Mux247~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \Mux247~63_combout\,
	datad => \Mux247~45_combout\,
	combout => \Mux247~64_combout\);

-- Location: IOIBUF_X72_Y73_N1
\data_write[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(9),
	o => \data_write[9]~input_o\);

-- Location: FF_X77_Y43_N3
\HD[4][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][9]~q\);

-- Location: FF_X77_Y43_N17
\HD[4][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][9]~q\);

-- Location: LCCOMB_X77_Y43_N2
\Mux246~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~16_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][1][9]~q\))) # (!\sector[0]~input_o\ & (\HD[4][0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][0][9]~q\,
	datad => \HD[4][1][9]~q\,
	combout => \Mux246~16_combout\);

-- Location: FF_X73_Y39_N27
\HD[4][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][9]~q\);

-- Location: FF_X73_Y39_N1
\HD[4][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][9]~q\);

-- Location: LCCOMB_X73_Y39_N26
\Mux246~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~17_combout\ = (\sector[1]~input_o\ & ((\Mux246~16_combout\ & (\HD[4][3][9]~q\)) # (!\Mux246~16_combout\ & ((\HD[4][2][9]~q\))))) # (!\sector[1]~input_o\ & (\Mux246~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux246~16_combout\,
	datac => \HD[4][3][9]~q\,
	datad => \HD[4][2][9]~q\,
	combout => \Mux246~17_combout\);

-- Location: FF_X80_Y41_N17
\HD[4][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][9]~q\);

-- Location: FF_X80_Y41_N19
\HD[4][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][9]~q\);

-- Location: LCCOMB_X74_Y42_N4
\HD[4][10][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[4][10][9]~feeder_combout\);

-- Location: FF_X74_Y42_N5
\HD[4][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][9]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][9]~q\);

-- Location: FF_X74_Y42_N31
\HD[4][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][9]~q\);

-- Location: LCCOMB_X74_Y42_N30
\Mux246~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~14_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[4][10][9]~q\)) # (!\sector[1]~input_o\ & ((\HD[4][8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][10][9]~q\,
	datac => \HD[4][8][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~14_combout\);

-- Location: LCCOMB_X80_Y41_N18
\Mux246~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~15_combout\ = (\sector[0]~input_o\ & ((\Mux246~14_combout\ & ((\HD[4][11][9]~q\))) # (!\Mux246~14_combout\ & (\HD[4][9][9]~q\)))) # (!\sector[0]~input_o\ & (((\Mux246~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][9]~q\,
	datac => \HD[4][11][9]~q\,
	datad => \Mux246~14_combout\,
	combout => \Mux246~15_combout\);

-- Location: LCCOMB_X77_Y39_N10
\Mux246~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~18_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux246~15_combout\)))) # (!\Mux240~2_combout\ & (\Mux246~17_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux246~17_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux246~15_combout\,
	combout => \Mux246~18_combout\);

-- Location: FF_X77_Y40_N19
\HD[4][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][9]~q\);

-- Location: FF_X77_Y40_N25
\HD[4][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][9]~q\);

-- Location: LCCOMB_X77_Y40_N18
\Mux246~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~19_combout\ = (\Mux240~1_combout\ & ((\Mux246~18_combout\ & (\HD[4][13][9]~q\)) # (!\Mux246~18_combout\ & ((\HD[4][12][9]~q\))))) # (!\Mux240~1_combout\ & (\Mux246~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux246~18_combout\,
	datac => \HD[4][13][9]~q\,
	datad => \HD[4][12][9]~q\,
	combout => \Mux246~19_combout\);

-- Location: FF_X76_Y38_N7
\HD[4][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][9]~q\);

-- Location: FF_X76_Y38_N13
\HD[4][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][9]~q\);

-- Location: LCCOMB_X76_Y38_N6
\Mux246~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][9]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][9]~q\,
	datad => \HD[4][5][9]~q\,
	combout => \Mux246~12_combout\);

-- Location: FF_X75_Y38_N9
\HD[4][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][9]~q\);

-- Location: FF_X75_Y38_N19
\HD[4][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][9]~q\);

-- Location: LCCOMB_X75_Y38_N18
\Mux246~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~13_combout\ = (\Mux246~12_combout\ & (((\HD[4][7][9]~q\) # (!\sector[1]~input_o\)))) # (!\Mux246~12_combout\ & (\HD[4][6][9]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~12_combout\,
	datab => \HD[4][6][9]~q\,
	datac => \HD[4][7][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~13_combout\);

-- Location: LCCOMB_X74_Y37_N8
\Mux246~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~20_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux246~13_combout\))) # (!\Mux240~0_combout\ & (\Mux246~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux246~19_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux246~13_combout\,
	combout => \Mux246~20_combout\);

-- Location: FF_X69_Y38_N23
\HD[5][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][9]~q\);

-- Location: FF_X69_Y38_N9
\HD[5][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][9]~q\);

-- Location: LCCOMB_X69_Y38_N8
\Mux246~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~21_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][6][9]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][6][9]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~21_combout\);

-- Location: FF_X70_Y38_N31
\HD[5][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][9]~q\);

-- Location: FF_X70_Y38_N13
\HD[5][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][9]~q\);

-- Location: LCCOMB_X70_Y38_N30
\Mux246~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~22_combout\ = (\Mux246~21_combout\ & (((\HD[5][7][9]~q\)) # (!\sector[0]~input_o\))) # (!\Mux246~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][9]~q\,
	datad => \HD[5][5][9]~q\,
	combout => \Mux246~22_combout\);

-- Location: FF_X63_Y42_N13
\HD[5][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][9]~q\);

-- Location: FF_X63_Y42_N31
\HD[5][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][9]~q\);

-- Location: FF_X61_Y42_N27
\HD[5][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][9]~q\);

-- Location: FF_X61_Y42_N25
\HD[5][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][9]~q\);

-- Location: LCCOMB_X61_Y42_N26
\Mux246~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][9]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][9]~q\,
	datad => \HD[5][9][9]~q\,
	combout => \Mux246~6_combout\);

-- Location: LCCOMB_X63_Y42_N30
\Mux246~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~7_combout\ = (\sector[1]~input_o\ & ((\Mux246~6_combout\ & ((\HD[5][11][9]~q\))) # (!\Mux246~6_combout\ & (\HD[5][10][9]~q\)))) # (!\sector[1]~input_o\ & (((\Mux246~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][10][9]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][9]~q\,
	datad => \Mux246~6_combout\,
	combout => \Mux246~7_combout\);

-- Location: FF_X66_Y42_N3
\HD[5][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][9]~q\);

-- Location: FF_X66_Y42_N1
\HD[5][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][9]~q\);

-- Location: FF_X65_Y43_N31
\HD[5][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][9]~q\);

-- Location: FF_X63_Y43_N21
\HD[5][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][9]~q\);

-- Location: LCCOMB_X65_Y43_N30
\Mux246~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~8_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][9]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][9]~q\,
	datad => \HD[5][2][9]~q\,
	combout => \Mux246~8_combout\);

-- Location: FF_X65_Y42_N11
\HD[5][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][9]~q\);

-- Location: FF_X65_Y42_N25
\HD[5][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][9]~q\);

-- Location: LCCOMB_X65_Y42_N10
\Mux246~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~9_combout\ = (\Mux246~8_combout\ & (((\HD[5][3][9]~q\)) # (!\sector[0]~input_o\))) # (!\Mux246~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][9]~q\,
	datad => \HD[5][1][9]~q\,
	combout => \Mux246~9_combout\);

-- Location: LCCOMB_X66_Y42_N0
\Mux246~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~10_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[5][12][9]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux246~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][12][9]~q\,
	datad => \Mux246~9_combout\,
	combout => \Mux246~10_combout\);

-- Location: LCCOMB_X66_Y42_N2
\Mux246~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~11_combout\ = (\Mux240~2_combout\ & ((\Mux246~10_combout\ & ((\HD[5][13][9]~q\))) # (!\Mux246~10_combout\ & (\Mux246~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux246~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~7_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][9]~q\,
	datad => \Mux246~10_combout\,
	combout => \Mux246~11_combout\);

-- Location: LCCOMB_X70_Y38_N16
\Mux246~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~23_combout\ = (\track[0]~input_o\ & ((\Mux246~20_combout\ & (\Mux246~22_combout\)) # (!\Mux246~20_combout\ & ((\Mux246~11_combout\))))) # (!\track[0]~input_o\ & (\Mux246~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux246~20_combout\,
	datac => \Mux246~22_combout\,
	datad => \Mux246~11_combout\,
	combout => \Mux246~23_combout\);

-- Location: FF_X72_Y36_N9
\HD[0][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][9]~q\);

-- Location: FF_X72_Y36_N11
\HD[0][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][9]~q\);

-- Location: FF_X72_Y32_N25
\HD[0][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][9]~q\);

-- Location: FF_X72_Y32_N7
\HD[0][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][9]~q\);

-- Location: LCCOMB_X72_Y32_N24
\Mux246~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~24_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][5][9]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[0][4][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][9]~q\,
	datad => \HD[0][5][9]~q\,
	combout => \Mux246~24_combout\);

-- Location: LCCOMB_X72_Y36_N10
\Mux246~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~25_combout\ = (\sector[1]~input_o\ & ((\Mux246~24_combout\ & ((\HD[0][7][9]~q\))) # (!\Mux246~24_combout\ & (\HD[0][6][9]~q\)))) # (!\sector[1]~input_o\ & (((\Mux246~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][9]~q\,
	datac => \HD[0][7][9]~q\,
	datad => \Mux246~24_combout\,
	combout => \Mux246~25_combout\);

-- Location: LCCOMB_X75_Y39_N12
\HD[1][6][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][6][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[1][6][9]~feeder_combout\);

-- Location: FF_X75_Y39_N13
\HD[1][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][6][9]~feeder_combout\,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][9]~q\);

-- Location: FF_X75_Y40_N9
\HD[1][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][9]~q\);

-- Location: LCCOMB_X75_Y40_N8
\Mux246~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~39_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][6][9]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][9]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][4][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~39_combout\);

-- Location: FF_X76_Y36_N23
\HD[1][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][9]~q\);

-- Location: LCCOMB_X76_Y40_N20
\HD[1][5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[1][5][9]~feeder_combout\);

-- Location: FF_X76_Y40_N21
\HD[1][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][5][9]~feeder_combout\,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][9]~q\);

-- Location: LCCOMB_X76_Y36_N22
\Mux246~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~40_combout\ = (\Mux246~39_combout\ & (((\HD[1][7][9]~q\)) # (!\sector[0]~input_o\))) # (!\Mux246~39_combout\ & (\sector[0]~input_o\ & ((\HD[1][5][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~39_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][9]~q\,
	datad => \HD[1][5][9]~q\,
	combout => \Mux246~40_combout\);

-- Location: FF_X68_Y31_N19
\HD[0][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][9]~q\);

-- Location: FF_X68_Y31_N17
\HD[0][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][9]~q\);

-- Location: LCCOMB_X68_Y31_N18
\Mux246~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~32_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][10][9]~q\))) # (!\sector[1]~input_o\ & (\HD[0][8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][9]~q\,
	datad => \HD[0][10][9]~q\,
	combout => \Mux246~32_combout\);

-- Location: FF_X72_Y31_N9
\HD[0][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][9]~q\);

-- Location: FF_X72_Y31_N7
\HD[0][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][9]~q\);

-- Location: LCCOMB_X72_Y31_N8
\Mux246~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~33_combout\ = (\sector[0]~input_o\ & ((\Mux246~32_combout\ & (\HD[0][11][9]~q\)) # (!\Mux246~32_combout\ & ((\HD[0][9][9]~q\))))) # (!\sector[0]~input_o\ & (\Mux246~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux246~32_combout\,
	datac => \HD[0][11][9]~q\,
	datad => \HD[0][9][9]~q\,
	combout => \Mux246~33_combout\);

-- Location: LCCOMB_X77_Y33_N28
\HD~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~30_combout\ = (\data_write[9]~input_o\ & (\HD~0_combout\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[9]~input_o\,
	datab => \HD~0_combout\,
	datac => \Decoder1~11_combout\,
	combout => \HD~30_combout\);

-- Location: FF_X77_Y33_N29
\HD[0][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][9]~q\);

-- Location: LCCOMB_X77_Y33_N2
\HD~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~29_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[9]~input_o\,
	combout => \HD~29_combout\);

-- Location: FF_X77_Y33_N3
\HD[0][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][9]~q\);

-- Location: LCCOMB_X77_Y33_N22
\Mux246~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][9]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][9]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][1][9]~q\,
	combout => \Mux246~34_combout\);

-- Location: LCCOMB_X77_Y33_N24
\HD~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~28_combout\ = (\data_write[9]~input_o\ & (\HD~0_combout\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[9]~input_o\,
	datab => \HD~0_combout\,
	datac => \Decoder1~9_combout\,
	combout => \HD~28_combout\);

-- Location: FF_X77_Y33_N25
\HD[0][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][9]~q\);

-- Location: FF_X77_Y33_N9
\HD[0][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][9]~q\);

-- Location: LCCOMB_X77_Y33_N8
\Mux246~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~35_combout\ = (\Mux246~34_combout\ & (((\HD[0][3][9]~q\) # (!\sector[1]~input_o\)))) # (!\Mux246~34_combout\ & (\HD[0][2][9]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~34_combout\,
	datab => \HD[0][2][9]~q\,
	datac => \HD[0][3][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~35_combout\);

-- Location: LCCOMB_X72_Y33_N4
\Mux246~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~36_combout\ = (\Mux240~2_combout\ & ((\Mux246~33_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux246~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux246~33_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux246~35_combout\,
	combout => \Mux246~36_combout\);

-- Location: FF_X72_Y33_N31
\HD[0][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][9]~q\);

-- Location: FF_X72_Y33_N11
\HD[0][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][9]~q\);

-- Location: LCCOMB_X72_Y33_N30
\Mux246~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~37_combout\ = (\Mux240~1_combout\ & ((\Mux246~36_combout\ & (\HD[0][13][9]~q\)) # (!\Mux246~36_combout\ & ((\HD[0][12][9]~q\))))) # (!\Mux240~1_combout\ & (\Mux246~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux246~36_combout\,
	datac => \HD[0][13][9]~q\,
	datad => \HD[0][12][9]~q\,
	combout => \Mux246~37_combout\);

-- Location: FF_X80_Y35_N23
\HD[1][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][9]~q\);

-- Location: FF_X81_Y35_N1
\HD[1][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][9]~q\);

-- Location: FF_X81_Y35_N15
\HD[1][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][9]~q\);

-- Location: FF_X80_Y35_N9
\HD[1][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][9]~q\);

-- Location: LCCOMB_X80_Y35_N8
\Mux246~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~26_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[1][9][9]~q\)) # (!\sector[0]~input_o\ & ((\HD[1][8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][9][9]~q\,
	datac => \HD[1][8][9]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux246~26_combout\);

-- Location: LCCOMB_X81_Y35_N0
\Mux246~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~27_combout\ = (\sector[1]~input_o\ & ((\Mux246~26_combout\ & ((\HD[1][11][9]~q\))) # (!\Mux246~26_combout\ & (\HD[1][10][9]~q\)))) # (!\sector[1]~input_o\ & (((\Mux246~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][10][9]~q\,
	datac => \HD[1][11][9]~q\,
	datad => \Mux246~26_combout\,
	combout => \Mux246~27_combout\);

-- Location: LCCOMB_X81_Y36_N14
\HD[1][1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][1][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[1][1][9]~feeder_combout\);

-- Location: FF_X81_Y36_N15
\HD[1][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][1][9]~feeder_combout\,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][9]~q\);

-- Location: FF_X82_Y34_N9
\HD[1][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][9]~q\);

-- Location: FF_X82_Y34_N3
\HD[1][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][9]~q\);

-- Location: LCCOMB_X82_Y34_N2
\Mux246~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~28_combout\ = (\sector[1]~input_o\ & ((\HD[1][2][9]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[1][0][9]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][2][9]~q\,
	datac => \HD[1][0][9]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux246~28_combout\);

-- Location: FF_X81_Y36_N17
\HD[1][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][9]~q\);

-- Location: LCCOMB_X81_Y36_N16
\Mux246~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~29_combout\ = (\Mux246~28_combout\ & (((\HD[1][3][9]~q\) # (!\sector[0]~input_o\)))) # (!\Mux246~28_combout\ & (\HD[1][1][9]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][1][9]~q\,
	datab => \Mux246~28_combout\,
	datac => \HD[1][3][9]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux246~29_combout\);

-- Location: FF_X80_Y36_N1
\HD[1][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][9]~q\);

-- Location: LCCOMB_X80_Y36_N0
\Mux246~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~30_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][9]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux246~29_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux246~29_combout\,
	datac => \HD[1][12][9]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux246~30_combout\);

-- Location: FF_X80_Y36_N27
\HD[1][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][9]~q\);

-- Location: LCCOMB_X80_Y36_N26
\Mux246~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~31_combout\ = (\Mux246~30_combout\ & (((\HD[1][13][9]~q\) # (!\Mux240~2_combout\)))) # (!\Mux246~30_combout\ & (\Mux246~27_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~27_combout\,
	datab => \Mux246~30_combout\,
	datac => \HD[1][13][9]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux246~31_combout\);

-- Location: LCCOMB_X72_Y36_N12
\Mux246~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux246~31_combout\)))) # (!\track[0]~input_o\ & (\Mux246~37_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~37_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux246~31_combout\,
	combout => \Mux246~38_combout\);

-- Location: LCCOMB_X72_Y36_N22
\Mux246~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~41_combout\ = (\Mux240~0_combout\ & ((\Mux246~38_combout\ & ((\Mux246~40_combout\))) # (!\Mux246~38_combout\ & (\Mux246~25_combout\)))) # (!\Mux240~0_combout\ & (((\Mux246~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~25_combout\,
	datab => \Mux246~40_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux246~38_combout\,
	combout => \Mux246~41_combout\);

-- Location: LCCOMB_X73_Y38_N4
\Mux246~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & (\Mux246~23_combout\)) # (!\Mux240~3_combout\ & ((\Mux246~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux246~23_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux246~41_combout\,
	combout => \Mux246~42_combout\);

-- Location: FF_X69_Y43_N23
\HD[6][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][9]~q\);

-- Location: FF_X70_Y43_N15
\HD[6][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][9]~q\);

-- Location: FF_X70_Y43_N1
\HD[6][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][9]~q\);

-- Location: LCCOMB_X70_Y43_N0
\Mux246~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][9]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][9]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][1][9]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~2_combout\);

-- Location: FF_X69_Y43_N17
\HD[6][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][9]~q\);

-- Location: LCCOMB_X69_Y43_N16
\Mux246~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~3_combout\ = (\Mux246~2_combout\ & (((\HD[6][3][9]~q\) # (!\sector[1]~input_o\)))) # (!\Mux246~2_combout\ & (\HD[6][2][9]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][9]~q\,
	datab => \Mux246~2_combout\,
	datac => \HD[6][3][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~3_combout\);

-- Location: FF_X72_Y44_N11
\HD[6][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][9]~q\);

-- Location: FF_X72_Y44_N5
\HD[6][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][9]~q\);

-- Location: FF_X73_Y44_N23
\HD[6][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][9]~q\);

-- Location: LCCOMB_X73_Y45_N28
\HD[6][10][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[6][10][9]~feeder_combout\);

-- Location: FF_X73_Y45_N29
\HD[6][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][10][9]~feeder_combout\,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][9]~q\);

-- Location: LCCOMB_X73_Y44_N22
\Mux246~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][9]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][9]~q\,
	datad => \HD[6][10][9]~q\,
	combout => \Mux246~0_combout\);

-- Location: LCCOMB_X72_Y44_N4
\Mux246~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~1_combout\ = (\sector[0]~input_o\ & ((\Mux246~0_combout\ & ((\HD[6][11][9]~q\))) # (!\Mux246~0_combout\ & (\HD[6][9][9]~q\)))) # (!\sector[0]~input_o\ & (((\Mux246~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][9]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][9]~q\,
	datad => \Mux246~0_combout\,
	combout => \Mux246~1_combout\);

-- Location: LCCOMB_X72_Y42_N2
\Mux246~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~4_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux246~1_combout\))) # (!\Mux240~2_combout\ & (\Mux246~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux246~3_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux246~1_combout\,
	combout => \Mux246~4_combout\);

-- Location: FF_X72_Y42_N29
\HD[6][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][9]~q\);

-- Location: FF_X72_Y42_N25
\HD[6][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][9]~q\);

-- Location: LCCOMB_X72_Y42_N28
\Mux246~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~5_combout\ = (\Mux240~1_combout\ & ((\Mux246~4_combout\ & (\HD[6][13][9]~q\)) # (!\Mux246~4_combout\ & ((\HD[6][12][9]~q\))))) # (!\Mux240~1_combout\ & (\Mux246~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux246~4_combout\,
	datac => \HD[6][13][9]~q\,
	datad => \HD[6][12][9]~q\,
	combout => \Mux246~5_combout\);

-- Location: FF_X65_Y40_N17
\HD[6][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][9]~q\);

-- Location: FF_X66_Y40_N25
\HD[6][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][9]~q\);

-- Location: FF_X65_Y40_N19
\HD[6][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][9]~q\);

-- Location: LCCOMB_X61_Y40_N26
\HD[6][5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[6][5][9]~feeder_combout\);

-- Location: FF_X61_Y40_N27
\HD[6][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][9]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][9]~q\);

-- Location: LCCOMB_X65_Y40_N18
\Mux246~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~43_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][5][9]~q\))) # (!\sector[0]~input_o\ & (\HD[6][4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][4][9]~q\,
	datad => \HD[6][5][9]~q\,
	combout => \Mux246~43_combout\);

-- Location: LCCOMB_X66_Y40_N24
\Mux246~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~44_combout\ = (\sector[1]~input_o\ & ((\Mux246~43_combout\ & ((\HD[6][7][9]~q\))) # (!\Mux246~43_combout\ & (\HD[6][6][9]~q\)))) # (!\sector[1]~input_o\ & (((\Mux246~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][9]~q\,
	datac => \HD[6][7][9]~q\,
	datad => \Mux246~43_combout\,
	combout => \Mux246~44_combout\);

-- Location: LCCOMB_X66_Y40_N26
\Mux246~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~45_combout\ = (\Mux246~42_combout\ & (((\Mux246~44_combout\)) # (!\Mux240~4_combout\))) # (!\Mux246~42_combout\ & (\Mux240~4_combout\ & (\Mux246~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~42_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux246~5_combout\,
	datad => \Mux246~44_combout\,
	combout => \Mux246~45_combout\);

-- Location: FF_X70_Y34_N25
\HD[2][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][9]~q\);

-- Location: FF_X69_Y34_N25
\HD[2][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][9]~q\);

-- Location: LCCOMB_X70_Y34_N24
\Mux246~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][9]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][9]~q\,
	datad => \HD[2][6][9]~q\,
	combout => \Mux246~46_combout\);

-- Location: FF_X69_Y34_N3
\HD[2][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][9]~q\);

-- Location: FF_X70_Y34_N23
\HD[2][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][9]~q\);

-- Location: LCCOMB_X69_Y34_N2
\Mux246~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~47_combout\ = (\sector[0]~input_o\ & ((\Mux246~46_combout\ & (\HD[2][7][9]~q\)) # (!\Mux246~46_combout\ & ((\HD[2][5][9]~q\))))) # (!\sector[0]~input_o\ & (\Mux246~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux246~46_combout\,
	datac => \HD[2][7][9]~q\,
	datad => \HD[2][5][9]~q\,
	combout => \Mux246~47_combout\);

-- Location: FF_X62_Y32_N27
\HD[3][4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][9]~q\);

-- Location: LCCOMB_X63_Y32_N4
\HD[3][5][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[3][5][9]~feeder_combout\);

-- Location: FF_X63_Y32_N5
\HD[3][5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][9]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][9]~q\);

-- Location: LCCOMB_X62_Y32_N26
\Mux246~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][9]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][9]~q\,
	datad => \HD[3][5][9]~q\,
	combout => \Mux246~61_combout\);

-- Location: FF_X63_Y32_N15
\HD[3][7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][9]~q\);

-- Location: FF_X62_Y32_N1
\HD[3][6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][9]~q\);

-- Location: LCCOMB_X63_Y32_N14
\Mux246~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~62_combout\ = (\Mux246~61_combout\ & (((\HD[3][7][9]~q\)) # (!\sector[1]~input_o\))) # (!\Mux246~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][9]~q\,
	datad => \HD[3][6][9]~q\,
	combout => \Mux246~62_combout\);

-- Location: FF_X59_Y44_N1
\HD[2][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][9]~q\);

-- Location: FF_X60_Y44_N19
\HD[2][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][9]~q\);

-- Location: LCCOMB_X59_Y44_N0
\Mux246~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][9]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][9]~q\,
	datad => \HD[2][9][9]~q\,
	combout => \Mux246~54_combout\);

-- Location: FF_X60_Y44_N29
\HD[2][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][9]~q\);

-- Location: FF_X59_Y44_N23
\HD[2][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][9]~q\);

-- Location: LCCOMB_X60_Y44_N28
\Mux246~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~55_combout\ = (\Mux246~54_combout\ & (((\HD[2][11][9]~q\)) # (!\sector[1]~input_o\))) # (!\Mux246~54_combout\ & (\sector[1]~input_o\ & ((\HD[2][10][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~54_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][11][9]~q\,
	datad => \HD[2][10][9]~q\,
	combout => \Mux246~55_combout\);

-- Location: FF_X63_Y40_N1
\HD[2][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][9]~q\);

-- Location: FF_X59_Y40_N15
\HD[2][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][9]~q\);

-- Location: FF_X59_Y40_N25
\HD[2][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][9]~q\);

-- Location: FF_X58_Y40_N15
\HD[2][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][9]~q\);

-- Location: FF_X58_Y40_N21
\HD[2][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][9]~q\);

-- Location: LCCOMB_X58_Y40_N14
\Mux246~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][9]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][9]~q\,
	datad => \HD[2][2][9]~q\,
	combout => \Mux246~56_combout\);

-- Location: LCCOMB_X59_Y40_N24
\Mux246~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~57_combout\ = (\sector[0]~input_o\ & ((\Mux246~56_combout\ & ((\HD[2][3][9]~q\))) # (!\Mux246~56_combout\ & (\HD[2][1][9]~q\)))) # (!\sector[0]~input_o\ & (((\Mux246~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][9]~q\,
	datac => \HD[2][3][9]~q\,
	datad => \Mux246~56_combout\,
	combout => \Mux246~57_combout\);

-- Location: FF_X63_Y40_N7
\HD[2][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][9]~q\);

-- Location: LCCOMB_X63_Y40_N6
\Mux246~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[2][12][9]~q\))) # (!\Mux240~1_combout\ & (\Mux246~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux246~57_combout\,
	datac => \HD[2][12][9]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux246~58_combout\);

-- Location: LCCOMB_X63_Y40_N0
\Mux246~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~59_combout\ = (\Mux240~2_combout\ & ((\Mux246~58_combout\ & ((\HD[2][13][9]~q\))) # (!\Mux246~58_combout\ & (\Mux246~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux246~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux246~55_combout\,
	datac => \HD[2][13][9]~q\,
	datad => \Mux246~58_combout\,
	combout => \Mux246~59_combout\);

-- Location: LCCOMB_X67_Y35_N12
\HD[3][12][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][12][9]~feeder_combout\ = \data_write[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[9]~input_o\,
	combout => \HD[3][12][9]~feeder_combout\);

-- Location: FF_X67_Y35_N13
\HD[3][12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][12][9]~feeder_combout\,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][9]~q\);

-- Location: FF_X63_Y35_N9
\HD[3][0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][9]~q\);

-- Location: FF_X60_Y35_N27
\HD[3][1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][9]~q\);

-- Location: LCCOMB_X63_Y35_N8
\Mux246~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][9]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][9]~q\,
	datad => \HD[3][1][9]~q\,
	combout => \Mux246~50_combout\);

-- Location: FF_X60_Y35_N21
\HD[3][3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][9]~q\);

-- Location: FF_X63_Y35_N7
\HD[3][2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][9]~q\);

-- Location: LCCOMB_X60_Y35_N20
\Mux246~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~51_combout\ = (\sector[1]~input_o\ & ((\Mux246~50_combout\ & (\HD[3][3][9]~q\)) # (!\Mux246~50_combout\ & ((\HD[3][2][9]~q\))))) # (!\sector[1]~input_o\ & (\Mux246~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux246~50_combout\,
	datac => \HD[3][3][9]~q\,
	datad => \HD[3][2][9]~q\,
	combout => \Mux246~51_combout\);

-- Location: FF_X60_Y34_N27
\HD[3][10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][9]~q\);

-- Location: FF_X60_Y34_N21
\HD[3][8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][9]~q\);

-- Location: LCCOMB_X60_Y34_N20
\Mux246~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~48_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[3][10][9]~q\)) # (!\sector[1]~input_o\ & ((\HD[3][8][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][10][9]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][9]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux246~48_combout\);

-- Location: FF_X66_Y35_N13
\HD[3][11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][9]~q\);

-- Location: FF_X66_Y35_N11
\HD[3][9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][9]~q\);

-- Location: LCCOMB_X66_Y35_N12
\Mux246~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~49_combout\ = (\Mux246~48_combout\ & (((\HD[3][11][9]~q\)) # (!\sector[0]~input_o\))) # (!\Mux246~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][9]~q\,
	datad => \HD[3][9][9]~q\,
	combout => \Mux246~49_combout\);

-- Location: LCCOMB_X67_Y35_N14
\Mux246~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~52_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux246~49_combout\)))) # (!\Mux240~2_combout\ & (\Mux246~51_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~51_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux246~49_combout\,
	combout => \Mux246~52_combout\);

-- Location: FF_X67_Y35_N25
\HD[3][13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[9]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][9]~q\);

-- Location: LCCOMB_X67_Y35_N24
\Mux246~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~53_combout\ = (\Mux246~52_combout\ & (((\HD[3][13][9]~q\) # (!\Mux240~1_combout\)))) # (!\Mux246~52_combout\ & (\HD[3][12][9]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][12][9]~q\,
	datab => \Mux246~52_combout\,
	datac => \HD[3][13][9]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux246~53_combout\);

-- Location: LCCOMB_X63_Y36_N16
\Mux246~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux246~53_combout\))) # (!\track[0]~input_o\ & (\Mux246~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~59_combout\,
	datab => \Mux246~53_combout\,
	datac => \Mux240~0_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux246~60_combout\);

-- Location: LCCOMB_X63_Y36_N10
\Mux246~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~63_combout\ = (\Mux240~0_combout\ & ((\Mux246~60_combout\ & ((\Mux246~62_combout\))) # (!\Mux246~60_combout\ & (\Mux246~47_combout\)))) # (!\Mux240~0_combout\ & (((\Mux246~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux246~47_combout\,
	datac => \Mux246~62_combout\,
	datad => \Mux246~60_combout\,
	combout => \Mux246~63_combout\);

-- Location: LCCOMB_X63_Y36_N12
\Mux246~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux246~64_combout\ = (\track[2]~input_o\ & (\Mux246~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux246~63_combout\))) # (!\track[1]~input_o\ & (\Mux246~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux246~45_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux246~63_combout\,
	combout => \Mux246~64_combout\);

-- Location: IOIBUF_X81_Y73_N1
\data_write[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(10),
	o => \data_write[10]~input_o\);

-- Location: FF_X60_Y33_N25
\HD[3][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][10]~q\);

-- Location: FF_X61_Y36_N1
\HD[3][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][10]~q\);

-- Location: FF_X60_Y34_N31
\HD[3][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][10]~q\);

-- Location: LCCOMB_X59_Y34_N14
\HD[3][9][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[3][9][10]~feeder_combout\);

-- Location: FF_X59_Y34_N15
\HD[3][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][10]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][10]~q\);

-- Location: LCCOMB_X60_Y34_N30
\Mux245~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][10]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][10]~q\,
	datad => \HD[3][9][10]~q\,
	combout => \Mux245~46_combout\);

-- Location: LCCOMB_X61_Y36_N0
\Mux245~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~47_combout\ = (\sector[1]~input_o\ & ((\Mux245~46_combout\ & ((\HD[3][11][10]~q\))) # (!\Mux245~46_combout\ & (\HD[3][10][10]~q\)))) # (!\sector[1]~input_o\ & (((\Mux245~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][10][10]~q\,
	datac => \HD[3][11][10]~q\,
	datad => \Mux245~46_combout\,
	combout => \Mux245~47_combout\);

-- Location: FF_X65_Y35_N27
\HD[3][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][10]~q\);

-- Location: FF_X62_Y35_N21
\HD[3][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][10]~q\);

-- Location: FF_X62_Y35_N23
\HD[3][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][10]~q\);

-- Location: FF_X63_Y35_N5
\HD[3][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][10]~q\);

-- Location: FF_X63_Y35_N3
\HD[3][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][10]~q\);

-- Location: LCCOMB_X63_Y35_N4
\Mux245~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][10]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][10]~q\,
	datad => \HD[3][2][10]~q\,
	combout => \Mux245~48_combout\);

-- Location: LCCOMB_X62_Y35_N22
\Mux245~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~49_combout\ = (\sector[0]~input_o\ & ((\Mux245~48_combout\ & ((\HD[3][3][10]~q\))) # (!\Mux245~48_combout\ & (\HD[3][1][10]~q\)))) # (!\sector[0]~input_o\ & (((\Mux245~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][10]~q\,
	datac => \HD[3][3][10]~q\,
	datad => \Mux245~48_combout\,
	combout => \Mux245~49_combout\);

-- Location: FF_X65_Y35_N1
\HD[3][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][10]~q\);

-- Location: LCCOMB_X65_Y35_N0
\Mux245~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~50_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][10]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux245~49_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][10]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux245~50_combout\);

-- Location: LCCOMB_X65_Y35_N26
\Mux245~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~51_combout\ = (\Mux240~2_combout\ & ((\Mux245~50_combout\ & ((\HD[3][13][10]~q\))) # (!\Mux245~50_combout\ & (\Mux245~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux245~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~47_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[3][13][10]~q\,
	datad => \Mux245~50_combout\,
	combout => \Mux245~51_combout\);

-- Location: FF_X62_Y32_N23
\HD[3][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][10]~q\);

-- Location: LCCOMB_X62_Y32_N28
\HD[3][6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[3][6][10]~feeder_combout\);

-- Location: FF_X62_Y32_N29
\HD[3][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][10]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][10]~q\);

-- Location: LCCOMB_X62_Y32_N22
\Mux245~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][10]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][10]~q\,
	datad => \HD[3][6][10]~q\,
	combout => \Mux245~61_combout\);

-- Location: FF_X68_Y35_N5
\HD[3][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][10]~q\);

-- Location: FF_X68_Y35_N11
\HD[3][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][10]~q\);

-- Location: LCCOMB_X68_Y35_N4
\Mux245~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~62_combout\ = (\Mux245~61_combout\ & (((\HD[3][7][10]~q\)) # (!\sector[0]~input_o\))) # (!\Mux245~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][10]~q\,
	datad => \HD[3][5][10]~q\,
	combout => \Mux245~62_combout\);

-- Location: FF_X70_Y34_N21
\HD[2][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][10]~q\);

-- Location: FF_X70_Y34_N3
\HD[2][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][10]~q\);

-- Location: LCCOMB_X70_Y34_N20
\Mux245~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][10]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][10]~q\,
	datad => \HD[2][5][10]~q\,
	combout => \Mux245~52_combout\);

-- Location: FF_X73_Y38_N9
\HD[2][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][10]~q\);

-- Location: FF_X73_Y38_N7
\HD[2][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][10]~q\);

-- Location: LCCOMB_X73_Y38_N8
\Mux245~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~53_combout\ = (\Mux245~52_combout\ & (((\HD[2][7][10]~q\)) # (!\sector[1]~input_o\))) # (!\Mux245~52_combout\ & (\sector[1]~input_o\ & ((\HD[2][6][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~52_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][7][10]~q\,
	datad => \HD[2][6][10]~q\,
	combout => \Mux245~53_combout\);

-- Location: FF_X60_Y44_N7
\HD[2][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][10]~q\);

-- Location: FF_X60_Y44_N9
\HD[2][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][10]~q\);

-- Location: FF_X59_Y44_N21
\HD[2][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][10]~q\);

-- Location: LCCOMB_X59_Y44_N26
\HD[2][10][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[2][10][10]~feeder_combout\);

-- Location: FF_X59_Y44_N27
\HD[2][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][10]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][10]~q\);

-- Location: LCCOMB_X59_Y44_N20
\Mux245~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][10]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][10]~q\,
	datad => \HD[2][10][10]~q\,
	combout => \Mux245~54_combout\);

-- Location: LCCOMB_X60_Y44_N8
\Mux245~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~55_combout\ = (\sector[0]~input_o\ & ((\Mux245~54_combout\ & ((\HD[2][11][10]~q\))) # (!\Mux245~54_combout\ & (\HD[2][9][10]~q\)))) # (!\sector[0]~input_o\ & (((\Mux245~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][9][10]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][11][10]~q\,
	datad => \Mux245~54_combout\,
	combout => \Mux245~55_combout\);

-- Location: FF_X58_Y37_N31
\HD[2][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][10]~q\);

-- Location: FF_X58_Y37_N13
\HD[2][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][10]~q\);

-- Location: LCCOMB_X58_Y37_N30
\Mux245~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][10]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][10]~q\,
	datad => \HD[2][1][10]~q\,
	combout => \Mux245~56_combout\);

-- Location: FF_X59_Y39_N11
\HD[2][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][10]~q\);

-- Location: FF_X59_Y39_N25
\HD[2][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][10]~q\);

-- Location: LCCOMB_X59_Y39_N10
\Mux245~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~57_combout\ = (\Mux245~56_combout\ & (((\HD[2][3][10]~q\)) # (!\sector[1]~input_o\))) # (!\Mux245~56_combout\ & (\sector[1]~input_o\ & ((\HD[2][2][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~56_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][10]~q\,
	datad => \HD[2][2][10]~q\,
	combout => \Mux245~57_combout\);

-- Location: LCCOMB_X59_Y40_N10
\Mux245~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux245~55_combout\)) # (!\Mux240~2_combout\ & ((\Mux245~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux245~55_combout\,
	datac => \Mux245~57_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux245~58_combout\);

-- Location: FF_X63_Y39_N15
\HD[2][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][10]~q\);

-- Location: FF_X63_Y39_N29
\HD[2][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][10]~q\);

-- Location: LCCOMB_X63_Y39_N14
\Mux245~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~59_combout\ = (\Mux240~1_combout\ & ((\Mux245~58_combout\ & (\HD[2][13][10]~q\)) # (!\Mux245~58_combout\ & ((\HD[2][12][10]~q\))))) # (!\Mux240~1_combout\ & (\Mux245~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux245~58_combout\,
	datac => \HD[2][13][10]~q\,
	datad => \HD[2][12][10]~q\,
	combout => \Mux245~59_combout\);

-- Location: LCCOMB_X70_Y36_N8
\Mux245~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~60_combout\ = (\Mux240~0_combout\ & ((\Mux245~53_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((!\track[0]~input_o\ & \Mux245~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux245~53_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux245~59_combout\,
	combout => \Mux245~60_combout\);

-- Location: LCCOMB_X68_Y35_N22
\Mux245~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~63_combout\ = (\track[0]~input_o\ & ((\Mux245~60_combout\ & ((\Mux245~62_combout\))) # (!\Mux245~60_combout\ & (\Mux245~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux245~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux245~51_combout\,
	datac => \Mux245~62_combout\,
	datad => \Mux245~60_combout\,
	combout => \Mux245~63_combout\);

-- Location: FF_X76_Y39_N27
\HD[1][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][10]~q\);

-- Location: FF_X76_Y39_N25
\HD[1][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][10]~q\);

-- Location: LCCOMB_X76_Y39_N26
\Mux245~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][10]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][10]~q\,
	datad => \HD[1][5][10]~q\,
	combout => \Mux245~39_combout\);

-- Location: FF_X76_Y36_N3
\HD[1][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][10]~q\);

-- Location: FF_X76_Y36_N25
\HD[1][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][10]~q\);

-- Location: LCCOMB_X76_Y36_N2
\Mux245~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~40_combout\ = (\Mux245~39_combout\ & (((\HD[1][7][10]~q\)) # (!\sector[1]~input_o\))) # (!\Mux245~39_combout\ & (\sector[1]~input_o\ & ((\HD[1][6][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~39_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][10]~q\,
	datad => \HD[1][6][10]~q\,
	combout => \Mux245~40_combout\);

-- Location: FF_X67_Y31_N27
\HD[0][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][10]~q\);

-- Location: FF_X67_Y31_N17
\HD[0][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][10]~q\);

-- Location: LCCOMB_X67_Y31_N26
\Mux245~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][10]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][10]~q\,
	datad => \HD[0][9][10]~q\,
	combout => \Mux245~32_combout\);

-- Location: LCCOMB_X75_Y32_N16
\HD[0][10][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[0][10][10]~feeder_combout\);

-- Location: FF_X75_Y32_N17
\HD[0][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][10]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][10]~q\);

-- Location: FF_X72_Y31_N19
\HD[0][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][10]~q\);

-- Location: LCCOMB_X72_Y31_N18
\Mux245~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~33_combout\ = (\Mux245~32_combout\ & (((\HD[0][11][10]~q\) # (!\sector[1]~input_o\)))) # (!\Mux245~32_combout\ & (\HD[0][10][10]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~32_combout\,
	datab => \HD[0][10][10]~q\,
	datac => \HD[0][11][10]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux245~33_combout\);

-- Location: LCCOMB_X72_Y30_N10
\HD~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~32_combout\ = (\HD~0_combout\ & (\data_write[10]~input_o\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datac => \data_write[10]~input_o\,
	datad => \Decoder1~9_combout\,
	combout => \HD~32_combout\);

-- Location: FF_X72_Y30_N11
\HD[0][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][10]~q\);

-- Location: LCCOMB_X72_Y30_N12
\HD~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~33_combout\ = (\HD~0_combout\ & (\data_write[10]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datac => \data_write[10]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~33_combout\);

-- Location: FF_X72_Y30_N13
\HD[0][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][10]~q\);

-- Location: LCCOMB_X72_Y30_N30
\Mux245~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~34_combout\ = (\sector[1]~input_o\ & ((\HD[0][2][10]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((!\sector[0]~input_o\ & \HD[0][0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][10]~q\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][0][10]~q\,
	combout => \Mux245~34_combout\);

-- Location: FF_X72_Y30_N9
\HD[0][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][10]~q\);

-- Location: LCCOMB_X72_Y30_N16
\HD~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~31_combout\ = (\HD~0_combout\ & (\Decoder1~10_combout\ & \data_write[10]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~10_combout\,
	datac => \data_write[10]~input_o\,
	combout => \HD~31_combout\);

-- Location: FF_X72_Y30_N17
\HD[0][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][10]~q\);

-- Location: LCCOMB_X72_Y30_N8
\Mux245~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~35_combout\ = (\sector[0]~input_o\ & ((\Mux245~34_combout\ & (\HD[0][3][10]~q\)) # (!\Mux245~34_combout\ & ((\HD[0][1][10]~q\))))) # (!\sector[0]~input_o\ & (\Mux245~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux245~34_combout\,
	datac => \HD[0][3][10]~q\,
	datad => \HD[0][1][10]~q\,
	combout => \Mux245~35_combout\);

-- Location: FF_X70_Y30_N25
\HD[0][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][10]~q\);

-- Location: LCCOMB_X70_Y30_N24
\Mux245~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~36_combout\ = (\Mux240~1_combout\ & (((\HD[0][12][10]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux245~35_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][10]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux245~36_combout\);

-- Location: FF_X70_Y30_N11
\HD[0][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][10]~q\);

-- Location: LCCOMB_X70_Y30_N10
\Mux245~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~37_combout\ = (\Mux245~36_combout\ & (((\HD[0][13][10]~q\) # (!\Mux240~2_combout\)))) # (!\Mux245~36_combout\ & (\Mux245~33_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~33_combout\,
	datab => \Mux245~36_combout\,
	datac => \HD[0][13][10]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux245~37_combout\);

-- Location: LCCOMB_X75_Y32_N14
\HD[0][6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[0][6][10]~feeder_combout\);

-- Location: FF_X75_Y32_N15
\HD[0][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][10]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][10]~q\);

-- Location: FF_X72_Y32_N29
\HD[0][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][10]~q\);

-- Location: LCCOMB_X72_Y32_N28
\Mux245~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~30_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][10]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][10]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][10]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][10]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux245~30_combout\);

-- Location: FF_X74_Y36_N29
\HD[0][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][10]~q\);

-- Location: FF_X72_Y32_N11
\HD[0][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][10]~q\);

-- Location: LCCOMB_X74_Y36_N28
\Mux245~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~31_combout\ = (\Mux245~30_combout\ & (((\HD[0][7][10]~q\)) # (!\sector[0]~input_o\))) # (!\Mux245~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][10]~q\,
	datad => \HD[0][5][10]~q\,
	combout => \Mux245~31_combout\);

-- Location: LCCOMB_X73_Y36_N26
\Mux245~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux245~31_combout\))) # (!\Mux240~0_combout\ & (\Mux245~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~37_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux245~31_combout\,
	combout => \Mux245~38_combout\);

-- Location: FF_X80_Y35_N27
\HD[1][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][10]~q\);

-- Location: FF_X80_Y35_N5
\HD[1][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][10]~q\);

-- Location: LCCOMB_X80_Y35_N4
\Mux245~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~24_combout\ = (\sector[1]~input_o\ & ((\HD[1][10][10]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[1][8][10]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][10][10]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][10]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux245~24_combout\);

-- Location: FF_X76_Y35_N23
\HD[1][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][10]~q\);

-- Location: FF_X76_Y35_N13
\HD[1][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][10]~q\);

-- Location: LCCOMB_X76_Y35_N22
\Mux245~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~25_combout\ = (\sector[0]~input_o\ & ((\Mux245~24_combout\ & (\HD[1][11][10]~q\)) # (!\Mux245~24_combout\ & ((\HD[1][9][10]~q\))))) # (!\sector[0]~input_o\ & (\Mux245~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux245~24_combout\,
	datac => \HD[1][11][10]~q\,
	datad => \HD[1][9][10]~q\,
	combout => \Mux245~25_combout\);

-- Location: FF_X82_Y36_N23
\HD[1][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][10]~q\);

-- Location: LCCOMB_X81_Y37_N18
\HD[1][1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][1][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[1][1][10]~feeder_combout\);

-- Location: FF_X81_Y37_N19
\HD[1][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][1][10]~feeder_combout\,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][10]~q\);

-- Location: LCCOMB_X82_Y36_N22
\Mux245~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][10]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][10]~q\,
	datad => \HD[1][1][10]~q\,
	combout => \Mux245~26_combout\);

-- Location: FF_X81_Y36_N27
\HD[1][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][10]~q\);

-- Location: FF_X82_Y36_N5
\HD[1][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][10]~q\);

-- Location: LCCOMB_X81_Y36_N26
\Mux245~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~27_combout\ = (\sector[1]~input_o\ & ((\Mux245~26_combout\ & (\HD[1][3][10]~q\)) # (!\Mux245~26_combout\ & ((\HD[1][2][10]~q\))))) # (!\sector[1]~input_o\ & (\Mux245~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux245~26_combout\,
	datac => \HD[1][3][10]~q\,
	datad => \HD[1][2][10]~q\,
	combout => \Mux245~27_combout\);

-- Location: LCCOMB_X72_Y42_N30
\Mux245~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~28_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux245~25_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & ((\Mux245~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux245~25_combout\,
	datad => \Mux245~27_combout\,
	combout => \Mux245~28_combout\);

-- Location: FF_X77_Y36_N23
\HD[1][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][10]~q\);

-- Location: FF_X77_Y36_N21
\HD[1][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][10]~q\);

-- Location: LCCOMB_X77_Y36_N22
\Mux245~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~29_combout\ = (\Mux245~28_combout\ & (((\HD[1][13][10]~q\)) # (!\Mux240~1_combout\))) # (!\Mux245~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][10]~q\,
	datad => \HD[1][12][10]~q\,
	combout => \Mux245~29_combout\);

-- Location: LCCOMB_X73_Y36_N4
\Mux245~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~41_combout\ = (\track[0]~input_o\ & ((\Mux245~38_combout\ & (\Mux245~40_combout\)) # (!\Mux245~38_combout\ & ((\Mux245~29_combout\))))) # (!\track[0]~input_o\ & (((\Mux245~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~40_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux245~38_combout\,
	datad => \Mux245~29_combout\,
	combout => \Mux245~41_combout\);

-- Location: FF_X73_Y43_N5
\HD[6][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][10]~q\);

-- Location: FF_X67_Y43_N15
\HD[6][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][10]~q\);

-- Location: FF_X67_Y43_N29
\HD[6][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][10]~q\);

-- Location: LCCOMB_X67_Y43_N14
\Mux245~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~20_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][2][10]~q\))) # (!\sector[1]~input_o\ & (\HD[6][0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][0][10]~q\,
	datad => \HD[6][2][10]~q\,
	combout => \Mux245~20_combout\);

-- Location: FF_X72_Y43_N9
\HD[6][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][10]~q\);

-- Location: FF_X72_Y43_N19
\HD[6][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][10]~q\);

-- Location: LCCOMB_X72_Y43_N18
\Mux245~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~21_combout\ = (\Mux245~20_combout\ & (((\HD[6][3][10]~q\) # (!\sector[0]~input_o\)))) # (!\Mux245~20_combout\ & (\HD[6][1][10]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~20_combout\,
	datab => \HD[6][1][10]~q\,
	datac => \HD[6][3][10]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux245~21_combout\);

-- Location: LCCOMB_X73_Y43_N4
\Mux245~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][10]~q\)) # (!\Mux240~1_combout\ & ((\Mux245~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][10]~q\,
	datad => \Mux245~21_combout\,
	combout => \Mux245~22_combout\);

-- Location: FF_X73_Y43_N23
\HD[6][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][10]~q\);

-- Location: FF_X73_Y44_N1
\HD[6][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][10]~q\);

-- Location: FF_X73_Y45_N7
\HD[6][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][10]~q\);

-- Location: FF_X73_Y44_N11
\HD[6][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][10]~q\);

-- Location: LCCOMB_X74_Y44_N24
\HD[6][9][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][9][10]~feeder_combout\ = \data_write[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[10]~input_o\,
	combout => \HD[6][9][10]~feeder_combout\);

-- Location: FF_X74_Y44_N25
\HD[6][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][9][10]~feeder_combout\,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][10]~q\);

-- Location: LCCOMB_X73_Y44_N10
\Mux245~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][10]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][10]~q\,
	datad => \HD[6][9][10]~q\,
	combout => \Mux245~18_combout\);

-- Location: LCCOMB_X73_Y45_N6
\Mux245~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~19_combout\ = (\sector[1]~input_o\ & ((\Mux245~18_combout\ & ((\HD[6][11][10]~q\))) # (!\Mux245~18_combout\ & (\HD[6][10][10]~q\)))) # (!\sector[1]~input_o\ & (((\Mux245~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][10][10]~q\,
	datac => \HD[6][11][10]~q\,
	datad => \Mux245~18_combout\,
	combout => \Mux245~19_combout\);

-- Location: LCCOMB_X73_Y43_N22
\Mux245~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~23_combout\ = (\Mux240~2_combout\ & ((\Mux245~22_combout\ & (\HD[6][13][10]~q\)) # (!\Mux245~22_combout\ & ((\Mux245~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux245~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux245~22_combout\,
	datac => \HD[6][13][10]~q\,
	datad => \Mux245~19_combout\,
	combout => \Mux245~23_combout\);

-- Location: LCCOMB_X72_Y40_N8
\Mux245~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & ((\Mux245~23_combout\))) # (!\Mux240~4_combout\ & (\Mux245~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~41_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux245~23_combout\,
	datad => \Mux240~4_combout\,
	combout => \Mux245~42_combout\);

-- Location: FF_X65_Y40_N23
\HD[6][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][10]~q\);

-- Location: FF_X65_Y40_N21
\HD[6][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][10]~q\);

-- Location: LCCOMB_X65_Y40_N22
\Mux245~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~43_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][6][10]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][4][10]~q\,
	datad => \HD[6][6][10]~q\,
	combout => \Mux245~43_combout\);

-- Location: FF_X65_Y41_N29
\HD[6][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][10]~q\);

-- Location: FF_X65_Y41_N19
\HD[6][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][10]~q\);

-- Location: LCCOMB_X65_Y41_N28
\Mux245~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~44_combout\ = (\Mux245~43_combout\ & (((\HD[6][7][10]~q\)) # (!\sector[0]~input_o\))) # (!\Mux245~43_combout\ & (\sector[0]~input_o\ & ((\HD[6][5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~43_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][10]~q\,
	datad => \HD[6][5][10]~q\,
	combout => \Mux245~44_combout\);

-- Location: FF_X76_Y38_N27
\HD[4][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][10]~q\);

-- Location: FF_X77_Y38_N5
\HD[4][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][10]~q\);

-- Location: LCCOMB_X76_Y38_N26
\Mux245~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][10]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][10]~q\,
	datad => \HD[4][6][10]~q\,
	combout => \Mux245~0_combout\);

-- Location: FF_X77_Y38_N15
\HD[4][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][10]~q\);

-- Location: FF_X76_Y38_N17
\HD[4][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][10]~q\);

-- Location: LCCOMB_X77_Y38_N14
\Mux245~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~1_combout\ = (\Mux245~0_combout\ & (((\HD[4][7][10]~q\)) # (!\sector[0]~input_o\))) # (!\Mux245~0_combout\ & (\sector[0]~input_o\ & ((\HD[4][5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][10]~q\,
	datad => \HD[4][5][10]~q\,
	combout => \Mux245~1_combout\);

-- Location: FF_X74_Y42_N1
\HD[4][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][10]~q\);

-- Location: FF_X75_Y42_N9
\HD[4][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][10]~q\);

-- Location: FF_X74_Y42_N11
\HD[4][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][10]~q\);

-- Location: FF_X75_Y42_N23
\HD[4][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][10]~q\);

-- Location: LCCOMB_X74_Y42_N10
\Mux245~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][10]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][10]~q\,
	datad => \HD[4][9][10]~q\,
	combout => \Mux245~8_combout\);

-- Location: LCCOMB_X75_Y42_N8
\Mux245~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~9_combout\ = (\sector[1]~input_o\ & ((\Mux245~8_combout\ & ((\HD[4][11][10]~q\))) # (!\Mux245~8_combout\ & (\HD[4][10][10]~q\)))) # (!\sector[1]~input_o\ & (((\Mux245~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][10]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][10]~q\,
	datad => \Mux245~8_combout\,
	combout => \Mux245~9_combout\);

-- Location: FF_X77_Y44_N29
\HD[4][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][10]~q\);

-- Location: FF_X77_Y44_N11
\HD[4][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][10]~q\);

-- Location: LCCOMB_X77_Y44_N28
\Mux245~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][10]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][10]~q\,
	datad => \HD[4][2][10]~q\,
	combout => \Mux245~10_combout\);

-- Location: FF_X77_Y42_N9
\HD[4][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][10]~q\);

-- Location: FF_X77_Y43_N21
\HD[4][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][10]~q\);

-- Location: LCCOMB_X77_Y42_N8
\Mux245~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~11_combout\ = (\sector[0]~input_o\ & ((\Mux245~10_combout\ & (\HD[4][3][10]~q\)) # (!\Mux245~10_combout\ & ((\HD[4][1][10]~q\))))) # (!\sector[0]~input_o\ & (\Mux245~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux245~10_combout\,
	datac => \HD[4][3][10]~q\,
	datad => \HD[4][1][10]~q\,
	combout => \Mux245~11_combout\);

-- Location: FF_X76_Y42_N9
\HD[4][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][10]~q\);

-- Location: LCCOMB_X76_Y42_N8
\Mux245~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~12_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[4][12][10]~q\))) # (!\Mux240~1_combout\ & (\Mux245~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~11_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][10]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux245~12_combout\);

-- Location: FF_X76_Y42_N27
\HD[4][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][10]~q\);

-- Location: LCCOMB_X76_Y42_N26
\Mux245~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~13_combout\ = (\Mux245~12_combout\ & (((\HD[4][13][10]~q\) # (!\Mux240~2_combout\)))) # (!\Mux245~12_combout\ & (\Mux245~9_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~9_combout\,
	datab => \Mux245~12_combout\,
	datac => \HD[4][13][10]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux245~13_combout\);

-- Location: FF_X60_Y38_N19
\HD[5][9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][10]~q\);

-- Location: FF_X61_Y38_N9
\HD[5][11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][10]~q\);

-- Location: FF_X60_Y38_N13
\HD[5][8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][10]~q\);

-- Location: FF_X59_Y38_N25
\HD[5][10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][10]~q\);

-- Location: LCCOMB_X60_Y38_N12
\Mux245~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][10]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][10]~q\,
	datad => \HD[5][10][10]~q\,
	combout => \Mux245~2_combout\);

-- Location: LCCOMB_X61_Y38_N8
\Mux245~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~3_combout\ = (\sector[0]~input_o\ & ((\Mux245~2_combout\ & ((\HD[5][11][10]~q\))) # (!\Mux245~2_combout\ & (\HD[5][9][10]~q\)))) # (!\sector[0]~input_o\ & (((\Mux245~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][9][10]~q\,
	datac => \HD[5][11][10]~q\,
	datad => \Mux245~2_combout\,
	combout => \Mux245~3_combout\);

-- Location: FF_X62_Y42_N13
\HD[5][2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][10]~q\);

-- Location: FF_X61_Y43_N3
\HD[5][3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][10]~q\);

-- Location: FF_X61_Y43_N1
\HD[5][1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][10]~q\);

-- Location: FF_X62_Y42_N7
\HD[5][0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][10]~q\);

-- Location: LCCOMB_X62_Y42_N6
\Mux245~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~4_combout\ = (\sector[0]~input_o\ & ((\HD[5][1][10]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][0][10]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][10]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][10]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux245~4_combout\);

-- Location: LCCOMB_X61_Y43_N2
\Mux245~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~5_combout\ = (\sector[1]~input_o\ & ((\Mux245~4_combout\ & ((\HD[5][3][10]~q\))) # (!\Mux245~4_combout\ & (\HD[5][2][10]~q\)))) # (!\sector[1]~input_o\ & (((\Mux245~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][10]~q\,
	datac => \HD[5][3][10]~q\,
	datad => \Mux245~4_combout\,
	combout => \Mux245~5_combout\);

-- Location: LCCOMB_X62_Y38_N18
\Mux245~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~6_combout\ = (\Mux240~2_combout\ & ((\Mux245~3_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux245~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux245~5_combout\,
	combout => \Mux245~6_combout\);

-- Location: FF_X68_Y38_N11
\HD[5][13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][10]~q\);

-- Location: FF_X68_Y38_N1
\HD[5][12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][10]~q\);

-- Location: LCCOMB_X68_Y38_N10
\Mux245~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~7_combout\ = (\Mux245~6_combout\ & (((\HD[5][13][10]~q\)) # (!\Mux240~1_combout\))) # (!\Mux245~6_combout\ & (\Mux240~1_combout\ & ((\HD[5][12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~6_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][13][10]~q\,
	datad => \HD[5][12][10]~q\,
	combout => \Mux245~7_combout\);

-- Location: LCCOMB_X72_Y38_N16
\Mux245~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~14_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux245~7_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & (\Mux245~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux245~13_combout\,
	datad => \Mux245~7_combout\,
	combout => \Mux245~14_combout\);

-- Location: FF_X69_Y38_N19
\HD[5][6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][10]~q\);

-- Location: FF_X70_Y42_N1
\HD[5][7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][10]~q\);

-- Location: FF_X69_Y38_N21
\HD[5][4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][10]~q\);

-- Location: FF_X68_Y41_N27
\HD[5][5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[10]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][10]~q\);

-- Location: LCCOMB_X69_Y38_N20
\Mux245~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~15_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][5][10]~q\))) # (!\sector[0]~input_o\ & (\HD[5][4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][10]~q\,
	datad => \HD[5][5][10]~q\,
	combout => \Mux245~15_combout\);

-- Location: LCCOMB_X70_Y42_N0
\Mux245~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~16_combout\ = (\sector[1]~input_o\ & ((\Mux245~15_combout\ & ((\HD[5][7][10]~q\))) # (!\Mux245~15_combout\ & (\HD[5][6][10]~q\)))) # (!\sector[1]~input_o\ & (((\Mux245~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][6][10]~q\,
	datac => \HD[5][7][10]~q\,
	datad => \Mux245~15_combout\,
	combout => \Mux245~16_combout\);

-- Location: LCCOMB_X68_Y38_N4
\Mux245~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~17_combout\ = (\Mux245~14_combout\ & (((\Mux245~16_combout\) # (!\Mux240~0_combout\)))) # (!\Mux245~14_combout\ & (\Mux245~1_combout\ & ((\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~1_combout\,
	datab => \Mux245~14_combout\,
	datac => \Mux245~16_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux245~17_combout\);

-- Location: LCCOMB_X69_Y36_N4
\Mux245~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~45_combout\ = (\Mux245~42_combout\ & (((\Mux245~44_combout\)) # (!\Mux240~3_combout\))) # (!\Mux245~42_combout\ & (\Mux240~3_combout\ & ((\Mux245~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux245~42_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux245~44_combout\,
	datad => \Mux245~17_combout\,
	combout => \Mux245~45_combout\);

-- Location: LCCOMB_X69_Y36_N6
\Mux245~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux245~64_combout\ = (\track[2]~input_o\ & (((\Mux245~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux245~63_combout\)) # (!\track[1]~input_o\ & ((\Mux245~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \Mux245~63_combout\,
	datac => \Mux245~45_combout\,
	datad => \track[1]~input_o\,
	combout => \Mux245~64_combout\);

-- Location: IOIBUF_X115_Y36_N1
\data_write[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(11),
	o => \data_write[11]~input_o\);

-- Location: FF_X70_Y34_N1
\HD[2][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][11]~q\);

-- Location: FF_X69_Y34_N13
\HD[2][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][11]~q\);

-- Location: LCCOMB_X70_Y34_N0
\Mux244~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][11]~q\,
	datad => \HD[2][6][11]~q\,
	combout => \Mux244~46_combout\);

-- Location: FF_X69_Y34_N15
\HD[2][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][11]~q\);

-- Location: FF_X70_Y34_N7
\HD[2][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][11]~q\);

-- Location: LCCOMB_X69_Y34_N14
\Mux244~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~47_combout\ = (\sector[0]~input_o\ & ((\Mux244~46_combout\ & (\HD[2][7][11]~q\)) # (!\Mux244~46_combout\ & ((\HD[2][5][11]~q\))))) # (!\sector[0]~input_o\ & (\Mux244~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux244~46_combout\,
	datac => \HD[2][7][11]~q\,
	datad => \HD[2][5][11]~q\,
	combout => \Mux244~47_combout\);

-- Location: LCCOMB_X62_Y32_N16
\HD[3][6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[3][6][11]~feeder_combout\);

-- Location: FF_X62_Y32_N17
\HD[3][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][11]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][11]~q\);

-- Location: FF_X63_Y32_N11
\HD[3][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][11]~q\);

-- Location: FF_X62_Y32_N3
\HD[3][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][11]~q\);

-- Location: FF_X63_Y32_N25
\HD[3][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][11]~q\);

-- Location: LCCOMB_X62_Y32_N2
\Mux244~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][11]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][11]~q\,
	datad => \HD[3][5][11]~q\,
	combout => \Mux244~61_combout\);

-- Location: LCCOMB_X63_Y32_N10
\Mux244~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~62_combout\ = (\sector[1]~input_o\ & ((\Mux244~61_combout\ & ((\HD[3][7][11]~q\))) # (!\Mux244~61_combout\ & (\HD[3][6][11]~q\)))) # (!\sector[1]~input_o\ & (((\Mux244~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][6][11]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][11]~q\,
	datad => \Mux244~61_combout\,
	combout => \Mux244~62_combout\);

-- Location: FF_X63_Y40_N27
\HD[2][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][11]~q\);

-- Location: FF_X58_Y40_N19
\HD[2][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][11]~q\);

-- Location: FF_X58_Y40_N25
\HD[2][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][11]~q\);

-- Location: LCCOMB_X58_Y40_N18
\Mux244~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][11]~q\,
	datad => \HD[2][2][11]~q\,
	combout => \Mux244~56_combout\);

-- Location: FF_X59_Y40_N7
\HD[2][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][11]~q\);

-- Location: FF_X59_Y40_N21
\HD[2][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][11]~q\);

-- Location: LCCOMB_X59_Y40_N6
\Mux244~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~57_combout\ = (\sector[0]~input_o\ & ((\Mux244~56_combout\ & (\HD[2][3][11]~q\)) # (!\Mux244~56_combout\ & ((\HD[2][1][11]~q\))))) # (!\sector[0]~input_o\ & (\Mux244~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux244~56_combout\,
	datac => \HD[2][3][11]~q\,
	datad => \HD[2][1][11]~q\,
	combout => \Mux244~57_combout\);

-- Location: LCCOMB_X63_Y40_N26
\Mux244~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][11]~q\)) # (!\Mux240~1_combout\ & ((\Mux244~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][11]~q\,
	datad => \Mux244~57_combout\,
	combout => \Mux244~58_combout\);

-- Location: FF_X59_Y44_N9
\HD[2][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][11]~q\);

-- Location: FF_X60_Y44_N3
\HD[2][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][11]~q\);

-- Location: LCCOMB_X59_Y44_N8
\Mux244~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][11]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][11]~q\,
	datad => \HD[2][9][11]~q\,
	combout => \Mux244~54_combout\);

-- Location: FF_X60_Y44_N13
\HD[2][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][11]~q\);

-- Location: FF_X59_Y44_N7
\HD[2][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][11]~q\);

-- Location: LCCOMB_X60_Y44_N12
\Mux244~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~55_combout\ = (\Mux244~54_combout\ & (((\HD[2][11][11]~q\)) # (!\sector[1]~input_o\))) # (!\Mux244~54_combout\ & (\sector[1]~input_o\ & ((\HD[2][10][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~54_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][11][11]~q\,
	datad => \HD[2][10][11]~q\,
	combout => \Mux244~55_combout\);

-- Location: FF_X63_Y40_N29
\HD[2][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][11]~q\);

-- Location: LCCOMB_X63_Y40_N28
\Mux244~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~59_combout\ = (\Mux244~58_combout\ & (((\HD[2][13][11]~q\) # (!\Mux240~2_combout\)))) # (!\Mux244~58_combout\ & (\Mux244~55_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~58_combout\,
	datab => \Mux244~55_combout\,
	datac => \HD[2][13][11]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux244~59_combout\);

-- Location: FF_X63_Y35_N25
\HD[3][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][11]~q\);

-- Location: FF_X60_Y35_N23
\HD[3][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][11]~q\);

-- Location: LCCOMB_X63_Y35_N24
\Mux244~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][11]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][11]~q\,
	datad => \HD[3][1][11]~q\,
	combout => \Mux244~50_combout\);

-- Location: FF_X60_Y35_N17
\HD[3][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][11]~q\);

-- Location: FF_X63_Y35_N31
\HD[3][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][11]~q\);

-- Location: LCCOMB_X60_Y35_N16
\Mux244~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~51_combout\ = (\sector[1]~input_o\ & ((\Mux244~50_combout\ & (\HD[3][3][11]~q\)) # (!\Mux244~50_combout\ & ((\HD[3][2][11]~q\))))) # (!\sector[1]~input_o\ & (\Mux244~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux244~50_combout\,
	datac => \HD[3][3][11]~q\,
	datad => \HD[3][2][11]~q\,
	combout => \Mux244~51_combout\);

-- Location: FF_X66_Y35_N23
\HD[3][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][11]~q\);

-- Location: FF_X66_Y35_N17
\HD[3][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][11]~q\);

-- Location: FF_X60_Y34_N19
\HD[3][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][11]~q\);

-- Location: LCCOMB_X60_Y34_N16
\HD[3][10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[3][10][11]~feeder_combout\);

-- Location: FF_X60_Y34_N17
\HD[3][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][11]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][11]~q\);

-- Location: LCCOMB_X60_Y34_N18
\Mux244~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][11]~q\,
	datad => \HD[3][10][11]~q\,
	combout => \Mux244~48_combout\);

-- Location: LCCOMB_X66_Y35_N16
\Mux244~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~49_combout\ = (\sector[0]~input_o\ & ((\Mux244~48_combout\ & ((\HD[3][11][11]~q\))) # (!\Mux244~48_combout\ & (\HD[3][9][11]~q\)))) # (!\sector[0]~input_o\ & (((\Mux244~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][9][11]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][11]~q\,
	datad => \Mux244~48_combout\,
	combout => \Mux244~49_combout\);

-- Location: LCCOMB_X66_Y35_N2
\Mux244~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~52_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux244~49_combout\)))) # (!\Mux240~2_combout\ & (\Mux244~51_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~51_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux244~49_combout\,
	combout => \Mux244~52_combout\);

-- Location: FF_X67_Y35_N29
\HD[3][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][11]~q\);

-- Location: FF_X67_Y35_N19
\HD[3][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][11]~q\);

-- Location: LCCOMB_X67_Y35_N28
\Mux244~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~53_combout\ = (\Mux244~52_combout\ & (((\HD[3][13][11]~q\)) # (!\Mux240~1_combout\))) # (!\Mux244~52_combout\ & (\Mux240~1_combout\ & ((\HD[3][12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~52_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][11]~q\,
	datad => \HD[3][12][11]~q\,
	combout => \Mux244~53_combout\);

-- Location: LCCOMB_X68_Y35_N16
\Mux244~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux244~53_combout\)))) # (!\track[0]~input_o\ & (\Mux244~59_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux244~59_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux244~53_combout\,
	combout => \Mux244~60_combout\);

-- Location: LCCOMB_X68_Y35_N2
\Mux244~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~63_combout\ = (\Mux240~0_combout\ & ((\Mux244~60_combout\ & ((\Mux244~62_combout\))) # (!\Mux244~60_combout\ & (\Mux244~47_combout\)))) # (!\Mux240~0_combout\ & (((\Mux244~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~47_combout\,
	datab => \Mux244~62_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux244~60_combout\,
	combout => \Mux244~63_combout\);

-- Location: LCCOMB_X65_Y40_N8
\HD[6][6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[6][6][11]~feeder_combout\);

-- Location: FF_X65_Y40_N9
\HD[6][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][11]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][11]~q\);

-- Location: LCCOMB_X61_Y40_N20
\HD[6][5][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[6][5][11]~feeder_combout\);

-- Location: FF_X61_Y40_N21
\HD[6][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][11]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][11]~q\);

-- Location: FF_X65_Y40_N27
\HD[6][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][11]~q\);

-- Location: LCCOMB_X65_Y40_N26
\Mux244~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~43_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][5][11]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][11]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][11]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux244~43_combout\);

-- Location: FF_X66_Y40_N29
\HD[6][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][11]~q\);

-- Location: LCCOMB_X66_Y40_N28
\Mux244~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~44_combout\ = (\Mux244~43_combout\ & (((\HD[6][7][11]~q\) # (!\sector[1]~input_o\)))) # (!\Mux244~43_combout\ & (\HD[6][6][11]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][6][11]~q\,
	datab => \Mux244~43_combout\,
	datac => \HD[6][7][11]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux244~44_combout\);

-- Location: FF_X69_Y43_N27
\HD[6][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][11]~q\);

-- Location: FF_X69_Y43_N21
\HD[6][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][11]~q\);

-- Location: FF_X70_Y43_N21
\HD[6][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][11]~q\);

-- Location: FF_X70_Y43_N19
\HD[6][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][11]~q\);

-- Location: LCCOMB_X70_Y43_N20
\Mux244~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~2_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][1][11]~q\))) # (!\sector[0]~input_o\ & (\HD[6][0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][11]~q\,
	datad => \HD[6][1][11]~q\,
	combout => \Mux244~2_combout\);

-- Location: LCCOMB_X69_Y43_N20
\Mux244~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~3_combout\ = (\sector[1]~input_o\ & ((\Mux244~2_combout\ & ((\HD[6][3][11]~q\))) # (!\Mux244~2_combout\ & (\HD[6][2][11]~q\)))) # (!\sector[1]~input_o\ & (((\Mux244~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][11]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][11]~q\,
	datad => \Mux244~2_combout\,
	combout => \Mux244~3_combout\);

-- Location: LCCOMB_X72_Y44_N6
\HD[6][9][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][9][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[6][9][11]~feeder_combout\);

-- Location: FF_X72_Y44_N7
\HD[6][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][9][11]~feeder_combout\,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][11]~q\);

-- Location: FF_X72_Y44_N9
\HD[6][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][11]~q\);

-- Location: FF_X73_Y44_N15
\HD[6][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][11]~q\);

-- Location: FF_X73_Y44_N13
\HD[6][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][11]~q\);

-- Location: LCCOMB_X73_Y44_N14
\Mux244~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][11]~q\,
	datad => \HD[6][10][11]~q\,
	combout => \Mux244~0_combout\);

-- Location: LCCOMB_X72_Y44_N8
\Mux244~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~1_combout\ = (\sector[0]~input_o\ & ((\Mux244~0_combout\ & ((\HD[6][11][11]~q\))) # (!\Mux244~0_combout\ & (\HD[6][9][11]~q\)))) # (!\sector[0]~input_o\ & (((\Mux244~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][11]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][11]~q\,
	datad => \Mux244~0_combout\,
	combout => \Mux244~1_combout\);

-- Location: LCCOMB_X72_Y42_N26
\Mux244~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~4_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux244~1_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux244~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux244~3_combout\,
	datad => \Mux244~1_combout\,
	combout => \Mux244~4_combout\);

-- Location: FF_X72_Y42_N9
\HD[6][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][11]~q\);

-- Location: FF_X72_Y42_N21
\HD[6][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][11]~q\);

-- Location: LCCOMB_X72_Y42_N20
\Mux244~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~5_combout\ = (\Mux244~4_combout\ & (((\HD[6][13][11]~q\) # (!\Mux240~1_combout\)))) # (!\Mux244~4_combout\ & (\HD[6][12][11]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~4_combout\,
	datab => \HD[6][12][11]~q\,
	datac => \HD[6][13][11]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux244~5_combout\);

-- Location: FF_X69_Y38_N17
\HD[5][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][11]~q\);

-- Location: FF_X69_Y38_N7
\HD[5][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][11]~q\);

-- Location: LCCOMB_X69_Y38_N16
\Mux244~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][11]~q\,
	datad => \HD[5][6][11]~q\,
	combout => \Mux244~21_combout\);

-- Location: FF_X69_Y41_N3
\HD[5][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][11]~q\);

-- Location: FF_X69_Y41_N25
\HD[5][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][11]~q\);

-- Location: LCCOMB_X69_Y41_N2
\Mux244~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~22_combout\ = (\sector[0]~input_o\ & ((\Mux244~21_combout\ & (\HD[5][7][11]~q\)) # (!\Mux244~21_combout\ & ((\HD[5][5][11]~q\))))) # (!\sector[0]~input_o\ & (\Mux244~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux244~21_combout\,
	datac => \HD[5][7][11]~q\,
	datad => \HD[5][5][11]~q\,
	combout => \Mux244~22_combout\);

-- Location: FF_X75_Y38_N5
\HD[4][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][11]~q\);

-- Location: FF_X75_Y38_N7
\HD[4][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][11]~q\);

-- Location: FF_X76_Y38_N5
\HD[4][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][11]~q\);

-- Location: FF_X76_Y38_N23
\HD[4][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][11]~q\);

-- Location: LCCOMB_X76_Y38_N22
\Mux244~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~12_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][5][11]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][5][11]~q\,
	datac => \HD[4][4][11]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux244~12_combout\);

-- Location: LCCOMB_X75_Y38_N6
\Mux244~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~13_combout\ = (\sector[1]~input_o\ & ((\Mux244~12_combout\ & ((\HD[4][7][11]~q\))) # (!\Mux244~12_combout\ & (\HD[4][6][11]~q\)))) # (!\sector[1]~input_o\ & (((\Mux244~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][6][11]~q\,
	datac => \HD[4][7][11]~q\,
	datad => \Mux244~12_combout\,
	combout => \Mux244~13_combout\);

-- Location: FF_X77_Y40_N5
\HD[4][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][11]~q\);

-- Location: FF_X77_Y40_N15
\HD[4][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][11]~q\);

-- Location: FF_X77_Y41_N11
\HD[4][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][11]~q\);

-- Location: FF_X77_Y41_N13
\HD[4][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][11]~q\);

-- Location: FF_X77_Y43_N7
\HD[4][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][11]~q\);

-- Location: FF_X77_Y42_N11
\HD[4][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][11]~q\);

-- Location: LCCOMB_X77_Y42_N10
\Mux244~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~16_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][1][11]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][1][11]~q\,
	datac => \HD[4][0][11]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux244~16_combout\);

-- Location: LCCOMB_X77_Y41_N12
\Mux244~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~17_combout\ = (\sector[1]~input_o\ & ((\Mux244~16_combout\ & ((\HD[4][3][11]~q\))) # (!\Mux244~16_combout\ & (\HD[4][2][11]~q\)))) # (!\sector[1]~input_o\ & (((\Mux244~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][2][11]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][11]~q\,
	datad => \Mux244~16_combout\,
	combout => \Mux244~17_combout\);

-- Location: FF_X80_Y41_N5
\HD[4][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][11]~q\);

-- Location: FF_X80_Y41_N23
\HD[4][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][11]~q\);

-- Location: FF_X74_Y42_N23
\HD[4][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][11]~q\);

-- Location: LCCOMB_X74_Y42_N20
\HD[4][10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[4][10][11]~feeder_combout\);

-- Location: FF_X74_Y42_N21
\HD[4][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][11]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][11]~q\);

-- Location: LCCOMB_X74_Y42_N22
\Mux244~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][11]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][11]~q\,
	datad => \HD[4][10][11]~q\,
	combout => \Mux244~14_combout\);

-- Location: LCCOMB_X80_Y41_N22
\Mux244~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~15_combout\ = (\sector[0]~input_o\ & ((\Mux244~14_combout\ & ((\HD[4][11][11]~q\))) # (!\Mux244~14_combout\ & (\HD[4][9][11]~q\)))) # (!\sector[0]~input_o\ & (((\Mux244~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][11]~q\,
	datac => \HD[4][11][11]~q\,
	datad => \Mux244~14_combout\,
	combout => \Mux244~15_combout\);

-- Location: LCCOMB_X79_Y41_N28
\Mux244~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~18_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux244~15_combout\))) # (!\Mux240~2_combout\ & (\Mux244~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux244~17_combout\,
	datad => \Mux244~15_combout\,
	combout => \Mux244~18_combout\);

-- Location: LCCOMB_X77_Y40_N14
\Mux244~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~19_combout\ = (\Mux240~1_combout\ & ((\Mux244~18_combout\ & ((\HD[4][13][11]~q\))) # (!\Mux244~18_combout\ & (\HD[4][12][11]~q\)))) # (!\Mux240~1_combout\ & (((\Mux244~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[4][12][11]~q\,
	datac => \HD[4][13][11]~q\,
	datad => \Mux244~18_combout\,
	combout => \Mux244~19_combout\);

-- Location: LCCOMB_X68_Y38_N18
\Mux244~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~20_combout\ = (\Mux240~0_combout\ & ((\Mux244~13_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((!\track[0]~input_o\ & \Mux244~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux244~13_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux244~19_combout\,
	combout => \Mux244~20_combout\);

-- Location: FF_X62_Y42_N3
\HD[5][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][11]~q\);

-- Location: FF_X62_Y42_N25
\HD[5][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][11]~q\);

-- Location: LCCOMB_X62_Y42_N2
\Mux244~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~8_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][2][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][11]~q\,
	datad => \HD[5][2][11]~q\,
	combout => \Mux244~8_combout\);

-- Location: FF_X65_Y42_N7
\HD[5][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][11]~q\);

-- Location: FF_X65_Y42_N21
\HD[5][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][11]~q\);

-- Location: LCCOMB_X65_Y42_N6
\Mux244~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~9_combout\ = (\Mux244~8_combout\ & (((\HD[5][3][11]~q\)) # (!\sector[0]~input_o\))) # (!\Mux244~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][11]~q\,
	datad => \HD[5][1][11]~q\,
	combout => \Mux244~9_combout\);

-- Location: FF_X68_Y38_N23
\HD[5][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][11]~q\);

-- Location: LCCOMB_X68_Y38_N22
\Mux244~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~10_combout\ = (\Mux240~1_combout\ & (((\HD[5][12][11]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux244~9_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~9_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][11]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux244~10_combout\);

-- Location: LCCOMB_X60_Y38_N22
\HD[5][9][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[5][9][11]~feeder_combout\);

-- Location: FF_X60_Y38_N23
\HD[5][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][11]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][11]~q\);

-- Location: FF_X60_Y38_N17
\HD[5][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][11]~q\);

-- Location: LCCOMB_X60_Y38_N16
\Mux244~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~6_combout\ = (\sector[0]~input_o\ & ((\HD[5][9][11]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][8][11]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][9][11]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][11]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux244~6_combout\);

-- Location: FF_X63_Y42_N11
\HD[5][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][11]~q\);

-- Location: FF_X63_Y42_N17
\HD[5][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][11]~q\);

-- Location: LCCOMB_X63_Y42_N10
\Mux244~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~7_combout\ = (\Mux244~6_combout\ & (((\HD[5][11][11]~q\)) # (!\sector[1]~input_o\))) # (!\Mux244~6_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][11]~q\,
	datad => \HD[5][10][11]~q\,
	combout => \Mux244~7_combout\);

-- Location: FF_X68_Y38_N9
\HD[5][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][11]~q\);

-- Location: LCCOMB_X68_Y38_N8
\Mux244~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~11_combout\ = (\Mux244~10_combout\ & (((\HD[5][13][11]~q\) # (!\Mux240~2_combout\)))) # (!\Mux244~10_combout\ & (\Mux244~7_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~10_combout\,
	datab => \Mux244~7_combout\,
	datac => \HD[5][13][11]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux244~11_combout\);

-- Location: LCCOMB_X68_Y38_N12
\Mux244~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~23_combout\ = (\Mux244~20_combout\ & ((\Mux244~22_combout\) # ((!\track[0]~input_o\)))) # (!\Mux244~20_combout\ & (((\Mux244~11_combout\ & \track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~22_combout\,
	datab => \Mux244~20_combout\,
	datac => \Mux244~11_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux244~23_combout\);

-- Location: FF_X72_Y32_N31
\HD[0][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][11]~q\);

-- Location: FF_X72_Y32_N9
\HD[0][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][11]~q\);

-- Location: LCCOMB_X72_Y32_N8
\Mux244~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~24_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][5][11]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][4][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][11]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][11]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux244~24_combout\);

-- Location: FF_X73_Y32_N21
\HD[0][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][11]~q\);

-- Location: FF_X75_Y32_N27
\HD[0][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][11]~q\);

-- Location: LCCOMB_X73_Y32_N20
\Mux244~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~25_combout\ = (\Mux244~24_combout\ & (((\HD[0][7][11]~q\)) # (!\sector[1]~input_o\))) # (!\Mux244~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][11]~q\,
	datad => \HD[0][6][11]~q\,
	combout => \Mux244~25_combout\);

-- Location: FF_X75_Y32_N21
\HD[0][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][11]~q\);

-- Location: FF_X67_Y31_N29
\HD[0][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][11]~q\);

-- Location: LCCOMB_X67_Y31_N28
\Mux244~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~32_combout\ = (\sector[1]~input_o\ & ((\HD[0][10][11]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][8][11]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][11]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][11]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux244~32_combout\);

-- Location: LCCOMB_X72_Y31_N20
\HD[0][9][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[0][9][11]~feeder_combout\);

-- Location: FF_X72_Y31_N21
\HD[0][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][11]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][11]~q\);

-- Location: FF_X72_Y31_N31
\HD[0][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][11]~q\);

-- Location: LCCOMB_X72_Y31_N30
\Mux244~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~33_combout\ = (\Mux244~32_combout\ & (((\HD[0][11][11]~q\) # (!\sector[0]~input_o\)))) # (!\Mux244~32_combout\ & (\HD[0][9][11]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~32_combout\,
	datab => \HD[0][9][11]~q\,
	datac => \HD[0][11][11]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux244~33_combout\);

-- Location: LCCOMB_X72_Y30_N18
\HD~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~34_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[11]~input_o\,
	combout => \HD~34_combout\);

-- Location: FF_X72_Y30_N19
\HD[0][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][11]~q\);

-- Location: FF_X72_Y30_N3
\HD[0][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][11]~q\);

-- Location: LCCOMB_X72_Y30_N14
\HD~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~36_combout\ = (\Decoder1~11_combout\ & (\HD~0_combout\ & \data_write[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~11_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[11]~input_o\,
	combout => \HD~36_combout\);

-- Location: FF_X72_Y30_N15
\HD[0][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][11]~q\);

-- Location: LCCOMB_X72_Y30_N20
\HD~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~35_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~10_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[11]~input_o\,
	combout => \HD~35_combout\);

-- Location: FF_X72_Y30_N21
\HD[0][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][11]~q\);

-- Location: LCCOMB_X72_Y30_N24
\Mux244~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][11]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][11]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][1][11]~q\,
	combout => \Mux244~34_combout\);

-- Location: LCCOMB_X72_Y30_N2
\Mux244~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~35_combout\ = (\sector[1]~input_o\ & ((\Mux244~34_combout\ & ((\HD[0][3][11]~q\))) # (!\Mux244~34_combout\ & (\HD[0][2][11]~q\)))) # (!\sector[1]~input_o\ & (((\Mux244~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][2][11]~q\,
	datac => \HD[0][3][11]~q\,
	datad => \Mux244~34_combout\,
	combout => \Mux244~35_combout\);

-- Location: LCCOMB_X73_Y33_N10
\Mux244~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux244~33_combout\)) # (!\Mux240~2_combout\ & ((\Mux244~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~33_combout\,
	datab => \Mux244~35_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux244~36_combout\);

-- Location: FF_X73_Y33_N29
\HD[0][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][11]~q\);

-- Location: FF_X73_Y33_N17
\HD[0][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][11]~q\);

-- Location: LCCOMB_X73_Y33_N28
\Mux244~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~37_combout\ = (\Mux244~36_combout\ & (((\HD[0][13][11]~q\)) # (!\Mux240~1_combout\))) # (!\Mux244~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][11]~q\,
	datad => \HD[0][12][11]~q\,
	combout => \Mux244~37_combout\);

-- Location: FF_X74_Y34_N27
\HD[1][8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][11]~q\);

-- Location: FF_X74_Y34_N25
\HD[1][9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][11]~q\);

-- Location: LCCOMB_X74_Y34_N26
\Mux244~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][9][11]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][8][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][11]~q\,
	datad => \HD[1][9][11]~q\,
	combout => \Mux244~26_combout\);

-- Location: FF_X79_Y34_N9
\HD[1][11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][11]~q\);

-- Location: LCCOMB_X80_Y35_N14
\HD[1][10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][11]~feeder_combout\ = \data_write[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[11]~input_o\,
	combout => \HD[1][10][11]~feeder_combout\);

-- Location: FF_X80_Y35_N15
\HD[1][10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][11]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][11]~q\);

-- Location: LCCOMB_X79_Y34_N8
\Mux244~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~27_combout\ = (\sector[1]~input_o\ & ((\Mux244~26_combout\ & (\HD[1][11][11]~q\)) # (!\Mux244~26_combout\ & ((\HD[1][10][11]~q\))))) # (!\sector[1]~input_o\ & (\Mux244~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux244~26_combout\,
	datac => \HD[1][11][11]~q\,
	datad => \HD[1][10][11]~q\,
	combout => \Mux244~27_combout\);

-- Location: FF_X80_Y34_N27
\HD[1][13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][11]~q\);

-- Location: FF_X80_Y34_N25
\HD[1][12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][11]~q\);

-- Location: FF_X82_Y34_N31
\HD[1][0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][11]~q\);

-- Location: FF_X82_Y34_N13
\HD[1][2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][11]~q\);

-- Location: LCCOMB_X82_Y34_N30
\Mux244~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][11]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][11]~q\,
	datad => \HD[1][2][11]~q\,
	combout => \Mux244~28_combout\);

-- Location: FF_X81_Y36_N31
\HD[1][3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][11]~q\);

-- Location: FF_X81_Y36_N13
\HD[1][1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][11]~q\);

-- Location: LCCOMB_X81_Y36_N30
\Mux244~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~29_combout\ = (\sector[0]~input_o\ & ((\Mux244~28_combout\ & (\HD[1][3][11]~q\)) # (!\Mux244~28_combout\ & ((\HD[1][1][11]~q\))))) # (!\sector[0]~input_o\ & (\Mux244~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux244~28_combout\,
	datac => \HD[1][3][11]~q\,
	datad => \HD[1][1][11]~q\,
	combout => \Mux244~29_combout\);

-- Location: LCCOMB_X80_Y34_N24
\Mux244~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~30_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[1][12][11]~q\)) # (!\Mux240~1_combout\ & ((\Mux244~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][11]~q\,
	datad => \Mux244~29_combout\,
	combout => \Mux244~30_combout\);

-- Location: LCCOMB_X80_Y34_N26
\Mux244~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~31_combout\ = (\Mux240~2_combout\ & ((\Mux244~30_combout\ & ((\HD[1][13][11]~q\))) # (!\Mux244~30_combout\ & (\Mux244~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux244~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~27_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[1][13][11]~q\,
	datad => \Mux244~30_combout\,
	combout => \Mux244~31_combout\);

-- Location: LCCOMB_X69_Y37_N18
\Mux244~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux244~31_combout\))) # (!\track[0]~input_o\ & (\Mux244~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~37_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux244~31_combout\,
	combout => \Mux244~38_combout\);

-- Location: FF_X76_Y39_N5
\HD[1][5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][11]~q\);

-- Location: FF_X75_Y39_N17
\HD[1][7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][11]~q\);

-- Location: FF_X76_Y39_N23
\HD[1][4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][11]~q\);

-- Location: FF_X75_Y39_N15
\HD[1][6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[11]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][11]~q\);

-- Location: LCCOMB_X76_Y39_N22
\Mux244~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][11]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][11]~q\,
	datad => \HD[1][6][11]~q\,
	combout => \Mux244~39_combout\);

-- Location: LCCOMB_X75_Y39_N16
\Mux244~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~40_combout\ = (\sector[0]~input_o\ & ((\Mux244~39_combout\ & ((\HD[1][7][11]~q\))) # (!\Mux244~39_combout\ & (\HD[1][5][11]~q\)))) # (!\sector[0]~input_o\ & (((\Mux244~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][5][11]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][11]~q\,
	datad => \Mux244~39_combout\,
	combout => \Mux244~40_combout\);

-- Location: LCCOMB_X72_Y38_N26
\Mux244~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~41_combout\ = (\Mux244~38_combout\ & (((\Mux244~40_combout\) # (!\Mux240~0_combout\)))) # (!\Mux244~38_combout\ & (\Mux244~25_combout\ & (\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~25_combout\,
	datab => \Mux244~38_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux244~40_combout\,
	combout => \Mux244~41_combout\);

-- Location: LCCOMB_X68_Y38_N30
\Mux244~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & (\Mux244~23_combout\)) # (!\Mux240~3_combout\ & ((\Mux244~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~23_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux244~41_combout\,
	combout => \Mux244~42_combout\);

-- Location: LCCOMB_X68_Y38_N16
\Mux244~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~45_combout\ = (\Mux244~42_combout\ & ((\Mux244~44_combout\) # ((!\Mux240~4_combout\)))) # (!\Mux244~42_combout\ & (((\Mux244~5_combout\ & \Mux240~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux244~44_combout\,
	datab => \Mux244~5_combout\,
	datac => \Mux244~42_combout\,
	datad => \Mux240~4_combout\,
	combout => \Mux244~45_combout\);

-- Location: LCCOMB_X68_Y35_N20
\Mux244~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux244~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux244~45_combout\))) # (!\track[2]~input_o\ & (\Mux244~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux244~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \Mux244~63_combout\,
	datac => \track[2]~input_o\,
	datad => \Mux244~45_combout\,
	combout => \Mux244~64_combout\);

-- Location: IOIBUF_X79_Y0_N1
\data_write[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(12),
	o => \data_write[12]~input_o\);

-- Location: FF_X69_Y38_N11
\HD[5][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][12]~q\);

-- Location: LCCOMB_X68_Y41_N12
\HD[5][5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[5][5][12]~feeder_combout\);

-- Location: FF_X68_Y41_N13
\HD[5][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][5][12]~feeder_combout\,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][12]~q\);

-- Location: LCCOMB_X69_Y38_N10
\Mux243~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~15_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][5][12]~q\))) # (!\sector[0]~input_o\ & (\HD[5][4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][12]~q\,
	datad => \HD[5][5][12]~q\,
	combout => \Mux243~15_combout\);

-- Location: FF_X70_Y42_N21
\HD[5][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][12]~q\);

-- Location: FF_X70_Y42_N11
\HD[5][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][12]~q\);

-- Location: LCCOMB_X70_Y42_N20
\Mux243~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~16_combout\ = (\sector[1]~input_o\ & ((\Mux243~15_combout\ & (\HD[5][7][12]~q\)) # (!\Mux243~15_combout\ & ((\HD[5][6][12]~q\))))) # (!\sector[1]~input_o\ & (\Mux243~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux243~15_combout\,
	datac => \HD[5][7][12]~q\,
	datad => \HD[5][6][12]~q\,
	combout => \Mux243~16_combout\);

-- Location: FF_X76_Y38_N1
\HD[4][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][12]~q\);

-- Location: FF_X77_Y38_N3
\HD[4][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][12]~q\);

-- Location: FF_X76_Y38_N19
\HD[4][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][12]~q\);

-- Location: LCCOMB_X77_Y38_N8
\HD[4][6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[4][6][12]~feeder_combout\);

-- Location: FF_X77_Y38_N9
\HD[4][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][6][12]~feeder_combout\,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][12]~q\);

-- Location: LCCOMB_X76_Y38_N18
\Mux243~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][12]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][12]~q\,
	datad => \HD[4][6][12]~q\,
	combout => \Mux243~0_combout\);

-- Location: LCCOMB_X77_Y38_N2
\Mux243~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~1_combout\ = (\sector[0]~input_o\ & ((\Mux243~0_combout\ & ((\HD[4][7][12]~q\))) # (!\Mux243~0_combout\ & (\HD[4][5][12]~q\)))) # (!\sector[0]~input_o\ & (((\Mux243~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][5][12]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][12]~q\,
	datad => \Mux243~0_combout\,
	combout => \Mux243~1_combout\);

-- Location: FF_X59_Y38_N13
\HD[5][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][12]~q\);

-- Location: FF_X59_Y38_N11
\HD[5][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][12]~q\);

-- Location: LCCOMB_X59_Y38_N12
\Mux243~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~2_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][10][12]~q\))) # (!\sector[1]~input_o\ & (\HD[5][8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][12]~q\,
	datad => \HD[5][10][12]~q\,
	combout => \Mux243~2_combout\);

-- Location: FF_X60_Y40_N5
\HD[5][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][12]~q\);

-- Location: FF_X60_Y40_N11
\HD[5][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][12]~q\);

-- Location: LCCOMB_X60_Y40_N4
\Mux243~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~3_combout\ = (\Mux243~2_combout\ & (((\HD[5][11][12]~q\)) # (!\sector[0]~input_o\))) # (!\Mux243~2_combout\ & (\sector[0]~input_o\ & ((\HD[5][9][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~2_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][11][12]~q\,
	datad => \HD[5][9][12]~q\,
	combout => \Mux243~3_combout\);

-- Location: LCCOMB_X62_Y42_N4
\HD[5][2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[5][2][12]~feeder_combout\);

-- Location: FF_X62_Y42_N5
\HD[5][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][2][12]~feeder_combout\,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][12]~q\);

-- Location: FF_X61_Y43_N15
\HD[5][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][12]~q\);

-- Location: FF_X61_Y43_N5
\HD[5][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][12]~q\);

-- Location: FF_X62_Y42_N15
\HD[5][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][12]~q\);

-- Location: LCCOMB_X62_Y42_N14
\Mux243~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~4_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[5][1][12]~q\)) # (!\sector[0]~input_o\ & ((\HD[5][0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][1][12]~q\,
	datac => \HD[5][0][12]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux243~4_combout\);

-- Location: LCCOMB_X61_Y43_N14
\Mux243~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~5_combout\ = (\sector[1]~input_o\ & ((\Mux243~4_combout\ & ((\HD[5][3][12]~q\))) # (!\Mux243~4_combout\ & (\HD[5][2][12]~q\)))) # (!\sector[1]~input_o\ & (((\Mux243~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][12]~q\,
	datac => \HD[5][3][12]~q\,
	datad => \Mux243~4_combout\,
	combout => \Mux243~5_combout\);

-- Location: LCCOMB_X61_Y43_N16
\Mux243~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~6_combout\ = (\Mux240~2_combout\ & ((\Mux243~3_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((\Mux243~5_combout\ & !\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~3_combout\,
	datab => \Mux243~5_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux243~6_combout\);

-- Location: FF_X66_Y42_N31
\HD[5][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][12]~q\);

-- Location: LCCOMB_X66_Y42_N20
\HD[5][12][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][12][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[5][12][12]~feeder_combout\);

-- Location: FF_X66_Y42_N21
\HD[5][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][12][12]~feeder_combout\,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][12]~q\);

-- Location: LCCOMB_X66_Y42_N30
\Mux243~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~7_combout\ = (\Mux243~6_combout\ & (((\HD[5][13][12]~q\)) # (!\Mux240~1_combout\))) # (!\Mux243~6_combout\ & (\Mux240~1_combout\ & ((\HD[5][12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~6_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][13][12]~q\,
	datad => \HD[5][12][12]~q\,
	combout => \Mux243~7_combout\);

-- Location: FF_X76_Y41_N1
\HD[4][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][12]~q\);

-- Location: FF_X77_Y42_N21
\HD[4][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][12]~q\);

-- Location: LCCOMB_X77_Y42_N20
\Mux243~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~10_combout\ = (\sector[1]~input_o\ & ((\HD[4][2][12]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[4][0][12]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][12]~q\,
	datac => \HD[4][0][12]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux243~10_combout\);

-- Location: FF_X77_Y42_N31
\HD[4][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][12]~q\);

-- Location: LCCOMB_X77_Y43_N0
\HD[4][1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[4][1][12]~feeder_combout\);

-- Location: FF_X77_Y43_N1
\HD[4][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][1][12]~feeder_combout\,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][12]~q\);

-- Location: LCCOMB_X77_Y42_N30
\Mux243~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~11_combout\ = (\sector[0]~input_o\ & ((\Mux243~10_combout\ & (\HD[4][3][12]~q\)) # (!\Mux243~10_combout\ & ((\HD[4][1][12]~q\))))) # (!\sector[0]~input_o\ & (\Mux243~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux243~10_combout\,
	datac => \HD[4][3][12]~q\,
	datad => \HD[4][1][12]~q\,
	combout => \Mux243~11_combout\);

-- Location: FF_X79_Y41_N7
\HD[4][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][12]~q\);

-- Location: LCCOMB_X79_Y41_N6
\Mux243~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~12_combout\ = (\Mux240~1_combout\ & (((\HD[4][12][12]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux243~11_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux243~11_combout\,
	datac => \HD[4][12][12]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux243~12_combout\);

-- Location: FF_X79_Y41_N17
\HD[4][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][12]~q\);

-- Location: FF_X79_Y42_N1
\HD[4][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][12]~q\);

-- Location: FF_X80_Y42_N17
\HD[4][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][12]~q\);

-- Location: FF_X79_Y42_N11
\HD[4][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][12]~q\);

-- Location: FF_X80_Y42_N7
\HD[4][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][12]~q\);

-- Location: LCCOMB_X79_Y42_N10
\Mux243~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][12]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][12]~q\,
	datad => \HD[4][9][12]~q\,
	combout => \Mux243~8_combout\);

-- Location: LCCOMB_X80_Y42_N16
\Mux243~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~9_combout\ = (\sector[1]~input_o\ & ((\Mux243~8_combout\ & ((\HD[4][11][12]~q\))) # (!\Mux243~8_combout\ & (\HD[4][10][12]~q\)))) # (!\sector[1]~input_o\ & (((\Mux243~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][12]~q\,
	datad => \Mux243~8_combout\,
	combout => \Mux243~9_combout\);

-- Location: LCCOMB_X79_Y41_N16
\Mux243~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~13_combout\ = (\Mux243~12_combout\ & (((\HD[4][13][12]~q\)) # (!\Mux240~2_combout\))) # (!\Mux243~12_combout\ & (\Mux240~2_combout\ & ((\Mux243~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][12]~q\,
	datad => \Mux243~9_combout\,
	combout => \Mux243~13_combout\);

-- Location: LCCOMB_X74_Y41_N24
\Mux243~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~14_combout\ = (\track[0]~input_o\ & ((\Mux243~7_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((\Mux243~13_combout\ & !\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux243~7_combout\,
	datac => \Mux243~13_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux243~14_combout\);

-- Location: LCCOMB_X74_Y41_N2
\Mux243~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~17_combout\ = (\Mux240~0_combout\ & ((\Mux243~14_combout\ & (\Mux243~16_combout\)) # (!\Mux243~14_combout\ & ((\Mux243~1_combout\))))) # (!\Mux240~0_combout\ & (((\Mux243~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~16_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux243~1_combout\,
	datad => \Mux243~14_combout\,
	combout => \Mux243~17_combout\);

-- Location: FF_X75_Y34_N19
\HD[1][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][12]~q\);

-- Location: FF_X75_Y34_N17
\HD[1][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][12]~q\);

-- Location: LCCOMB_X75_Y34_N18
\Mux243~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][12]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][12]~q\,
	datad => \HD[1][1][12]~q\,
	combout => \Mux243~26_combout\);

-- Location: FF_X76_Y34_N5
\HD[1][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][12]~q\);

-- Location: LCCOMB_X82_Y34_N0
\HD[1][2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[1][2][12]~feeder_combout\);

-- Location: FF_X82_Y34_N1
\HD[1][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][12]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][12]~q\);

-- Location: LCCOMB_X76_Y34_N4
\Mux243~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~27_combout\ = (\sector[1]~input_o\ & ((\Mux243~26_combout\ & (\HD[1][3][12]~q\)) # (!\Mux243~26_combout\ & ((\HD[1][2][12]~q\))))) # (!\sector[1]~input_o\ & (\Mux243~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux243~26_combout\,
	datac => \HD[1][3][12]~q\,
	datad => \HD[1][2][12]~q\,
	combout => \Mux243~27_combout\);

-- Location: FF_X76_Y35_N1
\HD[1][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][12]~q\);

-- Location: FF_X76_Y35_N19
\HD[1][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][12]~q\);

-- Location: FF_X80_Y35_N19
\HD[1][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][12]~q\);

-- Location: FF_X80_Y35_N25
\HD[1][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][12]~q\);

-- Location: LCCOMB_X80_Y35_N18
\Mux243~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][12]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][12]~q\,
	datad => \HD[1][10][12]~q\,
	combout => \Mux243~24_combout\);

-- Location: LCCOMB_X76_Y35_N18
\Mux243~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~25_combout\ = (\sector[0]~input_o\ & ((\Mux243~24_combout\ & ((\HD[1][11][12]~q\))) # (!\Mux243~24_combout\ & (\HD[1][9][12]~q\)))) # (!\sector[0]~input_o\ & (((\Mux243~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][9][12]~q\,
	datac => \HD[1][11][12]~q\,
	datad => \Mux243~24_combout\,
	combout => \Mux243~25_combout\);

-- Location: LCCOMB_X76_Y34_N6
\Mux243~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~28_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux243~25_combout\))) # (!\Mux240~2_combout\ & (\Mux243~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~27_combout\,
	datab => \Mux243~25_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux243~28_combout\);

-- Location: FF_X80_Y34_N15
\HD[1][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][12]~q\);

-- Location: FF_X80_Y34_N29
\HD[1][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][12]~q\);

-- Location: LCCOMB_X80_Y34_N14
\Mux243~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~29_combout\ = (\Mux243~28_combout\ & (((\HD[1][13][12]~q\)) # (!\Mux240~1_combout\))) # (!\Mux243~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][12]~q\,
	datad => \HD[1][12][12]~q\,
	combout => \Mux243~29_combout\);

-- Location: FF_X76_Y39_N9
\HD[1][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][12]~q\);

-- Location: FF_X76_Y39_N11
\HD[1][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][12]~q\);

-- Location: LCCOMB_X76_Y39_N10
\Mux243~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~39_combout\ = (\sector[0]~input_o\ & ((\HD[1][5][12]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[1][4][12]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][5][12]~q\,
	datac => \HD[1][4][12]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux243~39_combout\);

-- Location: FF_X76_Y36_N31
\HD[1][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][12]~q\);

-- Location: FF_X76_Y36_N21
\HD[1][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][12]~q\);

-- Location: LCCOMB_X76_Y36_N30
\Mux243~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~40_combout\ = (\sector[1]~input_o\ & ((\Mux243~39_combout\ & (\HD[1][7][12]~q\)) # (!\Mux243~39_combout\ & ((\HD[1][6][12]~q\))))) # (!\sector[1]~input_o\ & (\Mux243~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux243~39_combout\,
	datac => \HD[1][7][12]~q\,
	datad => \HD[1][6][12]~q\,
	combout => \Mux243~40_combout\);

-- Location: FF_X67_Y31_N31
\HD[0][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][12]~q\);

-- Location: FF_X67_Y31_N9
\HD[0][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][12]~q\);

-- Location: LCCOMB_X67_Y31_N8
\Mux243~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~32_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][9][12]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][12]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux243~32_combout\);

-- Location: FF_X69_Y31_N21
\HD[0][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][12]~q\);

-- Location: FF_X69_Y31_N11
\HD[0][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][12]~q\);

-- Location: LCCOMB_X69_Y31_N20
\Mux243~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~33_combout\ = (\sector[1]~input_o\ & ((\Mux243~32_combout\ & (\HD[0][11][12]~q\)) # (!\Mux243~32_combout\ & ((\HD[0][10][12]~q\))))) # (!\sector[1]~input_o\ & (\Mux243~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux243~32_combout\,
	datac => \HD[0][11][12]~q\,
	datad => \HD[0][10][12]~q\,
	combout => \Mux243~33_combout\);

-- Location: FF_X73_Y35_N27
\HD[0][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][12]~q\);

-- Location: FF_X70_Y33_N15
\HD[0][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][12]~q\);

-- Location: LCCOMB_X74_Y31_N2
\HD~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~37_combout\ = (\Decoder1~10_combout\ & (\data_write[12]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \data_write[12]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~37_combout\);

-- Location: FF_X74_Y31_N3
\HD[0][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][12]~q\);

-- Location: FF_X70_Y33_N3
\HD[0][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][12]~q\);

-- Location: LCCOMB_X74_Y31_N22
\HD~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~39_combout\ = (\HD~0_combout\ & (\data_write[12]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \data_write[12]~input_o\,
	datac => \Decoder1~11_combout\,
	combout => \HD~39_combout\);

-- Location: FF_X74_Y31_N23
\HD[0][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][12]~q\);

-- Location: LCCOMB_X74_Y31_N20
\HD~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~38_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~9_combout\,
	datac => \data_write[12]~input_o\,
	combout => \HD~38_combout\);

-- Location: FF_X74_Y31_N21
\HD[0][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][12]~q\);

-- Location: LCCOMB_X70_Y33_N24
\Mux243~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\) # (\HD[0][2][12]~q\)))) # (!\sector[1]~input_o\ & (\HD[0][0][12]~q\ & (!\sector[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][0][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][2][12]~q\,
	combout => \Mux243~34_combout\);

-- Location: LCCOMB_X70_Y33_N2
\Mux243~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~35_combout\ = (\sector[0]~input_o\ & ((\Mux243~34_combout\ & ((\HD[0][3][12]~q\))) # (!\Mux243~34_combout\ & (\HD[0][1][12]~q\)))) # (!\sector[0]~input_o\ & (((\Mux243~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][1][12]~q\,
	datac => \HD[0][3][12]~q\,
	datad => \Mux243~34_combout\,
	combout => \Mux243~35_combout\);

-- Location: LCCOMB_X70_Y33_N14
\Mux243~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~36_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[0][12][12]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux243~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][12]~q\,
	datad => \Mux243~35_combout\,
	combout => \Mux243~36_combout\);

-- Location: LCCOMB_X73_Y35_N26
\Mux243~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~37_combout\ = (\Mux240~2_combout\ & ((\Mux243~36_combout\ & ((\HD[0][13][12]~q\))) # (!\Mux243~36_combout\ & (\Mux243~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux243~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~33_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][13][12]~q\,
	datad => \Mux243~36_combout\,
	combout => \Mux243~37_combout\);

-- Location: FF_X75_Y32_N23
\HD[0][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][12]~q\);

-- Location: FF_X72_Y32_N5
\HD[0][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][12]~q\);

-- Location: LCCOMB_X72_Y32_N4
\Mux243~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~30_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][12]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][12]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][12]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux243~30_combout\);

-- Location: FF_X73_Y35_N25
\HD[0][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][12]~q\);

-- Location: FF_X72_Y32_N3
\HD[0][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][12]~q\);

-- Location: LCCOMB_X73_Y35_N24
\Mux243~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~31_combout\ = (\Mux243~30_combout\ & (((\HD[0][7][12]~q\)) # (!\sector[0]~input_o\))) # (!\Mux243~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][12]~q\,
	datad => \HD[0][5][12]~q\,
	combout => \Mux243~31_combout\);

-- Location: LCCOMB_X73_Y35_N12
\Mux243~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\) # (\Mux243~31_combout\)))) # (!\Mux240~0_combout\ & (\Mux243~37_combout\ & (!\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~37_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux243~31_combout\,
	combout => \Mux243~38_combout\);

-- Location: LCCOMB_X73_Y35_N30
\Mux243~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~41_combout\ = (\track[0]~input_o\ & ((\Mux243~38_combout\ & ((\Mux243~40_combout\))) # (!\Mux243~38_combout\ & (\Mux243~29_combout\)))) # (!\track[0]~input_o\ & (((\Mux243~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux243~29_combout\,
	datac => \Mux243~40_combout\,
	datad => \Mux243~38_combout\,
	combout => \Mux243~41_combout\);

-- Location: FF_X67_Y43_N27
\HD[6][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][12]~q\);

-- Location: FF_X67_Y43_N1
\HD[6][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][12]~q\);

-- Location: LCCOMB_X67_Y43_N26
\Mux243~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~20_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][2][12]~q\))) # (!\sector[1]~input_o\ & (\HD[6][0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][0][12]~q\,
	datad => \HD[6][2][12]~q\,
	combout => \Mux243~20_combout\);

-- Location: FF_X68_Y42_N1
\HD[6][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][12]~q\);

-- Location: FF_X68_Y42_N7
\HD[6][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][12]~q\);

-- Location: LCCOMB_X68_Y42_N0
\Mux243~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~21_combout\ = (\sector[0]~input_o\ & ((\Mux243~20_combout\ & (\HD[6][3][12]~q\)) # (!\Mux243~20_combout\ & ((\HD[6][1][12]~q\))))) # (!\sector[0]~input_o\ & (\Mux243~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux243~20_combout\,
	datac => \HD[6][3][12]~q\,
	datad => \HD[6][1][12]~q\,
	combout => \Mux243~21_combout\);

-- Location: FF_X68_Y44_N25
\HD[6][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][12]~q\);

-- Location: LCCOMB_X68_Y44_N24
\Mux243~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~22_combout\ = (\Mux240~1_combout\ & (((\HD[6][12][12]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux243~21_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~21_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][12]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux243~22_combout\);

-- Location: FF_X68_Y44_N27
\HD[6][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][12]~q\);

-- Location: FF_X73_Y44_N9
\HD[6][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][12]~q\);

-- Location: FF_X69_Y44_N27
\HD[6][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][12]~q\);

-- Location: LCCOMB_X69_Y44_N0
\HD[6][9][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][9][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[6][9][12]~feeder_combout\);

-- Location: FF_X69_Y44_N1
\HD[6][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][9][12]~feeder_combout\,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][12]~q\);

-- Location: FF_X73_Y44_N27
\HD[6][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][12]~q\);

-- Location: LCCOMB_X73_Y44_N26
\Mux243~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~18_combout\ = (\sector[0]~input_o\ & ((\HD[6][9][12]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][8][12]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][12]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][12]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux243~18_combout\);

-- Location: LCCOMB_X69_Y44_N26
\Mux243~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~19_combout\ = (\sector[1]~input_o\ & ((\Mux243~18_combout\ & ((\HD[6][11][12]~q\))) # (!\Mux243~18_combout\ & (\HD[6][10][12]~q\)))) # (!\sector[1]~input_o\ & (((\Mux243~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][10][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][11][12]~q\,
	datad => \Mux243~18_combout\,
	combout => \Mux243~19_combout\);

-- Location: LCCOMB_X68_Y44_N26
\Mux243~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~23_combout\ = (\Mux240~2_combout\ & ((\Mux243~22_combout\ & (\HD[6][13][12]~q\)) # (!\Mux243~22_combout\ & ((\Mux243~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux243~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux243~22_combout\,
	datac => \HD[6][13][12]~q\,
	datad => \Mux243~19_combout\,
	combout => \Mux243~23_combout\);

-- Location: LCCOMB_X73_Y35_N16
\Mux243~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~42_combout\ = (\Mux240~3_combout\ & (\Mux240~4_combout\)) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & ((\Mux243~23_combout\))) # (!\Mux240~4_combout\ & (\Mux243~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux243~41_combout\,
	datad => \Mux243~23_combout\,
	combout => \Mux243~42_combout\);

-- Location: LCCOMB_X65_Y41_N30
\HD[6][5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[6][5][12]~feeder_combout\);

-- Location: FF_X65_Y41_N31
\HD[6][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][12]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][12]~q\);

-- Location: FF_X65_Y41_N17
\HD[6][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][12]~q\);

-- Location: FF_X65_Y40_N31
\HD[6][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][12]~q\);

-- Location: LCCOMB_X65_Y40_N28
\HD[6][6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[6][6][12]~feeder_combout\);

-- Location: FF_X65_Y40_N29
\HD[6][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][12]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][12]~q\);

-- Location: LCCOMB_X65_Y40_N30
\Mux243~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~43_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][6][12]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][4][12]~q\,
	datad => \HD[6][6][12]~q\,
	combout => \Mux243~43_combout\);

-- Location: LCCOMB_X65_Y41_N16
\Mux243~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~44_combout\ = (\sector[0]~input_o\ & ((\Mux243~43_combout\ & ((\HD[6][7][12]~q\))) # (!\Mux243~43_combout\ & (\HD[6][5][12]~q\)))) # (!\sector[0]~input_o\ & (((\Mux243~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][12]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][12]~q\,
	datad => \Mux243~43_combout\,
	combout => \Mux243~44_combout\);

-- Location: LCCOMB_X73_Y35_N18
\Mux243~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~45_combout\ = (\Mux243~42_combout\ & (((\Mux243~44_combout\) # (!\Mux240~3_combout\)))) # (!\Mux243~42_combout\ & (\Mux243~17_combout\ & (\Mux240~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~17_combout\,
	datab => \Mux243~42_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux243~44_combout\,
	combout => \Mux243~45_combout\);

-- Location: FF_X60_Y32_N27
\HD[3][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][12]~q\);

-- Location: FF_X60_Y32_N25
\HD[3][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][12]~q\);

-- Location: LCCOMB_X60_Y32_N26
\Mux243~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][12]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][12]~q\,
	datad => \HD[3][9][12]~q\,
	combout => \Mux243~46_combout\);

-- Location: FF_X61_Y36_N27
\HD[3][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][12]~q\);

-- Location: LCCOMB_X66_Y36_N16
\HD[3][10][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[3][10][12]~feeder_combout\);

-- Location: FF_X66_Y36_N17
\HD[3][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][12]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][12]~q\);

-- Location: LCCOMB_X61_Y36_N26
\Mux243~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~47_combout\ = (\Mux243~46_combout\ & (((\HD[3][11][12]~q\)) # (!\sector[1]~input_o\))) # (!\Mux243~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][12]~q\,
	datad => \HD[3][10][12]~q\,
	combout => \Mux243~47_combout\);

-- Location: FF_X65_Y35_N31
\HD[3][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][12]~q\);

-- Location: FF_X65_Y35_N21
\HD[3][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][12]~q\);

-- Location: FF_X62_Y35_N25
\HD[3][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][12]~q\);

-- Location: FF_X62_Y35_N27
\HD[3][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][12]~q\);

-- Location: LCCOMB_X63_Y35_N26
\HD[3][2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[3][2][12]~feeder_combout\);

-- Location: FF_X63_Y35_N27
\HD[3][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][12]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][12]~q\);

-- Location: FF_X63_Y35_N21
\HD[3][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][12]~q\);

-- Location: LCCOMB_X63_Y35_N20
\Mux243~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~48_combout\ = (\sector[1]~input_o\ & ((\HD[3][2][12]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][0][12]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][2][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][0][12]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux243~48_combout\);

-- Location: LCCOMB_X62_Y35_N26
\Mux243~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~49_combout\ = (\sector[0]~input_o\ & ((\Mux243~48_combout\ & ((\HD[3][3][12]~q\))) # (!\Mux243~48_combout\ & (\HD[3][1][12]~q\)))) # (!\sector[0]~input_o\ & (((\Mux243~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][12]~q\,
	datac => \HD[3][3][12]~q\,
	datad => \Mux243~48_combout\,
	combout => \Mux243~49_combout\);

-- Location: LCCOMB_X65_Y35_N20
\Mux243~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~50_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[3][12][12]~q\)) # (!\Mux240~1_combout\ & ((\Mux243~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][12]~q\,
	datad => \Mux243~49_combout\,
	combout => \Mux243~50_combout\);

-- Location: LCCOMB_X65_Y35_N30
\Mux243~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~51_combout\ = (\Mux240~2_combout\ & ((\Mux243~50_combout\ & ((\HD[3][13][12]~q\))) # (!\Mux243~50_combout\ & (\Mux243~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux243~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~47_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[3][13][12]~q\,
	datad => \Mux243~50_combout\,
	combout => \Mux243~51_combout\);

-- Location: FF_X62_Y32_N15
\HD[3][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][12]~q\);

-- Location: FF_X62_Y32_N13
\HD[3][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][12]~q\);

-- Location: LCCOMB_X62_Y32_N14
\Mux243~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][12]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][12]~q\,
	datad => \HD[3][6][12]~q\,
	combout => \Mux243~61_combout\);

-- Location: FF_X63_Y32_N7
\HD[3][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][12]~q\);

-- Location: LCCOMB_X63_Y32_N28
\HD[3][5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[3][5][12]~feeder_combout\);

-- Location: FF_X63_Y32_N29
\HD[3][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][12]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][12]~q\);

-- Location: LCCOMB_X63_Y32_N6
\Mux243~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~62_combout\ = (\Mux243~61_combout\ & (((\HD[3][7][12]~q\)) # (!\sector[0]~input_o\))) # (!\Mux243~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][12]~q\,
	datad => \HD[3][5][12]~q\,
	combout => \Mux243~62_combout\);

-- Location: FF_X69_Y34_N1
\HD[2][6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][12]~q\);

-- Location: FF_X69_Y34_N27
\HD[2][7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][12]~q\);

-- Location: FF_X70_Y34_N29
\HD[2][4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][12]~q\);

-- Location: FF_X70_Y34_N19
\HD[2][5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][12]~q\);

-- Location: LCCOMB_X70_Y34_N28
\Mux243~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][12]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][12]~q\,
	datad => \HD[2][5][12]~q\,
	combout => \Mux243~52_combout\);

-- Location: LCCOMB_X69_Y34_N26
\Mux243~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~53_combout\ = (\sector[1]~input_o\ & ((\Mux243~52_combout\ & ((\HD[2][7][12]~q\))) # (!\Mux243~52_combout\ & (\HD[2][6][12]~q\)))) # (!\sector[1]~input_o\ & (((\Mux243~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][6][12]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][7][12]~q\,
	datad => \Mux243~52_combout\,
	combout => \Mux243~53_combout\);

-- Location: FF_X57_Y41_N19
\HD[2][0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][12]~q\);

-- Location: FF_X57_Y41_N1
\HD[2][1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][12]~q\);

-- Location: LCCOMB_X57_Y41_N18
\Mux243~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][12]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][12]~q\,
	datad => \HD[2][1][12]~q\,
	combout => \Mux243~56_combout\);

-- Location: FF_X58_Y41_N23
\HD[2][3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][12]~q\);

-- Location: FF_X58_Y41_N21
\HD[2][2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][12]~q\);

-- Location: LCCOMB_X58_Y41_N22
\Mux243~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~57_combout\ = (\sector[1]~input_o\ & ((\Mux243~56_combout\ & (\HD[2][3][12]~q\)) # (!\Mux243~56_combout\ & ((\HD[2][2][12]~q\))))) # (!\sector[1]~input_o\ & (\Mux243~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux243~56_combout\,
	datac => \HD[2][3][12]~q\,
	datad => \HD[2][2][12]~q\,
	combout => \Mux243~57_combout\);

-- Location: LCCOMB_X59_Y43_N28
\HD[2][9][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][9][12]~feeder_combout\ = \data_write[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[12]~input_o\,
	combout => \HD[2][9][12]~feeder_combout\);

-- Location: FF_X59_Y43_N29
\HD[2][9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][9][12]~feeder_combout\,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][12]~q\);

-- Location: FF_X59_Y43_N15
\HD[2][11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][12]~q\);

-- Location: FF_X59_Y44_N29
\HD[2][8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][12]~q\);

-- Location: FF_X59_Y44_N19
\HD[2][10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][12]~q\);

-- Location: LCCOMB_X59_Y44_N28
\Mux243~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][12]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][12]~q\,
	datad => \HD[2][10][12]~q\,
	combout => \Mux243~54_combout\);

-- Location: LCCOMB_X59_Y43_N14
\Mux243~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~55_combout\ = (\sector[0]~input_o\ & ((\Mux243~54_combout\ & ((\HD[2][11][12]~q\))) # (!\Mux243~54_combout\ & (\HD[2][9][12]~q\)))) # (!\sector[0]~input_o\ & (((\Mux243~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][12]~q\,
	datac => \HD[2][11][12]~q\,
	datad => \Mux243~54_combout\,
	combout => \Mux243~55_combout\);

-- Location: LCCOMB_X59_Y41_N24
\Mux243~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux243~55_combout\)))) # (!\Mux240~2_combout\ & (\Mux243~57_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux243~57_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux243~55_combout\,
	combout => \Mux243~58_combout\);

-- Location: FF_X59_Y41_N3
\HD[2][13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][12]~q\);

-- Location: FF_X59_Y41_N7
\HD[2][12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[12]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][12]~q\);

-- Location: LCCOMB_X59_Y41_N2
\Mux243~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~59_combout\ = (\Mux240~1_combout\ & ((\Mux243~58_combout\ & (\HD[2][13][12]~q\)) # (!\Mux243~58_combout\ & ((\HD[2][12][12]~q\))))) # (!\Mux240~1_combout\ & (\Mux243~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux243~58_combout\,
	datac => \HD[2][13][12]~q\,
	datad => \HD[2][12][12]~q\,
	combout => \Mux243~59_combout\);

-- Location: LCCOMB_X73_Y35_N28
\Mux243~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~60_combout\ = (\Mux240~0_combout\ & ((\Mux243~53_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((!\track[0]~input_o\ & \Mux243~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~53_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux243~59_combout\,
	combout => \Mux243~60_combout\);

-- Location: LCCOMB_X73_Y35_N6
\Mux243~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~63_combout\ = (\track[0]~input_o\ & ((\Mux243~60_combout\ & ((\Mux243~62_combout\))) # (!\Mux243~60_combout\ & (\Mux243~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux243~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux243~51_combout\,
	datab => \Mux243~62_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux243~60_combout\,
	combout => \Mux243~63_combout\);

-- Location: LCCOMB_X73_Y35_N8
\Mux243~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux243~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & (\Mux243~45_combout\)) # (!\track[2]~input_o\ & ((\Mux243~63_combout\))))) # (!\track[1]~input_o\ & (\Mux243~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \Mux243~45_combout\,
	datac => \track[2]~input_o\,
	datad => \Mux243~63_combout\,
	combout => \Mux243~64_combout\);

-- Location: IOIBUF_X60_Y73_N22
\data_write[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(13),
	o => \data_write[13]~input_o\);

-- Location: FF_X65_Y40_N1
\HD[6][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][13]~q\);

-- Location: FF_X61_Y40_N31
\HD[6][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][13]~q\);

-- Location: LCCOMB_X65_Y40_N0
\Mux242~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~43_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][5][13]~q\))) # (!\sector[0]~input_o\ & (\HD[6][4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][4][13]~q\,
	datad => \HD[6][5][13]~q\,
	combout => \Mux242~43_combout\);

-- Location: FF_X66_Y41_N13
\HD[6][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][13]~q\);

-- Location: FF_X66_Y40_N23
\HD[6][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][13]~q\);

-- Location: LCCOMB_X66_Y40_N22
\Mux242~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~44_combout\ = (\Mux242~43_combout\ & (((\HD[6][7][13]~q\) # (!\sector[1]~input_o\)))) # (!\Mux242~43_combout\ & (\HD[6][6][13]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~43_combout\,
	datab => \HD[6][6][13]~q\,
	datac => \HD[6][7][13]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux242~44_combout\);

-- Location: FF_X70_Y40_N1
\HD[6][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][13]~q\);

-- Location: FF_X70_Y40_N3
\HD[6][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][13]~q\);

-- Location: LCCOMB_X69_Y43_N30
\HD[6][2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][2][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[6][2][13]~feeder_combout\);

-- Location: FF_X69_Y43_N31
\HD[6][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][2][13]~feeder_combout\,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][13]~q\);

-- Location: FF_X69_Y43_N1
\HD[6][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][13]~q\);

-- Location: FF_X70_Y43_N23
\HD[6][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][13]~q\);

-- Location: FF_X70_Y43_N9
\HD[6][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][13]~q\);

-- Location: LCCOMB_X70_Y43_N8
\Mux242~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][13]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][13]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][1][13]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][13]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux242~2_combout\);

-- Location: LCCOMB_X69_Y43_N0
\Mux242~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~3_combout\ = (\sector[1]~input_o\ & ((\Mux242~2_combout\ & ((\HD[6][3][13]~q\))) # (!\Mux242~2_combout\ & (\HD[6][2][13]~q\)))) # (!\sector[1]~input_o\ & (((\Mux242~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][13]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][13]~q\,
	datad => \Mux242~2_combout\,
	combout => \Mux242~3_combout\);

-- Location: FF_X72_Y44_N3
\HD[6][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][13]~q\);

-- Location: FF_X72_Y44_N29
\HD[6][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][13]~q\);

-- Location: FF_X70_Y44_N21
\HD[6][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][13]~q\);

-- Location: FF_X73_Y44_N29
\HD[6][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][13]~q\);

-- Location: LCCOMB_X73_Y44_N28
\Mux242~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~0_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[6][10][13]~q\)) # (!\sector[1]~input_o\ & ((\HD[6][8][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][10][13]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][13]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux242~0_combout\);

-- Location: LCCOMB_X72_Y44_N28
\Mux242~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~1_combout\ = (\sector[0]~input_o\ & ((\Mux242~0_combout\ & ((\HD[6][11][13]~q\))) # (!\Mux242~0_combout\ & (\HD[6][9][13]~q\)))) # (!\sector[0]~input_o\ & (((\Mux242~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][9][13]~q\,
	datac => \HD[6][11][13]~q\,
	datad => \Mux242~0_combout\,
	combout => \Mux242~1_combout\);

-- Location: LCCOMB_X72_Y44_N22
\Mux242~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~4_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux242~1_combout\))) # (!\Mux240~2_combout\ & (\Mux242~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux242~3_combout\,
	datad => \Mux242~1_combout\,
	combout => \Mux242~4_combout\);

-- Location: LCCOMB_X70_Y40_N2
\Mux242~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~5_combout\ = (\Mux240~1_combout\ & ((\Mux242~4_combout\ & ((\HD[6][13][13]~q\))) # (!\Mux242~4_combout\ & (\HD[6][12][13]~q\)))) # (!\Mux240~1_combout\ & (((\Mux242~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][13]~q\,
	datac => \HD[6][13][13]~q\,
	datad => \Mux242~4_combout\,
	combout => \Mux242~5_combout\);

-- Location: FF_X73_Y41_N25
\HD[5][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][13]~q\);

-- Location: FF_X72_Y41_N21
\HD[5][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][13]~q\);

-- Location: FF_X73_Y41_N19
\HD[5][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][13]~q\);

-- Location: FF_X72_Y41_N3
\HD[5][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][13]~q\);

-- Location: LCCOMB_X73_Y41_N18
\Mux242~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][13]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][13]~q\,
	datad => \HD[5][6][13]~q\,
	combout => \Mux242~21_combout\);

-- Location: LCCOMB_X72_Y41_N20
\Mux242~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~22_combout\ = (\sector[0]~input_o\ & ((\Mux242~21_combout\ & ((\HD[5][7][13]~q\))) # (!\Mux242~21_combout\ & (\HD[5][5][13]~q\)))) # (!\sector[0]~input_o\ & (((\Mux242~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][5][13]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][13]~q\,
	datad => \Mux242~21_combout\,
	combout => \Mux242~22_combout\);

-- Location: FF_X62_Y42_N11
\HD[5][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][13]~q\);

-- Location: FF_X62_Y42_N17
\HD[5][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][13]~q\);

-- Location: LCCOMB_X62_Y42_N10
\Mux242~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~8_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][2][13]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][0][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][13]~q\,
	datad => \HD[5][2][13]~q\,
	combout => \Mux242~8_combout\);

-- Location: FF_X65_Y42_N9
\HD[5][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][13]~q\);

-- Location: FF_X65_Y42_N27
\HD[5][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][13]~q\);

-- Location: LCCOMB_X65_Y42_N26
\Mux242~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~9_combout\ = (\Mux242~8_combout\ & (((\HD[5][3][13]~q\) # (!\sector[0]~input_o\)))) # (!\Mux242~8_combout\ & (\HD[5][1][13]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~8_combout\,
	datab => \HD[5][1][13]~q\,
	datac => \HD[5][3][13]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux242~9_combout\);

-- Location: FF_X67_Y40_N27
\HD[5][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][13]~q\);

-- Location: LCCOMB_X67_Y40_N26
\Mux242~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~10_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[5][12][13]~q\))) # (!\Mux240~1_combout\ & (\Mux242~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux242~9_combout\,
	datac => \HD[5][12][13]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux242~10_combout\);

-- Location: FF_X60_Y38_N5
\HD[5][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][13]~q\);

-- Location: FF_X60_Y38_N3
\HD[5][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][13]~q\);

-- Location: LCCOMB_X60_Y38_N4
\Mux242~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][13]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][13]~q\,
	datad => \HD[5][9][13]~q\,
	combout => \Mux242~6_combout\);

-- Location: FF_X63_Y42_N15
\HD[5][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][13]~q\);

-- Location: FF_X63_Y42_N21
\HD[5][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][13]~q\);

-- Location: LCCOMB_X63_Y42_N14
\Mux242~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~7_combout\ = (\Mux242~6_combout\ & (((\HD[5][11][13]~q\)) # (!\sector[1]~input_o\))) # (!\Mux242~6_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][13]~q\,
	datad => \HD[5][10][13]~q\,
	combout => \Mux242~7_combout\);

-- Location: FF_X67_Y40_N5
\HD[5][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][13]~q\);

-- Location: LCCOMB_X67_Y40_N4
\Mux242~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~11_combout\ = (\Mux242~10_combout\ & (((\HD[5][13][13]~q\) # (!\Mux240~2_combout\)))) # (!\Mux242~10_combout\ & (\Mux242~7_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~10_combout\,
	datab => \Mux242~7_combout\,
	datac => \HD[5][13][13]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux242~11_combout\);

-- Location: FF_X76_Y38_N31
\HD[4][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][13]~q\);

-- Location: FF_X76_Y38_N21
\HD[4][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][13]~q\);

-- Location: LCCOMB_X76_Y38_N30
\Mux242~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][13]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][13]~q\,
	datad => \HD[4][5][13]~q\,
	combout => \Mux242~12_combout\);

-- Location: FF_X75_Y38_N1
\HD[4][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][13]~q\);

-- Location: FF_X81_Y38_N17
\HD[4][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][13]~q\);

-- Location: LCCOMB_X75_Y38_N0
\Mux242~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~13_combout\ = (\Mux242~12_combout\ & (((\HD[4][7][13]~q\)) # (!\sector[1]~input_o\))) # (!\Mux242~12_combout\ & (\sector[1]~input_o\ & ((\HD[4][6][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~12_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][13]~q\,
	datad => \HD[4][6][13]~q\,
	combout => \Mux242~13_combout\);

-- Location: FF_X74_Y42_N27
\HD[4][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][13]~q\);

-- Location: FF_X74_Y42_N17
\HD[4][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][13]~q\);

-- Location: LCCOMB_X74_Y42_N26
\Mux242~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][13]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][13]~q\,
	datad => \HD[4][10][13]~q\,
	combout => \Mux242~14_combout\);

-- Location: FF_X80_Y41_N11
\HD[4][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][13]~q\);

-- Location: FF_X80_Y41_N25
\HD[4][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][13]~q\);

-- Location: LCCOMB_X80_Y41_N10
\Mux242~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~15_combout\ = (\sector[0]~input_o\ & ((\Mux242~14_combout\ & (\HD[4][11][13]~q\)) # (!\Mux242~14_combout\ & ((\HD[4][9][13]~q\))))) # (!\sector[0]~input_o\ & (\Mux242~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux242~14_combout\,
	datac => \HD[4][11][13]~q\,
	datad => \HD[4][9][13]~q\,
	combout => \Mux242~15_combout\);

-- Location: LCCOMB_X77_Y41_N6
\HD[4][2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[4][2][13]~feeder_combout\);

-- Location: FF_X77_Y41_N7
\HD[4][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][2][13]~feeder_combout\,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][13]~q\);

-- Location: FF_X77_Y41_N25
\HD[4][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][13]~q\);

-- Location: FF_X77_Y43_N27
\HD[4][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][13]~q\);

-- Location: FF_X77_Y42_N17
\HD[4][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][13]~q\);

-- Location: LCCOMB_X77_Y42_N16
\Mux242~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~16_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][1][13]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][1][13]~q\,
	datac => \HD[4][0][13]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux242~16_combout\);

-- Location: LCCOMB_X77_Y41_N24
\Mux242~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~17_combout\ = (\sector[1]~input_o\ & ((\Mux242~16_combout\ & ((\HD[4][3][13]~q\))) # (!\Mux242~16_combout\ & (\HD[4][2][13]~q\)))) # (!\sector[1]~input_o\ & (((\Mux242~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][2][13]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][13]~q\,
	datad => \Mux242~16_combout\,
	combout => \Mux242~17_combout\);

-- Location: LCCOMB_X77_Y41_N2
\Mux242~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~18_combout\ = (\Mux240~2_combout\ & ((\Mux242~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux242~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~15_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux242~17_combout\,
	combout => \Mux242~18_combout\);

-- Location: FF_X77_Y40_N27
\HD[4][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][13]~q\);

-- Location: LCCOMB_X77_Y40_N8
\HD[4][12][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][12][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[4][12][13]~feeder_combout\);

-- Location: FF_X77_Y40_N9
\HD[4][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][12][13]~feeder_combout\,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][13]~q\);

-- Location: LCCOMB_X77_Y40_N26
\Mux242~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~19_combout\ = (\Mux240~1_combout\ & ((\Mux242~18_combout\ & (\HD[4][13][13]~q\)) # (!\Mux242~18_combout\ & ((\HD[4][12][13]~q\))))) # (!\Mux240~1_combout\ & (\Mux242~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux242~18_combout\,
	datac => \HD[4][13][13]~q\,
	datad => \HD[4][12][13]~q\,
	combout => \Mux242~19_combout\);

-- Location: LCCOMB_X72_Y40_N10
\Mux242~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~20_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux242~13_combout\)) # (!\Mux240~0_combout\ & ((\Mux242~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux242~13_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux242~19_combout\,
	combout => \Mux242~20_combout\);

-- Location: LCCOMB_X72_Y40_N12
\Mux242~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~23_combout\ = (\track[0]~input_o\ & ((\Mux242~20_combout\ & (\Mux242~22_combout\)) # (!\Mux242~20_combout\ & ((\Mux242~11_combout\))))) # (!\track[0]~input_o\ & (((\Mux242~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux242~22_combout\,
	datac => \Mux242~11_combout\,
	datad => \Mux242~20_combout\,
	combout => \Mux242~23_combout\);

-- Location: FF_X73_Y33_N23
\HD[0][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][13]~q\);

-- Location: FF_X73_Y33_N19
\HD[0][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][13]~q\);

-- Location: FF_X69_Y31_N7
\HD[0][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][13]~q\);

-- Location: FF_X67_Y31_N21
\HD[0][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][13]~q\);

-- Location: LCCOMB_X67_Y31_N20
\Mux242~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~32_combout\ = (\sector[1]~input_o\ & ((\HD[0][10][13]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][8][13]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][13]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][13]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux242~32_combout\);

-- Location: FF_X67_Y31_N11
\HD[0][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][13]~q\);

-- Location: FF_X72_Y31_N1
\HD[0][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][13]~q\);

-- Location: LCCOMB_X72_Y31_N0
\Mux242~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~33_combout\ = (\Mux242~32_combout\ & (((\HD[0][11][13]~q\) # (!\sector[0]~input_o\)))) # (!\Mux242~32_combout\ & (\HD[0][9][13]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~32_combout\,
	datab => \HD[0][9][13]~q\,
	datac => \HD[0][11][13]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux242~33_combout\);

-- Location: LCCOMB_X73_Y31_N10
\HD~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~40_combout\ = (\data_write[13]~input_o\ & (\HD~0_combout\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[13]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~9_combout\,
	combout => \HD~40_combout\);

-- Location: FF_X73_Y31_N11
\HD[0][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][13]~q\);

-- Location: FF_X73_Y31_N3
\HD[0][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][13]~q\);

-- Location: LCCOMB_X73_Y31_N30
\HD~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~42_combout\ = (\data_write[13]~input_o\ & (\HD~0_combout\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[13]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD~42_combout\);

-- Location: FF_X73_Y31_N31
\HD[0][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][13]~q\);

-- Location: LCCOMB_X73_Y31_N4
\HD~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~41_combout\ = (\data_write[13]~input_o\ & (\HD~0_combout\ & \Decoder1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[13]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~10_combout\,
	combout => \HD~41_combout\);

-- Location: FF_X73_Y31_N5
\HD[0][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][13]~q\);

-- Location: LCCOMB_X73_Y31_N24
\Mux242~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~34_combout\ = (\sector[0]~input_o\ & (((\HD[0][1][13]~q\) # (\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (\HD[0][0][13]~q\ & ((!\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][0][13]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][1][13]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux242~34_combout\);

-- Location: LCCOMB_X73_Y31_N2
\Mux242~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~35_combout\ = (\sector[1]~input_o\ & ((\Mux242~34_combout\ & ((\HD[0][3][13]~q\))) # (!\Mux242~34_combout\ & (\HD[0][2][13]~q\)))) # (!\sector[1]~input_o\ & (((\Mux242~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][13]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][13]~q\,
	datad => \Mux242~34_combout\,
	combout => \Mux242~35_combout\);

-- Location: LCCOMB_X73_Y33_N0
\Mux242~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~36_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux242~33_combout\)) # (!\Mux240~2_combout\ & ((\Mux242~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux242~33_combout\,
	datad => \Mux242~35_combout\,
	combout => \Mux242~36_combout\);

-- Location: LCCOMB_X73_Y33_N18
\Mux242~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~37_combout\ = (\Mux240~1_combout\ & ((\Mux242~36_combout\ & ((\HD[0][13][13]~q\))) # (!\Mux242~36_combout\ & (\HD[0][12][13]~q\)))) # (!\Mux240~1_combout\ & (((\Mux242~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][12][13]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][13]~q\,
	datad => \Mux242~36_combout\,
	combout => \Mux242~37_combout\);

-- Location: LCCOMB_X81_Y35_N2
\HD[1][9][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][9][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[1][9][13]~feeder_combout\);

-- Location: FF_X81_Y35_N3
\HD[1][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][9][13]~feeder_combout\,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][13]~q\);

-- Location: FF_X80_Y35_N31
\HD[1][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][13]~q\);

-- Location: LCCOMB_X80_Y35_N30
\Mux242~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~26_combout\ = (\sector[0]~input_o\ & ((\HD[1][9][13]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[1][8][13]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][9][13]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][13]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux242~26_combout\);

-- Location: FF_X81_Y35_N21
\HD[1][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][13]~q\);

-- Location: FF_X80_Y35_N13
\HD[1][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][13]~q\);

-- Location: LCCOMB_X81_Y35_N20
\Mux242~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~27_combout\ = (\sector[1]~input_o\ & ((\Mux242~26_combout\ & (\HD[1][11][13]~q\)) # (!\Mux242~26_combout\ & ((\HD[1][10][13]~q\))))) # (!\sector[1]~input_o\ & (\Mux242~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux242~26_combout\,
	datac => \HD[1][11][13]~q\,
	datad => \HD[1][10][13]~q\,
	combout => \Mux242~27_combout\);

-- Location: FF_X80_Y34_N9
\HD[1][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][13]~q\);

-- Location: FF_X75_Y34_N13
\HD[1][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][13]~q\);

-- Location: FF_X81_Y34_N19
\HD[1][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][13]~q\);

-- Location: FF_X82_Y34_N5
\HD[1][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][13]~q\);

-- Location: LCCOMB_X82_Y34_N10
\HD[1][2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[1][2][13]~feeder_combout\);

-- Location: FF_X82_Y34_N11
\HD[1][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][13]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][13]~q\);

-- Location: LCCOMB_X82_Y34_N4
\Mux242~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][13]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][13]~q\,
	datad => \HD[1][2][13]~q\,
	combout => \Mux242~28_combout\);

-- Location: LCCOMB_X81_Y34_N18
\Mux242~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~29_combout\ = (\sector[0]~input_o\ & ((\Mux242~28_combout\ & ((\HD[1][3][13]~q\))) # (!\Mux242~28_combout\ & (\HD[1][1][13]~q\)))) # (!\sector[0]~input_o\ & (((\Mux242~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][1][13]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][3][13]~q\,
	datad => \Mux242~28_combout\,
	combout => \Mux242~29_combout\);

-- Location: LCCOMB_X80_Y34_N8
\Mux242~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~30_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[1][12][13]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux242~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[1][12][13]~q\,
	datad => \Mux242~29_combout\,
	combout => \Mux242~30_combout\);

-- Location: FF_X80_Y34_N19
\HD[1][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][13]~q\);

-- Location: LCCOMB_X80_Y34_N18
\Mux242~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~31_combout\ = (\Mux242~30_combout\ & (((\HD[1][13][13]~q\) # (!\Mux240~2_combout\)))) # (!\Mux242~30_combout\ & (\Mux242~27_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~27_combout\,
	datab => \Mux242~30_combout\,
	datac => \HD[1][13][13]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux242~31_combout\);

-- Location: LCCOMB_X72_Y40_N6
\Mux242~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux242~31_combout\)))) # (!\track[0]~input_o\ & (\Mux242~37_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux242~37_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux242~31_combout\,
	combout => \Mux242~38_combout\);

-- Location: FF_X74_Y32_N3
\HD[0][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][13]~q\);

-- Location: LCCOMB_X73_Y32_N6
\HD[0][5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][5][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[0][5][13]~feeder_combout\);

-- Location: FF_X73_Y32_N7
\HD[0][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][5][13]~feeder_combout\,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][13]~q\);

-- Location: LCCOMB_X74_Y32_N2
\Mux242~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][13]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][13]~q\,
	datad => \HD[0][5][13]~q\,
	combout => \Mux242~24_combout\);

-- Location: FF_X73_Y32_N9
\HD[0][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][13]~q\);

-- Location: FF_X74_Y32_N25
\HD[0][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][13]~q\);

-- Location: LCCOMB_X73_Y32_N8
\Mux242~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~25_combout\ = (\Mux242~24_combout\ & (((\HD[0][7][13]~q\)) # (!\sector[1]~input_o\))) # (!\Mux242~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][13]~q\,
	datad => \HD[0][6][13]~q\,
	combout => \Mux242~25_combout\);

-- Location: FF_X76_Y39_N15
\HD[1][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][13]~q\);

-- Location: FF_X75_Y39_N11
\HD[1][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][13]~q\);

-- Location: LCCOMB_X76_Y39_N14
\Mux242~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][13]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][13]~q\,
	datad => \HD[1][6][13]~q\,
	combout => \Mux242~39_combout\);

-- Location: FF_X75_Y39_N29
\HD[1][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][13]~q\);

-- Location: FF_X76_Y39_N29
\HD[1][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][13]~q\);

-- Location: LCCOMB_X75_Y39_N28
\Mux242~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~40_combout\ = (\sector[0]~input_o\ & ((\Mux242~39_combout\ & (\HD[1][7][13]~q\)) # (!\Mux242~39_combout\ & ((\HD[1][5][13]~q\))))) # (!\sector[0]~input_o\ & (\Mux242~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux242~39_combout\,
	datac => \HD[1][7][13]~q\,
	datad => \HD[1][5][13]~q\,
	combout => \Mux242~40_combout\);

-- Location: LCCOMB_X72_Y40_N24
\Mux242~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~41_combout\ = (\Mux242~38_combout\ & (((\Mux242~40_combout\) # (!\Mux240~0_combout\)))) # (!\Mux242~38_combout\ & (\Mux242~25_combout\ & (\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~38_combout\,
	datab => \Mux242~25_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux242~40_combout\,
	combout => \Mux242~41_combout\);

-- Location: LCCOMB_X72_Y40_N26
\Mux242~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~42_combout\ = (\Mux240~3_combout\ & ((\Mux242~23_combout\) # ((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & (((!\Mux240~4_combout\ & \Mux242~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~23_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux242~41_combout\,
	combout => \Mux242~42_combout\);

-- Location: LCCOMB_X66_Y40_N16
\Mux242~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~45_combout\ = (\Mux242~42_combout\ & ((\Mux242~44_combout\) # ((!\Mux240~4_combout\)))) # (!\Mux242~42_combout\ & (((\Mux242~5_combout\ & \Mux240~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~44_combout\,
	datab => \Mux242~5_combout\,
	datac => \Mux242~42_combout\,
	datad => \Mux240~4_combout\,
	combout => \Mux242~45_combout\);

-- Location: LCCOMB_X70_Y34_N14
\HD[2][5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][5][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[2][5][13]~feeder_combout\);

-- Location: FF_X70_Y34_N15
\HD[2][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][5][13]~feeder_combout\,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][13]~q\);

-- Location: FF_X69_Y34_N7
\HD[2][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][13]~q\);

-- Location: FF_X70_Y34_N9
\HD[2][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][13]~q\);

-- Location: FF_X69_Y34_N29
\HD[2][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][13]~q\);

-- Location: LCCOMB_X70_Y34_N8
\Mux242~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][13]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][13]~q\,
	datad => \HD[2][6][13]~q\,
	combout => \Mux242~46_combout\);

-- Location: LCCOMB_X69_Y34_N6
\Mux242~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~47_combout\ = (\sector[0]~input_o\ & ((\Mux242~46_combout\ & ((\HD[2][7][13]~q\))) # (!\Mux242~46_combout\ & (\HD[2][5][13]~q\)))) # (!\sector[0]~input_o\ & (((\Mux242~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][5][13]~q\,
	datac => \HD[2][7][13]~q\,
	datad => \Mux242~46_combout\,
	combout => \Mux242~47_combout\);

-- Location: FF_X59_Y44_N17
\HD[2][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][13]~q\);

-- Location: FF_X60_Y44_N23
\HD[2][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][13]~q\);

-- Location: LCCOMB_X59_Y44_N16
\Mux242~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][13]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][13]~q\,
	datad => \HD[2][9][13]~q\,
	combout => \Mux242~54_combout\);

-- Location: FF_X60_Y44_N17
\HD[2][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][13]~q\);

-- Location: FF_X59_Y44_N15
\HD[2][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][13]~q\);

-- Location: LCCOMB_X60_Y44_N16
\Mux242~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~55_combout\ = (\Mux242~54_combout\ & (((\HD[2][11][13]~q\)) # (!\sector[1]~input_o\))) # (!\Mux242~54_combout\ & (\sector[1]~input_o\ & ((\HD[2][10][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~54_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][11][13]~q\,
	datad => \HD[2][10][13]~q\,
	combout => \Mux242~55_combout\);

-- Location: FF_X59_Y41_N15
\HD[2][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][13]~q\);

-- Location: FF_X59_Y41_N13
\HD[2][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][13]~q\);

-- Location: FF_X57_Y41_N31
\HD[2][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][13]~q\);

-- Location: FF_X58_Y41_N17
\HD[2][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][13]~q\);

-- Location: LCCOMB_X57_Y41_N30
\Mux242~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~56_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[2][2][13]~q\))) # (!\sector[1]~input_o\ & (\HD[2][0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][13]~q\,
	datad => \HD[2][2][13]~q\,
	combout => \Mux242~56_combout\);

-- Location: FF_X58_Y41_N11
\HD[2][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][13]~q\);

-- Location: FF_X57_Y41_N13
\HD[2][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][13]~q\);

-- Location: LCCOMB_X58_Y41_N10
\Mux242~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~57_combout\ = (\sector[0]~input_o\ & ((\Mux242~56_combout\ & (\HD[2][3][13]~q\)) # (!\Mux242~56_combout\ & ((\HD[2][1][13]~q\))))) # (!\sector[0]~input_o\ & (\Mux242~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux242~56_combout\,
	datac => \HD[2][3][13]~q\,
	datad => \HD[2][1][13]~q\,
	combout => \Mux242~57_combout\);

-- Location: LCCOMB_X59_Y41_N12
\Mux242~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][13]~q\)) # (!\Mux240~1_combout\ & ((\Mux242~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][13]~q\,
	datad => \Mux242~57_combout\,
	combout => \Mux242~58_combout\);

-- Location: LCCOMB_X59_Y41_N14
\Mux242~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~59_combout\ = (\Mux240~2_combout\ & ((\Mux242~58_combout\ & ((\HD[2][13][13]~q\))) # (!\Mux242~58_combout\ & (\Mux242~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux242~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux242~55_combout\,
	datac => \HD[2][13][13]~q\,
	datad => \Mux242~58_combout\,
	combout => \Mux242~59_combout\);

-- Location: FF_X62_Y37_N19
\HD[3][12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][13]~q\);

-- Location: FF_X62_Y37_N31
\HD[3][13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][13]~q\);

-- Location: LCCOMB_X60_Y36_N0
\HD[3][2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[3][2][13]~feeder_combout\);

-- Location: FF_X60_Y36_N1
\HD[3][2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][13]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][13]~q\);

-- Location: FF_X60_Y35_N11
\HD[3][1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][13]~q\);

-- Location: FF_X63_Y35_N15
\HD[3][0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][13]~q\);

-- Location: LCCOMB_X63_Y35_N14
\Mux242~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~50_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[3][1][13]~q\)) # (!\sector[0]~input_o\ & ((\HD[3][0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][1][13]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][0][13]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux242~50_combout\);

-- Location: FF_X60_Y35_N29
\HD[3][3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][13]~q\);

-- Location: LCCOMB_X60_Y35_N28
\Mux242~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~51_combout\ = (\Mux242~50_combout\ & (((\HD[3][3][13]~q\) # (!\sector[1]~input_o\)))) # (!\Mux242~50_combout\ & (\HD[3][2][13]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][2][13]~q\,
	datab => \Mux242~50_combout\,
	datac => \HD[3][3][13]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux242~51_combout\);

-- Location: FF_X60_Y33_N5
\HD[3][8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][13]~q\);

-- Location: FF_X60_Y33_N3
\HD[3][10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][13]~q\);

-- Location: LCCOMB_X60_Y33_N4
\Mux242~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][13]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][13]~q\,
	datad => \HD[3][10][13]~q\,
	combout => \Mux242~48_combout\);

-- Location: FF_X61_Y36_N7
\HD[3][11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][13]~q\);

-- Location: FF_X61_Y36_N29
\HD[3][9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][13]~q\);

-- Location: LCCOMB_X61_Y36_N6
\Mux242~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~49_combout\ = (\Mux242~48_combout\ & (((\HD[3][11][13]~q\)) # (!\sector[0]~input_o\))) # (!\Mux242~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][13]~q\,
	datad => \HD[3][9][13]~q\,
	combout => \Mux242~49_combout\);

-- Location: LCCOMB_X62_Y37_N12
\Mux242~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~52_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux242~49_combout\))) # (!\Mux240~2_combout\ & (\Mux242~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux242~51_combout\,
	datad => \Mux242~49_combout\,
	combout => \Mux242~52_combout\);

-- Location: LCCOMB_X62_Y37_N30
\Mux242~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~53_combout\ = (\Mux240~1_combout\ & ((\Mux242~52_combout\ & ((\HD[3][13][13]~q\))) # (!\Mux242~52_combout\ & (\HD[3][12][13]~q\)))) # (!\Mux240~1_combout\ & (((\Mux242~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[3][12][13]~q\,
	datac => \HD[3][13][13]~q\,
	datad => \Mux242~52_combout\,
	combout => \Mux242~53_combout\);

-- Location: LCCOMB_X69_Y34_N8
\Mux242~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux242~53_combout\))) # (!\track[0]~input_o\ & (\Mux242~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~59_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux242~53_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux242~60_combout\);

-- Location: FF_X63_Y34_N23
\HD[3][6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][13]~q\);

-- Location: FF_X63_Y34_N17
\HD[3][7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][13]~q\);

-- Location: LCCOMB_X63_Y32_N8
\HD[3][5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][13]~feeder_combout\ = \data_write[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[13]~input_o\,
	combout => \HD[3][5][13]~feeder_combout\);

-- Location: FF_X63_Y32_N9
\HD[3][5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][13]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][13]~q\);

-- Location: FF_X62_Y32_N9
\HD[3][4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[13]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][13]~q\);

-- Location: LCCOMB_X62_Y32_N8
\Mux242~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~61_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[3][5][13]~q\)) # (!\sector[0]~input_o\ & ((\HD[3][4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][5][13]~q\,
	datac => \HD[3][4][13]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux242~61_combout\);

-- Location: LCCOMB_X63_Y34_N16
\Mux242~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~62_combout\ = (\sector[1]~input_o\ & ((\Mux242~61_combout\ & ((\HD[3][7][13]~q\))) # (!\Mux242~61_combout\ & (\HD[3][6][13]~q\)))) # (!\sector[1]~input_o\ & (((\Mux242~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][6][13]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][13]~q\,
	datad => \Mux242~61_combout\,
	combout => \Mux242~62_combout\);

-- Location: LCCOMB_X69_Y34_N10
\Mux242~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~63_combout\ = (\Mux240~0_combout\ & ((\Mux242~60_combout\ & ((\Mux242~62_combout\))) # (!\Mux242~60_combout\ & (\Mux242~47_combout\)))) # (!\Mux240~0_combout\ & (((\Mux242~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux242~47_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux242~60_combout\,
	datad => \Mux242~62_combout\,
	combout => \Mux242~63_combout\);

-- Location: LCCOMB_X69_Y34_N20
\Mux242~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux242~64_combout\ = (\track[2]~input_o\ & (\Mux242~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux242~63_combout\))) # (!\track[1]~input_o\ & (\Mux242~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \Mux242~45_combout\,
	datac => \track[1]~input_o\,
	datad => \Mux242~63_combout\,
	combout => \Mux242~64_combout\);

-- Location: IOIBUF_X115_Y44_N1
\data_write[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(14),
	o => \data_write[14]~input_o\);

-- Location: FF_X57_Y41_N3
\HD[2][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][14]~q\);

-- Location: LCCOMB_X57_Y41_N16
\HD[2][1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[2][1][14]~feeder_combout\);

-- Location: FF_X57_Y41_N17
\HD[2][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][14]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][14]~q\);

-- Location: LCCOMB_X57_Y41_N2
\Mux241~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][14]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][14]~q\,
	datad => \HD[2][1][14]~q\,
	combout => \Mux241~56_combout\);

-- Location: FF_X59_Y39_N23
\HD[2][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][14]~q\);

-- Location: FF_X59_Y39_N21
\HD[2][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][14]~q\);

-- Location: LCCOMB_X59_Y39_N22
\Mux241~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~57_combout\ = (\Mux241~56_combout\ & (((\HD[2][3][14]~q\)) # (!\sector[1]~input_o\))) # (!\Mux241~56_combout\ & (\sector[1]~input_o\ & ((\HD[2][2][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~56_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][14]~q\,
	datad => \HD[2][2][14]~q\,
	combout => \Mux241~57_combout\);

-- Location: FF_X59_Y44_N13
\HD[2][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][14]~q\);

-- Location: FF_X59_Y44_N11
\HD[2][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][14]~q\);

-- Location: LCCOMB_X59_Y44_N12
\Mux241~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][14]~q\,
	datad => \HD[2][10][14]~q\,
	combout => \Mux241~54_combout\);

-- Location: FF_X60_Y44_N5
\HD[2][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][14]~q\);

-- Location: FF_X60_Y44_N11
\HD[2][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][14]~q\);

-- Location: LCCOMB_X60_Y44_N4
\Mux241~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~55_combout\ = (\Mux241~54_combout\ & (((\HD[2][11][14]~q\)) # (!\sector[0]~input_o\))) # (!\Mux241~54_combout\ & (\sector[0]~input_o\ & ((\HD[2][9][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~54_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][11][14]~q\,
	datad => \HD[2][9][14]~q\,
	combout => \Mux241~55_combout\);

-- Location: LCCOMB_X59_Y39_N16
\Mux241~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux241~55_combout\))) # (!\Mux240~2_combout\ & (\Mux241~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~57_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux241~55_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux241~58_combout\);

-- Location: FF_X63_Y39_N19
\HD[2][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][14]~q\);

-- Location: FF_X63_Y39_N1
\HD[2][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][14]~q\);

-- Location: LCCOMB_X63_Y39_N18
\Mux241~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~59_combout\ = (\Mux240~1_combout\ & ((\Mux241~58_combout\ & (\HD[2][13][14]~q\)) # (!\Mux241~58_combout\ & ((\HD[2][12][14]~q\))))) # (!\Mux240~1_combout\ & (\Mux241~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux241~58_combout\,
	datac => \HD[2][13][14]~q\,
	datad => \HD[2][12][14]~q\,
	combout => \Mux241~59_combout\);

-- Location: FF_X70_Y34_N11
\HD[2][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][14]~q\);

-- Location: FF_X67_Y34_N25
\HD[2][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][14]~q\);

-- Location: LCCOMB_X70_Y34_N10
\Mux241~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][14]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][14]~q\,
	datad => \HD[2][5][14]~q\,
	combout => \Mux241~52_combout\);

-- Location: FF_X69_Y35_N5
\HD[2][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][14]~q\);

-- Location: LCCOMB_X69_Y35_N10
\HD[2][6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[2][6][14]~feeder_combout\);

-- Location: FF_X69_Y35_N11
\HD[2][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][6][14]~feeder_combout\,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][14]~q\);

-- Location: LCCOMB_X69_Y35_N4
\Mux241~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~53_combout\ = (\sector[1]~input_o\ & ((\Mux241~52_combout\ & (\HD[2][7][14]~q\)) # (!\Mux241~52_combout\ & ((\HD[2][6][14]~q\))))) # (!\sector[1]~input_o\ & (\Mux241~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux241~52_combout\,
	datac => \HD[2][7][14]~q\,
	datad => \HD[2][6][14]~q\,
	combout => \Mux241~53_combout\);

-- Location: LCCOMB_X68_Y35_N30
\Mux241~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux241~53_combout\))) # (!\Mux240~0_combout\ & (\Mux241~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux241~59_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux241~53_combout\,
	combout => \Mux241~60_combout\);

-- Location: FF_X66_Y33_N13
\HD[3][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][14]~q\);

-- Location: FF_X67_Y33_N23
\HD[3][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][14]~q\);

-- Location: LCCOMB_X66_Y33_N12
\Mux241~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][14]~q\,
	datad => \HD[3][6][14]~q\,
	combout => \Mux241~61_combout\);

-- Location: FF_X67_Y33_N1
\HD[3][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][14]~q\);

-- Location: LCCOMB_X66_Y33_N2
\HD[3][5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[3][5][14]~feeder_combout\);

-- Location: FF_X66_Y33_N3
\HD[3][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][14]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][14]~q\);

-- Location: LCCOMB_X67_Y33_N0
\Mux241~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~62_combout\ = (\Mux241~61_combout\ & (((\HD[3][7][14]~q\)) # (!\sector[0]~input_o\))) # (!\Mux241~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][14]~q\,
	datad => \HD[3][5][14]~q\,
	combout => \Mux241~62_combout\);

-- Location: FF_X60_Y32_N23
\HD[3][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][14]~q\);

-- Location: LCCOMB_X60_Y32_N28
\HD[3][9][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[3][9][14]~feeder_combout\);

-- Location: FF_X60_Y32_N29
\HD[3][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][14]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][14]~q\);

-- Location: LCCOMB_X60_Y32_N22
\Mux241~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][14]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][14]~q\,
	datad => \HD[3][9][14]~q\,
	combout => \Mux241~46_combout\);

-- Location: FF_X61_Y34_N31
\HD[3][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][14]~q\);

-- Location: LCCOMB_X61_Y34_N28
\HD[3][10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[3][10][14]~feeder_combout\);

-- Location: FF_X61_Y34_N29
\HD[3][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][14]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][14]~q\);

-- Location: LCCOMB_X61_Y34_N30
\Mux241~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~47_combout\ = (\Mux241~46_combout\ & (((\HD[3][11][14]~q\)) # (!\sector[1]~input_o\))) # (!\Mux241~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][14]~q\,
	datad => \HD[3][10][14]~q\,
	combout => \Mux241~47_combout\);

-- Location: FF_X65_Y35_N9
\HD[3][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][14]~q\);

-- Location: FF_X62_Y35_N5
\HD[3][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][14]~q\);

-- Location: FF_X62_Y35_N31
\HD[3][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][14]~q\);

-- Location: FF_X63_Y35_N19
\HD[3][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][14]~q\);

-- Location: FF_X63_Y35_N17
\HD[3][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][14]~q\);

-- Location: LCCOMB_X63_Y35_N18
\Mux241~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][14]~q\,
	datad => \HD[3][2][14]~q\,
	combout => \Mux241~48_combout\);

-- Location: LCCOMB_X62_Y35_N30
\Mux241~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~49_combout\ = (\sector[0]~input_o\ & ((\Mux241~48_combout\ & ((\HD[3][3][14]~q\))) # (!\Mux241~48_combout\ & (\HD[3][1][14]~q\)))) # (!\sector[0]~input_o\ & (((\Mux241~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][14]~q\,
	datac => \HD[3][3][14]~q\,
	datad => \Mux241~48_combout\,
	combout => \Mux241~49_combout\);

-- Location: LCCOMB_X65_Y35_N8
\Mux241~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~50_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[3][12][14]~q\)) # (!\Mux240~1_combout\ & ((\Mux241~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][14]~q\,
	datad => \Mux241~49_combout\,
	combout => \Mux241~50_combout\);

-- Location: FF_X65_Y35_N11
\HD[3][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][14]~q\);

-- Location: LCCOMB_X65_Y35_N10
\Mux241~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~51_combout\ = (\Mux241~50_combout\ & (((\HD[3][13][14]~q\) # (!\Mux240~2_combout\)))) # (!\Mux241~50_combout\ & (\Mux241~47_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~47_combout\,
	datab => \Mux241~50_combout\,
	datac => \HD[3][13][14]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux241~51_combout\);

-- Location: LCCOMB_X69_Y34_N30
\Mux241~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~63_combout\ = (\track[0]~input_o\ & ((\Mux241~60_combout\ & (\Mux241~62_combout\)) # (!\Mux241~60_combout\ & ((\Mux241~51_combout\))))) # (!\track[0]~input_o\ & (\Mux241~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux241~60_combout\,
	datac => \Mux241~62_combout\,
	datad => \Mux241~51_combout\,
	combout => \Mux241~63_combout\);

-- Location: FF_X68_Y44_N29
\HD[6][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][14]~q\);

-- Location: FF_X68_Y43_N9
\HD[6][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][14]~q\);

-- Location: FF_X68_Y43_N27
\HD[6][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][14]~q\);

-- Location: LCCOMB_X68_Y43_N26
\Mux241~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~20_combout\ = (\sector[1]~input_o\ & ((\HD[6][2][14]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][0][14]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][14]~q\,
	datac => \HD[6][0][14]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux241~20_combout\);

-- Location: FF_X72_Y43_N31
\HD[6][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][14]~q\);

-- Location: FF_X72_Y43_N21
\HD[6][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][14]~q\);

-- Location: LCCOMB_X72_Y43_N30
\Mux241~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~21_combout\ = (\sector[0]~input_o\ & ((\Mux241~20_combout\ & (\HD[6][3][14]~q\)) # (!\Mux241~20_combout\ & ((\HD[6][1][14]~q\))))) # (!\sector[0]~input_o\ & (\Mux241~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux241~20_combout\,
	datac => \HD[6][3][14]~q\,
	datad => \HD[6][1][14]~q\,
	combout => \Mux241~21_combout\);

-- Location: LCCOMB_X68_Y44_N28
\Mux241~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][14]~q\)) # (!\Mux240~1_combout\ & ((\Mux241~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][14]~q\,
	datad => \Mux241~21_combout\,
	combout => \Mux241~22_combout\);

-- Location: FF_X68_Y44_N15
\HD[6][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][14]~q\);

-- Location: FF_X73_Y45_N9
\HD[6][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][14]~q\);

-- Location: FF_X69_Y44_N23
\HD[6][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][14]~q\);

-- Location: FF_X70_Y44_N7
\HD[6][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][14]~q\);

-- Location: FF_X69_Y44_N13
\HD[6][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][14]~q\);

-- Location: LCCOMB_X70_Y44_N6
\Mux241~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][14]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][14]~q\,
	datad => \HD[6][9][14]~q\,
	combout => \Mux241~18_combout\);

-- Location: LCCOMB_X69_Y44_N22
\Mux241~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~19_combout\ = (\sector[1]~input_o\ & ((\Mux241~18_combout\ & ((\HD[6][11][14]~q\))) # (!\Mux241~18_combout\ & (\HD[6][10][14]~q\)))) # (!\sector[1]~input_o\ & (((\Mux241~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][10][14]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][11][14]~q\,
	datad => \Mux241~18_combout\,
	combout => \Mux241~19_combout\);

-- Location: LCCOMB_X68_Y44_N14
\Mux241~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~23_combout\ = (\Mux240~2_combout\ & ((\Mux241~22_combout\ & (\HD[6][13][14]~q\)) # (!\Mux241~22_combout\ & ((\Mux241~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux241~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux241~22_combout\,
	datac => \HD[6][13][14]~q\,
	datad => \Mux241~19_combout\,
	combout => \Mux241~23_combout\);

-- Location: FF_X74_Y32_N31
\HD[0][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][14]~q\);

-- Location: FF_X74_Y32_N29
\HD[0][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][14]~q\);

-- Location: LCCOMB_X74_Y32_N30
\Mux241~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][14]~q\,
	datad => \HD[0][6][14]~q\,
	combout => \Mux241~30_combout\);

-- Location: FF_X73_Y32_N5
\HD[0][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][14]~q\);

-- Location: FF_X73_Y32_N19
\HD[0][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][14]~q\);

-- Location: LCCOMB_X73_Y32_N4
\Mux241~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~31_combout\ = (\Mux241~30_combout\ & (((\HD[0][7][14]~q\)) # (!\sector[0]~input_o\))) # (!\Mux241~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][14]~q\,
	datad => \HD[0][5][14]~q\,
	combout => \Mux241~31_combout\);

-- Location: FF_X67_Y31_N7
\HD[0][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][14]~q\);

-- Location: FF_X67_Y31_N25
\HD[0][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][14]~q\);

-- Location: LCCOMB_X67_Y31_N24
\Mux241~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~32_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][9][14]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][14]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][14]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux241~32_combout\);

-- Location: FF_X69_Y31_N3
\HD[0][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][14]~q\);

-- Location: FF_X69_Y31_N25
\HD[0][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][14]~q\);

-- Location: LCCOMB_X69_Y31_N2
\Mux241~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~33_combout\ = (\sector[1]~input_o\ & ((\Mux241~32_combout\ & (\HD[0][11][14]~q\)) # (!\Mux241~32_combout\ & ((\HD[0][10][14]~q\))))) # (!\sector[1]~input_o\ & (\Mux241~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux241~32_combout\,
	datac => \HD[0][11][14]~q\,
	datad => \HD[0][10][14]~q\,
	combout => \Mux241~33_combout\);

-- Location: FF_X72_Y35_N13
\HD[0][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][14]~q\);

-- Location: FF_X72_Y35_N19
\HD[0][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][14]~q\);

-- Location: LCCOMB_X77_Y33_N10
\HD~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~43_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[14]~input_o\,
	combout => \HD~43_combout\);

-- Location: FF_X77_Y33_N11
\HD[0][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][14]~q\);

-- Location: FF_X77_Y33_N27
\HD[0][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][14]~q\);

-- Location: LCCOMB_X77_Y33_N4
\HD~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~44_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[14]~input_o\,
	combout => \HD~44_combout\);

-- Location: FF_X77_Y33_N5
\HD[0][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][14]~q\);

-- Location: LCCOMB_X77_Y33_N6
\HD~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~45_combout\ = (\data_write[14]~input_o\ & (\Decoder1~11_combout\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[14]~input_o\,
	datab => \Decoder1~11_combout\,
	datac => \HD~0_combout\,
	combout => \HD~45_combout\);

-- Location: FF_X77_Y33_N7
\HD[0][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][14]~q\);

-- Location: LCCOMB_X77_Y33_N0
\Mux241~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~34_combout\ = (\sector[1]~input_o\ & ((\HD[0][2][14]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((!\sector[0]~input_o\ & \HD[0][0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][2][14]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][0][14]~q\,
	combout => \Mux241~34_combout\);

-- Location: LCCOMB_X77_Y33_N26
\Mux241~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~35_combout\ = (\sector[0]~input_o\ & ((\Mux241~34_combout\ & ((\HD[0][3][14]~q\))) # (!\Mux241~34_combout\ & (\HD[0][1][14]~q\)))) # (!\sector[0]~input_o\ & (((\Mux241~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][14]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][3][14]~q\,
	datad => \Mux241~34_combout\,
	combout => \Mux241~35_combout\);

-- Location: LCCOMB_X72_Y35_N18
\Mux241~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~36_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[0][12][14]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux241~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][14]~q\,
	datad => \Mux241~35_combout\,
	combout => \Mux241~36_combout\);

-- Location: LCCOMB_X72_Y35_N12
\Mux241~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~37_combout\ = (\Mux240~2_combout\ & ((\Mux241~36_combout\ & ((\HD[0][13][14]~q\))) # (!\Mux241~36_combout\ & (\Mux241~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux241~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~33_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][13][14]~q\,
	datad => \Mux241~36_combout\,
	combout => \Mux241~37_combout\);

-- Location: LCCOMB_X72_Y35_N22
\Mux241~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~38_combout\ = (\Mux240~0_combout\ & ((\track[0]~input_o\) # ((\Mux241~31_combout\)))) # (!\Mux240~0_combout\ & (!\track[0]~input_o\ & ((\Mux241~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux241~31_combout\,
	datad => \Mux241~37_combout\,
	combout => \Mux241~38_combout\);

-- Location: LCCOMB_X73_Y37_N16
\HD[1][12][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][12][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[1][12][14]~feeder_combout\);

-- Location: FF_X73_Y37_N17
\HD[1][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][12][14]~feeder_combout\,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][14]~q\);

-- Location: FF_X73_Y37_N3
\HD[1][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][14]~q\);

-- Location: FF_X80_Y35_N3
\HD[1][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][14]~q\);

-- Location: FF_X80_Y35_N17
\HD[1][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][14]~q\);

-- Location: LCCOMB_X80_Y35_N2
\Mux241~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][14]~q\,
	datad => \HD[1][10][14]~q\,
	combout => \Mux241~24_combout\);

-- Location: FF_X76_Y35_N5
\HD[1][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][14]~q\);

-- Location: FF_X76_Y35_N31
\HD[1][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][14]~q\);

-- Location: LCCOMB_X76_Y35_N30
\Mux241~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~25_combout\ = (\Mux241~24_combout\ & (((\HD[1][11][14]~q\) # (!\sector[0]~input_o\)))) # (!\Mux241~24_combout\ & (\HD[1][9][14]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~24_combout\,
	datab => \HD[1][9][14]~q\,
	datac => \HD[1][11][14]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux241~25_combout\);

-- Location: FF_X76_Y34_N9
\HD[1][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][14]~q\);

-- Location: FF_X76_Y34_N19
\HD[1][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][14]~q\);

-- Location: FF_X77_Y34_N19
\HD[1][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][14]~q\);

-- Location: FF_X77_Y34_N25
\HD[1][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][14]~q\);

-- Location: LCCOMB_X77_Y34_N18
\Mux241~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][14]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][14]~q\,
	datad => \HD[1][1][14]~q\,
	combout => \Mux241~26_combout\);

-- Location: LCCOMB_X76_Y34_N18
\Mux241~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~27_combout\ = (\sector[1]~input_o\ & ((\Mux241~26_combout\ & ((\HD[1][3][14]~q\))) # (!\Mux241~26_combout\ & (\HD[1][2][14]~q\)))) # (!\sector[1]~input_o\ & (((\Mux241~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][2][14]~q\,
	datac => \HD[1][3][14]~q\,
	datad => \Mux241~26_combout\,
	combout => \Mux241~27_combout\);

-- Location: LCCOMB_X76_Y34_N20
\Mux241~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~28_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux241~25_combout\)) # (!\Mux240~2_combout\ & ((\Mux241~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux241~25_combout\,
	datad => \Mux241~27_combout\,
	combout => \Mux241~28_combout\);

-- Location: LCCOMB_X73_Y37_N2
\Mux241~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~29_combout\ = (\Mux240~1_combout\ & ((\Mux241~28_combout\ & ((\HD[1][13][14]~q\))) # (!\Mux241~28_combout\ & (\HD[1][12][14]~q\)))) # (!\Mux240~1_combout\ & (((\Mux241~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][12][14]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][14]~q\,
	datad => \Mux241~28_combout\,
	combout => \Mux241~29_combout\);

-- Location: FF_X76_Y39_N19
\HD[1][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][14]~q\);

-- Location: FF_X76_Y39_N1
\HD[1][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][14]~q\);

-- Location: LCCOMB_X76_Y39_N18
\Mux241~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][14]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][14]~q\,
	datad => \HD[1][5][14]~q\,
	combout => \Mux241~39_combout\);

-- Location: FF_X76_Y36_N27
\HD[1][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][14]~q\);

-- Location: FF_X76_Y36_N1
\HD[1][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][14]~q\);

-- Location: LCCOMB_X76_Y36_N26
\Mux241~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~40_combout\ = (\Mux241~39_combout\ & (((\HD[1][7][14]~q\)) # (!\sector[1]~input_o\))) # (!\Mux241~39_combout\ & (\sector[1]~input_o\ & ((\HD[1][6][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~39_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][14]~q\,
	datad => \HD[1][6][14]~q\,
	combout => \Mux241~40_combout\);

-- Location: LCCOMB_X72_Y35_N16
\Mux241~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~41_combout\ = (\Mux241~38_combout\ & (((\Mux241~40_combout\) # (!\track[0]~input_o\)))) # (!\Mux241~38_combout\ & (\Mux241~29_combout\ & (\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~38_combout\,
	datab => \Mux241~29_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux241~40_combout\,
	combout => \Mux241~41_combout\);

-- Location: LCCOMB_X69_Y36_N0
\Mux241~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~42_combout\ = (\Mux240~4_combout\ & ((\Mux241~23_combout\) # ((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & (((\Mux241~41_combout\ & !\Mux240~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~23_combout\,
	datab => \Mux241~41_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux240~3_combout\,
	combout => \Mux241~42_combout\);

-- Location: FF_X65_Y40_N5
\HD[6][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][14]~q\);

-- Location: FF_X65_Y40_N3
\HD[6][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][14]~q\);

-- Location: LCCOMB_X65_Y40_N4
\Mux241~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][14]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][14]~q\,
	datad => \HD[6][6][14]~q\,
	combout => \Mux241~43_combout\);

-- Location: FF_X65_Y41_N5
\HD[6][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][14]~q\);

-- Location: FF_X65_Y41_N11
\HD[6][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][14]~q\);

-- Location: LCCOMB_X65_Y41_N4
\Mux241~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~44_combout\ = (\Mux241~43_combout\ & (((\HD[6][7][14]~q\)) # (!\sector[0]~input_o\))) # (!\Mux241~43_combout\ & (\sector[0]~input_o\ & ((\HD[6][5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~43_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][14]~q\,
	datad => \HD[6][5][14]~q\,
	combout => \Mux241~44_combout\);

-- Location: FF_X79_Y38_N15
\HD[4][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][14]~q\);

-- Location: FF_X79_Y38_N9
\HD[4][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][14]~q\);

-- Location: FF_X82_Y38_N29
\HD[4][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][14]~q\);

-- Location: FF_X82_Y38_N19
\HD[4][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][14]~q\);

-- Location: LCCOMB_X82_Y38_N28
\Mux241~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][14]~q\,
	datad => \HD[4][6][14]~q\,
	combout => \Mux241~0_combout\);

-- Location: LCCOMB_X79_Y38_N8
\Mux241~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~1_combout\ = (\sector[0]~input_o\ & ((\Mux241~0_combout\ & ((\HD[4][7][14]~q\))) # (!\Mux241~0_combout\ & (\HD[4][5][14]~q\)))) # (!\sector[0]~input_o\ & (((\Mux241~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][5][14]~q\,
	datac => \HD[4][7][14]~q\,
	datad => \Mux241~0_combout\,
	combout => \Mux241~1_combout\);

-- Location: FF_X70_Y42_N31
\HD[5][6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][14]~q\);

-- Location: FF_X72_Y41_N23
\HD[5][7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][14]~q\);

-- Location: FF_X73_Y41_N21
\HD[5][5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][14]~q\);

-- Location: FF_X73_Y41_N7
\HD[5][4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][14]~q\);

-- Location: LCCOMB_X73_Y41_N6
\Mux241~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][14]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][14]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][14]~q\,
	datac => \HD[5][4][14]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux241~15_combout\);

-- Location: LCCOMB_X72_Y41_N22
\Mux241~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~16_combout\ = (\sector[1]~input_o\ & ((\Mux241~15_combout\ & ((\HD[5][7][14]~q\))) # (!\Mux241~15_combout\ & (\HD[5][6][14]~q\)))) # (!\sector[1]~input_o\ & (((\Mux241~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][6][14]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][7][14]~q\,
	datad => \Mux241~15_combout\,
	combout => \Mux241~16_combout\);

-- Location: FF_X62_Y43_N3
\HD[5][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][14]~q\);

-- Location: FF_X61_Y43_N13
\HD[5][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][14]~q\);

-- Location: FF_X61_Y43_N11
\HD[5][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][14]~q\);

-- Location: FF_X62_Y43_N5
\HD[5][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][14]~q\);

-- Location: LCCOMB_X62_Y43_N4
\Mux241~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~4_combout\ = (\sector[0]~input_o\ & ((\HD[5][1][14]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][0][14]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][14]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][14]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux241~4_combout\);

-- Location: LCCOMB_X61_Y43_N12
\Mux241~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~5_combout\ = (\sector[1]~input_o\ & ((\Mux241~4_combout\ & ((\HD[5][3][14]~q\))) # (!\Mux241~4_combout\ & (\HD[5][2][14]~q\)))) # (!\sector[1]~input_o\ & (((\Mux241~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][14]~q\,
	datac => \HD[5][3][14]~q\,
	datad => \Mux241~4_combout\,
	combout => \Mux241~5_combout\);

-- Location: FF_X61_Y42_N5
\HD[5][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][14]~q\);

-- Location: FF_X60_Y42_N1
\HD[5][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][14]~q\);

-- Location: FF_X61_Y42_N23
\HD[5][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][14]~q\);

-- Location: FF_X62_Y38_N21
\HD[5][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][14]~q\);

-- Location: LCCOMB_X61_Y42_N22
\Mux241~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][14]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][14]~q\,
	datad => \HD[5][10][14]~q\,
	combout => \Mux241~2_combout\);

-- Location: LCCOMB_X60_Y42_N0
\Mux241~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~3_combout\ = (\sector[0]~input_o\ & ((\Mux241~2_combout\ & ((\HD[5][11][14]~q\))) # (!\Mux241~2_combout\ & (\HD[5][9][14]~q\)))) # (!\sector[0]~input_o\ & (((\Mux241~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][9][14]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][11][14]~q\,
	datad => \Mux241~2_combout\,
	combout => \Mux241~3_combout\);

-- Location: LCCOMB_X61_Y43_N6
\Mux241~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~6_combout\ = (\Mux240~2_combout\ & (((\Mux241~3_combout\) # (\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux241~5_combout\ & ((!\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~5_combout\,
	datab => \Mux241~3_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux241~6_combout\);

-- Location: FF_X65_Y39_N15
\HD[5][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][14]~q\);

-- Location: FF_X65_Y39_N21
\HD[5][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][14]~q\);

-- Location: LCCOMB_X65_Y39_N14
\Mux241~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~7_combout\ = (\Mux240~1_combout\ & ((\Mux241~6_combout\ & (\HD[5][13][14]~q\)) # (!\Mux241~6_combout\ & ((\HD[5][12][14]~q\))))) # (!\Mux240~1_combout\ & (\Mux241~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux241~6_combout\,
	datac => \HD[5][13][14]~q\,
	datad => \HD[5][12][14]~q\,
	combout => \Mux241~7_combout\);

-- Location: LCCOMB_X81_Y42_N24
\HD[4][10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][14]~feeder_combout\ = \data_write[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[14]~input_o\,
	combout => \HD[4][10][14]~feeder_combout\);

-- Location: FF_X81_Y42_N25
\HD[4][10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][14]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][14]~q\);

-- Location: FF_X79_Y40_N27
\HD[4][8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][14]~q\);

-- Location: FF_X79_Y40_N25
\HD[4][9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][14]~q\);

-- Location: LCCOMB_X79_Y40_N26
\Mux241~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][14]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][14]~q\,
	datad => \HD[4][9][14]~q\,
	combout => \Mux241~8_combout\);

-- Location: FF_X80_Y42_N11
\HD[4][11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][14]~q\);

-- Location: LCCOMB_X80_Y42_N10
\Mux241~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~9_combout\ = (\Mux241~8_combout\ & (((\HD[4][11][14]~q\) # (!\sector[1]~input_o\)))) # (!\Mux241~8_combout\ & (\HD[4][10][14]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][14]~q\,
	datab => \Mux241~8_combout\,
	datac => \HD[4][11][14]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux241~9_combout\);

-- Location: FF_X75_Y41_N11
\HD[4][0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][14]~q\);

-- Location: FF_X76_Y41_N27
\HD[4][2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][14]~q\);

-- Location: LCCOMB_X75_Y41_N10
\Mux241~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][14]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][14]~q\,
	datad => \HD[4][2][14]~q\,
	combout => \Mux241~10_combout\);

-- Location: FF_X76_Y41_N13
\HD[4][3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][14]~q\);

-- Location: FF_X75_Y41_N25
\HD[4][1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][14]~q\);

-- Location: LCCOMB_X76_Y41_N12
\Mux241~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~11_combout\ = (\Mux241~10_combout\ & (((\HD[4][3][14]~q\)) # (!\sector[0]~input_o\))) # (!\Mux241~10_combout\ & (\sector[0]~input_o\ & ((\HD[4][1][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~10_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][3][14]~q\,
	datad => \HD[4][1][14]~q\,
	combout => \Mux241~11_combout\);

-- Location: FF_X76_Y42_N5
\HD[4][12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][14]~q\);

-- Location: LCCOMB_X76_Y42_N4
\Mux241~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~12_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[4][12][14]~q\))) # (!\Mux240~1_combout\ & (\Mux241~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~11_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][14]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux241~12_combout\);

-- Location: FF_X76_Y42_N31
\HD[4][13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[14]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][14]~q\);

-- Location: LCCOMB_X76_Y42_N30
\Mux241~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~13_combout\ = (\Mux241~12_combout\ & (((\HD[4][13][14]~q\) # (!\Mux240~2_combout\)))) # (!\Mux241~12_combout\ & (\Mux241~9_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~9_combout\,
	datab => \Mux241~12_combout\,
	datac => \HD[4][13][14]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux241~13_combout\);

-- Location: LCCOMB_X72_Y35_N6
\Mux241~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~14_combout\ = (\track[0]~input_o\ & ((\Mux241~7_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux241~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~7_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux241~13_combout\,
	combout => \Mux241~14_combout\);

-- Location: LCCOMB_X72_Y35_N24
\Mux241~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~17_combout\ = (\Mux240~0_combout\ & ((\Mux241~14_combout\ & ((\Mux241~16_combout\))) # (!\Mux241~14_combout\ & (\Mux241~1_combout\)))) # (!\Mux240~0_combout\ & (((\Mux241~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~1_combout\,
	datab => \Mux241~16_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux241~14_combout\,
	combout => \Mux241~17_combout\);

-- Location: LCCOMB_X72_Y35_N10
\Mux241~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~45_combout\ = (\Mux241~42_combout\ & (((\Mux241~44_combout\)) # (!\Mux240~3_combout\))) # (!\Mux241~42_combout\ & (\Mux240~3_combout\ & ((\Mux241~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux241~42_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux241~44_combout\,
	datad => \Mux241~17_combout\,
	combout => \Mux241~45_combout\);

-- Location: LCCOMB_X72_Y35_N20
\Mux241~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux241~64_combout\ = (\track[2]~input_o\ & (((\Mux241~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux241~63_combout\)) # (!\track[1]~input_o\ & ((\Mux241~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \Mux241~63_combout\,
	datac => \track[1]~input_o\,
	datad => \Mux241~45_combout\,
	combout => \Mux241~64_combout\);

-- Location: IOIBUF_X115_Y41_N8
\data_write[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(15),
	o => \data_write[15]~input_o\);

-- Location: FF_X62_Y40_N19
\HD[6][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][15]~q\);

-- Location: FF_X61_Y40_N9
\HD[6][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][15]~q\);

-- Location: LCCOMB_X62_Y40_N18
\Mux240~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~48_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][15]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][15]~q\,
	datad => \HD[6][5][15]~q\,
	combout => \Mux240~48_combout\);

-- Location: LCCOMB_X63_Y38_N4
\HD[6][6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[6][6][15]~feeder_combout\);

-- Location: FF_X63_Y38_N5
\HD[6][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][15]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][15]~q\);

-- Location: FF_X63_Y38_N15
\HD[6][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][15]~q\);

-- Location: LCCOMB_X63_Y38_N14
\Mux240~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~49_combout\ = (\Mux240~48_combout\ & (((\HD[6][7][15]~q\) # (!\sector[1]~input_o\)))) # (!\Mux240~48_combout\ & (\HD[6][6][15]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~48_combout\,
	datab => \HD[6][6][15]~q\,
	datac => \HD[6][7][15]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux240~49_combout\);

-- Location: FF_X73_Y41_N11
\HD[5][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][15]~q\);

-- Location: FF_X72_Y41_N9
\HD[5][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][15]~q\);

-- Location: LCCOMB_X73_Y41_N10
\Mux240~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~26_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][15]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][15]~q\,
	datad => \HD[5][6][15]~q\,
	combout => \Mux240~26_combout\);

-- Location: FF_X73_Y41_N1
\HD[5][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][15]~q\);

-- Location: FF_X72_Y41_N19
\HD[5][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][15]~q\);

-- Location: LCCOMB_X72_Y41_N18
\Mux240~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~27_combout\ = (\Mux240~26_combout\ & (((\HD[5][7][15]~q\) # (!\sector[0]~input_o\)))) # (!\Mux240~26_combout\ & (\HD[5][5][15]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~26_combout\,
	datab => \HD[5][5][15]~q\,
	datac => \HD[5][7][15]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux240~27_combout\);

-- Location: FF_X60_Y38_N31
\HD[5][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][15]~q\);

-- Location: FF_X60_Y38_N25
\HD[5][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][15]~q\);

-- Location: LCCOMB_X60_Y38_N24
\Mux240~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~11_combout\ = (\sector[0]~input_o\ & ((\HD[5][9][15]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][8][15]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][9][15]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][15]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux240~11_combout\);

-- Location: FF_X63_Y42_N3
\HD[5][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][15]~q\);

-- Location: FF_X63_Y42_N1
\HD[5][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][15]~q\);

-- Location: LCCOMB_X63_Y42_N2
\Mux240~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~12_combout\ = (\Mux240~11_combout\ & (((\HD[5][11][15]~q\)) # (!\sector[1]~input_o\))) # (!\Mux240~11_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~11_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][15]~q\,
	datad => \HD[5][10][15]~q\,
	combout => \Mux240~12_combout\);

-- Location: FF_X68_Y38_N29
\HD[5][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][15]~q\);

-- Location: FF_X68_Y38_N3
\HD[5][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][15]~q\);

-- Location: FF_X65_Y42_N29
\HD[5][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][15]~q\);

-- Location: FF_X65_Y42_N31
\HD[5][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][15]~q\);

-- Location: FF_X65_Y43_N9
\HD[5][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][15]~q\);

-- Location: FF_X63_Y43_N15
\HD[5][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][15]~q\);

-- Location: LCCOMB_X65_Y43_N8
\Mux240~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~13_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][15]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][15]~q\,
	datad => \HD[5][2][15]~q\,
	combout => \Mux240~13_combout\);

-- Location: LCCOMB_X65_Y42_N30
\Mux240~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~14_combout\ = (\sector[0]~input_o\ & ((\Mux240~13_combout\ & ((\HD[5][3][15]~q\))) # (!\Mux240~13_combout\ & (\HD[5][1][15]~q\)))) # (!\sector[0]~input_o\ & (((\Mux240~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][1][15]~q\,
	datac => \HD[5][3][15]~q\,
	datad => \Mux240~13_combout\,
	combout => \Mux240~14_combout\);

-- Location: LCCOMB_X68_Y38_N2
\Mux240~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~15_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[5][12][15]~q\)) # (!\Mux240~1_combout\ & ((\Mux240~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][15]~q\,
	datad => \Mux240~14_combout\,
	combout => \Mux240~15_combout\);

-- Location: LCCOMB_X68_Y38_N28
\Mux240~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~16_combout\ = (\Mux240~2_combout\ & ((\Mux240~15_combout\ & ((\HD[5][13][15]~q\))) # (!\Mux240~15_combout\ & (\Mux240~12_combout\)))) # (!\Mux240~2_combout\ & (((\Mux240~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][15]~q\,
	datad => \Mux240~15_combout\,
	combout => \Mux240~16_combout\);

-- Location: LCCOMB_X77_Y38_N12
\HD[4][6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[4][6][15]~feeder_combout\);

-- Location: FF_X77_Y38_N13
\HD[4][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][6][15]~feeder_combout\,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][15]~q\);

-- Location: FF_X77_Y39_N31
\HD[4][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][15]~q\);

-- Location: FF_X77_Y39_N13
\HD[4][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][15]~q\);

-- Location: LCCOMB_X77_Y39_N30
\Mux240~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~17_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][15]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][15]~q\,
	datad => \HD[4][5][15]~q\,
	combout => \Mux240~17_combout\);

-- Location: FF_X75_Y38_N11
\HD[4][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][15]~q\);

-- Location: LCCOMB_X75_Y38_N10
\Mux240~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~18_combout\ = (\Mux240~17_combout\ & (((\HD[4][7][15]~q\) # (!\sector[1]~input_o\)))) # (!\Mux240~17_combout\ & (\HD[4][6][15]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][6][15]~q\,
	datab => \Mux240~17_combout\,
	datac => \HD[4][7][15]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux240~18_combout\);

-- Location: FF_X77_Y41_N5
\HD[4][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][15]~q\);

-- Location: FF_X77_Y41_N23
\HD[4][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][15]~q\);

-- Location: FF_X75_Y41_N31
\HD[4][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][15]~q\);

-- Location: FF_X75_Y41_N13
\HD[4][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][15]~q\);

-- Location: LCCOMB_X75_Y41_N30
\Mux240~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~21_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][1][15]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][15]~q\,
	datad => \HD[4][1][15]~q\,
	combout => \Mux240~21_combout\);

-- Location: LCCOMB_X77_Y41_N22
\Mux240~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~22_combout\ = (\sector[1]~input_o\ & ((\Mux240~21_combout\ & ((\HD[4][3][15]~q\))) # (!\Mux240~21_combout\ & (\HD[4][2][15]~q\)))) # (!\sector[1]~input_o\ & (((\Mux240~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][2][15]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][15]~q\,
	datad => \Mux240~21_combout\,
	combout => \Mux240~22_combout\);

-- Location: FF_X79_Y40_N5
\HD[4][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][15]~q\);

-- Location: FF_X80_Y41_N13
\HD[4][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][15]~q\);

-- Location: FF_X79_Y40_N15
\HD[4][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][15]~q\);

-- Location: FF_X79_Y43_N17
\HD[4][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][15]~q\);

-- Location: LCCOMB_X79_Y40_N14
\Mux240~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~19_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][15]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][15]~q\,
	datad => \HD[4][10][15]~q\,
	combout => \Mux240~19_combout\);

-- Location: LCCOMB_X80_Y41_N12
\Mux240~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~20_combout\ = (\sector[0]~input_o\ & ((\Mux240~19_combout\ & ((\HD[4][11][15]~q\))) # (!\Mux240~19_combout\ & (\HD[4][9][15]~q\)))) # (!\sector[0]~input_o\ & (((\Mux240~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][15]~q\,
	datac => \HD[4][11][15]~q\,
	datad => \Mux240~19_combout\,
	combout => \Mux240~20_combout\);

-- Location: LCCOMB_X77_Y41_N8
\Mux240~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~23_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux240~20_combout\))) # (!\Mux240~2_combout\ & (\Mux240~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~22_combout\,
	datab => \Mux240~20_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux240~23_combout\);

-- Location: FF_X77_Y40_N7
\HD[4][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][15]~q\);

-- Location: LCCOMB_X77_Y40_N20
\HD[4][12][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][12][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[4][12][15]~feeder_combout\);

-- Location: FF_X77_Y40_N21
\HD[4][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][12][15]~feeder_combout\,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][15]~q\);

-- Location: LCCOMB_X77_Y40_N6
\Mux240~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~24_combout\ = (\Mux240~1_combout\ & ((\Mux240~23_combout\ & (\HD[4][13][15]~q\)) # (!\Mux240~23_combout\ & ((\HD[4][12][15]~q\))))) # (!\Mux240~1_combout\ & (\Mux240~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~23_combout\,
	datac => \HD[4][13][15]~q\,
	datad => \HD[4][12][15]~q\,
	combout => \Mux240~24_combout\);

-- Location: LCCOMB_X74_Y36_N22
\Mux240~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~25_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux240~18_combout\)) # (!\Mux240~0_combout\ & ((\Mux240~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~18_combout\,
	datac => \Mux240~24_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux240~25_combout\);

-- Location: LCCOMB_X73_Y36_N14
\Mux240~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~28_combout\ = (\track[0]~input_o\ & ((\Mux240~25_combout\ & (\Mux240~27_combout\)) # (!\Mux240~25_combout\ & ((\Mux240~16_combout\))))) # (!\track[0]~input_o\ & (((\Mux240~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~27_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~16_combout\,
	datad => \Mux240~25_combout\,
	combout => \Mux240~28_combout\);

-- Location: FF_X74_Y32_N27
\HD[0][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][15]~q\);

-- Location: FF_X74_Y36_N17
\HD[0][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][15]~q\);

-- Location: LCCOMB_X74_Y32_N26
\Mux240~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~29_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][15]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][15]~q\,
	datad => \HD[0][5][15]~q\,
	combout => \Mux240~29_combout\);

-- Location: FF_X74_Y36_N11
\HD[0][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][15]~q\);

-- Location: LCCOMB_X74_Y32_N16
\HD[0][6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[0][6][15]~feeder_combout\);

-- Location: FF_X74_Y32_N17
\HD[0][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][15]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][15]~q\);

-- Location: LCCOMB_X74_Y36_N10
\Mux240~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~30_combout\ = (\sector[1]~input_o\ & ((\Mux240~29_combout\ & (\HD[0][7][15]~q\)) # (!\Mux240~29_combout\ & ((\HD[0][6][15]~q\))))) # (!\sector[1]~input_o\ & (\Mux240~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux240~29_combout\,
	datac => \HD[0][7][15]~q\,
	datad => \HD[0][6][15]~q\,
	combout => \Mux240~30_combout\);

-- Location: FF_X76_Y39_N13
\HD[1][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][15]~q\);

-- Location: FF_X72_Y40_N5
\HD[1][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][15]~q\);

-- Location: LCCOMB_X76_Y39_N12
\Mux240~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~44_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][15]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][15]~q\,
	datad => \HD[1][6][15]~q\,
	combout => \Mux240~44_combout\);

-- Location: FF_X74_Y40_N3
\HD[1][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][15]~q\);

-- Location: FF_X74_Y40_N25
\HD[1][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][15]~q\);

-- Location: LCCOMB_X74_Y40_N2
\Mux240~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~45_combout\ = (\Mux240~44_combout\ & (((\HD[1][7][15]~q\)) # (!\sector[0]~input_o\))) # (!\Mux240~44_combout\ & (\sector[0]~input_o\ & ((\HD[1][5][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~44_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][15]~q\,
	datad => \HD[1][5][15]~q\,
	combout => \Mux240~45_combout\);

-- Location: FF_X77_Y34_N5
\HD[1][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][15]~q\);

-- Location: FF_X76_Y34_N25
\HD[1][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][15]~q\);

-- Location: FF_X77_Y34_N23
\HD[1][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][15]~q\);

-- Location: FF_X76_Y34_N15
\HD[1][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][15]~q\);

-- Location: LCCOMB_X77_Y34_N22
\Mux240~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~33_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][15]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][15]~q\,
	datad => \HD[1][2][15]~q\,
	combout => \Mux240~33_combout\);

-- Location: LCCOMB_X76_Y34_N24
\Mux240~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~34_combout\ = (\sector[0]~input_o\ & ((\Mux240~33_combout\ & ((\HD[1][3][15]~q\))) # (!\Mux240~33_combout\ & (\HD[1][1][15]~q\)))) # (!\sector[0]~input_o\ & (((\Mux240~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][1][15]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][3][15]~q\,
	datad => \Mux240~33_combout\,
	combout => \Mux240~34_combout\);

-- Location: FF_X80_Y34_N21
\HD[1][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][15]~q\);

-- Location: LCCOMB_X80_Y34_N20
\Mux240~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~35_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][15]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux240~34_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~34_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][15]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux240~35_combout\);

-- Location: FF_X80_Y34_N23
\HD[1][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][15]~q\);

-- Location: FF_X74_Y34_N7
\HD[1][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][15]~q\);

-- Location: FF_X74_Y34_N21
\HD[1][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][15]~q\);

-- Location: LCCOMB_X74_Y34_N6
\Mux240~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~31_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][9][15]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][8][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][15]~q\,
	datad => \HD[1][9][15]~q\,
	combout => \Mux240~31_combout\);

-- Location: FF_X81_Y35_N7
\HD[1][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][15]~q\);

-- Location: LCCOMB_X82_Y35_N24
\HD[1][10][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[1][10][15]~feeder_combout\);

-- Location: FF_X82_Y35_N25
\HD[1][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][15]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][15]~q\);

-- Location: LCCOMB_X81_Y35_N6
\Mux240~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~32_combout\ = (\sector[1]~input_o\ & ((\Mux240~31_combout\ & (\HD[1][11][15]~q\)) # (!\Mux240~31_combout\ & ((\HD[1][10][15]~q\))))) # (!\sector[1]~input_o\ & (\Mux240~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux240~31_combout\,
	datac => \HD[1][11][15]~q\,
	datad => \HD[1][10][15]~q\,
	combout => \Mux240~32_combout\);

-- Location: LCCOMB_X80_Y34_N22
\Mux240~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~36_combout\ = (\Mux240~2_combout\ & ((\Mux240~35_combout\ & (\HD[1][13][15]~q\)) # (!\Mux240~35_combout\ & ((\Mux240~32_combout\))))) # (!\Mux240~2_combout\ & (\Mux240~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~35_combout\,
	datac => \HD[1][13][15]~q\,
	datad => \Mux240~32_combout\,
	combout => \Mux240~36_combout\);

-- Location: LCCOMB_X73_Y31_N6
\HD~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~47_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[15]~input_o\,
	combout => \HD~47_combout\);

-- Location: FF_X73_Y31_N7
\HD[0][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][15]~q\);

-- Location: LCCOMB_X73_Y31_N16
\HD~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~48_combout\ = (\Decoder1~11_combout\ & (\HD~0_combout\ & \data_write[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~11_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[15]~input_o\,
	combout => \HD~48_combout\);

-- Location: FF_X73_Y31_N17
\HD[0][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][15]~q\);

-- Location: LCCOMB_X73_Y31_N26
\Mux240~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~39_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][1][15]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][15]~q\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][0][15]~q\,
	combout => \Mux240~39_combout\);

-- Location: FF_X73_Y31_N29
\HD[0][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][15]~q\);

-- Location: LCCOMB_X73_Y31_N12
\HD~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~46_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~9_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[15]~input_o\,
	combout => \HD~46_combout\);

-- Location: FF_X73_Y31_N13
\HD[0][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][15]~q\);

-- Location: LCCOMB_X73_Y31_N28
\Mux240~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~40_combout\ = (\Mux240~39_combout\ & (((\HD[0][3][15]~q\)) # (!\sector[1]~input_o\))) # (!\Mux240~39_combout\ & (\sector[1]~input_o\ & ((\HD[0][2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~39_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][15]~q\,
	datad => \HD[0][2][15]~q\,
	combout => \Mux240~40_combout\);

-- Location: FF_X75_Y33_N23
\HD[0][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][15]~q\);

-- Location: FF_X75_Y33_N29
\HD[0][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][15]~q\);

-- Location: LCCOMB_X75_Y33_N22
\Mux240~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~37_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][15]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][15]~q\,
	datad => \HD[0][10][15]~q\,
	combout => \Mux240~37_combout\);

-- Location: FF_X72_Y31_N13
\HD[0][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][15]~q\);

-- Location: FF_X72_Y31_N11
\HD[0][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][15]~q\);

-- Location: LCCOMB_X72_Y31_N12
\Mux240~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~38_combout\ = (\sector[0]~input_o\ & ((\Mux240~37_combout\ & (\HD[0][11][15]~q\)) # (!\Mux240~37_combout\ & ((\HD[0][9][15]~q\))))) # (!\sector[0]~input_o\ & (\Mux240~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux240~37_combout\,
	datac => \HD[0][11][15]~q\,
	datad => \HD[0][9][15]~q\,
	combout => \Mux240~38_combout\);

-- Location: LCCOMB_X73_Y31_N14
\Mux240~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~41_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux240~38_combout\)))) # (!\Mux240~2_combout\ & (\Mux240~40_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~40_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux240~38_combout\,
	combout => \Mux240~41_combout\);

-- Location: FF_X72_Y33_N27
\HD[0][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][15]~q\);

-- Location: FF_X72_Y33_N17
\HD[0][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][15]~q\);

-- Location: LCCOMB_X72_Y33_N26
\Mux240~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~42_combout\ = (\Mux240~41_combout\ & (((\HD[0][13][15]~q\)) # (!\Mux240~1_combout\))) # (!\Mux240~41_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~41_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][15]~q\,
	datad => \HD[0][12][15]~q\,
	combout => \Mux240~42_combout\);

-- Location: LCCOMB_X74_Y36_N20
\Mux240~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~43_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux240~36_combout\)) # (!\track[0]~input_o\ & ((\Mux240~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~36_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux240~42_combout\,
	combout => \Mux240~43_combout\);

-- Location: LCCOMB_X74_Y36_N6
\Mux240~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~46_combout\ = (\Mux240~0_combout\ & ((\Mux240~43_combout\ & ((\Mux240~45_combout\))) # (!\Mux240~43_combout\ & (\Mux240~30_combout\)))) # (!\Mux240~0_combout\ & (((\Mux240~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~30_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux240~45_combout\,
	datad => \Mux240~43_combout\,
	combout => \Mux240~46_combout\);

-- Location: LCCOMB_X74_Y36_N0
\Mux240~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~47_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & (\Mux240~28_combout\)) # (!\Mux240~3_combout\ & ((\Mux240~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~28_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux240~46_combout\,
	combout => \Mux240~47_combout\);

-- Location: FF_X72_Y44_N25
\HD[6][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][15]~q\);

-- Location: FF_X72_Y44_N19
\HD[6][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][15]~q\);

-- Location: FF_X73_Y44_N31
\HD[6][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][15]~q\);

-- Location: FF_X73_Y44_N25
\HD[6][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][15]~q\);

-- Location: LCCOMB_X73_Y44_N24
\Mux240~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~5_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[6][10][15]~q\)) # (!\sector[1]~input_o\ & ((\HD[6][8][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][10][15]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][15]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux240~5_combout\);

-- Location: LCCOMB_X72_Y44_N18
\Mux240~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~6_combout\ = (\sector[0]~input_o\ & ((\Mux240~5_combout\ & ((\HD[6][11][15]~q\))) # (!\Mux240~5_combout\ & (\HD[6][9][15]~q\)))) # (!\sector[0]~input_o\ & (((\Mux240~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][9][15]~q\,
	datac => \HD[6][11][15]~q\,
	datad => \Mux240~5_combout\,
	combout => \Mux240~6_combout\);

-- Location: FF_X68_Y43_N21
\HD[6][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][15]~q\);

-- Location: FF_X69_Y43_N3
\HD[6][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][15]~q\);

-- Location: FF_X70_Y43_N27
\HD[6][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][15]~q\);

-- Location: FF_X68_Y43_N15
\HD[6][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][15]~q\);

-- Location: LCCOMB_X68_Y43_N14
\Mux240~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~7_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][1][15]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][1][15]~q\,
	datac => \HD[6][0][15]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux240~7_combout\);

-- Location: LCCOMB_X69_Y43_N2
\Mux240~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~8_combout\ = (\sector[1]~input_o\ & ((\Mux240~7_combout\ & ((\HD[6][3][15]~q\))) # (!\Mux240~7_combout\ & (\HD[6][2][15]~q\)))) # (!\sector[1]~input_o\ & (((\Mux240~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][15]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][15]~q\,
	datad => \Mux240~7_combout\,
	combout => \Mux240~8_combout\);

-- Location: LCCOMB_X68_Y44_N10
\Mux240~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~9_combout\ = (\Mux240~2_combout\ & ((\Mux240~6_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux240~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~6_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux240~8_combout\,
	combout => \Mux240~9_combout\);

-- Location: FF_X68_Y44_N21
\HD[6][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][15]~q\);

-- Location: FF_X68_Y44_N1
\HD[6][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][15]~q\);

-- Location: LCCOMB_X68_Y44_N20
\Mux240~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~10_combout\ = (\Mux240~9_combout\ & (((\HD[6][13][15]~q\)) # (!\Mux240~1_combout\))) # (!\Mux240~9_combout\ & (\Mux240~1_combout\ & ((\HD[6][12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~9_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][13][15]~q\,
	datad => \HD[6][12][15]~q\,
	combout => \Mux240~10_combout\);

-- Location: LCCOMB_X67_Y36_N4
\Mux240~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~50_combout\ = (\Mux240~4_combout\ & ((\Mux240~47_combout\ & (\Mux240~49_combout\)) # (!\Mux240~47_combout\ & ((\Mux240~10_combout\))))) # (!\Mux240~4_combout\ & (((\Mux240~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~49_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux240~47_combout\,
	datad => \Mux240~10_combout\,
	combout => \Mux240~50_combout\);

-- Location: FF_X66_Y33_N31
\HD[3][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][15]~q\);

-- Location: FF_X66_Y33_N17
\HD[3][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][15]~q\);

-- Location: LCCOMB_X66_Y33_N16
\Mux240~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~66_combout\ = (\sector[0]~input_o\ & ((\HD[3][5][15]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[3][4][15]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][15]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][15]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux240~66_combout\);

-- Location: FF_X67_Y33_N5
\HD[3][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][15]~q\);

-- Location: LCCOMB_X67_Y33_N10
\HD[3][6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[3][6][15]~feeder_combout\);

-- Location: FF_X67_Y33_N11
\HD[3][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][15]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][15]~q\);

-- Location: LCCOMB_X67_Y33_N4
\Mux240~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~67_combout\ = (\sector[1]~input_o\ & ((\Mux240~66_combout\ & (\HD[3][7][15]~q\)) # (!\Mux240~66_combout\ & ((\HD[3][6][15]~q\))))) # (!\sector[1]~input_o\ & (\Mux240~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux240~66_combout\,
	datac => \HD[3][7][15]~q\,
	datad => \HD[3][6][15]~q\,
	combout => \Mux240~67_combout\);

-- Location: LCCOMB_X66_Y44_N0
\HD[2][10][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[2][10][15]~feeder_combout\);

-- Location: FF_X66_Y44_N1
\HD[2][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][15]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][15]~q\);

-- Location: FF_X60_Y39_N11
\HD[2][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][15]~q\);

-- Location: FF_X60_Y39_N17
\HD[2][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][15]~q\);

-- Location: LCCOMB_X60_Y39_N10
\Mux240~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~59_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][15]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][15]~q\,
	datad => \HD[2][9][15]~q\,
	combout => \Mux240~59_combout\);

-- Location: FF_X60_Y44_N31
\HD[2][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][15]~q\);

-- Location: LCCOMB_X60_Y44_N30
\Mux240~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~60_combout\ = (\Mux240~59_combout\ & (((\HD[2][11][15]~q\) # (!\sector[1]~input_o\)))) # (!\Mux240~59_combout\ & (\HD[2][10][15]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][10][15]~q\,
	datab => \Mux240~59_combout\,
	datac => \HD[2][11][15]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux240~60_combout\);

-- Location: FF_X61_Y41_N31
\HD[2][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][15]~q\);

-- Location: FF_X61_Y41_N13
\HD[2][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][15]~q\);

-- Location: FF_X57_Y41_N21
\HD[2][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][15]~q\);

-- Location: FF_X58_Y41_N7
\HD[2][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][15]~q\);

-- Location: FF_X57_Y41_N15
\HD[2][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][15]~q\);

-- Location: LCCOMB_X58_Y41_N28
\HD[2][2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[2][2][15]~feeder_combout\);

-- Location: FF_X58_Y41_N29
\HD[2][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][15]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][15]~q\);

-- Location: LCCOMB_X57_Y41_N14
\Mux240~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~61_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[2][2][15]~q\))) # (!\sector[1]~input_o\ & (\HD[2][0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][15]~q\,
	datad => \HD[2][2][15]~q\,
	combout => \Mux240~61_combout\);

-- Location: LCCOMB_X58_Y41_N6
\Mux240~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~62_combout\ = (\sector[0]~input_o\ & ((\Mux240~61_combout\ & ((\HD[2][3][15]~q\))) # (!\Mux240~61_combout\ & (\HD[2][1][15]~q\)))) # (!\sector[0]~input_o\ & (((\Mux240~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][15]~q\,
	datac => \HD[2][3][15]~q\,
	datad => \Mux240~61_combout\,
	combout => \Mux240~62_combout\);

-- Location: LCCOMB_X61_Y41_N12
\Mux240~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~63_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][15]~q\)) # (!\Mux240~1_combout\ & ((\Mux240~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][15]~q\,
	datad => \Mux240~62_combout\,
	combout => \Mux240~63_combout\);

-- Location: LCCOMB_X61_Y41_N30
\Mux240~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~64_combout\ = (\Mux240~2_combout\ & ((\Mux240~63_combout\ & ((\HD[2][13][15]~q\))) # (!\Mux240~63_combout\ & (\Mux240~60_combout\)))) # (!\Mux240~2_combout\ & (((\Mux240~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~60_combout\,
	datac => \HD[2][13][15]~q\,
	datad => \Mux240~63_combout\,
	combout => \Mux240~64_combout\);

-- Location: FF_X59_Y33_N31
\HD[3][10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][15]~q\);

-- Location: FF_X60_Y32_N11
\HD[3][8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][15]~q\);

-- Location: LCCOMB_X60_Y32_N10
\Mux240~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~53_combout\ = (\sector[1]~input_o\ & ((\HD[3][10][15]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][8][15]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][10][15]~q\,
	datac => \HD[3][8][15]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux240~53_combout\);

-- Location: FF_X59_Y33_N25
\HD[3][11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][15]~q\);

-- Location: FF_X60_Y32_N1
\HD[3][9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][15]~q\);

-- Location: LCCOMB_X59_Y33_N24
\Mux240~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~54_combout\ = (\sector[0]~input_o\ & ((\Mux240~53_combout\ & (\HD[3][11][15]~q\)) # (!\Mux240~53_combout\ & ((\HD[3][9][15]~q\))))) # (!\sector[0]~input_o\ & (\Mux240~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux240~53_combout\,
	datac => \HD[3][11][15]~q\,
	datad => \HD[3][9][15]~q\,
	combout => \Mux240~54_combout\);

-- Location: FF_X63_Y33_N27
\HD[3][0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][15]~q\);

-- Location: LCCOMB_X63_Y33_N24
\HD[3][1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][15]~feeder_combout\ = \data_write[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[15]~input_o\,
	combout => \HD[3][1][15]~feeder_combout\);

-- Location: FF_X63_Y33_N25
\HD[3][1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][1][15]~feeder_combout\,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][15]~q\);

-- Location: LCCOMB_X63_Y33_N26
\Mux240~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~55_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][15]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][15]~q\,
	datad => \HD[3][1][15]~q\,
	combout => \Mux240~55_combout\);

-- Location: FF_X60_Y35_N31
\HD[3][3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][15]~q\);

-- Location: FF_X60_Y36_N19
\HD[3][2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][15]~q\);

-- Location: LCCOMB_X60_Y35_N30
\Mux240~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~56_combout\ = (\sector[1]~input_o\ & ((\Mux240~55_combout\ & (\HD[3][3][15]~q\)) # (!\Mux240~55_combout\ & ((\HD[3][2][15]~q\))))) # (!\sector[1]~input_o\ & (\Mux240~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux240~55_combout\,
	datac => \HD[3][3][15]~q\,
	datad => \HD[3][2][15]~q\,
	combout => \Mux240~56_combout\);

-- Location: LCCOMB_X60_Y35_N0
\Mux240~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~57_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux240~54_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~54_combout\,
	datac => \Mux240~56_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux240~57_combout\);

-- Location: FF_X67_Y35_N1
\HD[3][13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][15]~q\);

-- Location: FF_X67_Y35_N7
\HD[3][12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][15]~q\);

-- Location: LCCOMB_X67_Y35_N0
\Mux240~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~58_combout\ = (\Mux240~57_combout\ & (((\HD[3][13][15]~q\)) # (!\Mux240~1_combout\))) # (!\Mux240~57_combout\ & (\Mux240~1_combout\ & ((\HD[3][12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~57_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][15]~q\,
	datad => \HD[3][12][15]~q\,
	combout => \Mux240~58_combout\);

-- Location: LCCOMB_X67_Y36_N30
\Mux240~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~65_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux240~58_combout\))) # (!\track[0]~input_o\ & (\Mux240~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux240~64_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux240~58_combout\,
	combout => \Mux240~65_combout\);

-- Location: FF_X67_Y34_N19
\HD[2][5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][15]~q\);

-- Location: FF_X67_Y34_N5
\HD[2][7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][15]~q\);

-- Location: FF_X68_Y34_N9
\HD[2][6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][15]~q\);

-- Location: FF_X68_Y34_N19
\HD[2][4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[15]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][15]~q\);

-- Location: LCCOMB_X68_Y34_N18
\Mux240~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~51_combout\ = (\sector[1]~input_o\ & ((\HD[2][6][15]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][4][15]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][15]~q\,
	datac => \HD[2][4][15]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux240~51_combout\);

-- Location: LCCOMB_X67_Y34_N4
\Mux240~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~52_combout\ = (\sector[0]~input_o\ & ((\Mux240~51_combout\ & ((\HD[2][7][15]~q\))) # (!\Mux240~51_combout\ & (\HD[2][5][15]~q\)))) # (!\sector[0]~input_o\ & (((\Mux240~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][5][15]~q\,
	datac => \HD[2][7][15]~q\,
	datad => \Mux240~51_combout\,
	combout => \Mux240~52_combout\);

-- Location: LCCOMB_X67_Y36_N8
\Mux240~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~68_combout\ = (\Mux240~0_combout\ & ((\Mux240~65_combout\ & (\Mux240~67_combout\)) # (!\Mux240~65_combout\ & ((\Mux240~52_combout\))))) # (!\Mux240~0_combout\ & (((\Mux240~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux240~67_combout\,
	datac => \Mux240~65_combout\,
	datad => \Mux240~52_combout\,
	combout => \Mux240~68_combout\);

-- Location: LCCOMB_X69_Y36_N18
\Mux240~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux240~69_combout\ = (\track[2]~input_o\ & (((\Mux240~50_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux240~68_combout\))) # (!\track[1]~input_o\ & (\Mux240~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \Mux240~50_combout\,
	datad => \Mux240~68_combout\,
	combout => \Mux240~69_combout\);

-- Location: IOIBUF_X67_Y73_N22
\data_write[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(16),
	o => \data_write[16]~input_o\);

-- Location: FF_X68_Y34_N5
\HD[2][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][16]~q\);

-- Location: FF_X68_Y34_N15
\HD[2][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][16]~q\);

-- Location: LCCOMB_X70_Y35_N8
\HD[2][5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][5][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[2][5][16]~feeder_combout\);

-- Location: FF_X70_Y35_N9
\HD[2][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][5][16]~feeder_combout\,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][16]~q\);

-- Location: LCCOMB_X68_Y34_N14
\Mux239~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][16]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][16]~q\,
	datad => \HD[2][5][16]~q\,
	combout => \Mux239~52_combout\);

-- Location: FF_X67_Y34_N31
\HD[2][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][16]~q\);

-- Location: LCCOMB_X67_Y34_N30
\Mux239~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~53_combout\ = (\Mux239~52_combout\ & (((\HD[2][7][16]~q\) # (!\sector[1]~input_o\)))) # (!\Mux239~52_combout\ & (\HD[2][6][16]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][6][16]~q\,
	datab => \Mux239~52_combout\,
	datac => \HD[2][7][16]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux239~53_combout\);

-- Location: FF_X57_Y41_N27
\HD[2][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][16]~q\);

-- Location: FF_X57_Y41_N9
\HD[2][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][16]~q\);

-- Location: LCCOMB_X57_Y41_N26
\Mux239~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][16]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][16]~q\,
	datad => \HD[2][1][16]~q\,
	combout => \Mux239~56_combout\);

-- Location: FF_X59_Y39_N5
\HD[2][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][16]~q\);

-- Location: FF_X59_Y39_N19
\HD[2][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][16]~q\);

-- Location: LCCOMB_X59_Y39_N4
\Mux239~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~57_combout\ = (\Mux239~56_combout\ & (((\HD[2][3][16]~q\)) # (!\sector[1]~input_o\))) # (!\Mux239~56_combout\ & (\sector[1]~input_o\ & ((\HD[2][2][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~56_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][16]~q\,
	datad => \HD[2][2][16]~q\,
	combout => \Mux239~57_combout\);

-- Location: FF_X60_Y39_N21
\HD[2][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][16]~q\);

-- Location: FF_X61_Y39_N7
\HD[2][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][16]~q\);

-- Location: FF_X60_Y39_N7
\HD[2][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][16]~q\);

-- Location: LCCOMB_X60_Y43_N26
\HD[2][10][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[2][10][16]~feeder_combout\);

-- Location: FF_X60_Y43_N27
\HD[2][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][16]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][16]~q\);

-- Location: LCCOMB_X60_Y39_N6
\Mux239~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][16]~q\,
	datad => \HD[2][10][16]~q\,
	combout => \Mux239~54_combout\);

-- Location: LCCOMB_X61_Y39_N6
\Mux239~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~55_combout\ = (\sector[0]~input_o\ & ((\Mux239~54_combout\ & ((\HD[2][11][16]~q\))) # (!\Mux239~54_combout\ & (\HD[2][9][16]~q\)))) # (!\sector[0]~input_o\ & (((\Mux239~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][16]~q\,
	datac => \HD[2][11][16]~q\,
	datad => \Mux239~54_combout\,
	combout => \Mux239~55_combout\);

-- Location: LCCOMB_X59_Y39_N6
\Mux239~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~58_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux239~55_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux239~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux239~57_combout\,
	datad => \Mux239~55_combout\,
	combout => \Mux239~58_combout\);

-- Location: FF_X63_Y39_N7
\HD[2][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][16]~q\);

-- Location: FF_X63_Y39_N13
\HD[2][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][16]~q\);

-- Location: LCCOMB_X63_Y39_N6
\Mux239~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~59_combout\ = (\Mux240~1_combout\ & ((\Mux239~58_combout\ & (\HD[2][13][16]~q\)) # (!\Mux239~58_combout\ & ((\HD[2][12][16]~q\))))) # (!\Mux240~1_combout\ & (\Mux239~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux239~58_combout\,
	datac => \HD[2][13][16]~q\,
	datad => \HD[2][12][16]~q\,
	combout => \Mux239~59_combout\);

-- Location: LCCOMB_X67_Y33_N6
\Mux239~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~60_combout\ = (\Mux240~0_combout\ & ((\Mux239~53_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((!\track[0]~input_o\ & \Mux239~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~53_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux239~59_combout\,
	combout => \Mux239~60_combout\);

-- Location: FF_X66_Y33_N5
\HD[3][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][16]~q\);

-- Location: LCCOMB_X65_Y34_N4
\HD[3][6][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[3][6][16]~feeder_combout\);

-- Location: FF_X65_Y34_N5
\HD[3][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][16]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][16]~q\);

-- Location: LCCOMB_X66_Y33_N4
\Mux239~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][16]~q\,
	datad => \HD[3][6][16]~q\,
	combout => \Mux239~61_combout\);

-- Location: FF_X67_Y33_N9
\HD[3][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][16]~q\);

-- Location: FF_X66_Y33_N19
\HD[3][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][16]~q\);

-- Location: LCCOMB_X67_Y33_N8
\Mux239~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~62_combout\ = (\sector[0]~input_o\ & ((\Mux239~61_combout\ & (\HD[3][7][16]~q\)) # (!\Mux239~61_combout\ & ((\HD[3][5][16]~q\))))) # (!\sector[0]~input_o\ & (\Mux239~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux239~61_combout\,
	datac => \HD[3][7][16]~q\,
	datad => \HD[3][5][16]~q\,
	combout => \Mux239~62_combout\);

-- Location: FF_X63_Y33_N31
\HD[3][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][16]~q\);

-- Location: FF_X62_Y33_N29
\HD[3][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][16]~q\);

-- Location: LCCOMB_X63_Y33_N30
\Mux239~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][16]~q\,
	datad => \HD[3][2][16]~q\,
	combout => \Mux239~48_combout\);

-- Location: FF_X62_Y33_N31
\HD[3][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][16]~q\);

-- Location: FF_X63_Y33_N5
\HD[3][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][16]~q\);

-- Location: LCCOMB_X62_Y33_N30
\Mux239~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~49_combout\ = (\Mux239~48_combout\ & (((\HD[3][3][16]~q\)) # (!\sector[0]~input_o\))) # (!\Mux239~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][1][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][3][16]~q\,
	datad => \HD[3][1][16]~q\,
	combout => \Mux239~49_combout\);

-- Location: FF_X67_Y35_N11
\HD[3][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][16]~q\);

-- Location: LCCOMB_X67_Y35_N10
\Mux239~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~50_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][16]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux239~49_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][16]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux239~50_combout\);

-- Location: FF_X59_Y33_N27
\HD[3][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][16]~q\);

-- Location: FF_X59_Y33_N13
\HD[3][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][16]~q\);

-- Location: FF_X60_Y32_N7
\HD[3][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][16]~q\);

-- Location: FF_X60_Y32_N21
\HD[3][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][16]~q\);

-- Location: LCCOMB_X60_Y32_N6
\Mux239~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][16]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][16]~q\,
	datad => \HD[3][9][16]~q\,
	combout => \Mux239~46_combout\);

-- Location: LCCOMB_X59_Y33_N12
\Mux239~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~47_combout\ = (\sector[1]~input_o\ & ((\Mux239~46_combout\ & ((\HD[3][11][16]~q\))) # (!\Mux239~46_combout\ & (\HD[3][10][16]~q\)))) # (!\sector[1]~input_o\ & (((\Mux239~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][10][16]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][16]~q\,
	datad => \Mux239~46_combout\,
	combout => \Mux239~47_combout\);

-- Location: FF_X67_Y35_N5
\HD[3][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][16]~q\);

-- Location: LCCOMB_X67_Y35_N4
\Mux239~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~51_combout\ = (\Mux239~50_combout\ & (((\HD[3][13][16]~q\) # (!\Mux240~2_combout\)))) # (!\Mux239~50_combout\ & (\Mux239~47_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~50_combout\,
	datab => \Mux239~47_combout\,
	datac => \HD[3][13][16]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux239~51_combout\);

-- Location: LCCOMB_X67_Y33_N2
\Mux239~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~63_combout\ = (\Mux239~60_combout\ & ((\Mux239~62_combout\) # ((!\track[0]~input_o\)))) # (!\Mux239~60_combout\ & (((\track[0]~input_o\ & \Mux239~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~60_combout\,
	datab => \Mux239~62_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux239~51_combout\,
	combout => \Mux239~63_combout\);

-- Location: FF_X63_Y38_N25
\HD[6][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][16]~q\);

-- Location: FF_X62_Y38_N9
\HD[6][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][16]~q\);

-- Location: LCCOMB_X62_Y38_N8
\Mux239~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~43_combout\ = (\sector[1]~input_o\ & ((\HD[6][6][16]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][4][16]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][16]~q\,
	datac => \HD[6][4][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~43_combout\);

-- Location: FF_X63_Y38_N3
\HD[6][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][16]~q\);

-- Location: LCCOMB_X62_Y41_N10
\HD[6][5][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[6][5][16]~feeder_combout\);

-- Location: FF_X62_Y41_N11
\HD[6][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][16]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][16]~q\);

-- Location: LCCOMB_X63_Y38_N2
\Mux239~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~44_combout\ = (\Mux239~43_combout\ & (((\HD[6][7][16]~q\)) # (!\sector[0]~input_o\))) # (!\Mux239~43_combout\ & (\sector[0]~input_o\ & ((\HD[6][5][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~43_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][16]~q\,
	datad => \HD[6][5][16]~q\,
	combout => \Mux239~44_combout\);

-- Location: FF_X68_Y44_N31
\HD[6][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][16]~q\);

-- Location: FF_X68_Y43_N1
\HD[6][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][16]~q\);

-- Location: FF_X68_Y43_N11
\HD[6][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][16]~q\);

-- Location: LCCOMB_X68_Y43_N10
\Mux239~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~20_combout\ = (\sector[1]~input_o\ & ((\HD[6][2][16]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][0][16]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][16]~q\,
	datac => \HD[6][0][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~20_combout\);

-- Location: FF_X72_Y43_N17
\HD[6][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][16]~q\);

-- Location: FF_X72_Y43_N11
\HD[6][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][16]~q\);

-- Location: LCCOMB_X72_Y43_N10
\Mux239~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~21_combout\ = (\Mux239~20_combout\ & (((\HD[6][3][16]~q\) # (!\sector[0]~input_o\)))) # (!\Mux239~20_combout\ & (\HD[6][1][16]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~20_combout\,
	datab => \HD[6][1][16]~q\,
	datac => \HD[6][3][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~21_combout\);

-- Location: LCCOMB_X68_Y44_N30
\Mux239~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][16]~q\)) # (!\Mux240~1_combout\ & ((\Mux239~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][16]~q\,
	datad => \Mux239~21_combout\,
	combout => \Mux239~22_combout\);

-- Location: FF_X76_Y44_N7
\HD[6][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][16]~q\);

-- Location: FF_X76_Y44_N21
\HD[6][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][16]~q\);

-- Location: LCCOMB_X76_Y44_N6
\Mux239~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][16]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][16]~q\,
	datad => \HD[6][9][16]~q\,
	combout => \Mux239~18_combout\);

-- Location: FF_X73_Y45_N21
\HD[6][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][16]~q\);

-- Location: LCCOMB_X73_Y45_N10
\HD[6][10][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[6][10][16]~feeder_combout\);

-- Location: FF_X73_Y45_N11
\HD[6][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][10][16]~feeder_combout\,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][16]~q\);

-- Location: LCCOMB_X73_Y45_N20
\Mux239~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~19_combout\ = (\sector[1]~input_o\ & ((\Mux239~18_combout\ & (\HD[6][11][16]~q\)) # (!\Mux239~18_combout\ & ((\HD[6][10][16]~q\))))) # (!\sector[1]~input_o\ & (\Mux239~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux239~18_combout\,
	datac => \HD[6][11][16]~q\,
	datad => \HD[6][10][16]~q\,
	combout => \Mux239~19_combout\);

-- Location: FF_X68_Y44_N9
\HD[6][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][16]~q\);

-- Location: LCCOMB_X68_Y44_N8
\Mux239~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~23_combout\ = (\Mux239~22_combout\ & (((\HD[6][13][16]~q\) # (!\Mux240~2_combout\)))) # (!\Mux239~22_combout\ & (\Mux239~19_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~22_combout\,
	datab => \Mux239~19_combout\,
	datac => \HD[6][13][16]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux239~23_combout\);

-- Location: FF_X73_Y37_N5
\HD[1][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][16]~q\);

-- Location: FF_X73_Y37_N7
\HD[1][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][16]~q\);

-- Location: FF_X77_Y34_N9
\HD[1][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][16]~q\);

-- Location: FF_X77_Y34_N3
\HD[1][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][16]~q\);

-- Location: LCCOMB_X77_Y34_N2
\Mux239~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~26_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[1][1][16]~q\)) # (!\sector[0]~input_o\ & ((\HD[1][0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][1][16]~q\,
	datac => \HD[1][0][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~26_combout\);

-- Location: FF_X77_Y35_N5
\HD[1][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][16]~q\);

-- Location: FF_X77_Y35_N15
\HD[1][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][16]~q\);

-- Location: LCCOMB_X77_Y35_N14
\Mux239~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~27_combout\ = (\Mux239~26_combout\ & (((\HD[1][3][16]~q\) # (!\sector[1]~input_o\)))) # (!\Mux239~26_combout\ & (\HD[1][2][16]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~26_combout\,
	datab => \HD[1][2][16]~q\,
	datac => \HD[1][3][16]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux239~27_combout\);

-- Location: LCCOMB_X65_Y34_N2
\HD[1][10][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[1][10][16]~feeder_combout\);

-- Location: FF_X65_Y34_N3
\HD[1][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][16]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][16]~q\);

-- Location: FF_X72_Y34_N11
\HD[1][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][16]~q\);

-- Location: LCCOMB_X72_Y34_N10
\Mux239~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~24_combout\ = (\sector[1]~input_o\ & ((\HD[1][10][16]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[1][8][16]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][10][16]~q\,
	datac => \HD[1][8][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~24_combout\);

-- Location: FF_X76_Y35_N3
\HD[1][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][16]~q\);

-- Location: FF_X76_Y35_N17
\HD[1][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][16]~q\);

-- Location: LCCOMB_X76_Y35_N2
\Mux239~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~25_combout\ = (\sector[0]~input_o\ & ((\Mux239~24_combout\ & (\HD[1][11][16]~q\)) # (!\Mux239~24_combout\ & ((\HD[1][9][16]~q\))))) # (!\sector[0]~input_o\ & (\Mux239~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux239~24_combout\,
	datac => \HD[1][11][16]~q\,
	datad => \HD[1][9][16]~q\,
	combout => \Mux239~25_combout\);

-- Location: LCCOMB_X77_Y35_N16
\Mux239~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~28_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux239~25_combout\))) # (!\Mux240~2_combout\ & (\Mux239~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux239~27_combout\,
	datad => \Mux239~25_combout\,
	combout => \Mux239~28_combout\);

-- Location: LCCOMB_X73_Y37_N6
\Mux239~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~29_combout\ = (\Mux240~1_combout\ & ((\Mux239~28_combout\ & ((\HD[1][13][16]~q\))) # (!\Mux239~28_combout\ & (\HD[1][12][16]~q\)))) # (!\Mux240~1_combout\ & (((\Mux239~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[1][12][16]~q\,
	datac => \HD[1][13][16]~q\,
	datad => \Mux239~28_combout\,
	combout => \Mux239~29_combout\);

-- Location: FF_X73_Y32_N31
\HD[0][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][16]~q\);

-- Location: FF_X73_Y32_N1
\HD[0][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][16]~q\);

-- Location: FF_X74_Y32_N7
\HD[0][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][16]~q\);

-- Location: LCCOMB_X74_Y32_N12
\HD[0][6][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[0][6][16]~feeder_combout\);

-- Location: FF_X74_Y32_N13
\HD[0][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][16]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][16]~q\);

-- Location: LCCOMB_X74_Y32_N6
\Mux239~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][16]~q\,
	datad => \HD[0][6][16]~q\,
	combout => \Mux239~30_combout\);

-- Location: LCCOMB_X73_Y32_N0
\Mux239~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~31_combout\ = (\sector[0]~input_o\ & ((\Mux239~30_combout\ & ((\HD[0][7][16]~q\))) # (!\Mux239~30_combout\ & (\HD[0][5][16]~q\)))) # (!\sector[0]~input_o\ & (((\Mux239~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][16]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][16]~q\,
	datad => \Mux239~30_combout\,
	combout => \Mux239~31_combout\);

-- Location: FF_X72_Y35_N31
\HD[0][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][16]~q\);

-- Location: LCCOMB_X69_Y33_N12
\HD~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~49_combout\ = (\HD~0_combout\ & (\data_write[16]~input_o\ & \Decoder1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \data_write[16]~input_o\,
	datac => \Decoder1~10_combout\,
	combout => \HD~49_combout\);

-- Location: FF_X69_Y33_N13
\HD[0][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][16]~q\);

-- Location: FF_X69_Y33_N5
\HD[0][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][16]~q\);

-- Location: LCCOMB_X69_Y33_N14
\HD~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~50_combout\ = ((\data_write[16]~input_o\) # (!\Decoder1~9_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \data_write[16]~input_o\,
	datac => \Decoder1~9_combout\,
	combout => \HD~50_combout\);

-- Location: FF_X69_Y33_N15
\HD[0][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][16]~q\);

-- Location: LCCOMB_X69_Y33_N16
\HD~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~51_combout\ = (\HD~0_combout\ & (\data_write[16]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datac => \data_write[16]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~51_combout\);

-- Location: FF_X69_Y33_N17
\HD[0][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][16]~q\);

-- Location: LCCOMB_X69_Y33_N18
\Mux239~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~34_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][2][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & ((\HD[0][0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][2][16]~q\,
	datad => \HD[0][0][16]~q\,
	combout => \Mux239~34_combout\);

-- Location: LCCOMB_X69_Y33_N4
\Mux239~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~35_combout\ = (\sector[0]~input_o\ & ((\Mux239~34_combout\ & ((\HD[0][3][16]~q\))) # (!\Mux239~34_combout\ & (\HD[0][1][16]~q\)))) # (!\sector[0]~input_o\ & (((\Mux239~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][16]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][3][16]~q\,
	datad => \Mux239~34_combout\,
	combout => \Mux239~35_combout\);

-- Location: LCCOMB_X72_Y35_N30
\Mux239~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~36_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[0][12][16]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux239~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][12][16]~q\,
	datad => \Mux239~35_combout\,
	combout => \Mux239~36_combout\);

-- Location: FF_X72_Y35_N1
\HD[0][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][16]~q\);

-- Location: FF_X68_Y31_N7
\HD[0][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][16]~q\);

-- Location: LCCOMB_X67_Y31_N2
\HD[0][9][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[0][9][16]~feeder_combout\);

-- Location: FF_X67_Y31_N3
\HD[0][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][16]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][16]~q\);

-- Location: LCCOMB_X68_Y31_N6
\Mux239~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~32_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][9][16]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[0][8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][16]~q\,
	datad => \HD[0][9][16]~q\,
	combout => \Mux239~32_combout\);

-- Location: LCCOMB_X68_Y31_N4
\HD[0][10][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[0][10][16]~feeder_combout\);

-- Location: FF_X68_Y31_N5
\HD[0][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][16]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][16]~q\);

-- Location: FF_X72_Y31_N23
\HD[0][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][16]~q\);

-- Location: LCCOMB_X72_Y31_N22
\Mux239~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~33_combout\ = (\Mux239~32_combout\ & (((\HD[0][11][16]~q\) # (!\sector[1]~input_o\)))) # (!\Mux239~32_combout\ & (\HD[0][10][16]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~32_combout\,
	datab => \HD[0][10][16]~q\,
	datac => \HD[0][11][16]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux239~33_combout\);

-- Location: LCCOMB_X72_Y35_N0
\Mux239~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~37_combout\ = (\Mux239~36_combout\ & (((\HD[0][13][16]~q\)) # (!\Mux240~2_combout\))) # (!\Mux239~36_combout\ & (\Mux240~2_combout\ & ((\Mux239~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~36_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[0][13][16]~q\,
	datad => \Mux239~33_combout\,
	combout => \Mux239~37_combout\);

-- Location: LCCOMB_X72_Y35_N2
\Mux239~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux239~31_combout\)) # (!\Mux240~0_combout\ & ((\Mux239~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~31_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux239~37_combout\,
	combout => \Mux239~38_combout\);

-- Location: FF_X76_Y39_N17
\HD[1][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][16]~q\);

-- Location: FF_X76_Y39_N7
\HD[1][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][16]~q\);

-- Location: LCCOMB_X76_Y39_N16
\Mux239~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][16]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][16]~q\,
	datad => \HD[1][5][16]~q\,
	combout => \Mux239~39_combout\);

-- Location: FF_X76_Y36_N15
\HD[1][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][16]~q\);

-- Location: FF_X76_Y36_N29
\HD[1][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][16]~q\);

-- Location: LCCOMB_X76_Y36_N14
\Mux239~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~40_combout\ = (\sector[1]~input_o\ & ((\Mux239~39_combout\ & (\HD[1][7][16]~q\)) # (!\Mux239~39_combout\ & ((\HD[1][6][16]~q\))))) # (!\sector[1]~input_o\ & (\Mux239~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux239~39_combout\,
	datac => \HD[1][7][16]~q\,
	datad => \HD[1][6][16]~q\,
	combout => \Mux239~40_combout\);

-- Location: LCCOMB_X69_Y36_N28
\Mux239~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~41_combout\ = (\Mux239~38_combout\ & (((\Mux239~40_combout\) # (!\track[0]~input_o\)))) # (!\Mux239~38_combout\ & (\Mux239~29_combout\ & (\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~29_combout\,
	datab => \Mux239~38_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux239~40_combout\,
	combout => \Mux239~41_combout\);

-- Location: LCCOMB_X68_Y39_N14
\Mux239~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~42_combout\ = (\Mux240~4_combout\ & ((\Mux239~23_combout\) # ((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & (((!\Mux240~3_combout\ & \Mux239~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux239~23_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux239~41_combout\,
	combout => \Mux239~42_combout\);

-- Location: FF_X65_Y39_N9
\HD[5][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][16]~q\);

-- Location: FF_X65_Y39_N11
\HD[5][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][16]~q\);

-- Location: FF_X63_Y43_N1
\HD[5][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][16]~q\);

-- Location: FF_X63_Y43_N3
\HD[5][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][16]~q\);

-- Location: FF_X65_Y43_N27
\HD[5][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][16]~q\);

-- Location: FF_X65_Y43_N29
\HD[5][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][16]~q\);

-- Location: LCCOMB_X65_Y43_N28
\Mux239~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~4_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[5][1][16]~q\)) # (!\sector[0]~input_o\ & ((\HD[5][0][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][16]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~4_combout\);

-- Location: LCCOMB_X63_Y43_N2
\Mux239~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~5_combout\ = (\sector[1]~input_o\ & ((\Mux239~4_combout\ & ((\HD[5][3][16]~q\))) # (!\Mux239~4_combout\ & (\HD[5][2][16]~q\)))) # (!\sector[1]~input_o\ & (((\Mux239~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][16]~q\,
	datac => \HD[5][3][16]~q\,
	datad => \Mux239~4_combout\,
	combout => \Mux239~5_combout\);

-- Location: FF_X60_Y38_N27
\HD[5][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][16]~q\);

-- Location: FF_X62_Y38_N7
\HD[5][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][16]~q\);

-- Location: LCCOMB_X60_Y38_N26
\Mux239~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][16]~q\,
	datad => \HD[5][10][16]~q\,
	combout => \Mux239~2_combout\);

-- Location: FF_X61_Y38_N19
\HD[5][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][16]~q\);

-- Location: FF_X61_Y38_N29
\HD[5][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][16]~q\);

-- Location: LCCOMB_X61_Y38_N28
\Mux239~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~3_combout\ = (\Mux239~2_combout\ & (((\HD[5][11][16]~q\) # (!\sector[0]~input_o\)))) # (!\Mux239~2_combout\ & (\HD[5][9][16]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~2_combout\,
	datab => \HD[5][9][16]~q\,
	datac => \HD[5][11][16]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux239~3_combout\);

-- Location: LCCOMB_X61_Y38_N22
\Mux239~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~6_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux239~3_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux239~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux239~5_combout\,
	datad => \Mux239~3_combout\,
	combout => \Mux239~6_combout\);

-- Location: LCCOMB_X65_Y39_N10
\Mux239~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~7_combout\ = (\Mux240~1_combout\ & ((\Mux239~6_combout\ & ((\HD[5][13][16]~q\))) # (!\Mux239~6_combout\ & (\HD[5][12][16]~q\)))) # (!\Mux240~1_combout\ & (((\Mux239~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[5][12][16]~q\,
	datac => \HD[5][13][16]~q\,
	datad => \Mux239~6_combout\,
	combout => \Mux239~7_combout\);

-- Location: FF_X79_Y41_N11
\HD[4][12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][16]~q\);

-- Location: FF_X75_Y41_N1
\HD[4][1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][16]~q\);

-- Location: FF_X76_Y41_N25
\HD[4][3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][16]~q\);

-- Location: FF_X75_Y41_N19
\HD[4][0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][16]~q\);

-- Location: FF_X76_Y41_N23
\HD[4][2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][16]~q\);

-- Location: LCCOMB_X75_Y41_N18
\Mux239~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][16]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][16]~q\,
	datad => \HD[4][2][16]~q\,
	combout => \Mux239~10_combout\);

-- Location: LCCOMB_X76_Y41_N24
\Mux239~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~11_combout\ = (\sector[0]~input_o\ & ((\Mux239~10_combout\ & ((\HD[4][3][16]~q\))) # (!\Mux239~10_combout\ & (\HD[4][1][16]~q\)))) # (!\sector[0]~input_o\ & (((\Mux239~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][16]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][3][16]~q\,
	datad => \Mux239~10_combout\,
	combout => \Mux239~11_combout\);

-- Location: LCCOMB_X79_Y41_N10
\Mux239~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][16]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux239~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][16]~q\,
	datad => \Mux239~11_combout\,
	combout => \Mux239~12_combout\);

-- Location: FF_X79_Y41_N21
\HD[4][13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][16]~q\);

-- Location: FF_X80_Y40_N17
\HD[4][10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][16]~q\);

-- Location: FF_X80_Y40_N11
\HD[4][11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][16]~q\);

-- Location: FF_X79_Y40_N9
\HD[4][9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][16]~q\);

-- Location: FF_X79_Y40_N3
\HD[4][8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][16]~q\);

-- Location: LCCOMB_X79_Y40_N2
\Mux239~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~8_combout\ = (\sector[0]~input_o\ & ((\HD[4][9][16]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[4][8][16]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][16]~q\,
	datac => \HD[4][8][16]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux239~8_combout\);

-- Location: LCCOMB_X80_Y40_N10
\Mux239~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~9_combout\ = (\sector[1]~input_o\ & ((\Mux239~8_combout\ & ((\HD[4][11][16]~q\))) # (!\Mux239~8_combout\ & (\HD[4][10][16]~q\)))) # (!\sector[1]~input_o\ & (((\Mux239~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][10][16]~q\,
	datac => \HD[4][11][16]~q\,
	datad => \Mux239~8_combout\,
	combout => \Mux239~9_combout\);

-- Location: LCCOMB_X79_Y41_N20
\Mux239~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~13_combout\ = (\Mux239~12_combout\ & (((\HD[4][13][16]~q\)) # (!\Mux240~2_combout\))) # (!\Mux239~12_combout\ & (\Mux240~2_combout\ & ((\Mux239~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][16]~q\,
	datad => \Mux239~9_combout\,
	combout => \Mux239~13_combout\);

-- Location: LCCOMB_X68_Y39_N12
\Mux239~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~14_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux239~7_combout\)) # (!\track[0]~input_o\ & ((\Mux239~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~7_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux239~13_combout\,
	combout => \Mux239~14_combout\);

-- Location: FF_X73_Y41_N31
\HD[5][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][16]~q\);

-- Location: FF_X73_Y41_N13
\HD[5][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][16]~q\);

-- Location: LCCOMB_X73_Y41_N30
\Mux239~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~15_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][5][16]~q\))) # (!\sector[0]~input_o\ & (\HD[5][4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][16]~q\,
	datad => \HD[5][5][16]~q\,
	combout => \Mux239~15_combout\);

-- Location: FF_X70_Y42_N27
\HD[5][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][16]~q\);

-- Location: LCCOMB_X70_Y42_N8
\HD[5][6][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][6][16]~feeder_combout\ = \data_write[16]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[16]~input_o\,
	combout => \HD[5][6][16]~feeder_combout\);

-- Location: FF_X70_Y42_N9
\HD[5][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][6][16]~feeder_combout\,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][16]~q\);

-- Location: LCCOMB_X70_Y42_N26
\Mux239~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~16_combout\ = (\sector[1]~input_o\ & ((\Mux239~15_combout\ & (\HD[5][7][16]~q\)) # (!\Mux239~15_combout\ & ((\HD[5][6][16]~q\))))) # (!\sector[1]~input_o\ & (\Mux239~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux239~15_combout\,
	datac => \HD[5][7][16]~q\,
	datad => \HD[5][6][16]~q\,
	combout => \Mux239~16_combout\);

-- Location: FF_X79_Y38_N19
\HD[4][5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][16]~q\);

-- Location: FF_X79_Y38_N29
\HD[4][7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][16]~q\);

-- Location: FF_X81_Y38_N13
\HD[4][4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][16]~q\);

-- Location: FF_X81_Y38_N19
\HD[4][6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[16]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][16]~q\);

-- Location: LCCOMB_X81_Y38_N12
\Mux239~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][16]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][16]~q\,
	datad => \HD[4][6][16]~q\,
	combout => \Mux239~0_combout\);

-- Location: LCCOMB_X79_Y38_N28
\Mux239~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~1_combout\ = (\sector[0]~input_o\ & ((\Mux239~0_combout\ & ((\HD[4][7][16]~q\))) # (!\Mux239~0_combout\ & (\HD[4][5][16]~q\)))) # (!\sector[0]~input_o\ & (((\Mux239~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][5][16]~q\,
	datac => \HD[4][7][16]~q\,
	datad => \Mux239~0_combout\,
	combout => \Mux239~1_combout\);

-- Location: LCCOMB_X69_Y39_N24
\Mux239~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~17_combout\ = (\Mux239~14_combout\ & ((\Mux239~16_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux239~14_combout\ & (((\Mux239~1_combout\ & \Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~14_combout\,
	datab => \Mux239~16_combout\,
	datac => \Mux239~1_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux239~17_combout\);

-- Location: LCCOMB_X68_Y39_N24
\Mux239~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~45_combout\ = (\Mux239~42_combout\ & ((\Mux239~44_combout\) # ((!\Mux240~3_combout\)))) # (!\Mux239~42_combout\ & (((\Mux240~3_combout\ & \Mux239~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~44_combout\,
	datab => \Mux239~42_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux239~17_combout\,
	combout => \Mux239~45_combout\);

-- Location: LCCOMB_X68_Y39_N2
\Mux239~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux239~64_combout\ = (\track[2]~input_o\ & (((\Mux239~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux239~63_combout\)) # (!\track[1]~input_o\ & ((\Mux239~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux239~63_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux239~45_combout\,
	combout => \Mux239~64_combout\);

-- Location: IOIBUF_X79_Y73_N1
\data_write[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(17),
	o => \data_write[17]~input_o\);

-- Location: FF_X66_Y33_N25
\HD[3][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][17]~q\);

-- Location: FF_X66_Y33_N7
\HD[3][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][17]~q\);

-- Location: LCCOMB_X66_Y33_N24
\Mux238~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][17]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][17]~q\,
	datad => \HD[3][5][17]~q\,
	combout => \Mux238~61_combout\);

-- Location: FF_X67_Y33_N31
\HD[3][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][17]~q\);

-- Location: FF_X67_Y33_N21
\HD[3][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][17]~q\);

-- Location: LCCOMB_X67_Y33_N30
\Mux238~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~62_combout\ = (\sector[1]~input_o\ & ((\Mux238~61_combout\ & (\HD[3][7][17]~q\)) # (!\Mux238~61_combout\ & ((\HD[3][6][17]~q\))))) # (!\sector[1]~input_o\ & (\Mux238~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux238~61_combout\,
	datac => \HD[3][7][17]~q\,
	datad => \HD[3][6][17]~q\,
	combout => \Mux238~62_combout\);

-- Location: FF_X67_Y34_N17
\HD[2][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][17]~q\);

-- Location: FF_X67_Y34_N3
\HD[2][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][17]~q\);

-- Location: FF_X68_Y34_N27
\HD[2][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][17]~q\);

-- Location: FF_X68_Y34_N25
\HD[2][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][17]~q\);

-- Location: LCCOMB_X68_Y34_N26
\Mux238~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][17]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][17]~q\,
	datad => \HD[2][6][17]~q\,
	combout => \Mux238~46_combout\);

-- Location: LCCOMB_X67_Y34_N2
\Mux238~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~47_combout\ = (\sector[0]~input_o\ & ((\Mux238~46_combout\ & ((\HD[2][7][17]~q\))) # (!\Mux238~46_combout\ & (\HD[2][5][17]~q\)))) # (!\sector[0]~input_o\ & (((\Mux238~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][5][17]~q\,
	datac => \HD[2][7][17]~q\,
	datad => \Mux238~46_combout\,
	combout => \Mux238~47_combout\);

-- Location: FF_X67_Y35_N31
\HD[3][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][17]~q\);

-- Location: FF_X67_Y35_N17
\HD[3][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][17]~q\);

-- Location: LCCOMB_X60_Y32_N8
\HD[3][9][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][17]~feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD[3][9][17]~feeder_combout\);

-- Location: FF_X60_Y32_N9
\HD[3][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][17]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][17]~q\);

-- Location: FF_X59_Y33_N15
\HD[3][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][17]~q\);

-- Location: FF_X66_Y36_N13
\HD[3][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][17]~q\);

-- Location: FF_X66_Y36_N19
\HD[3][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][17]~q\);

-- Location: LCCOMB_X66_Y36_N12
\Mux238~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][17]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][17]~q\,
	datad => \HD[3][10][17]~q\,
	combout => \Mux238~48_combout\);

-- Location: LCCOMB_X59_Y33_N14
\Mux238~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~49_combout\ = (\sector[0]~input_o\ & ((\Mux238~48_combout\ & ((\HD[3][11][17]~q\))) # (!\Mux238~48_combout\ & (\HD[3][9][17]~q\)))) # (!\sector[0]~input_o\ & (((\Mux238~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][9][17]~q\,
	datac => \HD[3][11][17]~q\,
	datad => \Mux238~48_combout\,
	combout => \Mux238~49_combout\);

-- Location: FF_X63_Y33_N19
\HD[3][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][17]~q\);

-- Location: FF_X63_Y33_N17
\HD[3][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][17]~q\);

-- Location: LCCOMB_X63_Y33_N18
\Mux238~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][17]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][17]~q\,
	datad => \HD[3][1][17]~q\,
	combout => \Mux238~50_combout\);

-- Location: FF_X62_Y33_N11
\HD[3][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][17]~q\);

-- Location: FF_X62_Y33_N25
\HD[3][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][17]~q\);

-- Location: LCCOMB_X62_Y33_N10
\Mux238~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~51_combout\ = (\Mux238~50_combout\ & (((\HD[3][3][17]~q\)) # (!\sector[1]~input_o\))) # (!\Mux238~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][17]~q\,
	datad => \HD[3][2][17]~q\,
	combout => \Mux238~51_combout\);

-- Location: LCCOMB_X59_Y33_N8
\Mux238~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux238~49_combout\)) # (!\Mux240~2_combout\ & ((\Mux238~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux238~49_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux238~51_combout\,
	combout => \Mux238~52_combout\);

-- Location: LCCOMB_X67_Y35_N16
\Mux238~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~53_combout\ = (\Mux240~1_combout\ & ((\Mux238~52_combout\ & ((\HD[3][13][17]~q\))) # (!\Mux238~52_combout\ & (\HD[3][12][17]~q\)))) # (!\Mux240~1_combout\ & (((\Mux238~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][12][17]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][17]~q\,
	datad => \Mux238~52_combout\,
	combout => \Mux238~53_combout\);

-- Location: FF_X59_Y41_N17
\HD[2][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][17]~q\);

-- Location: FF_X57_Y41_N29
\HD[2][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][17]~q\);

-- Location: FF_X58_Y41_N3
\HD[2][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][17]~q\);

-- Location: FF_X57_Y41_N23
\HD[2][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][17]~q\);

-- Location: FF_X58_Y41_N25
\HD[2][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][17]~q\);

-- Location: LCCOMB_X57_Y41_N22
\Mux238~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~56_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[2][2][17]~q\))) # (!\sector[1]~input_o\ & (\HD[2][0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][17]~q\,
	datad => \HD[2][2][17]~q\,
	combout => \Mux238~56_combout\);

-- Location: LCCOMB_X58_Y41_N2
\Mux238~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~57_combout\ = (\sector[0]~input_o\ & ((\Mux238~56_combout\ & ((\HD[2][3][17]~q\))) # (!\Mux238~56_combout\ & (\HD[2][1][17]~q\)))) # (!\sector[0]~input_o\ & (((\Mux238~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][17]~q\,
	datac => \HD[2][3][17]~q\,
	datad => \Mux238~56_combout\,
	combout => \Mux238~57_combout\);

-- Location: LCCOMB_X59_Y41_N16
\Mux238~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][17]~q\)) # (!\Mux240~1_combout\ & ((\Mux238~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][17]~q\,
	datad => \Mux238~57_combout\,
	combout => \Mux238~58_combout\);

-- Location: FF_X59_Y41_N27
\HD[2][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][17]~q\);

-- Location: FF_X60_Y39_N3
\HD[2][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][17]~q\);

-- Location: FF_X60_Y39_N9
\HD[2][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][17]~q\);

-- Location: LCCOMB_X60_Y39_N2
\Mux238~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][17]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][17]~q\,
	datad => \HD[2][9][17]~q\,
	combout => \Mux238~54_combout\);

-- Location: FF_X60_Y41_N19
\HD[2][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][17]~q\);

-- Location: FF_X60_Y41_N1
\HD[2][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][17]~q\);

-- Location: LCCOMB_X60_Y41_N18
\Mux238~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~55_combout\ = (\sector[1]~input_o\ & ((\Mux238~54_combout\ & (\HD[2][11][17]~q\)) # (!\Mux238~54_combout\ & ((\HD[2][10][17]~q\))))) # (!\sector[1]~input_o\ & (\Mux238~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux238~54_combout\,
	datac => \HD[2][11][17]~q\,
	datad => \HD[2][10][17]~q\,
	combout => \Mux238~55_combout\);

-- Location: LCCOMB_X59_Y41_N26
\Mux238~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~59_combout\ = (\Mux240~2_combout\ & ((\Mux238~58_combout\ & (\HD[2][13][17]~q\)) # (!\Mux238~58_combout\ & ((\Mux238~55_combout\))))) # (!\Mux240~2_combout\ & (\Mux238~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux238~58_combout\,
	datac => \HD[2][13][17]~q\,
	datad => \Mux238~55_combout\,
	combout => \Mux238~59_combout\);

-- Location: LCCOMB_X67_Y36_N28
\Mux238~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~60_combout\ = (\track[0]~input_o\ & ((\Mux238~53_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux238~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux238~53_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux238~59_combout\,
	combout => \Mux238~60_combout\);

-- Location: LCCOMB_X67_Y36_N6
\Mux238~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~63_combout\ = (\Mux240~0_combout\ & ((\Mux238~60_combout\ & (\Mux238~62_combout\)) # (!\Mux238~60_combout\ & ((\Mux238~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux238~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux238~62_combout\,
	datac => \Mux238~47_combout\,
	datad => \Mux238~60_combout\,
	combout => \Mux238~63_combout\);

-- Location: FF_X74_Y32_N1
\HD[0][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][17]~q\);

-- Location: FF_X74_Y36_N19
\HD[0][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][17]~q\);

-- Location: LCCOMB_X74_Y32_N0
\Mux238~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][17]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][17]~q\,
	datad => \HD[0][5][17]~q\,
	combout => \Mux238~24_combout\);

-- Location: FF_X73_Y36_N19
\HD[0][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][17]~q\);

-- Location: FF_X73_Y36_N17
\HD[0][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][17]~q\);

-- Location: LCCOMB_X73_Y36_N18
\Mux238~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~25_combout\ = (\Mux238~24_combout\ & (((\HD[0][7][17]~q\)) # (!\sector[1]~input_o\))) # (!\Mux238~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][17]~q\,
	datad => \HD[0][6][17]~q\,
	combout => \Mux238~25_combout\);

-- Location: LCCOMB_X66_Y30_N26
\HD~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~53_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \HD~0_combout\,
	datad => \data_write[17]~input_o\,
	combout => \HD~53_combout\);

-- Location: FF_X66_Y30_N27
\HD[0][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][17]~q\);

-- Location: LCCOMB_X66_Y30_N28
\HD~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~54_combout\ = (\data_write[17]~input_o\ & (\Decoder1~11_combout\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[17]~input_o\,
	datab => \Decoder1~11_combout\,
	datad => \HD~0_combout\,
	combout => \HD~54_combout\);

-- Location: FF_X66_Y30_N29
\HD[0][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][17]~q\);

-- Location: LCCOMB_X66_Y30_N30
\Mux238~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~34_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][1][17]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & ((\HD[0][0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][1][17]~q\,
	datad => \HD[0][0][17]~q\,
	combout => \Mux238~34_combout\);

-- Location: FF_X66_Y30_N1
\HD[0][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][17]~q\);

-- Location: LCCOMB_X66_Y30_N24
\HD~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~52_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \HD~0_combout\,
	datad => \data_write[17]~input_o\,
	combout => \HD~52_combout\);

-- Location: FF_X66_Y30_N25
\HD[0][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][17]~q\);

-- Location: LCCOMB_X66_Y30_N0
\Mux238~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~35_combout\ = (\Mux238~34_combout\ & (((\HD[0][3][17]~q\)) # (!\sector[1]~input_o\))) # (!\Mux238~34_combout\ & (\sector[1]~input_o\ & ((\HD[0][2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~34_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][17]~q\,
	datad => \HD[0][2][17]~q\,
	combout => \Mux238~35_combout\);

-- Location: FF_X68_Y31_N27
\HD[0][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][17]~q\);

-- Location: LCCOMB_X68_Y31_N24
\HD[0][10][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][17]~feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD[0][10][17]~feeder_combout\);

-- Location: FF_X68_Y31_N25
\HD[0][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][17]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][17]~q\);

-- Location: LCCOMB_X68_Y31_N26
\Mux238~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~32_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][10][17]~q\))) # (!\sector[1]~input_o\ & (\HD[0][8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][17]~q\,
	datad => \HD[0][10][17]~q\,
	combout => \Mux238~32_combout\);

-- Location: FF_X72_Y31_N3
\HD[0][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][17]~q\);

-- Location: FF_X72_Y31_N25
\HD[0][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][17]~q\);

-- Location: LCCOMB_X72_Y31_N2
\Mux238~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~33_combout\ = (\sector[0]~input_o\ & ((\Mux238~32_combout\ & (\HD[0][11][17]~q\)) # (!\Mux238~32_combout\ & ((\HD[0][9][17]~q\))))) # (!\sector[0]~input_o\ & (\Mux238~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux238~32_combout\,
	datac => \HD[0][11][17]~q\,
	datad => \HD[0][9][17]~q\,
	combout => \Mux238~33_combout\);

-- Location: LCCOMB_X70_Y32_N26
\Mux238~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux238~33_combout\))) # (!\Mux240~2_combout\ & (\Mux238~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux238~33_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux238~36_combout\);

-- Location: FF_X70_Y32_N21
\HD[0][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][17]~q\);

-- Location: FF_X70_Y32_N1
\HD[0][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][17]~q\);

-- Location: LCCOMB_X70_Y32_N20
\Mux238~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~37_combout\ = (\Mux238~36_combout\ & (((\HD[0][13][17]~q\)) # (!\Mux240~1_combout\))) # (!\Mux238~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][17]~q\,
	datad => \HD[0][12][17]~q\,
	combout => \Mux238~37_combout\);

-- Location: FF_X74_Y34_N9
\HD[1][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][17]~q\);

-- Location: FF_X74_Y34_N3
\HD[1][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][17]~q\);

-- Location: LCCOMB_X74_Y34_N2
\Mux238~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~26_combout\ = (\sector[0]~input_o\ & ((\HD[1][9][17]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[1][8][17]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][9][17]~q\,
	datac => \HD[1][8][17]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux238~26_combout\);

-- Location: FF_X79_Y34_N13
\HD[1][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][17]~q\);

-- Location: FF_X79_Y34_N11
\HD[1][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][17]~q\);

-- Location: LCCOMB_X79_Y34_N12
\Mux238~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~27_combout\ = (\sector[1]~input_o\ & ((\Mux238~26_combout\ & (\HD[1][11][17]~q\)) # (!\Mux238~26_combout\ & ((\HD[1][10][17]~q\))))) # (!\sector[1]~input_o\ & (\Mux238~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux238~26_combout\,
	datac => \HD[1][11][17]~q\,
	datad => \HD[1][10][17]~q\,
	combout => \Mux238~27_combout\);

-- Location: FF_X80_Y34_N11
\HD[1][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][17]~q\);

-- Location: FF_X77_Y34_N31
\HD[1][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][17]~q\);

-- Location: FF_X76_Y34_N3
\HD[1][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][17]~q\);

-- Location: LCCOMB_X77_Y34_N30
\Mux238~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][17]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][17]~q\,
	datad => \HD[1][2][17]~q\,
	combout => \Mux238~28_combout\);

-- Location: FF_X76_Y34_N13
\HD[1][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][17]~q\);

-- Location: FF_X77_Y34_N29
\HD[1][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][17]~q\);

-- Location: LCCOMB_X76_Y34_N12
\Mux238~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~29_combout\ = (\Mux238~28_combout\ & (((\HD[1][3][17]~q\)) # (!\sector[0]~input_o\))) # (!\Mux238~28_combout\ & (\sector[0]~input_o\ & ((\HD[1][1][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~28_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][3][17]~q\,
	datad => \HD[1][1][17]~q\,
	combout => \Mux238~29_combout\);

-- Location: FF_X80_Y34_N1
\HD[1][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][17]~q\);

-- Location: LCCOMB_X80_Y34_N0
\Mux238~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~30_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[1][12][17]~q\))) # (!\Mux240~1_combout\ & (\Mux238~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux238~29_combout\,
	datac => \HD[1][12][17]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux238~30_combout\);

-- Location: LCCOMB_X80_Y34_N10
\Mux238~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~31_combout\ = (\Mux240~2_combout\ & ((\Mux238~30_combout\ & ((\HD[1][13][17]~q\))) # (!\Mux238~30_combout\ & (\Mux238~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux238~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~27_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[1][13][17]~q\,
	datad => \Mux238~30_combout\,
	combout => \Mux238~31_combout\);

-- Location: LCCOMB_X74_Y37_N2
\Mux238~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux238~31_combout\)))) # (!\track[0]~input_o\ & (\Mux238~37_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux238~37_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux238~31_combout\,
	combout => \Mux238~38_combout\);

-- Location: FF_X75_Y37_N21
\HD[1][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][17]~q\);

-- Location: FF_X75_Y37_N11
\HD[1][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][17]~q\);

-- Location: LCCOMB_X75_Y37_N20
\Mux238~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][17]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][17]~q\,
	datad => \HD[1][6][17]~q\,
	combout => \Mux238~39_combout\);

-- Location: FF_X74_Y37_N7
\HD[1][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][17]~q\);

-- Location: FF_X74_Y37_N13
\HD[1][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][17]~q\);

-- Location: LCCOMB_X74_Y37_N6
\Mux238~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~40_combout\ = (\Mux238~39_combout\ & (((\HD[1][7][17]~q\)) # (!\sector[0]~input_o\))) # (!\Mux238~39_combout\ & (\sector[0]~input_o\ & ((\HD[1][5][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~39_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][17]~q\,
	datad => \HD[1][5][17]~q\,
	combout => \Mux238~40_combout\);

-- Location: LCCOMB_X74_Y37_N24
\Mux238~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~41_combout\ = (\Mux238~38_combout\ & (((\Mux238~40_combout\) # (!\Mux240~0_combout\)))) # (!\Mux238~38_combout\ & (\Mux238~25_combout\ & (\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~25_combout\,
	datab => \Mux238~38_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux238~40_combout\,
	combout => \Mux238~41_combout\);

-- Location: FF_X73_Y41_N17
\HD[5][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][17]~q\);

-- Location: FF_X73_Y40_N27
\HD[5][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][17]~q\);

-- Location: FF_X73_Y40_N1
\HD[5][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][17]~q\);

-- Location: FF_X73_Y41_N3
\HD[5][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][17]~q\);

-- Location: LCCOMB_X73_Y41_N2
\Mux238~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~21_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][6][17]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][6][17]~q\,
	datac => \HD[5][4][17]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux238~21_combout\);

-- Location: LCCOMB_X73_Y40_N26
\Mux238~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~22_combout\ = (\sector[0]~input_o\ & ((\Mux238~21_combout\ & ((\HD[5][7][17]~q\))) # (!\Mux238~21_combout\ & (\HD[5][5][17]~q\)))) # (!\sector[0]~input_o\ & (((\Mux238~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][17]~q\,
	datac => \HD[5][7][17]~q\,
	datad => \Mux238~21_combout\,
	combout => \Mux238~22_combout\);

-- Location: FF_X76_Y38_N11
\HD[4][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][17]~q\);

-- Location: LCCOMB_X76_Y38_N24
\HD[4][5][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][17]~feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD[4][5][17]~feeder_combout\);

-- Location: FF_X76_Y38_N25
\HD[4][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][5][17]~feeder_combout\,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][17]~q\);

-- Location: LCCOMB_X76_Y38_N10
\Mux238~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][17]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][17]~q\,
	datad => \HD[4][5][17]~q\,
	combout => \Mux238~12_combout\);

-- Location: FF_X74_Y38_N7
\HD[4][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][17]~q\);

-- Location: LCCOMB_X77_Y38_N22
\HD[4][6][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][17]~feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD[4][6][17]~feeder_combout\);

-- Location: FF_X77_Y38_N23
\HD[4][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][6][17]~feeder_combout\,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][17]~q\);

-- Location: LCCOMB_X74_Y38_N6
\Mux238~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~13_combout\ = (\sector[1]~input_o\ & ((\Mux238~12_combout\ & (\HD[4][7][17]~q\)) # (!\Mux238~12_combout\ & ((\HD[4][6][17]~q\))))) # (!\sector[1]~input_o\ & (\Mux238~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux238~12_combout\,
	datac => \HD[4][7][17]~q\,
	datad => \HD[4][6][17]~q\,
	combout => \Mux238~13_combout\);

-- Location: FF_X79_Y40_N21
\HD[4][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][17]~q\);

-- Location: FF_X80_Y40_N5
\HD[4][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][17]~q\);

-- Location: FF_X79_Y40_N7
\HD[4][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][17]~q\);

-- Location: LCCOMB_X79_Y40_N6
\Mux238~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~14_combout\ = (\sector[1]~input_o\ & ((\HD[4][10][17]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[4][8][17]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][17]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][17]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux238~14_combout\);

-- Location: FF_X80_Y40_N7
\HD[4][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][17]~q\);

-- Location: LCCOMB_X80_Y40_N6
\Mux238~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~15_combout\ = (\Mux238~14_combout\ & (((\HD[4][11][17]~q\) # (!\sector[0]~input_o\)))) # (!\Mux238~14_combout\ & (\HD[4][9][17]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][17]~q\,
	datab => \Mux238~14_combout\,
	datac => \HD[4][11][17]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux238~15_combout\);

-- Location: FF_X75_Y41_N15
\HD[4][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][17]~q\);

-- Location: FF_X75_Y41_N29
\HD[4][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][17]~q\);

-- Location: LCCOMB_X75_Y41_N14
\Mux238~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~16_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][1][17]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][0][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][17]~q\,
	datad => \HD[4][1][17]~q\,
	combout => \Mux238~16_combout\);

-- Location: FF_X77_Y41_N21
\HD[4][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][17]~q\);

-- Location: FF_X77_Y41_N19
\HD[4][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][17]~q\);

-- Location: LCCOMB_X77_Y41_N20
\Mux238~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~17_combout\ = (\Mux238~16_combout\ & (((\HD[4][3][17]~q\)) # (!\sector[1]~input_o\))) # (!\Mux238~16_combout\ & (\sector[1]~input_o\ & ((\HD[4][2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~16_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][17]~q\,
	datad => \HD[4][2][17]~q\,
	combout => \Mux238~17_combout\);

-- Location: LCCOMB_X77_Y41_N30
\Mux238~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~18_combout\ = (\Mux240~2_combout\ & ((\Mux238~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux238~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~15_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux238~17_combout\,
	combout => \Mux238~18_combout\);

-- Location: FF_X77_Y40_N1
\HD[4][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][17]~q\);

-- Location: FF_X77_Y40_N11
\HD[4][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][17]~q\);

-- Location: LCCOMB_X77_Y40_N10
\Mux238~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~19_combout\ = (\Mux238~18_combout\ & (((\HD[4][13][17]~q\) # (!\Mux240~1_combout\)))) # (!\Mux238~18_combout\ & (\HD[4][12][17]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~18_combout\,
	datab => \HD[4][12][17]~q\,
	datac => \HD[4][13][17]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux238~19_combout\);

-- Location: LCCOMB_X73_Y40_N30
\Mux238~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~20_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux238~13_combout\)) # (!\Mux240~0_combout\ & ((\Mux238~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~13_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux238~19_combout\,
	combout => \Mux238~20_combout\);

-- Location: FF_X61_Y42_N17
\HD[5][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][17]~q\);

-- Location: LCCOMB_X57_Y42_N20
\HD[5][9][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][17]~feeder_combout\ = \data_write[17]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[17]~input_o\,
	combout => \HD[5][9][17]~feeder_combout\);

-- Location: FF_X57_Y42_N21
\HD[5][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][17]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][17]~q\);

-- Location: LCCOMB_X61_Y42_N16
\Mux238~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][17]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][17]~q\,
	datad => \HD[5][9][17]~q\,
	combout => \Mux238~6_combout\);

-- Location: FF_X60_Y36_N13
\HD[5][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][17]~q\);

-- Location: FF_X60_Y40_N31
\HD[5][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][17]~q\);

-- Location: LCCOMB_X60_Y40_N30
\Mux238~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~7_combout\ = (\Mux238~6_combout\ & (((\HD[5][11][17]~q\) # (!\sector[1]~input_o\)))) # (!\Mux238~6_combout\ & (\HD[5][10][17]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~6_combout\,
	datab => \HD[5][10][17]~q\,
	datac => \HD[5][11][17]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux238~7_combout\);

-- Location: FF_X67_Y40_N9
\HD[5][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][17]~q\);

-- Location: FF_X63_Y44_N3
\HD[5][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][17]~q\);

-- Location: FF_X65_Y44_N29
\HD[5][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][17]~q\);

-- Location: LCCOMB_X63_Y44_N2
\Mux238~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~8_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][17]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][17]~q\,
	datad => \HD[5][2][17]~q\,
	combout => \Mux238~8_combout\);

-- Location: FF_X65_Y44_N23
\HD[5][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][17]~q\);

-- Location: FF_X63_Y44_N25
\HD[5][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][17]~q\);

-- Location: LCCOMB_X65_Y44_N22
\Mux238~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~9_combout\ = (\Mux238~8_combout\ & (((\HD[5][3][17]~q\)) # (!\sector[0]~input_o\))) # (!\Mux238~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][17]~q\,
	datad => \HD[5][1][17]~q\,
	combout => \Mux238~9_combout\);

-- Location: FF_X67_Y40_N7
\HD[5][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][17]~q\);

-- Location: LCCOMB_X67_Y40_N6
\Mux238~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~10_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[5][12][17]~q\))) # (!\Mux240~1_combout\ & (\Mux238~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux238~9_combout\,
	datac => \HD[5][12][17]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux238~10_combout\);

-- Location: LCCOMB_X67_Y40_N8
\Mux238~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~11_combout\ = (\Mux240~2_combout\ & ((\Mux238~10_combout\ & ((\HD[5][13][17]~q\))) # (!\Mux238~10_combout\ & (\Mux238~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux238~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux238~7_combout\,
	datac => \HD[5][13][17]~q\,
	datad => \Mux238~10_combout\,
	combout => \Mux238~11_combout\);

-- Location: LCCOMB_X73_Y40_N4
\Mux238~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~23_combout\ = (\track[0]~input_o\ & ((\Mux238~20_combout\ & (\Mux238~22_combout\)) # (!\Mux238~20_combout\ & ((\Mux238~11_combout\))))) # (!\track[0]~input_o\ & (((\Mux238~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~22_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux238~20_combout\,
	datad => \Mux238~11_combout\,
	combout => \Mux238~23_combout\);

-- Location: LCCOMB_X74_Y37_N18
\Mux238~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & ((\Mux238~23_combout\))) # (!\Mux240~3_combout\ & (\Mux238~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux238~41_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux238~23_combout\,
	combout => \Mux238~42_combout\);

-- Location: FF_X62_Y41_N15
\HD[6][4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][17]~q\);

-- Location: FF_X62_Y41_N29
\HD[6][5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][17]~q\);

-- Location: LCCOMB_X62_Y41_N14
\Mux238~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][17]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][17]~q\,
	datad => \HD[6][5][17]~q\,
	combout => \Mux238~43_combout\);

-- Location: FF_X63_Y38_N31
\HD[6][7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][17]~q\);

-- Location: FF_X63_Y38_N21
\HD[6][6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][17]~q\);

-- Location: LCCOMB_X63_Y38_N30
\Mux238~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~44_combout\ = (\Mux238~43_combout\ & (((\HD[6][7][17]~q\)) # (!\sector[1]~input_o\))) # (!\Mux238~43_combout\ & (\sector[1]~input_o\ & ((\HD[6][6][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~43_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][7][17]~q\,
	datad => \HD[6][6][17]~q\,
	combout => \Mux238~44_combout\);

-- Location: FF_X74_Y44_N13
\HD[6][8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][17]~q\);

-- Location: FF_X75_Y44_N5
\HD[6][10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][17]~q\);

-- Location: LCCOMB_X74_Y44_N12
\Mux238~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~0_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][10][17]~q\))) # (!\sector[1]~input_o\ & (\HD[6][8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][17]~q\,
	datad => \HD[6][10][17]~q\,
	combout => \Mux238~0_combout\);

-- Location: FF_X75_Y44_N15
\HD[6][11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][17]~q\);

-- Location: FF_X74_Y44_N3
\HD[6][9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][17]~q\);

-- Location: LCCOMB_X75_Y44_N14
\Mux238~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~1_combout\ = (\Mux238~0_combout\ & (((\HD[6][11][17]~q\)) # (!\sector[0]~input_o\))) # (!\Mux238~0_combout\ & (\sector[0]~input_o\ & ((\HD[6][9][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][17]~q\,
	datad => \HD[6][9][17]~q\,
	combout => \Mux238~1_combout\);

-- Location: FF_X68_Y43_N13
\HD[6][2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][17]~q\);

-- Location: FF_X69_Y43_N5
\HD[6][3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][17]~q\);

-- Location: FF_X70_Y43_N29
\HD[6][1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][17]~q\);

-- Location: FF_X68_Y43_N23
\HD[6][0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][17]~q\);

-- Location: LCCOMB_X68_Y43_N22
\Mux238~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~2_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][1][17]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][0][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][1][17]~q\,
	datac => \HD[6][0][17]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux238~2_combout\);

-- Location: LCCOMB_X69_Y43_N4
\Mux238~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~3_combout\ = (\sector[1]~input_o\ & ((\Mux238~2_combout\ & ((\HD[6][3][17]~q\))) # (!\Mux238~2_combout\ & (\HD[6][2][17]~q\)))) # (!\sector[1]~input_o\ & (((\Mux238~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][17]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][17]~q\,
	datad => \Mux238~2_combout\,
	combout => \Mux238~3_combout\);

-- Location: LCCOMB_X69_Y43_N6
\Mux238~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~4_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux238~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux238~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux238~1_combout\,
	datac => \Mux238~3_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux238~4_combout\);

-- Location: FF_X68_Y44_N5
\HD[6][13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][17]~q\);

-- Location: FF_X68_Y44_N19
\HD[6][12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[17]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][17]~q\);

-- Location: LCCOMB_X68_Y44_N4
\Mux238~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~5_combout\ = (\Mux238~4_combout\ & (((\HD[6][13][17]~q\)) # (!\Mux240~1_combout\))) # (!\Mux238~4_combout\ & (\Mux240~1_combout\ & ((\HD[6][12][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~4_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][13][17]~q\,
	datad => \HD[6][12][17]~q\,
	combout => \Mux238~5_combout\);

-- Location: LCCOMB_X67_Y36_N10
\Mux238~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~45_combout\ = (\Mux238~42_combout\ & (((\Mux238~44_combout\)) # (!\Mux240~4_combout\))) # (!\Mux238~42_combout\ & (\Mux240~4_combout\ & ((\Mux238~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~42_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux238~44_combout\,
	datad => \Mux238~5_combout\,
	combout => \Mux238~45_combout\);

-- Location: LCCOMB_X67_Y36_N24
\Mux238~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux238~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux238~45_combout\))) # (!\track[2]~input_o\ & (\Mux238~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux238~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux238~63_combout\,
	datab => \Mux238~45_combout\,
	datac => \track[1]~input_o\,
	datad => \track[2]~input_o\,
	combout => \Mux238~64_combout\);

-- Location: IOIBUF_X115_Y31_N8
\data_write[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(18),
	o => \data_write[18]~input_o\);

-- Location: FF_X62_Y41_N3
\HD[6][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][18]~q\);

-- Location: LCCOMB_X66_Y41_N14
\HD[6][6][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[6][6][18]~feeder_combout\);

-- Location: FF_X66_Y41_N15
\HD[6][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][18]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][18]~q\);

-- Location: LCCOMB_X62_Y41_N2
\Mux237~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][18]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][18]~q\,
	datad => \HD[6][6][18]~q\,
	combout => \Mux237~43_combout\);

-- Location: LCCOMB_X62_Y41_N8
\HD[6][5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[6][5][18]~feeder_combout\);

-- Location: FF_X62_Y41_N9
\HD[6][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][18]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][18]~q\);

-- Location: FF_X65_Y41_N23
\HD[6][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][18]~q\);

-- Location: LCCOMB_X65_Y41_N22
\Mux237~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~44_combout\ = (\Mux237~43_combout\ & (((\HD[6][7][18]~q\) # (!\sector[0]~input_o\)))) # (!\Mux237~43_combout\ & (\HD[6][5][18]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~43_combout\,
	datab => \HD[6][5][18]~q\,
	datac => \HD[6][7][18]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux237~44_combout\);

-- Location: FF_X72_Y41_N13
\HD[5][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][18]~q\);

-- Location: FF_X72_Y41_N7
\HD[5][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][18]~q\);

-- Location: FF_X73_Y41_N29
\HD[5][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][18]~q\);

-- Location: FF_X73_Y41_N23
\HD[5][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][18]~q\);

-- Location: LCCOMB_X73_Y41_N22
\Mux237~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][18]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][18]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][18]~q\,
	datac => \HD[5][4][18]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux237~15_combout\);

-- Location: LCCOMB_X72_Y41_N6
\Mux237~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~16_combout\ = (\sector[1]~input_o\ & ((\Mux237~15_combout\ & ((\HD[5][7][18]~q\))) # (!\Mux237~15_combout\ & (\HD[5][6][18]~q\)))) # (!\sector[1]~input_o\ & (((\Mux237~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][6][18]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][7][18]~q\,
	datad => \Mux237~15_combout\,
	combout => \Mux237~16_combout\);

-- Location: FF_X59_Y36_N11
\HD[5][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][18]~q\);

-- Location: FF_X59_Y36_N25
\HD[5][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][18]~q\);

-- Location: LCCOMB_X59_Y36_N10
\Mux237~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~2_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][10][18]~q\))) # (!\sector[1]~input_o\ & (\HD[5][8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][18]~q\,
	datad => \HD[5][10][18]~q\,
	combout => \Mux237~2_combout\);

-- Location: FF_X60_Y40_N19
\HD[5][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][18]~q\);

-- Location: LCCOMB_X60_Y40_N24
\HD[5][9][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[5][9][18]~feeder_combout\);

-- Location: FF_X60_Y40_N25
\HD[5][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][18]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][18]~q\);

-- Location: LCCOMB_X60_Y40_N18
\Mux237~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~3_combout\ = (\Mux237~2_combout\ & (((\HD[5][11][18]~q\)) # (!\sector[0]~input_o\))) # (!\Mux237~2_combout\ & (\sector[0]~input_o\ & ((\HD[5][9][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~2_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][11][18]~q\,
	datad => \HD[5][9][18]~q\,
	combout => \Mux237~3_combout\);

-- Location: FF_X63_Y44_N31
\HD[5][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][18]~q\);

-- Location: LCCOMB_X63_Y44_N12
\HD[5][1][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[5][1][18]~feeder_combout\);

-- Location: FF_X63_Y44_N13
\HD[5][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][18]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][18]~q\);

-- Location: LCCOMB_X63_Y44_N30
\Mux237~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~4_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][1][18]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][0][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][18]~q\,
	datad => \HD[5][1][18]~q\,
	combout => \Mux237~4_combout\);

-- Location: FF_X63_Y43_N23
\HD[5][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][18]~q\);

-- Location: FF_X63_Y43_N29
\HD[5][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][18]~q\);

-- Location: LCCOMB_X63_Y43_N22
\Mux237~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~5_combout\ = (\Mux237~4_combout\ & (((\HD[5][3][18]~q\)) # (!\sector[1]~input_o\))) # (!\Mux237~4_combout\ & (\sector[1]~input_o\ & ((\HD[5][2][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~4_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][3][18]~q\,
	datad => \HD[5][2][18]~q\,
	combout => \Mux237~5_combout\);

-- Location: LCCOMB_X63_Y43_N8
\Mux237~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~6_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux237~3_combout\)) # (!\Mux240~2_combout\ & ((\Mux237~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux237~3_combout\,
	datac => \Mux237~5_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux237~6_combout\);

-- Location: FF_X65_Y39_N31
\HD[5][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][18]~q\);

-- Location: LCCOMB_X65_Y39_N12
\HD[5][12][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][12][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[5][12][18]~feeder_combout\);

-- Location: FF_X65_Y39_N13
\HD[5][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][12][18]~feeder_combout\,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][18]~q\);

-- Location: LCCOMB_X65_Y39_N30
\Mux237~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~7_combout\ = (\Mux240~1_combout\ & ((\Mux237~6_combout\ & (\HD[5][13][18]~q\)) # (!\Mux237~6_combout\ & ((\HD[5][12][18]~q\))))) # (!\Mux240~1_combout\ & (\Mux237~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux237~6_combout\,
	datac => \HD[5][13][18]~q\,
	datad => \HD[5][12][18]~q\,
	combout => \Mux237~7_combout\);

-- Location: FF_X80_Y40_N25
\HD[4][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][18]~q\);

-- Location: FF_X80_Y40_N3
\HD[4][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][18]~q\);

-- Location: FF_X79_Y40_N11
\HD[4][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][18]~q\);

-- Location: FF_X79_Y40_N17
\HD[4][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][18]~q\);

-- Location: LCCOMB_X79_Y40_N10
\Mux237~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][18]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][18]~q\,
	datad => \HD[4][9][18]~q\,
	combout => \Mux237~8_combout\);

-- Location: LCCOMB_X80_Y40_N2
\Mux237~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~9_combout\ = (\sector[1]~input_o\ & ((\Mux237~8_combout\ & ((\HD[4][11][18]~q\))) # (!\Mux237~8_combout\ & (\HD[4][10][18]~q\)))) # (!\sector[1]~input_o\ & (((\Mux237~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][10][18]~q\,
	datac => \HD[4][11][18]~q\,
	datad => \Mux237~8_combout\,
	combout => \Mux237~9_combout\);

-- Location: FF_X79_Y41_N15
\HD[4][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][18]~q\);

-- Location: FF_X75_Y41_N17
\HD[4][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][18]~q\);

-- Location: FF_X76_Y41_N29
\HD[4][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][18]~q\);

-- Location: FF_X75_Y41_N27
\HD[4][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][18]~q\);

-- Location: FF_X76_Y41_N19
\HD[4][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][18]~q\);

-- Location: LCCOMB_X75_Y41_N26
\Mux237~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][18]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][18]~q\,
	datad => \HD[4][2][18]~q\,
	combout => \Mux237~10_combout\);

-- Location: LCCOMB_X76_Y41_N28
\Mux237~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~11_combout\ = (\sector[0]~input_o\ & ((\Mux237~10_combout\ & ((\HD[4][3][18]~q\))) # (!\Mux237~10_combout\ & (\HD[4][1][18]~q\)))) # (!\sector[0]~input_o\ & (((\Mux237~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][18]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][3][18]~q\,
	datad => \Mux237~10_combout\,
	combout => \Mux237~11_combout\);

-- Location: LCCOMB_X79_Y41_N14
\Mux237~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][18]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux237~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][18]~q\,
	datad => \Mux237~11_combout\,
	combout => \Mux237~12_combout\);

-- Location: FF_X79_Y41_N1
\HD[4][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][18]~q\);

-- Location: LCCOMB_X79_Y41_N0
\Mux237~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~13_combout\ = (\Mux237~12_combout\ & (((\HD[4][13][18]~q\) # (!\Mux240~2_combout\)))) # (!\Mux237~12_combout\ & (\Mux237~9_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~9_combout\,
	datab => \Mux237~12_combout\,
	datac => \HD[4][13][18]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux237~13_combout\);

-- Location: LCCOMB_X79_Y41_N26
\Mux237~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~14_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux237~7_combout\)) # (!\track[0]~input_o\ & ((\Mux237~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~7_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux237~13_combout\,
	combout => \Mux237~14_combout\);

-- Location: FF_X79_Y38_N23
\HD[4][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][18]~q\);

-- Location: FF_X80_Y38_N25
\HD[4][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][18]~q\);

-- Location: FF_X81_Y38_N23
\HD[4][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][18]~q\);

-- Location: LCCOMB_X80_Y38_N24
\Mux237~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~0_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][6][18]~q\))) # (!\sector[1]~input_o\ & (\HD[4][4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][4][18]~q\,
	datad => \HD[4][6][18]~q\,
	combout => \Mux237~0_combout\);

-- Location: FF_X79_Y38_N25
\HD[4][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][18]~q\);

-- Location: LCCOMB_X79_Y38_N24
\Mux237~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~1_combout\ = (\Mux237~0_combout\ & (((\HD[4][7][18]~q\) # (!\sector[0]~input_o\)))) # (!\Mux237~0_combout\ & (\HD[4][5][18]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][5][18]~q\,
	datab => \Mux237~0_combout\,
	datac => \HD[4][7][18]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux237~1_combout\);

-- Location: LCCOMB_X79_Y41_N4
\Mux237~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~17_combout\ = (\Mux240~0_combout\ & ((\Mux237~14_combout\ & (\Mux237~16_combout\)) # (!\Mux237~14_combout\ & ((\Mux237~1_combout\))))) # (!\Mux240~0_combout\ & (((\Mux237~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~16_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux237~14_combout\,
	datad => \Mux237~1_combout\,
	combout => \Mux237~17_combout\);

-- Location: FF_X75_Y37_N31
\HD[1][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][18]~q\);

-- Location: FF_X74_Y37_N31
\HD[1][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][18]~q\);

-- Location: FF_X75_Y37_N25
\HD[1][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][18]~q\);

-- Location: LCCOMB_X76_Y40_N22
\HD[1][5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[1][5][18]~feeder_combout\);

-- Location: FF_X76_Y40_N23
\HD[1][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][5][18]~feeder_combout\,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][18]~q\);

-- Location: LCCOMB_X75_Y37_N24
\Mux237~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][18]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][18]~q\,
	datad => \HD[1][5][18]~q\,
	combout => \Mux237~39_combout\);

-- Location: LCCOMB_X74_Y37_N30
\Mux237~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~40_combout\ = (\sector[1]~input_o\ & ((\Mux237~39_combout\ & ((\HD[1][7][18]~q\))) # (!\Mux237~39_combout\ & (\HD[1][6][18]~q\)))) # (!\sector[1]~input_o\ & (((\Mux237~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][18]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][18]~q\,
	datad => \Mux237~39_combout\,
	combout => \Mux237~40_combout\);

-- Location: LCCOMB_X73_Y37_N8
\HD[1][12][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][12][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[1][12][18]~feeder_combout\);

-- Location: FF_X73_Y37_N9
\HD[1][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][12][18]~feeder_combout\,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][18]~q\);

-- Location: FF_X73_Y37_N19
\HD[1][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][18]~q\);

-- Location: FF_X74_Y34_N31
\HD[1][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][18]~q\);

-- Location: FF_X73_Y34_N23
\HD[1][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][18]~q\);

-- Location: LCCOMB_X74_Y34_N30
\Mux237~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~24_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][10][18]~q\))) # (!\sector[1]~input_o\ & (\HD[1][8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][18]~q\,
	datad => \HD[1][10][18]~q\,
	combout => \Mux237~24_combout\);

-- Location: FF_X73_Y34_N17
\HD[1][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][18]~q\);

-- Location: FF_X74_Y34_N5
\HD[1][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][18]~q\);

-- Location: LCCOMB_X73_Y34_N16
\Mux237~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~25_combout\ = (\Mux237~24_combout\ & (((\HD[1][11][18]~q\)) # (!\sector[0]~input_o\))) # (!\Mux237~24_combout\ & (\sector[0]~input_o\ & ((\HD[1][9][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~24_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][11][18]~q\,
	datad => \HD[1][9][18]~q\,
	combout => \Mux237~25_combout\);

-- Location: FF_X77_Y34_N27
\HD[1][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][18]~q\);

-- Location: FF_X77_Y34_N1
\HD[1][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][18]~q\);

-- Location: LCCOMB_X77_Y34_N26
\Mux237~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][18]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][18]~q\,
	datad => \HD[1][1][18]~q\,
	combout => \Mux237~26_combout\);

-- Location: FF_X77_Y35_N29
\HD[1][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][18]~q\);

-- Location: FF_X77_Y35_N11
\HD[1][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][18]~q\);

-- Location: LCCOMB_X77_Y35_N28
\Mux237~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~27_combout\ = (\sector[1]~input_o\ & ((\Mux237~26_combout\ & (\HD[1][3][18]~q\)) # (!\Mux237~26_combout\ & ((\HD[1][2][18]~q\))))) # (!\sector[1]~input_o\ & (\Mux237~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux237~26_combout\,
	datac => \HD[1][3][18]~q\,
	datad => \HD[1][2][18]~q\,
	combout => \Mux237~27_combout\);

-- Location: LCCOMB_X77_Y35_N22
\Mux237~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~28_combout\ = (\Mux240~2_combout\ & ((\Mux237~25_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux237~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~25_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux237~27_combout\,
	combout => \Mux237~28_combout\);

-- Location: LCCOMB_X73_Y37_N18
\Mux237~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~29_combout\ = (\Mux240~1_combout\ & ((\Mux237~28_combout\ & ((\HD[1][13][18]~q\))) # (!\Mux237~28_combout\ & (\HD[1][12][18]~q\)))) # (!\Mux240~1_combout\ & (((\Mux237~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[1][12][18]~q\,
	datac => \HD[1][13][18]~q\,
	datad => \Mux237~28_combout\,
	combout => \Mux237~29_combout\);

-- Location: FF_X74_Y32_N5
\HD[0][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][18]~q\);

-- Location: FF_X74_Y32_N11
\HD[0][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][18]~q\);

-- Location: LCCOMB_X74_Y32_N4
\Mux237~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][18]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][18]~q\,
	datad => \HD[0][6][18]~q\,
	combout => \Mux237~30_combout\);

-- Location: FF_X75_Y35_N17
\HD[0][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][18]~q\);

-- Location: FF_X75_Y35_N7
\HD[0][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][18]~q\);

-- Location: LCCOMB_X75_Y35_N16
\Mux237~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~31_combout\ = (\Mux237~30_combout\ & (((\HD[0][7][18]~q\)) # (!\sector[0]~input_o\))) # (!\Mux237~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][18]~q\,
	datad => \HD[0][5][18]~q\,
	combout => \Mux237~31_combout\);

-- Location: FF_X68_Y31_N13
\HD[0][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][18]~q\);

-- Location: FF_X68_Y33_N5
\HD[0][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][18]~q\);

-- Location: LCCOMB_X68_Y31_N12
\Mux237~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~32_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][9][18]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[0][8][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][18]~q\,
	datad => \HD[0][9][18]~q\,
	combout => \Mux237~32_combout\);

-- Location: FF_X69_Y31_N31
\HD[0][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][18]~q\);

-- Location: FF_X69_Y31_N13
\HD[0][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][18]~q\);

-- Location: LCCOMB_X69_Y31_N30
\Mux237~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~33_combout\ = (\Mux237~32_combout\ & (((\HD[0][11][18]~q\)) # (!\sector[1]~input_o\))) # (!\Mux237~32_combout\ & (\sector[1]~input_o\ & ((\HD[0][10][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~32_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][11][18]~q\,
	datad => \HD[0][10][18]~q\,
	combout => \Mux237~33_combout\);

-- Location: FF_X70_Y30_N23
\HD[0][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][18]~q\);

-- Location: LCCOMB_X66_Y30_N12
\HD~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~56_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[18]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[18]~input_o\,
	combout => \HD~56_combout\);

-- Location: FF_X66_Y30_N13
\HD[0][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][18]~q\);

-- Location: LCCOMB_X66_Y30_N6
\HD~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~57_combout\ = (\HD~0_combout\ & (\data_write[18]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[18]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~57_combout\);

-- Location: FF_X66_Y30_N7
\HD[0][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][18]~q\);

-- Location: LCCOMB_X66_Y30_N8
\Mux237~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~34_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[0][2][18]~q\)) # (!\sector[1]~input_o\ & ((\HD[0][0][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][18]~q\,
	datab => \sector[0]~input_o\,
	datac => \sector[1]~input_o\,
	datad => \HD[0][0][18]~q\,
	combout => \Mux237~34_combout\);

-- Location: FF_X66_Y30_N3
\HD[0][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][18]~q\);

-- Location: LCCOMB_X66_Y30_N10
\HD~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~55_combout\ = (\Decoder1~10_combout\ & (\HD~0_combout\ & \data_write[18]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[18]~input_o\,
	combout => \HD~55_combout\);

-- Location: FF_X66_Y30_N11
\HD[0][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][18]~q\);

-- Location: LCCOMB_X66_Y30_N2
\Mux237~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~35_combout\ = (\sector[0]~input_o\ & ((\Mux237~34_combout\ & (\HD[0][3][18]~q\)) # (!\Mux237~34_combout\ & ((\HD[0][1][18]~q\))))) # (!\sector[0]~input_o\ & (\Mux237~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux237~34_combout\,
	datac => \HD[0][3][18]~q\,
	datad => \HD[0][1][18]~q\,
	combout => \Mux237~35_combout\);

-- Location: FF_X70_Y30_N13
\HD[0][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][18]~q\);

-- Location: LCCOMB_X70_Y30_N12
\Mux237~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~36_combout\ = (\Mux240~1_combout\ & (((\HD[0][12][18]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux237~35_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][18]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux237~36_combout\);

-- Location: LCCOMB_X70_Y30_N22
\Mux237~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~37_combout\ = (\Mux240~2_combout\ & ((\Mux237~36_combout\ & ((\HD[0][13][18]~q\))) # (!\Mux237~36_combout\ & (\Mux237~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux237~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux237~33_combout\,
	datac => \HD[0][13][18]~q\,
	datad => \Mux237~36_combout\,
	combout => \Mux237~37_combout\);

-- Location: LCCOMB_X74_Y37_N4
\Mux237~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~38_combout\ = (\Mux240~0_combout\ & ((\Mux237~31_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((\Mux237~37_combout\ & !\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux237~31_combout\,
	datac => \Mux237~37_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux237~38_combout\);

-- Location: LCCOMB_X74_Y37_N16
\Mux237~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~41_combout\ = (\Mux237~38_combout\ & ((\Mux237~40_combout\) # ((!\track[0]~input_o\)))) # (!\Mux237~38_combout\ & (((\Mux237~29_combout\ & \track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~40_combout\,
	datab => \Mux237~29_combout\,
	datac => \Mux237~38_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux237~41_combout\);

-- Location: FF_X73_Y43_N1
\HD[6][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][18]~q\);

-- Location: FF_X68_Y43_N25
\HD[6][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][18]~q\);

-- Location: FF_X68_Y43_N3
\HD[6][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][18]~q\);

-- Location: LCCOMB_X68_Y43_N2
\Mux237~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~20_combout\ = (\sector[1]~input_o\ & ((\HD[6][2][18]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][0][18]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][18]~q\,
	datac => \HD[6][0][18]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux237~20_combout\);

-- Location: FF_X72_Y43_N23
\HD[6][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][18]~q\);

-- Location: FF_X72_Y43_N29
\HD[6][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][18]~q\);

-- Location: LCCOMB_X72_Y43_N22
\Mux237~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~21_combout\ = (\sector[0]~input_o\ & ((\Mux237~20_combout\ & (\HD[6][3][18]~q\)) # (!\Mux237~20_combout\ & ((\HD[6][1][18]~q\))))) # (!\sector[0]~input_o\ & (\Mux237~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux237~20_combout\,
	datac => \HD[6][3][18]~q\,
	datad => \HD[6][1][18]~q\,
	combout => \Mux237~21_combout\);

-- Location: LCCOMB_X73_Y43_N0
\Mux237~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][18]~q\)) # (!\Mux240~1_combout\ & ((\Mux237~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][18]~q\,
	datad => \Mux237~21_combout\,
	combout => \Mux237~22_combout\);

-- Location: FF_X73_Y43_N27
\HD[6][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][18]~q\);

-- Location: FF_X74_Y44_N31
\HD[6][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][18]~q\);

-- Location: FF_X74_Y44_N1
\HD[6][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][18]~q\);

-- Location: LCCOMB_X74_Y44_N0
\Mux237~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~18_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][9][18]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][18]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][18]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux237~18_combout\);

-- Location: FF_X73_Y45_N17
\HD[6][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][18]~q\);

-- Location: FF_X73_Y45_N23
\HD[6][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][18]~q\);

-- Location: LCCOMB_X73_Y45_N16
\Mux237~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~19_combout\ = (\sector[1]~input_o\ & ((\Mux237~18_combout\ & (\HD[6][11][18]~q\)) # (!\Mux237~18_combout\ & ((\HD[6][10][18]~q\))))) # (!\sector[1]~input_o\ & (\Mux237~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux237~18_combout\,
	datac => \HD[6][11][18]~q\,
	datad => \HD[6][10][18]~q\,
	combout => \Mux237~19_combout\);

-- Location: LCCOMB_X73_Y43_N26
\Mux237~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~23_combout\ = (\Mux240~2_combout\ & ((\Mux237~22_combout\ & (\HD[6][13][18]~q\)) # (!\Mux237~22_combout\ & ((\Mux237~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux237~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux237~22_combout\,
	datac => \HD[6][13][18]~q\,
	datad => \Mux237~19_combout\,
	combout => \Mux237~23_combout\);

-- Location: LCCOMB_X73_Y38_N18
\Mux237~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\) # (\Mux237~23_combout\)))) # (!\Mux240~4_combout\ & (\Mux237~41_combout\ & (!\Mux240~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux237~41_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux237~23_combout\,
	combout => \Mux237~42_combout\);

-- Location: LCCOMB_X72_Y38_N28
\Mux237~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~45_combout\ = (\Mux240~3_combout\ & ((\Mux237~42_combout\ & (\Mux237~44_combout\)) # (!\Mux237~42_combout\ & ((\Mux237~17_combout\))))) # (!\Mux240~3_combout\ & (((\Mux237~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~44_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux237~17_combout\,
	datad => \Mux237~42_combout\,
	combout => \Mux237~45_combout\);

-- Location: FF_X60_Y32_N13
\HD[3][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][18]~q\);

-- Location: FF_X60_Y32_N19
\HD[3][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][18]~q\);

-- Location: LCCOMB_X60_Y32_N12
\Mux237~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][18]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][18]~q\,
	datad => \HD[3][9][18]~q\,
	combout => \Mux237~46_combout\);

-- Location: FF_X59_Y33_N29
\HD[3][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][18]~q\);

-- Location: FF_X59_Y33_N3
\HD[3][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][18]~q\);

-- Location: LCCOMB_X59_Y33_N28
\Mux237~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~47_combout\ = (\Mux237~46_combout\ & (((\HD[3][11][18]~q\)) # (!\sector[1]~input_o\))) # (!\Mux237~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][18]~q\,
	datad => \HD[3][10][18]~q\,
	combout => \Mux237~47_combout\);

-- Location: FF_X62_Y36_N5
\HD[3][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][18]~q\);

-- Location: LCCOMB_X63_Y33_N12
\HD[3][1][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[3][1][18]~feeder_combout\);

-- Location: FF_X63_Y33_N13
\HD[3][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][1][18]~feeder_combout\,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][18]~q\);

-- Location: FF_X63_Y33_N23
\HD[3][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][18]~q\);

-- Location: FF_X62_Y33_N13
\HD[3][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][18]~q\);

-- Location: LCCOMB_X63_Y33_N22
\Mux237~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][18]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][18]~q\,
	datad => \HD[3][2][18]~q\,
	combout => \Mux237~48_combout\);

-- Location: FF_X62_Y33_N23
\HD[3][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][18]~q\);

-- Location: LCCOMB_X62_Y33_N22
\Mux237~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~49_combout\ = (\Mux237~48_combout\ & (((\HD[3][3][18]~q\) # (!\sector[0]~input_o\)))) # (!\Mux237~48_combout\ & (\HD[3][1][18]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][1][18]~q\,
	datab => \Mux237~48_combout\,
	datac => \HD[3][3][18]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux237~49_combout\);

-- Location: FF_X62_Y36_N19
\HD[3][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][18]~q\);

-- Location: LCCOMB_X62_Y36_N18
\Mux237~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~50_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[3][12][18]~q\))) # (!\Mux240~1_combout\ & (\Mux237~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux237~49_combout\,
	datac => \HD[3][12][18]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux237~50_combout\);

-- Location: LCCOMB_X62_Y36_N4
\Mux237~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~51_combout\ = (\Mux240~2_combout\ & ((\Mux237~50_combout\ & ((\HD[3][13][18]~q\))) # (!\Mux237~50_combout\ & (\Mux237~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux237~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux237~47_combout\,
	datac => \HD[3][13][18]~q\,
	datad => \Mux237~50_combout\,
	combout => \Mux237~51_combout\);

-- Location: FF_X66_Y33_N21
\HD[3][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][18]~q\);

-- Location: FF_X67_Y33_N17
\HD[3][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][18]~q\);

-- Location: LCCOMB_X66_Y33_N20
\Mux237~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][18]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][18]~q\,
	datad => \HD[3][6][18]~q\,
	combout => \Mux237~61_combout\);

-- Location: FF_X67_Y33_N19
\HD[3][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][18]~q\);

-- Location: LCCOMB_X66_Y33_N10
\HD[3][5][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[3][5][18]~feeder_combout\);

-- Location: FF_X66_Y33_N11
\HD[3][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][18]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][18]~q\);

-- Location: LCCOMB_X67_Y33_N18
\Mux237~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~62_combout\ = (\sector[0]~input_o\ & ((\Mux237~61_combout\ & (\HD[3][7][18]~q\)) # (!\Mux237~61_combout\ & ((\HD[3][5][18]~q\))))) # (!\sector[0]~input_o\ & (\Mux237~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux237~61_combout\,
	datac => \HD[3][7][18]~q\,
	datad => \HD[3][5][18]~q\,
	combout => \Mux237~62_combout\);

-- Location: FF_X60_Y39_N15
\HD[2][8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][18]~q\);

-- Location: LCCOMB_X61_Y39_N24
\HD[2][10][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][18]~feeder_combout\ = \data_write[18]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[18]~input_o\,
	combout => \HD[2][10][18]~feeder_combout\);

-- Location: FF_X61_Y39_N25
\HD[2][10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][18]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][18]~q\);

-- Location: LCCOMB_X60_Y39_N14
\Mux237~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][18]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][18]~q\,
	datad => \HD[2][10][18]~q\,
	combout => \Mux237~54_combout\);

-- Location: FF_X61_Y39_N3
\HD[2][11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][18]~q\);

-- Location: FF_X60_Y39_N13
\HD[2][9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][18]~q\);

-- Location: LCCOMB_X61_Y39_N2
\Mux237~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~55_combout\ = (\Mux237~54_combout\ & (((\HD[2][11][18]~q\)) # (!\sector[0]~input_o\))) # (!\Mux237~54_combout\ & (\sector[0]~input_o\ & ((\HD[2][9][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~54_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][11][18]~q\,
	datad => \HD[2][9][18]~q\,
	combout => \Mux237~55_combout\);

-- Location: FF_X57_Y41_N11
\HD[2][0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][18]~q\);

-- Location: FF_X57_Y41_N25
\HD[2][1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][18]~q\);

-- Location: LCCOMB_X57_Y41_N10
\Mux237~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][18]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][18]~q\,
	datad => \HD[2][1][18]~q\,
	combout => \Mux237~56_combout\);

-- Location: FF_X59_Y39_N27
\HD[2][3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][18]~q\);

-- Location: FF_X59_Y39_N1
\HD[2][2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][18]~q\);

-- Location: LCCOMB_X59_Y39_N26
\Mux237~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~57_combout\ = (\Mux237~56_combout\ & (((\HD[2][3][18]~q\)) # (!\sector[1]~input_o\))) # (!\Mux237~56_combout\ & (\sector[1]~input_o\ & ((\HD[2][2][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~56_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][18]~q\,
	datad => \HD[2][2][18]~q\,
	combout => \Mux237~57_combout\);

-- Location: LCCOMB_X59_Y39_N28
\Mux237~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux237~55_combout\)) # (!\Mux240~2_combout\ & ((\Mux237~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux237~55_combout\,
	datac => \Mux237~57_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux237~58_combout\);

-- Location: FF_X63_Y39_N11
\HD[2][13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][18]~q\);

-- Location: FF_X63_Y39_N25
\HD[2][12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][18]~q\);

-- Location: LCCOMB_X63_Y39_N10
\Mux237~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~59_combout\ = (\Mux240~1_combout\ & ((\Mux237~58_combout\ & (\HD[2][13][18]~q\)) # (!\Mux237~58_combout\ & ((\HD[2][12][18]~q\))))) # (!\Mux240~1_combout\ & (\Mux237~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux237~58_combout\,
	datac => \HD[2][13][18]~q\,
	datad => \HD[2][12][18]~q\,
	combout => \Mux237~59_combout\);

-- Location: FF_X68_Y34_N23
\HD[2][4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][18]~q\);

-- Location: FF_X67_Y34_N13
\HD[2][5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][18]~q\);

-- Location: LCCOMB_X68_Y34_N22
\Mux237~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][18]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][18]~q\,
	datad => \HD[2][5][18]~q\,
	combout => \Mux237~52_combout\);

-- Location: FF_X67_Y34_N23
\HD[2][7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][18]~q\);

-- Location: FF_X68_Y34_N29
\HD[2][6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[18]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][18]~q\);

-- Location: LCCOMB_X67_Y34_N22
\Mux237~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~53_combout\ = (\sector[1]~input_o\ & ((\Mux237~52_combout\ & (\HD[2][7][18]~q\)) # (!\Mux237~52_combout\ & ((\HD[2][6][18]~q\))))) # (!\sector[1]~input_o\ & (\Mux237~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux237~52_combout\,
	datac => \HD[2][7][18]~q\,
	datad => \HD[2][6][18]~q\,
	combout => \Mux237~53_combout\);

-- Location: LCCOMB_X67_Y34_N8
\Mux237~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux237~53_combout\))) # (!\Mux240~0_combout\ & (\Mux237~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~59_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux237~53_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux237~60_combout\);

-- Location: LCCOMB_X67_Y33_N12
\Mux237~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~63_combout\ = (\track[0]~input_o\ & ((\Mux237~60_combout\ & ((\Mux237~62_combout\))) # (!\Mux237~60_combout\ & (\Mux237~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux237~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux237~51_combout\,
	datab => \Mux237~62_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux237~60_combout\,
	combout => \Mux237~63_combout\);

-- Location: LCCOMB_X67_Y33_N14
\Mux237~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux237~64_combout\ = (\track[2]~input_o\ & (\Mux237~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux237~63_combout\))) # (!\track[1]~input_o\ & (\Mux237~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \Mux237~45_combout\,
	datac => \track[1]~input_o\,
	datad => \Mux237~63_combout\,
	combout => \Mux237~64_combout\);

-- Location: IOIBUF_X74_Y73_N15
\data_write[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(19),
	o => \data_write[19]~input_o\);

-- Location: FF_X60_Y39_N19
\HD[2][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][19]~q\);

-- Location: FF_X60_Y39_N25
\HD[2][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][19]~q\);

-- Location: LCCOMB_X60_Y39_N18
\Mux236~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][19]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][19]~q\,
	datad => \HD[2][9][19]~q\,
	combout => \Mux236~54_combout\);

-- Location: FF_X60_Y41_N7
\HD[2][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][19]~q\);

-- Location: FF_X60_Y41_N29
\HD[2][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][19]~q\);

-- Location: LCCOMB_X60_Y41_N6
\Mux236~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~55_combout\ = (\sector[1]~input_o\ & ((\Mux236~54_combout\ & (\HD[2][11][19]~q\)) # (!\Mux236~54_combout\ & ((\HD[2][10][19]~q\))))) # (!\sector[1]~input_o\ & (\Mux236~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux236~54_combout\,
	datac => \HD[2][11][19]~q\,
	datad => \HD[2][10][19]~q\,
	combout => \Mux236~55_combout\);

-- Location: FF_X61_Y41_N11
\HD[2][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][19]~q\);

-- Location: FF_X61_Y41_N25
\HD[2][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][19]~q\);

-- Location: FF_X56_Y40_N19
\HD[2][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][19]~q\);

-- Location: FF_X56_Y40_N17
\HD[2][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][19]~q\);

-- Location: LCCOMB_X56_Y40_N18
\Mux236~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][19]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][19]~q\,
	datad => \HD[2][2][19]~q\,
	combout => \Mux236~56_combout\);

-- Location: FF_X58_Y41_N5
\HD[2][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][19]~q\);

-- Location: LCCOMB_X58_Y37_N24
\HD[2][1][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[2][1][19]~feeder_combout\);

-- Location: FF_X58_Y37_N25
\HD[2][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][19]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][19]~q\);

-- Location: LCCOMB_X58_Y41_N4
\Mux236~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~57_combout\ = (\sector[0]~input_o\ & ((\Mux236~56_combout\ & (\HD[2][3][19]~q\)) # (!\Mux236~56_combout\ & ((\HD[2][1][19]~q\))))) # (!\sector[0]~input_o\ & (\Mux236~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux236~56_combout\,
	datac => \HD[2][3][19]~q\,
	datad => \HD[2][1][19]~q\,
	combout => \Mux236~57_combout\);

-- Location: LCCOMB_X61_Y41_N24
\Mux236~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][19]~q\)) # (!\Mux240~1_combout\ & ((\Mux236~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][19]~q\,
	datad => \Mux236~57_combout\,
	combout => \Mux236~58_combout\);

-- Location: LCCOMB_X61_Y41_N10
\Mux236~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~59_combout\ = (\Mux240~2_combout\ & ((\Mux236~58_combout\ & ((\HD[2][13][19]~q\))) # (!\Mux236~58_combout\ & (\Mux236~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux236~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux236~55_combout\,
	datac => \HD[2][13][19]~q\,
	datad => \Mux236~58_combout\,
	combout => \Mux236~59_combout\);

-- Location: FF_X63_Y33_N9
\HD[3][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][19]~q\);

-- Location: FF_X63_Y33_N3
\HD[3][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][19]~q\);

-- Location: LCCOMB_X63_Y33_N2
\Mux236~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~50_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[3][1][19]~q\)) # (!\sector[0]~input_o\ & ((\HD[3][0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][1][19]~q\,
	datac => \HD[3][0][19]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux236~50_combout\);

-- Location: FF_X62_Y33_N3
\HD[3][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][19]~q\);

-- Location: FF_X62_Y33_N17
\HD[3][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][19]~q\);

-- Location: LCCOMB_X62_Y33_N2
\Mux236~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~51_combout\ = (\Mux236~50_combout\ & (((\HD[3][3][19]~q\)) # (!\sector[1]~input_o\))) # (!\Mux236~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][19]~q\,
	datad => \HD[3][2][19]~q\,
	combout => \Mux236~51_combout\);

-- Location: FF_X60_Y33_N17
\HD[3][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][19]~q\);

-- Location: LCCOMB_X60_Y33_N6
\HD[3][10][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[3][10][19]~feeder_combout\);

-- Location: FF_X60_Y33_N7
\HD[3][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][19]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][19]~q\);

-- Location: LCCOMB_X60_Y33_N16
\Mux236~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][19]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][19]~q\,
	datad => \HD[3][10][19]~q\,
	combout => \Mux236~48_combout\);

-- Location: FF_X59_Y33_N7
\HD[3][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][19]~q\);

-- Location: FF_X59_Y34_N1
\HD[3][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][19]~q\);

-- Location: LCCOMB_X59_Y33_N6
\Mux236~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~49_combout\ = (\sector[0]~input_o\ & ((\Mux236~48_combout\ & (\HD[3][11][19]~q\)) # (!\Mux236~48_combout\ & ((\HD[3][9][19]~q\))))) # (!\sector[0]~input_o\ & (\Mux236~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux236~48_combout\,
	datac => \HD[3][11][19]~q\,
	datad => \HD[3][9][19]~q\,
	combout => \Mux236~49_combout\);

-- Location: LCCOMB_X59_Y33_N0
\Mux236~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux236~49_combout\))) # (!\Mux240~2_combout\ & (\Mux236~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux236~51_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux236~49_combout\,
	combout => \Mux236~52_combout\);

-- Location: FF_X65_Y37_N19
\HD[3][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][19]~q\);

-- Location: FF_X65_Y37_N17
\HD[3][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][19]~q\);

-- Location: LCCOMB_X65_Y37_N18
\Mux236~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~53_combout\ = (\Mux236~52_combout\ & (((\HD[3][13][19]~q\)) # (!\Mux240~1_combout\))) # (!\Mux236~52_combout\ & (\Mux240~1_combout\ & ((\HD[3][12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~52_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][19]~q\,
	datad => \HD[3][12][19]~q\,
	combout => \Mux236~53_combout\);

-- Location: LCCOMB_X65_Y37_N12
\Mux236~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~60_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux236~53_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & (\Mux236~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux236~59_combout\,
	datad => \Mux236~53_combout\,
	combout => \Mux236~60_combout\);

-- Location: FF_X66_Y33_N23
\HD[3][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][19]~q\);

-- Location: FF_X66_Y33_N1
\HD[3][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][19]~q\);

-- Location: LCCOMB_X66_Y33_N0
\Mux236~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~61_combout\ = (\sector[0]~input_o\ & ((\HD[3][5][19]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[3][4][19]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][19]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][19]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux236~61_combout\);

-- Location: FF_X63_Y34_N29
\HD[3][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][19]~q\);

-- Location: FF_X63_Y34_N3
\HD[3][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][19]~q\);

-- Location: LCCOMB_X63_Y34_N28
\Mux236~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~62_combout\ = (\Mux236~61_combout\ & (((\HD[3][7][19]~q\)) # (!\sector[1]~input_o\))) # (!\Mux236~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][19]~q\,
	datad => \HD[3][6][19]~q\,
	combout => \Mux236~62_combout\);

-- Location: FF_X67_Y34_N11
\HD[2][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][19]~q\);

-- Location: FF_X67_Y34_N21
\HD[2][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][19]~q\);

-- Location: FF_X68_Y34_N3
\HD[2][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][19]~q\);

-- Location: FF_X68_Y34_N1
\HD[2][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][19]~q\);

-- Location: LCCOMB_X68_Y34_N2
\Mux236~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][19]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][19]~q\,
	datad => \HD[2][6][19]~q\,
	combout => \Mux236~46_combout\);

-- Location: LCCOMB_X67_Y34_N20
\Mux236~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~47_combout\ = (\sector[0]~input_o\ & ((\Mux236~46_combout\ & ((\HD[2][7][19]~q\))) # (!\Mux236~46_combout\ & (\HD[2][5][19]~q\)))) # (!\sector[0]~input_o\ & (((\Mux236~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][5][19]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][7][19]~q\,
	datad => \Mux236~46_combout\,
	combout => \Mux236~47_combout\);

-- Location: LCCOMB_X65_Y37_N6
\Mux236~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~63_combout\ = (\Mux236~60_combout\ & (((\Mux236~62_combout\)) # (!\Mux240~0_combout\))) # (!\Mux236~60_combout\ & (\Mux240~0_combout\ & ((\Mux236~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~60_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux236~62_combout\,
	datad => \Mux236~47_combout\,
	combout => \Mux236~63_combout\);

-- Location: FF_X74_Y40_N5
\HD[1][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][19]~q\);

-- Location: FF_X74_Y40_N31
\HD[1][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][19]~q\);

-- Location: FF_X75_Y37_N29
\HD[1][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][19]~q\);

-- Location: FF_X75_Y37_N3
\HD[1][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][19]~q\);

-- Location: LCCOMB_X75_Y37_N28
\Mux236~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][19]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][19]~q\,
	datad => \HD[1][6][19]~q\,
	combout => \Mux236~39_combout\);

-- Location: LCCOMB_X74_Y40_N30
\Mux236~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~40_combout\ = (\sector[0]~input_o\ & ((\Mux236~39_combout\ & ((\HD[1][7][19]~q\))) # (!\Mux236~39_combout\ & (\HD[1][5][19]~q\)))) # (!\sector[0]~input_o\ & (((\Mux236~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][5][19]~q\,
	datac => \HD[1][7][19]~q\,
	datad => \Mux236~39_combout\,
	combout => \Mux236~40_combout\);

-- Location: FF_X74_Y32_N9
\HD[0][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][19]~q\);

-- Location: FF_X73_Y32_N3
\HD[0][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][19]~q\);

-- Location: LCCOMB_X74_Y32_N8
\Mux236~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][19]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][19]~q\,
	datad => \HD[0][5][19]~q\,
	combout => \Mux236~24_combout\);

-- Location: FF_X73_Y32_N29
\HD[0][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][19]~q\);

-- Location: FF_X74_Y32_N23
\HD[0][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][19]~q\);

-- Location: LCCOMB_X73_Y32_N28
\Mux236~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~25_combout\ = (\Mux236~24_combout\ & (((\HD[0][7][19]~q\)) # (!\sector[1]~input_o\))) # (!\Mux236~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][19]~q\,
	datad => \HD[0][6][19]~q\,
	combout => \Mux236~25_combout\);

-- Location: FF_X73_Y34_N27
\HD[1][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][19]~q\);

-- Location: FF_X73_Y34_N29
\HD[1][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][19]~q\);

-- Location: FF_X74_Y34_N19
\HD[1][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][19]~q\);

-- Location: LCCOMB_X74_Y34_N0
\HD[1][9][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][9][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[1][9][19]~feeder_combout\);

-- Location: FF_X74_Y34_N1
\HD[1][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][9][19]~feeder_combout\,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][19]~q\);

-- Location: LCCOMB_X74_Y34_N18
\Mux236~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][9][19]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][19]~q\,
	datad => \HD[1][9][19]~q\,
	combout => \Mux236~26_combout\);

-- Location: LCCOMB_X73_Y34_N28
\Mux236~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~27_combout\ = (\sector[1]~input_o\ & ((\Mux236~26_combout\ & ((\HD[1][11][19]~q\))) # (!\Mux236~26_combout\ & (\HD[1][10][19]~q\)))) # (!\sector[1]~input_o\ & (((\Mux236~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][10][19]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][11][19]~q\,
	datad => \Mux236~26_combout\,
	combout => \Mux236~27_combout\);

-- Location: FF_X80_Y34_N7
\HD[1][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][19]~q\);

-- Location: FF_X80_Y34_N13
\HD[1][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][19]~q\);

-- Location: FF_X77_Y34_N13
\HD[1][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][19]~q\);

-- Location: LCCOMB_X76_Y33_N4
\HD[1][2][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[1][2][19]~feeder_combout\);

-- Location: FF_X76_Y33_N5
\HD[1][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][19]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][19]~q\);

-- Location: LCCOMB_X77_Y34_N12
\Mux236~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][19]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][19]~q\,
	datad => \HD[1][2][19]~q\,
	combout => \Mux236~28_combout\);

-- Location: FF_X81_Y34_N23
\HD[1][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][19]~q\);

-- Location: FF_X81_Y34_N21
\HD[1][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][19]~q\);

-- Location: LCCOMB_X81_Y34_N22
\Mux236~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~29_combout\ = (\Mux236~28_combout\ & (((\HD[1][3][19]~q\)) # (!\sector[0]~input_o\))) # (!\Mux236~28_combout\ & (\sector[0]~input_o\ & ((\HD[1][1][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~28_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][3][19]~q\,
	datad => \HD[1][1][19]~q\,
	combout => \Mux236~29_combout\);

-- Location: LCCOMB_X80_Y34_N12
\Mux236~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~30_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[1][12][19]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux236~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[1][12][19]~q\,
	datad => \Mux236~29_combout\,
	combout => \Mux236~30_combout\);

-- Location: LCCOMB_X80_Y34_N6
\Mux236~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~31_combout\ = (\Mux240~2_combout\ & ((\Mux236~30_combout\ & ((\HD[1][13][19]~q\))) # (!\Mux236~30_combout\ & (\Mux236~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux236~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~27_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[1][13][19]~q\,
	datad => \Mux236~30_combout\,
	combout => \Mux236~31_combout\);

-- Location: LCCOMB_X70_Y32_N30
\HD[0][12][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][12][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[0][12][19]~feeder_combout\);

-- Location: FF_X70_Y32_N31
\HD[0][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][12][19]~feeder_combout\,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][19]~q\);

-- Location: FF_X70_Y32_N19
\HD[0][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][19]~q\);

-- Location: FF_X68_Y31_N23
\HD[0][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][19]~q\);

-- Location: FF_X68_Y31_N1
\HD[0][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][19]~q\);

-- Location: LCCOMB_X68_Y31_N0
\Mux236~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~32_combout\ = (\sector[1]~input_o\ & ((\HD[0][10][19]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][8][19]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][19]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][19]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux236~32_combout\);

-- Location: FF_X68_Y33_N17
\HD[0][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][19]~q\);

-- Location: FF_X69_Y32_N9
\HD[0][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][19]~q\);

-- Location: LCCOMB_X69_Y32_N8
\Mux236~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~33_combout\ = (\Mux236~32_combout\ & (((\HD[0][11][19]~q\) # (!\sector[0]~input_o\)))) # (!\Mux236~32_combout\ & (\HD[0][9][19]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~32_combout\,
	datab => \HD[0][9][19]~q\,
	datac => \HD[0][11][19]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux236~33_combout\);

-- Location: LCCOMB_X67_Y32_N26
\HD~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~59_combout\ = (\Decoder1~10_combout\ & (\data_write[19]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \data_write[19]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~59_combout\);

-- Location: FF_X67_Y32_N27
\HD[0][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][19]~q\);

-- Location: LCCOMB_X67_Y32_N28
\HD~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~60_combout\ = (\HD~0_combout\ & (\data_write[19]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \data_write[19]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~60_combout\);

-- Location: FF_X67_Y32_N29
\HD[0][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][19]~q\);

-- Location: LCCOMB_X67_Y32_N14
\Mux236~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~34_combout\ = (\sector[0]~input_o\ & ((\HD[0][1][19]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((!\sector[1]~input_o\ & \HD[0][0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][19]~q\,
	datab => \sector[0]~input_o\,
	datac => \sector[1]~input_o\,
	datad => \HD[0][0][19]~q\,
	combout => \Mux236~34_combout\);

-- Location: FF_X67_Y32_N25
\HD[0][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][19]~q\);

-- Location: LCCOMB_X67_Y32_N16
\HD~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~58_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[19]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~9_combout\,
	datac => \data_write[19]~input_o\,
	combout => \HD~58_combout\);

-- Location: FF_X67_Y32_N17
\HD[0][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][19]~q\);

-- Location: LCCOMB_X67_Y32_N24
\Mux236~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~35_combout\ = (\sector[1]~input_o\ & ((\Mux236~34_combout\ & (\HD[0][3][19]~q\)) # (!\Mux236~34_combout\ & ((\HD[0][2][19]~q\))))) # (!\sector[1]~input_o\ & (\Mux236~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux236~34_combout\,
	datac => \HD[0][3][19]~q\,
	datad => \HD[0][2][19]~q\,
	combout => \Mux236~35_combout\);

-- Location: LCCOMB_X70_Y32_N8
\Mux236~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux236~33_combout\)) # (!\Mux240~2_combout\ & ((\Mux236~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~33_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux236~35_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux236~36_combout\);

-- Location: LCCOMB_X70_Y32_N18
\Mux236~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~37_combout\ = (\Mux240~1_combout\ & ((\Mux236~36_combout\ & ((\HD[0][13][19]~q\))) # (!\Mux236~36_combout\ & (\HD[0][12][19]~q\)))) # (!\Mux240~1_combout\ & (((\Mux236~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][12][19]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][19]~q\,
	datad => \Mux236~36_combout\,
	combout => \Mux236~37_combout\);

-- Location: LCCOMB_X70_Y32_N28
\Mux236~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~38_combout\ = (\track[0]~input_o\ & ((\Mux236~31_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux236~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux236~31_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux236~37_combout\,
	combout => \Mux236~38_combout\);

-- Location: LCCOMB_X69_Y32_N18
\Mux236~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~41_combout\ = (\Mux240~0_combout\ & ((\Mux236~38_combout\ & (\Mux236~40_combout\)) # (!\Mux236~38_combout\ & ((\Mux236~25_combout\))))) # (!\Mux240~0_combout\ & (((\Mux236~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~40_combout\,
	datab => \Mux236~25_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux236~38_combout\,
	combout => \Mux236~41_combout\);

-- Location: FF_X77_Y40_N29
\HD[4][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][19]~q\);

-- Location: FF_X77_Y40_N23
\HD[4][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][19]~q\);

-- Location: LCCOMB_X79_Y40_N12
\HD[4][9][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][9][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[4][9][19]~feeder_combout\);

-- Location: FF_X79_Y40_N13
\HD[4][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][9][19]~feeder_combout\,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][19]~q\);

-- Location: FF_X80_Y40_N13
\HD[4][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][19]~q\);

-- Location: FF_X79_Y40_N23
\HD[4][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][19]~q\);

-- Location: LCCOMB_X79_Y43_N26
\HD[4][10][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][19]~feeder_combout\ = \data_write[19]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[19]~input_o\,
	combout => \HD[4][10][19]~feeder_combout\);

-- Location: FF_X79_Y43_N27
\HD[4][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][19]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][19]~q\);

-- Location: LCCOMB_X79_Y40_N22
\Mux236~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][19]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][19]~q\,
	datad => \HD[4][10][19]~q\,
	combout => \Mux236~14_combout\);

-- Location: LCCOMB_X80_Y40_N12
\Mux236~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~15_combout\ = (\sector[0]~input_o\ & ((\Mux236~14_combout\ & ((\HD[4][11][19]~q\))) # (!\Mux236~14_combout\ & (\HD[4][9][19]~q\)))) # (!\sector[0]~input_o\ & (((\Mux236~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][19]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][19]~q\,
	datad => \Mux236~14_combout\,
	combout => \Mux236~15_combout\);

-- Location: FF_X75_Y41_N5
\HD[4][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][19]~q\);

-- Location: FF_X75_Y41_N7
\HD[4][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][19]~q\);

-- Location: LCCOMB_X75_Y41_N6
\Mux236~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~16_combout\ = (\sector[0]~input_o\ & ((\HD[4][1][19]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[4][0][19]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][1][19]~q\,
	datac => \HD[4][0][19]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux236~16_combout\);

-- Location: FF_X79_Y44_N25
\HD[4][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][19]~q\);

-- Location: FF_X76_Y41_N15
\HD[4][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][19]~q\);

-- Location: LCCOMB_X79_Y44_N24
\Mux236~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~17_combout\ = (\Mux236~16_combout\ & (((\HD[4][3][19]~q\)) # (!\sector[1]~input_o\))) # (!\Mux236~16_combout\ & (\sector[1]~input_o\ & ((\HD[4][2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~16_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][19]~q\,
	datad => \HD[4][2][19]~q\,
	combout => \Mux236~17_combout\);

-- Location: LCCOMB_X79_Y44_N18
\Mux236~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~18_combout\ = (\Mux240~2_combout\ & ((\Mux236~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux236~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~15_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux236~17_combout\,
	combout => \Mux236~18_combout\);

-- Location: LCCOMB_X77_Y40_N22
\Mux236~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~19_combout\ = (\Mux240~1_combout\ & ((\Mux236~18_combout\ & ((\HD[4][13][19]~q\))) # (!\Mux236~18_combout\ & (\HD[4][12][19]~q\)))) # (!\Mux240~1_combout\ & (((\Mux236~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[4][12][19]~q\,
	datac => \HD[4][13][19]~q\,
	datad => \Mux236~18_combout\,
	combout => \Mux236~19_combout\);

-- Location: FF_X74_Y38_N9
\HD[4][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][19]~q\);

-- Location: FF_X74_Y38_N3
\HD[4][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][19]~q\);

-- Location: FF_X81_Y38_N9
\HD[4][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][19]~q\);

-- Location: FF_X77_Y39_N17
\HD[4][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][19]~q\);

-- Location: LCCOMB_X81_Y38_N8
\Mux236~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][19]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][19]~q\,
	datad => \HD[4][5][19]~q\,
	combout => \Mux236~12_combout\);

-- Location: LCCOMB_X74_Y38_N2
\Mux236~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~13_combout\ = (\sector[1]~input_o\ & ((\Mux236~12_combout\ & ((\HD[4][7][19]~q\))) # (!\Mux236~12_combout\ & (\HD[4][6][19]~q\)))) # (!\sector[1]~input_o\ & (((\Mux236~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][6][19]~q\,
	datac => \HD[4][7][19]~q\,
	datad => \Mux236~12_combout\,
	combout => \Mux236~13_combout\);

-- Location: LCCOMB_X74_Y38_N4
\Mux236~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~20_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux236~13_combout\))) # (!\Mux240~0_combout\ & (\Mux236~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux236~19_combout\,
	datad => \Mux236~13_combout\,
	combout => \Mux236~20_combout\);

-- Location: FF_X72_Y41_N25
\HD[5][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][19]~q\);

-- Location: FF_X73_Y41_N27
\HD[5][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][19]~q\);

-- Location: LCCOMB_X73_Y41_N26
\Mux236~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~21_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][6][19]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][6][19]~q\,
	datac => \HD[5][4][19]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux236~21_combout\);

-- Location: FF_X73_Y41_N9
\HD[5][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][19]~q\);

-- Location: FF_X72_Y41_N11
\HD[5][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][19]~q\);

-- Location: LCCOMB_X72_Y41_N10
\Mux236~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~22_combout\ = (\Mux236~21_combout\ & (((\HD[5][7][19]~q\) # (!\sector[0]~input_o\)))) # (!\Mux236~21_combout\ & (\HD[5][5][19]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~21_combout\,
	datab => \HD[5][5][19]~q\,
	datac => \HD[5][7][19]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux236~22_combout\);

-- Location: FF_X61_Y42_N21
\HD[5][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][19]~q\);

-- Location: FF_X61_Y42_N11
\HD[5][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][19]~q\);

-- Location: LCCOMB_X61_Y42_N20
\Mux236~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][19]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][19]~q\,
	datad => \HD[5][9][19]~q\,
	combout => \Mux236~6_combout\);

-- Location: FF_X68_Y33_N31
\HD[5][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][19]~q\);

-- Location: FF_X60_Y40_N29
\HD[5][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][19]~q\);

-- Location: LCCOMB_X60_Y40_N28
\Mux236~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~7_combout\ = (\Mux236~6_combout\ & (((\HD[5][11][19]~q\) # (!\sector[1]~input_o\)))) # (!\Mux236~6_combout\ & (\HD[5][10][19]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~6_combout\,
	datab => \HD[5][10][19]~q\,
	datac => \HD[5][11][19]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux236~7_combout\);

-- Location: FF_X67_Y40_N13
\HD[5][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][19]~q\);

-- Location: FF_X63_Y44_N17
\HD[5][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][19]~q\);

-- Location: FF_X65_Y44_N27
\HD[5][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][19]~q\);

-- Location: FF_X63_Y44_N19
\HD[5][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][19]~q\);

-- Location: FF_X65_Y44_N17
\HD[5][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][19]~q\);

-- Location: LCCOMB_X63_Y44_N18
\Mux236~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~8_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][2][19]~q\))) # (!\sector[1]~input_o\ & (\HD[5][0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][19]~q\,
	datad => \HD[5][2][19]~q\,
	combout => \Mux236~8_combout\);

-- Location: LCCOMB_X65_Y44_N26
\Mux236~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~9_combout\ = (\sector[0]~input_o\ & ((\Mux236~8_combout\ & ((\HD[5][3][19]~q\))) # (!\Mux236~8_combout\ & (\HD[5][1][19]~q\)))) # (!\sector[0]~input_o\ & (((\Mux236~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][19]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][19]~q\,
	datad => \Mux236~8_combout\,
	combout => \Mux236~9_combout\);

-- Location: FF_X67_Y40_N3
\HD[5][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][19]~q\);

-- Location: LCCOMB_X67_Y40_N2
\Mux236~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~10_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[5][12][19]~q\))) # (!\Mux240~1_combout\ & (\Mux236~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux236~9_combout\,
	datac => \HD[5][12][19]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux236~10_combout\);

-- Location: LCCOMB_X67_Y40_N12
\Mux236~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~11_combout\ = (\Mux240~2_combout\ & ((\Mux236~10_combout\ & ((\HD[5][13][19]~q\))) # (!\Mux236~10_combout\ & (\Mux236~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux236~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux236~7_combout\,
	datac => \HD[5][13][19]~q\,
	datad => \Mux236~10_combout\,
	combout => \Mux236~11_combout\);

-- Location: LCCOMB_X67_Y41_N24
\Mux236~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~23_combout\ = (\Mux236~20_combout\ & ((\Mux236~22_combout\) # ((!\track[0]~input_o\)))) # (!\Mux236~20_combout\ & (((\track[0]~input_o\ & \Mux236~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~20_combout\,
	datab => \Mux236~22_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux236~11_combout\,
	combout => \Mux236~23_combout\);

-- Location: LCCOMB_X66_Y41_N24
\Mux236~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~42_combout\ = (\Mux240~3_combout\ & ((\Mux240~4_combout\) # ((\Mux236~23_combout\)))) # (!\Mux240~3_combout\ & (!\Mux240~4_combout\ & (\Mux236~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux236~41_combout\,
	datad => \Mux236~23_combout\,
	combout => \Mux236~42_combout\);

-- Location: FF_X68_Y42_N3
\HD[6][1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][19]~q\);

-- Location: FF_X68_Y43_N7
\HD[6][0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][19]~q\);

-- Location: LCCOMB_X68_Y43_N6
\Mux236~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~2_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][1][19]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][0][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][1][19]~q\,
	datac => \HD[6][0][19]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux236~2_combout\);

-- Location: FF_X69_Y43_N25
\HD[6][3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][19]~q\);

-- Location: FF_X68_Y43_N29
\HD[6][2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][19]~q\);

-- Location: LCCOMB_X69_Y43_N24
\Mux236~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~3_combout\ = (\Mux236~2_combout\ & (((\HD[6][3][19]~q\)) # (!\sector[1]~input_o\))) # (!\Mux236~2_combout\ & (\sector[1]~input_o\ & ((\HD[6][2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~2_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][19]~q\,
	datad => \HD[6][2][19]~q\,
	combout => \Mux236~3_combout\);

-- Location: FF_X69_Y44_N9
\HD[6][9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][19]~q\);

-- Location: FF_X69_Y44_N3
\HD[6][11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][19]~q\);

-- Location: FF_X70_Y44_N27
\HD[6][8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][19]~q\);

-- Location: FF_X70_Y44_N1
\HD[6][10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][19]~q\);

-- Location: LCCOMB_X70_Y44_N26
\Mux236~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][19]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][19]~q\,
	datad => \HD[6][10][19]~q\,
	combout => \Mux236~0_combout\);

-- Location: LCCOMB_X69_Y44_N2
\Mux236~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~1_combout\ = (\sector[0]~input_o\ & ((\Mux236~0_combout\ & ((\HD[6][11][19]~q\))) # (!\Mux236~0_combout\ & (\HD[6][9][19]~q\)))) # (!\sector[0]~input_o\ & (((\Mux236~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][9][19]~q\,
	datac => \HD[6][11][19]~q\,
	datad => \Mux236~0_combout\,
	combout => \Mux236~1_combout\);

-- Location: LCCOMB_X69_Y43_N18
\Mux236~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~4_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux236~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux236~3_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux236~3_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux236~1_combout\,
	combout => \Mux236~4_combout\);

-- Location: FF_X70_Y40_N15
\HD[6][13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][19]~q\);

-- Location: FF_X70_Y40_N21
\HD[6][12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][19]~q\);

-- Location: LCCOMB_X70_Y40_N14
\Mux236~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~5_combout\ = (\Mux240~1_combout\ & ((\Mux236~4_combout\ & (\HD[6][13][19]~q\)) # (!\Mux236~4_combout\ & ((\HD[6][12][19]~q\))))) # (!\Mux240~1_combout\ & (\Mux236~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux236~4_combout\,
	datac => \HD[6][13][19]~q\,
	datad => \HD[6][12][19]~q\,
	combout => \Mux236~5_combout\);

-- Location: FF_X62_Y41_N23
\HD[6][4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][19]~q\);

-- Location: FF_X62_Y41_N13
\HD[6][5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][19]~q\);

-- Location: LCCOMB_X62_Y41_N22
\Mux236~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][19]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][19]~q\,
	datad => \HD[6][5][19]~q\,
	combout => \Mux236~43_combout\);

-- Location: FF_X66_Y41_N19
\HD[6][6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][19]~q\);

-- Location: FF_X66_Y41_N29
\HD[6][7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[19]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][19]~q\);

-- Location: LCCOMB_X66_Y41_N28
\Mux236~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~44_combout\ = (\Mux236~43_combout\ & (((\HD[6][7][19]~q\) # (!\sector[1]~input_o\)))) # (!\Mux236~43_combout\ & (\HD[6][6][19]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~43_combout\,
	datab => \HD[6][6][19]~q\,
	datac => \HD[6][7][19]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux236~44_combout\);

-- Location: LCCOMB_X66_Y41_N22
\Mux236~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~45_combout\ = (\Mux236~42_combout\ & (((\Mux236~44_combout\)) # (!\Mux240~4_combout\))) # (!\Mux236~42_combout\ & (\Mux240~4_combout\ & (\Mux236~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~42_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux236~5_combout\,
	datad => \Mux236~44_combout\,
	combout => \Mux236~45_combout\);

-- Location: LCCOMB_X65_Y37_N0
\Mux236~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux236~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux236~45_combout\))) # (!\track[2]~input_o\ & (\Mux236~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux236~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux236~63_combout\,
	datab => \track[1]~input_o\,
	datac => \track[2]~input_o\,
	datad => \Mux236~45_combout\,
	combout => \Mux236~64_combout\);

-- Location: IOIBUF_X115_Y40_N8
\data_write[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(20),
	o => \data_write[20]~input_o\);

-- Location: FF_X79_Y38_N27
\HD[4][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][20]~q\);

-- Location: FF_X81_Y38_N29
\HD[4][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][20]~q\);

-- Location: FF_X81_Y38_N11
\HD[4][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][20]~q\);

-- Location: LCCOMB_X81_Y38_N28
\Mux235~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][20]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][20]~q\,
	datad => \HD[4][6][20]~q\,
	combout => \Mux235~0_combout\);

-- Location: FF_X79_Y38_N5
\HD[4][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][20]~q\);

-- Location: LCCOMB_X79_Y38_N4
\Mux235~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~1_combout\ = (\Mux235~0_combout\ & (((\HD[4][7][20]~q\) # (!\sector[0]~input_o\)))) # (!\Mux235~0_combout\ & (\HD[4][5][20]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][5][20]~q\,
	datab => \Mux235~0_combout\,
	datac => \HD[4][7][20]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux235~1_combout\);

-- Location: FF_X75_Y41_N9
\HD[4][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][20]~q\);

-- Location: FF_X75_Y43_N27
\HD[4][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][20]~q\);

-- Location: FF_X75_Y41_N3
\HD[4][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][20]~q\);

-- Location: LCCOMB_X76_Y41_N16
\HD[4][2][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[4][2][20]~feeder_combout\);

-- Location: FF_X76_Y41_N17
\HD[4][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][2][20]~feeder_combout\,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][20]~q\);

-- Location: LCCOMB_X75_Y41_N2
\Mux235~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][20]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][20]~q\,
	datad => \HD[4][2][20]~q\,
	combout => \Mux235~10_combout\);

-- Location: LCCOMB_X75_Y43_N26
\Mux235~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~11_combout\ = (\sector[0]~input_o\ & ((\Mux235~10_combout\ & ((\HD[4][3][20]~q\))) # (!\Mux235~10_combout\ & (\HD[4][1][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][1][20]~q\,
	datac => \HD[4][3][20]~q\,
	datad => \Mux235~10_combout\,
	combout => \Mux235~11_combout\);

-- Location: FF_X76_Y42_N17
\HD[4][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][20]~q\);

-- Location: LCCOMB_X76_Y42_N16
\Mux235~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~12_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[4][12][20]~q\))) # (!\Mux240~1_combout\ & (\Mux235~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~11_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][20]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux235~12_combout\);

-- Location: FF_X76_Y42_N3
\HD[4][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][20]~q\);

-- Location: FF_X80_Y40_N31
\HD[4][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][20]~q\);

-- Location: FF_X79_Y40_N19
\HD[4][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][20]~q\);

-- Location: FF_X79_Y40_N1
\HD[4][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][20]~q\);

-- Location: LCCOMB_X79_Y40_N18
\Mux235~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][20]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][20]~q\,
	datad => \HD[4][9][20]~q\,
	combout => \Mux235~8_combout\);

-- Location: FF_X80_Y40_N9
\HD[4][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][20]~q\);

-- Location: LCCOMB_X80_Y40_N8
\Mux235~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~9_combout\ = (\Mux235~8_combout\ & (((\HD[4][11][20]~q\) # (!\sector[1]~input_o\)))) # (!\Mux235~8_combout\ & (\HD[4][10][20]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][20]~q\,
	datab => \Mux235~8_combout\,
	datac => \HD[4][11][20]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux235~9_combout\);

-- Location: LCCOMB_X76_Y42_N2
\Mux235~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~13_combout\ = (\Mux240~2_combout\ & ((\Mux235~12_combout\ & (\HD[4][13][20]~q\)) # (!\Mux235~12_combout\ & ((\Mux235~9_combout\))))) # (!\Mux240~2_combout\ & (\Mux235~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux235~12_combout\,
	datac => \HD[4][13][20]~q\,
	datad => \Mux235~9_combout\,
	combout => \Mux235~13_combout\);

-- Location: LCCOMB_X57_Y42_N30
\HD[5][9][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[5][9][20]~feeder_combout\);

-- Location: FF_X57_Y42_N31
\HD[5][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][20]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][20]~q\);

-- Location: FF_X58_Y42_N19
\HD[5][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][20]~q\);

-- Location: FF_X58_Y38_N25
\HD[5][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][20]~q\);

-- Location: FF_X68_Y33_N11
\HD[5][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][20]~q\);

-- Location: LCCOMB_X58_Y38_N24
\Mux235~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][20]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][20]~q\,
	datad => \HD[5][10][20]~q\,
	combout => \Mux235~2_combout\);

-- Location: LCCOMB_X58_Y42_N18
\Mux235~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~3_combout\ = (\sector[0]~input_o\ & ((\Mux235~2_combout\ & ((\HD[5][11][20]~q\))) # (!\Mux235~2_combout\ & (\HD[5][9][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][9][20]~q\,
	datac => \HD[5][11][20]~q\,
	datad => \Mux235~2_combout\,
	combout => \Mux235~3_combout\);

-- Location: FF_X63_Y44_N5
\HD[5][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][20]~q\);

-- Location: FF_X63_Y44_N7
\HD[5][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][20]~q\);

-- Location: LCCOMB_X63_Y44_N6
\Mux235~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~4_combout\ = (\sector[0]~input_o\ & ((\HD[5][1][20]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][0][20]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][1][20]~q\,
	datac => \HD[5][0][20]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux235~4_combout\);

-- Location: FF_X63_Y43_N5
\HD[5][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][20]~q\);

-- Location: FF_X63_Y43_N19
\HD[5][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][20]~q\);

-- Location: LCCOMB_X63_Y43_N4
\Mux235~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~5_combout\ = (\Mux235~4_combout\ & (((\HD[5][3][20]~q\)) # (!\sector[1]~input_o\))) # (!\Mux235~4_combout\ & (\sector[1]~input_o\ & ((\HD[5][2][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~4_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][3][20]~q\,
	datad => \HD[5][2][20]~q\,
	combout => \Mux235~5_combout\);

-- Location: LCCOMB_X59_Y39_N30
\Mux235~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~6_combout\ = (\Mux240~2_combout\ & ((\Mux235~3_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux235~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux235~3_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux235~5_combout\,
	combout => \Mux235~6_combout\);

-- Location: FF_X65_Y39_N19
\HD[5][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][20]~q\);

-- Location: FF_X65_Y39_N25
\HD[5][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][20]~q\);

-- Location: LCCOMB_X65_Y39_N18
\Mux235~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~7_combout\ = (\Mux240~1_combout\ & ((\Mux235~6_combout\ & (\HD[5][13][20]~q\)) # (!\Mux235~6_combout\ & ((\HD[5][12][20]~q\))))) # (!\Mux240~1_combout\ & (\Mux235~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux235~6_combout\,
	datac => \HD[5][13][20]~q\,
	datad => \HD[5][12][20]~q\,
	combout => \Mux235~7_combout\);

-- Location: LCCOMB_X69_Y41_N4
\Mux235~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~14_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux235~7_combout\))) # (!\track[0]~input_o\ & (\Mux235~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~13_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux235~7_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux235~14_combout\);

-- Location: FF_X70_Y41_N5
\HD[5][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][20]~q\);

-- Location: FF_X69_Y41_N17
\HD[5][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][20]~q\);

-- Location: FF_X70_Y41_N23
\HD[5][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][20]~q\);

-- Location: FF_X69_Y41_N15
\HD[5][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][20]~q\);

-- Location: LCCOMB_X70_Y41_N22
\Mux235~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~15_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][5][20]~q\))) # (!\sector[0]~input_o\ & (\HD[5][4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][20]~q\,
	datad => \HD[5][5][20]~q\,
	combout => \Mux235~15_combout\);

-- Location: LCCOMB_X69_Y41_N16
\Mux235~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~16_combout\ = (\sector[1]~input_o\ & ((\Mux235~15_combout\ & ((\HD[5][7][20]~q\))) # (!\Mux235~15_combout\ & (\HD[5][6][20]~q\)))) # (!\sector[1]~input_o\ & (((\Mux235~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][6][20]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][7][20]~q\,
	datad => \Mux235~15_combout\,
	combout => \Mux235~16_combout\);

-- Location: LCCOMB_X69_Y41_N10
\Mux235~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~17_combout\ = (\Mux240~0_combout\ & ((\Mux235~14_combout\ & ((\Mux235~16_combout\))) # (!\Mux235~14_combout\ & (\Mux235~1_combout\)))) # (!\Mux240~0_combout\ & (((\Mux235~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~1_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux235~14_combout\,
	datad => \Mux235~16_combout\,
	combout => \Mux235~17_combout\);

-- Location: FF_X62_Y41_N19
\HD[6][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][20]~q\);

-- Location: FF_X66_Y41_N9
\HD[6][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][20]~q\);

-- Location: LCCOMB_X62_Y41_N18
\Mux235~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][20]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][20]~q\,
	datad => \HD[6][6][20]~q\,
	combout => \Mux235~43_combout\);

-- Location: FF_X65_Y41_N25
\HD[6][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][20]~q\);

-- Location: FF_X62_Y41_N25
\HD[6][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][20]~q\);

-- Location: LCCOMB_X65_Y41_N24
\Mux235~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~44_combout\ = (\Mux235~43_combout\ & (((\HD[6][7][20]~q\)) # (!\sector[0]~input_o\))) # (!\Mux235~43_combout\ & (\sector[0]~input_o\ & ((\HD[6][5][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~43_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][20]~q\,
	datad => \HD[6][5][20]~q\,
	combout => \Mux235~44_combout\);

-- Location: FF_X68_Y32_N3
\HD[0][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][20]~q\);

-- Location: FF_X68_Y32_N25
\HD[0][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][20]~q\);

-- Location: LCCOMB_X68_Y32_N2
\Mux235~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][20]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][20]~q\,
	datad => \HD[0][9][20]~q\,
	combout => \Mux235~32_combout\);

-- Location: FF_X69_Y32_N31
\HD[0][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][20]~q\);

-- Location: FF_X69_Y32_N29
\HD[0][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][20]~q\);

-- Location: LCCOMB_X69_Y32_N30
\Mux235~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~33_combout\ = (\Mux235~32_combout\ & (((\HD[0][11][20]~q\)) # (!\sector[1]~input_o\))) # (!\Mux235~32_combout\ & (\sector[1]~input_o\ & ((\HD[0][10][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~32_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][11][20]~q\,
	datad => \HD[0][10][20]~q\,
	combout => \Mux235~33_combout\);

-- Location: FF_X70_Y30_N27
\HD[0][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][20]~q\);

-- Location: FF_X70_Y30_N1
\HD[0][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][20]~q\);

-- Location: LCCOMB_X67_Y32_N10
\HD~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~61_combout\ = (\Decoder1~10_combout\ & (\data_write[20]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \data_write[20]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~61_combout\);

-- Location: FF_X67_Y32_N11
\HD[0][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][20]~q\);

-- Location: FF_X67_Y32_N3
\HD[0][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][20]~q\);

-- Location: LCCOMB_X67_Y32_N22
\HD~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~63_combout\ = (\HD~0_combout\ & (\Decoder1~11_combout\ & \data_write[20]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~11_combout\,
	datad => \data_write[20]~input_o\,
	combout => \HD~63_combout\);

-- Location: FF_X67_Y32_N23
\HD[0][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][20]~q\);

-- Location: LCCOMB_X67_Y32_N12
\HD~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~62_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[20]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~9_combout\,
	datad => \data_write[20]~input_o\,
	combout => \HD~62_combout\);

-- Location: FF_X67_Y32_N13
\HD[0][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][20]~q\);

-- Location: LCCOMB_X67_Y32_N0
\Mux235~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~34_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][2][20]~q\))) # (!\sector[1]~input_o\ & (\HD[0][0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][0][20]~q\,
	datab => \sector[0]~input_o\,
	datac => \sector[1]~input_o\,
	datad => \HD[0][2][20]~q\,
	combout => \Mux235~34_combout\);

-- Location: LCCOMB_X67_Y32_N2
\Mux235~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~35_combout\ = (\sector[0]~input_o\ & ((\Mux235~34_combout\ & ((\HD[0][3][20]~q\))) # (!\Mux235~34_combout\ & (\HD[0][1][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][20]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][3][20]~q\,
	datad => \Mux235~34_combout\,
	combout => \Mux235~35_combout\);

-- Location: LCCOMB_X70_Y30_N0
\Mux235~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~36_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[0][12][20]~q\)) # (!\Mux240~1_combout\ & ((\Mux235~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][20]~q\,
	datad => \Mux235~35_combout\,
	combout => \Mux235~36_combout\);

-- Location: LCCOMB_X70_Y30_N26
\Mux235~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~37_combout\ = (\Mux240~2_combout\ & ((\Mux235~36_combout\ & ((\HD[0][13][20]~q\))) # (!\Mux235~36_combout\ & (\Mux235~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux235~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux235~33_combout\,
	datac => \HD[0][13][20]~q\,
	datad => \Mux235~36_combout\,
	combout => \Mux235~37_combout\);

-- Location: LCCOMB_X75_Y32_N8
\HD[0][6][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[0][6][20]~feeder_combout\);

-- Location: FF_X75_Y32_N9
\HD[0][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][20]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][20]~q\);

-- Location: FF_X76_Y32_N5
\HD[0][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][20]~q\);

-- Location: LCCOMB_X76_Y32_N4
\Mux235~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~30_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][20]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][20]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][20]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][20]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux235~30_combout\);

-- Location: FF_X73_Y36_N29
\HD[0][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][20]~q\);

-- Location: FF_X76_Y32_N11
\HD[0][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][20]~q\);

-- Location: LCCOMB_X73_Y36_N28
\Mux235~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~31_combout\ = (\sector[0]~input_o\ & ((\Mux235~30_combout\ & (\HD[0][7][20]~q\)) # (!\Mux235~30_combout\ & ((\HD[0][5][20]~q\))))) # (!\sector[0]~input_o\ & (\Mux235~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux235~30_combout\,
	datac => \HD[0][7][20]~q\,
	datad => \HD[0][5][20]~q\,
	combout => \Mux235~31_combout\);

-- Location: LCCOMB_X73_Y36_N30
\Mux235~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux235~31_combout\))) # (!\Mux240~0_combout\ & (\Mux235~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~37_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux235~31_combout\,
	combout => \Mux235~38_combout\);

-- Location: FF_X74_Y34_N13
\HD[1][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][20]~q\);

-- Location: FF_X73_Y34_N31
\HD[1][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][20]~q\);

-- Location: FF_X74_Y34_N23
\HD[1][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][20]~q\);

-- Location: LCCOMB_X65_Y34_N14
\HD[1][10][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[1][10][20]~feeder_combout\);

-- Location: FF_X65_Y34_N15
\HD[1][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][20]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][20]~q\);

-- Location: LCCOMB_X74_Y34_N22
\Mux235~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~24_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][10][20]~q\))) # (!\sector[1]~input_o\ & (\HD[1][8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][20]~q\,
	datad => \HD[1][10][20]~q\,
	combout => \Mux235~24_combout\);

-- Location: LCCOMB_X73_Y34_N30
\Mux235~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~25_combout\ = (\sector[0]~input_o\ & ((\Mux235~24_combout\ & ((\HD[1][11][20]~q\))) # (!\Mux235~24_combout\ & (\HD[1][9][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][9][20]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][11][20]~q\,
	datad => \Mux235~24_combout\,
	combout => \Mux235~25_combout\);

-- Location: FF_X77_Y34_N17
\HD[1][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][20]~q\);

-- Location: FF_X77_Y34_N7
\HD[1][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][20]~q\);

-- Location: LCCOMB_X77_Y34_N16
\Mux235~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][20]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][20]~q\,
	datad => \HD[1][1][20]~q\,
	combout => \Mux235~26_combout\);

-- Location: FF_X81_Y34_N1
\HD[1][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][20]~q\);

-- Location: LCCOMB_X82_Y34_N6
\HD[1][2][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[1][2][20]~feeder_combout\);

-- Location: FF_X82_Y34_N7
\HD[1][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][20]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][20]~q\);

-- Location: LCCOMB_X81_Y34_N0
\Mux235~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~27_combout\ = (\Mux235~26_combout\ & (((\HD[1][3][20]~q\)) # (!\sector[1]~input_o\))) # (!\Mux235~26_combout\ & (\sector[1]~input_o\ & ((\HD[1][2][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~26_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][3][20]~q\,
	datad => \HD[1][2][20]~q\,
	combout => \Mux235~27_combout\);

-- Location: LCCOMB_X77_Y36_N18
\Mux235~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~28_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux235~25_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & ((\Mux235~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux235~25_combout\,
	datad => \Mux235~27_combout\,
	combout => \Mux235~28_combout\);

-- Location: FF_X77_Y36_N5
\HD[1][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][20]~q\);

-- Location: FF_X77_Y36_N17
\HD[1][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][20]~q\);

-- Location: LCCOMB_X77_Y36_N4
\Mux235~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~29_combout\ = (\Mux240~1_combout\ & ((\Mux235~28_combout\ & (\HD[1][13][20]~q\)) # (!\Mux235~28_combout\ & ((\HD[1][12][20]~q\))))) # (!\Mux240~1_combout\ & (\Mux235~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux235~28_combout\,
	datac => \HD[1][13][20]~q\,
	datad => \HD[1][12][20]~q\,
	combout => \Mux235~29_combout\);

-- Location: FF_X75_Y37_N17
\HD[1][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][20]~q\);

-- Location: FF_X77_Y37_N9
\HD[1][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][20]~q\);

-- Location: LCCOMB_X75_Y37_N16
\Mux235~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][20]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][20]~q\,
	datad => \HD[1][5][20]~q\,
	combout => \Mux235~39_combout\);

-- Location: FF_X76_Y37_N19
\HD[1][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][20]~q\);

-- Location: FF_X75_Y37_N15
\HD[1][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][20]~q\);

-- Location: LCCOMB_X76_Y37_N18
\Mux235~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~40_combout\ = (\Mux235~39_combout\ & (((\HD[1][7][20]~q\)) # (!\sector[1]~input_o\))) # (!\Mux235~39_combout\ & (\sector[1]~input_o\ & ((\HD[1][6][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~39_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][20]~q\,
	datad => \HD[1][6][20]~q\,
	combout => \Mux235~40_combout\);

-- Location: LCCOMB_X73_Y36_N24
\Mux235~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~41_combout\ = (\Mux235~38_combout\ & (((\Mux235~40_combout\)) # (!\track[0]~input_o\))) # (!\Mux235~38_combout\ & (\track[0]~input_o\ & (\Mux235~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~38_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux235~29_combout\,
	datad => \Mux235~40_combout\,
	combout => \Mux235~41_combout\);

-- Location: FF_X73_Y43_N21
\HD[6][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][20]~q\);

-- Location: LCCOMB_X68_Y42_N20
\HD[6][1][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[6][1][20]~feeder_combout\);

-- Location: FF_X68_Y42_N21
\HD[6][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][20]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][20]~q\);

-- Location: FF_X68_Y42_N31
\HD[6][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][20]~q\);

-- Location: FF_X68_Y43_N17
\HD[6][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][20]~q\);

-- Location: FF_X68_Y43_N19
\HD[6][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][20]~q\);

-- Location: LCCOMB_X68_Y43_N18
\Mux235~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~20_combout\ = (\sector[1]~input_o\ & ((\HD[6][2][20]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][0][20]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][20]~q\,
	datac => \HD[6][0][20]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux235~20_combout\);

-- Location: LCCOMB_X68_Y42_N30
\Mux235~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~21_combout\ = (\sector[0]~input_o\ & ((\Mux235~20_combout\ & ((\HD[6][3][20]~q\))) # (!\Mux235~20_combout\ & (\HD[6][1][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][20]~q\,
	datac => \HD[6][3][20]~q\,
	datad => \Mux235~20_combout\,
	combout => \Mux235~21_combout\);

-- Location: LCCOMB_X73_Y43_N20
\Mux235~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][20]~q\)) # (!\Mux240~1_combout\ & ((\Mux235~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][20]~q\,
	datad => \Mux235~21_combout\,
	combout => \Mux235~22_combout\);

-- Location: FF_X73_Y43_N15
\HD[6][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][20]~q\);

-- Location: FF_X73_Y45_N19
\HD[6][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][20]~q\);

-- Location: FF_X73_Y45_N13
\HD[6][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][20]~q\);

-- Location: FF_X74_Y44_N21
\HD[6][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][20]~q\);

-- Location: FF_X74_Y44_N11
\HD[6][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][20]~q\);

-- Location: LCCOMB_X74_Y44_N20
\Mux235~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~18_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][9][20]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][20]~q\,
	datad => \HD[6][9][20]~q\,
	combout => \Mux235~18_combout\);

-- Location: LCCOMB_X73_Y45_N12
\Mux235~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~19_combout\ = (\sector[1]~input_o\ & ((\Mux235~18_combout\ & ((\HD[6][11][20]~q\))) # (!\Mux235~18_combout\ & (\HD[6][10][20]~q\)))) # (!\sector[1]~input_o\ & (((\Mux235~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][10][20]~q\,
	datac => \HD[6][11][20]~q\,
	datad => \Mux235~18_combout\,
	combout => \Mux235~19_combout\);

-- Location: LCCOMB_X73_Y43_N14
\Mux235~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~23_combout\ = (\Mux240~2_combout\ & ((\Mux235~22_combout\ & (\HD[6][13][20]~q\)) # (!\Mux235~22_combout\ & ((\Mux235~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux235~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux235~22_combout\,
	datac => \HD[6][13][20]~q\,
	datad => \Mux235~19_combout\,
	combout => \Mux235~23_combout\);

-- Location: LCCOMB_X69_Y41_N20
\Mux235~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\) # (\Mux235~23_combout\)))) # (!\Mux240~4_combout\ & (\Mux235~41_combout\ & (!\Mux240~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~41_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux235~23_combout\,
	combout => \Mux235~42_combout\);

-- Location: LCCOMB_X69_Y41_N30
\Mux235~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~45_combout\ = (\Mux240~3_combout\ & ((\Mux235~42_combout\ & ((\Mux235~44_combout\))) # (!\Mux235~42_combout\ & (\Mux235~17_combout\)))) # (!\Mux240~3_combout\ & (((\Mux235~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~17_combout\,
	datab => \Mux235~44_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux235~42_combout\,
	combout => \Mux235~45_combout\);

-- Location: FF_X63_Y33_N21
\HD[3][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][20]~q\);

-- Location: FF_X62_Y33_N21
\HD[3][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][20]~q\);

-- Location: FF_X63_Y33_N7
\HD[3][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][20]~q\);

-- Location: LCCOMB_X62_Y34_N8
\HD[3][2][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[3][2][20]~feeder_combout\);

-- Location: FF_X62_Y34_N9
\HD[3][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][20]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][20]~q\);

-- Location: LCCOMB_X63_Y33_N6
\Mux235~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][20]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][20]~q\,
	datad => \HD[3][2][20]~q\,
	combout => \Mux235~48_combout\);

-- Location: LCCOMB_X62_Y33_N20
\Mux235~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~49_combout\ = (\sector[0]~input_o\ & ((\Mux235~48_combout\ & ((\HD[3][3][20]~q\))) # (!\Mux235~48_combout\ & (\HD[3][1][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][1][20]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][3][20]~q\,
	datad => \Mux235~48_combout\,
	combout => \Mux235~49_combout\);

-- Location: FF_X62_Y36_N23
\HD[3][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][20]~q\);

-- Location: LCCOMB_X62_Y36_N22
\Mux235~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~50_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[3][12][20]~q\))) # (!\Mux240~1_combout\ & (\Mux235~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux235~49_combout\,
	datac => \HD[3][12][20]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux235~50_combout\);

-- Location: FF_X59_Y33_N11
\HD[3][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][20]~q\);

-- Location: FF_X59_Y33_N5
\HD[3][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][20]~q\);

-- Location: FF_X59_Y34_N21
\HD[3][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][20]~q\);

-- Location: FF_X59_Y34_N11
\HD[3][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][20]~q\);

-- Location: LCCOMB_X59_Y34_N20
\Mux235~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~46_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[3][9][20]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[3][8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][8][20]~q\,
	datad => \HD[3][9][20]~q\,
	combout => \Mux235~46_combout\);

-- Location: LCCOMB_X59_Y33_N4
\Mux235~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~47_combout\ = (\sector[1]~input_o\ & ((\Mux235~46_combout\ & ((\HD[3][11][20]~q\))) # (!\Mux235~46_combout\ & (\HD[3][10][20]~q\)))) # (!\sector[1]~input_o\ & (((\Mux235~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][10][20]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][20]~q\,
	datad => \Mux235~46_combout\,
	combout => \Mux235~47_combout\);

-- Location: FF_X62_Y36_N9
\HD[3][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][20]~q\);

-- Location: LCCOMB_X62_Y36_N8
\Mux235~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~51_combout\ = (\Mux235~50_combout\ & (((\HD[3][13][20]~q\) # (!\Mux240~2_combout\)))) # (!\Mux235~50_combout\ & (\Mux235~47_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~50_combout\,
	datab => \Mux235~47_combout\,
	datac => \HD[3][13][20]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux235~51_combout\);

-- Location: FF_X63_Y36_N15
\HD[3][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][20]~q\);

-- Location: FF_X65_Y36_N27
\HD[3][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][20]~q\);

-- Location: LCCOMB_X65_Y34_N16
\HD[3][6][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[3][6][20]~feeder_combout\);

-- Location: FF_X65_Y34_N17
\HD[3][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][20]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][20]~q\);

-- Location: FF_X66_Y33_N27
\HD[3][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][20]~q\);

-- Location: LCCOMB_X66_Y33_N26
\Mux235~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~61_combout\ = (\sector[1]~input_o\ & ((\HD[3][6][20]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][4][20]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][6][20]~q\,
	datac => \HD[3][4][20]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux235~61_combout\);

-- Location: LCCOMB_X65_Y36_N26
\Mux235~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~62_combout\ = (\sector[0]~input_o\ & ((\Mux235~61_combout\ & ((\HD[3][7][20]~q\))) # (!\Mux235~61_combout\ & (\HD[3][5][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][20]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][20]~q\,
	datad => \Mux235~61_combout\,
	combout => \Mux235~62_combout\);

-- Location: FF_X63_Y39_N5
\HD[2][12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][20]~q\);

-- Location: FF_X63_Y39_N23
\HD[2][13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][20]~q\);

-- Location: FF_X60_Y39_N5
\HD[2][9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][20]~q\);

-- Location: FF_X61_Y39_N23
\HD[2][11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][20]~q\);

-- Location: FF_X60_Y39_N31
\HD[2][8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][20]~q\);

-- Location: FF_X61_Y39_N5
\HD[2][10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][20]~q\);

-- Location: LCCOMB_X60_Y39_N30
\Mux235~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][20]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][20]~q\,
	datad => \HD[2][10][20]~q\,
	combout => \Mux235~54_combout\);

-- Location: LCCOMB_X61_Y39_N22
\Mux235~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~55_combout\ = (\sector[0]~input_o\ & ((\Mux235~54_combout\ & ((\HD[2][11][20]~q\))) # (!\Mux235~54_combout\ & (\HD[2][9][20]~q\)))) # (!\sector[0]~input_o\ & (((\Mux235~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][20]~q\,
	datac => \HD[2][11][20]~q\,
	datad => \Mux235~54_combout\,
	combout => \Mux235~55_combout\);

-- Location: FF_X58_Y37_N29
\HD[2][0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][20]~q\);

-- Location: LCCOMB_X58_Y37_N18
\HD[2][1][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[2][1][20]~feeder_combout\);

-- Location: FF_X58_Y37_N19
\HD[2][1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][20]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][20]~q\);

-- Location: LCCOMB_X58_Y37_N28
\Mux235~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][20]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][20]~q\,
	datad => \HD[2][1][20]~q\,
	combout => \Mux235~56_combout\);

-- Location: FF_X58_Y39_N15
\HD[2][3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][20]~q\);

-- Location: LCCOMB_X58_Y39_N28
\HD[2][2][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[2][2][20]~feeder_combout\);

-- Location: FF_X58_Y39_N29
\HD[2][2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][20]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][20]~q\);

-- Location: LCCOMB_X58_Y39_N14
\Mux235~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~57_combout\ = (\Mux235~56_combout\ & (((\HD[2][3][20]~q\)) # (!\sector[1]~input_o\))) # (!\Mux235~56_combout\ & (\sector[1]~input_o\ & ((\HD[2][2][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~56_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][20]~q\,
	datad => \HD[2][2][20]~q\,
	combout => \Mux235~57_combout\);

-- Location: LCCOMB_X59_Y39_N8
\Mux235~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~58_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux235~55_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & ((\Mux235~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux235~55_combout\,
	datad => \Mux235~57_combout\,
	combout => \Mux235~58_combout\);

-- Location: LCCOMB_X63_Y39_N22
\Mux235~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~59_combout\ = (\Mux240~1_combout\ & ((\Mux235~58_combout\ & ((\HD[2][13][20]~q\))) # (!\Mux235~58_combout\ & (\HD[2][12][20]~q\)))) # (!\Mux240~1_combout\ & (((\Mux235~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[2][12][20]~q\,
	datac => \HD[2][13][20]~q\,
	datad => \Mux235~58_combout\,
	combout => \Mux235~59_combout\);

-- Location: LCCOMB_X68_Y34_N20
\HD[2][6][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][20]~feeder_combout\ = \data_write[20]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[20]~input_o\,
	combout => \HD[2][6][20]~feeder_combout\);

-- Location: FF_X68_Y34_N21
\HD[2][6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][6][20]~feeder_combout\,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][20]~q\);

-- Location: FF_X67_Y34_N15
\HD[2][7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][20]~q\);

-- Location: FF_X70_Y35_N21
\HD[2][4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][20]~q\);

-- Location: FF_X70_Y35_N11
\HD[2][5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[20]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][20]~q\);

-- Location: LCCOMB_X70_Y35_N20
\Mux235~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][20]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][20]~q\,
	datad => \HD[2][5][20]~q\,
	combout => \Mux235~52_combout\);

-- Location: LCCOMB_X67_Y34_N14
\Mux235~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~53_combout\ = (\sector[1]~input_o\ & ((\Mux235~52_combout\ & ((\HD[2][7][20]~q\))) # (!\Mux235~52_combout\ & (\HD[2][6][20]~q\)))) # (!\sector[1]~input_o\ & (((\Mux235~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][6][20]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][7][20]~q\,
	datad => \Mux235~52_combout\,
	combout => \Mux235~53_combout\);

-- Location: LCCOMB_X66_Y40_N18
\Mux235~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~60_combout\ = (\Mux240~0_combout\ & (((\Mux235~53_combout\) # (\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (\Mux235~59_combout\ & ((!\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux235~59_combout\,
	datac => \Mux235~53_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux235~60_combout\);

-- Location: LCCOMB_X66_Y40_N20
\Mux235~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~63_combout\ = (\track[0]~input_o\ & ((\Mux235~60_combout\ & ((\Mux235~62_combout\))) # (!\Mux235~60_combout\ & (\Mux235~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux235~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~51_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux235~62_combout\,
	datad => \Mux235~60_combout\,
	combout => \Mux235~63_combout\);

-- Location: LCCOMB_X68_Y40_N2
\Mux235~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux235~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & (\Mux235~45_combout\)) # (!\track[2]~input_o\ & ((\Mux235~63_combout\))))) # (!\track[1]~input_o\ & (\Mux235~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux235~45_combout\,
	datab => \track[1]~input_o\,
	datac => \track[2]~input_o\,
	datad => \Mux235~63_combout\,
	combout => \Mux235~64_combout\);

-- Location: IOIBUF_X72_Y73_N22
\data_write[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(21),
	o => \data_write[21]~input_o\);

-- Location: FF_X65_Y37_N11
\HD[3][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][21]~q\);

-- Location: FF_X65_Y37_N31
\HD[3][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][21]~q\);

-- Location: FF_X63_Y33_N11
\HD[3][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][21]~q\);

-- Location: FF_X63_Y33_N1
\HD[3][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][21]~q\);

-- Location: LCCOMB_X63_Y33_N10
\Mux234~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][21]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][21]~q\,
	datad => \HD[3][1][21]~q\,
	combout => \Mux234~50_combout\);

-- Location: FF_X65_Y33_N27
\HD[3][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][21]~q\);

-- Location: LCCOMB_X65_Y33_N24
\HD[3][2][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[3][2][21]~feeder_combout\);

-- Location: FF_X65_Y33_N25
\HD[3][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][21]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][21]~q\);

-- Location: LCCOMB_X65_Y33_N26
\Mux234~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~51_combout\ = (\Mux234~50_combout\ & (((\HD[3][3][21]~q\)) # (!\sector[1]~input_o\))) # (!\Mux234~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][21]~q\,
	datad => \HD[3][2][21]~q\,
	combout => \Mux234~51_combout\);

-- Location: LCCOMB_X60_Y34_N4
\HD[3][10][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[3][10][21]~feeder_combout\);

-- Location: FF_X60_Y34_N5
\HD[3][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][21]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][21]~q\);

-- Location: FF_X60_Y34_N7
\HD[3][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][21]~q\);

-- Location: LCCOMB_X60_Y34_N6
\Mux234~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~48_combout\ = (\sector[1]~input_o\ & ((\HD[3][10][21]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][8][21]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][10][21]~q\,
	datac => \HD[3][8][21]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux234~48_combout\);

-- Location: FF_X61_Y36_N19
\HD[3][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][21]~q\);

-- Location: FF_X61_Y36_N17
\HD[3][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][21]~q\);

-- Location: LCCOMB_X61_Y36_N18
\Mux234~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~49_combout\ = (\Mux234~48_combout\ & (((\HD[3][11][21]~q\)) # (!\sector[0]~input_o\))) # (!\Mux234~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][21]~q\,
	datad => \HD[3][9][21]~q\,
	combout => \Mux234~49_combout\);

-- Location: LCCOMB_X65_Y37_N20
\Mux234~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~52_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux234~49_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & (\Mux234~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux234~51_combout\,
	datad => \Mux234~49_combout\,
	combout => \Mux234~52_combout\);

-- Location: LCCOMB_X65_Y37_N30
\Mux234~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~53_combout\ = (\Mux240~1_combout\ & ((\Mux234~52_combout\ & ((\HD[3][13][21]~q\))) # (!\Mux234~52_combout\ & (\HD[3][12][21]~q\)))) # (!\Mux240~1_combout\ & (((\Mux234~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][12][21]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][21]~q\,
	datad => \Mux234~52_combout\,
	combout => \Mux234~53_combout\);

-- Location: FF_X60_Y41_N9
\HD[2][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][21]~q\);

-- Location: FF_X60_Y41_N11
\HD[2][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][21]~q\);

-- Location: FF_X60_Y39_N27
\HD[2][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][21]~q\);

-- Location: FF_X60_Y39_N1
\HD[2][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][21]~q\);

-- Location: LCCOMB_X60_Y39_N26
\Mux234~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][21]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][21]~q\,
	datad => \HD[2][9][21]~q\,
	combout => \Mux234~54_combout\);

-- Location: LCCOMB_X60_Y41_N10
\Mux234~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~55_combout\ = (\sector[1]~input_o\ & ((\Mux234~54_combout\ & ((\HD[2][11][21]~q\))) # (!\Mux234~54_combout\ & (\HD[2][10][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][10][21]~q\,
	datac => \HD[2][11][21]~q\,
	datad => \Mux234~54_combout\,
	combout => \Mux234~55_combout\);

-- Location: FF_X59_Y41_N23
\HD[2][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][21]~q\);

-- Location: FF_X56_Y40_N5
\HD[2][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][21]~q\);

-- Location: FF_X56_Y40_N31
\HD[2][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][21]~q\);

-- Location: LCCOMB_X56_Y40_N30
\Mux234~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~56_combout\ = (\sector[1]~input_o\ & ((\HD[2][2][21]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][0][21]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][2][21]~q\,
	datac => \HD[2][0][21]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux234~56_combout\);

-- Location: FF_X57_Y40_N7
\HD[2][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][21]~q\);

-- Location: FF_X57_Y40_N13
\HD[2][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][21]~q\);

-- Location: LCCOMB_X57_Y40_N6
\Mux234~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~57_combout\ = (\sector[0]~input_o\ & ((\Mux234~56_combout\ & (\HD[2][3][21]~q\)) # (!\Mux234~56_combout\ & ((\HD[2][1][21]~q\))))) # (!\sector[0]~input_o\ & (\Mux234~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux234~56_combout\,
	datac => \HD[2][3][21]~q\,
	datad => \HD[2][1][21]~q\,
	combout => \Mux234~57_combout\);

-- Location: FF_X59_Y41_N29
\HD[2][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][21]~q\);

-- Location: LCCOMB_X59_Y41_N28
\Mux234~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~58_combout\ = (\Mux240~1_combout\ & (((\HD[2][12][21]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux234~57_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux234~57_combout\,
	datac => \HD[2][12][21]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux234~58_combout\);

-- Location: LCCOMB_X59_Y41_N22
\Mux234~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~59_combout\ = (\Mux240~2_combout\ & ((\Mux234~58_combout\ & ((\HD[2][13][21]~q\))) # (!\Mux234~58_combout\ & (\Mux234~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux234~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux234~55_combout\,
	datac => \HD[2][13][21]~q\,
	datad => \Mux234~58_combout\,
	combout => \Mux234~59_combout\);

-- Location: LCCOMB_X65_Y37_N8
\Mux234~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~60_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux234~53_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & ((\Mux234~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux234~53_combout\,
	datad => \Mux234~59_combout\,
	combout => \Mux234~60_combout\);

-- Location: LCCOMB_X67_Y34_N0
\HD[2][5][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][5][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[2][5][21]~feeder_combout\);

-- Location: FF_X67_Y34_N1
\HD[2][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][5][21]~feeder_combout\,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][21]~q\);

-- Location: FF_X67_Y34_N27
\HD[2][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][21]~q\);

-- Location: FF_X68_Y34_N31
\HD[2][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][21]~q\);

-- Location: FF_X68_Y34_N17
\HD[2][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][21]~q\);

-- Location: LCCOMB_X68_Y34_N16
\Mux234~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~46_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[2][6][21]~q\)) # (!\sector[1]~input_o\ & ((\HD[2][4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][6][21]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][21]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux234~46_combout\);

-- Location: LCCOMB_X67_Y34_N26
\Mux234~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~47_combout\ = (\sector[0]~input_o\ & ((\Mux234~46_combout\ & ((\HD[2][7][21]~q\))) # (!\Mux234~46_combout\ & (\HD[2][5][21]~q\)))) # (!\sector[0]~input_o\ & (((\Mux234~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][5][21]~q\,
	datac => \HD[2][7][21]~q\,
	datad => \Mux234~46_combout\,
	combout => \Mux234~47_combout\);

-- Location: FF_X65_Y32_N1
\HD[3][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][21]~q\);

-- Location: FF_X63_Y32_N13
\HD[3][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][21]~q\);

-- Location: FF_X65_Y32_N27
\HD[3][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][21]~q\);

-- Location: LCCOMB_X63_Y32_N26
\HD[3][5][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][5][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[3][5][21]~feeder_combout\);

-- Location: FF_X63_Y32_N27
\HD[3][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][5][21]~feeder_combout\,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][21]~q\);

-- Location: LCCOMB_X65_Y32_N26
\Mux234~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][21]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][21]~q\,
	datad => \HD[3][5][21]~q\,
	combout => \Mux234~61_combout\);

-- Location: LCCOMB_X63_Y32_N12
\Mux234~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~62_combout\ = (\sector[1]~input_o\ & ((\Mux234~61_combout\ & ((\HD[3][7][21]~q\))) # (!\Mux234~61_combout\ & (\HD[3][6][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][6][21]~q\,
	datac => \HD[3][7][21]~q\,
	datad => \Mux234~61_combout\,
	combout => \Mux234~62_combout\);

-- Location: LCCOMB_X63_Y36_N26
\Mux234~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~63_combout\ = (\Mux234~60_combout\ & (((\Mux234~62_combout\) # (!\Mux240~0_combout\)))) # (!\Mux234~60_combout\ & (\Mux234~47_combout\ & (\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~60_combout\,
	datab => \Mux234~47_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux234~62_combout\,
	combout => \Mux234~63_combout\);

-- Location: FF_X75_Y37_N13
\HD[1][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][21]~q\);

-- Location: FF_X75_Y37_N19
\HD[1][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][21]~q\);

-- Location: LCCOMB_X75_Y37_N12
\Mux234~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][21]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][21]~q\,
	datad => \HD[1][6][21]~q\,
	combout => \Mux234~39_combout\);

-- Location: FF_X74_Y40_N27
\HD[1][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][21]~q\);

-- Location: FF_X74_Y40_N17
\HD[1][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][21]~q\);

-- Location: LCCOMB_X74_Y40_N26
\Mux234~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~40_combout\ = (\sector[0]~input_o\ & ((\Mux234~39_combout\ & (\HD[1][7][21]~q\)) # (!\Mux234~39_combout\ & ((\HD[1][5][21]~q\))))) # (!\sector[0]~input_o\ & (\Mux234~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux234~39_combout\,
	datac => \HD[1][7][21]~q\,
	datad => \HD[1][5][21]~q\,
	combout => \Mux234~40_combout\);

-- Location: LCCOMB_X70_Y31_N26
\HD~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~64_combout\ = (\HD~0_combout\ & (\data_write[21]~input_o\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[21]~input_o\,
	datad => \Decoder1~9_combout\,
	combout => \HD~64_combout\);

-- Location: FF_X70_Y31_N27
\HD[0][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][21]~q\);

-- Location: FF_X70_Y31_N3
\HD[0][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][21]~q\);

-- Location: LCCOMB_X70_Y31_N4
\HD~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~65_combout\ = ((\data_write[21]~input_o\) # (!\HD~0_combout\)) # (!\Decoder1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~10_combout\,
	datac => \data_write[21]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~65_combout\);

-- Location: FF_X70_Y31_N5
\HD[0][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][21]~q\);

-- Location: LCCOMB_X70_Y31_N6
\HD~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~66_combout\ = (\Decoder1~11_combout\ & (\HD~0_combout\ & \data_write[21]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~11_combout\,
	datab => \HD~0_combout\,
	datac => \data_write[21]~input_o\,
	combout => \HD~66_combout\);

-- Location: FF_X70_Y31_N7
\HD[0][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][21]~q\);

-- Location: LCCOMB_X70_Y31_N0
\Mux234~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~34_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][1][21]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & ((\HD[0][0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][1][21]~q\,
	datad => \HD[0][0][21]~q\,
	combout => \Mux234~34_combout\);

-- Location: LCCOMB_X70_Y31_N2
\Mux234~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~35_combout\ = (\sector[1]~input_o\ & ((\Mux234~34_combout\ & ((\HD[0][3][21]~q\))) # (!\Mux234~34_combout\ & (\HD[0][2][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][21]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][21]~q\,
	datad => \Mux234~34_combout\,
	combout => \Mux234~35_combout\);

-- Location: FF_X68_Y33_N21
\HD[0][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][21]~q\);

-- Location: FF_X69_Y32_N17
\HD[0][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][21]~q\);

-- Location: FF_X68_Y31_N29
\HD[0][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][21]~q\);

-- Location: FF_X68_Y31_N11
\HD[0][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][21]~q\);

-- Location: LCCOMB_X68_Y31_N28
\Mux234~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~32_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][10][21]~q\))) # (!\sector[1]~input_o\ & (\HD[0][8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][21]~q\,
	datad => \HD[0][10][21]~q\,
	combout => \Mux234~32_combout\);

-- Location: LCCOMB_X69_Y32_N16
\Mux234~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~33_combout\ = (\sector[0]~input_o\ & ((\Mux234~32_combout\ & ((\HD[0][11][21]~q\))) # (!\Mux234~32_combout\ & (\HD[0][9][21]~q\)))) # (!\sector[0]~input_o\ & (((\Mux234~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][21]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][21]~q\,
	datad => \Mux234~32_combout\,
	combout => \Mux234~33_combout\);

-- Location: LCCOMB_X69_Y32_N26
\Mux234~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux234~33_combout\))) # (!\Mux240~2_combout\ & (\Mux234~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux234~33_combout\,
	combout => \Mux234~36_combout\);

-- Location: FF_X72_Y33_N7
\HD[0][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][21]~q\);

-- Location: LCCOMB_X72_Y33_N12
\HD[0][12][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][12][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[0][12][21]~feeder_combout\);

-- Location: FF_X72_Y33_N13
\HD[0][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][12][21]~feeder_combout\,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][21]~q\);

-- Location: LCCOMB_X72_Y33_N6
\Mux234~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~37_combout\ = (\Mux234~36_combout\ & (((\HD[0][13][21]~q\)) # (!\Mux240~1_combout\))) # (!\Mux234~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][21]~q\,
	datad => \HD[0][12][21]~q\,
	combout => \Mux234~37_combout\);

-- Location: FF_X74_Y34_N11
\HD[1][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][21]~q\);

-- Location: FF_X74_Y34_N17
\HD[1][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][21]~q\);

-- Location: LCCOMB_X74_Y34_N10
\Mux234~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][9][21]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][8][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][21]~q\,
	datad => \HD[1][9][21]~q\,
	combout => \Mux234~26_combout\);

-- Location: FF_X79_Y34_N17
\HD[1][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][21]~q\);

-- Location: LCCOMB_X79_Y34_N6
\HD[1][10][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][10][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[1][10][21]~feeder_combout\);

-- Location: FF_X79_Y34_N7
\HD[1][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][10][21]~feeder_combout\,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][21]~q\);

-- Location: LCCOMB_X79_Y34_N16
\Mux234~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~27_combout\ = (\sector[1]~input_o\ & ((\Mux234~26_combout\ & (\HD[1][11][21]~q\)) # (!\Mux234~26_combout\ & ((\HD[1][10][21]~q\))))) # (!\sector[1]~input_o\ & (\Mux234~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux234~26_combout\,
	datac => \HD[1][11][21]~q\,
	datad => \HD[1][10][21]~q\,
	combout => \Mux234~27_combout\);

-- Location: FF_X77_Y36_N25
\HD[1][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][21]~q\);

-- Location: FF_X77_Y36_N7
\HD[1][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][21]~q\);

-- Location: LCCOMB_X81_Y34_N10
\HD[1][1][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][1][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[1][1][21]~feeder_combout\);

-- Location: FF_X81_Y34_N11
\HD[1][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][1][21]~feeder_combout\,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][21]~q\);

-- Location: FF_X81_Y34_N5
\HD[1][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][21]~q\);

-- Location: FF_X82_Y36_N27
\HD[1][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][21]~q\);

-- Location: LCCOMB_X82_Y36_N24
\HD[1][2][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[1][2][21]~feeder_combout\);

-- Location: FF_X82_Y36_N25
\HD[1][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][21]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][21]~q\);

-- Location: LCCOMB_X82_Y36_N26
\Mux234~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][21]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][21]~q\,
	datad => \HD[1][2][21]~q\,
	combout => \Mux234~28_combout\);

-- Location: LCCOMB_X81_Y34_N4
\Mux234~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~29_combout\ = (\sector[0]~input_o\ & ((\Mux234~28_combout\ & ((\HD[1][3][21]~q\))) # (!\Mux234~28_combout\ & (\HD[1][1][21]~q\)))) # (!\sector[0]~input_o\ & (((\Mux234~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][1][21]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][3][21]~q\,
	datad => \Mux234~28_combout\,
	combout => \Mux234~29_combout\);

-- Location: LCCOMB_X77_Y36_N6
\Mux234~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~30_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[1][12][21]~q\)) # (!\Mux240~1_combout\ & ((\Mux234~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][21]~q\,
	datad => \Mux234~29_combout\,
	combout => \Mux234~30_combout\);

-- Location: LCCOMB_X77_Y36_N24
\Mux234~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~31_combout\ = (\Mux240~2_combout\ & ((\Mux234~30_combout\ & ((\HD[1][13][21]~q\))) # (!\Mux234~30_combout\ & (\Mux234~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux234~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux234~27_combout\,
	datac => \HD[1][13][21]~q\,
	datad => \Mux234~30_combout\,
	combout => \Mux234~31_combout\);

-- Location: LCCOMB_X72_Y33_N8
\Mux234~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux234~31_combout\))) # (!\track[0]~input_o\ & (\Mux234~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~37_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux234~31_combout\,
	combout => \Mux234~38_combout\);

-- Location: LCCOMB_X72_Y36_N4
\HD[0][6][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[0][6][21]~feeder_combout\);

-- Location: FF_X72_Y36_N5
\HD[0][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][21]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][21]~q\);

-- Location: FF_X72_Y36_N31
\HD[0][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][21]~q\);

-- Location: FF_X76_Y32_N7
\HD[0][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][21]~q\);

-- Location: FF_X76_Y32_N1
\HD[0][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][21]~q\);

-- Location: LCCOMB_X76_Y32_N0
\Mux234~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~24_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][5][21]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][4][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][21]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][21]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux234~24_combout\);

-- Location: LCCOMB_X72_Y36_N30
\Mux234~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~25_combout\ = (\sector[1]~input_o\ & ((\Mux234~24_combout\ & ((\HD[0][7][21]~q\))) # (!\Mux234~24_combout\ & (\HD[0][6][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][21]~q\,
	datac => \HD[0][7][21]~q\,
	datad => \Mux234~24_combout\,
	combout => \Mux234~25_combout\);

-- Location: LCCOMB_X72_Y36_N16
\Mux234~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~41_combout\ = (\Mux234~38_combout\ & ((\Mux234~40_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux234~38_combout\ & (((\Mux234~25_combout\ & \Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~40_combout\,
	datab => \Mux234~38_combout\,
	datac => \Mux234~25_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux234~41_combout\);

-- Location: FF_X70_Y41_N19
\HD[5][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][21]~q\);

-- Location: FF_X70_Y41_N25
\HD[5][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][21]~q\);

-- Location: LCCOMB_X70_Y41_N18
\Mux234~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][21]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][21]~q\,
	datad => \HD[5][6][21]~q\,
	combout => \Mux234~21_combout\);

-- Location: FF_X69_Y41_N19
\HD[5][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][21]~q\);

-- Location: FF_X69_Y41_N1
\HD[5][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][21]~q\);

-- Location: LCCOMB_X69_Y41_N18
\Mux234~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~22_combout\ = (\Mux234~21_combout\ & (((\HD[5][7][21]~q\)) # (!\sector[0]~input_o\))) # (!\Mux234~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][21]~q\,
	datad => \HD[5][5][21]~q\,
	combout => \Mux234~22_combout\);

-- Location: FF_X57_Y42_N27
\HD[5][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][21]~q\);

-- Location: FF_X57_Y42_N1
\HD[5][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][21]~q\);

-- Location: LCCOMB_X57_Y42_N26
\Mux234~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][21]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][21]~q\,
	datad => \HD[5][9][21]~q\,
	combout => \Mux234~6_combout\);

-- Location: FF_X60_Y36_N7
\HD[5][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][21]~q\);

-- Location: FF_X60_Y40_N15
\HD[5][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][21]~q\);

-- Location: LCCOMB_X60_Y40_N14
\Mux234~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~7_combout\ = (\Mux234~6_combout\ & (((\HD[5][11][21]~q\) # (!\sector[1]~input_o\)))) # (!\Mux234~6_combout\ & (\HD[5][10][21]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~6_combout\,
	datab => \HD[5][10][21]~q\,
	datac => \HD[5][11][21]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux234~7_combout\);

-- Location: FF_X61_Y43_N25
\HD[5][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][21]~q\);

-- Location: FF_X61_Y43_N27
\HD[5][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][21]~q\);

-- Location: FF_X62_Y43_N7
\HD[5][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][21]~q\);

-- Location: FF_X62_Y43_N25
\HD[5][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][21]~q\);

-- Location: LCCOMB_X62_Y43_N24
\Mux234~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~8_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][2][21]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][0][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][2][21]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][21]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux234~8_combout\);

-- Location: LCCOMB_X61_Y43_N26
\Mux234~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~9_combout\ = (\sector[0]~input_o\ & ((\Mux234~8_combout\ & ((\HD[5][3][21]~q\))) # (!\Mux234~8_combout\ & (\HD[5][1][21]~q\)))) # (!\sector[0]~input_o\ & (((\Mux234~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][1][21]~q\,
	datac => \HD[5][3][21]~q\,
	datad => \Mux234~8_combout\,
	combout => \Mux234~9_combout\);

-- Location: FF_X67_Y40_N15
\HD[5][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][21]~q\);

-- Location: LCCOMB_X67_Y40_N14
\Mux234~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~10_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[5][12][21]~q\))) # (!\Mux240~1_combout\ & (\Mux234~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux234~9_combout\,
	datac => \HD[5][12][21]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux234~10_combout\);

-- Location: FF_X67_Y40_N1
\HD[5][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][21]~q\);

-- Location: LCCOMB_X67_Y40_N0
\Mux234~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~11_combout\ = (\Mux234~10_combout\ & (((\HD[5][13][21]~q\) # (!\Mux240~2_combout\)))) # (!\Mux234~10_combout\ & (\Mux234~7_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~7_combout\,
	datab => \Mux234~10_combout\,
	datac => \HD[5][13][21]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux234~11_combout\);

-- Location: FF_X77_Y44_N1
\HD[4][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][21]~q\);

-- Location: FF_X79_Y44_N5
\HD[4][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][21]~q\);

-- Location: LCCOMB_X77_Y44_N0
\Mux234~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~16_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][1][21]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][0][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][21]~q\,
	datad => \HD[4][1][21]~q\,
	combout => \Mux234~16_combout\);

-- Location: FF_X79_Y44_N7
\HD[4][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][21]~q\);

-- Location: LCCOMB_X77_Y44_N22
\HD[4][2][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][2][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[4][2][21]~feeder_combout\);

-- Location: FF_X77_Y44_N23
\HD[4][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][2][21]~feeder_combout\,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][21]~q\);

-- Location: LCCOMB_X79_Y44_N6
\Mux234~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~17_combout\ = (\Mux234~16_combout\ & (((\HD[4][3][21]~q\)) # (!\sector[1]~input_o\))) # (!\Mux234~16_combout\ & (\sector[1]~input_o\ & ((\HD[4][2][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~16_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][21]~q\,
	datad => \HD[4][2][21]~q\,
	combout => \Mux234~17_combout\);

-- Location: FF_X80_Y42_N13
\HD[4][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][21]~q\);

-- Location: FF_X80_Y40_N19
\HD[4][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][21]~q\);

-- Location: FF_X81_Y40_N19
\HD[4][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][21]~q\);

-- Location: FF_X81_Y40_N25
\HD[4][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][21]~q\);

-- Location: LCCOMB_X81_Y40_N18
\Mux234~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][21]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][21]~q\,
	datad => \HD[4][10][21]~q\,
	combout => \Mux234~14_combout\);

-- Location: LCCOMB_X80_Y40_N18
\Mux234~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~15_combout\ = (\sector[0]~input_o\ & ((\Mux234~14_combout\ & ((\HD[4][11][21]~q\))) # (!\Mux234~14_combout\ & (\HD[4][9][21]~q\)))) # (!\sector[0]~input_o\ & (((\Mux234~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][21]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][21]~q\,
	datad => \Mux234~14_combout\,
	combout => \Mux234~15_combout\);

-- Location: LCCOMB_X79_Y44_N16
\Mux234~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~18_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux234~15_combout\))) # (!\Mux240~2_combout\ & (\Mux234~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~17_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux234~15_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux234~18_combout\);

-- Location: FF_X72_Y39_N17
\HD[4][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][21]~q\);

-- Location: FF_X72_Y39_N7
\HD[4][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][21]~q\);

-- Location: LCCOMB_X72_Y39_N16
\Mux234~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~19_combout\ = (\Mux240~1_combout\ & ((\Mux234~18_combout\ & (\HD[4][13][21]~q\)) # (!\Mux234~18_combout\ & ((\HD[4][12][21]~q\))))) # (!\Mux240~1_combout\ & (\Mux234~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux234~18_combout\,
	datac => \HD[4][13][21]~q\,
	datad => \HD[4][12][21]~q\,
	combout => \Mux234~19_combout\);

-- Location: FF_X74_Y38_N15
\HD[4][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][21]~q\);

-- Location: FF_X75_Y38_N21
\HD[4][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][21]~q\);

-- Location: FF_X80_Y38_N29
\HD[4][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][21]~q\);

-- Location: FF_X80_Y38_N11
\HD[4][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][21]~q\);

-- Location: LCCOMB_X80_Y38_N28
\Mux234~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~12_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][5][21]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][4][21]~q\,
	datad => \HD[4][5][21]~q\,
	combout => \Mux234~12_combout\);

-- Location: LCCOMB_X75_Y38_N20
\Mux234~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~13_combout\ = (\sector[1]~input_o\ & ((\Mux234~12_combout\ & ((\HD[4][7][21]~q\))) # (!\Mux234~12_combout\ & (\HD[4][6][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][6][21]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][21]~q\,
	datad => \Mux234~12_combout\,
	combout => \Mux234~13_combout\);

-- Location: LCCOMB_X72_Y36_N0
\Mux234~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~20_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux234~13_combout\))) # (!\Mux240~0_combout\ & (\Mux234~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~19_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux234~13_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux234~20_combout\);

-- Location: LCCOMB_X72_Y36_N18
\Mux234~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~23_combout\ = (\track[0]~input_o\ & ((\Mux234~20_combout\ & (\Mux234~22_combout\)) # (!\Mux234~20_combout\ & ((\Mux234~11_combout\))))) # (!\track[0]~input_o\ & (((\Mux234~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~22_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux234~11_combout\,
	datad => \Mux234~20_combout\,
	combout => \Mux234~23_combout\);

-- Location: LCCOMB_X72_Y36_N2
\Mux234~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\) # (\Mux234~23_combout\)))) # (!\Mux240~3_combout\ & (\Mux234~41_combout\ & (!\Mux240~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux234~41_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux234~23_combout\,
	combout => \Mux234~42_combout\);

-- Location: LCCOMB_X62_Y40_N12
\HD[6][6][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][21]~feeder_combout\ = \data_write[21]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[21]~input_o\,
	combout => \HD[6][6][21]~feeder_combout\);

-- Location: FF_X62_Y40_N13
\HD[6][6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][21]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][21]~q\);

-- Location: FF_X61_Y40_N11
\HD[6][7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][21]~q\);

-- Location: FF_X62_Y41_N31
\HD[6][4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][21]~q\);

-- Location: FF_X62_Y41_N21
\HD[6][5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][21]~q\);

-- Location: LCCOMB_X62_Y41_N30
\Mux234~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][21]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][21]~q\,
	datad => \HD[6][5][21]~q\,
	combout => \Mux234~43_combout\);

-- Location: LCCOMB_X61_Y40_N10
\Mux234~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~44_combout\ = (\sector[1]~input_o\ & ((\Mux234~43_combout\ & ((\HD[6][7][21]~q\))) # (!\Mux234~43_combout\ & (\HD[6][6][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][21]~q\,
	datac => \HD[6][7][21]~q\,
	datad => \Mux234~43_combout\,
	combout => \Mux234~44_combout\);

-- Location: FF_X69_Y45_N25
\HD[6][2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][21]~q\);

-- Location: FF_X69_Y45_N11
\HD[6][3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][21]~q\);

-- Location: FF_X68_Y45_N1
\HD[6][1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][21]~q\);

-- Location: FF_X68_Y45_N3
\HD[6][0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][21]~q\);

-- Location: LCCOMB_X68_Y45_N2
\Mux234~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][21]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][21]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][21]~q\,
	datac => \HD[6][0][21]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux234~2_combout\);

-- Location: LCCOMB_X69_Y45_N10
\Mux234~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~3_combout\ = (\sector[1]~input_o\ & ((\Mux234~2_combout\ & ((\HD[6][3][21]~q\))) # (!\Mux234~2_combout\ & (\HD[6][2][21]~q\)))) # (!\sector[1]~input_o\ & (((\Mux234~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][21]~q\,
	datac => \HD[6][3][21]~q\,
	datad => \Mux234~2_combout\,
	combout => \Mux234~3_combout\);

-- Location: FF_X74_Y44_N9
\HD[6][8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][21]~q\);

-- Location: FF_X74_Y35_N5
\HD[6][10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][21]~q\);

-- Location: LCCOMB_X74_Y44_N8
\Mux234~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~0_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][10][21]~q\))) # (!\sector[1]~input_o\ & (\HD[6][8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][21]~q\,
	datad => \HD[6][10][21]~q\,
	combout => \Mux234~0_combout\);

-- Location: FF_X75_Y44_N17
\HD[6][11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][21]~q\);

-- Location: FF_X74_Y44_N15
\HD[6][9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][21]~q\);

-- Location: LCCOMB_X75_Y44_N16
\Mux234~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~1_combout\ = (\Mux234~0_combout\ & (((\HD[6][11][21]~q\)) # (!\sector[0]~input_o\))) # (!\Mux234~0_combout\ & (\sector[0]~input_o\ & ((\HD[6][9][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][21]~q\,
	datad => \HD[6][9][21]~q\,
	combout => \Mux234~1_combout\);

-- Location: LCCOMB_X75_Y44_N10
\Mux234~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~4_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux234~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux234~3_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux234~1_combout\,
	combout => \Mux234~4_combout\);

-- Location: FF_X70_Y40_N19
\HD[6][13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][21]~q\);

-- Location: FF_X70_Y40_N17
\HD[6][12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[21]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][21]~q\);

-- Location: LCCOMB_X70_Y40_N18
\Mux234~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~5_combout\ = (\Mux240~1_combout\ & ((\Mux234~4_combout\ & (\HD[6][13][21]~q\)) # (!\Mux234~4_combout\ & ((\HD[6][12][21]~q\))))) # (!\Mux240~1_combout\ & (\Mux234~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux234~4_combout\,
	datac => \HD[6][13][21]~q\,
	datad => \HD[6][12][21]~q\,
	combout => \Mux234~5_combout\);

-- Location: LCCOMB_X63_Y36_N0
\Mux234~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~45_combout\ = (\Mux234~42_combout\ & ((\Mux234~44_combout\) # ((!\Mux240~4_combout\)))) # (!\Mux234~42_combout\ & (((\Mux240~4_combout\ & \Mux234~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~42_combout\,
	datab => \Mux234~44_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux234~5_combout\,
	combout => \Mux234~45_combout\);

-- Location: LCCOMB_X63_Y36_N28
\Mux234~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux234~64_combout\ = (\track[2]~input_o\ & (((\Mux234~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux234~63_combout\)) # (!\track[1]~input_o\ & ((\Mux234~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux234~63_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux234~45_combout\,
	combout => \Mux234~64_combout\);

-- Location: IOIBUF_X60_Y73_N15
\data_write[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(22),
	o => \data_write[22]~input_o\);

-- Location: FF_X66_Y36_N23
\HD[3][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][22]~q\);

-- Location: FF_X61_Y36_N31
\HD[3][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][22]~q\);

-- Location: FF_X60_Y32_N15
\HD[3][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][22]~q\);

-- Location: FF_X61_Y36_N21
\HD[3][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][22]~q\);

-- Location: LCCOMB_X60_Y32_N14
\Mux233~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][22]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][22]~q\,
	datad => \HD[3][9][22]~q\,
	combout => \Mux233~46_combout\);

-- Location: LCCOMB_X61_Y36_N30
\Mux233~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~47_combout\ = (\sector[1]~input_o\ & ((\Mux233~46_combout\ & ((\HD[3][11][22]~q\))) # (!\Mux233~46_combout\ & (\HD[3][10][22]~q\)))) # (!\sector[1]~input_o\ & (((\Mux233~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][10][22]~q\,
	datac => \HD[3][11][22]~q\,
	datad => \Mux233~46_combout\,
	combout => \Mux233~47_combout\);

-- Location: FF_X62_Y36_N21
\HD[3][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][22]~q\);

-- Location: FF_X60_Y35_N19
\HD[3][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][22]~q\);

-- Location: FF_X60_Y35_N5
\HD[3][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][22]~q\);

-- Location: FF_X61_Y35_N7
\HD[3][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][22]~q\);

-- Location: LCCOMB_X61_Y35_N28
\HD[3][2][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[3][2][22]~feeder_combout\);

-- Location: FF_X61_Y35_N29
\HD[3][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][22]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][22]~q\);

-- Location: LCCOMB_X61_Y35_N6
\Mux233~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][22]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][22]~q\,
	datad => \HD[3][2][22]~q\,
	combout => \Mux233~48_combout\);

-- Location: LCCOMB_X60_Y35_N4
\Mux233~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~49_combout\ = (\sector[0]~input_o\ & ((\Mux233~48_combout\ & ((\HD[3][3][22]~q\))) # (!\Mux233~48_combout\ & (\HD[3][1][22]~q\)))) # (!\sector[0]~input_o\ & (((\Mux233~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][22]~q\,
	datac => \HD[3][3][22]~q\,
	datad => \Mux233~48_combout\,
	combout => \Mux233~49_combout\);

-- Location: FF_X62_Y36_N11
\HD[3][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][22]~q\);

-- Location: LCCOMB_X62_Y36_N10
\Mux233~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~50_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[3][12][22]~q\))) # (!\Mux240~1_combout\ & (\Mux233~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux233~49_combout\,
	datac => \HD[3][12][22]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux233~50_combout\);

-- Location: LCCOMB_X62_Y36_N20
\Mux233~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~51_combout\ = (\Mux240~2_combout\ & ((\Mux233~50_combout\ & ((\HD[3][13][22]~q\))) # (!\Mux233~50_combout\ & (\Mux233~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux233~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux233~47_combout\,
	datac => \HD[3][13][22]~q\,
	datad => \Mux233~50_combout\,
	combout => \Mux233~51_combout\);

-- Location: LCCOMB_X63_Y40_N22
\HD[2][12][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][12][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[2][12][22]~feeder_combout\);

-- Location: FF_X63_Y40_N23
\HD[2][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][12][22]~feeder_combout\,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][22]~q\);

-- Location: FF_X56_Y40_N25
\HD[2][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][22]~q\);

-- Location: FF_X59_Y40_N1
\HD[2][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][22]~q\);

-- Location: FF_X58_Y40_N13
\HD[2][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][22]~q\);

-- Location: LCCOMB_X58_Y37_N14
\HD[2][1][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[2][1][22]~feeder_combout\);

-- Location: FF_X58_Y37_N15
\HD[2][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][22]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][22]~q\);

-- Location: LCCOMB_X58_Y40_N12
\Mux233~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~56_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][1][22]~q\))) # (!\sector[0]~input_o\ & (\HD[2][0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][22]~q\,
	datad => \HD[2][1][22]~q\,
	combout => \Mux233~56_combout\);

-- Location: LCCOMB_X59_Y40_N0
\Mux233~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~57_combout\ = (\sector[1]~input_o\ & ((\Mux233~56_combout\ & ((\HD[2][3][22]~q\))) # (!\Mux233~56_combout\ & (\HD[2][2][22]~q\)))) # (!\sector[1]~input_o\ & (((\Mux233~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][22]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][22]~q\,
	datad => \Mux233~56_combout\,
	combout => \Mux233~57_combout\);

-- Location: FF_X60_Y43_N15
\HD[2][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][22]~q\);

-- Location: FF_X60_Y43_N21
\HD[2][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][22]~q\);

-- Location: LCCOMB_X60_Y43_N14
\Mux233~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][22]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][22]~q\,
	datad => \HD[2][10][22]~q\,
	combout => \Mux233~54_combout\);

-- Location: FF_X59_Y43_N19
\HD[2][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][22]~q\);

-- Location: FF_X59_Y43_N25
\HD[2][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][22]~q\);

-- Location: LCCOMB_X59_Y43_N18
\Mux233~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~55_combout\ = (\sector[0]~input_o\ & ((\Mux233~54_combout\ & (\HD[2][11][22]~q\)) # (!\Mux233~54_combout\ & ((\HD[2][9][22]~q\))))) # (!\sector[0]~input_o\ & (\Mux233~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux233~54_combout\,
	datac => \HD[2][11][22]~q\,
	datad => \HD[2][9][22]~q\,
	combout => \Mux233~55_combout\);

-- Location: LCCOMB_X59_Y40_N2
\Mux233~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux233~55_combout\)))) # (!\Mux240~2_combout\ & (\Mux233~57_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux233~57_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux233~55_combout\,
	combout => \Mux233~58_combout\);

-- Location: FF_X63_Y40_N9
\HD[2][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][22]~q\);

-- Location: LCCOMB_X63_Y40_N8
\Mux233~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~59_combout\ = (\Mux233~58_combout\ & (((\HD[2][13][22]~q\) # (!\Mux240~1_combout\)))) # (!\Mux233~58_combout\ & (\HD[2][12][22]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][12][22]~q\,
	datab => \Mux233~58_combout\,
	datac => \HD[2][13][22]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux233~59_combout\);

-- Location: FF_X69_Y35_N31
\HD[2][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][22]~q\);

-- Location: FF_X70_Y35_N17
\HD[2][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][22]~q\);

-- Location: FF_X70_Y35_N15
\HD[2][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][22]~q\);

-- Location: LCCOMB_X70_Y35_N16
\Mux233~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][22]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][22]~q\,
	datad => \HD[2][5][22]~q\,
	combout => \Mux233~52_combout\);

-- Location: FF_X69_Y35_N17
\HD[2][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][22]~q\);

-- Location: LCCOMB_X69_Y35_N16
\Mux233~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~53_combout\ = (\Mux233~52_combout\ & (((\HD[2][7][22]~q\) # (!\sector[1]~input_o\)))) # (!\Mux233~52_combout\ & (\HD[2][6][22]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][6][22]~q\,
	datab => \Mux233~52_combout\,
	datac => \HD[2][7][22]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux233~53_combout\);

-- Location: LCCOMB_X68_Y35_N8
\Mux233~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux233~53_combout\))) # (!\Mux240~0_combout\ & (\Mux233~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux233~59_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux233~53_combout\,
	combout => \Mux233~60_combout\);

-- Location: FF_X68_Y35_N27
\HD[3][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][22]~q\);

-- Location: FF_X68_Y35_N29
\HD[3][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][22]~q\);

-- Location: FF_X65_Y32_N15
\HD[3][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][22]~q\);

-- Location: FF_X65_Y32_N21
\HD[3][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][22]~q\);

-- Location: LCCOMB_X65_Y32_N14
\Mux233~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][22]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][22]~q\,
	datad => \HD[3][6][22]~q\,
	combout => \Mux233~61_combout\);

-- Location: LCCOMB_X68_Y35_N28
\Mux233~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~62_combout\ = (\sector[0]~input_o\ & ((\Mux233~61_combout\ & ((\HD[3][7][22]~q\))) # (!\Mux233~61_combout\ & (\HD[3][5][22]~q\)))) # (!\sector[0]~input_o\ & (((\Mux233~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][22]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][22]~q\,
	datad => \Mux233~61_combout\,
	combout => \Mux233~62_combout\);

-- Location: LCCOMB_X68_Y35_N14
\Mux233~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~63_combout\ = (\track[0]~input_o\ & ((\Mux233~60_combout\ & ((\Mux233~62_combout\))) # (!\Mux233~60_combout\ & (\Mux233~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux233~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux233~51_combout\,
	datac => \Mux233~60_combout\,
	datad => \Mux233~62_combout\,
	combout => \Mux233~63_combout\);

-- Location: FF_X70_Y41_N31
\HD[5][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][22]~q\);

-- Location: FF_X69_Y41_N13
\HD[5][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][22]~q\);

-- Location: LCCOMB_X70_Y41_N30
\Mux233~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~15_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][5][22]~q\))) # (!\sector[0]~input_o\ & (\HD[5][4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][22]~q\,
	datad => \HD[5][5][22]~q\,
	combout => \Mux233~15_combout\);

-- Location: FF_X69_Y41_N7
\HD[5][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][22]~q\);

-- Location: LCCOMB_X70_Y41_N20
\HD[5][6][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][6][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[5][6][22]~feeder_combout\);

-- Location: FF_X70_Y41_N21
\HD[5][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][6][22]~feeder_combout\,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][22]~q\);

-- Location: LCCOMB_X69_Y41_N6
\Mux233~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~16_combout\ = (\Mux233~15_combout\ & (((\HD[5][7][22]~q\)) # (!\sector[1]~input_o\))) # (!\Mux233~15_combout\ & (\sector[1]~input_o\ & ((\HD[5][6][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~15_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][7][22]~q\,
	datad => \HD[5][6][22]~q\,
	combout => \Mux233~16_combout\);

-- Location: FF_X60_Y38_N29
\HD[5][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][22]~q\);

-- Location: FF_X60_Y36_N25
\HD[5][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][22]~q\);

-- Location: LCCOMB_X60_Y38_N28
\Mux233~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~2_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][10][22]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][22]~q\,
	datad => \HD[5][10][22]~q\,
	combout => \Mux233~2_combout\);

-- Location: FF_X61_Y38_N27
\HD[5][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][22]~q\);

-- Location: FF_X61_Y38_N25
\HD[5][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][22]~q\);

-- Location: LCCOMB_X61_Y38_N26
\Mux233~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~3_combout\ = (\sector[0]~input_o\ & ((\Mux233~2_combout\ & (\HD[5][11][22]~q\)) # (!\Mux233~2_combout\ & ((\HD[5][9][22]~q\))))) # (!\sector[0]~input_o\ & (\Mux233~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux233~2_combout\,
	datac => \HD[5][11][22]~q\,
	datad => \HD[5][9][22]~q\,
	combout => \Mux233~3_combout\);

-- Location: FF_X63_Y43_N7
\HD[5][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][22]~q\);

-- Location: FF_X63_Y43_N25
\HD[5][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][22]~q\);

-- Location: FF_X63_Y44_N9
\HD[5][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][22]~q\);

-- Location: FF_X63_Y44_N11
\HD[5][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][22]~q\);

-- Location: LCCOMB_X63_Y44_N10
\Mux233~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~4_combout\ = (\sector[0]~input_o\ & ((\HD[5][1][22]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][0][22]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][1][22]~q\,
	datac => \HD[5][0][22]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux233~4_combout\);

-- Location: LCCOMB_X63_Y43_N24
\Mux233~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~5_combout\ = (\sector[1]~input_o\ & ((\Mux233~4_combout\ & ((\HD[5][3][22]~q\))) # (!\Mux233~4_combout\ & (\HD[5][2][22]~q\)))) # (!\sector[1]~input_o\ & (((\Mux233~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][2][22]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][3][22]~q\,
	datad => \Mux233~4_combout\,
	combout => \Mux233~5_combout\);

-- Location: LCCOMB_X63_Y43_N26
\Mux233~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~6_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux233~3_combout\)) # (!\Mux240~2_combout\ & ((\Mux233~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux233~3_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux233~5_combout\,
	combout => \Mux233~6_combout\);

-- Location: FF_X65_Y39_N5
\HD[5][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][22]~q\);

-- Location: FF_X65_Y39_N23
\HD[5][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][22]~q\);

-- Location: LCCOMB_X65_Y39_N22
\Mux233~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~7_combout\ = (\Mux233~6_combout\ & (((\HD[5][13][22]~q\) # (!\Mux240~1_combout\)))) # (!\Mux233~6_combout\ & (\HD[5][12][22]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~6_combout\,
	datab => \HD[5][12][22]~q\,
	datac => \HD[5][13][22]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux233~7_combout\);

-- Location: FF_X79_Y41_N31
\HD[4][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][22]~q\);

-- Location: LCCOMB_X79_Y44_N10
\HD[4][1][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[4][1][22]~feeder_combout\);

-- Location: FF_X79_Y44_N11
\HD[4][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][1][22]~feeder_combout\,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][22]~q\);

-- Location: FF_X77_Y44_N5
\HD[4][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][22]~q\);

-- Location: FF_X77_Y44_N3
\HD[4][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][22]~q\);

-- Location: LCCOMB_X77_Y44_N4
\Mux233~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][22]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][22]~q\,
	datad => \HD[4][2][22]~q\,
	combout => \Mux233~10_combout\);

-- Location: FF_X79_Y44_N29
\HD[4][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][22]~q\);

-- Location: LCCOMB_X79_Y44_N28
\Mux233~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~11_combout\ = (\Mux233~10_combout\ & (((\HD[4][3][22]~q\) # (!\sector[0]~input_o\)))) # (!\Mux233~10_combout\ & (\HD[4][1][22]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][22]~q\,
	datab => \Mux233~10_combout\,
	datac => \HD[4][3][22]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux233~11_combout\);

-- Location: LCCOMB_X79_Y41_N30
\Mux233~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][22]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux233~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][22]~q\,
	datad => \Mux233~11_combout\,
	combout => \Mux233~12_combout\);

-- Location: FF_X79_Y41_N9
\HD[4][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][22]~q\);

-- Location: LCCOMB_X80_Y40_N20
\HD[4][10][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[4][10][22]~feeder_combout\);

-- Location: FF_X80_Y40_N21
\HD[4][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][22]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][22]~q\);

-- Location: FF_X80_Y40_N15
\HD[4][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][22]~q\);

-- Location: FF_X81_Y40_N5
\HD[4][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][22]~q\);

-- Location: FF_X80_Y41_N7
\HD[4][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][22]~q\);

-- Location: LCCOMB_X81_Y40_N4
\Mux233~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][22]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][22]~q\,
	datad => \HD[4][9][22]~q\,
	combout => \Mux233~8_combout\);

-- Location: LCCOMB_X80_Y40_N14
\Mux233~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~9_combout\ = (\sector[1]~input_o\ & ((\Mux233~8_combout\ & ((\HD[4][11][22]~q\))) # (!\Mux233~8_combout\ & (\HD[4][10][22]~q\)))) # (!\sector[1]~input_o\ & (((\Mux233~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][10][22]~q\,
	datac => \HD[4][11][22]~q\,
	datad => \Mux233~8_combout\,
	combout => \Mux233~9_combout\);

-- Location: LCCOMB_X79_Y41_N8
\Mux233~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~13_combout\ = (\Mux233~12_combout\ & (((\HD[4][13][22]~q\)) # (!\Mux240~2_combout\))) # (!\Mux233~12_combout\ & (\Mux240~2_combout\ & ((\Mux233~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~12_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][22]~q\,
	datad => \Mux233~9_combout\,
	combout => \Mux233~13_combout\);

-- Location: LCCOMB_X72_Y37_N8
\Mux233~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~14_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux233~7_combout\)) # (!\track[0]~input_o\ & ((\Mux233~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux233~7_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux233~13_combout\,
	combout => \Mux233~14_combout\);

-- Location: FF_X80_Y38_N23
\HD[4][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][22]~q\);

-- Location: FF_X79_Y38_N31
\HD[4][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][22]~q\);

-- Location: LCCOMB_X81_Y38_N14
\HD[4][6][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[4][6][22]~feeder_combout\);

-- Location: FF_X81_Y38_N15
\HD[4][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][6][22]~feeder_combout\,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][22]~q\);

-- Location: FF_X80_Y38_N17
\HD[4][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][22]~q\);

-- Location: LCCOMB_X80_Y38_N16
\Mux233~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~0_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[4][6][22]~q\)) # (!\sector[1]~input_o\ & ((\HD[4][4][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][6][22]~q\,
	datac => \HD[4][4][22]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux233~0_combout\);

-- Location: LCCOMB_X79_Y38_N30
\Mux233~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~1_combout\ = (\sector[0]~input_o\ & ((\Mux233~0_combout\ & ((\HD[4][7][22]~q\))) # (!\Mux233~0_combout\ & (\HD[4][5][22]~q\)))) # (!\sector[0]~input_o\ & (((\Mux233~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][5][22]~q\,
	datac => \HD[4][7][22]~q\,
	datad => \Mux233~0_combout\,
	combout => \Mux233~1_combout\);

-- Location: LCCOMB_X72_Y37_N18
\Mux233~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~17_combout\ = (\Mux240~0_combout\ & ((\Mux233~14_combout\ & (\Mux233~16_combout\)) # (!\Mux233~14_combout\ & ((\Mux233~1_combout\))))) # (!\Mux240~0_combout\ & (((\Mux233~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux233~16_combout\,
	datac => \Mux233~14_combout\,
	datad => \Mux233~1_combout\,
	combout => \Mux233~17_combout\);

-- Location: FF_X62_Y41_N1
\HD[6][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][22]~q\);

-- Location: FF_X65_Y41_N3
\HD[6][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][22]~q\);

-- Location: FF_X62_Y41_N27
\HD[6][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][22]~q\);

-- Location: FF_X62_Y40_N15
\HD[6][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][22]~q\);

-- Location: LCCOMB_X62_Y41_N26
\Mux233~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][22]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][22]~q\,
	datad => \HD[6][6][22]~q\,
	combout => \Mux233~43_combout\);

-- Location: LCCOMB_X65_Y41_N2
\Mux233~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~44_combout\ = (\sector[0]~input_o\ & ((\Mux233~43_combout\ & ((\HD[6][7][22]~q\))) # (!\Mux233~43_combout\ & (\HD[6][5][22]~q\)))) # (!\sector[0]~input_o\ & (((\Mux233~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][22]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][22]~q\,
	datad => \Mux233~43_combout\,
	combout => \Mux233~44_combout\);

-- Location: FF_X73_Y43_N17
\HD[6][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][22]~q\);

-- Location: FF_X69_Y45_N5
\HD[6][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][22]~q\);

-- Location: FF_X68_Y45_N15
\HD[6][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][22]~q\);

-- Location: LCCOMB_X68_Y45_N14
\Mux233~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~20_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[6][2][22]~q\)) # (!\sector[1]~input_o\ & ((\HD[6][0][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][2][22]~q\,
	datac => \HD[6][0][22]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux233~20_combout\);

-- Location: FF_X69_Y45_N15
\HD[6][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][22]~q\);

-- Location: FF_X68_Y45_N21
\HD[6][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][22]~q\);

-- Location: LCCOMB_X69_Y45_N14
\Mux233~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~21_combout\ = (\Mux233~20_combout\ & (((\HD[6][3][22]~q\)) # (!\sector[0]~input_o\))) # (!\Mux233~20_combout\ & (\sector[0]~input_o\ & ((\HD[6][1][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~20_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][3][22]~q\,
	datad => \HD[6][1][22]~q\,
	combout => \Mux233~21_combout\);

-- Location: LCCOMB_X73_Y43_N16
\Mux233~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][22]~q\)) # (!\Mux240~1_combout\ & ((\Mux233~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][22]~q\,
	datad => \Mux233~21_combout\,
	combout => \Mux233~22_combout\);

-- Location: FF_X73_Y43_N19
\HD[6][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][22]~q\);

-- Location: FF_X74_Y44_N5
\HD[6][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][22]~q\);

-- Location: FF_X74_Y44_N19
\HD[6][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][22]~q\);

-- Location: LCCOMB_X74_Y44_N4
\Mux233~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~18_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][9][22]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][22]~q\,
	datad => \HD[6][9][22]~q\,
	combout => \Mux233~18_combout\);

-- Location: FF_X73_Y45_N1
\HD[6][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][22]~q\);

-- Location: LCCOMB_X73_Y45_N30
\HD[6][10][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[6][10][22]~feeder_combout\);

-- Location: FF_X73_Y45_N31
\HD[6][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][10][22]~feeder_combout\,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][22]~q\);

-- Location: LCCOMB_X73_Y45_N0
\Mux233~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~19_combout\ = (\sector[1]~input_o\ & ((\Mux233~18_combout\ & (\HD[6][11][22]~q\)) # (!\Mux233~18_combout\ & ((\HD[6][10][22]~q\))))) # (!\sector[1]~input_o\ & (\Mux233~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux233~18_combout\,
	datac => \HD[6][11][22]~q\,
	datad => \HD[6][10][22]~q\,
	combout => \Mux233~19_combout\);

-- Location: LCCOMB_X73_Y43_N18
\Mux233~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~23_combout\ = (\Mux240~2_combout\ & ((\Mux233~22_combout\ & (\HD[6][13][22]~q\)) # (!\Mux233~22_combout\ & ((\Mux233~19_combout\))))) # (!\Mux240~2_combout\ & (\Mux233~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux233~22_combout\,
	datac => \HD[6][13][22]~q\,
	datad => \Mux233~19_combout\,
	combout => \Mux233~23_combout\);

-- Location: LCCOMB_X76_Y39_N2
\HD[1][5][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[1][5][22]~feeder_combout\);

-- Location: FF_X76_Y39_N3
\HD[1][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][5][22]~feeder_combout\,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][22]~q\);

-- Location: FF_X75_Y40_N19
\HD[1][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][22]~q\);

-- Location: LCCOMB_X75_Y40_N18
\Mux233~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~39_combout\ = (\sector[0]~input_o\ & ((\HD[1][5][22]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[1][4][22]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][5][22]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][4][22]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux233~39_combout\);

-- Location: FF_X75_Y39_N9
\HD[1][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][22]~q\);

-- Location: FF_X75_Y39_N7
\HD[1][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][22]~q\);

-- Location: LCCOMB_X75_Y39_N8
\Mux233~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~40_combout\ = (\sector[1]~input_o\ & ((\Mux233~39_combout\ & (\HD[1][7][22]~q\)) # (!\Mux233~39_combout\ & ((\HD[1][6][22]~q\))))) # (!\sector[1]~input_o\ & (\Mux233~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux233~39_combout\,
	datac => \HD[1][7][22]~q\,
	datad => \HD[1][6][22]~q\,
	combout => \Mux233~40_combout\);

-- Location: LCCOMB_X75_Y32_N10
\HD[0][6][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[0][6][22]~feeder_combout\);

-- Location: FF_X75_Y32_N11
\HD[0][6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][22]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][22]~q\);

-- Location: FF_X76_Y32_N13
\HD[0][4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][22]~q\);

-- Location: LCCOMB_X76_Y32_N12
\Mux233~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~30_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][22]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][22]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][22]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][22]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux233~30_combout\);

-- Location: FF_X73_Y32_N15
\HD[0][7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][22]~q\);

-- Location: FF_X76_Y32_N19
\HD[0][5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][22]~q\);

-- Location: LCCOMB_X73_Y32_N14
\Mux233~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~31_combout\ = (\Mux233~30_combout\ & (((\HD[0][7][22]~q\)) # (!\sector[0]~input_o\))) # (!\Mux233~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][22]~q\,
	datad => \HD[0][5][22]~q\,
	combout => \Mux233~31_combout\);

-- Location: LCCOMB_X69_Y31_N0
\HD[0][10][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[0][10][22]~feeder_combout\);

-- Location: FF_X69_Y31_N1
\HD[0][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][22]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][22]~q\);

-- Location: FF_X69_Y31_N19
\HD[0][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][22]~q\);

-- Location: FF_X68_Y31_N15
\HD[0][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][22]~q\);

-- Location: LCCOMB_X68_Y33_N6
\HD[0][9][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][22]~feeder_combout\ = \data_write[22]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[22]~input_o\,
	combout => \HD[0][9][22]~feeder_combout\);

-- Location: FF_X68_Y33_N7
\HD[0][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][22]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][22]~q\);

-- Location: LCCOMB_X68_Y31_N14
\Mux233~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~32_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[0][9][22]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[0][8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][22]~q\,
	datad => \HD[0][9][22]~q\,
	combout => \Mux233~32_combout\);

-- Location: LCCOMB_X69_Y31_N18
\Mux233~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~33_combout\ = (\sector[1]~input_o\ & ((\Mux233~32_combout\ & ((\HD[0][11][22]~q\))) # (!\Mux233~32_combout\ & (\HD[0][10][22]~q\)))) # (!\sector[1]~input_o\ & (((\Mux233~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][10][22]~q\,
	datac => \HD[0][11][22]~q\,
	datad => \Mux233~32_combout\,
	combout => \Mux233~33_combout\);

-- Location: LCCOMB_X70_Y31_N28
\HD~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~67_combout\ = (\Decoder1~10_combout\ & (\data_write[22]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~10_combout\,
	datac => \data_write[22]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~67_combout\);

-- Location: FF_X70_Y31_N29
\HD[0][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][22]~q\);

-- Location: FF_X70_Y31_N13
\HD[0][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][22]~q\);

-- Location: LCCOMB_X70_Y31_N22
\HD~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~68_combout\ = (\Decoder1~9_combout\ & (\data_write[22]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \data_write[22]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~68_combout\);

-- Location: FF_X70_Y31_N23
\HD[0][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][22]~q\);

-- Location: LCCOMB_X70_Y31_N8
\HD~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~69_combout\ = (\HD~0_combout\ & (\Decoder1~11_combout\ & \data_write[22]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~11_combout\,
	datad => \data_write[22]~input_o\,
	combout => \HD~69_combout\);

-- Location: FF_X70_Y31_N9
\HD[0][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][22]~q\);

-- Location: LCCOMB_X70_Y31_N18
\Mux233~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~34_combout\ = (\sector[1]~input_o\ & ((\HD[0][2][22]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][0][22]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][2][22]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][0][22]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux233~34_combout\);

-- Location: LCCOMB_X70_Y31_N12
\Mux233~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~35_combout\ = (\sector[0]~input_o\ & ((\Mux233~34_combout\ & ((\HD[0][3][22]~q\))) # (!\Mux233~34_combout\ & (\HD[0][1][22]~q\)))) # (!\sector[0]~input_o\ & (((\Mux233~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][1][22]~q\,
	datac => \HD[0][3][22]~q\,
	datad => \Mux233~34_combout\,
	combout => \Mux233~35_combout\);

-- Location: FF_X70_Y32_N15
\HD[0][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][22]~q\);

-- Location: LCCOMB_X70_Y32_N14
\Mux233~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~36_combout\ = (\Mux240~1_combout\ & (((\HD[0][12][22]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux233~35_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][22]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux233~36_combout\);

-- Location: FF_X70_Y32_N17
\HD[0][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][22]~q\);

-- Location: LCCOMB_X70_Y32_N16
\Mux233~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~37_combout\ = (\Mux233~36_combout\ & (((\HD[0][13][22]~q\) # (!\Mux240~2_combout\)))) # (!\Mux233~36_combout\ & (\Mux233~33_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~33_combout\,
	datab => \Mux233~36_combout\,
	datac => \HD[0][13][22]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux233~37_combout\);

-- Location: LCCOMB_X73_Y36_N2
\Mux233~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux233~31_combout\)) # (!\Mux240~0_combout\ & ((\Mux233~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~31_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux233~37_combout\,
	combout => \Mux233~38_combout\);

-- Location: FF_X82_Y35_N21
\HD[1][8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][22]~q\);

-- Location: FF_X82_Y35_N27
\HD[1][10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][22]~q\);

-- Location: LCCOMB_X82_Y35_N20
\Mux233~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][22]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][22]~q\,
	datad => \HD[1][10][22]~q\,
	combout => \Mux233~24_combout\);

-- Location: FF_X76_Y35_N7
\HD[1][11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][22]~q\);

-- Location: FF_X76_Y35_N21
\HD[1][9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][22]~q\);

-- Location: LCCOMB_X76_Y35_N6
\Mux233~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~25_combout\ = (\sector[0]~input_o\ & ((\Mux233~24_combout\ & (\HD[1][11][22]~q\)) # (!\Mux233~24_combout\ & ((\HD[1][9][22]~q\))))) # (!\sector[0]~input_o\ & (\Mux233~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux233~24_combout\,
	datac => \HD[1][11][22]~q\,
	datad => \HD[1][9][22]~q\,
	combout => \Mux233~25_combout\);

-- Location: FF_X82_Y36_N15
\HD[1][0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][22]~q\);

-- Location: FF_X81_Y34_N7
\HD[1][1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][22]~q\);

-- Location: LCCOMB_X82_Y36_N14
\Mux233~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][22]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][22]~q\,
	datad => \HD[1][1][22]~q\,
	combout => \Mux233~26_combout\);

-- Location: FF_X81_Y36_N9
\HD[1][3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][22]~q\);

-- Location: FF_X82_Y36_N29
\HD[1][2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][22]~q\);

-- Location: LCCOMB_X81_Y36_N8
\Mux233~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~27_combout\ = (\sector[1]~input_o\ & ((\Mux233~26_combout\ & (\HD[1][3][22]~q\)) # (!\Mux233~26_combout\ & ((\HD[1][2][22]~q\))))) # (!\sector[1]~input_o\ & (\Mux233~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux233~26_combout\,
	datac => \HD[1][3][22]~q\,
	datad => \HD[1][2][22]~q\,
	combout => \Mux233~27_combout\);

-- Location: LCCOMB_X77_Y39_N26
\Mux233~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~28_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux233~25_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & ((\Mux233~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux233~25_combout\,
	datad => \Mux233~27_combout\,
	combout => \Mux233~28_combout\);

-- Location: FF_X73_Y37_N23
\HD[1][13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][22]~q\);

-- Location: FF_X73_Y37_N21
\HD[1][12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[22]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][22]~q\);

-- Location: LCCOMB_X73_Y37_N22
\Mux233~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~29_combout\ = (\Mux233~28_combout\ & (((\HD[1][13][22]~q\)) # (!\Mux240~1_combout\))) # (!\Mux233~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][22]~q\,
	datad => \HD[1][12][22]~q\,
	combout => \Mux233~29_combout\);

-- Location: LCCOMB_X72_Y37_N12
\Mux233~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~41_combout\ = (\track[0]~input_o\ & ((\Mux233~38_combout\ & (\Mux233~40_combout\)) # (!\Mux233~38_combout\ & ((\Mux233~29_combout\))))) # (!\track[0]~input_o\ & (((\Mux233~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux233~40_combout\,
	datac => \Mux233~38_combout\,
	datad => \Mux233~29_combout\,
	combout => \Mux233~41_combout\);

-- Location: LCCOMB_X72_Y37_N6
\Mux233~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & (\Mux233~23_combout\)) # (!\Mux240~4_combout\ & ((\Mux233~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux233~23_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux233~41_combout\,
	combout => \Mux233~42_combout\);

-- Location: LCCOMB_X72_Y37_N16
\Mux233~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~45_combout\ = (\Mux240~3_combout\ & ((\Mux233~42_combout\ & ((\Mux233~44_combout\))) # (!\Mux233~42_combout\ & (\Mux233~17_combout\)))) # (!\Mux240~3_combout\ & (((\Mux233~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux233~17_combout\,
	datac => \Mux233~44_combout\,
	datad => \Mux233~42_combout\,
	combout => \Mux233~45_combout\);

-- Location: LCCOMB_X72_Y35_N28
\Mux233~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux233~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux233~45_combout\))) # (!\track[2]~input_o\ & (\Mux233~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux233~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux233~63_combout\,
	datab => \track[1]~input_o\,
	datac => \Mux233~45_combout\,
	datad => \track[2]~input_o\,
	combout => \Mux233~64_combout\);

-- Location: IOIBUF_X72_Y73_N15
\data_write[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(23),
	o => \data_write[23]~input_o\);

-- Location: FF_X62_Y40_N25
\HD[6][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][23]~q\);

-- Location: FF_X66_Y40_N7
\HD[6][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][23]~q\);

-- Location: FF_X62_Y40_N11
\HD[6][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][23]~q\);

-- Location: LCCOMB_X61_Y40_N12
\HD[6][5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][23]~feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD[6][5][23]~feeder_combout\);

-- Location: FF_X61_Y40_N13
\HD[6][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][23]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][23]~q\);

-- Location: LCCOMB_X62_Y40_N10
\Mux232~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][23]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][23]~q\,
	datad => \HD[6][5][23]~q\,
	combout => \Mux232~43_combout\);

-- Location: LCCOMB_X66_Y40_N6
\Mux232~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~44_combout\ = (\sector[1]~input_o\ & ((\Mux232~43_combout\ & ((\HD[6][7][23]~q\))) # (!\Mux232~43_combout\ & (\HD[6][6][23]~q\)))) # (!\sector[1]~input_o\ & (((\Mux232~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][23]~q\,
	datac => \HD[6][7][23]~q\,
	datad => \Mux232~43_combout\,
	combout => \Mux232~44_combout\);

-- Location: FF_X70_Y40_N29
\HD[6][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][23]~q\);

-- Location: FF_X70_Y40_N23
\HD[6][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][23]~q\);

-- Location: FF_X68_Y45_N17
\HD[6][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][23]~q\);

-- Location: FF_X68_Y45_N19
\HD[6][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][23]~q\);

-- Location: LCCOMB_X68_Y45_N18
\Mux232~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][23]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][23]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][23]~q\,
	datac => \HD[6][0][23]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux232~2_combout\);

-- Location: FF_X69_Y45_N3
\HD[6][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][23]~q\);

-- Location: FF_X69_Y45_N1
\HD[6][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][23]~q\);

-- Location: LCCOMB_X69_Y45_N2
\Mux232~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~3_combout\ = (\sector[1]~input_o\ & ((\Mux232~2_combout\ & (\HD[6][3][23]~q\)) # (!\Mux232~2_combout\ & ((\HD[6][2][23]~q\))))) # (!\sector[1]~input_o\ & (\Mux232~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux232~2_combout\,
	datac => \HD[6][3][23]~q\,
	datad => \HD[6][2][23]~q\,
	combout => \Mux232~3_combout\);

-- Location: FF_X73_Y44_N19
\HD[6][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][23]~q\);

-- Location: FF_X75_Y44_N29
\HD[6][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][23]~q\);

-- Location: LCCOMB_X73_Y44_N18
\Mux232~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][23]~q\,
	datad => \HD[6][10][23]~q\,
	combout => \Mux232~0_combout\);

-- Location: FF_X75_Y44_N23
\HD[6][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][23]~q\);

-- Location: FF_X76_Y40_N17
\HD[6][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][23]~q\);

-- Location: LCCOMB_X75_Y44_N22
\Mux232~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~1_combout\ = (\sector[0]~input_o\ & ((\Mux232~0_combout\ & (\HD[6][11][23]~q\)) # (!\Mux232~0_combout\ & ((\HD[6][9][23]~q\))))) # (!\sector[0]~input_o\ & (\Mux232~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux232~0_combout\,
	datac => \HD[6][11][23]~q\,
	datad => \HD[6][9][23]~q\,
	combout => \Mux232~1_combout\);

-- Location: LCCOMB_X74_Y43_N16
\Mux232~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~4_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux232~1_combout\))) # (!\Mux240~2_combout\ & (\Mux232~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux232~3_combout\,
	datac => \Mux232~1_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux232~4_combout\);

-- Location: LCCOMB_X70_Y40_N22
\Mux232~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~5_combout\ = (\Mux240~1_combout\ & ((\Mux232~4_combout\ & ((\HD[6][13][23]~q\))) # (!\Mux232~4_combout\ & (\HD[6][12][23]~q\)))) # (!\Mux240~1_combout\ & (((\Mux232~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][23]~q\,
	datac => \HD[6][13][23]~q\,
	datad => \Mux232~4_combout\,
	combout => \Mux232~5_combout\);

-- Location: FF_X77_Y43_N23
\HD[4][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][23]~q\);

-- Location: FF_X77_Y43_N29
\HD[4][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][23]~q\);

-- Location: LCCOMB_X77_Y43_N22
\Mux232~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~16_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][1][23]~q\))) # (!\sector[0]~input_o\ & (\HD[4][0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][0][23]~q\,
	datad => \HD[4][1][23]~q\,
	combout => \Mux232~16_combout\);

-- Location: FF_X79_Y44_N31
\HD[4][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][23]~q\);

-- Location: FF_X77_Y44_N15
\HD[4][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][23]~q\);

-- Location: LCCOMB_X79_Y44_N30
\Mux232~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~17_combout\ = (\Mux232~16_combout\ & (((\HD[4][3][23]~q\)) # (!\sector[1]~input_o\))) # (!\Mux232~16_combout\ & (\sector[1]~input_o\ & ((\HD[4][2][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~16_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][23]~q\,
	datad => \HD[4][2][23]~q\,
	combout => \Mux232~17_combout\);

-- Location: FF_X80_Y41_N9
\HD[4][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][23]~q\);

-- Location: FF_X80_Y41_N3
\HD[4][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][23]~q\);

-- Location: FF_X81_Y40_N1
\HD[4][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][23]~q\);

-- Location: FF_X81_Y40_N7
\HD[4][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][23]~q\);

-- Location: LCCOMB_X81_Y40_N0
\Mux232~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][23]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][23]~q\,
	datad => \HD[4][10][23]~q\,
	combout => \Mux232~14_combout\);

-- Location: LCCOMB_X80_Y41_N2
\Mux232~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~15_combout\ = (\sector[0]~input_o\ & ((\Mux232~14_combout\ & ((\HD[4][11][23]~q\))) # (!\Mux232~14_combout\ & (\HD[4][9][23]~q\)))) # (!\sector[0]~input_o\ & (((\Mux232~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][23]~q\,
	datac => \HD[4][11][23]~q\,
	datad => \Mux232~14_combout\,
	combout => \Mux232~15_combout\);

-- Location: LCCOMB_X79_Y44_N0
\Mux232~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~18_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux232~15_combout\)))) # (!\Mux240~2_combout\ & (\Mux232~17_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~17_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux232~15_combout\,
	combout => \Mux232~18_combout\);

-- Location: FF_X67_Y38_N3
\HD[4][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][23]~q\);

-- Location: FF_X67_Y38_N17
\HD[4][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][23]~q\);

-- Location: LCCOMB_X67_Y38_N2
\Mux232~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~19_combout\ = (\Mux232~18_combout\ & (((\HD[4][13][23]~q\)) # (!\Mux240~1_combout\))) # (!\Mux232~18_combout\ & (\Mux240~1_combout\ & ((\HD[4][12][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~18_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[4][13][23]~q\,
	datad => \HD[4][12][23]~q\,
	combout => \Mux232~19_combout\);

-- Location: FF_X72_Y37_N27
\HD[4][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][23]~q\);

-- Location: FF_X72_Y37_N21
\HD[4][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][23]~q\);

-- Location: FF_X80_Y38_N5
\HD[4][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][23]~q\);

-- Location: FF_X80_Y38_N3
\HD[4][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][23]~q\);

-- Location: LCCOMB_X80_Y38_N4
\Mux232~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~12_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][5][23]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][4][23]~q\,
	datad => \HD[4][5][23]~q\,
	combout => \Mux232~12_combout\);

-- Location: LCCOMB_X72_Y37_N20
\Mux232~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~13_combout\ = (\sector[1]~input_o\ & ((\Mux232~12_combout\ & ((\HD[4][7][23]~q\))) # (!\Mux232~12_combout\ & (\HD[4][6][23]~q\)))) # (!\sector[1]~input_o\ & (((\Mux232~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][6][23]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][23]~q\,
	datad => \Mux232~12_combout\,
	combout => \Mux232~13_combout\);

-- Location: LCCOMB_X72_Y37_N22
\Mux232~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~20_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux232~13_combout\))) # (!\Mux240~0_combout\ & (\Mux232~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux232~19_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux232~13_combout\,
	combout => \Mux232~20_combout\);

-- Location: FF_X62_Y43_N11
\HD[5][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][23]~q\);

-- Location: FF_X62_Y43_N13
\HD[5][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][23]~q\);

-- Location: LCCOMB_X62_Y43_N12
\Mux232~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~8_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][2][23]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][2][23]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][23]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux232~8_combout\);

-- Location: FF_X65_Y42_N3
\HD[5][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][23]~q\);

-- Location: FF_X65_Y42_N17
\HD[5][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][23]~q\);

-- Location: LCCOMB_X65_Y42_N2
\Mux232~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~9_combout\ = (\Mux232~8_combout\ & (((\HD[5][3][23]~q\)) # (!\sector[0]~input_o\))) # (!\Mux232~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][23]~q\,
	datad => \HD[5][1][23]~q\,
	combout => \Mux232~9_combout\);

-- Location: FF_X67_Y40_N19
\HD[5][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][23]~q\);

-- Location: LCCOMB_X67_Y40_N18
\Mux232~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~10_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[5][12][23]~q\))) # (!\Mux240~1_combout\ & (\Mux232~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux232~9_combout\,
	datac => \HD[5][12][23]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux232~10_combout\);

-- Location: FF_X67_Y40_N29
\HD[5][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][23]~q\);

-- Location: FF_X59_Y38_N15
\HD[5][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][23]~q\);

-- Location: FF_X60_Y40_N9
\HD[5][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][23]~q\);

-- Location: FF_X60_Y38_N1
\HD[5][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][23]~q\);

-- Location: FF_X60_Y38_N7
\HD[5][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][23]~q\);

-- Location: LCCOMB_X60_Y38_N0
\Mux232~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][23]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][23]~q\,
	datad => \HD[5][9][23]~q\,
	combout => \Mux232~6_combout\);

-- Location: LCCOMB_X60_Y40_N8
\Mux232~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~7_combout\ = (\sector[1]~input_o\ & ((\Mux232~6_combout\ & ((\HD[5][11][23]~q\))) # (!\Mux232~6_combout\ & (\HD[5][10][23]~q\)))) # (!\sector[1]~input_o\ & (((\Mux232~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][10][23]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][23]~q\,
	datad => \Mux232~6_combout\,
	combout => \Mux232~7_combout\);

-- Location: LCCOMB_X67_Y40_N28
\Mux232~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~11_combout\ = (\Mux240~2_combout\ & ((\Mux232~10_combout\ & (\HD[5][13][23]~q\)) # (!\Mux232~10_combout\ & ((\Mux232~7_combout\))))) # (!\Mux240~2_combout\ & (\Mux232~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux232~10_combout\,
	datac => \HD[5][13][23]~q\,
	datad => \Mux232~7_combout\,
	combout => \Mux232~11_combout\);

-- Location: FF_X68_Y41_N7
\HD[5][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][23]~q\);

-- Location: FF_X70_Y41_N11
\HD[5][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][23]~q\);

-- Location: FF_X70_Y41_N1
\HD[5][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][23]~q\);

-- Location: LCCOMB_X70_Y41_N10
\Mux232~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][23]~q\,
	datad => \HD[5][6][23]~q\,
	combout => \Mux232~21_combout\);

-- Location: FF_X72_Y41_N5
\HD[5][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][23]~q\);

-- Location: LCCOMB_X72_Y41_N4
\Mux232~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~22_combout\ = (\Mux232~21_combout\ & (((\HD[5][7][23]~q\) # (!\sector[0]~input_o\)))) # (!\Mux232~21_combout\ & (\HD[5][5][23]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][5][23]~q\,
	datab => \Mux232~21_combout\,
	datac => \HD[5][7][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~22_combout\);

-- Location: LCCOMB_X72_Y37_N24
\Mux232~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~23_combout\ = (\Mux232~20_combout\ & (((\Mux232~22_combout\) # (!\track[0]~input_o\)))) # (!\Mux232~20_combout\ & (\Mux232~11_combout\ & ((\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~20_combout\,
	datab => \Mux232~11_combout\,
	datac => \Mux232~22_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux232~23_combout\);

-- Location: FF_X68_Y32_N15
\HD[0][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][23]~q\);

-- Location: FF_X69_Y32_N5
\HD[0][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][23]~q\);

-- Location: LCCOMB_X68_Y32_N14
\Mux232~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][23]~q\,
	datad => \HD[0][10][23]~q\,
	combout => \Mux232~32_combout\);

-- Location: FF_X68_Y32_N5
\HD[0][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][23]~q\);

-- Location: FF_X69_Y32_N23
\HD[0][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][23]~q\);

-- Location: LCCOMB_X69_Y32_N22
\Mux232~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~33_combout\ = (\Mux232~32_combout\ & (((\HD[0][11][23]~q\) # (!\sector[0]~input_o\)))) # (!\Mux232~32_combout\ & (\HD[0][9][23]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~32_combout\,
	datab => \HD[0][9][23]~q\,
	datac => \HD[0][11][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~33_combout\);

-- Location: LCCOMB_X76_Y31_N6
\HD~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~71_combout\ = (\data_write[23]~input_o\ & (\Decoder1~10_combout\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[23]~input_o\,
	datab => \Decoder1~10_combout\,
	datac => \HD~0_combout\,
	combout => \HD~71_combout\);

-- Location: FF_X76_Y31_N7
\HD[0][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][23]~q\);

-- Location: LCCOMB_X76_Y31_N16
\HD~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~72_combout\ = (\data_write[23]~input_o\ & (\HD~0_combout\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[23]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~11_combout\,
	combout => \HD~72_combout\);

-- Location: FF_X76_Y31_N17
\HD[0][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][23]~q\);

-- Location: LCCOMB_X76_Y31_N26
\Mux232~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][1][23]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][23]~q\,
	datab => \sector[1]~input_o\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][0][23]~q\,
	combout => \Mux232~34_combout\);

-- Location: FF_X76_Y31_N29
\HD[0][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][23]~q\);

-- Location: LCCOMB_X76_Y31_N12
\HD~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~70_combout\ = (\data_write[23]~input_o\ & (\HD~0_combout\ & \Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[23]~input_o\,
	datac => \HD~0_combout\,
	datad => \Decoder1~9_combout\,
	combout => \HD~70_combout\);

-- Location: FF_X76_Y31_N13
\HD[0][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][23]~q\);

-- Location: LCCOMB_X76_Y31_N28
\Mux232~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~35_combout\ = (\Mux232~34_combout\ & (((\HD[0][3][23]~q\)) # (!\sector[1]~input_o\))) # (!\Mux232~34_combout\ & (\sector[1]~input_o\ & ((\HD[0][2][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~34_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][3][23]~q\,
	datad => \HD[0][2][23]~q\,
	combout => \Mux232~35_combout\);

-- Location: LCCOMB_X72_Y33_N20
\Mux232~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~36_combout\ = (\Mux240~2_combout\ & ((\Mux232~33_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux232~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux232~33_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux232~35_combout\,
	combout => \Mux232~36_combout\);

-- Location: FF_X72_Y33_N23
\HD[0][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][23]~q\);

-- Location: FF_X72_Y33_N19
\HD[0][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][23]~q\);

-- Location: LCCOMB_X72_Y33_N22
\Mux232~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~37_combout\ = (\Mux240~1_combout\ & ((\Mux232~36_combout\ & (\HD[0][13][23]~q\)) # (!\Mux232~36_combout\ & ((\HD[0][12][23]~q\))))) # (!\Mux240~1_combout\ & (\Mux232~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux232~36_combout\,
	datac => \HD[0][13][23]~q\,
	datad => \HD[0][12][23]~q\,
	combout => \Mux232~37_combout\);

-- Location: FF_X79_Y34_N19
\HD[1][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][23]~q\);

-- Location: FF_X79_Y34_N5
\HD[1][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][23]~q\);

-- Location: LCCOMB_X76_Y35_N24
\HD[1][9][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][9][23]~feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD[1][9][23]~feeder_combout\);

-- Location: FF_X76_Y35_N25
\HD[1][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][9][23]~feeder_combout\,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][23]~q\);

-- Location: FF_X80_Y35_N21
\HD[1][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][23]~q\);

-- Location: LCCOMB_X80_Y35_N20
\Mux232~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~26_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[1][9][23]~q\)) # (!\sector[0]~input_o\ & ((\HD[1][8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][9][23]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~26_combout\);

-- Location: LCCOMB_X79_Y34_N4
\Mux232~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~27_combout\ = (\sector[1]~input_o\ & ((\Mux232~26_combout\ & ((\HD[1][11][23]~q\))) # (!\Mux232~26_combout\ & (\HD[1][10][23]~q\)))) # (!\sector[1]~input_o\ & (((\Mux232~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][10][23]~q\,
	datac => \HD[1][11][23]~q\,
	datad => \Mux232~26_combout\,
	combout => \Mux232~27_combout\);

-- Location: FF_X80_Y34_N3
\HD[1][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][23]~q\);

-- Location: FF_X80_Y34_N17
\HD[1][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][23]~q\);

-- Location: FF_X82_Y36_N11
\HD[1][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][23]~q\);

-- Location: FF_X82_Y36_N1
\HD[1][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][23]~q\);

-- Location: LCCOMB_X82_Y36_N10
\Mux232~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][23]~q\,
	datad => \HD[1][2][23]~q\,
	combout => \Mux232~28_combout\);

-- Location: FF_X81_Y34_N25
\HD[1][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][23]~q\);

-- Location: FF_X81_Y34_N27
\HD[1][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][23]~q\);

-- Location: LCCOMB_X81_Y34_N26
\Mux232~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~29_combout\ = (\Mux232~28_combout\ & (((\HD[1][3][23]~q\) # (!\sector[0]~input_o\)))) # (!\Mux232~28_combout\ & (\HD[1][1][23]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~28_combout\,
	datab => \HD[1][1][23]~q\,
	datac => \HD[1][3][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~29_combout\);

-- Location: LCCOMB_X80_Y34_N16
\Mux232~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~30_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[1][12][23]~q\)) # (!\Mux240~1_combout\ & ((\Mux232~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][23]~q\,
	datad => \Mux232~29_combout\,
	combout => \Mux232~30_combout\);

-- Location: LCCOMB_X80_Y34_N2
\Mux232~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~31_combout\ = (\Mux240~2_combout\ & ((\Mux232~30_combout\ & ((\HD[1][13][23]~q\))) # (!\Mux232~30_combout\ & (\Mux232~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux232~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux232~27_combout\,
	datac => \HD[1][13][23]~q\,
	datad => \Mux232~30_combout\,
	combout => \Mux232~31_combout\);

-- Location: LCCOMB_X72_Y33_N0
\Mux232~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux232~31_combout\))) # (!\track[0]~input_o\ & (\Mux232~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~37_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux232~31_combout\,
	combout => \Mux232~38_combout\);

-- Location: FF_X76_Y32_N31
\HD[0][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][23]~q\);

-- Location: FF_X76_Y32_N9
\HD[0][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][23]~q\);

-- Location: LCCOMB_X76_Y32_N8
\Mux232~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~24_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][5][23]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][4][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][23]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~24_combout\);

-- Location: FF_X73_Y32_N17
\HD[0][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][23]~q\);

-- Location: LCCOMB_X74_Y32_N18
\HD[0][6][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][23]~feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD[0][6][23]~feeder_combout\);

-- Location: FF_X74_Y32_N19
\HD[0][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][23]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][23]~q\);

-- Location: LCCOMB_X73_Y32_N16
\Mux232~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~25_combout\ = (\Mux232~24_combout\ & (((\HD[0][7][23]~q\)) # (!\sector[1]~input_o\))) # (!\Mux232~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][23]~q\,
	datad => \HD[0][6][23]~q\,
	combout => \Mux232~25_combout\);

-- Location: FF_X76_Y40_N27
\HD[1][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][23]~q\);

-- Location: FF_X76_Y37_N29
\HD[1][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][23]~q\);

-- Location: FF_X75_Y37_N9
\HD[1][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][23]~q\);

-- Location: FF_X75_Y37_N7
\HD[1][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][23]~q\);

-- Location: LCCOMB_X75_Y37_N8
\Mux232~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][23]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][23]~q\,
	datad => \HD[1][6][23]~q\,
	combout => \Mux232~39_combout\);

-- Location: LCCOMB_X76_Y37_N28
\Mux232~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~40_combout\ = (\sector[0]~input_o\ & ((\Mux232~39_combout\ & ((\HD[1][7][23]~q\))) # (!\Mux232~39_combout\ & (\HD[1][5][23]~q\)))) # (!\sector[0]~input_o\ & (((\Mux232~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][5][23]~q\,
	datac => \HD[1][7][23]~q\,
	datad => \Mux232~39_combout\,
	combout => \Mux232~40_combout\);

-- Location: LCCOMB_X72_Y37_N10
\Mux232~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~41_combout\ = (\Mux232~38_combout\ & (((\Mux232~40_combout\) # (!\Mux240~0_combout\)))) # (!\Mux232~38_combout\ & (\Mux232~25_combout\ & (\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~38_combout\,
	datab => \Mux232~25_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux232~40_combout\,
	combout => \Mux232~41_combout\);

-- Location: LCCOMB_X72_Y37_N4
\Mux232~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~42_combout\ = (\Mux240~3_combout\ & ((\Mux232~23_combout\) # ((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & (((!\Mux240~4_combout\ & \Mux232~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux232~23_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux232~41_combout\,
	combout => \Mux232~42_combout\);

-- Location: LCCOMB_X66_Y40_N8
\Mux232~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~45_combout\ = (\Mux240~4_combout\ & ((\Mux232~42_combout\ & (\Mux232~44_combout\)) # (!\Mux232~42_combout\ & ((\Mux232~5_combout\))))) # (!\Mux240~4_combout\ & (((\Mux232~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~44_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux232~5_combout\,
	datad => \Mux232~42_combout\,
	combout => \Mux232~45_combout\);

-- Location: LCCOMB_X57_Y40_N16
\HD[2][1][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][23]~feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD[2][1][23]~feeder_combout\);

-- Location: FF_X57_Y40_N17
\HD[2][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][23]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][23]~q\);

-- Location: FF_X57_Y40_N11
\HD[2][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][23]~q\);

-- Location: FF_X56_Y40_N13
\HD[2][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][23]~q\);

-- Location: FF_X56_Y40_N11
\HD[2][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][23]~q\);

-- Location: LCCOMB_X56_Y40_N12
\Mux232~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][23]~q\,
	datad => \HD[2][2][23]~q\,
	combout => \Mux232~56_combout\);

-- Location: LCCOMB_X57_Y40_N10
\Mux232~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~57_combout\ = (\sector[0]~input_o\ & ((\Mux232~56_combout\ & ((\HD[2][3][23]~q\))) # (!\Mux232~56_combout\ & (\HD[2][1][23]~q\)))) # (!\sector[0]~input_o\ & (((\Mux232~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][23]~q\,
	datac => \HD[2][3][23]~q\,
	datad => \Mux232~56_combout\,
	combout => \Mux232~57_combout\);

-- Location: FF_X61_Y41_N29
\HD[2][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][23]~q\);

-- Location: LCCOMB_X61_Y41_N28
\Mux232~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[2][12][23]~q\))) # (!\Mux240~1_combout\ & (\Mux232~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux232~57_combout\,
	datac => \HD[2][12][23]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux232~58_combout\);

-- Location: FF_X61_Y41_N15
\HD[2][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][23]~q\);

-- Location: FF_X59_Y43_N5
\HD[2][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][23]~q\);

-- Location: FF_X59_Y44_N31
\HD[2][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][23]~q\);

-- Location: LCCOMB_X59_Y44_N30
\Mux232~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~54_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[2][9][23]~q\)) # (!\sector[0]~input_o\ & ((\HD[2][8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][9][23]~q\,
	datac => \HD[2][8][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~54_combout\);

-- Location: FF_X60_Y41_N15
\HD[2][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][23]~q\);

-- Location: FF_X60_Y41_N21
\HD[2][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][23]~q\);

-- Location: LCCOMB_X60_Y41_N14
\Mux232~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~55_combout\ = (\sector[1]~input_o\ & ((\Mux232~54_combout\ & (\HD[2][11][23]~q\)) # (!\Mux232~54_combout\ & ((\HD[2][10][23]~q\))))) # (!\sector[1]~input_o\ & (\Mux232~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux232~54_combout\,
	datac => \HD[2][11][23]~q\,
	datad => \HD[2][10][23]~q\,
	combout => \Mux232~55_combout\);

-- Location: LCCOMB_X61_Y41_N14
\Mux232~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~59_combout\ = (\Mux240~2_combout\ & ((\Mux232~58_combout\ & (\HD[2][13][23]~q\)) # (!\Mux232~58_combout\ & ((\Mux232~55_combout\))))) # (!\Mux240~2_combout\ & (\Mux232~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux232~58_combout\,
	datac => \HD[2][13][23]~q\,
	datad => \Mux232~55_combout\,
	combout => \Mux232~59_combout\);

-- Location: FF_X65_Y37_N27
\HD[3][12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][23]~q\);

-- Location: FF_X65_Y37_N29
\HD[3][13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][23]~q\);

-- Location: FF_X66_Y36_N11
\HD[3][8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][23]~q\);

-- Location: FF_X66_Y36_N1
\HD[3][10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][23]~q\);

-- Location: LCCOMB_X66_Y36_N10
\Mux232~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][23]~q\,
	datad => \HD[3][10][23]~q\,
	combout => \Mux232~48_combout\);

-- Location: FF_X66_Y35_N5
\HD[3][9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][23]~q\);

-- Location: FF_X66_Y35_N7
\HD[3][11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][23]~q\);

-- Location: LCCOMB_X66_Y35_N6
\Mux232~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~49_combout\ = (\Mux232~48_combout\ & (((\HD[3][11][23]~q\) # (!\sector[0]~input_o\)))) # (!\Mux232~48_combout\ & (\HD[3][9][23]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~48_combout\,
	datab => \HD[3][9][23]~q\,
	datac => \HD[3][11][23]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux232~49_combout\);

-- Location: FF_X61_Y35_N9
\HD[3][2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][23]~q\);

-- Location: FF_X62_Y33_N15
\HD[3][3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][23]~q\);

-- Location: FF_X61_Y35_N19
\HD[3][0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][23]~q\);

-- Location: LCCOMB_X60_Y35_N14
\HD[3][1][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][23]~feeder_combout\ = \data_write[23]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[23]~input_o\,
	combout => \HD[3][1][23]~feeder_combout\);

-- Location: FF_X60_Y35_N15
\HD[3][1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][1][23]~feeder_combout\,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][23]~q\);

-- Location: LCCOMB_X61_Y35_N18
\Mux232~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][23]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][23]~q\,
	datad => \HD[3][1][23]~q\,
	combout => \Mux232~50_combout\);

-- Location: LCCOMB_X62_Y33_N14
\Mux232~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~51_combout\ = (\sector[1]~input_o\ & ((\Mux232~50_combout\ & ((\HD[3][3][23]~q\))) # (!\Mux232~50_combout\ & (\HD[3][2][23]~q\)))) # (!\sector[1]~input_o\ & (((\Mux232~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][2][23]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][23]~q\,
	datad => \Mux232~50_combout\,
	combout => \Mux232~51_combout\);

-- Location: LCCOMB_X66_Y35_N24
\Mux232~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux232~49_combout\)) # (!\Mux240~2_combout\ & ((\Mux232~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux232~51_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux232~52_combout\);

-- Location: LCCOMB_X65_Y37_N28
\Mux232~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~53_combout\ = (\Mux240~1_combout\ & ((\Mux232~52_combout\ & ((\HD[3][13][23]~q\))) # (!\Mux232~52_combout\ & (\HD[3][12][23]~q\)))) # (!\Mux240~1_combout\ & (((\Mux232~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][12][23]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][23]~q\,
	datad => \Mux232~52_combout\,
	combout => \Mux232~53_combout\);

-- Location: LCCOMB_X65_Y37_N14
\Mux232~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~60_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux232~53_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & (\Mux232~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux232~59_combout\,
	datad => \Mux232~53_combout\,
	combout => \Mux232~60_combout\);

-- Location: FF_X70_Y35_N19
\HD[2][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][23]~q\);

-- Location: FF_X69_Y35_N29
\HD[2][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][23]~q\);

-- Location: FF_X70_Y35_N5
\HD[2][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][23]~q\);

-- Location: FF_X69_Y35_N19
\HD[2][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][23]~q\);

-- Location: LCCOMB_X70_Y35_N4
\Mux232~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][23]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][23]~q\,
	datad => \HD[2][6][23]~q\,
	combout => \Mux232~46_combout\);

-- Location: LCCOMB_X69_Y35_N28
\Mux232~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~47_combout\ = (\sector[0]~input_o\ & ((\Mux232~46_combout\ & ((\HD[2][7][23]~q\))) # (!\Mux232~46_combout\ & (\HD[2][5][23]~q\)))) # (!\sector[0]~input_o\ & (((\Mux232~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][5][23]~q\,
	datac => \HD[2][7][23]~q\,
	datad => \Mux232~46_combout\,
	combout => \Mux232~47_combout\);

-- Location: FF_X65_Y32_N3
\HD[3][4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][23]~q\);

-- Location: FF_X63_Y32_N23
\HD[3][5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][23]~q\);

-- Location: LCCOMB_X65_Y32_N2
\Mux232~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][23]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][23]~q\,
	datad => \HD[3][5][23]~q\,
	combout => \Mux232~61_combout\);

-- Location: FF_X63_Y36_N7
\HD[3][7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][23]~q\);

-- Location: FF_X65_Y32_N9
\HD[3][6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[23]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][23]~q\);

-- Location: LCCOMB_X63_Y36_N6
\Mux232~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~62_combout\ = (\sector[1]~input_o\ & ((\Mux232~61_combout\ & (\HD[3][7][23]~q\)) # (!\Mux232~61_combout\ & ((\HD[3][6][23]~q\))))) # (!\sector[1]~input_o\ & (\Mux232~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux232~61_combout\,
	datac => \HD[3][7][23]~q\,
	datad => \HD[3][6][23]~q\,
	combout => \Mux232~62_combout\);

-- Location: LCCOMB_X63_Y36_N24
\Mux232~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~63_combout\ = (\Mux232~60_combout\ & (((\Mux232~62_combout\) # (!\Mux240~0_combout\)))) # (!\Mux232~60_combout\ & (\Mux232~47_combout\ & (\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~60_combout\,
	datab => \Mux232~47_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux232~62_combout\,
	combout => \Mux232~63_combout\);

-- Location: LCCOMB_X63_Y36_N2
\Mux232~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux232~64_combout\ = (\track[2]~input_o\ & (\Mux232~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux232~63_combout\))) # (!\track[1]~input_o\ & (\Mux232~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux232~45_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux232~63_combout\,
	combout => \Mux232~64_combout\);

-- Location: IOIBUF_X81_Y73_N15
\data_write[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(24),
	o => \data_write[24]~input_o\);

-- Location: FF_X63_Y40_N19
\HD[2][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][24]~q\);

-- Location: FF_X63_Y40_N15
\HD[2][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][24]~q\);

-- Location: FF_X56_Y40_N15
\HD[2][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][24]~q\);

-- Location: FF_X59_Y40_N29
\HD[2][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][24]~q\);

-- Location: FF_X57_Y41_N5
\HD[2][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][24]~q\);

-- Location: FF_X57_Y41_N7
\HD[2][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][24]~q\);

-- Location: LCCOMB_X57_Y41_N6
\Mux231~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~56_combout\ = (\sector[0]~input_o\ & ((\HD[2][1][24]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[2][0][24]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][24]~q\,
	datac => \HD[2][0][24]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux231~56_combout\);

-- Location: LCCOMB_X59_Y40_N28
\Mux231~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~57_combout\ = (\sector[1]~input_o\ & ((\Mux231~56_combout\ & ((\HD[2][3][24]~q\))) # (!\Mux231~56_combout\ & (\HD[2][2][24]~q\)))) # (!\sector[1]~input_o\ & (((\Mux231~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][24]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][24]~q\,
	datad => \Mux231~56_combout\,
	combout => \Mux231~57_combout\);

-- Location: FF_X60_Y43_N19
\HD[2][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][24]~q\);

-- Location: FF_X60_Y43_N25
\HD[2][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][24]~q\);

-- Location: LCCOMB_X60_Y43_N18
\Mux231~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][24]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][24]~q\,
	datad => \HD[2][10][24]~q\,
	combout => \Mux231~54_combout\);

-- Location: FF_X59_Y43_N17
\HD[2][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][24]~q\);

-- Location: LCCOMB_X59_Y43_N6
\HD[2][9][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][9][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[2][9][24]~feeder_combout\);

-- Location: FF_X59_Y43_N7
\HD[2][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][9][24]~feeder_combout\,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][24]~q\);

-- Location: LCCOMB_X59_Y43_N16
\Mux231~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~55_combout\ = (\sector[0]~input_o\ & ((\Mux231~54_combout\ & (\HD[2][11][24]~q\)) # (!\Mux231~54_combout\ & ((\HD[2][9][24]~q\))))) # (!\sector[0]~input_o\ & (\Mux231~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux231~54_combout\,
	datac => \HD[2][11][24]~q\,
	datad => \HD[2][9][24]~q\,
	combout => \Mux231~55_combout\);

-- Location: LCCOMB_X63_Y40_N12
\Mux231~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux231~55_combout\)))) # (!\Mux240~2_combout\ & (\Mux231~57_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux231~57_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux231~55_combout\,
	combout => \Mux231~58_combout\);

-- Location: LCCOMB_X63_Y40_N14
\Mux231~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~59_combout\ = (\Mux240~1_combout\ & ((\Mux231~58_combout\ & ((\HD[2][13][24]~q\))) # (!\Mux231~58_combout\ & (\HD[2][12][24]~q\)))) # (!\Mux240~1_combout\ & (((\Mux231~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[2][12][24]~q\,
	datac => \HD[2][13][24]~q\,
	datad => \Mux231~58_combout\,
	combout => \Mux231~59_combout\);

-- Location: FF_X73_Y38_N11
\HD[2][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][24]~q\);

-- Location: FF_X73_Y38_N21
\HD[2][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][24]~q\);

-- Location: FF_X70_Y35_N1
\HD[2][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][24]~q\);

-- Location: FF_X70_Y35_N7
\HD[2][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][24]~q\);

-- Location: LCCOMB_X70_Y35_N0
\Mux231~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][24]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][24]~q\,
	datad => \HD[2][5][24]~q\,
	combout => \Mux231~52_combout\);

-- Location: LCCOMB_X73_Y38_N20
\Mux231~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~53_combout\ = (\sector[1]~input_o\ & ((\Mux231~52_combout\ & ((\HD[2][7][24]~q\))) # (!\Mux231~52_combout\ & (\HD[2][6][24]~q\)))) # (!\sector[1]~input_o\ & (((\Mux231~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][6][24]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][7][24]~q\,
	datad => \Mux231~52_combout\,
	combout => \Mux231~53_combout\);

-- Location: LCCOMB_X73_Y38_N22
\Mux231~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\) # (\Mux231~53_combout\)))) # (!\Mux240~0_combout\ & (\Mux231~59_combout\ & (!\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux231~59_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux231~53_combout\,
	combout => \Mux231~60_combout\);

-- Location: FF_X62_Y35_N9
\HD[3][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][24]~q\);

-- Location: FF_X62_Y35_N3
\HD[3][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][24]~q\);

-- Location: FF_X61_Y35_N23
\HD[3][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][24]~q\);

-- Location: LCCOMB_X61_Y35_N20
\HD[3][2][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[3][2][24]~feeder_combout\);

-- Location: FF_X61_Y35_N21
\HD[3][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][24]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][24]~q\);

-- Location: LCCOMB_X61_Y35_N22
\Mux231~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][24]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][24]~q\,
	datad => \HD[3][2][24]~q\,
	combout => \Mux231~48_combout\);

-- Location: LCCOMB_X62_Y35_N2
\Mux231~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~49_combout\ = (\sector[0]~input_o\ & ((\Mux231~48_combout\ & ((\HD[3][3][24]~q\))) # (!\Mux231~48_combout\ & (\HD[3][1][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][24]~q\,
	datac => \HD[3][3][24]~q\,
	datad => \Mux231~48_combout\,
	combout => \Mux231~49_combout\);

-- Location: FF_X62_Y36_N15
\HD[3][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][24]~q\);

-- Location: LCCOMB_X62_Y36_N14
\Mux231~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~50_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[3][12][24]~q\))) # (!\Mux240~1_combout\ & (\Mux231~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux231~49_combout\,
	datac => \HD[3][12][24]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux231~50_combout\);

-- Location: FF_X62_Y36_N17
\HD[3][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][24]~q\);

-- Location: LCCOMB_X60_Y34_N0
\HD[3][10][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[3][10][24]~feeder_combout\);

-- Location: FF_X60_Y34_N1
\HD[3][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][24]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][24]~q\);

-- Location: FF_X61_Y36_N9
\HD[3][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][24]~q\);

-- Location: FF_X60_Y34_N11
\HD[3][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][24]~q\);

-- Location: FF_X59_Y34_N23
\HD[3][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][24]~q\);

-- Location: LCCOMB_X60_Y34_N10
\Mux231~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][24]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][24]~q\,
	datad => \HD[3][9][24]~q\,
	combout => \Mux231~46_combout\);

-- Location: LCCOMB_X61_Y36_N8
\Mux231~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~47_combout\ = (\sector[1]~input_o\ & ((\Mux231~46_combout\ & ((\HD[3][11][24]~q\))) # (!\Mux231~46_combout\ & (\HD[3][10][24]~q\)))) # (!\sector[1]~input_o\ & (((\Mux231~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][10][24]~q\,
	datac => \HD[3][11][24]~q\,
	datad => \Mux231~46_combout\,
	combout => \Mux231~47_combout\);

-- Location: LCCOMB_X62_Y36_N16
\Mux231~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~51_combout\ = (\Mux240~2_combout\ & ((\Mux231~50_combout\ & (\HD[3][13][24]~q\)) # (!\Mux231~50_combout\ & ((\Mux231~47_combout\))))) # (!\Mux240~2_combout\ & (\Mux231~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux231~50_combout\,
	datac => \HD[3][13][24]~q\,
	datad => \Mux231~47_combout\,
	combout => \Mux231~51_combout\);

-- Location: FF_X65_Y36_N13
\HD[3][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][24]~q\);

-- Location: FF_X65_Y36_N23
\HD[3][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][24]~q\);

-- Location: FF_X65_Y32_N23
\HD[3][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][24]~q\);

-- Location: LCCOMB_X65_Y32_N12
\HD[3][6][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[3][6][24]~feeder_combout\);

-- Location: FF_X65_Y32_N13
\HD[3][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][24]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][24]~q\);

-- Location: LCCOMB_X65_Y32_N22
\Mux231~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][24]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][24]~q\,
	datad => \HD[3][6][24]~q\,
	combout => \Mux231~61_combout\);

-- Location: LCCOMB_X65_Y36_N22
\Mux231~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~62_combout\ = (\sector[0]~input_o\ & ((\Mux231~61_combout\ & ((\HD[3][7][24]~q\))) # (!\Mux231~61_combout\ & (\HD[3][5][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][24]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][24]~q\,
	datad => \Mux231~61_combout\,
	combout => \Mux231~62_combout\);

-- Location: LCCOMB_X70_Y36_N2
\Mux231~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~63_combout\ = (\Mux231~60_combout\ & (((\Mux231~62_combout\) # (!\track[0]~input_o\)))) # (!\Mux231~60_combout\ & (\Mux231~51_combout\ & (\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~60_combout\,
	datab => \Mux231~51_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux231~62_combout\,
	combout => \Mux231~63_combout\);

-- Location: FF_X79_Y33_N25
\HD[1][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][24]~q\);

-- Location: FF_X79_Y33_N3
\HD[1][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][24]~q\);

-- Location: FF_X79_Y36_N17
\HD[1][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][24]~q\);

-- Location: FF_X79_Y36_N7
\HD[1][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][24]~q\);

-- Location: LCCOMB_X79_Y36_N16
\Mux231~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][1][24]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][0][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][0][24]~q\,
	datad => \HD[1][1][24]~q\,
	combout => \Mux231~26_combout\);

-- Location: LCCOMB_X79_Y33_N2
\Mux231~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~27_combout\ = (\sector[1]~input_o\ & ((\Mux231~26_combout\ & ((\HD[1][3][24]~q\))) # (!\Mux231~26_combout\ & (\HD[1][2][24]~q\)))) # (!\sector[1]~input_o\ & (((\Mux231~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][2][24]~q\,
	datac => \HD[1][3][24]~q\,
	datad => \Mux231~26_combout\,
	combout => \Mux231~27_combout\);

-- Location: FF_X82_Y35_N1
\HD[1][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][24]~q\);

-- Location: FF_X82_Y35_N7
\HD[1][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][24]~q\);

-- Location: LCCOMB_X82_Y35_N0
\Mux231~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][24]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][24]~q\,
	datad => \HD[1][10][24]~q\,
	combout => \Mux231~24_combout\);

-- Location: FF_X81_Y35_N27
\HD[1][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][24]~q\);

-- Location: FF_X81_Y35_N17
\HD[1][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][24]~q\);

-- Location: LCCOMB_X81_Y35_N26
\Mux231~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~25_combout\ = (\sector[0]~input_o\ & ((\Mux231~24_combout\ & (\HD[1][11][24]~q\)) # (!\Mux231~24_combout\ & ((\HD[1][9][24]~q\))))) # (!\sector[0]~input_o\ & (\Mux231~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux231~24_combout\,
	datac => \HD[1][11][24]~q\,
	datad => \HD[1][9][24]~q\,
	combout => \Mux231~25_combout\);

-- Location: LCCOMB_X80_Y36_N4
\Mux231~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~28_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux231~25_combout\))) # (!\Mux240~2_combout\ & (\Mux231~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~27_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux231~25_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux231~28_combout\);

-- Location: FF_X73_Y37_N11
\HD[1][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][24]~q\);

-- Location: FF_X73_Y37_N1
\HD[1][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][24]~q\);

-- Location: LCCOMB_X73_Y37_N10
\Mux231~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~29_combout\ = (\Mux231~28_combout\ & (((\HD[1][13][24]~q\)) # (!\Mux240~1_combout\))) # (!\Mux231~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][24]~q\,
	datad => \HD[1][12][24]~q\,
	combout => \Mux231~29_combout\);

-- Location: FF_X77_Y37_N5
\HD[1][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][24]~q\);

-- Location: FF_X77_Y37_N11
\HD[1][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][24]~q\);

-- Location: LCCOMB_X77_Y37_N4
\Mux231~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][24]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][24]~q\,
	datad => \HD[1][5][24]~q\,
	combout => \Mux231~39_combout\);

-- Location: FF_X76_Y37_N27
\HD[1][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][24]~q\);

-- Location: FF_X76_Y37_N1
\HD[1][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][24]~q\);

-- Location: LCCOMB_X76_Y37_N26
\Mux231~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~40_combout\ = (\Mux231~39_combout\ & (((\HD[1][7][24]~q\)) # (!\sector[1]~input_o\))) # (!\Mux231~39_combout\ & (\sector[1]~input_o\ & ((\HD[1][6][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~39_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][7][24]~q\,
	datad => \HD[1][6][24]~q\,
	combout => \Mux231~40_combout\);

-- Location: LCCOMB_X70_Y31_N14
\HD~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~73_combout\ = (\data_write[24]~input_o\ & (\Decoder1~10_combout\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_write[24]~input_o\,
	datab => \Decoder1~10_combout\,
	datad => \HD~0_combout\,
	combout => \HD~73_combout\);

-- Location: FF_X70_Y31_N15
\HD[0][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][24]~q\);

-- Location: FF_X70_Y31_N31
\HD[0][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][24]~q\);

-- Location: LCCOMB_X70_Y31_N10
\HD~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~75_combout\ = (\HD~0_combout\ & (\Decoder1~11_combout\ & \data_write[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~11_combout\,
	datad => \data_write[24]~input_o\,
	combout => \HD~75_combout\);

-- Location: FF_X70_Y31_N11
\HD[0][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][24]~q\);

-- Location: LCCOMB_X70_Y31_N24
\HD~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~74_combout\ = (\Decoder1~9_combout\ & (\HD~0_combout\ & \data_write[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \HD~0_combout\,
	datad => \data_write[24]~input_o\,
	combout => \HD~74_combout\);

-- Location: FF_X70_Y31_N25
\HD[0][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][24]~q\);

-- Location: LCCOMB_X70_Y31_N20
\Mux231~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~34_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][2][24]~q\))) # (!\sector[1]~input_o\ & (\HD[0][0][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][0][24]~q\,
	datad => \HD[0][2][24]~q\,
	combout => \Mux231~34_combout\);

-- Location: LCCOMB_X70_Y31_N30
\Mux231~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~35_combout\ = (\sector[0]~input_o\ & ((\Mux231~34_combout\ & ((\HD[0][3][24]~q\))) # (!\Mux231~34_combout\ & (\HD[0][1][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][1][24]~q\,
	datac => \HD[0][3][24]~q\,
	datad => \Mux231~34_combout\,
	combout => \Mux231~35_combout\);

-- Location: FF_X70_Y30_N21
\HD[0][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][24]~q\);

-- Location: LCCOMB_X70_Y30_N20
\Mux231~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~36_combout\ = (\Mux240~1_combout\ & (((\HD[0][12][24]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux231~35_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][24]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux231~36_combout\);

-- Location: FF_X70_Y30_N31
\HD[0][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][24]~q\);

-- Location: FF_X69_Y31_N5
\HD[0][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][24]~q\);

-- Location: FF_X69_Y31_N15
\HD[0][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][24]~q\);

-- Location: FF_X68_Y32_N27
\HD[0][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][24]~q\);

-- Location: LCCOMB_X68_Y32_N16
\HD[0][9][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[0][9][24]~feeder_combout\);

-- Location: FF_X68_Y32_N17
\HD[0][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][24]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][24]~q\);

-- Location: LCCOMB_X68_Y32_N26
\Mux231~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][24]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][24]~q\,
	datad => \HD[0][9][24]~q\,
	combout => \Mux231~32_combout\);

-- Location: LCCOMB_X69_Y31_N14
\Mux231~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~33_combout\ = (\sector[1]~input_o\ & ((\Mux231~32_combout\ & ((\HD[0][11][24]~q\))) # (!\Mux231~32_combout\ & (\HD[0][10][24]~q\)))) # (!\sector[1]~input_o\ & (((\Mux231~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][10][24]~q\,
	datac => \HD[0][11][24]~q\,
	datad => \Mux231~32_combout\,
	combout => \Mux231~33_combout\);

-- Location: LCCOMB_X70_Y30_N30
\Mux231~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~37_combout\ = (\Mux240~2_combout\ & ((\Mux231~36_combout\ & (\HD[0][13][24]~q\)) # (!\Mux231~36_combout\ & ((\Mux231~33_combout\))))) # (!\Mux240~2_combout\ & (\Mux231~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux231~36_combout\,
	datac => \HD[0][13][24]~q\,
	datad => \Mux231~33_combout\,
	combout => \Mux231~37_combout\);

-- Location: FF_X75_Y35_N11
\HD[0][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][24]~q\);

-- Location: FF_X75_Y35_N21
\HD[0][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][24]~q\);

-- Location: FF_X76_Y32_N3
\HD[0][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][24]~q\);

-- Location: LCCOMB_X75_Y32_N28
\HD[0][6][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[0][6][24]~feeder_combout\);

-- Location: FF_X75_Y32_N29
\HD[0][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][24]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][24]~q\);

-- Location: LCCOMB_X76_Y32_N2
\Mux231~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][24]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][24]~q\,
	datad => \HD[0][6][24]~q\,
	combout => \Mux231~30_combout\);

-- Location: LCCOMB_X75_Y35_N20
\Mux231~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~31_combout\ = (\sector[0]~input_o\ & ((\Mux231~30_combout\ & ((\HD[0][7][24]~q\))) # (!\Mux231~30_combout\ & (\HD[0][5][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][24]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][24]~q\,
	datad => \Mux231~30_combout\,
	combout => \Mux231~31_combout\);

-- Location: LCCOMB_X76_Y37_N6
\Mux231~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~38_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux231~31_combout\))) # (!\Mux240~0_combout\ & (\Mux231~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux231~37_combout\,
	datad => \Mux231~31_combout\,
	combout => \Mux231~38_combout\);

-- Location: LCCOMB_X76_Y37_N4
\Mux231~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~41_combout\ = (\track[0]~input_o\ & ((\Mux231~38_combout\ & ((\Mux231~40_combout\))) # (!\Mux231~38_combout\ & (\Mux231~29_combout\)))) # (!\track[0]~input_o\ & (((\Mux231~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux231~29_combout\,
	datac => \Mux231~40_combout\,
	datad => \Mux231~38_combout\,
	combout => \Mux231~41_combout\);

-- Location: FF_X70_Y44_N31
\HD[6][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][24]~q\);

-- Location: FF_X69_Y44_N5
\HD[6][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][24]~q\);

-- Location: LCCOMB_X70_Y44_N30
\Mux231~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][24]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][24]~q\,
	datad => \HD[6][9][24]~q\,
	combout => \Mux231~18_combout\);

-- Location: FF_X69_Y44_N7
\HD[6][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][24]~q\);

-- Location: FF_X70_Y44_N29
\HD[6][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][24]~q\);

-- Location: LCCOMB_X69_Y44_N6
\Mux231~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~19_combout\ = (\Mux231~18_combout\ & (((\HD[6][11][24]~q\)) # (!\sector[1]~input_o\))) # (!\Mux231~18_combout\ & (\sector[1]~input_o\ & ((\HD[6][10][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~18_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][11][24]~q\,
	datad => \HD[6][10][24]~q\,
	combout => \Mux231~19_combout\);

-- Location: FF_X72_Y42_N17
\HD[6][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][24]~q\);

-- Location: FF_X72_Y42_N7
\HD[6][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][24]~q\);

-- Location: LCCOMB_X68_Y45_N12
\HD[6][1][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[6][1][24]~feeder_combout\);

-- Location: FF_X68_Y45_N13
\HD[6][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][24]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][24]~q\);

-- Location: FF_X69_Y45_N7
\HD[6][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][24]~q\);

-- Location: FF_X69_Y45_N13
\HD[6][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][24]~q\);

-- Location: FF_X68_Y45_N23
\HD[6][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][24]~q\);

-- Location: LCCOMB_X68_Y45_N22
\Mux231~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~20_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[6][2][24]~q\)) # (!\sector[1]~input_o\ & ((\HD[6][0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][2][24]~q\,
	datac => \HD[6][0][24]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux231~20_combout\);

-- Location: LCCOMB_X69_Y45_N6
\Mux231~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~21_combout\ = (\sector[0]~input_o\ & ((\Mux231~20_combout\ & ((\HD[6][3][24]~q\))) # (!\Mux231~20_combout\ & (\HD[6][1][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][1][24]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][3][24]~q\,
	datad => \Mux231~20_combout\,
	combout => \Mux231~21_combout\);

-- Location: LCCOMB_X72_Y42_N6
\Mux231~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][24]~q\)) # (!\Mux240~1_combout\ & ((\Mux231~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][24]~q\,
	datad => \Mux231~21_combout\,
	combout => \Mux231~22_combout\);

-- Location: LCCOMB_X72_Y42_N16
\Mux231~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~23_combout\ = (\Mux240~2_combout\ & ((\Mux231~22_combout\ & ((\HD[6][13][24]~q\))) # (!\Mux231~22_combout\ & (\Mux231~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux231~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux231~19_combout\,
	datac => \HD[6][13][24]~q\,
	datad => \Mux231~22_combout\,
	combout => \Mux231~23_combout\);

-- Location: LCCOMB_X73_Y38_N30
\Mux231~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~42_combout\ = (\Mux240~4_combout\ & ((\Mux240~3_combout\) # ((\Mux231~23_combout\)))) # (!\Mux240~4_combout\ & (!\Mux240~3_combout\ & (\Mux231~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux231~41_combout\,
	datad => \Mux231~23_combout\,
	combout => \Mux231~42_combout\);

-- Location: LCCOMB_X61_Y40_N22
\HD[6][5][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[6][5][24]~feeder_combout\);

-- Location: FF_X61_Y40_N23
\HD[6][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][24]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][24]~q\);

-- Location: FF_X61_Y40_N17
\HD[6][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][24]~q\);

-- Location: FF_X62_Y40_N5
\HD[6][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][24]~q\);

-- Location: FF_X62_Y40_N23
\HD[6][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][24]~q\);

-- Location: LCCOMB_X62_Y40_N22
\Mux231~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~43_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[6][6][24]~q\)) # (!\sector[1]~input_o\ & ((\HD[6][4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][6][24]~q\,
	datac => \HD[6][4][24]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux231~43_combout\);

-- Location: LCCOMB_X61_Y40_N16
\Mux231~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~44_combout\ = (\sector[0]~input_o\ & ((\Mux231~43_combout\ & ((\HD[6][7][24]~q\))) # (!\Mux231~43_combout\ & (\HD[6][5][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][5][24]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][24]~q\,
	datad => \Mux231~43_combout\,
	combout => \Mux231~44_combout\);

-- Location: FF_X81_Y40_N11
\HD[4][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][24]~q\);

-- Location: LCCOMB_X80_Y42_N30
\HD[4][9][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][9][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[4][9][24]~feeder_combout\);

-- Location: FF_X80_Y42_N31
\HD[4][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][9][24]~feeder_combout\,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][24]~q\);

-- Location: LCCOMB_X81_Y40_N10
\Mux231~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][24]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][24]~q\,
	datad => \HD[4][9][24]~q\,
	combout => \Mux231~8_combout\);

-- Location: FF_X80_Y40_N27
\HD[4][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][24]~q\);

-- Location: FF_X80_Y40_N1
\HD[4][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][24]~q\);

-- Location: LCCOMB_X80_Y40_N26
\Mux231~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~9_combout\ = (\sector[1]~input_o\ & ((\Mux231~8_combout\ & (\HD[4][11][24]~q\)) # (!\Mux231~8_combout\ & ((\HD[4][10][24]~q\))))) # (!\sector[1]~input_o\ & (\Mux231~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux231~8_combout\,
	datac => \HD[4][11][24]~q\,
	datad => \HD[4][10][24]~q\,
	combout => \Mux231~9_combout\);

-- Location: FF_X76_Y42_N23
\HD[4][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][24]~q\);

-- Location: FF_X77_Y44_N19
\HD[4][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][24]~q\);

-- Location: FF_X77_Y44_N9
\HD[4][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][24]~q\);

-- Location: LCCOMB_X77_Y44_N18
\Mux231~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][24]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][24]~q\,
	datad => \HD[4][2][24]~q\,
	combout => \Mux231~10_combout\);

-- Location: FF_X79_Y44_N13
\HD[4][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][24]~q\);

-- Location: FF_X79_Y44_N3
\HD[4][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][24]~q\);

-- Location: LCCOMB_X79_Y44_N12
\Mux231~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~11_combout\ = (\Mux231~10_combout\ & (((\HD[4][3][24]~q\)) # (!\sector[0]~input_o\))) # (!\Mux231~10_combout\ & (\sector[0]~input_o\ & ((\HD[4][1][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~10_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][3][24]~q\,
	datad => \HD[4][1][24]~q\,
	combout => \Mux231~11_combout\);

-- Location: FF_X76_Y42_N21
\HD[4][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][24]~q\);

-- Location: LCCOMB_X76_Y42_N20
\Mux231~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~12_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[4][12][24]~q\))) # (!\Mux240~1_combout\ & (\Mux231~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~11_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][24]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux231~12_combout\);

-- Location: LCCOMB_X76_Y42_N22
\Mux231~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~13_combout\ = (\Mux240~2_combout\ & ((\Mux231~12_combout\ & ((\HD[4][13][24]~q\))) # (!\Mux231~12_combout\ & (\Mux231~9_combout\)))) # (!\Mux240~2_combout\ & (((\Mux231~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~9_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][24]~q\,
	datad => \Mux231~12_combout\,
	combout => \Mux231~13_combout\);

-- Location: FF_X65_Y39_N1
\HD[5][12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][24]~q\);

-- Location: FF_X65_Y39_N27
\HD[5][13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][24]~q\);

-- Location: FF_X59_Y38_N3
\HD[5][8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][24]~q\);

-- Location: FF_X59_Y38_N1
\HD[5][10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][24]~q\);

-- Location: LCCOMB_X59_Y38_N2
\Mux231~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~2_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][10][24]~q\))) # (!\sector[1]~input_o\ & (\HD[5][8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][24]~q\,
	datad => \HD[5][10][24]~q\,
	combout => \Mux231~2_combout\);

-- Location: FF_X61_Y38_N13
\HD[5][11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][24]~q\);

-- Location: LCCOMB_X61_Y42_N6
\HD[5][9][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[5][9][24]~feeder_combout\);

-- Location: FF_X61_Y42_N7
\HD[5][9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][24]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][24]~q\);

-- Location: LCCOMB_X61_Y38_N12
\Mux231~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~3_combout\ = (\Mux231~2_combout\ & (((\HD[5][11][24]~q\)) # (!\sector[0]~input_o\))) # (!\Mux231~2_combout\ & (\sector[0]~input_o\ & ((\HD[5][9][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~2_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][11][24]~q\,
	datad => \HD[5][9][24]~q\,
	combout => \Mux231~3_combout\);

-- Location: FF_X62_Y43_N9
\HD[5][0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][24]~q\);

-- Location: LCCOMB_X61_Y43_N28
\HD[5][1][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[5][1][24]~feeder_combout\);

-- Location: FF_X61_Y43_N29
\HD[5][1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][24]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][24]~q\);

-- Location: LCCOMB_X62_Y43_N8
\Mux231~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~4_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][1][24]~q\))) # (!\sector[0]~input_o\ & (\HD[5][0][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][24]~q\,
	datad => \HD[5][1][24]~q\,
	combout => \Mux231~4_combout\);

-- Location: FF_X61_Y43_N31
\HD[5][3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][24]~q\);

-- Location: FF_X62_Y43_N23
\HD[5][2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][24]~q\);

-- Location: LCCOMB_X61_Y43_N30
\Mux231~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~5_combout\ = (\sector[1]~input_o\ & ((\Mux231~4_combout\ & (\HD[5][3][24]~q\)) # (!\Mux231~4_combout\ & ((\HD[5][2][24]~q\))))) # (!\sector[1]~input_o\ & (\Mux231~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux231~4_combout\,
	datac => \HD[5][3][24]~q\,
	datad => \HD[5][2][24]~q\,
	combout => \Mux231~5_combout\);

-- Location: LCCOMB_X61_Y38_N14
\Mux231~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~6_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux231~3_combout\)) # (!\Mux240~2_combout\ & ((\Mux231~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~3_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux231~5_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux231~6_combout\);

-- Location: LCCOMB_X65_Y39_N26
\Mux231~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~7_combout\ = (\Mux240~1_combout\ & ((\Mux231~6_combout\ & ((\HD[5][13][24]~q\))) # (!\Mux231~6_combout\ & (\HD[5][12][24]~q\)))) # (!\Mux240~1_combout\ & (((\Mux231~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[5][12][24]~q\,
	datac => \HD[5][13][24]~q\,
	datad => \Mux231~6_combout\,
	combout => \Mux231~7_combout\);

-- Location: LCCOMB_X72_Y38_N30
\Mux231~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~14_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux231~7_combout\)))) # (!\track[0]~input_o\ & (\Mux231~13_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux231~13_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux231~7_combout\,
	combout => \Mux231~14_combout\);

-- Location: LCCOMB_X68_Y41_N24
\HD[5][5][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[5][5][24]~feeder_combout\);

-- Location: FF_X68_Y41_N25
\HD[5][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][5][24]~feeder_combout\,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][24]~q\);

-- Location: FF_X70_Y41_N13
\HD[5][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][24]~q\);

-- Location: LCCOMB_X70_Y41_N12
\Mux231~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~15_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[5][5][24]~q\)) # (!\sector[0]~input_o\ & ((\HD[5][4][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][5][24]~q\,
	datac => \HD[5][4][24]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux231~15_combout\);

-- Location: FF_X70_Y42_N7
\HD[5][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][24]~q\);

-- Location: FF_X70_Y42_N13
\HD[5][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][24]~q\);

-- Location: LCCOMB_X70_Y42_N6
\Mux231~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~16_combout\ = (\sector[1]~input_o\ & ((\Mux231~15_combout\ & (\HD[5][7][24]~q\)) # (!\Mux231~15_combout\ & ((\HD[5][6][24]~q\))))) # (!\sector[1]~input_o\ & (\Mux231~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux231~15_combout\,
	datac => \HD[5][7][24]~q\,
	datad => \HD[5][6][24]~q\,
	combout => \Mux231~16_combout\);

-- Location: LCCOMB_X79_Y38_N16
\HD[4][5][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][24]~feeder_combout\ = \data_write[24]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[24]~input_o\,
	combout => \HD[4][5][24]~feeder_combout\);

-- Location: FF_X79_Y38_N17
\HD[4][5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][5][24]~feeder_combout\,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][24]~q\);

-- Location: FF_X79_Y38_N11
\HD[4][7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][24]~q\);

-- Location: FF_X81_Y38_N27
\HD[4][4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][24]~q\);

-- Location: FF_X81_Y38_N1
\HD[4][6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[24]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][24]~q\);

-- Location: LCCOMB_X81_Y38_N26
\Mux231~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][24]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][24]~q\,
	datad => \HD[4][6][24]~q\,
	combout => \Mux231~0_combout\);

-- Location: LCCOMB_X79_Y38_N10
\Mux231~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~1_combout\ = (\sector[0]~input_o\ & ((\Mux231~0_combout\ & ((\HD[4][7][24]~q\))) # (!\Mux231~0_combout\ & (\HD[4][5][24]~q\)))) # (!\sector[0]~input_o\ & (((\Mux231~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][5][24]~q\,
	datac => \HD[4][7][24]~q\,
	datad => \Mux231~0_combout\,
	combout => \Mux231~1_combout\);

-- Location: LCCOMB_X73_Y38_N12
\Mux231~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~17_combout\ = (\Mux240~0_combout\ & ((\Mux231~14_combout\ & (\Mux231~16_combout\)) # (!\Mux231~14_combout\ & ((\Mux231~1_combout\))))) # (!\Mux240~0_combout\ & (\Mux231~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux231~14_combout\,
	datac => \Mux231~16_combout\,
	datad => \Mux231~1_combout\,
	combout => \Mux231~17_combout\);

-- Location: LCCOMB_X73_Y38_N0
\Mux231~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~45_combout\ = (\Mux231~42_combout\ & (((\Mux231~44_combout\)) # (!\Mux240~3_combout\))) # (!\Mux231~42_combout\ & (\Mux240~3_combout\ & ((\Mux231~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux231~42_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux231~44_combout\,
	datad => \Mux231~17_combout\,
	combout => \Mux231~45_combout\);

-- Location: LCCOMB_X73_Y38_N16
\Mux231~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux231~64_combout\ = (\track[2]~input_o\ & (((\Mux231~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux231~63_combout\)) # (!\track[1]~input_o\ & ((\Mux231~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \Mux231~63_combout\,
	datad => \Mux231~45_combout\,
	combout => \Mux231~64_combout\);

-- Location: IOIBUF_X115_Y50_N1
\data_write[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(25),
	o => \data_write[25]~input_o\);

-- Location: LCCOMB_X65_Y40_N14
\HD[6][6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[6][6][25]~feeder_combout\);

-- Location: FF_X65_Y40_N15
\HD[6][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][25]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][25]~q\);

-- Location: FF_X61_Y40_N29
\HD[6][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][25]~q\);

-- Location: FF_X62_Y40_N17
\HD[6][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][25]~q\);

-- Location: FF_X61_Y40_N3
\HD[6][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][25]~q\);

-- Location: LCCOMB_X62_Y40_N16
\Mux230~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][25]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][25]~q\,
	datad => \HD[6][5][25]~q\,
	combout => \Mux230~43_combout\);

-- Location: LCCOMB_X61_Y40_N28
\Mux230~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~44_combout\ = (\sector[1]~input_o\ & ((\Mux230~43_combout\ & ((\HD[6][7][25]~q\))) # (!\Mux230~43_combout\ & (\HD[6][6][25]~q\)))) # (!\sector[1]~input_o\ & (((\Mux230~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][25]~q\,
	datac => \HD[6][7][25]~q\,
	datad => \Mux230~43_combout\,
	combout => \Mux230~44_combout\);

-- Location: FF_X68_Y44_N23
\HD[6][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][25]~q\);

-- Location: FF_X68_Y44_N3
\HD[6][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][25]~q\);

-- Location: FF_X68_Y45_N25
\HD[6][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][25]~q\);

-- Location: FF_X68_Y45_N27
\HD[6][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][25]~q\);

-- Location: LCCOMB_X68_Y45_N26
\Mux230~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][25]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][25]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][25]~q\,
	datac => \HD[6][0][25]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux230~2_combout\);

-- Location: FF_X69_Y45_N27
\HD[6][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][25]~q\);

-- Location: FF_X69_Y45_N17
\HD[6][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][25]~q\);

-- Location: LCCOMB_X69_Y45_N26
\Mux230~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~3_combout\ = (\sector[1]~input_o\ & ((\Mux230~2_combout\ & (\HD[6][3][25]~q\)) # (!\Mux230~2_combout\ & ((\HD[6][2][25]~q\))))) # (!\sector[1]~input_o\ & (\Mux230~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux230~2_combout\,
	datac => \HD[6][3][25]~q\,
	datad => \HD[6][2][25]~q\,
	combout => \Mux230~3_combout\);

-- Location: FF_X72_Y44_N13
\HD[6][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][25]~q\);

-- Location: FF_X70_Y44_N3
\HD[6][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][25]~q\);

-- Location: FF_X70_Y44_N17
\HD[6][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][25]~q\);

-- Location: LCCOMB_X70_Y44_N2
\Mux230~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][25]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][25]~q\,
	datad => \HD[6][10][25]~q\,
	combout => \Mux230~0_combout\);

-- Location: FF_X72_Y44_N15
\HD[6][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][25]~q\);

-- Location: LCCOMB_X72_Y44_N14
\Mux230~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~1_combout\ = (\Mux230~0_combout\ & (((\HD[6][11][25]~q\) # (!\sector[0]~input_o\)))) # (!\Mux230~0_combout\ & (\HD[6][9][25]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][25]~q\,
	datab => \Mux230~0_combout\,
	datac => \HD[6][11][25]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux230~1_combout\);

-- Location: LCCOMB_X68_Y44_N16
\Mux230~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~4_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux230~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux230~3_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux230~3_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux230~1_combout\,
	combout => \Mux230~4_combout\);

-- Location: LCCOMB_X68_Y44_N2
\Mux230~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~5_combout\ = (\Mux240~1_combout\ & ((\Mux230~4_combout\ & ((\HD[6][13][25]~q\))) # (!\Mux230~4_combout\ & (\HD[6][12][25]~q\)))) # (!\Mux240~1_combout\ & (((\Mux230~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][12][25]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][13][25]~q\,
	datad => \Mux230~4_combout\,
	combout => \Mux230~5_combout\);

-- Location: FF_X58_Y42_N13
\HD[5][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][25]~q\);

-- Location: FF_X58_Y42_N31
\HD[5][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][25]~q\);

-- Location: FF_X60_Y38_N21
\HD[5][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][25]~q\);

-- Location: LCCOMB_X60_Y38_N10
\HD[5][9][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[5][9][25]~feeder_combout\);

-- Location: FF_X60_Y38_N11
\HD[5][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][25]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][25]~q\);

-- Location: LCCOMB_X60_Y38_N20
\Mux230~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][25]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][25]~q\,
	datad => \HD[5][9][25]~q\,
	combout => \Mux230~6_combout\);

-- Location: LCCOMB_X58_Y42_N30
\Mux230~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~7_combout\ = (\sector[1]~input_o\ & ((\Mux230~6_combout\ & ((\HD[5][11][25]~q\))) # (!\Mux230~6_combout\ & (\HD[5][10][25]~q\)))) # (!\sector[1]~input_o\ & (((\Mux230~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][10][25]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][25]~q\,
	datad => \Mux230~6_combout\,
	combout => \Mux230~7_combout\);

-- Location: FF_X66_Y42_N25
\HD[5][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][25]~q\);

-- Location: FF_X62_Y42_N31
\HD[5][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][25]~q\);

-- Location: FF_X62_Y42_N29
\HD[5][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][25]~q\);

-- Location: LCCOMB_X62_Y42_N30
\Mux230~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~8_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][2][25]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][0][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][25]~q\,
	datad => \HD[5][2][25]~q\,
	combout => \Mux230~8_combout\);

-- Location: FF_X66_Y43_N7
\HD[5][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][25]~q\);

-- Location: FF_X65_Y43_N15
\HD[5][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][25]~q\);

-- Location: LCCOMB_X66_Y43_N6
\Mux230~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~9_combout\ = (\Mux230~8_combout\ & (((\HD[5][3][25]~q\)) # (!\sector[0]~input_o\))) # (!\Mux230~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][25]~q\,
	datad => \HD[5][1][25]~q\,
	combout => \Mux230~9_combout\);

-- Location: FF_X66_Y43_N21
\HD[5][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][25]~q\);

-- Location: LCCOMB_X66_Y43_N20
\Mux230~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~10_combout\ = (\Mux240~1_combout\ & (((\HD[5][12][25]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux230~9_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~9_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][25]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux230~10_combout\);

-- Location: LCCOMB_X66_Y42_N24
\Mux230~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~11_combout\ = (\Mux240~2_combout\ & ((\Mux230~10_combout\ & ((\HD[5][13][25]~q\))) # (!\Mux230~10_combout\ & (\Mux230~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux230~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~7_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][25]~q\,
	datad => \Mux230~10_combout\,
	combout => \Mux230~11_combout\);

-- Location: FF_X68_Y41_N3
\HD[5][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][25]~q\);

-- Location: FF_X72_Y41_N31
\HD[5][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][25]~q\);

-- Location: FF_X70_Y41_N15
\HD[5][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][25]~q\);

-- Location: FF_X70_Y41_N17
\HD[5][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][25]~q\);

-- Location: LCCOMB_X70_Y41_N16
\Mux230~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~21_combout\ = (\sector[1]~input_o\ & ((\HD[5][6][25]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[5][4][25]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][6][25]~q\,
	datac => \HD[5][4][25]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux230~21_combout\);

-- Location: LCCOMB_X72_Y41_N30
\Mux230~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~22_combout\ = (\sector[0]~input_o\ & ((\Mux230~21_combout\ & ((\HD[5][7][25]~q\))) # (!\Mux230~21_combout\ & (\HD[5][5][25]~q\)))) # (!\sector[0]~input_o\ & (((\Mux230~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][5][25]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][25]~q\,
	datad => \Mux230~21_combout\,
	combout => \Mux230~22_combout\);

-- Location: FF_X82_Y38_N23
\HD[4][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][25]~q\);

-- Location: FF_X77_Y39_N7
\HD[4][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][25]~q\);

-- Location: FF_X77_Y39_N21
\HD[4][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][25]~q\);

-- Location: LCCOMB_X77_Y39_N6
\Mux230~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][25]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][25]~q\,
	datad => \HD[4][5][25]~q\,
	combout => \Mux230~12_combout\);

-- Location: FF_X75_Y38_N31
\HD[4][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][25]~q\);

-- Location: LCCOMB_X75_Y38_N30
\Mux230~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~13_combout\ = (\Mux230~12_combout\ & (((\HD[4][7][25]~q\) # (!\sector[1]~input_o\)))) # (!\Mux230~12_combout\ & (\HD[4][6][25]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][6][25]~q\,
	datab => \Mux230~12_combout\,
	datac => \HD[4][7][25]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux230~13_combout\);

-- Location: FF_X73_Y39_N21
\HD[4][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][25]~q\);

-- Location: FF_X73_Y39_N23
\HD[4][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][25]~q\);

-- Location: FF_X74_Y39_N25
\HD[4][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][25]~q\);

-- Location: LCCOMB_X74_Y39_N6
\HD[4][1][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[4][1][25]~feeder_combout\);

-- Location: FF_X74_Y39_N7
\HD[4][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][1][25]~feeder_combout\,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][25]~q\);

-- Location: LCCOMB_X74_Y39_N24
\Mux230~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~16_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][1][25]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][0][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][25]~q\,
	datad => \HD[4][1][25]~q\,
	combout => \Mux230~16_combout\);

-- Location: LCCOMB_X73_Y39_N22
\Mux230~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~17_combout\ = (\sector[1]~input_o\ & ((\Mux230~16_combout\ & ((\HD[4][3][25]~q\))) # (!\Mux230~16_combout\ & (\HD[4][2][25]~q\)))) # (!\sector[1]~input_o\ & (((\Mux230~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][25]~q\,
	datac => \HD[4][3][25]~q\,
	datad => \Mux230~16_combout\,
	combout => \Mux230~17_combout\);

-- Location: FF_X75_Y42_N27
\HD[4][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][25]~q\);

-- Location: FF_X75_Y42_N29
\HD[4][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][25]~q\);

-- Location: FF_X79_Y42_N31
\HD[4][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][25]~q\);

-- Location: FF_X79_Y42_N29
\HD[4][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][25]~q\);

-- Location: LCCOMB_X79_Y42_N30
\Mux230~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][25]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][25]~q\,
	datad => \HD[4][10][25]~q\,
	combout => \Mux230~14_combout\);

-- Location: LCCOMB_X75_Y42_N28
\Mux230~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~15_combout\ = (\sector[0]~input_o\ & ((\Mux230~14_combout\ & ((\HD[4][11][25]~q\))) # (!\Mux230~14_combout\ & (\HD[4][9][25]~q\)))) # (!\sector[0]~input_o\ & (((\Mux230~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][9][25]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][11][25]~q\,
	datad => \Mux230~14_combout\,
	combout => \Mux230~15_combout\);

-- Location: LCCOMB_X72_Y39_N12
\Mux230~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~18_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux230~15_combout\))) # (!\Mux240~2_combout\ & (\Mux230~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux230~17_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux230~15_combout\,
	combout => \Mux230~18_combout\);

-- Location: FF_X72_Y39_N11
\HD[4][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][25]~q\);

-- Location: FF_X72_Y39_N15
\HD[4][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][25]~q\);

-- Location: LCCOMB_X72_Y39_N14
\Mux230~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~19_combout\ = (\Mux230~18_combout\ & (((\HD[4][13][25]~q\) # (!\Mux240~1_combout\)))) # (!\Mux230~18_combout\ & (\HD[4][12][25]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~18_combout\,
	datab => \HD[4][12][25]~q\,
	datac => \HD[4][13][25]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux230~19_combout\);

-- Location: LCCOMB_X68_Y39_N28
\Mux230~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~20_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux230~13_combout\)) # (!\Mux240~0_combout\ & ((\Mux230~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux230~13_combout\,
	datad => \Mux230~19_combout\,
	combout => \Mux230~20_combout\);

-- Location: LCCOMB_X68_Y39_N30
\Mux230~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~23_combout\ = (\track[0]~input_o\ & ((\Mux230~20_combout\ & ((\Mux230~22_combout\))) # (!\Mux230~20_combout\ & (\Mux230~11_combout\)))) # (!\track[0]~input_o\ & (((\Mux230~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux230~11_combout\,
	datac => \Mux230~22_combout\,
	datad => \Mux230~20_combout\,
	combout => \Mux230~23_combout\);

-- Location: FF_X76_Y32_N15
\HD[0][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][25]~q\);

-- Location: FF_X76_Y32_N21
\HD[0][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][25]~q\);

-- Location: LCCOMB_X76_Y32_N14
\Mux230~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][25]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][25]~q\,
	datad => \HD[0][5][25]~q\,
	combout => \Mux230~24_combout\);

-- Location: FF_X73_Y32_N11
\HD[0][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][25]~q\);

-- Location: LCCOMB_X75_Y32_N30
\HD[0][6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[0][6][25]~feeder_combout\);

-- Location: FF_X75_Y32_N31
\HD[0][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][25]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][25]~q\);

-- Location: LCCOMB_X73_Y32_N10
\Mux230~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~25_combout\ = (\Mux230~24_combout\ & (((\HD[0][7][25]~q\)) # (!\sector[1]~input_o\))) # (!\Mux230~24_combout\ & (\sector[1]~input_o\ & ((\HD[0][6][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~24_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][25]~q\,
	datad => \HD[0][6][25]~q\,
	combout => \Mux230~25_combout\);

-- Location: FF_X77_Y37_N25
\HD[1][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][25]~q\);

-- Location: LCCOMB_X72_Y40_N22
\HD[1][6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][6][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[1][6][25]~feeder_combout\);

-- Location: FF_X72_Y40_N23
\HD[1][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][6][25]~feeder_combout\,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][25]~q\);

-- Location: LCCOMB_X77_Y37_N24
\Mux230~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][25]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][25]~q\,
	datad => \HD[1][6][25]~q\,
	combout => \Mux230~39_combout\);

-- Location: FF_X76_Y37_N31
\HD[1][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][25]~q\);

-- Location: FF_X77_Y37_N23
\HD[1][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][25]~q\);

-- Location: LCCOMB_X76_Y37_N30
\Mux230~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~40_combout\ = (\sector[0]~input_o\ & ((\Mux230~39_combout\ & (\HD[1][7][25]~q\)) # (!\Mux230~39_combout\ & ((\HD[1][5][25]~q\))))) # (!\sector[0]~input_o\ & (\Mux230~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux230~39_combout\,
	datac => \HD[1][7][25]~q\,
	datad => \HD[1][5][25]~q\,
	combout => \Mux230~40_combout\);

-- Location: FF_X82_Y35_N29
\HD[1][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][25]~q\);

-- Location: LCCOMB_X76_Y35_N26
\HD[1][9][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][9][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[1][9][25]~feeder_combout\);

-- Location: FF_X76_Y35_N27
\HD[1][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][9][25]~feeder_combout\,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][25]~q\);

-- Location: LCCOMB_X82_Y35_N28
\Mux230~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][9][25]~q\))) # (!\sector[0]~input_o\ & (\HD[1][8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][25]~q\,
	datad => \HD[1][9][25]~q\,
	combout => \Mux230~26_combout\);

-- Location: FF_X79_Y34_N15
\HD[1][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][25]~q\);

-- Location: FF_X82_Y35_N11
\HD[1][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][25]~q\);

-- Location: LCCOMB_X79_Y34_N14
\Mux230~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~27_combout\ = (\sector[1]~input_o\ & ((\Mux230~26_combout\ & (\HD[1][11][25]~q\)) # (!\Mux230~26_combout\ & ((\HD[1][10][25]~q\))))) # (!\sector[1]~input_o\ & (\Mux230~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux230~26_combout\,
	datac => \HD[1][11][25]~q\,
	datad => \HD[1][10][25]~q\,
	combout => \Mux230~27_combout\);

-- Location: FF_X79_Y35_N15
\HD[1][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][25]~q\);

-- Location: FF_X79_Y35_N13
\HD[1][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][25]~q\);

-- Location: FF_X81_Y34_N13
\HD[1][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][25]~q\);

-- Location: FF_X82_Y36_N31
\HD[1][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][25]~q\);

-- Location: FF_X82_Y36_N21
\HD[1][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][25]~q\);

-- Location: LCCOMB_X82_Y36_N30
\Mux230~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][25]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][25]~q\,
	datad => \HD[1][2][25]~q\,
	combout => \Mux230~28_combout\);

-- Location: FF_X81_Y34_N31
\HD[1][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][25]~q\);

-- Location: LCCOMB_X81_Y34_N30
\Mux230~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~29_combout\ = (\Mux230~28_combout\ & (((\HD[1][3][25]~q\) # (!\sector[0]~input_o\)))) # (!\Mux230~28_combout\ & (\HD[1][1][25]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][1][25]~q\,
	datab => \Mux230~28_combout\,
	datac => \HD[1][3][25]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux230~29_combout\);

-- Location: LCCOMB_X79_Y35_N12
\Mux230~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~30_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[1][12][25]~q\)) # (!\Mux240~1_combout\ & ((\Mux230~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][25]~q\,
	datad => \Mux230~29_combout\,
	combout => \Mux230~30_combout\);

-- Location: LCCOMB_X79_Y35_N14
\Mux230~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~31_combout\ = (\Mux240~2_combout\ & ((\Mux230~30_combout\ & ((\HD[1][13][25]~q\))) # (!\Mux230~30_combout\ & (\Mux230~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux230~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux230~27_combout\,
	datac => \HD[1][13][25]~q\,
	datad => \Mux230~30_combout\,
	combout => \Mux230~31_combout\);

-- Location: FF_X68_Y32_N7
\HD[0][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][25]~q\);

-- Location: FF_X69_Y32_N25
\HD[0][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][25]~q\);

-- Location: LCCOMB_X68_Y32_N6
\Mux230~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][25]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][25]~q\,
	datad => \HD[0][10][25]~q\,
	combout => \Mux230~32_combout\);

-- Location: FF_X69_Y32_N3
\HD[0][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][25]~q\);

-- Location: FF_X68_Y32_N13
\HD[0][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][25]~q\);

-- Location: LCCOMB_X69_Y32_N2
\Mux230~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~33_combout\ = (\Mux230~32_combout\ & (((\HD[0][11][25]~q\)) # (!\sector[0]~input_o\))) # (!\Mux230~32_combout\ & (\sector[0]~input_o\ & ((\HD[0][9][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~32_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][25]~q\,
	datad => \HD[0][9][25]~q\,
	combout => \Mux230~33_combout\);

-- Location: LCCOMB_X67_Y32_N8
\HD~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~78_combout\ = (\HD~0_combout\ & (\Decoder1~11_combout\ & \data_write[25]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~11_combout\,
	datac => \data_write[25]~input_o\,
	combout => \HD~78_combout\);

-- Location: FF_X67_Y32_N9
\HD[0][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][25]~q\);

-- Location: LCCOMB_X67_Y32_N6
\HD~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~77_combout\ = (\HD~0_combout\ & (\Decoder1~10_combout\ & \data_write[25]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~10_combout\,
	datac => \data_write[25]~input_o\,
	combout => \HD~77_combout\);

-- Location: FF_X67_Y32_N7
\HD[0][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][25]~q\);

-- Location: LCCOMB_X67_Y32_N18
\Mux230~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~34_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][25]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][0][25]~q\,
	datad => \HD[0][1][25]~q\,
	combout => \Mux230~34_combout\);

-- Location: FF_X67_Y32_N5
\HD[0][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][25]~q\);

-- Location: LCCOMB_X67_Y32_N20
\HD~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~76_combout\ = (\HD~0_combout\ & (\Decoder1~9_combout\ & \data_write[25]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~9_combout\,
	datac => \data_write[25]~input_o\,
	combout => \HD~76_combout\);

-- Location: FF_X67_Y32_N21
\HD[0][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][25]~q\);

-- Location: LCCOMB_X67_Y32_N4
\Mux230~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~35_combout\ = (\sector[1]~input_o\ & ((\Mux230~34_combout\ & (\HD[0][3][25]~q\)) # (!\Mux230~34_combout\ & ((\HD[0][2][25]~q\))))) # (!\sector[1]~input_o\ & (\Mux230~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux230~34_combout\,
	datac => \HD[0][3][25]~q\,
	datad => \HD[0][2][25]~q\,
	combout => \Mux230~35_combout\);

-- Location: LCCOMB_X70_Y32_N12
\Mux230~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux230~33_combout\)) # (!\Mux240~2_combout\ & ((\Mux230~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~33_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux230~35_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux230~36_combout\);

-- Location: FF_X70_Y32_N23
\HD[0][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][25]~q\);

-- Location: FF_X70_Y32_N3
\HD[0][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][25]~q\);

-- Location: LCCOMB_X70_Y32_N22
\Mux230~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~37_combout\ = (\Mux230~36_combout\ & (((\HD[0][13][25]~q\)) # (!\Mux240~1_combout\))) # (!\Mux230~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][25]~q\,
	datad => \HD[0][12][25]~q\,
	combout => \Mux230~37_combout\);

-- Location: LCCOMB_X68_Y39_N8
\Mux230~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~38_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux230~31_combout\)) # (!\track[0]~input_o\ & ((\Mux230~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~31_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux230~37_combout\,
	combout => \Mux230~38_combout\);

-- Location: LCCOMB_X68_Y39_N10
\Mux230~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~41_combout\ = (\Mux230~38_combout\ & (((\Mux230~40_combout\) # (!\Mux240~0_combout\)))) # (!\Mux230~38_combout\ & (\Mux230~25_combout\ & ((\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~25_combout\,
	datab => \Mux230~40_combout\,
	datac => \Mux230~38_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux230~41_combout\);

-- Location: LCCOMB_X68_Y39_N20
\Mux230~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~42_combout\ = (\Mux240~4_combout\ & (\Mux240~3_combout\)) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & (\Mux230~23_combout\)) # (!\Mux240~3_combout\ & ((\Mux230~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux230~23_combout\,
	datad => \Mux230~41_combout\,
	combout => \Mux230~42_combout\);

-- Location: LCCOMB_X68_Y39_N6
\Mux230~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~45_combout\ = (\Mux240~4_combout\ & ((\Mux230~42_combout\ & (\Mux230~44_combout\)) # (!\Mux230~42_combout\ & ((\Mux230~5_combout\))))) # (!\Mux240~4_combout\ & (((\Mux230~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~4_combout\,
	datab => \Mux230~44_combout\,
	datac => \Mux230~5_combout\,
	datad => \Mux230~42_combout\,
	combout => \Mux230~45_combout\);

-- Location: FF_X65_Y32_N19
\HD[3][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][25]~q\);

-- Location: FF_X63_Y32_N17
\HD[3][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][25]~q\);

-- Location: LCCOMB_X65_Y32_N18
\Mux230~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][25]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][25]~q\,
	datad => \HD[3][5][25]~q\,
	combout => \Mux230~61_combout\);

-- Location: FF_X63_Y32_N19
\HD[3][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][25]~q\);

-- Location: FF_X65_Y32_N25
\HD[3][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][25]~q\);

-- Location: LCCOMB_X63_Y32_N18
\Mux230~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~62_combout\ = (\Mux230~61_combout\ & (((\HD[3][7][25]~q\)) # (!\sector[1]~input_o\))) # (!\Mux230~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][25]~q\,
	datad => \HD[3][6][25]~q\,
	combout => \Mux230~62_combout\);

-- Location: FF_X69_Y34_N17
\HD[2][6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][25]~q\);

-- Location: FF_X70_Y35_N13
\HD[2][4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][25]~q\);

-- Location: LCCOMB_X70_Y35_N12
\Mux230~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~46_combout\ = (\sector[1]~input_o\ & ((\HD[2][6][25]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][4][25]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][25]~q\,
	datac => \HD[2][4][25]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux230~46_combout\);

-- Location: FF_X69_Y35_N15
\HD[2][7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][25]~q\);

-- Location: FF_X70_Y35_N27
\HD[2][5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][25]~q\);

-- Location: LCCOMB_X69_Y35_N14
\Mux230~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~47_combout\ = (\sector[0]~input_o\ & ((\Mux230~46_combout\ & (\HD[2][7][25]~q\)) # (!\Mux230~46_combout\ & ((\HD[2][5][25]~q\))))) # (!\sector[0]~input_o\ & (\Mux230~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux230~46_combout\,
	datac => \HD[2][7][25]~q\,
	datad => \HD[2][5][25]~q\,
	combout => \Mux230~47_combout\);

-- Location: FF_X60_Y43_N31
\HD[2][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][25]~q\);

-- Location: FF_X60_Y44_N1
\HD[2][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][25]~q\);

-- Location: LCCOMB_X60_Y43_N30
\Mux230~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][25]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][25]~q\,
	datad => \HD[2][9][25]~q\,
	combout => \Mux230~54_combout\);

-- Location: FF_X60_Y44_N27
\HD[2][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][25]~q\);

-- Location: FF_X60_Y43_N5
\HD[2][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][25]~q\);

-- Location: LCCOMB_X60_Y44_N26
\Mux230~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~55_combout\ = (\Mux230~54_combout\ & (((\HD[2][11][25]~q\)) # (!\sector[1]~input_o\))) # (!\Mux230~54_combout\ & (\sector[1]~input_o\ & ((\HD[2][10][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~54_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][11][25]~q\,
	datad => \HD[2][10][25]~q\,
	combout => \Mux230~55_combout\);

-- Location: FF_X61_Y41_N3
\HD[2][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][25]~q\);

-- Location: FF_X61_Y41_N1
\HD[2][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][25]~q\);

-- Location: FF_X57_Y40_N29
\HD[2][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][25]~q\);

-- Location: FF_X57_Y40_N23
\HD[2][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][25]~q\);

-- Location: LCCOMB_X56_Y40_N8
\HD[2][2][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[2][2][25]~feeder_combout\);

-- Location: FF_X56_Y40_N9
\HD[2][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][25]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][25]~q\);

-- Location: FF_X56_Y40_N3
\HD[2][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][25]~q\);

-- Location: LCCOMB_X56_Y40_N2
\Mux230~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~56_combout\ = (\sector[1]~input_o\ & ((\HD[2][2][25]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][0][25]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][2][25]~q\,
	datac => \HD[2][0][25]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux230~56_combout\);

-- Location: LCCOMB_X57_Y40_N22
\Mux230~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~57_combout\ = (\sector[0]~input_o\ & ((\Mux230~56_combout\ & ((\HD[2][3][25]~q\))) # (!\Mux230~56_combout\ & (\HD[2][1][25]~q\)))) # (!\sector[0]~input_o\ & (((\Mux230~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][25]~q\,
	datac => \HD[2][3][25]~q\,
	datad => \Mux230~56_combout\,
	combout => \Mux230~57_combout\);

-- Location: LCCOMB_X61_Y41_N0
\Mux230~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][25]~q\)) # (!\Mux240~1_combout\ & ((\Mux230~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][25]~q\,
	datad => \Mux230~57_combout\,
	combout => \Mux230~58_combout\);

-- Location: LCCOMB_X61_Y41_N2
\Mux230~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~59_combout\ = (\Mux240~2_combout\ & ((\Mux230~58_combout\ & ((\HD[2][13][25]~q\))) # (!\Mux230~58_combout\ & (\Mux230~55_combout\)))) # (!\Mux240~2_combout\ & (((\Mux230~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux230~55_combout\,
	datac => \HD[2][13][25]~q\,
	datad => \Mux230~58_combout\,
	combout => \Mux230~59_combout\);

-- Location: LCCOMB_X61_Y35_N24
\HD[3][2][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[3][2][25]~feeder_combout\);

-- Location: FF_X61_Y35_N25
\HD[3][2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][25]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][25]~q\);

-- Location: FF_X60_Y35_N3
\HD[3][3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][25]~q\);

-- Location: FF_X61_Y35_N3
\HD[3][0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][25]~q\);

-- Location: LCCOMB_X60_Y35_N8
\HD[3][1][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][25]~feeder_combout\ = \data_write[25]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[25]~input_o\,
	combout => \HD[3][1][25]~feeder_combout\);

-- Location: FF_X60_Y35_N9
\HD[3][1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][1][25]~feeder_combout\,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][25]~q\);

-- Location: LCCOMB_X61_Y35_N2
\Mux230~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][25]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][25]~q\,
	datad => \HD[3][1][25]~q\,
	combout => \Mux230~50_combout\);

-- Location: LCCOMB_X60_Y35_N2
\Mux230~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~51_combout\ = (\sector[1]~input_o\ & ((\Mux230~50_combout\ & ((\HD[3][3][25]~q\))) # (!\Mux230~50_combout\ & (\HD[3][2][25]~q\)))) # (!\sector[1]~input_o\ & (((\Mux230~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][2][25]~q\,
	datac => \HD[3][3][25]~q\,
	datad => \Mux230~50_combout\,
	combout => \Mux230~51_combout\);

-- Location: FF_X66_Y36_N31
\HD[3][8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][25]~q\);

-- Location: FF_X66_Y36_N21
\HD[3][10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][25]~q\);

-- Location: LCCOMB_X66_Y36_N30
\Mux230~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][25]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][25]~q\,
	datad => \HD[3][10][25]~q\,
	combout => \Mux230~48_combout\);

-- Location: FF_X66_Y35_N29
\HD[3][11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][25]~q\);

-- Location: FF_X66_Y35_N19
\HD[3][9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][25]~q\);

-- Location: LCCOMB_X66_Y35_N28
\Mux230~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~49_combout\ = (\Mux230~48_combout\ & (((\HD[3][11][25]~q\)) # (!\sector[0]~input_o\))) # (!\Mux230~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][25]~q\,
	datad => \HD[3][9][25]~q\,
	combout => \Mux230~49_combout\);

-- Location: LCCOMB_X66_Y35_N14
\Mux230~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~52_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux230~49_combout\)))) # (!\Mux240~2_combout\ & (\Mux230~51_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~51_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux230~49_combout\,
	combout => \Mux230~52_combout\);

-- Location: FF_X65_Y37_N3
\HD[3][13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][25]~q\);

-- Location: FF_X65_Y37_N25
\HD[3][12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[25]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][25]~q\);

-- Location: LCCOMB_X65_Y37_N2
\Mux230~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~53_combout\ = (\Mux230~52_combout\ & (((\HD[3][13][25]~q\)) # (!\Mux240~1_combout\))) # (!\Mux230~52_combout\ & (\Mux240~1_combout\ & ((\HD[3][12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~52_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][25]~q\,
	datad => \HD[3][12][25]~q\,
	combout => \Mux230~53_combout\);

-- Location: LCCOMB_X68_Y39_N16
\Mux230~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux230~53_combout\))) # (!\track[0]~input_o\ & (\Mux230~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~59_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux230~53_combout\,
	combout => \Mux230~60_combout\);

-- Location: LCCOMB_X68_Y39_N18
\Mux230~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~63_combout\ = (\Mux240~0_combout\ & ((\Mux230~60_combout\ & (\Mux230~62_combout\)) # (!\Mux230~60_combout\ & ((\Mux230~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux230~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux230~62_combout\,
	datac => \Mux230~47_combout\,
	datad => \Mux230~60_combout\,
	combout => \Mux230~63_combout\);

-- Location: LCCOMB_X68_Y39_N4
\Mux230~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux230~64_combout\ = (\track[2]~input_o\ & (\Mux230~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux230~63_combout\))) # (!\track[1]~input_o\ & (\Mux230~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux230~45_combout\,
	datab => \track[2]~input_o\,
	datac => \track[1]~input_o\,
	datad => \Mux230~63_combout\,
	combout => \Mux230~64_combout\);

-- Location: IOIBUF_X74_Y73_N22
\data_write[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(26),
	o => \data_write[26]~input_o\);

-- Location: FF_X62_Y40_N29
\HD[6][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][26]~q\);

-- Location: FF_X62_Y40_N3
\HD[6][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][26]~q\);

-- Location: LCCOMB_X62_Y40_N28
\Mux229~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][26]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][26]~q\,
	datad => \HD[6][6][26]~q\,
	combout => \Mux229~43_combout\);

-- Location: FF_X61_Y40_N1
\HD[6][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][26]~q\);

-- Location: FF_X61_Y40_N7
\HD[6][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][26]~q\);

-- Location: LCCOMB_X61_Y40_N0
\Mux229~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~44_combout\ = (\sector[0]~input_o\ & ((\Mux229~43_combout\ & (\HD[6][7][26]~q\)) # (!\Mux229~43_combout\ & ((\HD[6][5][26]~q\))))) # (!\sector[0]~input_o\ & (\Mux229~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux229~43_combout\,
	datac => \HD[6][7][26]~q\,
	datad => \HD[6][5][26]~q\,
	combout => \Mux229~44_combout\);

-- Location: FF_X74_Y44_N23
\HD[6][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][26]~q\);

-- Location: FF_X74_Y44_N17
\HD[6][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][26]~q\);

-- Location: LCCOMB_X74_Y44_N16
\Mux229~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~18_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[6][9][26]~q\)) # (!\sector[0]~input_o\ & ((\HD[6][8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][9][26]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][26]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux229~18_combout\);

-- Location: FF_X69_Y44_N17
\HD[6][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][26]~q\);

-- Location: LCCOMB_X73_Y45_N26
\HD[6][10][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][10][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[6][10][26]~feeder_combout\);

-- Location: FF_X73_Y45_N27
\HD[6][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][10][26]~feeder_combout\,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][26]~q\);

-- Location: LCCOMB_X69_Y44_N16
\Mux229~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~19_combout\ = (\Mux229~18_combout\ & (((\HD[6][11][26]~q\)) # (!\sector[1]~input_o\))) # (!\Mux229~18_combout\ & (\sector[1]~input_o\ & ((\HD[6][10][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~18_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][11][26]~q\,
	datad => \HD[6][10][26]~q\,
	combout => \Mux229~19_combout\);

-- Location: FF_X72_Y42_N13
\HD[6][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][26]~q\);

-- Location: FF_X72_Y42_N19
\HD[6][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][26]~q\);

-- Location: FF_X68_Y42_N25
\HD[6][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][26]~q\);

-- Location: FF_X68_Y42_N11
\HD[6][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][26]~q\);

-- Location: FF_X67_Y43_N31
\HD[6][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][26]~q\);

-- Location: FF_X67_Y43_N13
\HD[6][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][26]~q\);

-- Location: LCCOMB_X67_Y43_N30
\Mux229~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~20_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][2][26]~q\))) # (!\sector[1]~input_o\ & (\HD[6][0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][0][26]~q\,
	datad => \HD[6][2][26]~q\,
	combout => \Mux229~20_combout\);

-- Location: LCCOMB_X68_Y42_N10
\Mux229~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~21_combout\ = (\sector[0]~input_o\ & ((\Mux229~20_combout\ & ((\HD[6][3][26]~q\))) # (!\Mux229~20_combout\ & (\HD[6][1][26]~q\)))) # (!\sector[0]~input_o\ & (((\Mux229~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][26]~q\,
	datac => \HD[6][3][26]~q\,
	datad => \Mux229~20_combout\,
	combout => \Mux229~21_combout\);

-- Location: LCCOMB_X72_Y42_N18
\Mux229~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][26]~q\)) # (!\Mux240~1_combout\ & ((\Mux229~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][26]~q\,
	datad => \Mux229~21_combout\,
	combout => \Mux229~22_combout\);

-- Location: LCCOMB_X72_Y42_N12
\Mux229~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~23_combout\ = (\Mux240~2_combout\ & ((\Mux229~22_combout\ & ((\HD[6][13][26]~q\))) # (!\Mux229~22_combout\ & (\Mux229~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux229~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux229~19_combout\,
	datac => \HD[6][13][26]~q\,
	datad => \Mux229~22_combout\,
	combout => \Mux229~23_combout\);

-- Location: FF_X75_Y39_N27
\HD[1][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][26]~q\);

-- Location: FF_X77_Y37_N13
\HD[1][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][26]~q\);

-- Location: FF_X77_Y37_N19
\HD[1][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][26]~q\);

-- Location: LCCOMB_X77_Y37_N12
\Mux229~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][26]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][26]~q\,
	datad => \HD[1][5][26]~q\,
	combout => \Mux229~39_combout\);

-- Location: FF_X75_Y39_N21
\HD[1][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][26]~q\);

-- Location: LCCOMB_X75_Y39_N20
\Mux229~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~40_combout\ = (\Mux229~39_combout\ & (((\HD[1][7][26]~q\) # (!\sector[1]~input_o\)))) # (!\Mux229~39_combout\ & (\HD[1][6][26]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][26]~q\,
	datab => \Mux229~39_combout\,
	datac => \HD[1][7][26]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux229~40_combout\);

-- Location: FF_X75_Y34_N9
\HD[1][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][26]~q\);

-- Location: FF_X75_Y34_N7
\HD[1][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][26]~q\);

-- Location: LCCOMB_X75_Y34_N8
\Mux229~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][26]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][26]~q\,
	datad => \HD[1][1][26]~q\,
	combout => \Mux229~26_combout\);

-- Location: FF_X81_Y34_N9
\HD[1][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][26]~q\);

-- Location: LCCOMB_X82_Y34_N16
\HD[1][2][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][2][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[1][2][26]~feeder_combout\);

-- Location: FF_X82_Y34_N17
\HD[1][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][2][26]~feeder_combout\,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][26]~q\);

-- Location: LCCOMB_X81_Y34_N8
\Mux229~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~27_combout\ = (\Mux229~26_combout\ & (((\HD[1][3][26]~q\)) # (!\sector[1]~input_o\))) # (!\Mux229~26_combout\ & (\sector[1]~input_o\ & ((\HD[1][2][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~26_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][3][26]~q\,
	datad => \HD[1][2][26]~q\,
	combout => \Mux229~27_combout\);

-- Location: FF_X82_Y35_N9
\HD[1][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][26]~q\);

-- Location: FF_X82_Y35_N23
\HD[1][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][26]~q\);

-- Location: LCCOMB_X82_Y35_N8
\Mux229~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][26]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][26]~q\,
	datad => \HD[1][10][26]~q\,
	combout => \Mux229~24_combout\);

-- Location: FF_X81_Y35_N31
\HD[1][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][26]~q\);

-- Location: FF_X81_Y35_N13
\HD[1][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][26]~q\);

-- Location: LCCOMB_X81_Y35_N30
\Mux229~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~25_combout\ = (\sector[0]~input_o\ & ((\Mux229~24_combout\ & (\HD[1][11][26]~q\)) # (!\Mux229~24_combout\ & ((\HD[1][9][26]~q\))))) # (!\sector[0]~input_o\ & (\Mux229~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux229~24_combout\,
	datac => \HD[1][11][26]~q\,
	datad => \HD[1][9][26]~q\,
	combout => \Mux229~25_combout\);

-- Location: LCCOMB_X81_Y34_N2
\Mux229~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~28_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux229~25_combout\))) # (!\Mux240~2_combout\ & (\Mux229~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux229~27_combout\,
	datac => \Mux229~25_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux229~28_combout\);

-- Location: FF_X79_Y35_N3
\HD[1][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][26]~q\);

-- Location: FF_X79_Y35_N25
\HD[1][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][26]~q\);

-- Location: LCCOMB_X79_Y35_N2
\Mux229~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~29_combout\ = (\Mux229~28_combout\ & (((\HD[1][13][26]~q\)) # (!\Mux240~1_combout\))) # (!\Mux229~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][26]~q\,
	datad => \HD[1][12][26]~q\,
	combout => \Mux229~29_combout\);

-- Location: FF_X75_Y35_N31
\HD[0][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][26]~q\);

-- Location: FF_X75_Y35_N9
\HD[0][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][26]~q\);

-- Location: FF_X75_Y32_N1
\HD[0][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][26]~q\);

-- Location: FF_X76_Y32_N17
\HD[0][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][26]~q\);

-- Location: LCCOMB_X76_Y32_N16
\Mux229~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~30_combout\ = (\sector[1]~input_o\ & ((\HD[0][6][26]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[0][4][26]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][26]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][26]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux229~30_combout\);

-- Location: LCCOMB_X75_Y35_N8
\Mux229~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~31_combout\ = (\sector[0]~input_o\ & ((\Mux229~30_combout\ & ((\HD[0][7][26]~q\))) # (!\Mux229~30_combout\ & (\HD[0][5][26]~q\)))) # (!\sector[0]~input_o\ & (((\Mux229~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][26]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][26]~q\,
	datad => \Mux229~30_combout\,
	combout => \Mux229~31_combout\);

-- Location: FF_X69_Y31_N9
\HD[0][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][26]~q\);

-- Location: FF_X69_Y31_N27
\HD[0][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][26]~q\);

-- Location: FF_X68_Y33_N9
\HD[0][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][26]~q\);

-- Location: FF_X68_Y31_N9
\HD[0][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][26]~q\);

-- Location: LCCOMB_X68_Y31_N8
\Mux229~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~32_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][9][26]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][26]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][26]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux229~32_combout\);

-- Location: LCCOMB_X69_Y31_N26
\Mux229~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~33_combout\ = (\sector[1]~input_o\ & ((\Mux229~32_combout\ & ((\HD[0][11][26]~q\))) # (!\Mux229~32_combout\ & (\HD[0][10][26]~q\)))) # (!\sector[1]~input_o\ & (((\Mux229~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][10][26]~q\,
	datac => \HD[0][11][26]~q\,
	datad => \Mux229~32_combout\,
	combout => \Mux229~33_combout\);

-- Location: FF_X70_Y30_N9
\HD[0][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][26]~q\);

-- Location: LCCOMB_X66_Y30_N4
\HD~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~79_combout\ = ((\data_write[26]~input_o\) # (!\HD~0_combout\)) # (!\Decoder1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datab => \HD~0_combout\,
	datad => \data_write[26]~input_o\,
	combout => \HD~79_combout\);

-- Location: FF_X66_Y30_N5
\HD[0][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][26]~q\);

-- Location: FF_X66_Y30_N21
\HD[0][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][26]~q\);

-- Location: LCCOMB_X66_Y30_N14
\HD~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~80_combout\ = ((\data_write[26]~input_o\) # (!\Decoder1~9_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~9_combout\,
	datad => \data_write[26]~input_o\,
	combout => \HD~80_combout\);

-- Location: FF_X66_Y30_N15
\HD[0][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][26]~q\);

-- Location: LCCOMB_X66_Y30_N16
\HD~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~81_combout\ = ((\data_write[26]~input_o\) # (!\Decoder1~11_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \data_write[26]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~81_combout\);

-- Location: FF_X66_Y30_N17
\HD[0][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][26]~q\);

-- Location: LCCOMB_X66_Y30_N18
\Mux229~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~34_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[0][2][26]~q\)) # (!\sector[1]~input_o\ & ((\HD[0][0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][2][26]~q\,
	datac => \sector[1]~input_o\,
	datad => \HD[0][0][26]~q\,
	combout => \Mux229~34_combout\);

-- Location: LCCOMB_X66_Y30_N20
\Mux229~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~35_combout\ = (\sector[0]~input_o\ & ((\Mux229~34_combout\ & ((\HD[0][3][26]~q\))) # (!\Mux229~34_combout\ & (\HD[0][1][26]~q\)))) # (!\sector[0]~input_o\ & (((\Mux229~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][1][26]~q\,
	datac => \HD[0][3][26]~q\,
	datad => \Mux229~34_combout\,
	combout => \Mux229~35_combout\);

-- Location: LCCOMB_X70_Y30_N8
\Mux229~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~36_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[0][12][26]~q\)) # (!\Mux240~1_combout\ & ((\Mux229~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][26]~q\,
	datad => \Mux229~35_combout\,
	combout => \Mux229~36_combout\);

-- Location: FF_X70_Y30_N3
\HD[0][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][26]~q\);

-- Location: LCCOMB_X70_Y30_N2
\Mux229~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~37_combout\ = (\Mux229~36_combout\ & (((\HD[0][13][26]~q\) # (!\Mux240~2_combout\)))) # (!\Mux229~36_combout\ & (\Mux229~33_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~33_combout\,
	datab => \Mux229~36_combout\,
	datac => \HD[0][13][26]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux229~37_combout\);

-- Location: LCCOMB_X66_Y38_N24
\Mux229~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~38_combout\ = (\Mux240~0_combout\ & ((\Mux229~31_combout\) # ((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (((!\track[0]~input_o\ & \Mux229~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~31_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux229~37_combout\,
	combout => \Mux229~38_combout\);

-- Location: LCCOMB_X66_Y38_N26
\Mux229~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~41_combout\ = (\track[0]~input_o\ & ((\Mux229~38_combout\ & (\Mux229~40_combout\)) # (!\Mux229~38_combout\ & ((\Mux229~29_combout\))))) # (!\track[0]~input_o\ & (((\Mux229~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~40_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux229~29_combout\,
	datad => \Mux229~38_combout\,
	combout => \Mux229~41_combout\);

-- Location: LCCOMB_X66_Y38_N4
\Mux229~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & (\Mux229~23_combout\)) # (!\Mux240~4_combout\ & ((\Mux229~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux229~23_combout\,
	datac => \Mux229~41_combout\,
	datad => \Mux240~4_combout\,
	combout => \Mux229~42_combout\);

-- Location: LCCOMB_X81_Y42_N18
\HD[4][10][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[4][10][26]~feeder_combout\);

-- Location: FF_X81_Y42_N19
\HD[4][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][26]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][26]~q\);

-- Location: FF_X81_Y40_N21
\HD[4][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][26]~q\);

-- Location: FF_X80_Y42_N9
\HD[4][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][26]~q\);

-- Location: LCCOMB_X81_Y40_N20
\Mux229~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][26]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][26]~q\,
	datad => \HD[4][9][26]~q\,
	combout => \Mux229~8_combout\);

-- Location: FF_X80_Y42_N3
\HD[4][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][26]~q\);

-- Location: LCCOMB_X80_Y42_N2
\Mux229~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~9_combout\ = (\Mux229~8_combout\ & (((\HD[4][11][26]~q\) # (!\sector[1]~input_o\)))) # (!\Mux229~8_combout\ & (\HD[4][10][26]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][10][26]~q\,
	datab => \Mux229~8_combout\,
	datac => \HD[4][11][26]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux229~9_combout\);

-- Location: FF_X76_Y42_N19
\HD[4][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][26]~q\);

-- Location: FF_X79_Y44_N23
\HD[4][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][26]~q\);

-- Location: FF_X79_Y44_N9
\HD[4][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][26]~q\);

-- Location: FF_X77_Y44_N7
\HD[4][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][26]~q\);

-- Location: FF_X77_Y44_N13
\HD[4][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][26]~q\);

-- Location: LCCOMB_X77_Y44_N6
\Mux229~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][26]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][26]~q\,
	datad => \HD[4][2][26]~q\,
	combout => \Mux229~10_combout\);

-- Location: LCCOMB_X79_Y44_N8
\Mux229~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~11_combout\ = (\sector[0]~input_o\ & ((\Mux229~10_combout\ & ((\HD[4][3][26]~q\))) # (!\Mux229~10_combout\ & (\HD[4][1][26]~q\)))) # (!\sector[0]~input_o\ & (((\Mux229~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][26]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][3][26]~q\,
	datad => \Mux229~10_combout\,
	combout => \Mux229~11_combout\);

-- Location: FF_X76_Y42_N1
\HD[4][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][26]~q\);

-- Location: LCCOMB_X76_Y42_N0
\Mux229~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~12_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[4][12][26]~q\))) # (!\Mux240~1_combout\ & (\Mux229~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~11_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][26]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux229~12_combout\);

-- Location: LCCOMB_X76_Y42_N18
\Mux229~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~13_combout\ = (\Mux240~2_combout\ & ((\Mux229~12_combout\ & ((\HD[4][13][26]~q\))) # (!\Mux229~12_combout\ & (\Mux229~9_combout\)))) # (!\Mux240~2_combout\ & (((\Mux229~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux229~9_combout\,
	datac => \HD[4][13][26]~q\,
	datad => \Mux229~12_combout\,
	combout => \Mux229~13_combout\);

-- Location: FF_X59_Y38_N31
\HD[5][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][26]~q\);

-- Location: FF_X59_Y38_N29
\HD[5][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][26]~q\);

-- Location: LCCOMB_X59_Y38_N30
\Mux229~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~2_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][10][26]~q\))) # (!\sector[1]~input_o\ & (\HD[5][8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][26]~q\,
	datad => \HD[5][10][26]~q\,
	combout => \Mux229~2_combout\);

-- Location: FF_X61_Y38_N11
\HD[5][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][26]~q\);

-- Location: FF_X61_Y38_N17
\HD[5][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][26]~q\);

-- Location: LCCOMB_X61_Y38_N10
\Mux229~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~3_combout\ = (\sector[0]~input_o\ & ((\Mux229~2_combout\ & (\HD[5][11][26]~q\)) # (!\Mux229~2_combout\ & ((\HD[5][9][26]~q\))))) # (!\sector[0]~input_o\ & (\Mux229~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux229~2_combout\,
	datac => \HD[5][11][26]~q\,
	datad => \HD[5][9][26]~q\,
	combout => \Mux229~3_combout\);

-- Location: FF_X61_Y43_N9
\HD[5][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][26]~q\);

-- Location: FF_X62_Y43_N21
\HD[5][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][26]~q\);

-- Location: LCCOMB_X62_Y43_N20
\Mux229~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~4_combout\ = (\sector[0]~input_o\ & ((\HD[5][1][26]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][0][26]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][26]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][26]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux229~4_combout\);

-- Location: FF_X61_Y43_N19
\HD[5][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][26]~q\);

-- Location: LCCOMB_X62_Y43_N18
\HD[5][2][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][2][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[5][2][26]~feeder_combout\);

-- Location: FF_X62_Y43_N19
\HD[5][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][2][26]~feeder_combout\,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][26]~q\);

-- Location: LCCOMB_X61_Y43_N18
\Mux229~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~5_combout\ = (\sector[1]~input_o\ & ((\Mux229~4_combout\ & (\HD[5][3][26]~q\)) # (!\Mux229~4_combout\ & ((\HD[5][2][26]~q\))))) # (!\sector[1]~input_o\ & (\Mux229~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux229~4_combout\,
	datac => \HD[5][3][26]~q\,
	datad => \HD[5][2][26]~q\,
	combout => \Mux229~5_combout\);

-- Location: LCCOMB_X62_Y38_N10
\Mux229~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~6_combout\ = (\Mux240~2_combout\ & ((\Mux229~3_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux229~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux229~5_combout\,
	combout => \Mux229~6_combout\);

-- Location: FF_X66_Y38_N3
\HD[5][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][26]~q\);

-- Location: FF_X66_Y42_N19
\HD[5][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][26]~q\);

-- Location: LCCOMB_X66_Y38_N2
\Mux229~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~7_combout\ = (\Mux229~6_combout\ & (((\HD[5][13][26]~q\)) # (!\Mux240~1_combout\))) # (!\Mux229~6_combout\ & (\Mux240~1_combout\ & ((\HD[5][12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~6_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][13][26]~q\,
	datad => \HD[5][12][26]~q\,
	combout => \Mux229~7_combout\);

-- Location: LCCOMB_X66_Y38_N12
\Mux229~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~14_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & ((\Mux229~7_combout\))) # (!\track[0]~input_o\ & (\Mux229~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~13_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux229~7_combout\,
	combout => \Mux229~14_combout\);

-- Location: FF_X70_Y42_N17
\HD[5][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][26]~q\);

-- Location: FF_X70_Y42_N19
\HD[5][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][26]~q\);

-- Location: FF_X70_Y41_N3
\HD[5][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][26]~q\);

-- Location: LCCOMB_X69_Y41_N8
\HD[5][5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[5][5][26]~feeder_combout\);

-- Location: FF_X69_Y41_N9
\HD[5][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][5][26]~feeder_combout\,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][26]~q\);

-- Location: LCCOMB_X70_Y41_N2
\Mux229~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~15_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][5][26]~q\))) # (!\sector[0]~input_o\ & (\HD[5][4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][26]~q\,
	datad => \HD[5][5][26]~q\,
	combout => \Mux229~15_combout\);

-- Location: LCCOMB_X70_Y42_N18
\Mux229~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~16_combout\ = (\sector[1]~input_o\ & ((\Mux229~15_combout\ & ((\HD[5][7][26]~q\))) # (!\Mux229~15_combout\ & (\HD[5][6][26]~q\)))) # (!\sector[1]~input_o\ & (((\Mux229~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][6][26]~q\,
	datac => \HD[5][7][26]~q\,
	datad => \Mux229~15_combout\,
	combout => \Mux229~16_combout\);

-- Location: FF_X77_Y39_N1
\HD[4][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][26]~q\);

-- Location: FF_X77_Y38_N11
\HD[4][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][26]~q\);

-- Location: FF_X80_Y38_N15
\HD[4][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][26]~q\);

-- Location: FF_X77_Y38_N1
\HD[4][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][26]~q\);

-- Location: LCCOMB_X80_Y38_N14
\Mux229~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~0_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][6][26]~q\))) # (!\sector[1]~input_o\ & (\HD[4][4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][4][26]~q\,
	datad => \HD[4][6][26]~q\,
	combout => \Mux229~0_combout\);

-- Location: LCCOMB_X77_Y38_N10
\Mux229~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~1_combout\ = (\sector[0]~input_o\ & ((\Mux229~0_combout\ & ((\HD[4][7][26]~q\))) # (!\Mux229~0_combout\ & (\HD[4][5][26]~q\)))) # (!\sector[0]~input_o\ & (((\Mux229~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][5][26]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][26]~q\,
	datad => \Mux229~0_combout\,
	combout => \Mux229~1_combout\);

-- Location: LCCOMB_X66_Y38_N6
\Mux229~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~17_combout\ = (\Mux229~14_combout\ & (((\Mux229~16_combout\)) # (!\Mux240~0_combout\))) # (!\Mux229~14_combout\ & (\Mux240~0_combout\ & ((\Mux229~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~14_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux229~16_combout\,
	datad => \Mux229~1_combout\,
	combout => \Mux229~17_combout\);

-- Location: LCCOMB_X66_Y38_N30
\Mux229~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~45_combout\ = (\Mux240~3_combout\ & ((\Mux229~42_combout\ & (\Mux229~44_combout\)) # (!\Mux229~42_combout\ & ((\Mux229~17_combout\))))) # (!\Mux240~3_combout\ & (((\Mux229~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~3_combout\,
	datab => \Mux229~44_combout\,
	datac => \Mux229~42_combout\,
	datad => \Mux229~17_combout\,
	combout => \Mux229~45_combout\);

-- Location: FF_X63_Y39_N9
\HD[2][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][26]~q\);

-- Location: FF_X63_Y39_N3
\HD[2][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][26]~q\);

-- Location: FF_X58_Y39_N1
\HD[2][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][26]~q\);

-- Location: FF_X58_Y40_N23
\HD[2][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][26]~q\);

-- Location: LCCOMB_X58_Y37_N8
\HD[2][1][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[2][1][26]~feeder_combout\);

-- Location: FF_X58_Y37_N9
\HD[2][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][26]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][26]~q\);

-- Location: LCCOMB_X58_Y40_N22
\Mux229~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~56_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][1][26]~q\))) # (!\sector[0]~input_o\ & (\HD[2][0][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][26]~q\,
	datad => \HD[2][1][26]~q\,
	combout => \Mux229~56_combout\);

-- Location: FF_X59_Y40_N31
\HD[2][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][26]~q\);

-- Location: LCCOMB_X59_Y40_N30
\Mux229~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~57_combout\ = (\Mux229~56_combout\ & (((\HD[2][3][26]~q\) # (!\sector[1]~input_o\)))) # (!\Mux229~56_combout\ & (\HD[2][2][26]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][26]~q\,
	datab => \Mux229~56_combout\,
	datac => \HD[2][3][26]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux229~57_combout\);

-- Location: FF_X60_Y43_N9
\HD[2][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][26]~q\);

-- Location: FF_X60_Y43_N11
\HD[2][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][26]~q\);

-- Location: LCCOMB_X60_Y43_N10
\Mux229~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~54_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[2][10][26]~q\)) # (!\sector[1]~input_o\ & ((\HD[2][8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][10][26]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][26]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux229~54_combout\);

-- Location: FF_X59_Y43_N13
\HD[2][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][26]~q\);

-- Location: FF_X59_Y43_N3
\HD[2][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][26]~q\);

-- Location: LCCOMB_X59_Y43_N12
\Mux229~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~55_combout\ = (\sector[0]~input_o\ & ((\Mux229~54_combout\ & (\HD[2][11][26]~q\)) # (!\Mux229~54_combout\ & ((\HD[2][9][26]~q\))))) # (!\sector[0]~input_o\ & (\Mux229~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux229~54_combout\,
	datac => \HD[2][11][26]~q\,
	datad => \HD[2][9][26]~q\,
	combout => \Mux229~55_combout\);

-- Location: LCCOMB_X59_Y40_N16
\Mux229~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~58_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux229~55_combout\))) # (!\Mux240~2_combout\ & (\Mux229~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~57_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux229~55_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux229~58_combout\);

-- Location: LCCOMB_X63_Y39_N2
\Mux229~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~59_combout\ = (\Mux240~1_combout\ & ((\Mux229~58_combout\ & ((\HD[2][13][26]~q\))) # (!\Mux229~58_combout\ & (\HD[2][12][26]~q\)))) # (!\Mux240~1_combout\ & (((\Mux229~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[2][12][26]~q\,
	datac => \HD[2][13][26]~q\,
	datad => \Mux229~58_combout\,
	combout => \Mux229~59_combout\);

-- Location: FF_X70_Y35_N25
\HD[2][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][26]~q\);

-- Location: LCCOMB_X70_Y35_N30
\HD[2][5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][5][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[2][5][26]~feeder_combout\);

-- Location: FF_X70_Y35_N31
\HD[2][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][5][26]~feeder_combout\,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][26]~q\);

-- Location: LCCOMB_X70_Y35_N24
\Mux229~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][26]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][26]~q\,
	datad => \HD[2][5][26]~q\,
	combout => \Mux229~52_combout\);

-- Location: FF_X69_Y35_N9
\HD[2][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][26]~q\);

-- Location: FF_X69_Y35_N27
\HD[2][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][26]~q\);

-- Location: LCCOMB_X69_Y35_N26
\Mux229~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~53_combout\ = (\Mux229~52_combout\ & (((\HD[2][7][26]~q\) # (!\sector[1]~input_o\)))) # (!\Mux229~52_combout\ & (\HD[2][6][26]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~52_combout\,
	datab => \HD[2][6][26]~q\,
	datac => \HD[2][7][26]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux229~53_combout\);

-- Location: LCCOMB_X66_Y39_N22
\Mux229~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux229~53_combout\))) # (!\Mux240~0_combout\ & (\Mux229~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~59_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux229~53_combout\,
	combout => \Mux229~60_combout\);

-- Location: FF_X62_Y36_N3
\HD[3][12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][26]~q\);

-- Location: LCCOMB_X61_Y35_N4
\HD[3][2][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[3][2][26]~feeder_combout\);

-- Location: FF_X61_Y35_N5
\HD[3][2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][26]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][26]~q\);

-- Location: FF_X61_Y35_N31
\HD[3][0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][26]~q\);

-- Location: LCCOMB_X61_Y35_N30
\Mux229~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~48_combout\ = (\sector[1]~input_o\ & ((\HD[3][2][26]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][0][26]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][2][26]~q\,
	datac => \HD[3][0][26]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux229~48_combout\);

-- Location: FF_X62_Y35_N15
\HD[3][3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][26]~q\);

-- Location: FF_X62_Y35_N29
\HD[3][1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][26]~q\);

-- Location: LCCOMB_X62_Y35_N14
\Mux229~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~49_combout\ = (\sector[0]~input_o\ & ((\Mux229~48_combout\ & (\HD[3][3][26]~q\)) # (!\Mux229~48_combout\ & ((\HD[3][1][26]~q\))))) # (!\sector[0]~input_o\ & (\Mux229~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux229~48_combout\,
	datac => \HD[3][3][26]~q\,
	datad => \HD[3][1][26]~q\,
	combout => \Mux229~49_combout\);

-- Location: LCCOMB_X62_Y36_N2
\Mux229~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~50_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[3][12][26]~q\)) # (!\Mux240~1_combout\ & ((\Mux229~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][26]~q\,
	datad => \Mux229~49_combout\,
	combout => \Mux229~50_combout\);

-- Location: FF_X62_Y36_N29
\HD[3][13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][26]~q\);

-- Location: LCCOMB_X60_Y33_N10
\HD[3][10][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][26]~feeder_combout\ = \data_write[26]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[26]~input_o\,
	combout => \HD[3][10][26]~feeder_combout\);

-- Location: FF_X60_Y33_N11
\HD[3][10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][26]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][26]~q\);

-- Location: FF_X61_Y36_N3
\HD[3][11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][26]~q\);

-- Location: FF_X59_Y34_N27
\HD[3][8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][26]~q\);

-- Location: FF_X59_Y34_N17
\HD[3][9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][26]~q\);

-- Location: LCCOMB_X59_Y34_N26
\Mux229~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~46_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[3][9][26]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[3][8][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][8][26]~q\,
	datad => \HD[3][9][26]~q\,
	combout => \Mux229~46_combout\);

-- Location: LCCOMB_X61_Y36_N2
\Mux229~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~47_combout\ = (\sector[1]~input_o\ & ((\Mux229~46_combout\ & ((\HD[3][11][26]~q\))) # (!\Mux229~46_combout\ & (\HD[3][10][26]~q\)))) # (!\sector[1]~input_o\ & (((\Mux229~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][10][26]~q\,
	datac => \HD[3][11][26]~q\,
	datad => \Mux229~46_combout\,
	combout => \Mux229~47_combout\);

-- Location: LCCOMB_X62_Y36_N28
\Mux229~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~51_combout\ = (\Mux240~2_combout\ & ((\Mux229~50_combout\ & (\HD[3][13][26]~q\)) # (!\Mux229~50_combout\ & ((\Mux229~47_combout\))))) # (!\Mux240~2_combout\ & (\Mux229~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux229~50_combout\,
	datac => \HD[3][13][26]~q\,
	datad => \Mux229~47_combout\,
	combout => \Mux229~51_combout\);

-- Location: FF_X65_Y32_N7
\HD[3][4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][26]~q\);

-- Location: FF_X65_Y32_N29
\HD[3][6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][26]~q\);

-- Location: LCCOMB_X65_Y32_N6
\Mux229~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][26]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][26]~q\,
	datad => \HD[3][6][26]~q\,
	combout => \Mux229~61_combout\);

-- Location: FF_X65_Y36_N3
\HD[3][7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][26]~q\);

-- Location: FF_X65_Y36_N17
\HD[3][5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[26]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][26]~q\);

-- Location: LCCOMB_X65_Y36_N2
\Mux229~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~62_combout\ = (\Mux229~61_combout\ & (((\HD[3][7][26]~q\)) # (!\sector[0]~input_o\))) # (!\Mux229~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][26]~q\,
	datad => \HD[3][5][26]~q\,
	combout => \Mux229~62_combout\);

-- Location: LCCOMB_X65_Y36_N20
\Mux229~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~63_combout\ = (\Mux229~60_combout\ & (((\Mux229~62_combout\) # (!\track[0]~input_o\)))) # (!\Mux229~60_combout\ & (\Mux229~51_combout\ & ((\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~60_combout\,
	datab => \Mux229~51_combout\,
	datac => \Mux229~62_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux229~63_combout\);

-- Location: LCCOMB_X66_Y38_N0
\Mux229~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux229~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & (\Mux229~45_combout\)) # (!\track[2]~input_o\ & ((\Mux229~63_combout\))))) # (!\track[1]~input_o\ & (\Mux229~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux229~45_combout\,
	datab => \track[1]~input_o\,
	datac => \Mux229~63_combout\,
	datad => \track[2]~input_o\,
	combout => \Mux229~64_combout\);

-- Location: IOIBUF_X115_Y40_N1
\data_write[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(27),
	o => \data_write[27]~input_o\);

-- Location: FF_X65_Y32_N17
\HD[3][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][27]~q\);

-- Location: FF_X63_Y32_N21
\HD[3][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][27]~q\);

-- Location: LCCOMB_X65_Y32_N16
\Mux228~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][27]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][27]~q\,
	datad => \HD[3][5][27]~q\,
	combout => \Mux228~61_combout\);

-- Location: FF_X63_Y32_N31
\HD[3][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][27]~q\);

-- Location: LCCOMB_X62_Y32_N18
\HD[3][6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[3][6][27]~feeder_combout\);

-- Location: FF_X62_Y32_N19
\HD[3][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][27]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][27]~q\);

-- Location: LCCOMB_X63_Y32_N30
\Mux228~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~62_combout\ = (\Mux228~61_combout\ & (((\HD[3][7][27]~q\)) # (!\sector[1]~input_o\))) # (!\Mux228~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][27]~q\,
	datad => \HD[3][6][27]~q\,
	combout => \Mux228~62_combout\);

-- Location: FF_X69_Y35_N21
\HD[2][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][27]~q\);

-- Location: FF_X68_Y34_N11
\HD[2][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][27]~q\);

-- Location: LCCOMB_X68_Y34_N10
\Mux228~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~46_combout\ = (\sector[1]~input_o\ & ((\HD[2][6][27]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][4][27]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][27]~q\,
	datac => \HD[2][4][27]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux228~46_combout\);

-- Location: FF_X69_Y35_N7
\HD[2][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][27]~q\);

-- Location: FF_X70_Y35_N3
\HD[2][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][27]~q\);

-- Location: LCCOMB_X69_Y35_N6
\Mux228~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~47_combout\ = (\sector[0]~input_o\ & ((\Mux228~46_combout\ & (\HD[2][7][27]~q\)) # (!\Mux228~46_combout\ & ((\HD[2][5][27]~q\))))) # (!\sector[0]~input_o\ & (\Mux228~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux228~46_combout\,
	datac => \HD[2][7][27]~q\,
	datad => \HD[2][5][27]~q\,
	combout => \Mux228~47_combout\);

-- Location: FF_X61_Y41_N21
\HD[2][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][27]~q\);

-- Location: FF_X57_Y40_N1
\HD[2][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][27]~q\);

-- Location: FF_X57_Y40_N3
\HD[2][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][27]~q\);

-- Location: LCCOMB_X58_Y41_N30
\HD[2][2][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[2][2][27]~feeder_combout\);

-- Location: FF_X58_Y41_N31
\HD[2][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][27]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][27]~q\);

-- Location: FF_X58_Y40_N17
\HD[2][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][27]~q\);

-- Location: LCCOMB_X58_Y40_N16
\Mux228~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~56_combout\ = (\sector[1]~input_o\ & ((\HD[2][2][27]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[2][0][27]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][27]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][27]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux228~56_combout\);

-- Location: LCCOMB_X57_Y40_N2
\Mux228~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~57_combout\ = (\sector[0]~input_o\ & ((\Mux228~56_combout\ & ((\HD[2][3][27]~q\))) # (!\Mux228~56_combout\ & (\HD[2][1][27]~q\)))) # (!\sector[0]~input_o\ & (((\Mux228~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][27]~q\,
	datac => \HD[2][3][27]~q\,
	datad => \Mux228~56_combout\,
	combout => \Mux228~57_combout\);

-- Location: LCCOMB_X61_Y41_N20
\Mux228~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][27]~q\)) # (!\Mux240~1_combout\ & ((\Mux228~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][27]~q\,
	datad => \Mux228~57_combout\,
	combout => \Mux228~58_combout\);

-- Location: FF_X61_Y41_N7
\HD[2][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][27]~q\);

-- Location: FF_X60_Y43_N13
\HD[2][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][27]~q\);

-- Location: FF_X60_Y44_N15
\HD[2][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][27]~q\);

-- Location: FF_X60_Y44_N21
\HD[2][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][27]~q\);

-- Location: FF_X60_Y43_N7
\HD[2][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][27]~q\);

-- Location: LCCOMB_X60_Y43_N6
\Mux228~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~54_combout\ = (\sector[0]~input_o\ & ((\HD[2][9][27]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[2][8][27]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][9][27]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][27]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux228~54_combout\);

-- Location: LCCOMB_X60_Y44_N14
\Mux228~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~55_combout\ = (\sector[1]~input_o\ & ((\Mux228~54_combout\ & ((\HD[2][11][27]~q\))) # (!\Mux228~54_combout\ & (\HD[2][10][27]~q\)))) # (!\sector[1]~input_o\ & (((\Mux228~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][10][27]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][11][27]~q\,
	datad => \Mux228~54_combout\,
	combout => \Mux228~55_combout\);

-- Location: LCCOMB_X61_Y41_N6
\Mux228~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~59_combout\ = (\Mux240~2_combout\ & ((\Mux228~58_combout\ & (\HD[2][13][27]~q\)) # (!\Mux228~58_combout\ & ((\Mux228~55_combout\))))) # (!\Mux240~2_combout\ & (\Mux228~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux228~58_combout\,
	datac => \HD[2][13][27]~q\,
	datad => \Mux228~55_combout\,
	combout => \Mux228~59_combout\);

-- Location: FF_X61_Y35_N17
\HD[3][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][27]~q\);

-- Location: FF_X60_Y35_N7
\HD[3][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][27]~q\);

-- Location: FF_X61_Y35_N27
\HD[3][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][27]~q\);

-- Location: FF_X60_Y35_N13
\HD[3][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][27]~q\);

-- Location: LCCOMB_X61_Y35_N26
\Mux228~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][27]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][27]~q\,
	datad => \HD[3][1][27]~q\,
	combout => \Mux228~50_combout\);

-- Location: LCCOMB_X60_Y35_N6
\Mux228~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~51_combout\ = (\sector[1]~input_o\ & ((\Mux228~50_combout\ & ((\HD[3][3][27]~q\))) # (!\Mux228~50_combout\ & (\HD[3][2][27]~q\)))) # (!\sector[1]~input_o\ & (((\Mux228~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][2][27]~q\,
	datac => \HD[3][3][27]~q\,
	datad => \Mux228~50_combout\,
	combout => \Mux228~51_combout\);

-- Location: LCCOMB_X61_Y36_N4
\HD[3][9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][9][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[3][9][27]~feeder_combout\);

-- Location: FF_X61_Y36_N5
\HD[3][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][9][27]~feeder_combout\,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][27]~q\);

-- Location: FF_X61_Y36_N23
\HD[3][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][27]~q\);

-- Location: FF_X60_Y34_N23
\HD[3][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][27]~q\);

-- Location: FF_X60_Y34_N29
\HD[3][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][27]~q\);

-- Location: LCCOMB_X60_Y34_N22
\Mux228~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][27]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][27]~q\,
	datad => \HD[3][10][27]~q\,
	combout => \Mux228~48_combout\);

-- Location: LCCOMB_X61_Y36_N22
\Mux228~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~49_combout\ = (\sector[0]~input_o\ & ((\Mux228~48_combout\ & ((\HD[3][11][27]~q\))) # (!\Mux228~48_combout\ & (\HD[3][9][27]~q\)))) # (!\sector[0]~input_o\ & (((\Mux228~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][9][27]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][27]~q\,
	datad => \Mux228~48_combout\,
	combout => \Mux228~49_combout\);

-- Location: LCCOMB_X62_Y36_N24
\Mux228~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux228~49_combout\))) # (!\Mux240~2_combout\ & (\Mux228~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux228~51_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux228~49_combout\,
	combout => \Mux228~52_combout\);

-- Location: FF_X62_Y36_N27
\HD[3][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][27]~q\);

-- Location: FF_X62_Y36_N7
\HD[3][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][27]~q\);

-- Location: LCCOMB_X62_Y36_N26
\Mux228~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~53_combout\ = (\Mux240~1_combout\ & ((\Mux228~52_combout\ & (\HD[3][13][27]~q\)) # (!\Mux228~52_combout\ & ((\HD[3][12][27]~q\))))) # (!\Mux240~1_combout\ & (\Mux228~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux228~52_combout\,
	datac => \HD[3][13][27]~q\,
	datad => \HD[3][12][27]~q\,
	combout => \Mux228~53_combout\);

-- Location: LCCOMB_X67_Y38_N20
\Mux228~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~60_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\) # (\Mux228~53_combout\)))) # (!\track[0]~input_o\ & (\Mux228~59_combout\ & (!\Mux240~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux228~59_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux228~53_combout\,
	combout => \Mux228~60_combout\);

-- Location: LCCOMB_X67_Y38_N30
\Mux228~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~63_combout\ = (\Mux240~0_combout\ & ((\Mux228~60_combout\ & (\Mux228~62_combout\)) # (!\Mux228~60_combout\ & ((\Mux228~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux228~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux228~62_combout\,
	datac => \Mux228~47_combout\,
	datad => \Mux228~60_combout\,
	combout => \Mux228~63_combout\);

-- Location: LCCOMB_X65_Y40_N24
\HD[6][6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[6][6][27]~feeder_combout\);

-- Location: FF_X65_Y40_N25
\HD[6][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][27]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][27]~q\);

-- Location: FF_X66_Y40_N13
\HD[6][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][27]~q\);

-- Location: FF_X62_Y40_N7
\HD[6][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][27]~q\);

-- Location: LCCOMB_X61_Y40_N18
\HD[6][5][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[6][5][27]~feeder_combout\);

-- Location: FF_X61_Y40_N19
\HD[6][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][27]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][27]~q\);

-- Location: LCCOMB_X62_Y40_N6
\Mux228~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][27]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][27]~q\,
	datad => \HD[6][5][27]~q\,
	combout => \Mux228~43_combout\);

-- Location: LCCOMB_X66_Y40_N12
\Mux228~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~44_combout\ = (\sector[1]~input_o\ & ((\Mux228~43_combout\ & ((\HD[6][7][27]~q\))) # (!\Mux228~43_combout\ & (\HD[6][6][27]~q\)))) # (!\sector[1]~input_o\ & (((\Mux228~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][27]~q\,
	datac => \HD[6][7][27]~q\,
	datad => \Mux228~43_combout\,
	combout => \Mux228~44_combout\);

-- Location: LCCOMB_X68_Y30_N14
\HD~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~84_combout\ = ((\data_write[27]~input_o\) # (!\Decoder1~11_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~11_combout\,
	datad => \data_write[27]~input_o\,
	combout => \HD~84_combout\);

-- Location: FF_X68_Y30_N15
\HD[0][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][27]~q\);

-- Location: LCCOMB_X68_Y30_N12
\HD~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~83_combout\ = (\HD~0_combout\ & (\Decoder1~10_combout\ & \data_write[27]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~10_combout\,
	datad => \data_write[27]~input_o\,
	combout => \HD~83_combout\);

-- Location: FF_X68_Y30_N13
\HD[0][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][27]~q\);

-- Location: LCCOMB_X68_Y30_N24
\Mux228~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~34_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][27]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][0][27]~q\,
	datad => \HD[0][1][27]~q\,
	combout => \Mux228~34_combout\);

-- Location: FF_X68_Y30_N27
\HD[0][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][27]~q\);

-- Location: LCCOMB_X68_Y30_N10
\HD~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~82_combout\ = ((\data_write[27]~input_o\) # (!\Decoder1~9_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~9_combout\,
	datad => \data_write[27]~input_o\,
	combout => \HD~82_combout\);

-- Location: FF_X68_Y30_N11
\HD[0][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][27]~q\);

-- Location: LCCOMB_X68_Y30_N26
\Mux228~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~35_combout\ = (\sector[1]~input_o\ & ((\Mux228~34_combout\ & (\HD[0][3][27]~q\)) # (!\Mux228~34_combout\ & ((\HD[0][2][27]~q\))))) # (!\sector[1]~input_o\ & (\Mux228~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux228~34_combout\,
	datac => \HD[0][3][27]~q\,
	datad => \HD[0][2][27]~q\,
	combout => \Mux228~35_combout\);

-- Location: LCCOMB_X68_Y32_N0
\HD[0][9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[0][9][27]~feeder_combout\);

-- Location: FF_X68_Y32_N1
\HD[0][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][27]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][27]~q\);

-- Location: FF_X69_Y32_N7
\HD[0][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][27]~q\);

-- Location: LCCOMB_X69_Y32_N20
\HD[0][10][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[0][10][27]~feeder_combout\);

-- Location: FF_X69_Y32_N21
\HD[0][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][27]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][27]~q\);

-- Location: FF_X68_Y32_N19
\HD[0][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][27]~q\);

-- Location: LCCOMB_X68_Y32_N18
\Mux228~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~32_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[0][10][27]~q\)) # (!\sector[1]~input_o\ & ((\HD[0][8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][27]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][27]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux228~32_combout\);

-- Location: LCCOMB_X69_Y32_N6
\Mux228~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~33_combout\ = (\sector[0]~input_o\ & ((\Mux228~32_combout\ & ((\HD[0][11][27]~q\))) # (!\Mux228~32_combout\ & (\HD[0][9][27]~q\)))) # (!\sector[0]~input_o\ & (((\Mux228~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][9][27]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][27]~q\,
	datad => \Mux228~32_combout\,
	combout => \Mux228~33_combout\);

-- Location: LCCOMB_X69_Y32_N0
\Mux228~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux228~33_combout\))) # (!\Mux240~2_combout\ & (\Mux228~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux228~33_combout\,
	combout => \Mux228~36_combout\);

-- Location: FF_X73_Y33_N7
\HD[0][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][27]~q\);

-- Location: LCCOMB_X73_Y33_N20
\HD[0][12][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][12][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[0][12][27]~feeder_combout\);

-- Location: FF_X73_Y33_N21
\HD[0][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][12][27]~feeder_combout\,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][27]~q\);

-- Location: LCCOMB_X73_Y33_N6
\Mux228~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~37_combout\ = (\Mux228~36_combout\ & (((\HD[0][13][27]~q\)) # (!\Mux240~1_combout\))) # (!\Mux228~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][27]~q\,
	datad => \HD[0][12][27]~q\,
	combout => \Mux228~37_combout\);

-- Location: FF_X82_Y35_N13
\HD[1][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][27]~q\);

-- Location: FF_X81_Y35_N9
\HD[1][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][27]~q\);

-- Location: LCCOMB_X82_Y35_N12
\Mux228~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][9][27]~q\))) # (!\sector[0]~input_o\ & (\HD[1][8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][27]~q\,
	datad => \HD[1][9][27]~q\,
	combout => \Mux228~26_combout\);

-- Location: FF_X81_Y35_N11
\HD[1][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][27]~q\);

-- Location: FF_X82_Y35_N19
\HD[1][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][27]~q\);

-- Location: LCCOMB_X81_Y35_N10
\Mux228~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~27_combout\ = (\sector[1]~input_o\ & ((\Mux228~26_combout\ & (\HD[1][11][27]~q\)) # (!\Mux228~26_combout\ & ((\HD[1][10][27]~q\))))) # (!\sector[1]~input_o\ & (\Mux228~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux228~26_combout\,
	datac => \HD[1][11][27]~q\,
	datad => \HD[1][10][27]~q\,
	combout => \Mux228~27_combout\);

-- Location: FF_X79_Y35_N23
\HD[1][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][27]~q\);

-- Location: FF_X79_Y35_N29
\HD[1][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][27]~q\);

-- Location: FF_X77_Y34_N11
\HD[1][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][27]~q\);

-- Location: FF_X81_Y36_N11
\HD[1][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][27]~q\);

-- Location: FF_X82_Y36_N3
\HD[1][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][27]~q\);

-- Location: FF_X82_Y36_N17
\HD[1][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][27]~q\);

-- Location: LCCOMB_X82_Y36_N2
\Mux228~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~28_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][2][27]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][0][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][27]~q\,
	datad => \HD[1][2][27]~q\,
	combout => \Mux228~28_combout\);

-- Location: LCCOMB_X81_Y36_N10
\Mux228~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~29_combout\ = (\sector[0]~input_o\ & ((\Mux228~28_combout\ & ((\HD[1][3][27]~q\))) # (!\Mux228~28_combout\ & (\HD[1][1][27]~q\)))) # (!\sector[0]~input_o\ & (((\Mux228~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][1][27]~q\,
	datac => \HD[1][3][27]~q\,
	datad => \Mux228~28_combout\,
	combout => \Mux228~29_combout\);

-- Location: LCCOMB_X79_Y35_N28
\Mux228~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~30_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[1][12][27]~q\)) # (!\Mux240~1_combout\ & ((\Mux228~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][27]~q\,
	datad => \Mux228~29_combout\,
	combout => \Mux228~30_combout\);

-- Location: LCCOMB_X79_Y35_N22
\Mux228~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~31_combout\ = (\Mux240~2_combout\ & ((\Mux228~30_combout\ & ((\HD[1][13][27]~q\))) # (!\Mux228~30_combout\ & (\Mux228~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux228~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux228~27_combout\,
	datac => \HD[1][13][27]~q\,
	datad => \Mux228~30_combout\,
	combout => \Mux228~31_combout\);

-- Location: LCCOMB_X76_Y37_N16
\Mux228~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~38_combout\ = (\track[0]~input_o\ & ((\Mux240~0_combout\) # ((\Mux228~31_combout\)))) # (!\track[0]~input_o\ & (!\Mux240~0_combout\ & (\Mux228~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux228~37_combout\,
	datad => \Mux228~31_combout\,
	combout => \Mux228~38_combout\);

-- Location: LCCOMB_X75_Y36_N22
\HD[0][6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][6][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[0][6][27]~feeder_combout\);

-- Location: FF_X75_Y36_N23
\HD[0][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][6][27]~feeder_combout\,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][27]~q\);

-- Location: FF_X74_Y36_N31
\HD[0][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][27]~q\);

-- Location: FF_X75_Y36_N25
\HD[0][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][27]~q\);

-- Location: LCCOMB_X74_Y36_N12
\HD[0][5][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][5][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[0][5][27]~feeder_combout\);

-- Location: FF_X74_Y36_N13
\HD[0][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][5][27]~feeder_combout\,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][27]~q\);

-- Location: LCCOMB_X75_Y36_N24
\Mux228~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~24_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][5][27]~q\))) # (!\sector[0]~input_o\ & (\HD[0][4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][27]~q\,
	datad => \HD[0][5][27]~q\,
	combout => \Mux228~24_combout\);

-- Location: LCCOMB_X74_Y36_N30
\Mux228~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~25_combout\ = (\sector[1]~input_o\ & ((\Mux228~24_combout\ & ((\HD[0][7][27]~q\))) # (!\Mux228~24_combout\ & (\HD[0][6][27]~q\)))) # (!\sector[1]~input_o\ & (((\Mux228~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][27]~q\,
	datac => \HD[0][7][27]~q\,
	datad => \Mux228~24_combout\,
	combout => \Mux228~25_combout\);

-- Location: FF_X76_Y40_N5
\HD[1][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][27]~q\);

-- Location: FF_X76_Y37_N3
\HD[1][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][27]~q\);

-- Location: FF_X77_Y37_N7
\HD[1][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][27]~q\);

-- Location: LCCOMB_X75_Y37_N26
\HD[1][6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][6][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[1][6][27]~feeder_combout\);

-- Location: FF_X75_Y37_N27
\HD[1][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][6][27]~feeder_combout\,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][27]~q\);

-- Location: LCCOMB_X77_Y37_N6
\Mux228~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][27]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][27]~q\,
	datad => \HD[1][6][27]~q\,
	combout => \Mux228~39_combout\);

-- Location: LCCOMB_X76_Y37_N2
\Mux228~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~40_combout\ = (\sector[0]~input_o\ & ((\Mux228~39_combout\ & ((\HD[1][7][27]~q\))) # (!\Mux228~39_combout\ & (\HD[1][5][27]~q\)))) # (!\sector[0]~input_o\ & (((\Mux228~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][5][27]~q\,
	datac => \HD[1][7][27]~q\,
	datad => \Mux228~39_combout\,
	combout => \Mux228~40_combout\);

-- Location: LCCOMB_X76_Y37_N12
\Mux228~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~41_combout\ = (\Mux240~0_combout\ & ((\Mux228~38_combout\ & ((\Mux228~40_combout\))) # (!\Mux228~38_combout\ & (\Mux228~25_combout\)))) # (!\Mux240~0_combout\ & (\Mux228~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux228~38_combout\,
	datac => \Mux228~25_combout\,
	datad => \Mux228~40_combout\,
	combout => \Mux228~41_combout\);

-- Location: FF_X70_Y42_N5
\HD[5][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][27]~q\);

-- Location: FF_X73_Y42_N19
\HD[5][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][27]~q\);

-- Location: LCCOMB_X73_Y42_N18
\Mux228~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~21_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][6][27]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][4][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][6][27]~q\,
	datac => \HD[5][4][27]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux228~21_combout\);

-- Location: FF_X73_Y42_N9
\HD[5][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][27]~q\);

-- Location: FF_X70_Y42_N23
\HD[5][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][27]~q\);

-- Location: LCCOMB_X70_Y42_N22
\Mux228~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~22_combout\ = (\Mux228~21_combout\ & (((\HD[5][7][27]~q\) # (!\sector[0]~input_o\)))) # (!\Mux228~21_combout\ & (\HD[5][5][27]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~21_combout\,
	datab => \HD[5][5][27]~q\,
	datac => \HD[5][7][27]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux228~22_combout\);

-- Location: LCCOMB_X59_Y38_N16
\HD[5][10][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][10][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[5][10][27]~feeder_combout\);

-- Location: FF_X59_Y38_N17
\HD[5][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][10][27]~feeder_combout\,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][27]~q\);

-- Location: FF_X66_Y38_N11
\HD[5][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][27]~q\);

-- Location: FF_X59_Y38_N27
\HD[5][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][27]~q\);

-- Location: LCCOMB_X57_Y42_N28
\HD[5][9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[5][9][27]~feeder_combout\);

-- Location: FF_X57_Y42_N29
\HD[5][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][27]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][27]~q\);

-- Location: LCCOMB_X59_Y38_N26
\Mux228~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~6_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][9][27]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][8][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][27]~q\,
	datad => \HD[5][9][27]~q\,
	combout => \Mux228~6_combout\);

-- Location: LCCOMB_X66_Y38_N10
\Mux228~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~7_combout\ = (\sector[1]~input_o\ & ((\Mux228~6_combout\ & ((\HD[5][11][27]~q\))) # (!\Mux228~6_combout\ & (\HD[5][10][27]~q\)))) # (!\sector[1]~input_o\ & (((\Mux228~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][10][27]~q\,
	datac => \HD[5][11][27]~q\,
	datad => \Mux228~6_combout\,
	combout => \Mux228~7_combout\);

-- Location: FF_X66_Y38_N29
\HD[5][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][27]~q\);

-- Location: FF_X66_Y43_N9
\HD[5][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][27]~q\);

-- Location: FF_X62_Y42_N9
\HD[5][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][27]~q\);

-- Location: FF_X62_Y42_N27
\HD[5][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][27]~q\);

-- Location: LCCOMB_X62_Y42_N26
\Mux228~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~8_combout\ = (\sector[1]~input_o\ & ((\HD[5][2][27]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[5][0][27]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[5][2][27]~q\,
	datac => \HD[5][0][27]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux228~8_combout\);

-- Location: FF_X65_Y42_N5
\HD[5][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][27]~q\);

-- Location: FF_X65_Y42_N15
\HD[5][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][27]~q\);

-- Location: LCCOMB_X65_Y42_N14
\Mux228~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~9_combout\ = (\Mux228~8_combout\ & (((\HD[5][3][27]~q\) # (!\sector[0]~input_o\)))) # (!\Mux228~8_combout\ & (\HD[5][1][27]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~8_combout\,
	datab => \HD[5][1][27]~q\,
	datac => \HD[5][3][27]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux228~9_combout\);

-- Location: LCCOMB_X66_Y43_N8
\Mux228~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~10_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[5][12][27]~q\)) # (!\Mux240~1_combout\ & ((\Mux228~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[5][12][27]~q\,
	datad => \Mux228~9_combout\,
	combout => \Mux228~10_combout\);

-- Location: LCCOMB_X66_Y38_N28
\Mux228~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~11_combout\ = (\Mux240~2_combout\ & ((\Mux228~10_combout\ & ((\HD[5][13][27]~q\))) # (!\Mux228~10_combout\ & (\Mux228~7_combout\)))) # (!\Mux240~2_combout\ & (((\Mux228~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~7_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][27]~q\,
	datad => \Mux228~10_combout\,
	combout => \Mux228~11_combout\);

-- Location: FF_X76_Y38_N15
\HD[4][4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][27]~q\);

-- Location: FF_X76_Y38_N29
\HD[4][5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][27]~q\);

-- Location: LCCOMB_X76_Y38_N14
\Mux228~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][27]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][27]~q\,
	datad => \HD[4][5][27]~q\,
	combout => \Mux228~12_combout\);

-- Location: FF_X72_Y38_N9
\HD[4][7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][27]~q\);

-- Location: LCCOMB_X81_Y38_N4
\HD[4][6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][6][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[4][6][27]~feeder_combout\);

-- Location: FF_X81_Y38_N5
\HD[4][6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][6][27]~feeder_combout\,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][27]~q\);

-- Location: LCCOMB_X72_Y38_N8
\Mux228~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~13_combout\ = (\Mux228~12_combout\ & (((\HD[4][7][27]~q\)) # (!\sector[1]~input_o\))) # (!\Mux228~12_combout\ & (\sector[1]~input_o\ & ((\HD[4][6][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~12_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][27]~q\,
	datad => \HD[4][6][27]~q\,
	combout => \Mux228~13_combout\);

-- Location: FF_X73_Y39_N17
\HD[4][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][27]~q\);

-- Location: FF_X73_Y39_N19
\HD[4][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][27]~q\);

-- Location: FF_X77_Y43_N19
\HD[4][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][27]~q\);

-- Location: FF_X77_Y43_N25
\HD[4][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][27]~q\);

-- Location: LCCOMB_X77_Y43_N18
\Mux228~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~16_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][1][27]~q\))) # (!\sector[0]~input_o\ & (\HD[4][0][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][0][27]~q\,
	datad => \HD[4][1][27]~q\,
	combout => \Mux228~16_combout\);

-- Location: LCCOMB_X73_Y39_N18
\Mux228~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~17_combout\ = (\sector[1]~input_o\ & ((\Mux228~16_combout\ & ((\HD[4][3][27]~q\))) # (!\Mux228~16_combout\ & (\HD[4][2][27]~q\)))) # (!\sector[1]~input_o\ & (((\Mux228~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][2][27]~q\,
	datac => \HD[4][3][27]~q\,
	datad => \Mux228~16_combout\,
	combout => \Mux228~17_combout\);

-- Location: LCCOMB_X80_Y41_N20
\HD[4][9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][9][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[4][9][27]~feeder_combout\);

-- Location: FF_X80_Y41_N21
\HD[4][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][9][27]~feeder_combout\,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][27]~q\);

-- Location: FF_X80_Y41_N15
\HD[4][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][27]~q\);

-- Location: FF_X81_Y40_N9
\HD[4][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][27]~q\);

-- Location: FF_X81_Y40_N23
\HD[4][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][27]~q\);

-- Location: LCCOMB_X81_Y40_N8
\Mux228~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][27]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][27]~q\,
	datad => \HD[4][10][27]~q\,
	combout => \Mux228~14_combout\);

-- Location: LCCOMB_X80_Y41_N14
\Mux228~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~15_combout\ = (\sector[0]~input_o\ & ((\Mux228~14_combout\ & ((\HD[4][11][27]~q\))) # (!\Mux228~14_combout\ & (\HD[4][9][27]~q\)))) # (!\sector[0]~input_o\ & (((\Mux228~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][27]~q\,
	datac => \HD[4][11][27]~q\,
	datad => \Mux228~14_combout\,
	combout => \Mux228~15_combout\);

-- Location: LCCOMB_X72_Y39_N18
\Mux228~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~18_combout\ = (\Mux240~2_combout\ & (((\Mux228~15_combout\) # (\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux228~17_combout\ & ((!\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~17_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux228~15_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux228~18_combout\);

-- Location: FF_X72_Y39_N29
\HD[4][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][27]~q\);

-- Location: FF_X72_Y39_N25
\HD[4][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][27]~q\);

-- Location: LCCOMB_X72_Y39_N28
\Mux228~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~19_combout\ = (\Mux240~1_combout\ & ((\Mux228~18_combout\ & (\HD[4][13][27]~q\)) # (!\Mux228~18_combout\ & ((\HD[4][12][27]~q\))))) # (!\Mux240~1_combout\ & (\Mux228~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux228~18_combout\,
	datac => \HD[4][13][27]~q\,
	datad => \HD[4][12][27]~q\,
	combout => \Mux228~19_combout\);

-- Location: LCCOMB_X72_Y38_N18
\Mux228~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~20_combout\ = (\track[0]~input_o\ & (\Mux240~0_combout\)) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux228~13_combout\)) # (!\Mux240~0_combout\ & ((\Mux228~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux240~0_combout\,
	datac => \Mux228~13_combout\,
	datad => \Mux228~19_combout\,
	combout => \Mux228~20_combout\);

-- Location: LCCOMB_X72_Y38_N12
\Mux228~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~23_combout\ = (\track[0]~input_o\ & ((\Mux228~20_combout\ & (\Mux228~22_combout\)) # (!\Mux228~20_combout\ & ((\Mux228~11_combout\))))) # (!\track[0]~input_o\ & (((\Mux228~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux228~22_combout\,
	datac => \Mux228~11_combout\,
	datad => \Mux228~20_combout\,
	combout => \Mux228~23_combout\);

-- Location: LCCOMB_X72_Y38_N22
\Mux228~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\) # (\Mux228~23_combout\)))) # (!\Mux240~3_combout\ & (\Mux228~41_combout\ & (!\Mux240~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~41_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux228~23_combout\,
	combout => \Mux228~42_combout\);

-- Location: FF_X70_Y44_N23
\HD[6][8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][27]~q\);

-- Location: FF_X70_Y44_N5
\HD[6][10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][27]~q\);

-- Location: LCCOMB_X70_Y44_N22
\Mux228~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][27]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][27]~q\,
	datad => \HD[6][10][27]~q\,
	combout => \Mux228~0_combout\);

-- Location: FF_X69_Y44_N29
\HD[6][11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][27]~q\);

-- Location: LCCOMB_X69_Y44_N18
\HD[6][9][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][9][27]~feeder_combout\ = \data_write[27]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[27]~input_o\,
	combout => \HD[6][9][27]~feeder_combout\);

-- Location: FF_X69_Y44_N19
\HD[6][9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][9][27]~feeder_combout\,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][27]~q\);

-- Location: LCCOMB_X69_Y44_N28
\Mux228~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~1_combout\ = (\sector[0]~input_o\ & ((\Mux228~0_combout\ & (\HD[6][11][27]~q\)) # (!\Mux228~0_combout\ & ((\HD[6][9][27]~q\))))) # (!\sector[0]~input_o\ & (\Mux228~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux228~0_combout\,
	datac => \HD[6][11][27]~q\,
	datad => \HD[6][9][27]~q\,
	combout => \Mux228~1_combout\);

-- Location: FF_X68_Y45_N29
\HD[6][1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][27]~q\);

-- Location: FF_X68_Y45_N31
\HD[6][0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][27]~q\);

-- Location: LCCOMB_X68_Y45_N30
\Mux228~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][27]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][27]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][27]~q\,
	datac => \HD[6][0][27]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux228~2_combout\);

-- Location: FF_X69_Y45_N31
\HD[6][3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][27]~q\);

-- Location: FF_X69_Y45_N29
\HD[6][2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][27]~q\);

-- Location: LCCOMB_X69_Y45_N30
\Mux228~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~3_combout\ = (\sector[1]~input_o\ & ((\Mux228~2_combout\ & (\HD[6][3][27]~q\)) # (!\Mux228~2_combout\ & ((\HD[6][2][27]~q\))))) # (!\sector[1]~input_o\ & (\Mux228~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux228~2_combout\,
	datac => \HD[6][3][27]~q\,
	datad => \HD[6][2][27]~q\,
	combout => \Mux228~3_combout\);

-- Location: LCCOMB_X77_Y41_N16
\Mux228~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~4_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux228~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux228~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux228~1_combout\,
	datac => \Mux228~3_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux228~4_combout\);

-- Location: FF_X66_Y40_N11
\HD[6][13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][27]~q\);

-- Location: FF_X72_Y40_N17
\HD[6][12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[27]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][27]~q\);

-- Location: LCCOMB_X66_Y40_N10
\Mux228~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~5_combout\ = (\Mux228~4_combout\ & (((\HD[6][13][27]~q\)) # (!\Mux240~1_combout\))) # (!\Mux228~4_combout\ & (\Mux240~1_combout\ & ((\HD[6][12][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~4_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][13][27]~q\,
	datad => \HD[6][12][27]~q\,
	combout => \Mux228~5_combout\);

-- Location: LCCOMB_X66_Y40_N30
\Mux228~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~45_combout\ = (\Mux240~4_combout\ & ((\Mux228~42_combout\ & (\Mux228~44_combout\)) # (!\Mux228~42_combout\ & ((\Mux228~5_combout\))))) # (!\Mux240~4_combout\ & (((\Mux228~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux228~44_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux228~42_combout\,
	datad => \Mux228~5_combout\,
	combout => \Mux228~45_combout\);

-- Location: LCCOMB_X67_Y38_N0
\Mux228~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux228~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux228~45_combout\))) # (!\track[2]~input_o\ & (\Mux228~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux228~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \track[2]~input_o\,
	datac => \Mux228~63_combout\,
	datad => \Mux228~45_combout\,
	combout => \Mux228~64_combout\);

-- Location: IOIBUF_X115_Y33_N8
\data_write[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(28),
	o => \data_write[28]~input_o\);

-- Location: FF_X65_Y32_N5
\HD[3][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][28]~q\);

-- Location: FF_X65_Y32_N11
\HD[3][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][28]~q\);

-- Location: LCCOMB_X65_Y32_N4
\Mux227~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~61_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][6][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][28]~q\,
	datad => \HD[3][6][28]~q\,
	combout => \Mux227~61_combout\);

-- Location: FF_X65_Y36_N25
\HD[3][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][28]~q\);

-- Location: FF_X65_Y36_N7
\HD[3][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][28]~q\);

-- Location: LCCOMB_X65_Y36_N24
\Mux227~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~62_combout\ = (\Mux227~61_combout\ & (((\HD[3][7][28]~q\)) # (!\sector[0]~input_o\))) # (!\Mux227~61_combout\ & (\sector[0]~input_o\ & ((\HD[3][5][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~61_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][28]~q\,
	datad => \HD[3][5][28]~q\,
	combout => \Mux227~62_combout\);

-- Location: FF_X59_Y34_N5
\HD[3][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][28]~q\);

-- Location: FF_X59_Y34_N7
\HD[3][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][28]~q\);

-- Location: LCCOMB_X59_Y34_N6
\Mux227~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~46_combout\ = (\sector[0]~input_o\ & ((\HD[3][9][28]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[3][8][28]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][9][28]~q\,
	datac => \HD[3][8][28]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux227~46_combout\);

-- Location: FF_X61_Y34_N19
\HD[3][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][28]~q\);

-- Location: FF_X61_Y34_N17
\HD[3][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][28]~q\);

-- Location: LCCOMB_X61_Y34_N18
\Mux227~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~47_combout\ = (\Mux227~46_combout\ & (((\HD[3][11][28]~q\)) # (!\sector[1]~input_o\))) # (!\Mux227~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][28]~q\,
	datad => \HD[3][10][28]~q\,
	combout => \Mux227~47_combout\);

-- Location: FF_X62_Y36_N31
\HD[3][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][28]~q\);

-- Location: FF_X62_Y35_N17
\HD[3][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][28]~q\);

-- Location: FF_X62_Y35_N19
\HD[3][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][28]~q\);

-- Location: FF_X61_Y35_N15
\HD[3][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][28]~q\);

-- Location: FF_X61_Y35_N13
\HD[3][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][28]~q\);

-- Location: LCCOMB_X61_Y35_N14
\Mux227~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][2][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][0][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][28]~q\,
	datad => \HD[3][2][28]~q\,
	combout => \Mux227~48_combout\);

-- Location: LCCOMB_X62_Y35_N18
\Mux227~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~49_combout\ = (\sector[0]~input_o\ & ((\Mux227~48_combout\ & ((\HD[3][3][28]~q\))) # (!\Mux227~48_combout\ & (\HD[3][1][28]~q\)))) # (!\sector[0]~input_o\ & (((\Mux227~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][28]~q\,
	datac => \HD[3][3][28]~q\,
	datad => \Mux227~48_combout\,
	combout => \Mux227~49_combout\);

-- Location: FF_X62_Y36_N13
\HD[3][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][28]~q\);

-- Location: LCCOMB_X62_Y36_N12
\Mux227~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~50_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[3][12][28]~q\))) # (!\Mux240~1_combout\ & (\Mux227~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux227~49_combout\,
	datac => \HD[3][12][28]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux227~50_combout\);

-- Location: LCCOMB_X62_Y36_N30
\Mux227~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~51_combout\ = (\Mux240~2_combout\ & ((\Mux227~50_combout\ & ((\HD[3][13][28]~q\))) # (!\Mux227~50_combout\ & (\Mux227~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux227~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux227~47_combout\,
	datac => \HD[3][13][28]~q\,
	datad => \Mux227~50_combout\,
	combout => \Mux227~51_combout\);

-- Location: FF_X60_Y43_N3
\HD[2][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][28]~q\);

-- Location: FF_X60_Y43_N17
\HD[2][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][28]~q\);

-- Location: LCCOMB_X60_Y43_N2
\Mux227~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][28]~q\,
	datad => \HD[2][10][28]~q\,
	combout => \Mux227~54_combout\);

-- Location: FF_X59_Y43_N31
\HD[2][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][28]~q\);

-- Location: FF_X59_Y43_N9
\HD[2][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][28]~q\);

-- Location: LCCOMB_X59_Y43_N8
\Mux227~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~55_combout\ = (\Mux227~54_combout\ & (((\HD[2][11][28]~q\) # (!\sector[0]~input_o\)))) # (!\Mux227~54_combout\ & (\HD[2][9][28]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~54_combout\,
	datab => \HD[2][9][28]~q\,
	datac => \HD[2][11][28]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux227~55_combout\);

-- Location: FF_X58_Y39_N11
\HD[2][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][28]~q\);

-- Location: FF_X58_Y39_N13
\HD[2][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][28]~q\);

-- Location: FF_X58_Y40_N27
\HD[2][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][28]~q\);

-- Location: FF_X58_Y37_N27
\HD[2][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][28]~q\);

-- Location: LCCOMB_X58_Y40_N26
\Mux227~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~56_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][1][28]~q\))) # (!\sector[0]~input_o\ & (\HD[2][0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][28]~q\,
	datad => \HD[2][1][28]~q\,
	combout => \Mux227~56_combout\);

-- Location: LCCOMB_X58_Y39_N12
\Mux227~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~57_combout\ = (\sector[1]~input_o\ & ((\Mux227~56_combout\ & ((\HD[2][3][28]~q\))) # (!\Mux227~56_combout\ & (\HD[2][2][28]~q\)))) # (!\sector[1]~input_o\ & (((\Mux227~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][28]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][28]~q\,
	datad => \Mux227~56_combout\,
	combout => \Mux227~57_combout\);

-- Location: LCCOMB_X59_Y43_N10
\Mux227~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~58_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux227~55_combout\)) # (!\Mux240~2_combout\ & ((\Mux227~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux227~55_combout\,
	datad => \Mux227~57_combout\,
	combout => \Mux227~58_combout\);

-- Location: FF_X63_Y39_N31
\HD[2][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][28]~q\);

-- Location: LCCOMB_X63_Y39_N20
\HD[2][12][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][12][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[2][12][28]~feeder_combout\);

-- Location: FF_X63_Y39_N21
\HD[2][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][12][28]~feeder_combout\,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][28]~q\);

-- Location: LCCOMB_X63_Y39_N30
\Mux227~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~59_combout\ = (\Mux240~1_combout\ & ((\Mux227~58_combout\ & (\HD[2][13][28]~q\)) # (!\Mux227~58_combout\ & ((\HD[2][12][28]~q\))))) # (!\Mux240~1_combout\ & (\Mux227~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux227~58_combout\,
	datac => \HD[2][13][28]~q\,
	datad => \HD[2][12][28]~q\,
	combout => \Mux227~59_combout\);

-- Location: FF_X69_Y35_N25
\HD[2][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][28]~q\);

-- Location: FF_X69_Y35_N3
\HD[2][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][28]~q\);

-- Location: FF_X70_Y35_N23
\HD[2][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][28]~q\);

-- Location: FF_X70_Y35_N29
\HD[2][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][28]~q\);

-- Location: LCCOMB_X70_Y35_N22
\Mux227~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][28]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][28]~q\,
	datad => \HD[2][5][28]~q\,
	combout => \Mux227~52_combout\);

-- Location: LCCOMB_X69_Y35_N2
\Mux227~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~53_combout\ = (\sector[1]~input_o\ & ((\Mux227~52_combout\ & ((\HD[2][7][28]~q\))) # (!\Mux227~52_combout\ & (\HD[2][6][28]~q\)))) # (!\sector[1]~input_o\ & (((\Mux227~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][6][28]~q\,
	datac => \HD[2][7][28]~q\,
	datad => \Mux227~52_combout\,
	combout => \Mux227~53_combout\);

-- Location: LCCOMB_X68_Y38_N6
\Mux227~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\) # (\Mux227~53_combout\)))) # (!\Mux240~0_combout\ & (\Mux227~59_combout\ & (!\track[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux227~59_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux227~53_combout\,
	combout => \Mux227~60_combout\);

-- Location: LCCOMB_X68_Y38_N24
\Mux227~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~63_combout\ = (\track[0]~input_o\ & ((\Mux227~60_combout\ & (\Mux227~62_combout\)) # (!\Mux227~60_combout\ & ((\Mux227~51_combout\))))) # (!\track[0]~input_o\ & (((\Mux227~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~62_combout\,
	datab => \Mux227~51_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux227~60_combout\,
	combout => \Mux227~63_combout\);

-- Location: FF_X62_Y40_N27
\HD[6][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][28]~q\);

-- Location: LCCOMB_X62_Y40_N0
\HD[6][6][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[6][6][28]~feeder_combout\);

-- Location: FF_X62_Y40_N1
\HD[6][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][28]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][28]~q\);

-- Location: LCCOMB_X62_Y40_N26
\Mux227~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~43_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[6][6][28]~q\))) # (!\sector[1]~input_o\ & (\HD[6][4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][28]~q\,
	datad => \HD[6][6][28]~q\,
	combout => \Mux227~43_combout\);

-- Location: FF_X65_Y41_N15
\HD[6][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][28]~q\);

-- Location: LCCOMB_X65_Y41_N12
\HD[6][5][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[6][5][28]~feeder_combout\);

-- Location: FF_X65_Y41_N13
\HD[6][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][28]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][28]~q\);

-- Location: LCCOMB_X65_Y41_N14
\Mux227~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~44_combout\ = (\Mux227~43_combout\ & (((\HD[6][7][28]~q\)) # (!\sector[0]~input_o\))) # (!\Mux227~43_combout\ & (\sector[0]~input_o\ & ((\HD[6][5][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~43_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][7][28]~q\,
	datad => \HD[6][5][28]~q\,
	combout => \Mux227~44_combout\);

-- Location: FF_X70_Y44_N11
\HD[6][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][28]~q\);

-- Location: LCCOMB_X74_Y44_N26
\HD[6][9][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][9][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[6][9][28]~feeder_combout\);

-- Location: FF_X74_Y44_N27
\HD[6][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][9][28]~feeder_combout\,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][28]~q\);

-- Location: LCCOMB_X70_Y44_N10
\Mux227~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~18_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[6][9][28]~q\))) # (!\sector[0]~input_o\ & (\HD[6][8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][28]~q\,
	datad => \HD[6][9][28]~q\,
	combout => \Mux227~18_combout\);

-- Location: FF_X69_Y44_N15
\HD[6][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][28]~q\);

-- Location: FF_X70_Y44_N25
\HD[6][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][28]~q\);

-- Location: LCCOMB_X69_Y44_N14
\Mux227~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~19_combout\ = (\Mux227~18_combout\ & (((\HD[6][11][28]~q\)) # (!\sector[1]~input_o\))) # (!\Mux227~18_combout\ & (\sector[1]~input_o\ & ((\HD[6][10][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~18_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][11][28]~q\,
	datad => \HD[6][10][28]~q\,
	combout => \Mux227~19_combout\);

-- Location: FF_X73_Y43_N31
\HD[6][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][28]~q\);

-- Location: FF_X69_Y42_N31
\HD[6][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][28]~q\);

-- Location: LCCOMB_X69_Y42_N12
\HD[6][2][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][2][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[6][2][28]~feeder_combout\);

-- Location: FF_X69_Y42_N13
\HD[6][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][2][28]~feeder_combout\,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][28]~q\);

-- Location: LCCOMB_X69_Y42_N30
\Mux227~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~20_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][2][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][0][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][28]~q\,
	datad => \HD[6][2][28]~q\,
	combout => \Mux227~20_combout\);

-- Location: FF_X72_Y43_N27
\HD[6][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][28]~q\);

-- Location: FF_X72_Y43_N1
\HD[6][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][28]~q\);

-- Location: LCCOMB_X72_Y43_N26
\Mux227~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~21_combout\ = (\sector[0]~input_o\ & ((\Mux227~20_combout\ & (\HD[6][3][28]~q\)) # (!\Mux227~20_combout\ & ((\HD[6][1][28]~q\))))) # (!\sector[0]~input_o\ & (\Mux227~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux227~20_combout\,
	datac => \HD[6][3][28]~q\,
	datad => \HD[6][1][28]~q\,
	combout => \Mux227~21_combout\);

-- Location: FF_X73_Y43_N29
\HD[6][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][28]~q\);

-- Location: LCCOMB_X73_Y43_N28
\Mux227~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~22_combout\ = (\Mux240~1_combout\ & (((\HD[6][12][28]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux227~21_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~21_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][28]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux227~22_combout\);

-- Location: LCCOMB_X73_Y43_N30
\Mux227~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~23_combout\ = (\Mux240~2_combout\ & ((\Mux227~22_combout\ & ((\HD[6][13][28]~q\))) # (!\Mux227~22_combout\ & (\Mux227~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux227~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux227~19_combout\,
	datac => \HD[6][13][28]~q\,
	datad => \Mux227~22_combout\,
	combout => \Mux227~23_combout\);

-- Location: FF_X69_Y32_N11
\HD[0][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][28]~q\);

-- Location: FF_X69_Y32_N13
\HD[0][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][28]~q\);

-- Location: FF_X68_Y32_N23
\HD[0][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][28]~q\);

-- Location: FF_X68_Y32_N29
\HD[0][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][28]~q\);

-- Location: LCCOMB_X68_Y32_N22
\Mux227~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][28]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][28]~q\,
	datad => \HD[0][9][28]~q\,
	combout => \Mux227~32_combout\);

-- Location: LCCOMB_X69_Y32_N12
\Mux227~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~33_combout\ = (\sector[1]~input_o\ & ((\Mux227~32_combout\ & ((\HD[0][11][28]~q\))) # (!\Mux227~32_combout\ & (\HD[0][10][28]~q\)))) # (!\sector[1]~input_o\ & (((\Mux227~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][10][28]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][11][28]~q\,
	datad => \Mux227~32_combout\,
	combout => \Mux227~33_combout\);

-- Location: FF_X70_Y30_N15
\HD[0][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][28]~q\);

-- Location: LCCOMB_X77_Y33_N12
\HD~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~85_combout\ = ((\data_write[28]~input_o\) # (!\HD~0_combout\)) # (!\Decoder1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~10_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[28]~input_o\,
	combout => \HD~85_combout\);

-- Location: FF_X77_Y33_N13
\HD[0][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][28]~q\);

-- Location: FF_X77_Y33_N21
\HD[0][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][28]~q\);

-- Location: LCCOMB_X77_Y33_N30
\HD~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~86_combout\ = ((\data_write[28]~input_o\) # (!\HD~0_combout\)) # (!\Decoder1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[28]~input_o\,
	combout => \HD~86_combout\);

-- Location: FF_X77_Y33_N31
\HD[0][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][28]~q\);

-- Location: LCCOMB_X77_Y33_N16
\HD~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~87_combout\ = (\Decoder1~11_combout\ & (\HD~0_combout\ & \data_write[28]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder1~11_combout\,
	datac => \HD~0_combout\,
	datad => \data_write[28]~input_o\,
	combout => \HD~87_combout\);

-- Location: FF_X77_Y33_N17
\HD[0][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][28]~q\);

-- Location: LCCOMB_X77_Y33_N18
\Mux227~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~34_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][2][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & ((\HD[0][0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][2][28]~q\,
	datad => \HD[0][0][28]~q\,
	combout => \Mux227~34_combout\);

-- Location: LCCOMB_X77_Y33_N20
\Mux227~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~35_combout\ = (\sector[0]~input_o\ & ((\Mux227~34_combout\ & ((\HD[0][3][28]~q\))) # (!\Mux227~34_combout\ & (\HD[0][1][28]~q\)))) # (!\sector[0]~input_o\ & (((\Mux227~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][1][28]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][3][28]~q\,
	datad => \Mux227~34_combout\,
	combout => \Mux227~35_combout\);

-- Location: FF_X70_Y30_N29
\HD[0][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][28]~q\);

-- Location: LCCOMB_X70_Y30_N28
\Mux227~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~36_combout\ = (\Mux240~1_combout\ & (((\HD[0][12][28]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux227~35_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][28]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux227~36_combout\);

-- Location: LCCOMB_X70_Y30_N14
\Mux227~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~37_combout\ = (\Mux240~2_combout\ & ((\Mux227~36_combout\ & ((\HD[0][13][28]~q\))) # (!\Mux227~36_combout\ & (\Mux227~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux227~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux227~33_combout\,
	datac => \HD[0][13][28]~q\,
	datad => \Mux227~36_combout\,
	combout => \Mux227~37_combout\);

-- Location: FF_X75_Y36_N21
\HD[0][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][28]~q\);

-- Location: FF_X75_Y36_N3
\HD[0][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][28]~q\);

-- Location: LCCOMB_X75_Y36_N20
\Mux227~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][28]~q\,
	datad => \HD[0][6][28]~q\,
	combout => \Mux227~30_combout\);

-- Location: FF_X75_Y35_N29
\HD[0][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][28]~q\);

-- Location: FF_X75_Y35_N3
\HD[0][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][28]~q\);

-- Location: LCCOMB_X75_Y35_N28
\Mux227~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~31_combout\ = (\Mux227~30_combout\ & (((\HD[0][7][28]~q\)) # (!\sector[0]~input_o\))) # (!\Mux227~30_combout\ & (\sector[0]~input_o\ & ((\HD[0][5][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~30_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][7][28]~q\,
	datad => \HD[0][5][28]~q\,
	combout => \Mux227~31_combout\);

-- Location: LCCOMB_X72_Y38_N0
\Mux227~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & ((\Mux227~31_combout\))) # (!\Mux240~0_combout\ & (\Mux227~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux227~37_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux227~31_combout\,
	combout => \Mux227~38_combout\);

-- Location: FF_X75_Y39_N23
\HD[1][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][28]~q\);

-- Location: FF_X77_Y37_N27
\HD[1][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][28]~q\);

-- Location: FF_X77_Y37_N17
\HD[1][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][28]~q\);

-- Location: LCCOMB_X77_Y37_N26
\Mux227~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][28]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][28]~q\,
	datad => \HD[1][5][28]~q\,
	combout => \Mux227~39_combout\);

-- Location: FF_X75_Y39_N25
\HD[1][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][28]~q\);

-- Location: LCCOMB_X75_Y39_N24
\Mux227~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~40_combout\ = (\Mux227~39_combout\ & (((\HD[1][7][28]~q\) # (!\sector[1]~input_o\)))) # (!\Mux227~39_combout\ & (\HD[1][6][28]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][6][28]~q\,
	datab => \Mux227~39_combout\,
	datac => \HD[1][7][28]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux227~40_combout\);

-- Location: FF_X79_Y36_N13
\HD[1][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][28]~q\);

-- Location: LCCOMB_X79_Y36_N10
\HD[1][1][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][1][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[1][1][28]~feeder_combout\);

-- Location: FF_X79_Y36_N11
\HD[1][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][1][28]~feeder_combout\,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][28]~q\);

-- Location: LCCOMB_X79_Y36_N12
\Mux227~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][1][28]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][0][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][0][28]~q\,
	datad => \HD[1][1][28]~q\,
	combout => \Mux227~26_combout\);

-- Location: FF_X77_Y35_N3
\HD[1][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][28]~q\);

-- Location: FF_X77_Y35_N1
\HD[1][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][28]~q\);

-- Location: LCCOMB_X77_Y35_N2
\Mux227~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~27_combout\ = (\Mux227~26_combout\ & (((\HD[1][3][28]~q\)) # (!\sector[1]~input_o\))) # (!\Mux227~26_combout\ & (\sector[1]~input_o\ & ((\HD[1][2][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~26_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][3][28]~q\,
	datad => \HD[1][2][28]~q\,
	combout => \Mux227~27_combout\);

-- Location: FF_X81_Y35_N29
\HD[1][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][28]~q\);

-- Location: FF_X81_Y35_N23
\HD[1][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][28]~q\);

-- Location: FF_X82_Y35_N17
\HD[1][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][28]~q\);

-- Location: FF_X82_Y35_N31
\HD[1][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][28]~q\);

-- Location: LCCOMB_X82_Y35_N16
\Mux227~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][28]~q\,
	datad => \HD[1][10][28]~q\,
	combout => \Mux227~24_combout\);

-- Location: LCCOMB_X81_Y35_N22
\Mux227~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~25_combout\ = (\sector[0]~input_o\ & ((\Mux227~24_combout\ & ((\HD[1][11][28]~q\))) # (!\Mux227~24_combout\ & (\HD[1][9][28]~q\)))) # (!\sector[0]~input_o\ & (((\Mux227~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][9][28]~q\,
	datac => \HD[1][11][28]~q\,
	datad => \Mux227~24_combout\,
	combout => \Mux227~25_combout\);

-- Location: LCCOMB_X72_Y35_N14
\Mux227~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~28_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux227~25_combout\)))) # (!\Mux240~2_combout\ & (\Mux227~27_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~27_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux227~25_combout\,
	combout => \Mux227~28_combout\);

-- Location: FF_X73_Y37_N31
\HD[1][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][28]~q\);

-- Location: FF_X73_Y37_N29
\HD[1][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][28]~q\);

-- Location: LCCOMB_X73_Y37_N30
\Mux227~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~29_combout\ = (\Mux227~28_combout\ & (((\HD[1][13][28]~q\)) # (!\Mux240~1_combout\))) # (!\Mux227~28_combout\ & (\Mux240~1_combout\ & ((\HD[1][12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~28_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][28]~q\,
	datad => \HD[1][12][28]~q\,
	combout => \Mux227~29_combout\);

-- Location: LCCOMB_X72_Y38_N2
\Mux227~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~41_combout\ = (\track[0]~input_o\ & ((\Mux227~38_combout\ & (\Mux227~40_combout\)) # (!\Mux227~38_combout\ & ((\Mux227~29_combout\))))) # (!\track[0]~input_o\ & (\Mux227~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux227~38_combout\,
	datac => \Mux227~40_combout\,
	datad => \Mux227~29_combout\,
	combout => \Mux227~41_combout\);

-- Location: LCCOMB_X72_Y38_N20
\Mux227~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~42_combout\ = (\Mux240~3_combout\ & (((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & ((\Mux240~4_combout\ & (\Mux227~23_combout\)) # (!\Mux240~4_combout\ & ((\Mux227~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~23_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux240~4_combout\,
	datad => \Mux227~41_combout\,
	combout => \Mux227~42_combout\);

-- Location: FF_X73_Y42_N21
\HD[5][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][28]~q\);

-- Location: FF_X73_Y42_N23
\HD[5][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][28]~q\);

-- Location: LCCOMB_X73_Y42_N22
\Mux227~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][28]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][28]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][28]~q\,
	datac => \HD[5][4][28]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux227~15_combout\);

-- Location: FF_X70_Y42_N3
\HD[5][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][28]~q\);

-- Location: FF_X70_Y42_N25
\HD[5][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][28]~q\);

-- Location: LCCOMB_X70_Y42_N2
\Mux227~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~16_combout\ = (\sector[1]~input_o\ & ((\Mux227~15_combout\ & (\HD[5][7][28]~q\)) # (!\Mux227~15_combout\ & ((\HD[5][6][28]~q\))))) # (!\sector[1]~input_o\ & (\Mux227~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux227~15_combout\,
	datac => \HD[5][7][28]~q\,
	datad => \HD[5][6][28]~q\,
	combout => \Mux227~16_combout\);

-- Location: FF_X59_Y38_N5
\HD[5][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][28]~q\);

-- Location: FF_X59_Y38_N23
\HD[5][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][28]~q\);

-- Location: LCCOMB_X59_Y38_N22
\Mux227~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~2_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[5][10][28]~q\)) # (!\sector[1]~input_o\ & ((\HD[5][8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][10][28]~q\,
	datac => \HD[5][8][28]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux227~2_combout\);

-- Location: FF_X61_Y38_N5
\HD[5][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][28]~q\);

-- Location: FF_X61_Y38_N31
\HD[5][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][28]~q\);

-- Location: LCCOMB_X61_Y38_N30
\Mux227~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~3_combout\ = (\Mux227~2_combout\ & (((\HD[5][11][28]~q\) # (!\sector[0]~input_o\)))) # (!\Mux227~2_combout\ & (\HD[5][9][28]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~2_combout\,
	datab => \HD[5][9][28]~q\,
	datac => \HD[5][11][28]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux227~3_combout\);

-- Location: LCCOMB_X61_Y43_N20
\HD[5][1][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][1][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[5][1][28]~feeder_combout\);

-- Location: FF_X61_Y43_N21
\HD[5][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][1][28]~feeder_combout\,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][28]~q\);

-- Location: FF_X62_Y43_N15
\HD[5][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][28]~q\);

-- Location: LCCOMB_X62_Y43_N14
\Mux227~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~4_combout\ = (\sector[0]~input_o\ & ((\HD[5][1][28]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][0][28]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][1][28]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][28]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux227~4_combout\);

-- Location: FF_X63_Y43_N31
\HD[5][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][28]~q\);

-- Location: FF_X63_Y43_N13
\HD[5][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][28]~q\);

-- Location: LCCOMB_X63_Y43_N30
\Mux227~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~5_combout\ = (\Mux227~4_combout\ & (((\HD[5][3][28]~q\)) # (!\sector[1]~input_o\))) # (!\Mux227~4_combout\ & (\sector[1]~input_o\ & ((\HD[5][2][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~4_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][3][28]~q\,
	datad => \HD[5][2][28]~q\,
	combout => \Mux227~5_combout\);

-- Location: LCCOMB_X61_Y38_N0
\Mux227~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~6_combout\ = (\Mux240~2_combout\ & ((\Mux240~1_combout\) # ((\Mux227~3_combout\)))) # (!\Mux240~2_combout\ & (!\Mux240~1_combout\ & ((\Mux227~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux227~3_combout\,
	datad => \Mux227~5_combout\,
	combout => \Mux227~6_combout\);

-- Location: FF_X65_Y39_N7
\HD[5][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][28]~q\);

-- Location: FF_X65_Y39_N29
\HD[5][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][28]~q\);

-- Location: LCCOMB_X65_Y39_N6
\Mux227~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~7_combout\ = (\Mux240~1_combout\ & ((\Mux227~6_combout\ & (\HD[5][13][28]~q\)) # (!\Mux227~6_combout\ & ((\HD[5][12][28]~q\))))) # (!\Mux240~1_combout\ & (\Mux227~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux227~6_combout\,
	datac => \HD[5][13][28]~q\,
	datad => \HD[5][12][28]~q\,
	combout => \Mux227~7_combout\);

-- Location: FF_X81_Y40_N27
\HD[4][8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][28]~q\);

-- Location: FF_X80_Y42_N21
\HD[4][9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][28]~q\);

-- Location: LCCOMB_X81_Y40_N26
\Mux227~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][28]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][28]~q\,
	datad => \HD[4][9][28]~q\,
	combout => \Mux227~8_combout\);

-- Location: FF_X80_Y42_N15
\HD[4][11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][28]~q\);

-- Location: LCCOMB_X81_Y42_N4
\HD[4][10][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][10][28]~feeder_combout\ = \data_write[28]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[28]~input_o\,
	combout => \HD[4][10][28]~feeder_combout\);

-- Location: FF_X81_Y42_N5
\HD[4][10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][10][28]~feeder_combout\,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][28]~q\);

-- Location: LCCOMB_X80_Y42_N14
\Mux227~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~9_combout\ = (\Mux227~8_combout\ & (((\HD[4][11][28]~q\)) # (!\sector[1]~input_o\))) # (!\Mux227~8_combout\ & (\sector[1]~input_o\ & ((\HD[4][10][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~8_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][11][28]~q\,
	datad => \HD[4][10][28]~q\,
	combout => \Mux227~9_combout\);

-- Location: FF_X76_Y42_N7
\HD[4][13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][28]~q\);

-- Location: FF_X76_Y42_N29
\HD[4][12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][28]~q\);

-- Location: FF_X77_Y43_N13
\HD[4][1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][28]~q\);

-- Location: FF_X77_Y44_N27
\HD[4][0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][28]~q\);

-- Location: FF_X77_Y44_N25
\HD[4][2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][28]~q\);

-- Location: LCCOMB_X77_Y44_N26
\Mux227~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][28]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][28]~q\,
	datad => \HD[4][2][28]~q\,
	combout => \Mux227~10_combout\);

-- Location: FF_X77_Y42_N27
\HD[4][3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][28]~q\);

-- Location: LCCOMB_X77_Y42_N26
\Mux227~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~11_combout\ = (\Mux227~10_combout\ & (((\HD[4][3][28]~q\) # (!\sector[0]~input_o\)))) # (!\Mux227~10_combout\ & (\HD[4][1][28]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][28]~q\,
	datab => \Mux227~10_combout\,
	datac => \HD[4][3][28]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux227~11_combout\);

-- Location: LCCOMB_X76_Y42_N28
\Mux227~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][28]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux227~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][28]~q\,
	datad => \Mux227~11_combout\,
	combout => \Mux227~12_combout\);

-- Location: LCCOMB_X76_Y42_N6
\Mux227~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~13_combout\ = (\Mux240~2_combout\ & ((\Mux227~12_combout\ & ((\HD[4][13][28]~q\))) # (!\Mux227~12_combout\ & (\Mux227~9_combout\)))) # (!\Mux240~2_combout\ & (((\Mux227~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~9_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][28]~q\,
	datad => \Mux227~12_combout\,
	combout => \Mux227~13_combout\);

-- Location: LCCOMB_X72_Y38_N4
\Mux227~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~14_combout\ = (\track[0]~input_o\ & ((\Mux227~7_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux227~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux227~7_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux227~13_combout\,
	combout => \Mux227~14_combout\);

-- Location: FF_X81_Y38_N25
\HD[4][4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][28]~q\);

-- Location: FF_X81_Y38_N7
\HD[4][6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][28]~q\);

-- Location: LCCOMB_X81_Y38_N24
\Mux227~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][28]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][28]~q\,
	datad => \HD[4][6][28]~q\,
	combout => \Mux227~0_combout\);

-- Location: FF_X72_Y38_N11
\HD[4][7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][28]~q\);

-- Location: FF_X72_Y38_N25
\HD[4][5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[28]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][28]~q\);

-- Location: LCCOMB_X72_Y38_N10
\Mux227~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~1_combout\ = (\Mux227~0_combout\ & (((\HD[4][7][28]~q\)) # (!\sector[0]~input_o\))) # (!\Mux227~0_combout\ & (\sector[0]~input_o\ & ((\HD[4][5][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][7][28]~q\,
	datad => \HD[4][5][28]~q\,
	combout => \Mux227~1_combout\);

-- Location: LCCOMB_X72_Y38_N6
\Mux227~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~17_combout\ = (\Mux240~0_combout\ & ((\Mux227~14_combout\ & (\Mux227~16_combout\)) # (!\Mux227~14_combout\ & ((\Mux227~1_combout\))))) # (!\Mux240~0_combout\ & (((\Mux227~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux227~16_combout\,
	datac => \Mux227~14_combout\,
	datad => \Mux227~1_combout\,
	combout => \Mux227~17_combout\);

-- Location: LCCOMB_X72_Y38_N14
\Mux227~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~45_combout\ = (\Mux240~3_combout\ & ((\Mux227~42_combout\ & (\Mux227~44_combout\)) # (!\Mux227~42_combout\ & ((\Mux227~17_combout\))))) # (!\Mux240~3_combout\ & (((\Mux227~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux227~44_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux227~42_combout\,
	datad => \Mux227~17_combout\,
	combout => \Mux227~45_combout\);

-- Location: LCCOMB_X73_Y38_N2
\Mux227~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux227~64_combout\ = (\track[2]~input_o\ & (((\Mux227~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux227~63_combout\)) # (!\track[1]~input_o\ & ((\Mux227~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \Mux227~63_combout\,
	datad => \Mux227~45_combout\,
	combout => \Mux227~64_combout\);

-- Location: IOIBUF_X79_Y73_N8
\data_write[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(29),
	o => \data_write[29]~input_o\);

-- Location: FF_X62_Y43_N27
\HD[5][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][29]~q\);

-- Location: FF_X62_Y43_N1
\HD[5][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][29]~q\);

-- Location: LCCOMB_X62_Y43_N26
\Mux226~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~8_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][2][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][29]~q\,
	datad => \HD[5][2][29]~q\,
	combout => \Mux226~8_combout\);

-- Location: FF_X65_Y42_N19
\HD[5][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][29]~q\);

-- Location: FF_X65_Y42_N1
\HD[5][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][29]~q\);

-- Location: LCCOMB_X65_Y42_N18
\Mux226~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~9_combout\ = (\Mux226~8_combout\ & (((\HD[5][3][29]~q\)) # (!\sector[0]~input_o\))) # (!\Mux226~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][29]~q\,
	datad => \HD[5][1][29]~q\,
	combout => \Mux226~9_combout\);

-- Location: FF_X67_Y40_N31
\HD[5][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][29]~q\);

-- Location: LCCOMB_X67_Y40_N30
\Mux226~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~10_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & ((\HD[5][12][29]~q\))) # (!\Mux240~1_combout\ & (\Mux226~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux226~9_combout\,
	datac => \HD[5][12][29]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux226~10_combout\);

-- Location: FF_X59_Y38_N19
\HD[5][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][29]~q\);

-- Location: LCCOMB_X61_Y38_N2
\HD[5][9][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[5][9][29]~feeder_combout\);

-- Location: FF_X61_Y38_N3
\HD[5][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][29]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][29]~q\);

-- Location: LCCOMB_X59_Y38_N18
\Mux226~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~6_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][9][29]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][29]~q\,
	datad => \HD[5][9][29]~q\,
	combout => \Mux226~6_combout\);

-- Location: FF_X66_Y38_N23
\HD[5][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][29]~q\);

-- Location: LCCOMB_X59_Y38_N8
\HD[5][10][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][10][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[5][10][29]~feeder_combout\);

-- Location: FF_X59_Y38_N9
\HD[5][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][10][29]~feeder_combout\,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][29]~q\);

-- Location: LCCOMB_X66_Y38_N22
\Mux226~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~7_combout\ = (\sector[1]~input_o\ & ((\Mux226~6_combout\ & (\HD[5][11][29]~q\)) # (!\Mux226~6_combout\ & ((\HD[5][10][29]~q\))))) # (!\sector[1]~input_o\ & (\Mux226~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux226~6_combout\,
	datac => \HD[5][11][29]~q\,
	datad => \HD[5][10][29]~q\,
	combout => \Mux226~7_combout\);

-- Location: FF_X67_Y40_N17
\HD[5][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][29]~q\);

-- Location: LCCOMB_X67_Y40_N16
\Mux226~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~11_combout\ = (\Mux226~10_combout\ & (((\HD[5][13][29]~q\) # (!\Mux240~2_combout\)))) # (!\Mux226~10_combout\ & (\Mux226~7_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~10_combout\,
	datab => \Mux226~7_combout\,
	datac => \HD[5][13][29]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux226~11_combout\);

-- Location: FF_X72_Y39_N31
\HD[4][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][29]~q\);

-- Location: FF_X80_Y41_N1
\HD[4][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][29]~q\);

-- Location: FF_X80_Y41_N27
\HD[4][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][29]~q\);

-- Location: FF_X81_Y40_N15
\HD[4][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][29]~q\);

-- Location: FF_X81_Y40_N29
\HD[4][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][29]~q\);

-- Location: LCCOMB_X81_Y40_N14
\Mux226~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][29]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][29]~q\,
	datad => \HD[4][10][29]~q\,
	combout => \Mux226~14_combout\);

-- Location: LCCOMB_X80_Y41_N26
\Mux226~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~15_combout\ = (\sector[0]~input_o\ & ((\Mux226~14_combout\ & ((\HD[4][11][29]~q\))) # (!\Mux226~14_combout\ & (\HD[4][9][29]~q\)))) # (!\sector[0]~input_o\ & (((\Mux226~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][9][29]~q\,
	datac => \HD[4][11][29]~q\,
	datad => \Mux226~14_combout\,
	combout => \Mux226~15_combout\);

-- Location: FF_X77_Y41_N27
\HD[4][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][29]~q\);

-- Location: FF_X77_Y41_N29
\HD[4][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][29]~q\);

-- Location: LCCOMB_X74_Y39_N18
\HD[4][1][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][1][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[4][1][29]~feeder_combout\);

-- Location: FF_X74_Y39_N19
\HD[4][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][1][29]~feeder_combout\,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][29]~q\);

-- Location: FF_X74_Y39_N21
\HD[4][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][29]~q\);

-- Location: LCCOMB_X74_Y39_N20
\Mux226~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~16_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[4][1][29]~q\)) # (!\sector[0]~input_o\ & ((\HD[4][0][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][1][29]~q\,
	datac => \HD[4][0][29]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux226~16_combout\);

-- Location: LCCOMB_X77_Y41_N28
\Mux226~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~17_combout\ = (\sector[1]~input_o\ & ((\Mux226~16_combout\ & ((\HD[4][3][29]~q\))) # (!\Mux226~16_combout\ & (\HD[4][2][29]~q\)))) # (!\sector[1]~input_o\ & (((\Mux226~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][2][29]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][3][29]~q\,
	datad => \Mux226~16_combout\,
	combout => \Mux226~17_combout\);

-- Location: LCCOMB_X77_Y41_N14
\Mux226~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~18_combout\ = (\Mux240~2_combout\ & ((\Mux226~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((!\Mux240~1_combout\ & \Mux226~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~15_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux226~17_combout\,
	combout => \Mux226~18_combout\);

-- Location: FF_X72_Y39_N1
\HD[4][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][29]~q\);

-- Location: LCCOMB_X72_Y39_N0
\Mux226~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~19_combout\ = (\Mux226~18_combout\ & (((\HD[4][13][29]~q\) # (!\Mux240~1_combout\)))) # (!\Mux226~18_combout\ & (\HD[4][12][29]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][12][29]~q\,
	datab => \Mux226~18_combout\,
	datac => \HD[4][13][29]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux226~19_combout\);

-- Location: FF_X77_Y39_N29
\HD[4][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][29]~q\);

-- Location: LCCOMB_X77_Y39_N18
\HD[4][5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[4][5][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[4][5][29]~feeder_combout\);

-- Location: FF_X77_Y39_N19
\HD[4][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[4][5][29]~feeder_combout\,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][29]~q\);

-- Location: LCCOMB_X77_Y39_N28
\Mux226~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~12_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[4][5][29]~q\))) # (!\sector[0]~input_o\ & (\HD[4][4][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][29]~q\,
	datad => \HD[4][5][29]~q\,
	combout => \Mux226~12_combout\);

-- Location: FF_X75_Y38_N3
\HD[4][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][29]~q\);

-- Location: FF_X75_Y38_N17
\HD[4][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][29]~q\);

-- Location: LCCOMB_X75_Y38_N2
\Mux226~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~13_combout\ = (\Mux226~12_combout\ & (((\HD[4][7][29]~q\)) # (!\sector[1]~input_o\))) # (!\Mux226~12_combout\ & (\sector[1]~input_o\ & ((\HD[4][6][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~12_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][7][29]~q\,
	datad => \HD[4][6][29]~q\,
	combout => \Mux226~13_combout\);

-- Location: LCCOMB_X69_Y40_N22
\Mux226~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~20_combout\ = (\Mux240~0_combout\ & ((\track[0]~input_o\) # ((\Mux226~13_combout\)))) # (!\Mux240~0_combout\ & (!\track[0]~input_o\ & (\Mux226~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux226~19_combout\,
	datad => \Mux226~13_combout\,
	combout => \Mux226~20_combout\);

-- Location: LCCOMB_X69_Y41_N26
\HD[5][5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][5][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[5][5][29]~feeder_combout\);

-- Location: FF_X69_Y41_N27
\HD[5][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][5][29]~feeder_combout\,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][29]~q\);

-- Location: FF_X69_Y41_N29
\HD[5][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][29]~q\);

-- Location: FF_X70_Y41_N7
\HD[5][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][29]~q\);

-- Location: FF_X70_Y41_N29
\HD[5][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][29]~q\);

-- Location: LCCOMB_X70_Y41_N6
\Mux226~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][29]~q\,
	datad => \HD[5][6][29]~q\,
	combout => \Mux226~21_combout\);

-- Location: LCCOMB_X69_Y41_N28
\Mux226~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~22_combout\ = (\sector[0]~input_o\ & ((\Mux226~21_combout\ & ((\HD[5][7][29]~q\))) # (!\Mux226~21_combout\ & (\HD[5][5][29]~q\)))) # (!\sector[0]~input_o\ & (((\Mux226~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[5][5][29]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][29]~q\,
	datad => \Mux226~21_combout\,
	combout => \Mux226~22_combout\);

-- Location: LCCOMB_X69_Y40_N24
\Mux226~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~23_combout\ = (\track[0]~input_o\ & ((\Mux226~20_combout\ & ((\Mux226~22_combout\))) # (!\Mux226~20_combout\ & (\Mux226~11_combout\)))) # (!\track[0]~input_o\ & (((\Mux226~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~11_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux226~20_combout\,
	datad => \Mux226~22_combout\,
	combout => \Mux226~23_combout\);

-- Location: FF_X73_Y36_N13
\HD[0][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][29]~q\);

-- Location: FF_X73_Y36_N23
\HD[0][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][29]~q\);

-- Location: FF_X76_Y32_N27
\HD[0][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][29]~q\);

-- Location: FF_X76_Y32_N29
\HD[0][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][29]~q\);

-- Location: LCCOMB_X76_Y32_N28
\Mux226~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~24_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][5][29]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][29]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][29]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux226~24_combout\);

-- Location: LCCOMB_X73_Y36_N22
\Mux226~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~25_combout\ = (\sector[1]~input_o\ & ((\Mux226~24_combout\ & ((\HD[0][7][29]~q\))) # (!\Mux226~24_combout\ & (\HD[0][6][29]~q\)))) # (!\sector[1]~input_o\ & (((\Mux226~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][6][29]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][7][29]~q\,
	datad => \Mux226~24_combout\,
	combout => \Mux226~25_combout\);

-- Location: FF_X74_Y37_N27
\HD[1][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][29]~q\);

-- Location: FF_X74_Y37_N21
\HD[1][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][29]~q\);

-- Location: FF_X75_Y37_N5
\HD[1][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][29]~q\);

-- Location: FF_X75_Y37_N23
\HD[1][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][29]~q\);

-- Location: LCCOMB_X75_Y37_N22
\Mux226~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~39_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][6][29]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][6][29]~q\,
	datac => \HD[1][4][29]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux226~39_combout\);

-- Location: LCCOMB_X74_Y37_N20
\Mux226~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~40_combout\ = (\sector[0]~input_o\ & ((\Mux226~39_combout\ & ((\HD[1][7][29]~q\))) # (!\Mux226~39_combout\ & (\HD[1][5][29]~q\)))) # (!\sector[0]~input_o\ & (((\Mux226~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][5][29]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][7][29]~q\,
	datad => \Mux226~39_combout\,
	combout => \Mux226~40_combout\);

-- Location: FF_X79_Y34_N1
\HD[1][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][29]~q\);

-- Location: FF_X79_Y34_N3
\HD[1][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][29]~q\);

-- Location: FF_X74_Y34_N15
\HD[1][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][29]~q\);

-- Location: FF_X74_Y34_N29
\HD[1][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][29]~q\);

-- Location: LCCOMB_X74_Y34_N14
\Mux226~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~26_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][9][29]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][8][29]~q\,
	datad => \HD[1][9][29]~q\,
	combout => \Mux226~26_combout\);

-- Location: LCCOMB_X79_Y34_N2
\Mux226~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~27_combout\ = (\sector[1]~input_o\ & ((\Mux226~26_combout\ & ((\HD[1][11][29]~q\))) # (!\Mux226~26_combout\ & (\HD[1][10][29]~q\)))) # (!\sector[1]~input_o\ & (((\Mux226~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[1][10][29]~q\,
	datac => \HD[1][11][29]~q\,
	datad => \Mux226~26_combout\,
	combout => \Mux226~27_combout\);

-- Location: FF_X82_Y36_N13
\HD[1][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][29]~q\);

-- Location: FF_X82_Y36_N7
\HD[1][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][29]~q\);

-- Location: LCCOMB_X82_Y36_N6
\Mux226~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~28_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][2][29]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][0][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][2][29]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][29]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux226~28_combout\);

-- Location: FF_X81_Y34_N15
\HD[1][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][29]~q\);

-- Location: FF_X81_Y34_N29
\HD[1][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][29]~q\);

-- Location: LCCOMB_X81_Y34_N14
\Mux226~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~29_combout\ = (\Mux226~28_combout\ & (((\HD[1][3][29]~q\)) # (!\sector[0]~input_o\))) # (!\Mux226~28_combout\ & (\sector[0]~input_o\ & ((\HD[1][1][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~28_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][3][29]~q\,
	datad => \HD[1][1][29]~q\,
	combout => \Mux226~29_combout\);

-- Location: FF_X80_Y34_N5
\HD[1][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][29]~q\);

-- Location: LCCOMB_X80_Y34_N4
\Mux226~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~30_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][29]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux226~29_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~29_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][12][29]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux226~30_combout\);

-- Location: FF_X80_Y34_N31
\HD[1][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][29]~q\);

-- Location: LCCOMB_X80_Y34_N30
\Mux226~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~31_combout\ = (\Mux226~30_combout\ & (((\HD[1][13][29]~q\) # (!\Mux240~2_combout\)))) # (!\Mux226~30_combout\ & (\Mux226~27_combout\ & ((\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~27_combout\,
	datab => \Mux226~30_combout\,
	datac => \HD[1][13][29]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux226~31_combout\);

-- Location: FF_X68_Y32_N11
\HD[0][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][29]~q\);

-- Location: LCCOMB_X68_Y31_N2
\HD[0][10][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[0][10][29]~feeder_combout\);

-- Location: FF_X68_Y31_N3
\HD[0][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][29]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][29]~q\);

-- Location: LCCOMB_X68_Y32_N10
\Mux226~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~32_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][10][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][29]~q\,
	datad => \HD[0][10][29]~q\,
	combout => \Mux226~32_combout\);

-- Location: FF_X69_Y32_N15
\HD[0][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][29]~q\);

-- Location: LCCOMB_X68_Y32_N8
\HD[0][9][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[0][9][29]~feeder_combout\);

-- Location: FF_X68_Y32_N9
\HD[0][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][29]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][29]~q\);

-- Location: LCCOMB_X69_Y32_N14
\Mux226~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~33_combout\ = (\Mux226~32_combout\ & (((\HD[0][11][29]~q\)) # (!\sector[0]~input_o\))) # (!\Mux226~32_combout\ & (\sector[0]~input_o\ & ((\HD[0][9][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~32_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][11][29]~q\,
	datad => \HD[0][9][29]~q\,
	combout => \Mux226~33_combout\);

-- Location: LCCOMB_X72_Y30_N0
\HD~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~90_combout\ = ((\data_write[29]~input_o\) # (!\Decoder1~11_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~11_combout\,
	datac => \data_write[29]~input_o\,
	combout => \HD~90_combout\);

-- Location: FF_X72_Y30_N1
\HD[0][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][29]~q\);

-- Location: LCCOMB_X72_Y30_N6
\HD~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~89_combout\ = ((\data_write[29]~input_o\) # (!\Decoder1~10_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~10_combout\,
	datac => \data_write[29]~input_o\,
	combout => \HD~89_combout\);

-- Location: FF_X72_Y30_N7
\HD[0][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][29]~q\);

-- Location: LCCOMB_X72_Y30_N26
\Mux226~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][29]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][29]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][1][29]~q\,
	combout => \Mux226~34_combout\);

-- Location: LCCOMB_X72_Y30_N4
\HD~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~88_combout\ = ((\data_write[29]~input_o\) # (!\HD~0_combout\)) # (!\Decoder1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datab => \data_write[29]~input_o\,
	datac => \HD~0_combout\,
	combout => \HD~88_combout\);

-- Location: FF_X72_Y30_N5
\HD[0][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][29]~q\);

-- Location: FF_X72_Y30_N29
\HD[0][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][29]~q\);

-- Location: LCCOMB_X72_Y30_N28
\Mux226~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~35_combout\ = (\Mux226~34_combout\ & (((\HD[0][3][29]~q\) # (!\sector[1]~input_o\)))) # (!\Mux226~34_combout\ & (\HD[0][2][29]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~34_combout\,
	datab => \HD[0][2][29]~q\,
	datac => \HD[0][3][29]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux226~35_combout\);

-- Location: LCCOMB_X70_Y32_N10
\Mux226~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~36_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux226~33_combout\)) # (!\Mux240~2_combout\ & ((\Mux226~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~33_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux226~35_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux226~36_combout\);

-- Location: FF_X70_Y32_N5
\HD[0][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][29]~q\);

-- Location: FF_X70_Y32_N25
\HD[0][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][29]~q\);

-- Location: LCCOMB_X70_Y32_N4
\Mux226~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~37_combout\ = (\Mux226~36_combout\ & (((\HD[0][13][29]~q\)) # (!\Mux240~1_combout\))) # (!\Mux226~36_combout\ & (\Mux240~1_combout\ & ((\HD[0][12][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~36_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][13][29]~q\,
	datad => \HD[0][12][29]~q\,
	combout => \Mux226~37_combout\);

-- Location: LCCOMB_X69_Y40_N2
\Mux226~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~38_combout\ = (\Mux240~0_combout\ & (\track[0]~input_o\)) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux226~31_combout\)) # (!\track[0]~input_o\ & ((\Mux226~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux226~31_combout\,
	datad => \Mux226~37_combout\,
	combout => \Mux226~38_combout\);

-- Location: LCCOMB_X69_Y40_N28
\Mux226~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~41_combout\ = (\Mux240~0_combout\ & ((\Mux226~38_combout\ & ((\Mux226~40_combout\))) # (!\Mux226~38_combout\ & (\Mux226~25_combout\)))) # (!\Mux240~0_combout\ & (((\Mux226~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux226~25_combout\,
	datac => \Mux226~40_combout\,
	datad => \Mux226~38_combout\,
	combout => \Mux226~41_combout\);

-- Location: LCCOMB_X69_Y40_N30
\Mux226~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~42_combout\ = (\Mux240~3_combout\ & ((\Mux226~23_combout\) # ((\Mux240~4_combout\)))) # (!\Mux240~3_combout\ & (((\Mux226~41_combout\ & !\Mux240~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~23_combout\,
	datab => \Mux226~41_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux240~4_combout\,
	combout => \Mux226~42_combout\);

-- Location: FF_X66_Y41_N3
\HD[6][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][29]~q\);

-- Location: FF_X66_Y41_N21
\HD[6][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][29]~q\);

-- Location: LCCOMB_X62_Y41_N4
\HD[6][5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][5][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[6][5][29]~feeder_combout\);

-- Location: FF_X62_Y41_N5
\HD[6][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][5][29]~feeder_combout\,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][29]~q\);

-- Location: FF_X62_Y41_N7
\HD[6][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][29]~q\);

-- Location: LCCOMB_X62_Y41_N6
\Mux226~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~43_combout\ = (\sector[0]~input_o\ & ((\HD[6][5][29]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][4][29]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][5][29]~q\,
	datac => \HD[6][4][29]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux226~43_combout\);

-- Location: LCCOMB_X66_Y41_N20
\Mux226~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~44_combout\ = (\sector[1]~input_o\ & ((\Mux226~43_combout\ & ((\HD[6][7][29]~q\))) # (!\Mux226~43_combout\ & (\HD[6][6][29]~q\)))) # (!\sector[1]~input_o\ & (((\Mux226~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][29]~q\,
	datac => \HD[6][7][29]~q\,
	datad => \Mux226~43_combout\,
	combout => \Mux226~44_combout\);

-- Location: FF_X72_Y42_N23
\HD[6][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][29]~q\);

-- Location: FF_X69_Y40_N13
\HD[6][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][29]~q\);

-- Location: FF_X69_Y45_N9
\HD[6][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][29]~q\);

-- Location: FF_X69_Y45_N19
\HD[6][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][29]~q\);

-- Location: LCCOMB_X68_Y45_N8
\HD[6][1][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[6][1][29]~feeder_combout\);

-- Location: FF_X68_Y45_N9
\HD[6][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][29]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][29]~q\);

-- Location: FF_X68_Y45_N11
\HD[6][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][29]~q\);

-- Location: LCCOMB_X68_Y45_N10
\Mux226~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][29]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][29]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[6][1][29]~q\,
	datac => \HD[6][0][29]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux226~2_combout\);

-- Location: LCCOMB_X69_Y45_N18
\Mux226~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~3_combout\ = (\sector[1]~input_o\ & ((\Mux226~2_combout\ & ((\HD[6][3][29]~q\))) # (!\Mux226~2_combout\ & (\HD[6][2][29]~q\)))) # (!\sector[1]~input_o\ & (((\Mux226~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][29]~q\,
	datac => \HD[6][3][29]~q\,
	datad => \Mux226~2_combout\,
	combout => \Mux226~3_combout\);

-- Location: FF_X70_Y44_N15
\HD[6][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][29]~q\);

-- Location: FF_X70_Y44_N13
\HD[6][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][29]~q\);

-- Location: LCCOMB_X70_Y44_N14
\Mux226~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[6][10][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[6][8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][8][29]~q\,
	datad => \HD[6][10][29]~q\,
	combout => \Mux226~0_combout\);

-- Location: FF_X72_Y44_N27
\HD[6][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][29]~q\);

-- Location: FF_X72_Y44_N17
\HD[6][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][29]~q\);

-- Location: LCCOMB_X72_Y44_N26
\Mux226~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~1_combout\ = (\Mux226~0_combout\ & (((\HD[6][11][29]~q\)) # (!\sector[0]~input_o\))) # (!\Mux226~0_combout\ & (\sector[0]~input_o\ & ((\HD[6][9][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][29]~q\,
	datad => \HD[6][9][29]~q\,
	combout => \Mux226~1_combout\);

-- Location: LCCOMB_X69_Y40_N10
\Mux226~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~4_combout\ = (\Mux240~1_combout\ & (\Mux240~2_combout\)) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux226~1_combout\))) # (!\Mux240~2_combout\ & (\Mux226~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux226~3_combout\,
	datad => \Mux226~1_combout\,
	combout => \Mux226~4_combout\);

-- Location: LCCOMB_X69_Y40_N12
\Mux226~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~5_combout\ = (\Mux240~1_combout\ & ((\Mux226~4_combout\ & ((\HD[6][13][29]~q\))) # (!\Mux226~4_combout\ & (\HD[6][12][29]~q\)))) # (!\Mux240~1_combout\ & (((\Mux226~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][29]~q\,
	datac => \HD[6][13][29]~q\,
	datad => \Mux226~4_combout\,
	combout => \Mux226~5_combout\);

-- Location: LCCOMB_X69_Y40_N0
\Mux226~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~45_combout\ = (\Mux226~42_combout\ & (((\Mux226~44_combout\)) # (!\Mux240~4_combout\))) # (!\Mux226~42_combout\ & (\Mux240~4_combout\ & ((\Mux226~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~42_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux226~44_combout\,
	datad => \Mux226~5_combout\,
	combout => \Mux226~45_combout\);

-- Location: FF_X66_Y33_N15
\HD[3][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][29]~q\);

-- Location: FF_X66_Y33_N29
\HD[3][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][29]~q\);

-- Location: LCCOMB_X66_Y33_N14
\Mux226~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][29]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][29]~q\,
	datad => \HD[3][5][29]~q\,
	combout => \Mux226~61_combout\);

-- Location: LCCOMB_X63_Y34_N14
\HD[3][6][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][6][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[3][6][29]~feeder_combout\);

-- Location: FF_X63_Y34_N15
\HD[3][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][6][29]~feeder_combout\,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][29]~q\);

-- Location: FF_X63_Y34_N9
\HD[3][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][29]~q\);

-- Location: LCCOMB_X63_Y34_N8
\Mux226~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~62_combout\ = (\Mux226~61_combout\ & (((\HD[3][7][29]~q\) # (!\sector[1]~input_o\)))) # (!\Mux226~61_combout\ & (\HD[3][6][29]~q\ & ((\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~61_combout\,
	datab => \HD[3][6][29]~q\,
	datac => \HD[3][7][29]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux226~62_combout\);

-- Location: FF_X67_Y34_N29
\HD[2][5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][29]~q\);

-- Location: FF_X67_Y34_N7
\HD[2][7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][29]~q\);

-- Location: FF_X68_Y34_N7
\HD[2][4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][29]~q\);

-- Location: LCCOMB_X68_Y34_N12
\HD[2][6][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][6][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[2][6][29]~feeder_combout\);

-- Location: FF_X68_Y34_N13
\HD[2][6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][6][29]~feeder_combout\,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][29]~q\);

-- Location: LCCOMB_X68_Y34_N6
\Mux226~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][29]~q\,
	datad => \HD[2][6][29]~q\,
	combout => \Mux226~46_combout\);

-- Location: LCCOMB_X67_Y34_N6
\Mux226~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~47_combout\ = (\sector[0]~input_o\ & ((\Mux226~46_combout\ & ((\HD[2][7][29]~q\))) # (!\Mux226~46_combout\ & (\HD[2][5][29]~q\)))) # (!\sector[0]~input_o\ & (((\Mux226~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][5][29]~q\,
	datac => \HD[2][7][29]~q\,
	datad => \Mux226~46_combout\,
	combout => \Mux226~47_combout\);

-- Location: FF_X67_Y35_N27
\HD[3][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][29]~q\);

-- Location: FF_X67_Y35_N23
\HD[3][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][29]~q\);

-- Location: FF_X63_Y33_N15
\HD[3][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][29]~q\);

-- Location: FF_X63_Y33_N29
\HD[3][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][29]~q\);

-- Location: LCCOMB_X63_Y33_N14
\Mux226~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~50_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][1][29]~q\))) # (!\sector[0]~input_o\ & (\HD[3][0][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][0][29]~q\,
	datad => \HD[3][1][29]~q\,
	combout => \Mux226~50_combout\);

-- Location: FF_X65_Y33_N15
\HD[3][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][29]~q\);

-- Location: FF_X65_Y33_N21
\HD[3][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][29]~q\);

-- Location: LCCOMB_X65_Y33_N14
\Mux226~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~51_combout\ = (\Mux226~50_combout\ & (((\HD[3][3][29]~q\)) # (!\sector[1]~input_o\))) # (!\Mux226~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][29]~q\,
	datad => \HD[3][2][29]~q\,
	combout => \Mux226~51_combout\);

-- Location: FF_X66_Y36_N27
\HD[3][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][29]~q\);

-- Location: LCCOMB_X66_Y36_N24
\HD[3][10][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][10][29]~feeder_combout\ = \data_write[29]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[29]~input_o\,
	combout => \HD[3][10][29]~feeder_combout\);

-- Location: FF_X66_Y36_N25
\HD[3][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][10][29]~feeder_combout\,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][29]~q\);

-- Location: LCCOMB_X66_Y36_N26
\Mux226~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][29]~q\,
	datad => \HD[3][10][29]~q\,
	combout => \Mux226~48_combout\);

-- Location: FF_X66_Y35_N1
\HD[3][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][29]~q\);

-- Location: FF_X66_Y35_N27
\HD[3][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][29]~q\);

-- Location: LCCOMB_X66_Y35_N26
\Mux226~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~49_combout\ = (\Mux226~48_combout\ & (((\HD[3][11][29]~q\) # (!\sector[0]~input_o\)))) # (!\Mux226~48_combout\ & (\HD[3][9][29]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~48_combout\,
	datab => \HD[3][9][29]~q\,
	datac => \HD[3][11][29]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux226~49_combout\);

-- Location: LCCOMB_X67_Y35_N20
\Mux226~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~52_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & ((\Mux226~49_combout\))) # (!\Mux240~2_combout\ & (\Mux226~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~51_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux226~49_combout\,
	datad => \Mux240~2_combout\,
	combout => \Mux226~52_combout\);

-- Location: LCCOMB_X67_Y35_N22
\Mux226~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~53_combout\ = (\Mux240~1_combout\ & ((\Mux226~52_combout\ & ((\HD[3][13][29]~q\))) # (!\Mux226~52_combout\ & (\HD[3][12][29]~q\)))) # (!\Mux240~1_combout\ & (((\Mux226~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][12][29]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][13][29]~q\,
	datad => \Mux226~52_combout\,
	combout => \Mux226~53_combout\);

-- Location: FF_X61_Y41_N9
\HD[2][12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][29]~q\);

-- Location: FF_X57_Y40_N21
\HD[2][1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][29]~q\);

-- Location: FF_X57_Y40_N31
\HD[2][3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][29]~q\);

-- Location: FF_X56_Y40_N23
\HD[2][0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][29]~q\);

-- Location: FF_X56_Y40_N21
\HD[2][2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][29]~q\);

-- Location: LCCOMB_X56_Y40_N22
\Mux226~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][29]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][29]~q\,
	datad => \HD[2][2][29]~q\,
	combout => \Mux226~56_combout\);

-- Location: LCCOMB_X57_Y40_N30
\Mux226~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~57_combout\ = (\sector[0]~input_o\ & ((\Mux226~56_combout\ & ((\HD[2][3][29]~q\))) # (!\Mux226~56_combout\ & (\HD[2][1][29]~q\)))) # (!\sector[0]~input_o\ & (((\Mux226~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][1][29]~q\,
	datac => \HD[2][3][29]~q\,
	datad => \Mux226~56_combout\,
	combout => \Mux226~57_combout\);

-- Location: LCCOMB_X61_Y41_N8
\Mux226~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~58_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[2][12][29]~q\)) # (!\Mux240~1_combout\ & ((\Mux226~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[2][12][29]~q\,
	datad => \Mux226~57_combout\,
	combout => \Mux226~58_combout\);

-- Location: FF_X61_Y41_N19
\HD[2][13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][29]~q\);

-- Location: FF_X60_Y39_N23
\HD[2][8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][29]~q\);

-- Location: FF_X60_Y39_N29
\HD[2][9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][29]~q\);

-- Location: LCCOMB_X60_Y39_N22
\Mux226~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~54_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][9][29]~q\))) # (!\sector[0]~input_o\ & (\HD[2][8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][29]~q\,
	datad => \HD[2][9][29]~q\,
	combout => \Mux226~54_combout\);

-- Location: FF_X60_Y41_N3
\HD[2][11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][29]~q\);

-- Location: FF_X60_Y41_N25
\HD[2][10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[29]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][29]~q\);

-- Location: LCCOMB_X60_Y41_N2
\Mux226~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~55_combout\ = (\sector[1]~input_o\ & ((\Mux226~54_combout\ & (\HD[2][11][29]~q\)) # (!\Mux226~54_combout\ & ((\HD[2][10][29]~q\))))) # (!\sector[1]~input_o\ & (\Mux226~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux226~54_combout\,
	datac => \HD[2][11][29]~q\,
	datad => \HD[2][10][29]~q\,
	combout => \Mux226~55_combout\);

-- Location: LCCOMB_X61_Y41_N18
\Mux226~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~59_combout\ = (\Mux240~2_combout\ & ((\Mux226~58_combout\ & (\HD[2][13][29]~q\)) # (!\Mux226~58_combout\ & ((\Mux226~55_combout\))))) # (!\Mux240~2_combout\ & (\Mux226~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux226~58_combout\,
	datac => \HD[2][13][29]~q\,
	datad => \Mux226~55_combout\,
	combout => \Mux226~59_combout\);

-- Location: LCCOMB_X67_Y36_N2
\Mux226~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~60_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux226~53_combout\)) # (!\track[0]~input_o\ & ((\Mux226~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \Mux226~53_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux226~59_combout\,
	combout => \Mux226~60_combout\);

-- Location: LCCOMB_X67_Y36_N12
\Mux226~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~63_combout\ = (\Mux240~0_combout\ & ((\Mux226~60_combout\ & (\Mux226~62_combout\)) # (!\Mux226~60_combout\ & ((\Mux226~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux226~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux226~62_combout\,
	datab => \Mux226~47_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux226~60_combout\,
	combout => \Mux226~63_combout\);

-- Location: LCCOMB_X67_Y36_N14
\Mux226~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux226~64_combout\ = (\track[2]~input_o\ & (\Mux226~45_combout\)) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & ((\Mux226~63_combout\))) # (!\track[1]~input_o\ & (\Mux226~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \Mux226~45_combout\,
	datac => \track[1]~input_o\,
	datad => \Mux226~63_combout\,
	combout => \Mux226~64_combout\);

-- Location: IOIBUF_X115_Y44_N8
\data_write[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(30),
	o => \data_write[30]~input_o\);

-- Location: FF_X60_Y32_N3
\HD[3][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][30]~q\);

-- Location: FF_X60_Y32_N17
\HD[3][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][30]~q\);

-- Location: LCCOMB_X60_Y32_N2
\Mux225~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~46_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][9][30]~q\))) # (!\sector[0]~input_o\ & (\HD[3][8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][30]~q\,
	datad => \HD[3][9][30]~q\,
	combout => \Mux225~46_combout\);

-- Location: FF_X61_Y34_N7
\HD[3][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][30]~q\);

-- Location: FF_X61_Y34_N13
\HD[3][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][30]~q\);

-- Location: LCCOMB_X61_Y34_N6
\Mux225~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~47_combout\ = (\Mux225~46_combout\ & (((\HD[3][11][30]~q\)) # (!\sector[1]~input_o\))) # (!\Mux225~46_combout\ & (\sector[1]~input_o\ & ((\HD[3][10][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~46_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][11][30]~q\,
	datad => \HD[3][10][30]~q\,
	combout => \Mux225~47_combout\);

-- Location: FF_X65_Y35_N15
\HD[3][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][30]~q\);

-- Location: LCCOMB_X63_Y35_N12
\HD[3][2][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][2][30]~feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD[3][2][30]~feeder_combout\);

-- Location: FF_X63_Y35_N13
\HD[3][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][2][30]~feeder_combout\,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][30]~q\);

-- Location: FF_X63_Y35_N23
\HD[3][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][30]~q\);

-- Location: LCCOMB_X63_Y35_N22
\Mux225~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~48_combout\ = (\sector[1]~input_o\ & ((\HD[3][2][30]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][0][30]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][2][30]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][0][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~48_combout\);

-- Location: FF_X62_Y35_N7
\HD[3][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][30]~q\);

-- Location: LCCOMB_X62_Y35_N12
\HD[3][1][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][1][30]~feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD[3][1][30]~feeder_combout\);

-- Location: FF_X62_Y35_N13
\HD[3][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][1][30]~feeder_combout\,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][30]~q\);

-- Location: LCCOMB_X62_Y35_N6
\Mux225~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~49_combout\ = (\sector[0]~input_o\ & ((\Mux225~48_combout\ & (\HD[3][3][30]~q\)) # (!\Mux225~48_combout\ & ((\HD[3][1][30]~q\))))) # (!\sector[0]~input_o\ & (\Mux225~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux225~48_combout\,
	datac => \HD[3][3][30]~q\,
	datad => \HD[3][1][30]~q\,
	combout => \Mux225~49_combout\);

-- Location: FF_X65_Y35_N13
\HD[3][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][30]~q\);

-- Location: LCCOMB_X65_Y35_N12
\Mux225~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~50_combout\ = (\Mux240~1_combout\ & (((\HD[3][12][30]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux225~49_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~49_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[3][12][30]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux225~50_combout\);

-- Location: LCCOMB_X65_Y35_N14
\Mux225~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~51_combout\ = (\Mux240~2_combout\ & ((\Mux225~50_combout\ & ((\HD[3][13][30]~q\))) # (!\Mux225~50_combout\ & (\Mux225~47_combout\)))) # (!\Mux240~2_combout\ & (((\Mux225~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~47_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[3][13][30]~q\,
	datad => \Mux225~50_combout\,
	combout => \Mux225~51_combout\);

-- Location: FF_X65_Y36_N11
\HD[3][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][30]~q\);

-- Location: FF_X65_Y36_N5
\HD[3][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][30]~q\);

-- Location: FF_X62_Y32_N5
\HD[3][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][30]~q\);

-- Location: FF_X62_Y32_N31
\HD[3][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][30]~q\);

-- Location: LCCOMB_X62_Y32_N30
\Mux225~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~61_combout\ = (\sector[1]~input_o\ & ((\HD[3][6][30]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[3][4][30]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[3][6][30]~q\,
	datac => \HD[3][4][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~61_combout\);

-- Location: LCCOMB_X65_Y36_N4
\Mux225~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~62_combout\ = (\sector[0]~input_o\ & ((\Mux225~61_combout\ & ((\HD[3][7][30]~q\))) # (!\Mux225~61_combout\ & (\HD[3][5][30]~q\)))) # (!\sector[0]~input_o\ & (((\Mux225~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[3][5][30]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][7][30]~q\,
	datad => \Mux225~61_combout\,
	combout => \Mux225~62_combout\);

-- Location: FF_X59_Y41_N9
\HD[2][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][30]~q\);

-- Location: FF_X59_Y41_N5
\HD[2][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][30]~q\);

-- Location: FF_X58_Y39_N23
\HD[2][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][30]~q\);

-- Location: FF_X58_Y39_N17
\HD[2][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][30]~q\);

-- Location: FF_X58_Y37_N7
\HD[2][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][30]~q\);

-- Location: LCCOMB_X58_Y37_N20
\HD[2][1][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][1][30]~feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD[2][1][30]~feeder_combout\);

-- Location: FF_X58_Y37_N21
\HD[2][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][1][30]~feeder_combout\,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][30]~q\);

-- Location: LCCOMB_X58_Y37_N6
\Mux225~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~56_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[2][1][30]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[2][0][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][0][30]~q\,
	datad => \HD[2][1][30]~q\,
	combout => \Mux225~56_combout\);

-- Location: LCCOMB_X58_Y39_N16
\Mux225~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~57_combout\ = (\sector[1]~input_o\ & ((\Mux225~56_combout\ & ((\HD[2][3][30]~q\))) # (!\Mux225~56_combout\ & (\HD[2][2][30]~q\)))) # (!\sector[1]~input_o\ & (((\Mux225~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[2][2][30]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[2][3][30]~q\,
	datad => \Mux225~56_combout\,
	combout => \Mux225~57_combout\);

-- Location: FF_X59_Y43_N21
\HD[2][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][30]~q\);

-- Location: FF_X59_Y43_N23
\HD[2][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][30]~q\);

-- Location: FF_X60_Y43_N23
\HD[2][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][30]~q\);

-- Location: LCCOMB_X60_Y43_N28
\HD[2][10][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][10][30]~feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD[2][10][30]~feeder_combout\);

-- Location: FF_X60_Y43_N29
\HD[2][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][10][30]~feeder_combout\,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][30]~q\);

-- Location: LCCOMB_X60_Y43_N22
\Mux225~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~54_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][10][30]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][8][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][8][30]~q\,
	datad => \HD[2][10][30]~q\,
	combout => \Mux225~54_combout\);

-- Location: LCCOMB_X59_Y43_N22
\Mux225~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~55_combout\ = (\sector[0]~input_o\ & ((\Mux225~54_combout\ & ((\HD[2][11][30]~q\))) # (!\Mux225~54_combout\ & (\HD[2][9][30]~q\)))) # (!\sector[0]~input_o\ & (((\Mux225~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[2][9][30]~q\,
	datac => \HD[2][11][30]~q\,
	datad => \Mux225~54_combout\,
	combout => \Mux225~55_combout\);

-- Location: LCCOMB_X59_Y41_N10
\Mux225~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~58_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux225~55_combout\)))) # (!\Mux240~2_combout\ & (\Mux225~57_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux225~57_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux225~55_combout\,
	combout => \Mux225~58_combout\);

-- Location: LCCOMB_X59_Y41_N4
\Mux225~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~59_combout\ = (\Mux240~1_combout\ & ((\Mux225~58_combout\ & ((\HD[2][13][30]~q\))) # (!\Mux225~58_combout\ & (\HD[2][12][30]~q\)))) # (!\Mux240~1_combout\ & (((\Mux225~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[2][12][30]~q\,
	datac => \HD[2][13][30]~q\,
	datad => \Mux225~58_combout\,
	combout => \Mux225~59_combout\);

-- Location: FF_X70_Y34_N31
\HD[2][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][30]~q\);

-- Location: FF_X70_Y34_N13
\HD[2][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][30]~q\);

-- Location: LCCOMB_X70_Y34_N30
\Mux225~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~52_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[2][5][30]~q\))) # (!\sector[0]~input_o\ & (\HD[2][4][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][30]~q\,
	datad => \HD[2][5][30]~q\,
	combout => \Mux225~52_combout\);

-- Location: FF_X69_Y35_N23
\HD[2][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][30]~q\);

-- Location: FF_X69_Y35_N13
\HD[2][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][30]~q\);

-- Location: LCCOMB_X69_Y35_N22
\Mux225~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~53_combout\ = (\sector[1]~input_o\ & ((\Mux225~52_combout\ & (\HD[2][7][30]~q\)) # (!\Mux225~52_combout\ & ((\HD[2][6][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~52_combout\,
	datac => \HD[2][7][30]~q\,
	datad => \HD[2][6][30]~q\,
	combout => \Mux225~53_combout\);

-- Location: LCCOMB_X69_Y36_N26
\Mux225~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~60_combout\ = (\Mux240~0_combout\ & ((\track[0]~input_o\) # ((\Mux225~53_combout\)))) # (!\Mux240~0_combout\ & (!\track[0]~input_o\ & (\Mux225~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~0_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux225~59_combout\,
	datad => \Mux225~53_combout\,
	combout => \Mux225~60_combout\);

-- Location: LCCOMB_X65_Y36_N14
\Mux225~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~63_combout\ = (\track[0]~input_o\ & ((\Mux225~60_combout\ & ((\Mux225~62_combout\))) # (!\Mux225~60_combout\ & (\Mux225~51_combout\)))) # (!\track[0]~input_o\ & (((\Mux225~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~51_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux225~62_combout\,
	datad => \Mux225~60_combout\,
	combout => \Mux225~63_combout\);

-- Location: FF_X73_Y41_N5
\HD[5][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][30]~q\);

-- Location: FF_X73_Y41_N15
\HD[5][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][30]~q\);

-- Location: LCCOMB_X73_Y41_N14
\Mux225~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~15_combout\ = (\sector[0]~input_o\ & ((\HD[5][5][30]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[5][4][30]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[5][5][30]~q\,
	datac => \HD[5][4][30]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux225~15_combout\);

-- Location: FF_X70_Y42_N15
\HD[5][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][30]~q\);

-- Location: FF_X70_Y42_N29
\HD[5][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][30]~q\);

-- Location: LCCOMB_X70_Y42_N14
\Mux225~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~16_combout\ = (\sector[1]~input_o\ & ((\Mux225~15_combout\ & (\HD[5][7][30]~q\)) # (!\Mux225~15_combout\ & ((\HD[5][6][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~15_combout\,
	datac => \HD[5][7][30]~q\,
	datad => \HD[5][6][30]~q\,
	combout => \Mux225~16_combout\);

-- Location: FF_X81_Y38_N21
\HD[4][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][30]~q\);

-- Location: FF_X81_Y38_N3
\HD[4][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][30]~q\);

-- Location: LCCOMB_X81_Y38_N20
\Mux225~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~0_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[4][6][30]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[4][4][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[4][4][30]~q\,
	datad => \HD[4][6][30]~q\,
	combout => \Mux225~0_combout\);

-- Location: FF_X79_Y38_N7
\HD[4][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][30]~q\);

-- Location: FF_X79_Y38_N13
\HD[4][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][30]~q\);

-- Location: LCCOMB_X79_Y38_N6
\Mux225~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~1_combout\ = (\sector[0]~input_o\ & ((\Mux225~0_combout\ & (\HD[4][7][30]~q\)) # (!\Mux225~0_combout\ & ((\HD[4][5][30]~q\))))) # (!\sector[0]~input_o\ & (\Mux225~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux225~0_combout\,
	datac => \HD[4][7][30]~q\,
	datad => \HD[4][5][30]~q\,
	combout => \Mux225~1_combout\);

-- Location: FF_X63_Y44_N15
\HD[5][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][30]~q\);

-- Location: FF_X63_Y44_N29
\HD[5][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][30]~q\);

-- Location: LCCOMB_X63_Y44_N14
\Mux225~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~4_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[5][1][30]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[5][0][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][0][30]~q\,
	datad => \HD[5][1][30]~q\,
	combout => \Mux225~4_combout\);

-- Location: FF_X65_Y44_N15
\HD[5][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][30]~q\);

-- Location: FF_X65_Y44_N13
\HD[5][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][30]~q\);

-- Location: LCCOMB_X65_Y44_N14
\Mux225~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~5_combout\ = (\sector[1]~input_o\ & ((\Mux225~4_combout\ & (\HD[5][3][30]~q\)) # (!\Mux225~4_combout\ & ((\HD[5][2][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~4_combout\,
	datac => \HD[5][3][30]~q\,
	datad => \HD[5][2][30]~q\,
	combout => \Mux225~5_combout\);

-- Location: FF_X59_Y38_N7
\HD[5][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][30]~q\);

-- Location: FF_X59_Y38_N21
\HD[5][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][30]~q\);

-- Location: LCCOMB_X59_Y38_N6
\Mux225~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~2_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[5][10][30]~q\))) # (!\sector[1]~input_o\ & (\HD[5][8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][8][30]~q\,
	datad => \HD[5][10][30]~q\,
	combout => \Mux225~2_combout\);

-- Location: FF_X61_Y38_N7
\HD[5][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][30]~q\);

-- Location: FF_X61_Y38_N21
\HD[5][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][30]~q\);

-- Location: LCCOMB_X61_Y38_N6
\Mux225~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~3_combout\ = (\sector[0]~input_o\ & ((\Mux225~2_combout\ & (\HD[5][11][30]~q\)) # (!\Mux225~2_combout\ & ((\HD[5][9][30]~q\))))) # (!\sector[0]~input_o\ & (\Mux225~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux225~2_combout\,
	datac => \HD[5][11][30]~q\,
	datad => \HD[5][9][30]~q\,
	combout => \Mux225~3_combout\);

-- Location: LCCOMB_X67_Y40_N20
\Mux225~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~6_combout\ = (\Mux240~2_combout\ & (((\Mux225~3_combout\) # (\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux225~5_combout\ & ((!\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux225~5_combout\,
	datac => \Mux225~3_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux225~6_combout\);

-- Location: FF_X67_Y40_N23
\HD[5][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][30]~q\);

-- Location: FF_X67_Y40_N11
\HD[5][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][30]~q\);

-- Location: LCCOMB_X67_Y40_N22
\Mux225~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~7_combout\ = (\Mux240~1_combout\ & ((\Mux225~6_combout\ & (\HD[5][13][30]~q\)) # (!\Mux225~6_combout\ & ((\HD[5][12][30]~q\))))) # (!\Mux240~1_combout\ & (\Mux225~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux225~6_combout\,
	datac => \HD[5][13][30]~q\,
	datad => \HD[5][12][30]~q\,
	combout => \Mux225~7_combout\);

-- Location: FF_X79_Y40_N31
\HD[4][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][30]~q\);

-- Location: FF_X79_Y40_N29
\HD[4][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][30]~q\);

-- Location: LCCOMB_X79_Y40_N30
\Mux225~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~8_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][9][30]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][8][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][30]~q\,
	datad => \HD[4][9][30]~q\,
	combout => \Mux225~8_combout\);

-- Location: FF_X80_Y40_N23
\HD[4][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][30]~q\);

-- Location: FF_X80_Y40_N29
\HD[4][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][30]~q\);

-- Location: LCCOMB_X80_Y40_N22
\Mux225~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~9_combout\ = (\sector[1]~input_o\ & ((\Mux225~8_combout\ & (\HD[4][11][30]~q\)) # (!\Mux225~8_combout\ & ((\HD[4][10][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~8_combout\,
	datac => \HD[4][11][30]~q\,
	datad => \HD[4][10][30]~q\,
	combout => \Mux225~9_combout\);

-- Location: FF_X79_Y41_N13
\HD[4][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][30]~q\);

-- Location: FF_X79_Y41_N19
\HD[4][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][30]~q\);

-- Location: FF_X79_Y44_N27
\HD[4][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][30]~q\);

-- Location: FF_X77_Y44_N31
\HD[4][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][30]~q\);

-- Location: FF_X77_Y44_N21
\HD[4][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][30]~q\);

-- Location: LCCOMB_X77_Y44_N30
\Mux225~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~10_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][2][30]~q\))) # (!\sector[1]~input_o\ & (\HD[4][0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][30]~q\,
	datad => \HD[4][2][30]~q\,
	combout => \Mux225~10_combout\);

-- Location: FF_X79_Y44_N21
\HD[4][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][30]~q\);

-- Location: LCCOMB_X79_Y44_N20
\Mux225~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~11_combout\ = (\Mux225~10_combout\ & (((\HD[4][3][30]~q\) # (!\sector[0]~input_o\)))) # (!\Mux225~10_combout\ & (\HD[4][1][30]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][1][30]~q\,
	datab => \Mux225~10_combout\,
	datac => \HD[4][3][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~11_combout\);

-- Location: LCCOMB_X79_Y41_N18
\Mux225~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~12_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[4][12][30]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux225~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][12][30]~q\,
	datad => \Mux225~11_combout\,
	combout => \Mux225~12_combout\);

-- Location: LCCOMB_X79_Y41_N12
\Mux225~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~13_combout\ = (\Mux240~2_combout\ & ((\Mux225~12_combout\ & ((\HD[4][13][30]~q\))) # (!\Mux225~12_combout\ & (\Mux225~9_combout\)))) # (!\Mux240~2_combout\ & (((\Mux225~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~9_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[4][13][30]~q\,
	datad => \Mux225~12_combout\,
	combout => \Mux225~13_combout\);

-- Location: LCCOMB_X79_Y41_N22
\Mux225~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~14_combout\ = (\Mux240~0_combout\ & (((\track[0]~input_o\)))) # (!\Mux240~0_combout\ & ((\track[0]~input_o\ & (\Mux225~7_combout\)) # (!\track[0]~input_o\ & ((\Mux225~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~7_combout\,
	datab => \Mux240~0_combout\,
	datac => \track[0]~input_o\,
	datad => \Mux225~13_combout\,
	combout => \Mux225~14_combout\);

-- Location: LCCOMB_X73_Y38_N28
\Mux225~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~17_combout\ = (\Mux225~14_combout\ & ((\Mux225~16_combout\) # ((!\Mux240~0_combout\)))) # (!\Mux225~14_combout\ & (((\Mux225~1_combout\ & \Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~16_combout\,
	datab => \Mux225~1_combout\,
	datac => \Mux225~14_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux225~17_combout\);

-- Location: FF_X65_Y40_N11
\HD[6][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][30]~q\);

-- Location: FF_X65_Y40_N13
\HD[6][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][30]~q\);

-- Location: LCCOMB_X65_Y40_N12
\Mux225~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~43_combout\ = (\sector[1]~input_o\ & ((\HD[6][6][30]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][4][30]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][6][30]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~43_combout\);

-- Location: FF_X69_Y36_N23
\HD[6][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][30]~q\);

-- Location: FF_X69_Y36_N13
\HD[6][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][30]~q\);

-- Location: LCCOMB_X69_Y36_N22
\Mux225~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~44_combout\ = (\sector[0]~input_o\ & ((\Mux225~43_combout\ & (\HD[6][7][30]~q\)) # (!\Mux225~43_combout\ & ((\HD[6][5][30]~q\))))) # (!\sector[0]~input_o\ & (\Mux225~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux225~43_combout\,
	datac => \HD[6][7][30]~q\,
	datad => \HD[6][5][30]~q\,
	combout => \Mux225~44_combout\);

-- Location: FF_X77_Y36_N11
\HD[1][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][30]~q\);

-- Location: FF_X77_Y36_N31
\HD[1][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][30]~q\);

-- Location: FF_X82_Y35_N5
\HD[1][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][30]~q\);

-- Location: FF_X82_Y35_N3
\HD[1][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][30]~q\);

-- Location: LCCOMB_X82_Y35_N4
\Mux225~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~24_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[1][10][30]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[1][8][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][30]~q\,
	datad => \HD[1][10][30]~q\,
	combout => \Mux225~24_combout\);

-- Location: FF_X76_Y35_N15
\HD[1][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][30]~q\);

-- Location: FF_X76_Y35_N29
\HD[1][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][30]~q\);

-- Location: LCCOMB_X76_Y35_N14
\Mux225~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~25_combout\ = (\sector[0]~input_o\ & ((\Mux225~24_combout\ & (\HD[1][11][30]~q\)) # (!\Mux225~24_combout\ & ((\HD[1][9][30]~q\))))) # (!\sector[0]~input_o\ & (\Mux225~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux225~24_combout\,
	datac => \HD[1][11][30]~q\,
	datad => \HD[1][9][30]~q\,
	combout => \Mux225~25_combout\);

-- Location: FF_X77_Y34_N15
\HD[1][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][30]~q\);

-- Location: FF_X77_Y34_N21
\HD[1][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][30]~q\);

-- Location: LCCOMB_X77_Y34_N14
\Mux225~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][1][30]~q\))) # (!\sector[0]~input_o\ & (\HD[1][0][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][30]~q\,
	datad => \HD[1][1][30]~q\,
	combout => \Mux225~26_combout\);

-- Location: FF_X77_Y35_N31
\HD[1][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][30]~q\);

-- Location: FF_X77_Y35_N21
\HD[1][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][30]~q\);

-- Location: LCCOMB_X77_Y35_N30
\Mux225~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~27_combout\ = (\Mux225~26_combout\ & (((\HD[1][3][30]~q\)) # (!\sector[1]~input_o\))) # (!\Mux225~26_combout\ & (\sector[1]~input_o\ & ((\HD[1][2][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~26_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][3][30]~q\,
	datad => \HD[1][2][30]~q\,
	combout => \Mux225~27_combout\);

-- Location: LCCOMB_X77_Y36_N28
\Mux225~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~28_combout\ = (\Mux240~1_combout\ & (((\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & ((\Mux240~2_combout\ & (\Mux225~25_combout\)) # (!\Mux240~2_combout\ & ((\Mux225~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~25_combout\,
	datab => \Mux240~1_combout\,
	datac => \Mux240~2_combout\,
	datad => \Mux225~27_combout\,
	combout => \Mux225~28_combout\);

-- Location: LCCOMB_X77_Y36_N30
\Mux225~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~29_combout\ = (\Mux240~1_combout\ & ((\Mux225~28_combout\ & ((\HD[1][13][30]~q\))) # (!\Mux225~28_combout\ & (\HD[1][12][30]~q\)))) # (!\Mux240~1_combout\ & (((\Mux225~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][12][30]~q\,
	datab => \Mux240~1_combout\,
	datac => \HD[1][13][30]~q\,
	datad => \Mux225~28_combout\,
	combout => \Mux225~29_combout\);

-- Location: FF_X76_Y39_N31
\HD[1][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][30]~q\);

-- Location: LCCOMB_X76_Y39_N20
\HD[1][5][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[1][5][30]~feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD[1][5][30]~feeder_combout\);

-- Location: FF_X76_Y39_N21
\HD[1][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[1][5][30]~feeder_combout\,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][30]~q\);

-- Location: LCCOMB_X76_Y39_N30
\Mux225~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~39_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[1][5][30]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[1][4][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][30]~q\,
	datad => \HD[1][5][30]~q\,
	combout => \Mux225~39_combout\);

-- Location: FF_X76_Y36_N19
\HD[1][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][30]~q\);

-- Location: FF_X76_Y36_N17
\HD[1][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][30]~q\);

-- Location: LCCOMB_X76_Y36_N18
\Mux225~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~40_combout\ = (\sector[1]~input_o\ & ((\Mux225~39_combout\ & (\HD[1][7][30]~q\)) # (!\Mux225~39_combout\ & ((\HD[1][6][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~39_combout\,
	datac => \HD[1][7][30]~q\,
	datad => \HD[1][6][30]~q\,
	combout => \Mux225~40_combout\);

-- Location: FF_X73_Y32_N13
\HD[0][5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][30]~q\);

-- Location: FF_X74_Y32_N15
\HD[0][4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][30]~q\);

-- Location: FF_X74_Y32_N21
\HD[0][6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][30]~q\);

-- Location: LCCOMB_X74_Y32_N14
\Mux225~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~30_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[0][6][30]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[0][4][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][4][30]~q\,
	datad => \HD[0][6][30]~q\,
	combout => \Mux225~30_combout\);

-- Location: FF_X73_Y32_N23
\HD[0][7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][30]~q\);

-- Location: LCCOMB_X73_Y32_N22
\Mux225~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~31_combout\ = (\Mux225~30_combout\ & (((\HD[0][7][30]~q\) # (!\sector[0]~input_o\)))) # (!\Mux225~30_combout\ & (\HD[0][5][30]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][30]~q\,
	datab => \Mux225~30_combout\,
	datac => \HD[0][7][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~31_combout\);

-- Location: FF_X68_Y32_N31
\HD[0][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][30]~q\);

-- Location: LCCOMB_X68_Y32_N20
\HD[0][9][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][9][30]~feeder_combout\ = \data_write[30]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[30]~input_o\,
	combout => \HD[0][9][30]~feeder_combout\);

-- Location: FF_X68_Y32_N21
\HD[0][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][9][30]~feeder_combout\,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][30]~q\);

-- Location: LCCOMB_X68_Y32_N30
\Mux225~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~32_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][9][30]~q\))) # (!\sector[0]~input_o\ & (\HD[0][8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[0][8][30]~q\,
	datad => \HD[0][9][30]~q\,
	combout => \Mux225~32_combout\);

-- Location: FF_X69_Y31_N23
\HD[0][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][30]~q\);

-- Location: FF_X69_Y31_N29
\HD[0][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][30]~q\);

-- Location: LCCOMB_X69_Y31_N22
\Mux225~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~33_combout\ = (\sector[1]~input_o\ & ((\Mux225~32_combout\ & (\HD[0][11][30]~q\)) # (!\Mux225~32_combout\ & ((\HD[0][10][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~32_combout\,
	datac => \HD[0][11][30]~q\,
	datad => \HD[0][10][30]~q\,
	combout => \Mux225~33_combout\);

-- Location: FF_X70_Y30_N19
\HD[0][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][30]~q\);

-- Location: LCCOMB_X68_Y30_N28
\HD~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~91_combout\ = ((\data_write[30]~input_o\) # (!\Decoder1~10_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~10_combout\,
	datad => \data_write[30]~input_o\,
	combout => \HD~91_combout\);

-- Location: FF_X68_Y30_N29
\HD[0][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][30]~q\);

-- Location: FF_X68_Y30_N21
\HD[0][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][30]~q\);

-- Location: LCCOMB_X68_Y30_N8
\HD~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~93_combout\ = ((\data_write[30]~input_o\) # (!\Decoder1~11_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~11_combout\,
	datad => \data_write[30]~input_o\,
	combout => \HD~93_combout\);

-- Location: FF_X68_Y30_N9
\HD[0][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][30]~q\);

-- Location: LCCOMB_X68_Y30_N22
\HD~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~92_combout\ = ((\data_write[30]~input_o\) # (!\Decoder1~9_combout\)) # (!\HD~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HD~0_combout\,
	datac => \Decoder1~9_combout\,
	datad => \data_write[30]~input_o\,
	combout => \HD~92_combout\);

-- Location: FF_X68_Y30_N23
\HD[0][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][30]~q\);

-- Location: LCCOMB_X68_Y30_N18
\Mux225~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~34_combout\ = (\sector[1]~input_o\ & (((\HD[0][2][30]~q\) # (\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (\HD[0][0][30]~q\ & ((!\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][30]~q\,
	datac => \HD[0][2][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~34_combout\);

-- Location: LCCOMB_X68_Y30_N20
\Mux225~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~35_combout\ = (\sector[0]~input_o\ & ((\Mux225~34_combout\ & ((\HD[0][3][30]~q\))) # (!\Mux225~34_combout\ & (\HD[0][1][30]~q\)))) # (!\sector[0]~input_o\ & (((\Mux225~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[0][1][30]~q\,
	datac => \HD[0][3][30]~q\,
	datad => \Mux225~34_combout\,
	combout => \Mux225~35_combout\);

-- Location: FF_X70_Y30_N17
\HD[0][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][30]~q\);

-- Location: LCCOMB_X70_Y30_N16
\Mux225~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~36_combout\ = (\Mux240~1_combout\ & (((\HD[0][12][30]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux225~35_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~35_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[0][12][30]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux225~36_combout\);

-- Location: LCCOMB_X70_Y30_N18
\Mux225~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~37_combout\ = (\Mux240~2_combout\ & ((\Mux225~36_combout\ & ((\HD[0][13][30]~q\))) # (!\Mux225~36_combout\ & (\Mux225~33_combout\)))) # (!\Mux240~2_combout\ & (((\Mux225~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux225~33_combout\,
	datac => \HD[0][13][30]~q\,
	datad => \Mux225~36_combout\,
	combout => \Mux225~37_combout\);

-- Location: LCCOMB_X69_Y36_N30
\Mux225~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~38_combout\ = (\track[0]~input_o\ & (((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & ((\Mux240~0_combout\ & (\Mux225~31_combout\)) # (!\Mux240~0_combout\ & ((\Mux225~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~31_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux240~0_combout\,
	datad => \Mux225~37_combout\,
	combout => \Mux225~38_combout\);

-- Location: LCCOMB_X69_Y36_N16
\Mux225~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~41_combout\ = (\Mux225~38_combout\ & (((\Mux225~40_combout\) # (!\track[0]~input_o\)))) # (!\Mux225~38_combout\ & (\Mux225~29_combout\ & ((\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~29_combout\,
	datab => \Mux225~40_combout\,
	datac => \Mux225~38_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux225~41_combout\);

-- Location: FF_X74_Y44_N7
\HD[6][8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][30]~q\);

-- Location: FF_X74_Y44_N29
\HD[6][9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][30]~q\);

-- Location: LCCOMB_X74_Y44_N6
\Mux225~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~18_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][9][30]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][8][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][8][30]~q\,
	datad => \HD[6][9][30]~q\,
	combout => \Mux225~18_combout\);

-- Location: FF_X73_Y45_N15
\HD[6][11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][30]~q\);

-- Location: FF_X73_Y45_N5
\HD[6][10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][30]~q\);

-- Location: LCCOMB_X73_Y45_N14
\Mux225~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~19_combout\ = (\sector[1]~input_o\ & ((\Mux225~18_combout\ & (\HD[6][11][30]~q\)) # (!\Mux225~18_combout\ & ((\HD[6][10][30]~q\))))) # (!\sector[1]~input_o\ & (\Mux225~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux225~18_combout\,
	datac => \HD[6][11][30]~q\,
	datad => \HD[6][10][30]~q\,
	combout => \Mux225~19_combout\);

-- Location: FF_X68_Y44_N7
\HD[6][13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][30]~q\);

-- Location: FF_X68_Y44_N13
\HD[6][12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][30]~q\);

-- Location: FF_X68_Y43_N5
\HD[6][2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][30]~q\);

-- Location: FF_X68_Y43_N31
\HD[6][0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][30]~q\);

-- Location: LCCOMB_X68_Y43_N30
\Mux225~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~20_combout\ = (\sector[1]~input_o\ & ((\HD[6][2][30]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][0][30]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][2][30]~q\,
	datac => \HD[6][0][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~20_combout\);

-- Location: FF_X68_Y42_N5
\HD[6][1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][30]~q\);

-- Location: FF_X68_Y42_N23
\HD[6][3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[30]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][30]~q\);

-- Location: LCCOMB_X68_Y42_N22
\Mux225~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~21_combout\ = (\Mux225~20_combout\ & (((\HD[6][3][30]~q\) # (!\sector[0]~input_o\)))) # (!\Mux225~20_combout\ & (\HD[6][1][30]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~20_combout\,
	datab => \HD[6][1][30]~q\,
	datac => \HD[6][3][30]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux225~21_combout\);

-- Location: LCCOMB_X68_Y44_N12
\Mux225~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~22_combout\ = (\Mux240~2_combout\ & (\Mux240~1_combout\)) # (!\Mux240~2_combout\ & ((\Mux240~1_combout\ & (\HD[6][12][30]~q\)) # (!\Mux240~1_combout\ & ((\Mux225~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux240~1_combout\,
	datac => \HD[6][12][30]~q\,
	datad => \Mux225~21_combout\,
	combout => \Mux225~22_combout\);

-- Location: LCCOMB_X68_Y44_N6
\Mux225~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~23_combout\ = (\Mux240~2_combout\ & ((\Mux225~22_combout\ & ((\HD[6][13][30]~q\))) # (!\Mux225~22_combout\ & (\Mux225~19_combout\)))) # (!\Mux240~2_combout\ & (((\Mux225~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux225~19_combout\,
	datac => \HD[6][13][30]~q\,
	datad => \Mux225~22_combout\,
	combout => \Mux225~23_combout\);

-- Location: LCCOMB_X69_Y36_N10
\Mux225~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~42_combout\ = (\Mux240~4_combout\ & (((\Mux225~23_combout\) # (\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & (\Mux225~41_combout\ & ((!\Mux240~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~41_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux225~23_combout\,
	datad => \Mux240~3_combout\,
	combout => \Mux225~42_combout\);

-- Location: LCCOMB_X69_Y36_N24
\Mux225~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~45_combout\ = (\Mux240~3_combout\ & ((\Mux225~42_combout\ & ((\Mux225~44_combout\))) # (!\Mux225~42_combout\ & (\Mux225~17_combout\)))) # (!\Mux240~3_combout\ & (((\Mux225~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux225~17_combout\,
	datab => \Mux240~3_combout\,
	datac => \Mux225~44_combout\,
	datad => \Mux225~42_combout\,
	combout => \Mux225~45_combout\);

-- Location: LCCOMB_X69_Y36_N20
\Mux225~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux225~64_combout\ = (\track[2]~input_o\ & (((\Mux225~45_combout\)))) # (!\track[2]~input_o\ & ((\track[1]~input_o\ & (\Mux225~63_combout\)) # (!\track[1]~input_o\ & ((\Mux225~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[2]~input_o\,
	datab => \track[1]~input_o\,
	datac => \Mux225~63_combout\,
	datad => \Mux225~45_combout\,
	combout => \Mux225~64_combout\);

-- Location: IOIBUF_X81_Y73_N22
\data_write[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_write(31),
	o => \data_write[31]~input_o\);

-- Location: FF_X66_Y34_N3
\HD[3][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][4][31]~q\);

-- Location: FF_X66_Y34_N25
\HD[3][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][5][31]~q\);

-- Location: LCCOMB_X66_Y34_N2
\Mux224~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~61_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[3][5][31]~q\))) # (!\sector[0]~input_o\ & (\HD[3][4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][4][31]~q\,
	datad => \HD[3][5][31]~q\,
	combout => \Mux224~61_combout\);

-- Location: FF_X63_Y34_N5
\HD[3][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][7][31]~q\);

-- Location: FF_X63_Y34_N11
\HD[3][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][6][31]~q\);

-- Location: LCCOMB_X63_Y34_N4
\Mux224~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~62_combout\ = (\Mux224~61_combout\ & (((\HD[3][7][31]~q\)) # (!\sector[1]~input_o\))) # (!\Mux224~61_combout\ & (\sector[1]~input_o\ & ((\HD[3][6][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~61_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][7][31]~q\,
	datad => \HD[3][6][31]~q\,
	combout => \Mux224~62_combout\);

-- Location: FF_X81_Y33_N31
\HD[2][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][4][31]~q\);

-- Location: FF_X81_Y33_N29
\HD[2][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][6][31]~q\);

-- Location: LCCOMB_X81_Y33_N30
\Mux224~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~46_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][6][31]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][4][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][4][31]~q\,
	datad => \HD[2][6][31]~q\,
	combout => \Mux224~46_combout\);

-- Location: FF_X80_Y33_N5
\HD[2][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][5][31]~q\);

-- Location: FF_X80_Y33_N31
\HD[2][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][7][31]~q\);

-- Location: LCCOMB_X80_Y33_N30
\Mux224~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~47_combout\ = (\Mux224~46_combout\ & (((\HD[2][7][31]~q\) # (!\sector[0]~input_o\)))) # (!\Mux224~46_combout\ & (\HD[2][5][31]~q\ & ((\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~46_combout\,
	datab => \HD[2][5][31]~q\,
	datac => \HD[2][7][31]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux224~47_combout\);

-- Location: LCCOMB_X62_Y37_N16
\HD[3][12][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[3][12][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[3][12][31]~feeder_combout\);

-- Location: FF_X62_Y37_N17
\HD[3][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[3][12][31]~feeder_combout\,
	ena => \HD[3][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][12][31]~q\);

-- Location: FF_X62_Y37_N29
\HD[3][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][13][31]~q\);

-- Location: FF_X61_Y33_N21
\HD[3][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][1][31]~q\);

-- Location: FF_X61_Y33_N23
\HD[3][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][0][31]~q\);

-- Location: LCCOMB_X61_Y33_N22
\Mux224~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~50_combout\ = (\sector[0]~input_o\ & ((\HD[3][1][31]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[3][0][31]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[3][1][31]~q\,
	datac => \HD[3][0][31]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux224~50_combout\);

-- Location: FF_X65_Y33_N11
\HD[3][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][3][31]~q\);

-- Location: FF_X65_Y33_N9
\HD[3][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][2][31]~q\);

-- Location: LCCOMB_X65_Y33_N10
\Mux224~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~51_combout\ = (\Mux224~50_combout\ & (((\HD[3][3][31]~q\)) # (!\sector[1]~input_o\))) # (!\Mux224~50_combout\ & (\sector[1]~input_o\ & ((\HD[3][2][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~50_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[3][3][31]~q\,
	datad => \HD[3][2][31]~q\,
	combout => \Mux224~51_combout\);

-- Location: FF_X66_Y36_N7
\HD[3][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][8][31]~q\);

-- Location: FF_X66_Y36_N29
\HD[3][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][10][31]~q\);

-- Location: LCCOMB_X66_Y36_N6
\Mux224~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~48_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[3][10][31]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[3][8][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][8][31]~q\,
	datad => \HD[3][10][31]~q\,
	combout => \Mux224~48_combout\);

-- Location: FF_X66_Y35_N31
\HD[3][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][11][31]~q\);

-- Location: FF_X66_Y35_N21
\HD[3][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[3][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[3][9][31]~q\);

-- Location: LCCOMB_X66_Y35_N30
\Mux224~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~49_combout\ = (\Mux224~48_combout\ & (((\HD[3][11][31]~q\)) # (!\sector[0]~input_o\))) # (!\Mux224~48_combout\ & (\sector[0]~input_o\ & ((\HD[3][9][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~48_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[3][11][31]~q\,
	datad => \HD[3][9][31]~q\,
	combout => \Mux224~49_combout\);

-- Location: LCCOMB_X62_Y37_N2
\Mux224~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~52_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux224~49_combout\)))) # (!\Mux240~2_combout\ & (\Mux224~51_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~51_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux224~49_combout\,
	combout => \Mux224~52_combout\);

-- Location: LCCOMB_X62_Y37_N28
\Mux224~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~53_combout\ = (\Mux240~1_combout\ & ((\Mux224~52_combout\ & ((\HD[3][13][31]~q\))) # (!\Mux224~52_combout\ & (\HD[3][12][31]~q\)))) # (!\Mux240~1_combout\ & (((\Mux224~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[3][12][31]~q\,
	datac => \HD[3][13][31]~q\,
	datad => \Mux224~52_combout\,
	combout => \Mux224~53_combout\);

-- Location: FF_X63_Y37_N31
\HD[2][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][12][31]~q\);

-- Location: FF_X58_Y40_N31
\HD[2][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][0][31]~q\);

-- Location: LCCOMB_X58_Y40_N28
\HD[2][2][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[2][2][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[2][2][31]~feeder_combout\);

-- Location: FF_X58_Y40_N29
\HD[2][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[2][2][31]~feeder_combout\,
	ena => \HD[2][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][2][31]~q\);

-- Location: LCCOMB_X58_Y40_N30
\Mux224~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~56_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[2][2][31]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[2][0][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[2][0][31]~q\,
	datad => \HD[2][2][31]~q\,
	combout => \Mux224~56_combout\);

-- Location: FF_X59_Y40_N13
\HD[2][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][3][31]~q\);

-- Location: FF_X59_Y40_N19
\HD[2][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][1][31]~q\);

-- Location: LCCOMB_X59_Y40_N12
\Mux224~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~57_combout\ = (\sector[0]~input_o\ & ((\Mux224~56_combout\ & (\HD[2][3][31]~q\)) # (!\Mux224~56_combout\ & ((\HD[2][1][31]~q\))))) # (!\sector[0]~input_o\ & (\Mux224~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux224~56_combout\,
	datac => \HD[2][3][31]~q\,
	datad => \HD[2][1][31]~q\,
	combout => \Mux224~57_combout\);

-- Location: LCCOMB_X63_Y37_N30
\Mux224~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~58_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[2][12][31]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux224~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][12][31]~q\,
	datad => \Mux224~57_combout\,
	combout => \Mux224~58_combout\);

-- Location: FF_X63_Y37_N17
\HD[2][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][13][31]~q\);

-- Location: FF_X62_Y39_N21
\HD[2][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][9][31]~q\);

-- Location: FF_X62_Y39_N7
\HD[2][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][8][31]~q\);

-- Location: LCCOMB_X62_Y39_N6
\Mux224~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~54_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[2][9][31]~q\)) # (!\sector[0]~input_o\ & ((\HD[2][8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[2][9][31]~q\,
	datac => \HD[2][8][31]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux224~54_combout\);

-- Location: FF_X60_Y41_N23
\HD[2][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][11][31]~q\);

-- Location: FF_X60_Y41_N13
\HD[2][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[2][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[2][10][31]~q\);

-- Location: LCCOMB_X60_Y41_N22
\Mux224~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~55_combout\ = (\sector[1]~input_o\ & ((\Mux224~54_combout\ & (\HD[2][11][31]~q\)) # (!\Mux224~54_combout\ & ((\HD[2][10][31]~q\))))) # (!\sector[1]~input_o\ & (\Mux224~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux224~54_combout\,
	datac => \HD[2][11][31]~q\,
	datad => \HD[2][10][31]~q\,
	combout => \Mux224~55_combout\);

-- Location: LCCOMB_X63_Y37_N16
\Mux224~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~59_combout\ = (\Mux224~58_combout\ & (((\HD[2][13][31]~q\)) # (!\Mux240~2_combout\))) # (!\Mux224~58_combout\ & (\Mux240~2_combout\ & ((\Mux224~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~58_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[2][13][31]~q\,
	datad => \Mux224~55_combout\,
	combout => \Mux224~59_combout\);

-- Location: LCCOMB_X63_Y37_N18
\Mux224~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~60_combout\ = (\track[0]~input_o\ & ((\Mux224~53_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((!\Mux240~0_combout\ & \Mux224~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[0]~input_o\,
	datab => \Mux224~53_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux224~59_combout\,
	combout => \Mux224~60_combout\);

-- Location: LCCOMB_X63_Y37_N4
\Mux224~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~63_combout\ = (\Mux240~0_combout\ & ((\Mux224~60_combout\ & (\Mux224~62_combout\)) # (!\Mux224~60_combout\ & ((\Mux224~47_combout\))))) # (!\Mux240~0_combout\ & (((\Mux224~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~62_combout\,
	datab => \Mux224~47_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux224~60_combout\,
	combout => \Mux224~63_combout\);

-- Location: LCCOMB_X62_Y40_N20
\HD[6][6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][6][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[6][6][31]~feeder_combout\);

-- Location: FF_X62_Y40_N21
\HD[6][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][6][31]~feeder_combout\,
	ena => \HD[6][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][6][31]~q\);

-- Location: FF_X69_Y40_N27
\HD[6][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][7][31]~q\);

-- Location: FF_X63_Y41_N21
\HD[6][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][4][31]~q\);

-- Location: FF_X63_Y41_N19
\HD[6][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][5][31]~q\);

-- Location: LCCOMB_X63_Y41_N20
\Mux224~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~43_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[6][5][31]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[6][4][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][4][31]~q\,
	datad => \HD[6][5][31]~q\,
	combout => \Mux224~43_combout\);

-- Location: LCCOMB_X69_Y40_N26
\Mux224~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~44_combout\ = (\sector[1]~input_o\ & ((\Mux224~43_combout\ & ((\HD[6][7][31]~q\))) # (!\Mux224~43_combout\ & (\HD[6][6][31]~q\)))) # (!\sector[1]~input_o\ & (((\Mux224~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][6][31]~q\,
	datac => \HD[6][7][31]~q\,
	datad => \Mux224~43_combout\,
	combout => \Mux224~44_combout\);

-- Location: LCCOMB_X69_Y39_N2
\HD[6][12][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][12][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[6][12][31]~feeder_combout\);

-- Location: FF_X69_Y39_N3
\HD[6][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][12][31]~feeder_combout\,
	ena => \HD[6][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][12][31]~q\);

-- Location: FF_X69_Y40_N5
\HD[6][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][13][31]~q\);

-- Location: FF_X69_Y43_N13
\HD[6][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][2][31]~q\);

-- Location: FF_X69_Y43_N15
\HD[6][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][3][31]~q\);

-- Location: LCCOMB_X70_Y43_N30
\HD[6][1][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[6][1][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[6][1][31]~feeder_combout\);

-- Location: FF_X70_Y43_N31
\HD[6][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[6][1][31]~feeder_combout\,
	ena => \HD[6][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][1][31]~q\);

-- Location: FF_X70_Y43_N17
\HD[6][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][0][31]~q\);

-- Location: LCCOMB_X70_Y43_N16
\Mux224~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~2_combout\ = (\sector[0]~input_o\ & ((\HD[6][1][31]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[6][0][31]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][1][31]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][0][31]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux224~2_combout\);

-- Location: LCCOMB_X69_Y43_N14
\Mux224~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~3_combout\ = (\sector[1]~input_o\ & ((\Mux224~2_combout\ & ((\HD[6][3][31]~q\))) # (!\Mux224~2_combout\ & (\HD[6][2][31]~q\)))) # (!\sector[1]~input_o\ & (((\Mux224~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[6][2][31]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[6][3][31]~q\,
	datad => \Mux224~2_combout\,
	combout => \Mux224~3_combout\);

-- Location: FF_X73_Y44_N5
\HD[6][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][10][31]~q\);

-- Location: FF_X73_Y44_N7
\HD[6][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][8][31]~q\);

-- Location: LCCOMB_X73_Y44_N6
\Mux224~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~0_combout\ = (\sector[1]~input_o\ & ((\HD[6][10][31]~q\) # ((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & (((\HD[6][8][31]~q\ & !\sector[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[6][10][31]~q\,
	datac => \HD[6][8][31]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux224~0_combout\);

-- Location: FF_X72_Y44_N31
\HD[6][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][11][31]~q\);

-- Location: FF_X72_Y44_N21
\HD[6][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[6][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[6][9][31]~q\);

-- Location: LCCOMB_X72_Y44_N30
\Mux224~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~1_combout\ = (\Mux224~0_combout\ & (((\HD[6][11][31]~q\)) # (!\sector[0]~input_o\))) # (!\Mux224~0_combout\ & (\sector[0]~input_o\ & ((\HD[6][9][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~0_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[6][11][31]~q\,
	datad => \HD[6][9][31]~q\,
	combout => \Mux224~1_combout\);

-- Location: LCCOMB_X69_Y40_N18
\Mux224~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~4_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux224~1_combout\)))) # (!\Mux240~2_combout\ & (\Mux224~3_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~3_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux224~1_combout\,
	combout => \Mux224~4_combout\);

-- Location: LCCOMB_X69_Y40_N4
\Mux224~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~5_combout\ = (\Mux240~1_combout\ & ((\Mux224~4_combout\ & ((\HD[6][13][31]~q\))) # (!\Mux224~4_combout\ & (\HD[6][12][31]~q\)))) # (!\Mux240~1_combout\ & (((\Mux224~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \HD[6][12][31]~q\,
	datac => \HD[6][13][31]~q\,
	datad => \Mux224~4_combout\,
	combout => \Mux224~5_combout\);

-- Location: FF_X72_Y39_N27
\HD[4][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][12][31]~q\);

-- Location: FF_X74_Y42_N7
\HD[4][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][8][31]~q\);

-- Location: FF_X74_Y42_N29
\HD[4][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][10][31]~q\);

-- Location: LCCOMB_X74_Y42_N6
\Mux224~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~14_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[4][10][31]~q\))) # (!\sector[1]~input_o\ & (\HD[4][8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][8][31]~q\,
	datad => \HD[4][10][31]~q\,
	combout => \Mux224~14_combout\);

-- Location: FF_X80_Y41_N31
\HD[4][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][11][31]~q\);

-- Location: FF_X80_Y41_N29
\HD[4][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][9][31]~q\);

-- Location: LCCOMB_X80_Y41_N30
\Mux224~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~15_combout\ = (\sector[0]~input_o\ & ((\Mux224~14_combout\ & (\HD[4][11][31]~q\)) # (!\Mux224~14_combout\ & ((\HD[4][9][31]~q\))))) # (!\sector[0]~input_o\ & (\Mux224~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux224~14_combout\,
	datac => \HD[4][11][31]~q\,
	datad => \HD[4][9][31]~q\,
	combout => \Mux224~15_combout\);

-- Location: FF_X75_Y41_N23
\HD[4][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][0][31]~q\);

-- Location: FF_X75_Y41_N21
\HD[4][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][1][31]~q\);

-- Location: LCCOMB_X75_Y41_N22
\Mux224~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~16_combout\ = (\sector[0]~input_o\ & ((\sector[1]~input_o\) # ((\HD[4][1][31]~q\)))) # (!\sector[0]~input_o\ & (!\sector[1]~input_o\ & (\HD[4][0][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[4][0][31]~q\,
	datad => \HD[4][1][31]~q\,
	combout => \Mux224~16_combout\);

-- Location: FF_X73_Y39_N31
\HD[4][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][3][31]~q\);

-- Location: FF_X73_Y39_N29
\HD[4][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][2][31]~q\);

-- Location: LCCOMB_X73_Y39_N30
\Mux224~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~17_combout\ = (\sector[1]~input_o\ & ((\Mux224~16_combout\ & (\HD[4][3][31]~q\)) # (!\Mux224~16_combout\ & ((\HD[4][2][31]~q\))))) # (!\sector[1]~input_o\ & (\Mux224~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux224~16_combout\,
	datac => \HD[4][3][31]~q\,
	datad => \HD[4][2][31]~q\,
	combout => \Mux224~17_combout\);

-- Location: LCCOMB_X72_Y39_N4
\Mux224~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~18_combout\ = (\Mux240~2_combout\ & ((\Mux224~15_combout\) # ((\Mux240~1_combout\)))) # (!\Mux240~2_combout\ & (((\Mux224~17_combout\ & !\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~15_combout\,
	datab => \Mux240~2_combout\,
	datac => \Mux224~17_combout\,
	datad => \Mux240~1_combout\,
	combout => \Mux224~18_combout\);

-- Location: FF_X72_Y39_N23
\HD[4][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][13][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][13][31]~q\);

-- Location: LCCOMB_X72_Y39_N22
\Mux224~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~19_combout\ = (\Mux224~18_combout\ & (((\HD[4][13][31]~q\) # (!\Mux240~1_combout\)))) # (!\Mux224~18_combout\ & (\HD[4][12][31]~q\ & ((\Mux240~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[4][12][31]~q\,
	datab => \Mux224~18_combout\,
	datac => \HD[4][13][31]~q\,
	datad => \Mux240~1_combout\,
	combout => \Mux224~19_combout\);

-- Location: FF_X75_Y38_N29
\HD[4][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][6][31]~q\);

-- Location: FF_X75_Y38_N15
\HD[4][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][7][31]~q\);

-- Location: FF_X80_Y38_N9
\HD[4][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][5][31]~q\);

-- Location: FF_X80_Y38_N19
\HD[4][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[4][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[4][4][31]~q\);

-- Location: LCCOMB_X80_Y38_N18
\Mux224~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~12_combout\ = (\sector[0]~input_o\ & ((\HD[4][5][31]~q\) # ((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & (((\HD[4][4][31]~q\ & !\sector[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[4][5][31]~q\,
	datac => \HD[4][4][31]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux224~12_combout\);

-- Location: LCCOMB_X75_Y38_N14
\Mux224~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~13_combout\ = (\sector[1]~input_o\ & ((\Mux224~12_combout\ & ((\HD[4][7][31]~q\))) # (!\Mux224~12_combout\ & (\HD[4][6][31]~q\)))) # (!\sector[1]~input_o\ & (((\Mux224~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[4][6][31]~q\,
	datac => \HD[4][7][31]~q\,
	datad => \Mux224~12_combout\,
	combout => \Mux224~13_combout\);

-- Location: LCCOMB_X69_Y39_N12
\Mux224~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~20_combout\ = (\Mux240~0_combout\ & (((\Mux224~13_combout\) # (\track[0]~input_o\)))) # (!\Mux240~0_combout\ & (\Mux224~19_combout\ & ((!\track[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~19_combout\,
	datab => \Mux240~0_combout\,
	datac => \Mux224~13_combout\,
	datad => \track[0]~input_o\,
	combout => \Mux224~20_combout\);

-- Location: FF_X66_Y42_N5
\HD[5][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][12][31]~q\);

-- Location: FF_X62_Y43_N31
\HD[5][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][0][31]~q\);

-- Location: FF_X62_Y43_N29
\HD[5][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][2][31]~q\);

-- Location: LCCOMB_X62_Y43_N30
\Mux224~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~8_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][2][31]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][0][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][0][31]~q\,
	datad => \HD[5][2][31]~q\,
	combout => \Mux224~8_combout\);

-- Location: FF_X65_Y42_N23
\HD[5][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][3][31]~q\);

-- Location: FF_X65_Y42_N13
\HD[5][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][1][31]~q\);

-- Location: LCCOMB_X65_Y42_N22
\Mux224~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~9_combout\ = (\Mux224~8_combout\ & (((\HD[5][3][31]~q\)) # (!\sector[0]~input_o\))) # (!\Mux224~8_combout\ & (\sector[0]~input_o\ & ((\HD[5][1][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~8_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][3][31]~q\,
	datad => \HD[5][1][31]~q\,
	combout => \Mux224~9_combout\);

-- Location: LCCOMB_X66_Y42_N4
\Mux224~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~10_combout\ = (\Mux240~1_combout\ & ((\Mux240~2_combout\) # ((\HD[5][12][31]~q\)))) # (!\Mux240~1_combout\ & (!\Mux240~2_combout\ & ((\Mux224~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][12][31]~q\,
	datad => \Mux224~9_combout\,
	combout => \Mux224~10_combout\);

-- Location: FF_X66_Y42_N15
\HD[5][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][13][31]~q\);

-- Location: FF_X57_Y42_N17
\HD[5][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][8][31]~q\);

-- Location: LCCOMB_X57_Y42_N6
\HD[5][9][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][9][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[5][9][31]~feeder_combout\);

-- Location: FF_X57_Y42_N7
\HD[5][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][9][31]~feeder_combout\,
	ena => \HD[5][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][9][31]~q\);

-- Location: LCCOMB_X57_Y42_N16
\Mux224~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~6_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[5][9][31]~q\))) # (!\sector[0]~input_o\ & (\HD[5][8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][8][31]~q\,
	datad => \HD[5][9][31]~q\,
	combout => \Mux224~6_combout\);

-- Location: FF_X63_Y42_N23
\HD[5][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][11][31]~q\);

-- Location: FF_X63_Y42_N29
\HD[5][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][10][31]~q\);

-- Location: LCCOMB_X63_Y42_N22
\Mux224~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~7_combout\ = (\Mux224~6_combout\ & (((\HD[5][11][31]~q\)) # (!\sector[1]~input_o\))) # (!\Mux224~6_combout\ & (\sector[1]~input_o\ & ((\HD[5][10][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~6_combout\,
	datab => \sector[1]~input_o\,
	datac => \HD[5][11][31]~q\,
	datad => \HD[5][10][31]~q\,
	combout => \Mux224~7_combout\);

-- Location: LCCOMB_X66_Y42_N14
\Mux224~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~11_combout\ = (\Mux224~10_combout\ & (((\HD[5][13][31]~q\)) # (!\Mux240~2_combout\))) # (!\Mux224~10_combout\ & (\Mux240~2_combout\ & ((\Mux224~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~10_combout\,
	datab => \Mux240~2_combout\,
	datac => \HD[5][13][31]~q\,
	datad => \Mux224~7_combout\,
	combout => \Mux224~11_combout\);

-- Location: FF_X69_Y38_N31
\HD[5][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][4][31]~q\);

-- Location: LCCOMB_X69_Y38_N28
\HD[5][6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[5][6][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[5][6][31]~feeder_combout\);

-- Location: FF_X69_Y38_N29
\HD[5][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[5][6][31]~feeder_combout\,
	ena => \HD[5][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][6][31]~q\);

-- Location: LCCOMB_X69_Y38_N30
\Mux224~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~21_combout\ = (\sector[1]~input_o\ & ((\sector[0]~input_o\) # ((\HD[5][6][31]~q\)))) # (!\sector[1]~input_o\ & (!\sector[0]~input_o\ & (\HD[5][4][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][4][31]~q\,
	datad => \HD[5][6][31]~q\,
	combout => \Mux224~21_combout\);

-- Location: FF_X70_Y38_N21
\HD[5][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][7][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][7][31]~q\);

-- Location: FF_X70_Y38_N19
\HD[5][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[5][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[5][5][31]~q\);

-- Location: LCCOMB_X70_Y38_N20
\Mux224~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~22_combout\ = (\Mux224~21_combout\ & (((\HD[5][7][31]~q\)) # (!\sector[0]~input_o\))) # (!\Mux224~21_combout\ & (\sector[0]~input_o\ & ((\HD[5][5][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~21_combout\,
	datab => \sector[0]~input_o\,
	datac => \HD[5][7][31]~q\,
	datad => \HD[5][5][31]~q\,
	combout => \Mux224~22_combout\);

-- Location: LCCOMB_X69_Y40_N6
\Mux224~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~23_combout\ = (\Mux224~20_combout\ & (((\Mux224~22_combout\)) # (!\track[0]~input_o\))) # (!\Mux224~20_combout\ & (\track[0]~input_o\ & (\Mux224~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~20_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux224~11_combout\,
	datad => \Mux224~22_combout\,
	combout => \Mux224~23_combout\);

-- Location: FF_X72_Y36_N21
\HD[0][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][6][31]~q\);

-- Location: FF_X72_Y36_N7
\HD[0][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][7][31]~q\);

-- Location: FF_X72_Y32_N23
\HD[0][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][5][31]~q\);

-- Location: FF_X72_Y32_N1
\HD[0][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][4][31]~q\);

-- Location: LCCOMB_X72_Y32_N0
\Mux224~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~24_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & (\HD[0][5][31]~q\)) # (!\sector[0]~input_o\ & ((\HD[0][4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[0][5][31]~q\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][4][31]~q\,
	datad => \sector[0]~input_o\,
	combout => \Mux224~24_combout\);

-- Location: LCCOMB_X72_Y36_N6
\Mux224~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~25_combout\ = (\sector[1]~input_o\ & ((\Mux224~24_combout\ & ((\HD[0][7][31]~q\))) # (!\Mux224~24_combout\ & (\HD[0][6][31]~q\)))) # (!\sector[1]~input_o\ & (((\Mux224~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][6][31]~q\,
	datac => \HD[0][7][31]~q\,
	datad => \Mux224~24_combout\,
	combout => \Mux224~25_combout\);

-- Location: FF_X74_Y40_N29
\HD[1][5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][5][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][5][31]~q\);

-- Location: FF_X74_Y40_N23
\HD[1][7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][7][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][7][31]~q\);

-- Location: FF_X75_Y40_N23
\HD[1][4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][4][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][4][31]~q\);

-- Location: FF_X75_Y40_N29
\HD[1][6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][6][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][6][31]~q\);

-- Location: LCCOMB_X75_Y40_N22
\Mux224~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~39_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[1][6][31]~q\))) # (!\sector[1]~input_o\ & (\HD[1][4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[1][4][31]~q\,
	datad => \HD[1][6][31]~q\,
	combout => \Mux224~39_combout\);

-- Location: LCCOMB_X74_Y40_N22
\Mux224~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~40_combout\ = (\sector[0]~input_o\ & ((\Mux224~39_combout\ & ((\HD[1][7][31]~q\))) # (!\Mux224~39_combout\ & (\HD[1][5][31]~q\)))) # (!\sector[0]~input_o\ & (((\Mux224~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \HD[1][5][31]~q\,
	datac => \HD[1][7][31]~q\,
	datad => \Mux224~39_combout\,
	combout => \Mux224~40_combout\);

-- Location: FF_X72_Y34_N23
\HD[1][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][8][31]~q\);

-- Location: FF_X72_Y34_N13
\HD[1][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][9][31]~q\);

-- Location: LCCOMB_X72_Y34_N22
\Mux224~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~26_combout\ = (\sector[1]~input_o\ & (\sector[0]~input_o\)) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[1][9][31]~q\))) # (!\sector[0]~input_o\ & (\HD[1][8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][8][31]~q\,
	datad => \HD[1][9][31]~q\,
	combout => \Mux224~26_combout\);

-- Location: FF_X79_Y34_N31
\HD[1][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][11][31]~q\);

-- Location: FF_X79_Y34_N29
\HD[1][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][10][31]~q\);

-- Location: LCCOMB_X79_Y34_N30
\Mux224~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~27_combout\ = (\sector[1]~input_o\ & ((\Mux224~26_combout\ & (\HD[1][11][31]~q\)) # (!\Mux224~26_combout\ & ((\HD[1][10][31]~q\))))) # (!\sector[1]~input_o\ & (\Mux224~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux224~26_combout\,
	datac => \HD[1][11][31]~q\,
	datad => \HD[1][10][31]~q\,
	combout => \Mux224~27_combout\);

-- Location: FF_X80_Y36_N25
\HD[1][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][13][31]~q\);

-- Location: FF_X82_Y34_N27
\HD[1][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][2][31]~q\);

-- Location: FF_X82_Y34_N29
\HD[1][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][0][31]~q\);

-- Location: LCCOMB_X82_Y34_N28
\Mux224~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~28_combout\ = (\sector[0]~input_o\ & (((\sector[1]~input_o\)))) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & (\HD[1][2][31]~q\)) # (!\sector[1]~input_o\ & ((\HD[1][0][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD[1][2][31]~q\,
	datab => \sector[0]~input_o\,
	datac => \HD[1][0][31]~q\,
	datad => \sector[1]~input_o\,
	combout => \Mux224~28_combout\);

-- Location: FF_X81_Y36_N23
\HD[1][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][3][31]~q\);

-- Location: FF_X81_Y36_N21
\HD[1][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][1][31]~q\);

-- Location: LCCOMB_X81_Y36_N22
\Mux224~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~29_combout\ = (\sector[0]~input_o\ & ((\Mux224~28_combout\ & (\HD[1][3][31]~q\)) # (!\Mux224~28_combout\ & ((\HD[1][1][31]~q\))))) # (!\sector[0]~input_o\ & (\Mux224~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux224~28_combout\,
	datac => \HD[1][3][31]~q\,
	datad => \HD[1][1][31]~q\,
	combout => \Mux224~29_combout\);

-- Location: FF_X80_Y36_N7
\HD[1][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[1][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[1][12][31]~q\);

-- Location: LCCOMB_X80_Y36_N6
\Mux224~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~30_combout\ = (\Mux240~1_combout\ & (((\HD[1][12][31]~q\) # (\Mux240~2_combout\)))) # (!\Mux240~1_combout\ & (\Mux224~29_combout\ & ((!\Mux240~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux224~29_combout\,
	datac => \HD[1][12][31]~q\,
	datad => \Mux240~2_combout\,
	combout => \Mux224~30_combout\);

-- Location: LCCOMB_X80_Y36_N24
\Mux224~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~31_combout\ = (\Mux240~2_combout\ & ((\Mux224~30_combout\ & ((\HD[1][13][31]~q\))) # (!\Mux224~30_combout\ & (\Mux224~27_combout\)))) # (!\Mux240~2_combout\ & (((\Mux224~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux224~27_combout\,
	datac => \HD[1][13][31]~q\,
	datad => \Mux224~30_combout\,
	combout => \Mux224~31_combout\);

-- Location: LCCOMB_X69_Y33_N2
\HD~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~96_combout\ = (\HD~0_combout\ & (\data_write[31]~input_o\ & \Decoder1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datac => \data_write[31]~input_o\,
	datad => \Decoder1~11_combout\,
	combout => \HD~96_combout\);

-- Location: FF_X69_Y33_N3
\HD[0][0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][0][31]~q\);

-- Location: LCCOMB_X69_Y33_N0
\HD~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~95_combout\ = (\HD~0_combout\ & (\Decoder1~10_combout\ & \data_write[31]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HD~0_combout\,
	datab => \Decoder1~10_combout\,
	datac => \data_write[31]~input_o\,
	combout => \HD~95_combout\);

-- Location: FF_X69_Y33_N1
\HD[0][1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][1][31]~q\);

-- Location: LCCOMB_X69_Y33_N28
\Mux224~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~34_combout\ = (\sector[1]~input_o\ & (((\sector[0]~input_o\)))) # (!\sector[1]~input_o\ & ((\sector[0]~input_o\ & ((\HD[0][1][31]~q\))) # (!\sector[0]~input_o\ & (\HD[0][0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \HD[0][0][31]~q\,
	datac => \sector[0]~input_o\,
	datad => \HD[0][1][31]~q\,
	combout => \Mux224~34_combout\);

-- Location: FF_X69_Y33_N23
\HD[0][3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][3][31]~q\);

-- Location: LCCOMB_X69_Y33_N6
\HD~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD~94_combout\ = (\Decoder1~9_combout\ & (\data_write[31]~input_o\ & \HD~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder1~9_combout\,
	datac => \data_write[31]~input_o\,
	datad => \HD~0_combout\,
	combout => \HD~94_combout\);

-- Location: FF_X69_Y33_N7
\HD[0][2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][2][31]~q\);

-- Location: LCCOMB_X69_Y33_N22
\Mux224~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~35_combout\ = (\sector[1]~input_o\ & ((\Mux224~34_combout\ & (\HD[0][3][31]~q\)) # (!\Mux224~34_combout\ & ((\HD[0][2][31]~q\))))) # (!\sector[1]~input_o\ & (\Mux224~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[1]~input_o\,
	datab => \Mux224~34_combout\,
	datac => \HD[0][3][31]~q\,
	datad => \HD[0][2][31]~q\,
	combout => \Mux224~35_combout\);

-- Location: FF_X68_Y31_N31
\HD[0][8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][8][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][8][31]~q\);

-- Location: LCCOMB_X68_Y31_N20
\HD[0][10][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \HD[0][10][31]~feeder_combout\ = \data_write[31]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_write[31]~input_o\,
	combout => \HD[0][10][31]~feeder_combout\);

-- Location: FF_X68_Y31_N21
\HD[0][10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \HD[0][10][31]~feeder_combout\,
	ena => \HD[0][10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][10][31]~q\);

-- Location: LCCOMB_X68_Y31_N30
\Mux224~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~32_combout\ = (\sector[0]~input_o\ & (\sector[1]~input_o\)) # (!\sector[0]~input_o\ & ((\sector[1]~input_o\ & ((\HD[0][10][31]~q\))) # (!\sector[1]~input_o\ & (\HD[0][8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \sector[1]~input_o\,
	datac => \HD[0][8][31]~q\,
	datad => \HD[0][10][31]~q\,
	combout => \Mux224~32_combout\);

-- Location: FF_X72_Y31_N15
\HD[0][11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][11][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][11][31]~q\);

-- Location: FF_X72_Y31_N29
\HD[0][9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][9][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][9][31]~q\);

-- Location: LCCOMB_X72_Y31_N14
\Mux224~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~33_combout\ = (\sector[0]~input_o\ & ((\Mux224~32_combout\ & (\HD[0][11][31]~q\)) # (!\Mux224~32_combout\ & ((\HD[0][9][31]~q\))))) # (!\sector[0]~input_o\ & (\Mux224~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sector[0]~input_o\,
	datab => \Mux224~32_combout\,
	datac => \HD[0][11][31]~q\,
	datad => \HD[0][9][31]~q\,
	combout => \Mux224~33_combout\);

-- Location: LCCOMB_X72_Y33_N28
\Mux224~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~36_combout\ = (\Mux240~2_combout\ & (((\Mux240~1_combout\) # (\Mux224~33_combout\)))) # (!\Mux240~2_combout\ & (\Mux224~35_combout\ & (!\Mux240~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~2_combout\,
	datab => \Mux224~35_combout\,
	datac => \Mux240~1_combout\,
	datad => \Mux224~33_combout\,
	combout => \Mux224~36_combout\);

-- Location: FF_X72_Y33_N15
\HD[0][13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][13][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][13][31]~q\);

-- Location: FF_X72_Y33_N3
\HD[0][12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_write[31]~input_o\,
	sload => VCC,
	ena => \HD[0][12][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \HD[0][12][31]~q\);

-- Location: LCCOMB_X72_Y33_N14
\Mux224~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~37_combout\ = (\Mux240~1_combout\ & ((\Mux224~36_combout\ & (\HD[0][13][31]~q\)) # (!\Mux224~36_combout\ & ((\HD[0][12][31]~q\))))) # (!\Mux240~1_combout\ & (\Mux224~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux240~1_combout\,
	datab => \Mux224~36_combout\,
	datac => \HD[0][13][31]~q\,
	datad => \HD[0][12][31]~q\,
	combout => \Mux224~37_combout\);

-- Location: LCCOMB_X72_Y36_N24
\Mux224~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~38_combout\ = (\track[0]~input_o\ & ((\Mux224~31_combout\) # ((\Mux240~0_combout\)))) # (!\track[0]~input_o\ & (((\Mux224~37_combout\ & !\Mux240~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~31_combout\,
	datab => \track[0]~input_o\,
	datac => \Mux224~37_combout\,
	datad => \Mux240~0_combout\,
	combout => \Mux224~38_combout\);

-- Location: LCCOMB_X72_Y36_N26
\Mux224~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~41_combout\ = (\Mux240~0_combout\ & ((\Mux224~38_combout\ & ((\Mux224~40_combout\))) # (!\Mux224~38_combout\ & (\Mux224~25_combout\)))) # (!\Mux240~0_combout\ & (((\Mux224~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~25_combout\,
	datab => \Mux224~40_combout\,
	datac => \Mux240~0_combout\,
	datad => \Mux224~38_combout\,
	combout => \Mux224~41_combout\);

-- Location: LCCOMB_X69_Y40_N16
\Mux224~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~42_combout\ = (\Mux240~4_combout\ & (((\Mux240~3_combout\)))) # (!\Mux240~4_combout\ & ((\Mux240~3_combout\ & (\Mux224~23_combout\)) # (!\Mux240~3_combout\ & ((\Mux224~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~23_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux240~3_combout\,
	datad => \Mux224~41_combout\,
	combout => \Mux224~42_combout\);

-- Location: LCCOMB_X69_Y40_N20
\Mux224~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~45_combout\ = (\Mux240~4_combout\ & ((\Mux224~42_combout\ & (\Mux224~44_combout\)) # (!\Mux224~42_combout\ & ((\Mux224~5_combout\))))) # (!\Mux240~4_combout\ & (((\Mux224~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux224~44_combout\,
	datab => \Mux240~4_combout\,
	datac => \Mux224~5_combout\,
	datad => \Mux224~42_combout\,
	combout => \Mux224~45_combout\);

-- Location: LCCOMB_X63_Y37_N14
\Mux224~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux224~64_combout\ = (\track[1]~input_o\ & ((\track[2]~input_o\ & ((\Mux224~45_combout\))) # (!\track[2]~input_o\ & (\Mux224~63_combout\)))) # (!\track[1]~input_o\ & (((\Mux224~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \track[1]~input_o\,
	datab => \track[2]~input_o\,
	datac => \Mux224~63_combout\,
	datad => \Mux224~45_combout\,
	combout => \Mux224~64_combout\);

ww_output_hard_drive(0) <= \output_hard_drive[0]~output_o\;

ww_output_hard_drive(1) <= \output_hard_drive[1]~output_o\;

ww_output_hard_drive(2) <= \output_hard_drive[2]~output_o\;

ww_output_hard_drive(3) <= \output_hard_drive[3]~output_o\;

ww_output_hard_drive(4) <= \output_hard_drive[4]~output_o\;

ww_output_hard_drive(5) <= \output_hard_drive[5]~output_o\;

ww_output_hard_drive(6) <= \output_hard_drive[6]~output_o\;

ww_output_hard_drive(7) <= \output_hard_drive[7]~output_o\;

ww_output_hard_drive(8) <= \output_hard_drive[8]~output_o\;

ww_output_hard_drive(9) <= \output_hard_drive[9]~output_o\;

ww_output_hard_drive(10) <= \output_hard_drive[10]~output_o\;

ww_output_hard_drive(11) <= \output_hard_drive[11]~output_o\;

ww_output_hard_drive(12) <= \output_hard_drive[12]~output_o\;

ww_output_hard_drive(13) <= \output_hard_drive[13]~output_o\;

ww_output_hard_drive(14) <= \output_hard_drive[14]~output_o\;

ww_output_hard_drive(15) <= \output_hard_drive[15]~output_o\;

ww_output_hard_drive(16) <= \output_hard_drive[16]~output_o\;

ww_output_hard_drive(17) <= \output_hard_drive[17]~output_o\;

ww_output_hard_drive(18) <= \output_hard_drive[18]~output_o\;

ww_output_hard_drive(19) <= \output_hard_drive[19]~output_o\;

ww_output_hard_drive(20) <= \output_hard_drive[20]~output_o\;

ww_output_hard_drive(21) <= \output_hard_drive[21]~output_o\;

ww_output_hard_drive(22) <= \output_hard_drive[22]~output_o\;

ww_output_hard_drive(23) <= \output_hard_drive[23]~output_o\;

ww_output_hard_drive(24) <= \output_hard_drive[24]~output_o\;

ww_output_hard_drive(25) <= \output_hard_drive[25]~output_o\;

ww_output_hard_drive(26) <= \output_hard_drive[26]~output_o\;

ww_output_hard_drive(27) <= \output_hard_drive[27]~output_o\;

ww_output_hard_drive(28) <= \output_hard_drive[28]~output_o\;

ww_output_hard_drive(29) <= \output_hard_drive[29]~output_o\;

ww_output_hard_drive(30) <= \output_hard_drive[30]~output_o\;

ww_output_hard_drive(31) <= \output_hard_drive[31]~output_o\;
END structure;


