
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== wt_dcache_wbuffer ===

   Number of wires:                618
   Number of wire bits:         141528
   Number of public wires:         110
   Number of public wire bits:    3562
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                608
     $add                           79
     $and                          107
     $anyseq                        10
     $dff                           11
     $eq                            28
     $ge                             1
     $logic_and                      6
     $logic_not                      7
     $logic_or                       1
     $lt                             1
     $mul                           12
     $mux                           83
     $not                           53
     $or                            50
     $paramod$403322652aa953b3123790a0ef58100329b3cba9\rr_arb_tree      1
     $paramod$6d7d5c2242fc4f8fca711d815be835ec07646acc\rr_arb_tree      1
     $paramod$6ea0d0692d78520b26f719c4acb7668f98cf99d5\rr_arb_tree      1
     $paramod$e71a5fbde02405e87db1d440f268200c760af56e\fifo_v3      1
     $paramod\lzc\WIDTH=s32'00000000000000000000000000000100      1
     $paramod\lzc\WIDTH=s32'00000000000000000000000000001000      2
     $pmux                           7
     $reduce_bool                    1
     $reduce_or                     33
     $shiftx                        26
     $shl                           68
     $sub                           17

=== wbuffer_tb ===

   Number of wires:                342
   Number of wire bits:           3441
   Number of public wires:         112
   Number of public wire bits:    2582
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                254
     $add                            2
     $and                            1
     $anyseq                        11
     $assert                         1
     $dff                           21
     $eq                            16
     $gt                             1
     $logic_and                      2
     $logic_not                      2
     $mux                          121
     $ne                            29
     $not                            7
     $or                             1
     $pmux                           9
     $reduce_and                    14
     $reduce_bool                    4
     $reduce_or                      8
     $shiftx                         1
     $shl                            1
     cva6_wbuffer_model              1
     wt_dcache_wbuffer               1

=== cva6_wbuffer_model ===

   Number of wires:                395
   Number of wire bits:           2833
   Number of public wires:          68
   Number of public wire bits:    2006
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                347
     $and                            1
     $anyseq                        63
     $dff                           17
     $eq                            40
     $logic_and                      9
     $logic_not                      6
     $logic_or                       3
     $mux                          116
     $not                            8
     $pmux                          44
     $reduce_and                     8
     $reduce_or                     32

=== $paramod\lzc\WIDTH=s32'00000000000000000000000000001000 ===

   Number of wires:                  8
   Number of wire bits:            102
   Number of public wires:           8
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $mux                            7
     $not                            1
     $or                             7

=== $paramod\lzc\WIDTH=s32'00000000000000000000000000000100 ===

   Number of wires:                  8
   Number of wire bits:             59
   Number of public wires:           8
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $mux                            3
     $not                            1
     $or                             3

=== $paramod$e71a5fbde02405e87db1d440f268200c760af56e\fifo_v3 ===

   Number of wires:                 52
   Number of wire bits:            244
   Number of public wires:          19
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $add                            5
     $and                            2
     $dff                            4
     $eq                             1
     $logic_and                      5
     $logic_not                      1
     $mul                            2
     $mux                           14
     $not                            4
     $or                             1
     $reduce_or                      1
     $shiftx                         1
     $shl                            2
     $sub                            1

=== $paramod$6ea0d0692d78520b26f719c4acb7668f98cf99d5\rr_arb_tree ===

   Number of wires:                 64
   Number of wire bits:           1506
   Number of public wires:          27
   Number of public wire bits:    1461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            1
     $and                           29
     $dff                            1
     $eq                             1
     $logic_and                      1
     $mux                           14
     $not                           15
     $or                            14
     $reduce_or                      1

=== $paramod$6d7d5c2242fc4f8fca711d815be835ec07646acc\rr_arb_tree ===

   Number of wires:                 50
   Number of wire bits:             89
   Number of public wires:          24
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                            1
     $and                           14
     $dff                            3
     $eq                             1
     $logic_and                      1
     $mux                           13
     $not                            8
     $or                             6
     $reduce_or                      1

=== $paramod$403322652aa953b3123790a0ef58100329b3cba9\rr_arb_tree ===

   Number of wires:                 72
   Number of wire bits:           1535
   Number of public wires:          30
   Number of public wire bits:    1471
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                            1
     $and                           30
     $dff                            3
     $eq                             1
     $logic_and                      1
     $mux                           19
     $not                           16
     $or                            14
     $reduce_or                      1

=== design hierarchy ===

   wbuffer_tb                        1
     cva6_wbuffer_model              1
     wt_dcache_wbuffer               1
       $paramod$403322652aa953b3123790a0ef58100329b3cba9\rr_arb_tree      1
       $paramod$6d7d5c2242fc4f8fca711d815be835ec07646acc\rr_arb_tree      1
       $paramod$6ea0d0692d78520b26f719c4acb7668f98cf99d5\rr_arb_tree      1
       $paramod$e71a5fbde02405e87db1d440f268200c760af56e\fifo_v3      1
       $paramod\lzc\WIDTH=s32'00000000000000000000000000000100      1
       $paramod\lzc\WIDTH=s32'00000000000000000000000000001000      2

   Number of wires:               1617
   Number of wire bits:         151439
   Number of public wires:         414
   Number of public wire bits:   11442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1492
     $add                           89
     $and                          184
     $anyseq                        84
     $assert                         1
     $dff                           60
     $eq                            88
     $ge                             1
     $gt                             1
     $logic_and                     25
     $logic_not                     16
     $logic_or                       4
     $lt                             1
     $mul                           14
     $mux                          397
     $ne                            29
     $not                          114
     $or                           103
     $pmux                          60
     $reduce_and                    22
     $reduce_bool                    5
     $reduce_or                     77
     $shiftx                        28
     $shl                           71
     $sub                           18

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module $paramod$403322652aa953b3123790a0ef58100329b3cba9\rr_arb_tree.
Creating SMT-LIBv2 representation of module $paramod$6d7d5c2242fc4f8fca711d815be835ec07646acc\rr_arb_tree.
Creating SMT-LIBv2 representation of module $paramod$6ea0d0692d78520b26f719c4acb7668f98cf99d5\rr_arb_tree.
Creating SMT-LIBv2 representation of module $paramod$e71a5fbde02405e87db1d440f268200c760af56e\fifo_v3.
Creating SMT-LIBv2 representation of module $paramod\lzc\WIDTH=s32'00000000000000000000000000000100.
Creating SMT-LIBv2 representation of module $paramod\lzc\WIDTH=s32'00000000000000000000000000001000.
Creating SMT-LIBv2 representation of module cva6_wbuffer_model.
Creating SMT-LIBv2 representation of module wt_dcache_wbuffer.
Creating SMT-LIBv2 representation of module wbuffer_tb.

End of script. Logfile hash: 6174eea648, CPU: user 0.50s system 0.02s, MEM: 31.55 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 90% 2x write_smt2 (0 sec), 8% 2x read_ilang (0 sec), ...
