OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      20662.0 u
average displacement        0.3 u
max displacement            5.4 u
original HPWL          166875.4 u
legalized HPWL         187370.1 u
delta HPWL                   12 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 61423 cells, 477 terminals, 59519 edges and 182626 pins.
[INFO DPO-0109] Network stats: inst 61900, edges 59519, pins 182626
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 2790 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 59110 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (140832, 140670)
[INFO DPO-0310] Assigned 59110 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.875024e+08.
[INFO DPO-0302] End of matching; objective is 1.868787e+08, improvement is 0.33 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.834358e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 1.828023e+08.
[INFO DPO-0307] End of global swaps; objective is 1.828023e+08, improvement is 2.18 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.820324e+08.
[INFO DPO-0309] End of vertical swaps; objective is 1.820324e+08, improvement is 0.42 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.813512e+08.
[INFO DPO-0305] End of reordering; objective is 1.813512e+08, improvement is 0.37 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 1182200 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1182200, swaps 158614, moves 293634 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.760780e+08, Scratch cost 1.738800e+08, Incremental cost 1.738800e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.738800e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.25 percent.
[INFO DPO-0332] End of pass, Generator displacement called 1182200 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2364400, swaps 310492, moves 588969 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.738800e+08, Scratch cost 1.731586e+08, Incremental cost 1.731586e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.731586e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.41 percent.
[INFO DPO-0328] End of random improver; improvement is 1.657993 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 29562 cell orientations for row compatibility.
[INFO DPO-0383] Performed 12232 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.768877e+08, improvement is 0.87 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           187370.1 u
Final HPWL              176368.7 u
Delta HPWL                  -5.9 %

[INFO DPL-0020] Mirrored 9159 instances
[INFO DPL-0021] HPWL before          176368.7 u
[INFO DPL-0022] HPWL after           176111.6 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_11317_/CLK ^
 121.66
encoder/gen_encoder_units[0].encoder_unit/_531_/CLK ^
   0.00      0.00     121.66


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09462_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.35    0.11  300.11 ^ input260/A (BUFx16f_ASAP7_75t_R)
                 10.13   12.86  312.97 ^ input260/Y (BUFx16f_ASAP7_75t_R)
     4   29.55                           net260 (net)
                 35.22    9.29  322.26 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/A (CKINVDCx8_ASAP7_75t_R)
                 19.46   14.42  336.69 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09404_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.78                           encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_00016_ (net)
                 19.47    0.23  336.91 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09462_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                336.91   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09462_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.56   30.56   library removal time
                                 30.56   data required time
-----------------------------------------------------------------------------
                                 30.56   data required time
                               -336.91   data arrival time
-----------------------------------------------------------------------------
                                306.35   slack (MET)


Startpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09456_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09456_/CLK (DLLx1_ASAP7_75t_R)
                  7.62   18.22 1518.22 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09456_/Q (DLLx1_ASAP7_75t_R)
     1    0.59                           encoder/gen_encoder_units[2].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  7.62    0.00 1518.23 ^ encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                               1518.23   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 v encoder/gen_encoder_units[2].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00 1500.00   clock gating hold time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -1518.23   data arrival time
-----------------------------------------------------------------------------
                                 18.23   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/_387_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/_422_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/_387_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 29.68   46.89   46.89 ^ gen_decoderX_units[0].decoder/_387_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     3    3.15                           gen_decoderX_units[0].decoder/_038_ (net)
                 29.68    0.01   46.90 ^ gen_decoderX_units[0].decoder/_385_/A1 (OAI21x1_ASAP7_75t_R)
                  6.75    8.18   55.08 v gen_decoderX_units[0].decoder/_385_/Y (OAI21x1_ASAP7_75t_R)
     1    0.70                           gen_decoderX_units[0].decoder/_074_ (net)
                  6.75    0.01   55.09 v gen_decoderX_units[0].decoder/_422_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 55.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/_422_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.08    5.08   library hold time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                -55.09   data arrival time
-----------------------------------------------------------------------------
                                 50.01   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3874_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.35    0.11  300.11 ^ input260/A (BUFx16f_ASAP7_75t_R)
                 10.13   12.86  312.97 ^ input260/Y (BUFx16f_ASAP7_75t_R)
     4   29.55                           net260 (net)
                 35.44    9.36  322.33 ^ max_length1281/A (BUFx16f_ASAP7_75t_R)
                  9.16   21.36  343.70 ^ max_length1281/Y (BUFx16f_ASAP7_75t_R)
     4   43.39                           net1281 (net)
                194.48   61.46  405.16 ^ load_slew1280/A (BUFx16f_ASAP7_75t_R)
                 26.47   40.26  445.41 ^ load_slew1280/Y (BUFx16f_ASAP7_75t_R)
     7   71.06                           net1280 (net)
                101.11   28.65  474.07 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3848_/A (CKINVDCx20_ASAP7_75t_R)
                 48.40   24.73  498.79 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3848_/Y (CKINVDCx20_ASAP7_75t_R)
    64   63.71                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_0064_ (net)
                 66.39   15.34  514.14 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3874_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                514.14   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3874_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         27.63 1527.63   library recovery time
                               1527.63   data required time
-----------------------------------------------------------------------------
                               1527.63   data required time
                               -514.14   data arrival time
-----------------------------------------------------------------------------
                               1013.49   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39514_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31777_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39514_/CLK (DLLx3_ASAP7_75t_R)
                 63.79   53.03 1553.03 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39514_/Q (DLLx3_ASAP7_75t_R)
    33   30.17                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[5].sub_unit_i.cg_we_global.en_latch (net)
                 84.20   18.88 1571.91 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31777_/B (AND3x1_ASAP7_75t_R)
                               1571.91   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31777_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1571.91   data arrival time
-----------------------------------------------------------------------------
                               1428.09   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45493_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42479_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45493_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                101.63   81.17   81.17 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45493_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   15.12                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00000_ (net)
                101.71    1.73   82.91 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32233_/A (CKINVDCx20_ASAP7_75t_R)
                 29.30   15.63   98.54 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32233_/Y (CKINVDCx20_ASAP7_75t_R)
    52   46.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[15] (net)
                 29.30    0.02   98.56 v max_length1200/A (BUFx16f_ASAP7_75t_R)
                 27.37   24.41  122.97 v max_length1200/Y (BUFx16f_ASAP7_75t_R)
    60   61.04                           net1200 (net)
                 78.15   23.06  146.02 v max_length1199/A (BUFx16f_ASAP7_75t_R)
                 13.65   32.60  178.62 v max_length1199/Y (BUFx16f_ASAP7_75t_R)
    51   50.42                           net1199 (net)
                117.05   36.32  214.94 v load_slew1198/A (BUFx16f_ASAP7_75t_R)
                 23.97   37.91  252.85 v load_slew1198/Y (BUFx16f_ASAP7_75t_R)
    45   42.36                           net1198 (net)
                 53.57   14.21  267.06 v max_length1197/A (BUFx16f_ASAP7_75t_R)
                 18.42   28.66  295.72 v max_length1197/Y (BUFx16f_ASAP7_75t_R)
    58   53.27                           net1197 (net)
                113.36   35.62  331.35 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42479_/D (DHLx1_ASAP7_75t_R)
                                331.35   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42479_/CLK (DHLx1_ASAP7_75t_R)
                        331.35  331.35   time borrowed from endpoint
                                331.35   data required time
-----------------------------------------------------------------------------
                                331.35   data required time
                               -331.35   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -25.09
--------------------------------------------
max time borrow                      1474.91
actual time borrow                    331.35
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3874_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        300.00  300.00 ^ input external delay
                  0.00    0.00  300.00 ^ rst_ni (in)
     1    2.90                           rst_ni (net)
                  0.35    0.11  300.11 ^ input260/A (BUFx16f_ASAP7_75t_R)
                 10.13   12.86  312.97 ^ input260/Y (BUFx16f_ASAP7_75t_R)
     4   29.55                           net260 (net)
                 35.44    9.36  322.33 ^ max_length1281/A (BUFx16f_ASAP7_75t_R)
                  9.16   21.36  343.70 ^ max_length1281/Y (BUFx16f_ASAP7_75t_R)
     4   43.39                           net1281 (net)
                194.48   61.46  405.16 ^ load_slew1280/A (BUFx16f_ASAP7_75t_R)
                 26.47   40.26  445.41 ^ load_slew1280/Y (BUFx16f_ASAP7_75t_R)
     7   71.06                           net1280 (net)
                101.11   28.65  474.07 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3848_/A (CKINVDCx20_ASAP7_75t_R)
                 48.40   24.73  498.79 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3848_/Y (CKINVDCx20_ASAP7_75t_R)
    64   63.71                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_0064_ (net)
                 66.39   15.34  514.14 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3874_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                514.14   data arrival time

                  0.00 1500.00 1500.00   clock clk_i' (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_3874_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         27.63 1527.63   library recovery time
                               1527.63   data required time
-----------------------------------------------------------------------------
                               1527.63   data required time
                               -514.14   data arrival time
-----------------------------------------------------------------------------
                               1013.49   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39514_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31777_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00 1500.00 1500.00   clock clk_i (fall edge)
                          0.00 1500.00   clock network delay (ideal)
                  0.00    0.00 1500.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39514_/CLK (DLLx3_ASAP7_75t_R)
                 63.79   53.03 1553.03 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_39514_/Q (DLLx3_ASAP7_75t_R)
    33   30.17                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[5].sub_unit_i.cg_we_global.en_latch (net)
                 84.20   18.88 1571.91 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31777_/B (AND3x1_ASAP7_75t_R)
                               1571.91   data arrival time

                  0.00 3000.00 3000.00   clock clk_i (rise edge)
                          0.00 3000.00   clock network delay (ideal)
                          0.00 3000.00   clock reconvergence pessimism
                               3000.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31777_/A (AND3x1_ASAP7_75t_R)
                          0.00 3000.00   clock gating setup time
                               3000.00   data required time
-----------------------------------------------------------------------------
                               3000.00   data required time
                               -1571.91   data arrival time
-----------------------------------------------------------------------------
                               1428.09   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45493_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42479_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45493_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                101.63   81.17   81.17 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_45493_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   15.12                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_00000_ (net)
                101.71    1.73   82.91 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32233_/A (CKINVDCx20_ASAP7_75t_R)
                 29.30   15.63   98.54 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_32233_/Y (CKINVDCx20_ASAP7_75t_R)
    52   46.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[15] (net)
                 29.30    0.02   98.56 v max_length1200/A (BUFx16f_ASAP7_75t_R)
                 27.37   24.41  122.97 v max_length1200/Y (BUFx16f_ASAP7_75t_R)
    60   61.04                           net1200 (net)
                 78.15   23.06  146.02 v max_length1199/A (BUFx16f_ASAP7_75t_R)
                 13.65   32.60  178.62 v max_length1199/Y (BUFx16f_ASAP7_75t_R)
    51   50.42                           net1199 (net)
                117.05   36.32  214.94 v load_slew1198/A (BUFx16f_ASAP7_75t_R)
                 23.97   37.91  252.85 v load_slew1198/Y (BUFx16f_ASAP7_75t_R)
    45   42.36                           net1198 (net)
                 53.57   14.21  267.06 v max_length1197/A (BUFx16f_ASAP7_75t_R)
                 18.42   28.66  295.72 v max_length1197/Y (BUFx16f_ASAP7_75t_R)
    58   53.27                           net1197 (net)
                113.36   35.62  331.35 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42479_/D (DHLx1_ASAP7_75t_R)
                                331.35   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_42479_/CLK (DHLx1_ASAP7_75t_R)
                        331.35  331.35   time borrowed from endpoint
                                331.35   data required time
-----------------------------------------------------------------------------
                                331.35   data required time
                               -331.35   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                    1500.00
library setup time                    -25.09
--------------------------------------------
max time borrow                      1474.91
actual time borrow                    331.35
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10320_/D  320.00  330.93  -10.93 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10304_/D  320.00  330.89  -10.89 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10064_/D  320.00  330.88  -10.88 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10272_/D  320.00  330.85  -10.85 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10336_/D  320.00  330.82  -10.82 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10544_/D  320.00  330.78  -10.78 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10496_/D  320.00  330.70  -10.70 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10128_/D  320.00  330.62  -10.62 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10176_/D  320.00  330.57  -10.57 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10384_/D  320.00  330.56  -10.56 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10512_/D  320.00  330.55  -10.55 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10112_/D  320.00  330.55  -10.55 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10448_/D  320.00  330.34  -10.34 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10432_/D  320.00  329.73   -9.73 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_06003_/C  320.00  329.09   -9.09 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_08842_/C  320.00  329.04   -9.04 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_05743_/C  320.00  329.01   -9.01 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10480_/D  320.00  328.71   -8.71 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10352_/D  320.00  328.67   -8.67 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_04772_/A  320.00  327.81   -7.81 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_06134_/C  320.00  326.81   -6.81 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10560_/D  320.00  325.25   -5.25 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_07118_/C  320.00  325.24   -5.24 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_08278_/C  320.00  324.96   -4.96 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_04761_/C  320.00  324.83   -4.83 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_07374_/C  320.00  323.80   -3.80 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10312_/D  320.00  323.08   -3.08 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10536_/D  320.00  323.07   -3.07 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10296_/D  320.00  323.01   -3.01 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10488_/D  320.00  322.96   -2.96 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10056_/D  320.00  322.93   -2.93 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10264_/D  320.00  322.84   -2.84 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10328_/D  320.00  322.68   -2.68 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_05106_/C  320.00  322.63   -2.63 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10120_/D  320.00  322.62   -2.62 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_07815_/C  320.00  322.57   -2.57 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_06103_/C  320.00  321.97   -1.97 (VIOLATED)
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/_31387_/B  320.00  321.60   -1.60 (VIOLATED)
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_10552_/D  320.00  321.38   -1.38 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_08041_/C  320.00  320.86   -0.86 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_07012_/C  320.00  320.80   -0.80 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_05970_/C  320.00  320.69   -0.69 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_05695_/C  320.00  320.64   -0.64 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_04885_/A  320.00  320.57   -0.57 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_08798_/C  320.00  320.46   -0.46 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_08522_/A  320.00  320.35   -0.35 (VIOLATED)
encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_05944_/A  320.00  320.07   -0.07 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-10.929924011230469

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0342

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
2.644812822341919

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0574

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 47

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
331.3457

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.94e-03   2.64e-04   1.66e-06   5.20e-03  41.9%
Combinational          2.13e-03   5.09e-03   4.66e-06   7.23e-03  58.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.07e-03   5.35e-03   6.32e-06   1.24e-02 100.0%
                          56.9%      43.1%       0.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 8100 u^2 42% utilization.

Elapsed time: 0:50.02[h:]min:sec. CPU time: user 49.69 sys 0.25 (99%). Peak memory: 520028KB.
