// Seed: 2533806442
`default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(posedge 1)
    if (1) begin
      SystemTFIdentifier;
      if (id_1 - id_4 * 1) begin
        SystemTFIdentifier(1);
      end
    end else id_5[1 : 1] <= 1;
  logic id_6;
endmodule
