|toplvl
clk => datapath:datapath_unit.clk
reset => datapath:datapath_unit.reset
regSelect[0] => datapath:datapath_unit.RegSelect[0]
regSelect[1] => datapath:datapath_unit.RegSelect[1]
regSelect[2] => datapath:datapath_unit.RegSelect[2]
registerOut[0] <= datapath:datapath_unit.RegisterOut[0]
registerOut[1] <= datapath:datapath_unit.RegisterOut[1]
registerOut[2] <= datapath:datapath_unit.RegisterOut[2]
registerOut[3] <= datapath:datapath_unit.RegisterOut[3]
registerOut[4] <= datapath:datapath_unit.RegisterOut[4]
registerOut[5] <= datapath:datapath_unit.RegisterOut[5]
registerOut[6] <= datapath:datapath_unit.RegisterOut[6]
registerOut[7] <= datapath:datapath_unit.RegisterOut[7]
registerOut[8] <= datapath:datapath_unit.RegisterOut[8]
registerOut[9] <= datapath:datapath_unit.RegisterOut[9]
registerOut[10] <= datapath:datapath_unit.RegisterOut[10]
registerOut[11] <= datapath:datapath_unit.RegisterOut[11]
registerOut[12] <= datapath:datapath_unit.RegisterOut[12]
registerOut[13] <= datapath:datapath_unit.RegisterOut[13]
registerOut[14] <= datapath:datapath_unit.RegisterOut[14]
registerOut[15] <= datapath:datapath_unit.RegisterOut[15]
registerOut[16] <= datapath:datapath_unit.RegisterOut[16]
registerOut[17] <= datapath:datapath_unit.RegisterOut[17]
registerOut[18] <= datapath:datapath_unit.RegisterOut[18]
registerOut[19] <= datapath:datapath_unit.RegisterOut[19]
registerOut[20] <= datapath:datapath_unit.RegisterOut[20]
registerOut[21] <= datapath:datapath_unit.RegisterOut[21]
registerOut[22] <= datapath:datapath_unit.RegisterOut[22]
registerOut[23] <= datapath:datapath_unit.RegisterOut[23]
registerOut[24] <= datapath:datapath_unit.RegisterOut[24]
registerOut[25] <= datapath:datapath_unit.RegisterOut[25]
registerOut[26] <= datapath:datapath_unit.RegisterOut[26]
registerOut[27] <= datapath:datapath_unit.RegisterOut[27]
registerOut[28] <= datapath:datapath_unit.RegisterOut[28]
registerOut[29] <= datapath:datapath_unit.RegisterOut[29]
registerOut[30] <= datapath:datapath_unit.RegisterOut[30]
registerOut[31] <= datapath:datapath_unit.RegisterOut[31]


|toplvl|datapath:datapath_unit
clk => nBitRegister:pcReg.i_clock
clk => RegFile:reg_file.i_clock
clk => dataMem:data_mem.clk
reset => RegFile:reg_file.i_reset
reset => nBitRegister:pcReg.i_resetBar
RegDst => nbitmux21:writeReg_mux.s
Jump => nbitmux21:jumpMux.s
Branch => branch_sel.IN1
BranchNotEq => branch_sel.IN1
MemToReg => nbitmux21:writeData_mux.s
ALUControl[0] => ALU:mips_alu.ALUOp[0]
ALUControl[1] => ALU:mips_alu.ALUOp[1]
ALUControl[2] => ALU:mips_alu.ALUOp[2]
ALUControl[3] => ALU:mips_alu.ALUOp[3]
MemWrite => dataMem:data_mem.write_en
ALUSrc => nbitmux21:alu_inB_mux.s
RegWrite => RegFile:reg_file.RegWrite
RegSelect[0] => nbitmux81:out_mux.s0
RegSelect[1] => nbitmux81:out_mux.s1
RegSelect[2] => nbitmux81:out_mux.s2
OpCode[0] <= instruction_memory:instruction_mem.instr_out[26]
OpCode[1] <= instruction_memory:instruction_mem.instr_out[27]
OpCode[2] <= instruction_memory:instruction_mem.instr_out[28]
OpCode[3] <= instruction_memory:instruction_mem.instr_out[29]
OpCode[4] <= instruction_memory:instruction_mem.instr_out[30]
OpCode[5] <= instruction_memory:instruction_mem.instr_out[31]
FuncCode[0] <= instruction_memory:instruction_mem.instr_out[0]
FuncCode[1] <= instruction_memory:instruction_mem.instr_out[1]
FuncCode[2] <= instruction_memory:instruction_mem.instr_out[2]
FuncCode[3] <= instruction_memory:instruction_mem.instr_out[3]
FuncCode[4] <= instruction_memory:instruction_mem.instr_out[4]
FuncCode[5] <= instruction_memory:instruction_mem.instr_out[5]
RegisterOut[0] <= nbitmux81:out_mux.y[0]
RegisterOut[1] <= nbitmux81:out_mux.y[1]
RegisterOut[2] <= nbitmux81:out_mux.y[2]
RegisterOut[3] <= nbitmux81:out_mux.y[3]
RegisterOut[4] <= nbitmux81:out_mux.y[4]
RegisterOut[5] <= nbitmux81:out_mux.y[5]
RegisterOut[6] <= nbitmux81:out_mux.y[6]
RegisterOut[7] <= nbitmux81:out_mux.y[7]
RegisterOut[8] <= nbitmux81:out_mux.y[8]
RegisterOut[9] <= nbitmux81:out_mux.y[9]
RegisterOut[10] <= nbitmux81:out_mux.y[10]
RegisterOut[11] <= nbitmux81:out_mux.y[11]
RegisterOut[12] <= nbitmux81:out_mux.y[12]
RegisterOut[13] <= nbitmux81:out_mux.y[13]
RegisterOut[14] <= nbitmux81:out_mux.y[14]
RegisterOut[15] <= nbitmux81:out_mux.y[15]
RegisterOut[16] <= nbitmux81:out_mux.y[16]
RegisterOut[17] <= nbitmux81:out_mux.y[17]
RegisterOut[18] <= nbitmux81:out_mux.y[18]
RegisterOut[19] <= nbitmux81:out_mux.y[19]
RegisterOut[20] <= nbitmux81:out_mux.y[20]
RegisterOut[21] <= nbitmux81:out_mux.y[21]
RegisterOut[22] <= nbitmux81:out_mux.y[22]
RegisterOut[23] <= nbitmux81:out_mux.y[23]
RegisterOut[24] <= nbitmux81:out_mux.y[24]
RegisterOut[25] <= nbitmux81:out_mux.y[25]
RegisterOut[26] <= nbitmux81:out_mux.y[26]
RegisterOut[27] <= nbitmux81:out_mux.y[27]
RegisterOut[28] <= nbitmux81:out_mux.y[28]
RegisterOut[29] <= nbitmux81:out_mux.y[29]
RegisterOut[30] <= nbitmux81:out_mux.y[30]
RegisterOut[31] <= nbitmux81:out_mux.y[31]


|toplvl|datapath:datapath_unit|nBitRegister:pcReg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitRegister:pcReg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|instruction_memory:instruction_mem
address[0] => rom.RADDR
address[1] => rom.RADDR1
address[2] => rom.RADDR2
address[3] => rom.RADDR3
address[4] => rom.RADDR4
address[5] => rom.RADDR5
address[6] => rom.RADDR6
address[7] => rom.RADDR7
instr_out[0] <= rom.DATAOUT
instr_out[1] <= rom.DATAOUT1
instr_out[2] <= rom.DATAOUT2
instr_out[3] <= rom.DATAOUT3
instr_out[4] <= rom.DATAOUT4
instr_out[5] <= rom.DATAOUT5
instr_out[6] <= rom.DATAOUT6
instr_out[7] <= rom.DATAOUT7
instr_out[8] <= rom.DATAOUT8
instr_out[9] <= rom.DATAOUT9
instr_out[10] <= rom.DATAOUT10
instr_out[11] <= rom.DATAOUT11
instr_out[12] <= rom.DATAOUT12
instr_out[13] <= rom.DATAOUT13
instr_out[14] <= rom.DATAOUT14
instr_out[15] <= rom.DATAOUT15
instr_out[16] <= rom.DATAOUT16
instr_out[17] <= rom.DATAOUT17
instr_out[18] <= rom.DATAOUT18
instr_out[19] <= rom.DATAOUT19
instr_out[20] <= rom.DATAOUT20
instr_out[21] <= rom.DATAOUT21
instr_out[22] <= rom.DATAOUT22
instr_out[23] <= rom.DATAOUT23
instr_out[24] <= rom.DATAOUT24
instr_out[25] <= rom.DATAOUT25
instr_out[26] <= rom.DATAOUT26
instr_out[27] <= rom.DATAOUT27
instr_out[28] <= rom.DATAOUT28
instr_out[29] <= rom.DATAOUT29
instr_out[30] <= rom.DATAOUT30
instr_out[31] <= rom.DATAOUT31


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd
i_Ai[0] => oneBitAdderSubtractor:add_0.i_Ai
i_Ai[1] => oneBitAdderSubtractor:loop_add:1:addrn.i_Ai
i_Ai[2] => oneBitAdderSubtractor:loop_add:2:addrn.i_Ai
i_Ai[3] => oneBitAdderSubtractor:loop_add:3:addrn.i_Ai
i_Ai[4] => oneBitAdderSubtractor:loop_add:4:addrn.i_Ai
i_Ai[5] => oneBitAdderSubtractor:loop_add:5:addrn.i_Ai
i_Ai[6] => oneBitAdderSubtractor:loop_add:6:addrn.i_Ai
i_Ai[7] => oneBitAdderSubtractor:loop_add:7:addrn.i_Ai
i_Ai[8] => oneBitAdderSubtractor:loop_add:8:addrn.i_Ai
i_Ai[9] => oneBitAdderSubtractor:loop_add:9:addrn.i_Ai
i_Ai[10] => oneBitAdderSubtractor:loop_add:10:addrn.i_Ai
i_Ai[11] => oneBitAdderSubtractor:loop_add:11:addrn.i_Ai
i_Ai[12] => oneBitAdderSubtractor:loop_add:12:addrn.i_Ai
i_Ai[13] => oneBitAdderSubtractor:loop_add:13:addrn.i_Ai
i_Ai[14] => oneBitAdderSubtractor:loop_add:14:addrn.i_Ai
i_Ai[15] => oneBitAdderSubtractor:loop_add:15:addrn.i_Ai
i_Ai[16] => oneBitAdderSubtractor:loop_add:16:addrn.i_Ai
i_Ai[17] => oneBitAdderSubtractor:loop_add:17:addrn.i_Ai
i_Ai[18] => oneBitAdderSubtractor:loop_add:18:addrn.i_Ai
i_Ai[19] => oneBitAdderSubtractor:loop_add:19:addrn.i_Ai
i_Ai[20] => oneBitAdderSubtractor:loop_add:20:addrn.i_Ai
i_Ai[21] => oneBitAdderSubtractor:loop_add:21:addrn.i_Ai
i_Ai[22] => oneBitAdderSubtractor:loop_add:22:addrn.i_Ai
i_Ai[23] => oneBitAdderSubtractor:loop_add:23:addrn.i_Ai
i_Ai[24] => oneBitAdderSubtractor:loop_add:24:addrn.i_Ai
i_Ai[25] => oneBitAdderSubtractor:loop_add:25:addrn.i_Ai
i_Ai[26] => oneBitAdderSubtractor:loop_add:26:addrn.i_Ai
i_Ai[27] => oneBitAdderSubtractor:loop_add:27:addrn.i_Ai
i_Ai[28] => oneBitAdderSubtractor:loop_add:28:addrn.i_Ai
i_Ai[29] => oneBitAdderSubtractor:loop_add:29:addrn.i_Ai
i_Ai[30] => oneBitAdderSubtractor:loop_add:30:addrn.i_Ai
i_Ai[31] => oneBitAdderSubtractor:loop_add:31:addrn.i_Ai
i_Bi[0] => oneBitAdderSubtractor:add_0.i_Bi
i_Bi[1] => oneBitAdderSubtractor:loop_add:1:addrn.i_Bi
i_Bi[2] => oneBitAdderSubtractor:loop_add:2:addrn.i_Bi
i_Bi[3] => oneBitAdderSubtractor:loop_add:3:addrn.i_Bi
i_Bi[4] => oneBitAdderSubtractor:loop_add:4:addrn.i_Bi
i_Bi[5] => oneBitAdderSubtractor:loop_add:5:addrn.i_Bi
i_Bi[6] => oneBitAdderSubtractor:loop_add:6:addrn.i_Bi
i_Bi[7] => oneBitAdderSubtractor:loop_add:7:addrn.i_Bi
i_Bi[8] => oneBitAdderSubtractor:loop_add:8:addrn.i_Bi
i_Bi[9] => oneBitAdderSubtractor:loop_add:9:addrn.i_Bi
i_Bi[10] => oneBitAdderSubtractor:loop_add:10:addrn.i_Bi
i_Bi[11] => oneBitAdderSubtractor:loop_add:11:addrn.i_Bi
i_Bi[12] => oneBitAdderSubtractor:loop_add:12:addrn.i_Bi
i_Bi[13] => oneBitAdderSubtractor:loop_add:13:addrn.i_Bi
i_Bi[14] => oneBitAdderSubtractor:loop_add:14:addrn.i_Bi
i_Bi[15] => oneBitAdderSubtractor:loop_add:15:addrn.i_Bi
i_Bi[16] => oneBitAdderSubtractor:loop_add:16:addrn.i_Bi
i_Bi[17] => oneBitAdderSubtractor:loop_add:17:addrn.i_Bi
i_Bi[18] => oneBitAdderSubtractor:loop_add:18:addrn.i_Bi
i_Bi[19] => oneBitAdderSubtractor:loop_add:19:addrn.i_Bi
i_Bi[20] => oneBitAdderSubtractor:loop_add:20:addrn.i_Bi
i_Bi[21] => oneBitAdderSubtractor:loop_add:21:addrn.i_Bi
i_Bi[22] => oneBitAdderSubtractor:loop_add:22:addrn.i_Bi
i_Bi[23] => oneBitAdderSubtractor:loop_add:23:addrn.i_Bi
i_Bi[24] => oneBitAdderSubtractor:loop_add:24:addrn.i_Bi
i_Bi[25] => oneBitAdderSubtractor:loop_add:25:addrn.i_Bi
i_Bi[26] => oneBitAdderSubtractor:loop_add:26:addrn.i_Bi
i_Bi[27] => oneBitAdderSubtractor:loop_add:27:addrn.i_Bi
i_Bi[28] => oneBitAdderSubtractor:loop_add:28:addrn.i_Bi
i_Bi[29] => oneBitAdderSubtractor:loop_add:29:addrn.i_Bi
i_Bi[30] => oneBitAdderSubtractor:loop_add:30:addrn.i_Bi
i_Bi[31] => oneBitAdderSubtractor:loop_add:31:addrn.i_Bi
operationFlag => oneBitAdderSubtractor:add_0.i_CarryIn
operationFlag => oneBitAdderSubtractor:add_0.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:1:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:2:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:3:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:4:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:5:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:6:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:7:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:8:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:9:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:10:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:11:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:12:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:13:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:14:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:15:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:16:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:17:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:18:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:19:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:20:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:21:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:22:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:23:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:24:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:25:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:26:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:27:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:28:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:29:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:30:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:31:addrn.operationFlag
o_CarryOut <= oneBitAdderSubtractor:loop_add:31:addrn.o_CarryOut
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Sum[0] <= oneBitAdderSubtractor:add_0.o_Sum
o_Sum[1] <= oneBitAdderSubtractor:loop_add:1:addrn.o_Sum
o_Sum[2] <= oneBitAdderSubtractor:loop_add:2:addrn.o_Sum
o_Sum[3] <= oneBitAdderSubtractor:loop_add:3:addrn.o_Sum
o_Sum[4] <= oneBitAdderSubtractor:loop_add:4:addrn.o_Sum
o_Sum[5] <= oneBitAdderSubtractor:loop_add:5:addrn.o_Sum
o_Sum[6] <= oneBitAdderSubtractor:loop_add:6:addrn.o_Sum
o_Sum[7] <= oneBitAdderSubtractor:loop_add:7:addrn.o_Sum
o_Sum[8] <= oneBitAdderSubtractor:loop_add:8:addrn.o_Sum
o_Sum[9] <= oneBitAdderSubtractor:loop_add:9:addrn.o_Sum
o_Sum[10] <= oneBitAdderSubtractor:loop_add:10:addrn.o_Sum
o_Sum[11] <= oneBitAdderSubtractor:loop_add:11:addrn.o_Sum
o_Sum[12] <= oneBitAdderSubtractor:loop_add:12:addrn.o_Sum
o_Sum[13] <= oneBitAdderSubtractor:loop_add:13:addrn.o_Sum
o_Sum[14] <= oneBitAdderSubtractor:loop_add:14:addrn.o_Sum
o_Sum[15] <= oneBitAdderSubtractor:loop_add:15:addrn.o_Sum
o_Sum[16] <= oneBitAdderSubtractor:loop_add:16:addrn.o_Sum
o_Sum[17] <= oneBitAdderSubtractor:loop_add:17:addrn.o_Sum
o_Sum[18] <= oneBitAdderSubtractor:loop_add:18:addrn.o_Sum
o_Sum[19] <= oneBitAdderSubtractor:loop_add:19:addrn.o_Sum
o_Sum[20] <= oneBitAdderSubtractor:loop_add:20:addrn.o_Sum
o_Sum[21] <= oneBitAdderSubtractor:loop_add:21:addrn.o_Sum
o_Sum[22] <= oneBitAdderSubtractor:loop_add:22:addrn.o_Sum
o_Sum[23] <= oneBitAdderSubtractor:loop_add:23:addrn.o_Sum
o_Sum[24] <= oneBitAdderSubtractor:loop_add:24:addrn.o_Sum
o_Sum[25] <= oneBitAdderSubtractor:loop_add:25:addrn.o_Sum
o_Sum[26] <= oneBitAdderSubtractor:loop_add:26:addrn.o_Sum
o_Sum[27] <= oneBitAdderSubtractor:loop_add:27:addrn.o_Sum
o_Sum[28] <= oneBitAdderSubtractor:loop_add:28:addrn.o_Sum
o_Sum[29] <= oneBitAdderSubtractor:loop_add:29:addrn.o_Sum
o_Sum[30] <= oneBitAdderSubtractor:loop_add:30:addrn.o_Sum
o_Sum[31] <= oneBitAdderSubtractor:loop_add:31:addrn.o_Sum


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:add_0
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:1:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:2:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:3:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:4:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:5:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:6:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:7:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:8:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:9:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:10:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:11:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:12:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:13:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:14:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:15:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:16:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:17:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:18:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:19:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:20:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:21:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:22:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:23:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:24:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:25:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:26:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:27:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:28:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:29:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:30:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:pcAdd|oneBitAdderSubtractor:\loop_add:31:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd
i_Ai[0] => oneBitAdderSubtractor:add_0.i_Ai
i_Ai[1] => oneBitAdderSubtractor:loop_add:1:addrn.i_Ai
i_Ai[2] => oneBitAdderSubtractor:loop_add:2:addrn.i_Ai
i_Ai[3] => oneBitAdderSubtractor:loop_add:3:addrn.i_Ai
i_Ai[4] => oneBitAdderSubtractor:loop_add:4:addrn.i_Ai
i_Ai[5] => oneBitAdderSubtractor:loop_add:5:addrn.i_Ai
i_Ai[6] => oneBitAdderSubtractor:loop_add:6:addrn.i_Ai
i_Ai[7] => oneBitAdderSubtractor:loop_add:7:addrn.i_Ai
i_Ai[8] => oneBitAdderSubtractor:loop_add:8:addrn.i_Ai
i_Ai[9] => oneBitAdderSubtractor:loop_add:9:addrn.i_Ai
i_Ai[10] => oneBitAdderSubtractor:loop_add:10:addrn.i_Ai
i_Ai[11] => oneBitAdderSubtractor:loop_add:11:addrn.i_Ai
i_Ai[12] => oneBitAdderSubtractor:loop_add:12:addrn.i_Ai
i_Ai[13] => oneBitAdderSubtractor:loop_add:13:addrn.i_Ai
i_Ai[14] => oneBitAdderSubtractor:loop_add:14:addrn.i_Ai
i_Ai[15] => oneBitAdderSubtractor:loop_add:15:addrn.i_Ai
i_Ai[16] => oneBitAdderSubtractor:loop_add:16:addrn.i_Ai
i_Ai[17] => oneBitAdderSubtractor:loop_add:17:addrn.i_Ai
i_Ai[18] => oneBitAdderSubtractor:loop_add:18:addrn.i_Ai
i_Ai[19] => oneBitAdderSubtractor:loop_add:19:addrn.i_Ai
i_Ai[20] => oneBitAdderSubtractor:loop_add:20:addrn.i_Ai
i_Ai[21] => oneBitAdderSubtractor:loop_add:21:addrn.i_Ai
i_Ai[22] => oneBitAdderSubtractor:loop_add:22:addrn.i_Ai
i_Ai[23] => oneBitAdderSubtractor:loop_add:23:addrn.i_Ai
i_Ai[24] => oneBitAdderSubtractor:loop_add:24:addrn.i_Ai
i_Ai[25] => oneBitAdderSubtractor:loop_add:25:addrn.i_Ai
i_Ai[26] => oneBitAdderSubtractor:loop_add:26:addrn.i_Ai
i_Ai[27] => oneBitAdderSubtractor:loop_add:27:addrn.i_Ai
i_Ai[28] => oneBitAdderSubtractor:loop_add:28:addrn.i_Ai
i_Ai[29] => oneBitAdderSubtractor:loop_add:29:addrn.i_Ai
i_Ai[30] => oneBitAdderSubtractor:loop_add:30:addrn.i_Ai
i_Ai[31] => oneBitAdderSubtractor:loop_add:31:addrn.i_Ai
i_Bi[0] => oneBitAdderSubtractor:add_0.i_Bi
i_Bi[1] => oneBitAdderSubtractor:loop_add:1:addrn.i_Bi
i_Bi[2] => oneBitAdderSubtractor:loop_add:2:addrn.i_Bi
i_Bi[3] => oneBitAdderSubtractor:loop_add:3:addrn.i_Bi
i_Bi[4] => oneBitAdderSubtractor:loop_add:4:addrn.i_Bi
i_Bi[5] => oneBitAdderSubtractor:loop_add:5:addrn.i_Bi
i_Bi[6] => oneBitAdderSubtractor:loop_add:6:addrn.i_Bi
i_Bi[7] => oneBitAdderSubtractor:loop_add:7:addrn.i_Bi
i_Bi[8] => oneBitAdderSubtractor:loop_add:8:addrn.i_Bi
i_Bi[9] => oneBitAdderSubtractor:loop_add:9:addrn.i_Bi
i_Bi[10] => oneBitAdderSubtractor:loop_add:10:addrn.i_Bi
i_Bi[11] => oneBitAdderSubtractor:loop_add:11:addrn.i_Bi
i_Bi[12] => oneBitAdderSubtractor:loop_add:12:addrn.i_Bi
i_Bi[13] => oneBitAdderSubtractor:loop_add:13:addrn.i_Bi
i_Bi[14] => oneBitAdderSubtractor:loop_add:14:addrn.i_Bi
i_Bi[15] => oneBitAdderSubtractor:loop_add:15:addrn.i_Bi
i_Bi[16] => oneBitAdderSubtractor:loop_add:16:addrn.i_Bi
i_Bi[17] => oneBitAdderSubtractor:loop_add:17:addrn.i_Bi
i_Bi[18] => oneBitAdderSubtractor:loop_add:18:addrn.i_Bi
i_Bi[19] => oneBitAdderSubtractor:loop_add:19:addrn.i_Bi
i_Bi[20] => oneBitAdderSubtractor:loop_add:20:addrn.i_Bi
i_Bi[21] => oneBitAdderSubtractor:loop_add:21:addrn.i_Bi
i_Bi[22] => oneBitAdderSubtractor:loop_add:22:addrn.i_Bi
i_Bi[23] => oneBitAdderSubtractor:loop_add:23:addrn.i_Bi
i_Bi[24] => oneBitAdderSubtractor:loop_add:24:addrn.i_Bi
i_Bi[25] => oneBitAdderSubtractor:loop_add:25:addrn.i_Bi
i_Bi[26] => oneBitAdderSubtractor:loop_add:26:addrn.i_Bi
i_Bi[27] => oneBitAdderSubtractor:loop_add:27:addrn.i_Bi
i_Bi[28] => oneBitAdderSubtractor:loop_add:28:addrn.i_Bi
i_Bi[29] => oneBitAdderSubtractor:loop_add:29:addrn.i_Bi
i_Bi[30] => oneBitAdderSubtractor:loop_add:30:addrn.i_Bi
i_Bi[31] => oneBitAdderSubtractor:loop_add:31:addrn.i_Bi
operationFlag => oneBitAdderSubtractor:add_0.i_CarryIn
operationFlag => oneBitAdderSubtractor:add_0.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:1:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:2:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:3:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:4:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:5:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:6:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:7:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:8:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:9:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:10:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:11:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:12:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:13:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:14:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:15:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:16:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:17:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:18:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:19:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:20:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:21:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:22:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:23:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:24:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:25:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:26:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:27:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:28:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:29:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:30:addrn.operationFlag
operationFlag => oneBitAdderSubtractor:loop_add:31:addrn.operationFlag
o_CarryOut <= oneBitAdderSubtractor:loop_add:31:addrn.o_CarryOut
o_overflow <= o_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_Sum[0] <= oneBitAdderSubtractor:add_0.o_Sum
o_Sum[1] <= oneBitAdderSubtractor:loop_add:1:addrn.o_Sum
o_Sum[2] <= oneBitAdderSubtractor:loop_add:2:addrn.o_Sum
o_Sum[3] <= oneBitAdderSubtractor:loop_add:3:addrn.o_Sum
o_Sum[4] <= oneBitAdderSubtractor:loop_add:4:addrn.o_Sum
o_Sum[5] <= oneBitAdderSubtractor:loop_add:5:addrn.o_Sum
o_Sum[6] <= oneBitAdderSubtractor:loop_add:6:addrn.o_Sum
o_Sum[7] <= oneBitAdderSubtractor:loop_add:7:addrn.o_Sum
o_Sum[8] <= oneBitAdderSubtractor:loop_add:8:addrn.o_Sum
o_Sum[9] <= oneBitAdderSubtractor:loop_add:9:addrn.o_Sum
o_Sum[10] <= oneBitAdderSubtractor:loop_add:10:addrn.o_Sum
o_Sum[11] <= oneBitAdderSubtractor:loop_add:11:addrn.o_Sum
o_Sum[12] <= oneBitAdderSubtractor:loop_add:12:addrn.o_Sum
o_Sum[13] <= oneBitAdderSubtractor:loop_add:13:addrn.o_Sum
o_Sum[14] <= oneBitAdderSubtractor:loop_add:14:addrn.o_Sum
o_Sum[15] <= oneBitAdderSubtractor:loop_add:15:addrn.o_Sum
o_Sum[16] <= oneBitAdderSubtractor:loop_add:16:addrn.o_Sum
o_Sum[17] <= oneBitAdderSubtractor:loop_add:17:addrn.o_Sum
o_Sum[18] <= oneBitAdderSubtractor:loop_add:18:addrn.o_Sum
o_Sum[19] <= oneBitAdderSubtractor:loop_add:19:addrn.o_Sum
o_Sum[20] <= oneBitAdderSubtractor:loop_add:20:addrn.o_Sum
o_Sum[21] <= oneBitAdderSubtractor:loop_add:21:addrn.o_Sum
o_Sum[22] <= oneBitAdderSubtractor:loop_add:22:addrn.o_Sum
o_Sum[23] <= oneBitAdderSubtractor:loop_add:23:addrn.o_Sum
o_Sum[24] <= oneBitAdderSubtractor:loop_add:24:addrn.o_Sum
o_Sum[25] <= oneBitAdderSubtractor:loop_add:25:addrn.o_Sum
o_Sum[26] <= oneBitAdderSubtractor:loop_add:26:addrn.o_Sum
o_Sum[27] <= oneBitAdderSubtractor:loop_add:27:addrn.o_Sum
o_Sum[28] <= oneBitAdderSubtractor:loop_add:28:addrn.o_Sum
o_Sum[29] <= oneBitAdderSubtractor:loop_add:29:addrn.o_Sum
o_Sum[30] <= oneBitAdderSubtractor:loop_add:30:addrn.o_Sum
o_Sum[31] <= oneBitAdderSubtractor:loop_add:31:addrn.o_Sum


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:add_0
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:1:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:2:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:3:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:4:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:5:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:6:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:7:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:8:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:9:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:10:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:11:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:12:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:13:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:14:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:15:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:16:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:17:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:18:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:19:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:20:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:21:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:22:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:23:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:24:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:25:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:26:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:27:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:28:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:29:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:30:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nBitAdderSubtractor:branchAdd|oneBitAdderSubtractor:\loop_add:31:addrn
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux
s => mux21:muxloop:0:mux_n.s
s => mux21:muxloop:1:mux_n.s
s => mux21:muxloop:2:mux_n.s
s => mux21:muxloop:3:mux_n.s
s => mux21:muxloop:4:mux_n.s
s => mux21:muxloop:5:mux_n.s
s => mux21:muxloop:6:mux_n.s
s => mux21:muxloop:7:mux_n.s
s => mux21:muxloop:8:mux_n.s
s => mux21:muxloop:9:mux_n.s
s => mux21:muxloop:10:mux_n.s
s => mux21:muxloop:11:mux_n.s
s => mux21:muxloop:12:mux_n.s
s => mux21:muxloop:13:mux_n.s
s => mux21:muxloop:14:mux_n.s
s => mux21:muxloop:15:mux_n.s
s => mux21:muxloop:16:mux_n.s
s => mux21:muxloop:17:mux_n.s
s => mux21:muxloop:18:mux_n.s
s => mux21:muxloop:19:mux_n.s
s => mux21:muxloop:20:mux_n.s
s => mux21:muxloop:21:mux_n.s
s => mux21:muxloop:22:mux_n.s
s => mux21:muxloop:23:mux_n.s
s => mux21:muxloop:24:mux_n.s
s => mux21:muxloop:25:mux_n.s
s => mux21:muxloop:26:mux_n.s
s => mux21:muxloop:27:mux_n.s
s => mux21:muxloop:28:mux_n.s
s => mux21:muxloop:29:mux_n.s
s => mux21:muxloop:30:mux_n.s
s => mux21:muxloop:31:mux_n.s
x0[0] => mux21:muxloop:0:mux_n.x0
x0[1] => mux21:muxloop:1:mux_n.x0
x0[2] => mux21:muxloop:2:mux_n.x0
x0[3] => mux21:muxloop:3:mux_n.x0
x0[4] => mux21:muxloop:4:mux_n.x0
x0[5] => mux21:muxloop:5:mux_n.x0
x0[6] => mux21:muxloop:6:mux_n.x0
x0[7] => mux21:muxloop:7:mux_n.x0
x0[8] => mux21:muxloop:8:mux_n.x0
x0[9] => mux21:muxloop:9:mux_n.x0
x0[10] => mux21:muxloop:10:mux_n.x0
x0[11] => mux21:muxloop:11:mux_n.x0
x0[12] => mux21:muxloop:12:mux_n.x0
x0[13] => mux21:muxloop:13:mux_n.x0
x0[14] => mux21:muxloop:14:mux_n.x0
x0[15] => mux21:muxloop:15:mux_n.x0
x0[16] => mux21:muxloop:16:mux_n.x0
x0[17] => mux21:muxloop:17:mux_n.x0
x0[18] => mux21:muxloop:18:mux_n.x0
x0[19] => mux21:muxloop:19:mux_n.x0
x0[20] => mux21:muxloop:20:mux_n.x0
x0[21] => mux21:muxloop:21:mux_n.x0
x0[22] => mux21:muxloop:22:mux_n.x0
x0[23] => mux21:muxloop:23:mux_n.x0
x0[24] => mux21:muxloop:24:mux_n.x0
x0[25] => mux21:muxloop:25:mux_n.x0
x0[26] => mux21:muxloop:26:mux_n.x0
x0[27] => mux21:muxloop:27:mux_n.x0
x0[28] => mux21:muxloop:28:mux_n.x0
x0[29] => mux21:muxloop:29:mux_n.x0
x0[30] => mux21:muxloop:30:mux_n.x0
x0[31] => mux21:muxloop:31:mux_n.x0
x1[0] => mux21:muxloop:0:mux_n.x1
x1[1] => mux21:muxloop:1:mux_n.x1
x1[2] => mux21:muxloop:2:mux_n.x1
x1[3] => mux21:muxloop:3:mux_n.x1
x1[4] => mux21:muxloop:4:mux_n.x1
x1[5] => mux21:muxloop:5:mux_n.x1
x1[6] => mux21:muxloop:6:mux_n.x1
x1[7] => mux21:muxloop:7:mux_n.x1
x1[8] => mux21:muxloop:8:mux_n.x1
x1[9] => mux21:muxloop:9:mux_n.x1
x1[10] => mux21:muxloop:10:mux_n.x1
x1[11] => mux21:muxloop:11:mux_n.x1
x1[12] => mux21:muxloop:12:mux_n.x1
x1[13] => mux21:muxloop:13:mux_n.x1
x1[14] => mux21:muxloop:14:mux_n.x1
x1[15] => mux21:muxloop:15:mux_n.x1
x1[16] => mux21:muxloop:16:mux_n.x1
x1[17] => mux21:muxloop:17:mux_n.x1
x1[18] => mux21:muxloop:18:mux_n.x1
x1[19] => mux21:muxloop:19:mux_n.x1
x1[20] => mux21:muxloop:20:mux_n.x1
x1[21] => mux21:muxloop:21:mux_n.x1
x1[22] => mux21:muxloop:22:mux_n.x1
x1[23] => mux21:muxloop:23:mux_n.x1
x1[24] => mux21:muxloop:24:mux_n.x1
x1[25] => mux21:muxloop:25:mux_n.x1
x1[26] => mux21:muxloop:26:mux_n.x1
x1[27] => mux21:muxloop:27:mux_n.x1
x1[28] => mux21:muxloop:28:mux_n.x1
x1[29] => mux21:muxloop:29:mux_n.x1
x1[30] => mux21:muxloop:30:mux_n.x1
x1[31] => mux21:muxloop:31:mux_n.x1
y[0] <= mux21:muxloop:0:mux_n.y
y[1] <= mux21:muxloop:1:mux_n.y
y[2] <= mux21:muxloop:2:mux_n.y
y[3] <= mux21:muxloop:3:mux_n.y
y[4] <= mux21:muxloop:4:mux_n.y
y[5] <= mux21:muxloop:5:mux_n.y
y[6] <= mux21:muxloop:6:mux_n.y
y[7] <= mux21:muxloop:7:mux_n.y
y[8] <= mux21:muxloop:8:mux_n.y
y[9] <= mux21:muxloop:9:mux_n.y
y[10] <= mux21:muxloop:10:mux_n.y
y[11] <= mux21:muxloop:11:mux_n.y
y[12] <= mux21:muxloop:12:mux_n.y
y[13] <= mux21:muxloop:13:mux_n.y
y[14] <= mux21:muxloop:14:mux_n.y
y[15] <= mux21:muxloop:15:mux_n.y
y[16] <= mux21:muxloop:16:mux_n.y
y[17] <= mux21:muxloop:17:mux_n.y
y[18] <= mux21:muxloop:18:mux_n.y
y[19] <= mux21:muxloop:19:mux_n.y
y[20] <= mux21:muxloop:20:mux_n.y
y[21] <= mux21:muxloop:21:mux_n.y
y[22] <= mux21:muxloop:22:mux_n.y
y[23] <= mux21:muxloop:23:mux_n.y
y[24] <= mux21:muxloop:24:mux_n.y
y[25] <= mux21:muxloop:25:mux_n.y
y[26] <= mux21:muxloop:26:mux_n.y
y[27] <= mux21:muxloop:27:mux_n.y
y[28] <= mux21:muxloop:28:mux_n.y
y[29] <= mux21:muxloop:29:mux_n.y
y[30] <= mux21:muxloop:30:mux_n.y
y[31] <= mux21:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:0:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:1:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:2:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:3:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:4:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:5:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:6:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:7:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:8:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:9:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:10:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:11:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:12:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:13:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:14:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:15:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:16:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:17:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:18:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:19:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:20:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:21:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:22:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:23:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:24:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:25:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:26:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:27:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:28:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:29:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:30:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:branchMux|mux21:\muxloop:31:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux
s => mux21:muxloop:0:mux_n.s
s => mux21:muxloop:1:mux_n.s
s => mux21:muxloop:2:mux_n.s
s => mux21:muxloop:3:mux_n.s
s => mux21:muxloop:4:mux_n.s
s => mux21:muxloop:5:mux_n.s
s => mux21:muxloop:6:mux_n.s
s => mux21:muxloop:7:mux_n.s
s => mux21:muxloop:8:mux_n.s
s => mux21:muxloop:9:mux_n.s
s => mux21:muxloop:10:mux_n.s
s => mux21:muxloop:11:mux_n.s
s => mux21:muxloop:12:mux_n.s
s => mux21:muxloop:13:mux_n.s
s => mux21:muxloop:14:mux_n.s
s => mux21:muxloop:15:mux_n.s
s => mux21:muxloop:16:mux_n.s
s => mux21:muxloop:17:mux_n.s
s => mux21:muxloop:18:mux_n.s
s => mux21:muxloop:19:mux_n.s
s => mux21:muxloop:20:mux_n.s
s => mux21:muxloop:21:mux_n.s
s => mux21:muxloop:22:mux_n.s
s => mux21:muxloop:23:mux_n.s
s => mux21:muxloop:24:mux_n.s
s => mux21:muxloop:25:mux_n.s
s => mux21:muxloop:26:mux_n.s
s => mux21:muxloop:27:mux_n.s
s => mux21:muxloop:28:mux_n.s
s => mux21:muxloop:29:mux_n.s
s => mux21:muxloop:30:mux_n.s
s => mux21:muxloop:31:mux_n.s
x0[0] => mux21:muxloop:0:mux_n.x0
x0[1] => mux21:muxloop:1:mux_n.x0
x0[2] => mux21:muxloop:2:mux_n.x0
x0[3] => mux21:muxloop:3:mux_n.x0
x0[4] => mux21:muxloop:4:mux_n.x0
x0[5] => mux21:muxloop:5:mux_n.x0
x0[6] => mux21:muxloop:6:mux_n.x0
x0[7] => mux21:muxloop:7:mux_n.x0
x0[8] => mux21:muxloop:8:mux_n.x0
x0[9] => mux21:muxloop:9:mux_n.x0
x0[10] => mux21:muxloop:10:mux_n.x0
x0[11] => mux21:muxloop:11:mux_n.x0
x0[12] => mux21:muxloop:12:mux_n.x0
x0[13] => mux21:muxloop:13:mux_n.x0
x0[14] => mux21:muxloop:14:mux_n.x0
x0[15] => mux21:muxloop:15:mux_n.x0
x0[16] => mux21:muxloop:16:mux_n.x0
x0[17] => mux21:muxloop:17:mux_n.x0
x0[18] => mux21:muxloop:18:mux_n.x0
x0[19] => mux21:muxloop:19:mux_n.x0
x0[20] => mux21:muxloop:20:mux_n.x0
x0[21] => mux21:muxloop:21:mux_n.x0
x0[22] => mux21:muxloop:22:mux_n.x0
x0[23] => mux21:muxloop:23:mux_n.x0
x0[24] => mux21:muxloop:24:mux_n.x0
x0[25] => mux21:muxloop:25:mux_n.x0
x0[26] => mux21:muxloop:26:mux_n.x0
x0[27] => mux21:muxloop:27:mux_n.x0
x0[28] => mux21:muxloop:28:mux_n.x0
x0[29] => mux21:muxloop:29:mux_n.x0
x0[30] => mux21:muxloop:30:mux_n.x0
x0[31] => mux21:muxloop:31:mux_n.x0
x1[0] => mux21:muxloop:0:mux_n.x1
x1[1] => mux21:muxloop:1:mux_n.x1
x1[2] => mux21:muxloop:2:mux_n.x1
x1[3] => mux21:muxloop:3:mux_n.x1
x1[4] => mux21:muxloop:4:mux_n.x1
x1[5] => mux21:muxloop:5:mux_n.x1
x1[6] => mux21:muxloop:6:mux_n.x1
x1[7] => mux21:muxloop:7:mux_n.x1
x1[8] => mux21:muxloop:8:mux_n.x1
x1[9] => mux21:muxloop:9:mux_n.x1
x1[10] => mux21:muxloop:10:mux_n.x1
x1[11] => mux21:muxloop:11:mux_n.x1
x1[12] => mux21:muxloop:12:mux_n.x1
x1[13] => mux21:muxloop:13:mux_n.x1
x1[14] => mux21:muxloop:14:mux_n.x1
x1[15] => mux21:muxloop:15:mux_n.x1
x1[16] => mux21:muxloop:16:mux_n.x1
x1[17] => mux21:muxloop:17:mux_n.x1
x1[18] => mux21:muxloop:18:mux_n.x1
x1[19] => mux21:muxloop:19:mux_n.x1
x1[20] => mux21:muxloop:20:mux_n.x1
x1[21] => mux21:muxloop:21:mux_n.x1
x1[22] => mux21:muxloop:22:mux_n.x1
x1[23] => mux21:muxloop:23:mux_n.x1
x1[24] => mux21:muxloop:24:mux_n.x1
x1[25] => mux21:muxloop:25:mux_n.x1
x1[26] => mux21:muxloop:26:mux_n.x1
x1[27] => mux21:muxloop:27:mux_n.x1
x1[28] => mux21:muxloop:28:mux_n.x1
x1[29] => mux21:muxloop:29:mux_n.x1
x1[30] => mux21:muxloop:30:mux_n.x1
x1[31] => mux21:muxloop:31:mux_n.x1
y[0] <= mux21:muxloop:0:mux_n.y
y[1] <= mux21:muxloop:1:mux_n.y
y[2] <= mux21:muxloop:2:mux_n.y
y[3] <= mux21:muxloop:3:mux_n.y
y[4] <= mux21:muxloop:4:mux_n.y
y[5] <= mux21:muxloop:5:mux_n.y
y[6] <= mux21:muxloop:6:mux_n.y
y[7] <= mux21:muxloop:7:mux_n.y
y[8] <= mux21:muxloop:8:mux_n.y
y[9] <= mux21:muxloop:9:mux_n.y
y[10] <= mux21:muxloop:10:mux_n.y
y[11] <= mux21:muxloop:11:mux_n.y
y[12] <= mux21:muxloop:12:mux_n.y
y[13] <= mux21:muxloop:13:mux_n.y
y[14] <= mux21:muxloop:14:mux_n.y
y[15] <= mux21:muxloop:15:mux_n.y
y[16] <= mux21:muxloop:16:mux_n.y
y[17] <= mux21:muxloop:17:mux_n.y
y[18] <= mux21:muxloop:18:mux_n.y
y[19] <= mux21:muxloop:19:mux_n.y
y[20] <= mux21:muxloop:20:mux_n.y
y[21] <= mux21:muxloop:21:mux_n.y
y[22] <= mux21:muxloop:22:mux_n.y
y[23] <= mux21:muxloop:23:mux_n.y
y[24] <= mux21:muxloop:24:mux_n.y
y[25] <= mux21:muxloop:25:mux_n.y
y[26] <= mux21:muxloop:26:mux_n.y
y[27] <= mux21:muxloop:27:mux_n.y
y[28] <= mux21:muxloop:28:mux_n.y
y[29] <= mux21:muxloop:29:mux_n.y
y[30] <= mux21:muxloop:30:mux_n.y
y[31] <= mux21:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:0:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:1:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:2:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:3:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:4:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:5:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:6:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:7:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:8:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:9:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:10:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:11:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:12:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:13:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:14:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:15:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:16:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:17:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:18:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:19:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:20:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:21:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:22:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:23:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:24:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:25:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:26:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:27:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:28:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:29:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:30:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:jumpMux|mux21:\muxloop:31:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux
s => mux21:muxloop:0:mux_n.s
s => mux21:muxloop:1:mux_n.s
s => mux21:muxloop:2:mux_n.s
s => mux21:muxloop:3:mux_n.s
s => mux21:muxloop:4:mux_n.s
x0[0] => mux21:muxloop:0:mux_n.x0
x0[1] => mux21:muxloop:1:mux_n.x0
x0[2] => mux21:muxloop:2:mux_n.x0
x0[3] => mux21:muxloop:3:mux_n.x0
x0[4] => mux21:muxloop:4:mux_n.x0
x1[0] => mux21:muxloop:0:mux_n.x1
x1[1] => mux21:muxloop:1:mux_n.x1
x1[2] => mux21:muxloop:2:mux_n.x1
x1[3] => mux21:muxloop:3:mux_n.x1
x1[4] => mux21:muxloop:4:mux_n.x1
y[0] <= mux21:muxloop:0:mux_n.y
y[1] <= mux21:muxloop:1:mux_n.y
y[2] <= mux21:muxloop:2:mux_n.y
y[3] <= mux21:muxloop:3:mux_n.y
y[4] <= mux21:muxloop:4:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:0:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:1:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:2:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:3:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeReg_mux|mux21:\muxloop:4:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux
s => mux21:muxloop:0:mux_n.s
s => mux21:muxloop:1:mux_n.s
s => mux21:muxloop:2:mux_n.s
s => mux21:muxloop:3:mux_n.s
s => mux21:muxloop:4:mux_n.s
s => mux21:muxloop:5:mux_n.s
s => mux21:muxloop:6:mux_n.s
s => mux21:muxloop:7:mux_n.s
s => mux21:muxloop:8:mux_n.s
s => mux21:muxloop:9:mux_n.s
s => mux21:muxloop:10:mux_n.s
s => mux21:muxloop:11:mux_n.s
s => mux21:muxloop:12:mux_n.s
s => mux21:muxloop:13:mux_n.s
s => mux21:muxloop:14:mux_n.s
s => mux21:muxloop:15:mux_n.s
s => mux21:muxloop:16:mux_n.s
s => mux21:muxloop:17:mux_n.s
s => mux21:muxloop:18:mux_n.s
s => mux21:muxloop:19:mux_n.s
s => mux21:muxloop:20:mux_n.s
s => mux21:muxloop:21:mux_n.s
s => mux21:muxloop:22:mux_n.s
s => mux21:muxloop:23:mux_n.s
s => mux21:muxloop:24:mux_n.s
s => mux21:muxloop:25:mux_n.s
s => mux21:muxloop:26:mux_n.s
s => mux21:muxloop:27:mux_n.s
s => mux21:muxloop:28:mux_n.s
s => mux21:muxloop:29:mux_n.s
s => mux21:muxloop:30:mux_n.s
s => mux21:muxloop:31:mux_n.s
x0[0] => mux21:muxloop:0:mux_n.x0
x0[1] => mux21:muxloop:1:mux_n.x0
x0[2] => mux21:muxloop:2:mux_n.x0
x0[3] => mux21:muxloop:3:mux_n.x0
x0[4] => mux21:muxloop:4:mux_n.x0
x0[5] => mux21:muxloop:5:mux_n.x0
x0[6] => mux21:muxloop:6:mux_n.x0
x0[7] => mux21:muxloop:7:mux_n.x0
x0[8] => mux21:muxloop:8:mux_n.x0
x0[9] => mux21:muxloop:9:mux_n.x0
x0[10] => mux21:muxloop:10:mux_n.x0
x0[11] => mux21:muxloop:11:mux_n.x0
x0[12] => mux21:muxloop:12:mux_n.x0
x0[13] => mux21:muxloop:13:mux_n.x0
x0[14] => mux21:muxloop:14:mux_n.x0
x0[15] => mux21:muxloop:15:mux_n.x0
x0[16] => mux21:muxloop:16:mux_n.x0
x0[17] => mux21:muxloop:17:mux_n.x0
x0[18] => mux21:muxloop:18:mux_n.x0
x0[19] => mux21:muxloop:19:mux_n.x0
x0[20] => mux21:muxloop:20:mux_n.x0
x0[21] => mux21:muxloop:21:mux_n.x0
x0[22] => mux21:muxloop:22:mux_n.x0
x0[23] => mux21:muxloop:23:mux_n.x0
x0[24] => mux21:muxloop:24:mux_n.x0
x0[25] => mux21:muxloop:25:mux_n.x0
x0[26] => mux21:muxloop:26:mux_n.x0
x0[27] => mux21:muxloop:27:mux_n.x0
x0[28] => mux21:muxloop:28:mux_n.x0
x0[29] => mux21:muxloop:29:mux_n.x0
x0[30] => mux21:muxloop:30:mux_n.x0
x0[31] => mux21:muxloop:31:mux_n.x0
x1[0] => mux21:muxloop:0:mux_n.x1
x1[1] => mux21:muxloop:1:mux_n.x1
x1[2] => mux21:muxloop:2:mux_n.x1
x1[3] => mux21:muxloop:3:mux_n.x1
x1[4] => mux21:muxloop:4:mux_n.x1
x1[5] => mux21:muxloop:5:mux_n.x1
x1[6] => mux21:muxloop:6:mux_n.x1
x1[7] => mux21:muxloop:7:mux_n.x1
x1[8] => mux21:muxloop:8:mux_n.x1
x1[9] => mux21:muxloop:9:mux_n.x1
x1[10] => mux21:muxloop:10:mux_n.x1
x1[11] => mux21:muxloop:11:mux_n.x1
x1[12] => mux21:muxloop:12:mux_n.x1
x1[13] => mux21:muxloop:13:mux_n.x1
x1[14] => mux21:muxloop:14:mux_n.x1
x1[15] => mux21:muxloop:15:mux_n.x1
x1[16] => mux21:muxloop:16:mux_n.x1
x1[17] => mux21:muxloop:17:mux_n.x1
x1[18] => mux21:muxloop:18:mux_n.x1
x1[19] => mux21:muxloop:19:mux_n.x1
x1[20] => mux21:muxloop:20:mux_n.x1
x1[21] => mux21:muxloop:21:mux_n.x1
x1[22] => mux21:muxloop:22:mux_n.x1
x1[23] => mux21:muxloop:23:mux_n.x1
x1[24] => mux21:muxloop:24:mux_n.x1
x1[25] => mux21:muxloop:25:mux_n.x1
x1[26] => mux21:muxloop:26:mux_n.x1
x1[27] => mux21:muxloop:27:mux_n.x1
x1[28] => mux21:muxloop:28:mux_n.x1
x1[29] => mux21:muxloop:29:mux_n.x1
x1[30] => mux21:muxloop:30:mux_n.x1
x1[31] => mux21:muxloop:31:mux_n.x1
y[0] <= mux21:muxloop:0:mux_n.y
y[1] <= mux21:muxloop:1:mux_n.y
y[2] <= mux21:muxloop:2:mux_n.y
y[3] <= mux21:muxloop:3:mux_n.y
y[4] <= mux21:muxloop:4:mux_n.y
y[5] <= mux21:muxloop:5:mux_n.y
y[6] <= mux21:muxloop:6:mux_n.y
y[7] <= mux21:muxloop:7:mux_n.y
y[8] <= mux21:muxloop:8:mux_n.y
y[9] <= mux21:muxloop:9:mux_n.y
y[10] <= mux21:muxloop:10:mux_n.y
y[11] <= mux21:muxloop:11:mux_n.y
y[12] <= mux21:muxloop:12:mux_n.y
y[13] <= mux21:muxloop:13:mux_n.y
y[14] <= mux21:muxloop:14:mux_n.y
y[15] <= mux21:muxloop:15:mux_n.y
y[16] <= mux21:muxloop:16:mux_n.y
y[17] <= mux21:muxloop:17:mux_n.y
y[18] <= mux21:muxloop:18:mux_n.y
y[19] <= mux21:muxloop:19:mux_n.y
y[20] <= mux21:muxloop:20:mux_n.y
y[21] <= mux21:muxloop:21:mux_n.y
y[22] <= mux21:muxloop:22:mux_n.y
y[23] <= mux21:muxloop:23:mux_n.y
y[24] <= mux21:muxloop:24:mux_n.y
y[25] <= mux21:muxloop:25:mux_n.y
y[26] <= mux21:muxloop:26:mux_n.y
y[27] <= mux21:muxloop:27:mux_n.y
y[28] <= mux21:muxloop:28:mux_n.y
y[29] <= mux21:muxloop:29:mux_n.y
y[30] <= mux21:muxloop:30:mux_n.y
y[31] <= mux21:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:0:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:1:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:2:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:3:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:4:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:5:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:6:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:7:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:8:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:9:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:10:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:11:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:12:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:13:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:14:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:15:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:16:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:17:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:18:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:19:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:20:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:21:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:22:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:23:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:24:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:25:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:26:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:27:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:28:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:29:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:30:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:writeData_mux|mux21:\muxloop:31:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file
i_reset => nBitRegister:zeroReg.i_resetBar
i_reset => nBitRegister:reg_loop:1:reg.i_resetBar
i_reset => nBitRegister:reg_loop:2:reg.i_resetBar
i_reset => nBitRegister:reg_loop:3:reg.i_resetBar
i_reset => nBitRegister:reg_loop:4:reg.i_resetBar
i_reset => nBitRegister:reg_loop:5:reg.i_resetBar
i_reset => nBitRegister:reg_loop:6:reg.i_resetBar
i_reset => nBitRegister:reg_loop:7:reg.i_resetBar
i_clock => nBitRegister:zeroReg.i_clock
i_clock => nBitRegister:reg_loop:1:reg.i_clock
i_clock => nBitRegister:reg_loop:2:reg.i_clock
i_clock => nBitRegister:reg_loop:3:reg.i_clock
i_clock => nBitRegister:reg_loop:4:reg.i_clock
i_clock => nBitRegister:reg_loop:5:reg.i_clock
i_clock => nBitRegister:reg_loop:6:reg.i_clock
i_clock => nBitRegister:reg_loop:7:reg.i_clock
ReadReg1[0] => nbitmux81:read_mux1.s0
ReadReg1[1] => nbitmux81:read_mux1.s1
ReadReg1[2] => nbitmux81:read_mux1.s2
ReadReg1[3] => ~NO_FANOUT~
ReadReg1[4] => ~NO_FANOUT~
ReadReg2[0] => nbitmux81:read_mux2.s0
ReadReg2[1] => nbitmux81:read_mux2.s1
ReadReg2[2] => nbitmux81:read_mux2.s2
ReadReg2[3] => ~NO_FANOUT~
ReadReg2[4] => ~NO_FANOUT~
WriteReg[0] => decoder38:decoder.input[0]
WriteReg[1] => decoder38:decoder.input[1]
WriteReg[2] => decoder38:decoder.input[2]
WriteReg[3] => ~NO_FANOUT~
WriteReg[4] => ~NO_FANOUT~
WriteData[0] => nBitRegister:zeroReg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:1:reg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:2:reg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:3:reg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:4:reg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:5:reg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:6:reg.i_Value[0]
WriteData[0] => nBitRegister:reg_loop:7:reg.i_Value[0]
WriteData[1] => nBitRegister:zeroReg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:1:reg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:2:reg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:3:reg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:4:reg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:5:reg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:6:reg.i_Value[1]
WriteData[1] => nBitRegister:reg_loop:7:reg.i_Value[1]
WriteData[2] => nBitRegister:zeroReg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:1:reg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:2:reg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:3:reg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:4:reg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:5:reg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:6:reg.i_Value[2]
WriteData[2] => nBitRegister:reg_loop:7:reg.i_Value[2]
WriteData[3] => nBitRegister:zeroReg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:1:reg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:2:reg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:3:reg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:4:reg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:5:reg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:6:reg.i_Value[3]
WriteData[3] => nBitRegister:reg_loop:7:reg.i_Value[3]
WriteData[4] => nBitRegister:zeroReg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:1:reg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:2:reg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:3:reg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:4:reg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:5:reg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:6:reg.i_Value[4]
WriteData[4] => nBitRegister:reg_loop:7:reg.i_Value[4]
WriteData[5] => nBitRegister:zeroReg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:1:reg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:2:reg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:3:reg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:4:reg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:5:reg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:6:reg.i_Value[5]
WriteData[5] => nBitRegister:reg_loop:7:reg.i_Value[5]
WriteData[6] => nBitRegister:zeroReg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:1:reg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:2:reg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:3:reg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:4:reg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:5:reg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:6:reg.i_Value[6]
WriteData[6] => nBitRegister:reg_loop:7:reg.i_Value[6]
WriteData[7] => nBitRegister:zeroReg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:1:reg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:2:reg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:3:reg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:4:reg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:5:reg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:6:reg.i_Value[7]
WriteData[7] => nBitRegister:reg_loop:7:reg.i_Value[7]
WriteData[8] => nBitRegister:zeroReg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:1:reg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:2:reg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:3:reg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:4:reg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:5:reg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:6:reg.i_Value[8]
WriteData[8] => nBitRegister:reg_loop:7:reg.i_Value[8]
WriteData[9] => nBitRegister:zeroReg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:1:reg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:2:reg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:3:reg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:4:reg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:5:reg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:6:reg.i_Value[9]
WriteData[9] => nBitRegister:reg_loop:7:reg.i_Value[9]
WriteData[10] => nBitRegister:zeroReg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:1:reg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:2:reg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:3:reg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:4:reg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:5:reg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:6:reg.i_Value[10]
WriteData[10] => nBitRegister:reg_loop:7:reg.i_Value[10]
WriteData[11] => nBitRegister:zeroReg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:1:reg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:2:reg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:3:reg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:4:reg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:5:reg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:6:reg.i_Value[11]
WriteData[11] => nBitRegister:reg_loop:7:reg.i_Value[11]
WriteData[12] => nBitRegister:zeroReg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:1:reg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:2:reg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:3:reg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:4:reg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:5:reg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:6:reg.i_Value[12]
WriteData[12] => nBitRegister:reg_loop:7:reg.i_Value[12]
WriteData[13] => nBitRegister:zeroReg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:1:reg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:2:reg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:3:reg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:4:reg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:5:reg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:6:reg.i_Value[13]
WriteData[13] => nBitRegister:reg_loop:7:reg.i_Value[13]
WriteData[14] => nBitRegister:zeroReg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:1:reg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:2:reg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:3:reg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:4:reg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:5:reg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:6:reg.i_Value[14]
WriteData[14] => nBitRegister:reg_loop:7:reg.i_Value[14]
WriteData[15] => nBitRegister:zeroReg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:1:reg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:2:reg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:3:reg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:4:reg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:5:reg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:6:reg.i_Value[15]
WriteData[15] => nBitRegister:reg_loop:7:reg.i_Value[15]
WriteData[16] => nBitRegister:zeroReg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:1:reg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:2:reg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:3:reg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:4:reg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:5:reg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:6:reg.i_Value[16]
WriteData[16] => nBitRegister:reg_loop:7:reg.i_Value[16]
WriteData[17] => nBitRegister:zeroReg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:1:reg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:2:reg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:3:reg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:4:reg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:5:reg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:6:reg.i_Value[17]
WriteData[17] => nBitRegister:reg_loop:7:reg.i_Value[17]
WriteData[18] => nBitRegister:zeroReg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:1:reg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:2:reg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:3:reg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:4:reg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:5:reg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:6:reg.i_Value[18]
WriteData[18] => nBitRegister:reg_loop:7:reg.i_Value[18]
WriteData[19] => nBitRegister:zeroReg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:1:reg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:2:reg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:3:reg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:4:reg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:5:reg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:6:reg.i_Value[19]
WriteData[19] => nBitRegister:reg_loop:7:reg.i_Value[19]
WriteData[20] => nBitRegister:zeroReg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:1:reg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:2:reg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:3:reg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:4:reg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:5:reg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:6:reg.i_Value[20]
WriteData[20] => nBitRegister:reg_loop:7:reg.i_Value[20]
WriteData[21] => nBitRegister:zeroReg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:1:reg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:2:reg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:3:reg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:4:reg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:5:reg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:6:reg.i_Value[21]
WriteData[21] => nBitRegister:reg_loop:7:reg.i_Value[21]
WriteData[22] => nBitRegister:zeroReg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:1:reg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:2:reg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:3:reg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:4:reg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:5:reg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:6:reg.i_Value[22]
WriteData[22] => nBitRegister:reg_loop:7:reg.i_Value[22]
WriteData[23] => nBitRegister:zeroReg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:1:reg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:2:reg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:3:reg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:4:reg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:5:reg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:6:reg.i_Value[23]
WriteData[23] => nBitRegister:reg_loop:7:reg.i_Value[23]
WriteData[24] => nBitRegister:zeroReg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:1:reg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:2:reg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:3:reg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:4:reg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:5:reg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:6:reg.i_Value[24]
WriteData[24] => nBitRegister:reg_loop:7:reg.i_Value[24]
WriteData[25] => nBitRegister:zeroReg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:1:reg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:2:reg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:3:reg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:4:reg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:5:reg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:6:reg.i_Value[25]
WriteData[25] => nBitRegister:reg_loop:7:reg.i_Value[25]
WriteData[26] => nBitRegister:zeroReg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:1:reg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:2:reg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:3:reg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:4:reg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:5:reg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:6:reg.i_Value[26]
WriteData[26] => nBitRegister:reg_loop:7:reg.i_Value[26]
WriteData[27] => nBitRegister:zeroReg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:1:reg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:2:reg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:3:reg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:4:reg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:5:reg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:6:reg.i_Value[27]
WriteData[27] => nBitRegister:reg_loop:7:reg.i_Value[27]
WriteData[28] => nBitRegister:zeroReg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:1:reg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:2:reg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:3:reg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:4:reg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:5:reg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:6:reg.i_Value[28]
WriteData[28] => nBitRegister:reg_loop:7:reg.i_Value[28]
WriteData[29] => nBitRegister:zeroReg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:1:reg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:2:reg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:3:reg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:4:reg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:5:reg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:6:reg.i_Value[29]
WriteData[29] => nBitRegister:reg_loop:7:reg.i_Value[29]
WriteData[30] => nBitRegister:zeroReg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:1:reg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:2:reg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:3:reg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:4:reg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:5:reg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:6:reg.i_Value[30]
WriteData[30] => nBitRegister:reg_loop:7:reg.i_Value[30]
WriteData[31] => nBitRegister:zeroReg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:1:reg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:2:reg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:3:reg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:4:reg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:5:reg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:6:reg.i_Value[31]
WriteData[31] => nBitRegister:reg_loop:7:reg.i_Value[31]
ReadData1[0] <= nbitmux81:read_mux1.y[0]
ReadData1[1] <= nbitmux81:read_mux1.y[1]
ReadData1[2] <= nbitmux81:read_mux1.y[2]
ReadData1[3] <= nbitmux81:read_mux1.y[3]
ReadData1[4] <= nbitmux81:read_mux1.y[4]
ReadData1[5] <= nbitmux81:read_mux1.y[5]
ReadData1[6] <= nbitmux81:read_mux1.y[6]
ReadData1[7] <= nbitmux81:read_mux1.y[7]
ReadData1[8] <= nbitmux81:read_mux1.y[8]
ReadData1[9] <= nbitmux81:read_mux1.y[9]
ReadData1[10] <= nbitmux81:read_mux1.y[10]
ReadData1[11] <= nbitmux81:read_mux1.y[11]
ReadData1[12] <= nbitmux81:read_mux1.y[12]
ReadData1[13] <= nbitmux81:read_mux1.y[13]
ReadData1[14] <= nbitmux81:read_mux1.y[14]
ReadData1[15] <= nbitmux81:read_mux1.y[15]
ReadData1[16] <= nbitmux81:read_mux1.y[16]
ReadData1[17] <= nbitmux81:read_mux1.y[17]
ReadData1[18] <= nbitmux81:read_mux1.y[18]
ReadData1[19] <= nbitmux81:read_mux1.y[19]
ReadData1[20] <= nbitmux81:read_mux1.y[20]
ReadData1[21] <= nbitmux81:read_mux1.y[21]
ReadData1[22] <= nbitmux81:read_mux1.y[22]
ReadData1[23] <= nbitmux81:read_mux1.y[23]
ReadData1[24] <= nbitmux81:read_mux1.y[24]
ReadData1[25] <= nbitmux81:read_mux1.y[25]
ReadData1[26] <= nbitmux81:read_mux1.y[26]
ReadData1[27] <= nbitmux81:read_mux1.y[27]
ReadData1[28] <= nbitmux81:read_mux1.y[28]
ReadData1[29] <= nbitmux81:read_mux1.y[29]
ReadData1[30] <= nbitmux81:read_mux1.y[30]
ReadData1[31] <= nbitmux81:read_mux1.y[31]
ReadData2[0] <= nbitmux81:read_mux2.y[0]
ReadData2[1] <= nbitmux81:read_mux2.y[1]
ReadData2[2] <= nbitmux81:read_mux2.y[2]
ReadData2[3] <= nbitmux81:read_mux2.y[3]
ReadData2[4] <= nbitmux81:read_mux2.y[4]
ReadData2[5] <= nbitmux81:read_mux2.y[5]
ReadData2[6] <= nbitmux81:read_mux2.y[6]
ReadData2[7] <= nbitmux81:read_mux2.y[7]
ReadData2[8] <= nbitmux81:read_mux2.y[8]
ReadData2[9] <= nbitmux81:read_mux2.y[9]
ReadData2[10] <= nbitmux81:read_mux2.y[10]
ReadData2[11] <= nbitmux81:read_mux2.y[11]
ReadData2[12] <= nbitmux81:read_mux2.y[12]
ReadData2[13] <= nbitmux81:read_mux2.y[13]
ReadData2[14] <= nbitmux81:read_mux2.y[14]
ReadData2[15] <= nbitmux81:read_mux2.y[15]
ReadData2[16] <= nbitmux81:read_mux2.y[16]
ReadData2[17] <= nbitmux81:read_mux2.y[17]
ReadData2[18] <= nbitmux81:read_mux2.y[18]
ReadData2[19] <= nbitmux81:read_mux2.y[19]
ReadData2[20] <= nbitmux81:read_mux2.y[20]
ReadData2[21] <= nbitmux81:read_mux2.y[21]
ReadData2[22] <= nbitmux81:read_mux2.y[22]
ReadData2[23] <= nbitmux81:read_mux2.y[23]
ReadData2[24] <= nbitmux81:read_mux2.y[24]
ReadData2[25] <= nbitmux81:read_mux2.y[25]
ReadData2[26] <= nbitmux81:read_mux2.y[26]
ReadData2[27] <= nbitmux81:read_mux2.y[27]
ReadData2[28] <= nbitmux81:read_mux2.y[28]
ReadData2[29] <= nbitmux81:read_mux2.y[29]
ReadData2[30] <= nbitmux81:read_mux2.y[30]
ReadData2[31] <= nbitmux81:read_mux2.y[31]
RegWrite => reg_loads[1].IN1
RegWrite => reg_loads[2].IN1
RegWrite => reg_loads[3].IN1
RegWrite => reg_loads[4].IN1
RegWrite => reg_loads[5].IN1
RegWrite => reg_loads[6].IN1
RegWrite => reg_loads[7].IN1
Reg0_out[0] <= nBitRegister:zeroReg.o_Value[0]
Reg0_out[1] <= nBitRegister:zeroReg.o_Value[1]
Reg0_out[2] <= nBitRegister:zeroReg.o_Value[2]
Reg0_out[3] <= nBitRegister:zeroReg.o_Value[3]
Reg0_out[4] <= nBitRegister:zeroReg.o_Value[4]
Reg0_out[5] <= nBitRegister:zeroReg.o_Value[5]
Reg0_out[6] <= nBitRegister:zeroReg.o_Value[6]
Reg0_out[7] <= nBitRegister:zeroReg.o_Value[7]
Reg0_out[8] <= nBitRegister:zeroReg.o_Value[8]
Reg0_out[9] <= nBitRegister:zeroReg.o_Value[9]
Reg0_out[10] <= nBitRegister:zeroReg.o_Value[10]
Reg0_out[11] <= nBitRegister:zeroReg.o_Value[11]
Reg0_out[12] <= nBitRegister:zeroReg.o_Value[12]
Reg0_out[13] <= nBitRegister:zeroReg.o_Value[13]
Reg0_out[14] <= nBitRegister:zeroReg.o_Value[14]
Reg0_out[15] <= nBitRegister:zeroReg.o_Value[15]
Reg0_out[16] <= nBitRegister:zeroReg.o_Value[16]
Reg0_out[17] <= nBitRegister:zeroReg.o_Value[17]
Reg0_out[18] <= nBitRegister:zeroReg.o_Value[18]
Reg0_out[19] <= nBitRegister:zeroReg.o_Value[19]
Reg0_out[20] <= nBitRegister:zeroReg.o_Value[20]
Reg0_out[21] <= nBitRegister:zeroReg.o_Value[21]
Reg0_out[22] <= nBitRegister:zeroReg.o_Value[22]
Reg0_out[23] <= nBitRegister:zeroReg.o_Value[23]
Reg0_out[24] <= nBitRegister:zeroReg.o_Value[24]
Reg0_out[25] <= nBitRegister:zeroReg.o_Value[25]
Reg0_out[26] <= nBitRegister:zeroReg.o_Value[26]
Reg0_out[27] <= nBitRegister:zeroReg.o_Value[27]
Reg0_out[28] <= nBitRegister:zeroReg.o_Value[28]
Reg0_out[29] <= nBitRegister:zeroReg.o_Value[29]
Reg0_out[30] <= nBitRegister:zeroReg.o_Value[30]
Reg0_out[31] <= nBitRegister:zeroReg.o_Value[31]
Reg1_out[0] <= nBitRegister:reg_loop:1:reg.o_Value[0]
Reg1_out[1] <= nBitRegister:reg_loop:1:reg.o_Value[1]
Reg1_out[2] <= nBitRegister:reg_loop:1:reg.o_Value[2]
Reg1_out[3] <= nBitRegister:reg_loop:1:reg.o_Value[3]
Reg1_out[4] <= nBitRegister:reg_loop:1:reg.o_Value[4]
Reg1_out[5] <= nBitRegister:reg_loop:1:reg.o_Value[5]
Reg1_out[6] <= nBitRegister:reg_loop:1:reg.o_Value[6]
Reg1_out[7] <= nBitRegister:reg_loop:1:reg.o_Value[7]
Reg1_out[8] <= nBitRegister:reg_loop:1:reg.o_Value[8]
Reg1_out[9] <= nBitRegister:reg_loop:1:reg.o_Value[9]
Reg1_out[10] <= nBitRegister:reg_loop:1:reg.o_Value[10]
Reg1_out[11] <= nBitRegister:reg_loop:1:reg.o_Value[11]
Reg1_out[12] <= nBitRegister:reg_loop:1:reg.o_Value[12]
Reg1_out[13] <= nBitRegister:reg_loop:1:reg.o_Value[13]
Reg1_out[14] <= nBitRegister:reg_loop:1:reg.o_Value[14]
Reg1_out[15] <= nBitRegister:reg_loop:1:reg.o_Value[15]
Reg1_out[16] <= nBitRegister:reg_loop:1:reg.o_Value[16]
Reg1_out[17] <= nBitRegister:reg_loop:1:reg.o_Value[17]
Reg1_out[18] <= nBitRegister:reg_loop:1:reg.o_Value[18]
Reg1_out[19] <= nBitRegister:reg_loop:1:reg.o_Value[19]
Reg1_out[20] <= nBitRegister:reg_loop:1:reg.o_Value[20]
Reg1_out[21] <= nBitRegister:reg_loop:1:reg.o_Value[21]
Reg1_out[22] <= nBitRegister:reg_loop:1:reg.o_Value[22]
Reg1_out[23] <= nBitRegister:reg_loop:1:reg.o_Value[23]
Reg1_out[24] <= nBitRegister:reg_loop:1:reg.o_Value[24]
Reg1_out[25] <= nBitRegister:reg_loop:1:reg.o_Value[25]
Reg1_out[26] <= nBitRegister:reg_loop:1:reg.o_Value[26]
Reg1_out[27] <= nBitRegister:reg_loop:1:reg.o_Value[27]
Reg1_out[28] <= nBitRegister:reg_loop:1:reg.o_Value[28]
Reg1_out[29] <= nBitRegister:reg_loop:1:reg.o_Value[29]
Reg1_out[30] <= nBitRegister:reg_loop:1:reg.o_Value[30]
Reg1_out[31] <= nBitRegister:reg_loop:1:reg.o_Value[31]
Reg2_out[0] <= nBitRegister:reg_loop:2:reg.o_Value[0]
Reg2_out[1] <= nBitRegister:reg_loop:2:reg.o_Value[1]
Reg2_out[2] <= nBitRegister:reg_loop:2:reg.o_Value[2]
Reg2_out[3] <= nBitRegister:reg_loop:2:reg.o_Value[3]
Reg2_out[4] <= nBitRegister:reg_loop:2:reg.o_Value[4]
Reg2_out[5] <= nBitRegister:reg_loop:2:reg.o_Value[5]
Reg2_out[6] <= nBitRegister:reg_loop:2:reg.o_Value[6]
Reg2_out[7] <= nBitRegister:reg_loop:2:reg.o_Value[7]
Reg2_out[8] <= nBitRegister:reg_loop:2:reg.o_Value[8]
Reg2_out[9] <= nBitRegister:reg_loop:2:reg.o_Value[9]
Reg2_out[10] <= nBitRegister:reg_loop:2:reg.o_Value[10]
Reg2_out[11] <= nBitRegister:reg_loop:2:reg.o_Value[11]
Reg2_out[12] <= nBitRegister:reg_loop:2:reg.o_Value[12]
Reg2_out[13] <= nBitRegister:reg_loop:2:reg.o_Value[13]
Reg2_out[14] <= nBitRegister:reg_loop:2:reg.o_Value[14]
Reg2_out[15] <= nBitRegister:reg_loop:2:reg.o_Value[15]
Reg2_out[16] <= nBitRegister:reg_loop:2:reg.o_Value[16]
Reg2_out[17] <= nBitRegister:reg_loop:2:reg.o_Value[17]
Reg2_out[18] <= nBitRegister:reg_loop:2:reg.o_Value[18]
Reg2_out[19] <= nBitRegister:reg_loop:2:reg.o_Value[19]
Reg2_out[20] <= nBitRegister:reg_loop:2:reg.o_Value[20]
Reg2_out[21] <= nBitRegister:reg_loop:2:reg.o_Value[21]
Reg2_out[22] <= nBitRegister:reg_loop:2:reg.o_Value[22]
Reg2_out[23] <= nBitRegister:reg_loop:2:reg.o_Value[23]
Reg2_out[24] <= nBitRegister:reg_loop:2:reg.o_Value[24]
Reg2_out[25] <= nBitRegister:reg_loop:2:reg.o_Value[25]
Reg2_out[26] <= nBitRegister:reg_loop:2:reg.o_Value[26]
Reg2_out[27] <= nBitRegister:reg_loop:2:reg.o_Value[27]
Reg2_out[28] <= nBitRegister:reg_loop:2:reg.o_Value[28]
Reg2_out[29] <= nBitRegister:reg_loop:2:reg.o_Value[29]
Reg2_out[30] <= nBitRegister:reg_loop:2:reg.o_Value[30]
Reg2_out[31] <= nBitRegister:reg_loop:2:reg.o_Value[31]
Reg3_out[0] <= nBitRegister:reg_loop:3:reg.o_Value[0]
Reg3_out[1] <= nBitRegister:reg_loop:3:reg.o_Value[1]
Reg3_out[2] <= nBitRegister:reg_loop:3:reg.o_Value[2]
Reg3_out[3] <= nBitRegister:reg_loop:3:reg.o_Value[3]
Reg3_out[4] <= nBitRegister:reg_loop:3:reg.o_Value[4]
Reg3_out[5] <= nBitRegister:reg_loop:3:reg.o_Value[5]
Reg3_out[6] <= nBitRegister:reg_loop:3:reg.o_Value[6]
Reg3_out[7] <= nBitRegister:reg_loop:3:reg.o_Value[7]
Reg3_out[8] <= nBitRegister:reg_loop:3:reg.o_Value[8]
Reg3_out[9] <= nBitRegister:reg_loop:3:reg.o_Value[9]
Reg3_out[10] <= nBitRegister:reg_loop:3:reg.o_Value[10]
Reg3_out[11] <= nBitRegister:reg_loop:3:reg.o_Value[11]
Reg3_out[12] <= nBitRegister:reg_loop:3:reg.o_Value[12]
Reg3_out[13] <= nBitRegister:reg_loop:3:reg.o_Value[13]
Reg3_out[14] <= nBitRegister:reg_loop:3:reg.o_Value[14]
Reg3_out[15] <= nBitRegister:reg_loop:3:reg.o_Value[15]
Reg3_out[16] <= nBitRegister:reg_loop:3:reg.o_Value[16]
Reg3_out[17] <= nBitRegister:reg_loop:3:reg.o_Value[17]
Reg3_out[18] <= nBitRegister:reg_loop:3:reg.o_Value[18]
Reg3_out[19] <= nBitRegister:reg_loop:3:reg.o_Value[19]
Reg3_out[20] <= nBitRegister:reg_loop:3:reg.o_Value[20]
Reg3_out[21] <= nBitRegister:reg_loop:3:reg.o_Value[21]
Reg3_out[22] <= nBitRegister:reg_loop:3:reg.o_Value[22]
Reg3_out[23] <= nBitRegister:reg_loop:3:reg.o_Value[23]
Reg3_out[24] <= nBitRegister:reg_loop:3:reg.o_Value[24]
Reg3_out[25] <= nBitRegister:reg_loop:3:reg.o_Value[25]
Reg3_out[26] <= nBitRegister:reg_loop:3:reg.o_Value[26]
Reg3_out[27] <= nBitRegister:reg_loop:3:reg.o_Value[27]
Reg3_out[28] <= nBitRegister:reg_loop:3:reg.o_Value[28]
Reg3_out[29] <= nBitRegister:reg_loop:3:reg.o_Value[29]
Reg3_out[30] <= nBitRegister:reg_loop:3:reg.o_Value[30]
Reg3_out[31] <= nBitRegister:reg_loop:3:reg.o_Value[31]
Reg4_out[0] <= nBitRegister:reg_loop:4:reg.o_Value[0]
Reg4_out[1] <= nBitRegister:reg_loop:4:reg.o_Value[1]
Reg4_out[2] <= nBitRegister:reg_loop:4:reg.o_Value[2]
Reg4_out[3] <= nBitRegister:reg_loop:4:reg.o_Value[3]
Reg4_out[4] <= nBitRegister:reg_loop:4:reg.o_Value[4]
Reg4_out[5] <= nBitRegister:reg_loop:4:reg.o_Value[5]
Reg4_out[6] <= nBitRegister:reg_loop:4:reg.o_Value[6]
Reg4_out[7] <= nBitRegister:reg_loop:4:reg.o_Value[7]
Reg4_out[8] <= nBitRegister:reg_loop:4:reg.o_Value[8]
Reg4_out[9] <= nBitRegister:reg_loop:4:reg.o_Value[9]
Reg4_out[10] <= nBitRegister:reg_loop:4:reg.o_Value[10]
Reg4_out[11] <= nBitRegister:reg_loop:4:reg.o_Value[11]
Reg4_out[12] <= nBitRegister:reg_loop:4:reg.o_Value[12]
Reg4_out[13] <= nBitRegister:reg_loop:4:reg.o_Value[13]
Reg4_out[14] <= nBitRegister:reg_loop:4:reg.o_Value[14]
Reg4_out[15] <= nBitRegister:reg_loop:4:reg.o_Value[15]
Reg4_out[16] <= nBitRegister:reg_loop:4:reg.o_Value[16]
Reg4_out[17] <= nBitRegister:reg_loop:4:reg.o_Value[17]
Reg4_out[18] <= nBitRegister:reg_loop:4:reg.o_Value[18]
Reg4_out[19] <= nBitRegister:reg_loop:4:reg.o_Value[19]
Reg4_out[20] <= nBitRegister:reg_loop:4:reg.o_Value[20]
Reg4_out[21] <= nBitRegister:reg_loop:4:reg.o_Value[21]
Reg4_out[22] <= nBitRegister:reg_loop:4:reg.o_Value[22]
Reg4_out[23] <= nBitRegister:reg_loop:4:reg.o_Value[23]
Reg4_out[24] <= nBitRegister:reg_loop:4:reg.o_Value[24]
Reg4_out[25] <= nBitRegister:reg_loop:4:reg.o_Value[25]
Reg4_out[26] <= nBitRegister:reg_loop:4:reg.o_Value[26]
Reg4_out[27] <= nBitRegister:reg_loop:4:reg.o_Value[27]
Reg4_out[28] <= nBitRegister:reg_loop:4:reg.o_Value[28]
Reg4_out[29] <= nBitRegister:reg_loop:4:reg.o_Value[29]
Reg4_out[30] <= nBitRegister:reg_loop:4:reg.o_Value[30]
Reg4_out[31] <= nBitRegister:reg_loop:4:reg.o_Value[31]
Reg5_out[0] <= nBitRegister:reg_loop:5:reg.o_Value[0]
Reg5_out[1] <= nBitRegister:reg_loop:5:reg.o_Value[1]
Reg5_out[2] <= nBitRegister:reg_loop:5:reg.o_Value[2]
Reg5_out[3] <= nBitRegister:reg_loop:5:reg.o_Value[3]
Reg5_out[4] <= nBitRegister:reg_loop:5:reg.o_Value[4]
Reg5_out[5] <= nBitRegister:reg_loop:5:reg.o_Value[5]
Reg5_out[6] <= nBitRegister:reg_loop:5:reg.o_Value[6]
Reg5_out[7] <= nBitRegister:reg_loop:5:reg.o_Value[7]
Reg5_out[8] <= nBitRegister:reg_loop:5:reg.o_Value[8]
Reg5_out[9] <= nBitRegister:reg_loop:5:reg.o_Value[9]
Reg5_out[10] <= nBitRegister:reg_loop:5:reg.o_Value[10]
Reg5_out[11] <= nBitRegister:reg_loop:5:reg.o_Value[11]
Reg5_out[12] <= nBitRegister:reg_loop:5:reg.o_Value[12]
Reg5_out[13] <= nBitRegister:reg_loop:5:reg.o_Value[13]
Reg5_out[14] <= nBitRegister:reg_loop:5:reg.o_Value[14]
Reg5_out[15] <= nBitRegister:reg_loop:5:reg.o_Value[15]
Reg5_out[16] <= nBitRegister:reg_loop:5:reg.o_Value[16]
Reg5_out[17] <= nBitRegister:reg_loop:5:reg.o_Value[17]
Reg5_out[18] <= nBitRegister:reg_loop:5:reg.o_Value[18]
Reg5_out[19] <= nBitRegister:reg_loop:5:reg.o_Value[19]
Reg5_out[20] <= nBitRegister:reg_loop:5:reg.o_Value[20]
Reg5_out[21] <= nBitRegister:reg_loop:5:reg.o_Value[21]
Reg5_out[22] <= nBitRegister:reg_loop:5:reg.o_Value[22]
Reg5_out[23] <= nBitRegister:reg_loop:5:reg.o_Value[23]
Reg5_out[24] <= nBitRegister:reg_loop:5:reg.o_Value[24]
Reg5_out[25] <= nBitRegister:reg_loop:5:reg.o_Value[25]
Reg5_out[26] <= nBitRegister:reg_loop:5:reg.o_Value[26]
Reg5_out[27] <= nBitRegister:reg_loop:5:reg.o_Value[27]
Reg5_out[28] <= nBitRegister:reg_loop:5:reg.o_Value[28]
Reg5_out[29] <= nBitRegister:reg_loop:5:reg.o_Value[29]
Reg5_out[30] <= nBitRegister:reg_loop:5:reg.o_Value[30]
Reg5_out[31] <= nBitRegister:reg_loop:5:reg.o_Value[31]
Reg6_out[0] <= nBitRegister:reg_loop:6:reg.o_Value[0]
Reg6_out[1] <= nBitRegister:reg_loop:6:reg.o_Value[1]
Reg6_out[2] <= nBitRegister:reg_loop:6:reg.o_Value[2]
Reg6_out[3] <= nBitRegister:reg_loop:6:reg.o_Value[3]
Reg6_out[4] <= nBitRegister:reg_loop:6:reg.o_Value[4]
Reg6_out[5] <= nBitRegister:reg_loop:6:reg.o_Value[5]
Reg6_out[6] <= nBitRegister:reg_loop:6:reg.o_Value[6]
Reg6_out[7] <= nBitRegister:reg_loop:6:reg.o_Value[7]
Reg6_out[8] <= nBitRegister:reg_loop:6:reg.o_Value[8]
Reg6_out[9] <= nBitRegister:reg_loop:6:reg.o_Value[9]
Reg6_out[10] <= nBitRegister:reg_loop:6:reg.o_Value[10]
Reg6_out[11] <= nBitRegister:reg_loop:6:reg.o_Value[11]
Reg6_out[12] <= nBitRegister:reg_loop:6:reg.o_Value[12]
Reg6_out[13] <= nBitRegister:reg_loop:6:reg.o_Value[13]
Reg6_out[14] <= nBitRegister:reg_loop:6:reg.o_Value[14]
Reg6_out[15] <= nBitRegister:reg_loop:6:reg.o_Value[15]
Reg6_out[16] <= nBitRegister:reg_loop:6:reg.o_Value[16]
Reg6_out[17] <= nBitRegister:reg_loop:6:reg.o_Value[17]
Reg6_out[18] <= nBitRegister:reg_loop:6:reg.o_Value[18]
Reg6_out[19] <= nBitRegister:reg_loop:6:reg.o_Value[19]
Reg6_out[20] <= nBitRegister:reg_loop:6:reg.o_Value[20]
Reg6_out[21] <= nBitRegister:reg_loop:6:reg.o_Value[21]
Reg6_out[22] <= nBitRegister:reg_loop:6:reg.o_Value[22]
Reg6_out[23] <= nBitRegister:reg_loop:6:reg.o_Value[23]
Reg6_out[24] <= nBitRegister:reg_loop:6:reg.o_Value[24]
Reg6_out[25] <= nBitRegister:reg_loop:6:reg.o_Value[25]
Reg6_out[26] <= nBitRegister:reg_loop:6:reg.o_Value[26]
Reg6_out[27] <= nBitRegister:reg_loop:6:reg.o_Value[27]
Reg6_out[28] <= nBitRegister:reg_loop:6:reg.o_Value[28]
Reg6_out[29] <= nBitRegister:reg_loop:6:reg.o_Value[29]
Reg6_out[30] <= nBitRegister:reg_loop:6:reg.o_Value[30]
Reg6_out[31] <= nBitRegister:reg_loop:6:reg.o_Value[31]
Reg7_out[0] <= nBitRegister:reg_loop:7:reg.o_Value[0]
Reg7_out[1] <= nBitRegister:reg_loop:7:reg.o_Value[1]
Reg7_out[2] <= nBitRegister:reg_loop:7:reg.o_Value[2]
Reg7_out[3] <= nBitRegister:reg_loop:7:reg.o_Value[3]
Reg7_out[4] <= nBitRegister:reg_loop:7:reg.o_Value[4]
Reg7_out[5] <= nBitRegister:reg_loop:7:reg.o_Value[5]
Reg7_out[6] <= nBitRegister:reg_loop:7:reg.o_Value[6]
Reg7_out[7] <= nBitRegister:reg_loop:7:reg.o_Value[7]
Reg7_out[8] <= nBitRegister:reg_loop:7:reg.o_Value[8]
Reg7_out[9] <= nBitRegister:reg_loop:7:reg.o_Value[9]
Reg7_out[10] <= nBitRegister:reg_loop:7:reg.o_Value[10]
Reg7_out[11] <= nBitRegister:reg_loop:7:reg.o_Value[11]
Reg7_out[12] <= nBitRegister:reg_loop:7:reg.o_Value[12]
Reg7_out[13] <= nBitRegister:reg_loop:7:reg.o_Value[13]
Reg7_out[14] <= nBitRegister:reg_loop:7:reg.o_Value[14]
Reg7_out[15] <= nBitRegister:reg_loop:7:reg.o_Value[15]
Reg7_out[16] <= nBitRegister:reg_loop:7:reg.o_Value[16]
Reg7_out[17] <= nBitRegister:reg_loop:7:reg.o_Value[17]
Reg7_out[18] <= nBitRegister:reg_loop:7:reg.o_Value[18]
Reg7_out[19] <= nBitRegister:reg_loop:7:reg.o_Value[19]
Reg7_out[20] <= nBitRegister:reg_loop:7:reg.o_Value[20]
Reg7_out[21] <= nBitRegister:reg_loop:7:reg.o_Value[21]
Reg7_out[22] <= nBitRegister:reg_loop:7:reg.o_Value[22]
Reg7_out[23] <= nBitRegister:reg_loop:7:reg.o_Value[23]
Reg7_out[24] <= nBitRegister:reg_loop:7:reg.o_Value[24]
Reg7_out[25] <= nBitRegister:reg_loop:7:reg.o_Value[25]
Reg7_out[26] <= nBitRegister:reg_loop:7:reg.o_Value[26]
Reg7_out[27] <= nBitRegister:reg_loop:7:reg.o_Value[27]
Reg7_out[28] <= nBitRegister:reg_loop:7:reg.o_Value[28]
Reg7_out[29] <= nBitRegister:reg_loop:7:reg.o_Value[29]
Reg7_out[30] <= nBitRegister:reg_loop:7:reg.o_Value[30]
Reg7_out[31] <= nBitRegister:reg_loop:7:reg.o_Value[31]


|toplvl|datapath:datapath_unit|RegFile:reg_file|decoder38:decoder
input[0] => output.IN1
input[0] => output.IN1
input[0] => output.IN1
input[0] => output.IN1
input[0] => output.IN1
input[0] => output.IN1
input[0] => output.IN1
input[0] => output.IN1
input[1] => output.IN0
input[1] => output.IN0
input[1] => output.IN0
input[1] => output.IN0
input[2] => output.IN1
input[2] => output.IN1
input[2] => output.IN1
input[2] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:zeroReg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:1:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:2:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:3:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:4:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:5:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:6:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg
i_resetBar => enARdFF_2:reg_n_bits:0:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:1:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:2:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:3:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:4:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:5:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:6:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:7:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:8:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:9:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:10:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:11:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:12:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:13:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:14:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:15:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:16:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:17:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:18:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:19:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:20:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:21:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:22:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:23:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:24:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:25:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:26:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:27:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:28:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:29:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:30:b.i_resetBar
i_resetBar => enARdFF_2:reg_n_bits:31:b.i_resetBar
i_load => enARdFF_2:reg_n_bits:0:b.i_enable
i_load => enARdFF_2:reg_n_bits:1:b.i_enable
i_load => enARdFF_2:reg_n_bits:2:b.i_enable
i_load => enARdFF_2:reg_n_bits:3:b.i_enable
i_load => enARdFF_2:reg_n_bits:4:b.i_enable
i_load => enARdFF_2:reg_n_bits:5:b.i_enable
i_load => enARdFF_2:reg_n_bits:6:b.i_enable
i_load => enARdFF_2:reg_n_bits:7:b.i_enable
i_load => enARdFF_2:reg_n_bits:8:b.i_enable
i_load => enARdFF_2:reg_n_bits:9:b.i_enable
i_load => enARdFF_2:reg_n_bits:10:b.i_enable
i_load => enARdFF_2:reg_n_bits:11:b.i_enable
i_load => enARdFF_2:reg_n_bits:12:b.i_enable
i_load => enARdFF_2:reg_n_bits:13:b.i_enable
i_load => enARdFF_2:reg_n_bits:14:b.i_enable
i_load => enARdFF_2:reg_n_bits:15:b.i_enable
i_load => enARdFF_2:reg_n_bits:16:b.i_enable
i_load => enARdFF_2:reg_n_bits:17:b.i_enable
i_load => enARdFF_2:reg_n_bits:18:b.i_enable
i_load => enARdFF_2:reg_n_bits:19:b.i_enable
i_load => enARdFF_2:reg_n_bits:20:b.i_enable
i_load => enARdFF_2:reg_n_bits:21:b.i_enable
i_load => enARdFF_2:reg_n_bits:22:b.i_enable
i_load => enARdFF_2:reg_n_bits:23:b.i_enable
i_load => enARdFF_2:reg_n_bits:24:b.i_enable
i_load => enARdFF_2:reg_n_bits:25:b.i_enable
i_load => enARdFF_2:reg_n_bits:26:b.i_enable
i_load => enARdFF_2:reg_n_bits:27:b.i_enable
i_load => enARdFF_2:reg_n_bits:28:b.i_enable
i_load => enARdFF_2:reg_n_bits:29:b.i_enable
i_load => enARdFF_2:reg_n_bits:30:b.i_enable
i_load => enARdFF_2:reg_n_bits:31:b.i_enable
i_clock => enARdFF_2:reg_n_bits:0:b.i_clock
i_clock => enARdFF_2:reg_n_bits:1:b.i_clock
i_clock => enARdFF_2:reg_n_bits:2:b.i_clock
i_clock => enARdFF_2:reg_n_bits:3:b.i_clock
i_clock => enARdFF_2:reg_n_bits:4:b.i_clock
i_clock => enARdFF_2:reg_n_bits:5:b.i_clock
i_clock => enARdFF_2:reg_n_bits:6:b.i_clock
i_clock => enARdFF_2:reg_n_bits:7:b.i_clock
i_clock => enARdFF_2:reg_n_bits:8:b.i_clock
i_clock => enARdFF_2:reg_n_bits:9:b.i_clock
i_clock => enARdFF_2:reg_n_bits:10:b.i_clock
i_clock => enARdFF_2:reg_n_bits:11:b.i_clock
i_clock => enARdFF_2:reg_n_bits:12:b.i_clock
i_clock => enARdFF_2:reg_n_bits:13:b.i_clock
i_clock => enARdFF_2:reg_n_bits:14:b.i_clock
i_clock => enARdFF_2:reg_n_bits:15:b.i_clock
i_clock => enARdFF_2:reg_n_bits:16:b.i_clock
i_clock => enARdFF_2:reg_n_bits:17:b.i_clock
i_clock => enARdFF_2:reg_n_bits:18:b.i_clock
i_clock => enARdFF_2:reg_n_bits:19:b.i_clock
i_clock => enARdFF_2:reg_n_bits:20:b.i_clock
i_clock => enARdFF_2:reg_n_bits:21:b.i_clock
i_clock => enARdFF_2:reg_n_bits:22:b.i_clock
i_clock => enARdFF_2:reg_n_bits:23:b.i_clock
i_clock => enARdFF_2:reg_n_bits:24:b.i_clock
i_clock => enARdFF_2:reg_n_bits:25:b.i_clock
i_clock => enARdFF_2:reg_n_bits:26:b.i_clock
i_clock => enARdFF_2:reg_n_bits:27:b.i_clock
i_clock => enARdFF_2:reg_n_bits:28:b.i_clock
i_clock => enARdFF_2:reg_n_bits:29:b.i_clock
i_clock => enARdFF_2:reg_n_bits:30:b.i_clock
i_clock => enARdFF_2:reg_n_bits:31:b.i_clock
i_Value[0] => enARdFF_2:reg_n_bits:0:b.i_d
i_Value[1] => enARdFF_2:reg_n_bits:1:b.i_d
i_Value[2] => enARdFF_2:reg_n_bits:2:b.i_d
i_Value[3] => enARdFF_2:reg_n_bits:3:b.i_d
i_Value[4] => enARdFF_2:reg_n_bits:4:b.i_d
i_Value[5] => enARdFF_2:reg_n_bits:5:b.i_d
i_Value[6] => enARdFF_2:reg_n_bits:6:b.i_d
i_Value[7] => enARdFF_2:reg_n_bits:7:b.i_d
i_Value[8] => enARdFF_2:reg_n_bits:8:b.i_d
i_Value[9] => enARdFF_2:reg_n_bits:9:b.i_d
i_Value[10] => enARdFF_2:reg_n_bits:10:b.i_d
i_Value[11] => enARdFF_2:reg_n_bits:11:b.i_d
i_Value[12] => enARdFF_2:reg_n_bits:12:b.i_d
i_Value[13] => enARdFF_2:reg_n_bits:13:b.i_d
i_Value[14] => enARdFF_2:reg_n_bits:14:b.i_d
i_Value[15] => enARdFF_2:reg_n_bits:15:b.i_d
i_Value[16] => enARdFF_2:reg_n_bits:16:b.i_d
i_Value[17] => enARdFF_2:reg_n_bits:17:b.i_d
i_Value[18] => enARdFF_2:reg_n_bits:18:b.i_d
i_Value[19] => enARdFF_2:reg_n_bits:19:b.i_d
i_Value[20] => enARdFF_2:reg_n_bits:20:b.i_d
i_Value[21] => enARdFF_2:reg_n_bits:21:b.i_d
i_Value[22] => enARdFF_2:reg_n_bits:22:b.i_d
i_Value[23] => enARdFF_2:reg_n_bits:23:b.i_d
i_Value[24] => enARdFF_2:reg_n_bits:24:b.i_d
i_Value[25] => enARdFF_2:reg_n_bits:25:b.i_d
i_Value[26] => enARdFF_2:reg_n_bits:26:b.i_d
i_Value[27] => enARdFF_2:reg_n_bits:27:b.i_d
i_Value[28] => enARdFF_2:reg_n_bits:28:b.i_d
i_Value[29] => enARdFF_2:reg_n_bits:29:b.i_d
i_Value[30] => enARdFF_2:reg_n_bits:30:b.i_d
i_Value[31] => enARdFF_2:reg_n_bits:31:b.i_d
o_Value[0] <= enARdFF_2:reg_n_bits:0:b.o_q
o_Value[1] <= enARdFF_2:reg_n_bits:1:b.o_q
o_Value[2] <= enARdFF_2:reg_n_bits:2:b.o_q
o_Value[3] <= enARdFF_2:reg_n_bits:3:b.o_q
o_Value[4] <= enARdFF_2:reg_n_bits:4:b.o_q
o_Value[5] <= enARdFF_2:reg_n_bits:5:b.o_q
o_Value[6] <= enARdFF_2:reg_n_bits:6:b.o_q
o_Value[7] <= enARdFF_2:reg_n_bits:7:b.o_q
o_Value[8] <= enARdFF_2:reg_n_bits:8:b.o_q
o_Value[9] <= enARdFF_2:reg_n_bits:9:b.o_q
o_Value[10] <= enARdFF_2:reg_n_bits:10:b.o_q
o_Value[11] <= enARdFF_2:reg_n_bits:11:b.o_q
o_Value[12] <= enARdFF_2:reg_n_bits:12:b.o_q
o_Value[13] <= enARdFF_2:reg_n_bits:13:b.o_q
o_Value[14] <= enARdFF_2:reg_n_bits:14:b.o_q
o_Value[15] <= enARdFF_2:reg_n_bits:15:b.o_q
o_Value[16] <= enARdFF_2:reg_n_bits:16:b.o_q
o_Value[17] <= enARdFF_2:reg_n_bits:17:b.o_q
o_Value[18] <= enARdFF_2:reg_n_bits:18:b.o_q
o_Value[19] <= enARdFF_2:reg_n_bits:19:b.o_q
o_Value[20] <= enARdFF_2:reg_n_bits:20:b.o_q
o_Value[21] <= enARdFF_2:reg_n_bits:21:b.o_q
o_Value[22] <= enARdFF_2:reg_n_bits:22:b.o_q
o_Value[23] <= enARdFF_2:reg_n_bits:23:b.o_q
o_Value[24] <= enARdFF_2:reg_n_bits:24:b.o_q
o_Value[25] <= enARdFF_2:reg_n_bits:25:b.o_q
o_Value[26] <= enARdFF_2:reg_n_bits:26:b.o_q
o_Value[27] <= enARdFF_2:reg_n_bits:27:b.o_q
o_Value[28] <= enARdFF_2:reg_n_bits:28:b.o_q
o_Value[29] <= enARdFF_2:reg_n_bits:29:b.o_q
o_Value[30] <= enARdFF_2:reg_n_bits:30:b.o_q
o_Value[31] <= enARdFF_2:reg_n_bits:31:b.o_q


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:0:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:1:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:2:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:3:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:4:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:5:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:6:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:7:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:8:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:9:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:10:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:11:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:12:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:13:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:14:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:15:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:16:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:17:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:18:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:19:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:20:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:21:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:22:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:23:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:24:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:25:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:26:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:27:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:28:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:29:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:30:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nBitRegister:\reg_loop:7:reg|enARdFF_2:\reg_n_bits:31:b
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1
s0 => nbitmux41:mux1.s0
s0 => nbitmux41:mux2.s0
s1 => nbitmux41:mux1.s1
s1 => nbitmux41:mux2.s1
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
x0[0] => nbitmux41:mux1.x0[0]
x0[1] => nbitmux41:mux1.x0[1]
x0[2] => nbitmux41:mux1.x0[2]
x0[3] => nbitmux41:mux1.x0[3]
x0[4] => nbitmux41:mux1.x0[4]
x0[5] => nbitmux41:mux1.x0[5]
x0[6] => nbitmux41:mux1.x0[6]
x0[7] => nbitmux41:mux1.x0[7]
x0[8] => nbitmux41:mux1.x0[8]
x0[9] => nbitmux41:mux1.x0[9]
x0[10] => nbitmux41:mux1.x0[10]
x0[11] => nbitmux41:mux1.x0[11]
x0[12] => nbitmux41:mux1.x0[12]
x0[13] => nbitmux41:mux1.x0[13]
x0[14] => nbitmux41:mux1.x0[14]
x0[15] => nbitmux41:mux1.x0[15]
x0[16] => nbitmux41:mux1.x0[16]
x0[17] => nbitmux41:mux1.x0[17]
x0[18] => nbitmux41:mux1.x0[18]
x0[19] => nbitmux41:mux1.x0[19]
x0[20] => nbitmux41:mux1.x0[20]
x0[21] => nbitmux41:mux1.x0[21]
x0[22] => nbitmux41:mux1.x0[22]
x0[23] => nbitmux41:mux1.x0[23]
x0[24] => nbitmux41:mux1.x0[24]
x0[25] => nbitmux41:mux1.x0[25]
x0[26] => nbitmux41:mux1.x0[26]
x0[27] => nbitmux41:mux1.x0[27]
x0[28] => nbitmux41:mux1.x0[28]
x0[29] => nbitmux41:mux1.x0[29]
x0[30] => nbitmux41:mux1.x0[30]
x0[31] => nbitmux41:mux1.x0[31]
x1[0] => nbitmux41:mux1.x1[0]
x1[1] => nbitmux41:mux1.x1[1]
x1[2] => nbitmux41:mux1.x1[2]
x1[3] => nbitmux41:mux1.x1[3]
x1[4] => nbitmux41:mux1.x1[4]
x1[5] => nbitmux41:mux1.x1[5]
x1[6] => nbitmux41:mux1.x1[6]
x1[7] => nbitmux41:mux1.x1[7]
x1[8] => nbitmux41:mux1.x1[8]
x1[9] => nbitmux41:mux1.x1[9]
x1[10] => nbitmux41:mux1.x1[10]
x1[11] => nbitmux41:mux1.x1[11]
x1[12] => nbitmux41:mux1.x1[12]
x1[13] => nbitmux41:mux1.x1[13]
x1[14] => nbitmux41:mux1.x1[14]
x1[15] => nbitmux41:mux1.x1[15]
x1[16] => nbitmux41:mux1.x1[16]
x1[17] => nbitmux41:mux1.x1[17]
x1[18] => nbitmux41:mux1.x1[18]
x1[19] => nbitmux41:mux1.x1[19]
x1[20] => nbitmux41:mux1.x1[20]
x1[21] => nbitmux41:mux1.x1[21]
x1[22] => nbitmux41:mux1.x1[22]
x1[23] => nbitmux41:mux1.x1[23]
x1[24] => nbitmux41:mux1.x1[24]
x1[25] => nbitmux41:mux1.x1[25]
x1[26] => nbitmux41:mux1.x1[26]
x1[27] => nbitmux41:mux1.x1[27]
x1[28] => nbitmux41:mux1.x1[28]
x1[29] => nbitmux41:mux1.x1[29]
x1[30] => nbitmux41:mux1.x1[30]
x1[31] => nbitmux41:mux1.x1[31]
x2[0] => nbitmux41:mux1.x2[0]
x2[1] => nbitmux41:mux1.x2[1]
x2[2] => nbitmux41:mux1.x2[2]
x2[3] => nbitmux41:mux1.x2[3]
x2[4] => nbitmux41:mux1.x2[4]
x2[5] => nbitmux41:mux1.x2[5]
x2[6] => nbitmux41:mux1.x2[6]
x2[7] => nbitmux41:mux1.x2[7]
x2[8] => nbitmux41:mux1.x2[8]
x2[9] => nbitmux41:mux1.x2[9]
x2[10] => nbitmux41:mux1.x2[10]
x2[11] => nbitmux41:mux1.x2[11]
x2[12] => nbitmux41:mux1.x2[12]
x2[13] => nbitmux41:mux1.x2[13]
x2[14] => nbitmux41:mux1.x2[14]
x2[15] => nbitmux41:mux1.x2[15]
x2[16] => nbitmux41:mux1.x2[16]
x2[17] => nbitmux41:mux1.x2[17]
x2[18] => nbitmux41:mux1.x2[18]
x2[19] => nbitmux41:mux1.x2[19]
x2[20] => nbitmux41:mux1.x2[20]
x2[21] => nbitmux41:mux1.x2[21]
x2[22] => nbitmux41:mux1.x2[22]
x2[23] => nbitmux41:mux1.x2[23]
x2[24] => nbitmux41:mux1.x2[24]
x2[25] => nbitmux41:mux1.x2[25]
x2[26] => nbitmux41:mux1.x2[26]
x2[27] => nbitmux41:mux1.x2[27]
x2[28] => nbitmux41:mux1.x2[28]
x2[29] => nbitmux41:mux1.x2[29]
x2[30] => nbitmux41:mux1.x2[30]
x2[31] => nbitmux41:mux1.x2[31]
x3[0] => nbitmux41:mux1.x3[0]
x3[1] => nbitmux41:mux1.x3[1]
x3[2] => nbitmux41:mux1.x3[2]
x3[3] => nbitmux41:mux1.x3[3]
x3[4] => nbitmux41:mux1.x3[4]
x3[5] => nbitmux41:mux1.x3[5]
x3[6] => nbitmux41:mux1.x3[6]
x3[7] => nbitmux41:mux1.x3[7]
x3[8] => nbitmux41:mux1.x3[8]
x3[9] => nbitmux41:mux1.x3[9]
x3[10] => nbitmux41:mux1.x3[10]
x3[11] => nbitmux41:mux1.x3[11]
x3[12] => nbitmux41:mux1.x3[12]
x3[13] => nbitmux41:mux1.x3[13]
x3[14] => nbitmux41:mux1.x3[14]
x3[15] => nbitmux41:mux1.x3[15]
x3[16] => nbitmux41:mux1.x3[16]
x3[17] => nbitmux41:mux1.x3[17]
x3[18] => nbitmux41:mux1.x3[18]
x3[19] => nbitmux41:mux1.x3[19]
x3[20] => nbitmux41:mux1.x3[20]
x3[21] => nbitmux41:mux1.x3[21]
x3[22] => nbitmux41:mux1.x3[22]
x3[23] => nbitmux41:mux1.x3[23]
x3[24] => nbitmux41:mux1.x3[24]
x3[25] => nbitmux41:mux1.x3[25]
x3[26] => nbitmux41:mux1.x3[26]
x3[27] => nbitmux41:mux1.x3[27]
x3[28] => nbitmux41:mux1.x3[28]
x3[29] => nbitmux41:mux1.x3[29]
x3[30] => nbitmux41:mux1.x3[30]
x3[31] => nbitmux41:mux1.x3[31]
x4[0] => nbitmux41:mux2.x0[0]
x4[1] => nbitmux41:mux2.x0[1]
x4[2] => nbitmux41:mux2.x0[2]
x4[3] => nbitmux41:mux2.x0[3]
x4[4] => nbitmux41:mux2.x0[4]
x4[5] => nbitmux41:mux2.x0[5]
x4[6] => nbitmux41:mux2.x0[6]
x4[7] => nbitmux41:mux2.x0[7]
x4[8] => nbitmux41:mux2.x0[8]
x4[9] => nbitmux41:mux2.x0[9]
x4[10] => nbitmux41:mux2.x0[10]
x4[11] => nbitmux41:mux2.x0[11]
x4[12] => nbitmux41:mux2.x0[12]
x4[13] => nbitmux41:mux2.x0[13]
x4[14] => nbitmux41:mux2.x0[14]
x4[15] => nbitmux41:mux2.x0[15]
x4[16] => nbitmux41:mux2.x0[16]
x4[17] => nbitmux41:mux2.x0[17]
x4[18] => nbitmux41:mux2.x0[18]
x4[19] => nbitmux41:mux2.x0[19]
x4[20] => nbitmux41:mux2.x0[20]
x4[21] => nbitmux41:mux2.x0[21]
x4[22] => nbitmux41:mux2.x0[22]
x4[23] => nbitmux41:mux2.x0[23]
x4[24] => nbitmux41:mux2.x0[24]
x4[25] => nbitmux41:mux2.x0[25]
x4[26] => nbitmux41:mux2.x0[26]
x4[27] => nbitmux41:mux2.x0[27]
x4[28] => nbitmux41:mux2.x0[28]
x4[29] => nbitmux41:mux2.x0[29]
x4[30] => nbitmux41:mux2.x0[30]
x4[31] => nbitmux41:mux2.x0[31]
x5[0] => nbitmux41:mux2.x1[0]
x5[1] => nbitmux41:mux2.x1[1]
x5[2] => nbitmux41:mux2.x1[2]
x5[3] => nbitmux41:mux2.x1[3]
x5[4] => nbitmux41:mux2.x1[4]
x5[5] => nbitmux41:mux2.x1[5]
x5[6] => nbitmux41:mux2.x1[6]
x5[7] => nbitmux41:mux2.x1[7]
x5[8] => nbitmux41:mux2.x1[8]
x5[9] => nbitmux41:mux2.x1[9]
x5[10] => nbitmux41:mux2.x1[10]
x5[11] => nbitmux41:mux2.x1[11]
x5[12] => nbitmux41:mux2.x1[12]
x5[13] => nbitmux41:mux2.x1[13]
x5[14] => nbitmux41:mux2.x1[14]
x5[15] => nbitmux41:mux2.x1[15]
x5[16] => nbitmux41:mux2.x1[16]
x5[17] => nbitmux41:mux2.x1[17]
x5[18] => nbitmux41:mux2.x1[18]
x5[19] => nbitmux41:mux2.x1[19]
x5[20] => nbitmux41:mux2.x1[20]
x5[21] => nbitmux41:mux2.x1[21]
x5[22] => nbitmux41:mux2.x1[22]
x5[23] => nbitmux41:mux2.x1[23]
x5[24] => nbitmux41:mux2.x1[24]
x5[25] => nbitmux41:mux2.x1[25]
x5[26] => nbitmux41:mux2.x1[26]
x5[27] => nbitmux41:mux2.x1[27]
x5[28] => nbitmux41:mux2.x1[28]
x5[29] => nbitmux41:mux2.x1[29]
x5[30] => nbitmux41:mux2.x1[30]
x5[31] => nbitmux41:mux2.x1[31]
x6[0] => nbitmux41:mux2.x2[0]
x6[1] => nbitmux41:mux2.x2[1]
x6[2] => nbitmux41:mux2.x2[2]
x6[3] => nbitmux41:mux2.x2[3]
x6[4] => nbitmux41:mux2.x2[4]
x6[5] => nbitmux41:mux2.x2[5]
x6[6] => nbitmux41:mux2.x2[6]
x6[7] => nbitmux41:mux2.x2[7]
x6[8] => nbitmux41:mux2.x2[8]
x6[9] => nbitmux41:mux2.x2[9]
x6[10] => nbitmux41:mux2.x2[10]
x6[11] => nbitmux41:mux2.x2[11]
x6[12] => nbitmux41:mux2.x2[12]
x6[13] => nbitmux41:mux2.x2[13]
x6[14] => nbitmux41:mux2.x2[14]
x6[15] => nbitmux41:mux2.x2[15]
x6[16] => nbitmux41:mux2.x2[16]
x6[17] => nbitmux41:mux2.x2[17]
x6[18] => nbitmux41:mux2.x2[18]
x6[19] => nbitmux41:mux2.x2[19]
x6[20] => nbitmux41:mux2.x2[20]
x6[21] => nbitmux41:mux2.x2[21]
x6[22] => nbitmux41:mux2.x2[22]
x6[23] => nbitmux41:mux2.x2[23]
x6[24] => nbitmux41:mux2.x2[24]
x6[25] => nbitmux41:mux2.x2[25]
x6[26] => nbitmux41:mux2.x2[26]
x6[27] => nbitmux41:mux2.x2[27]
x6[28] => nbitmux41:mux2.x2[28]
x6[29] => nbitmux41:mux2.x2[29]
x6[30] => nbitmux41:mux2.x2[30]
x6[31] => nbitmux41:mux2.x2[31]
x7[0] => nbitmux41:mux2.x3[0]
x7[1] => nbitmux41:mux2.x3[1]
x7[2] => nbitmux41:mux2.x3[2]
x7[3] => nbitmux41:mux2.x3[3]
x7[4] => nbitmux41:mux2.x3[4]
x7[5] => nbitmux41:mux2.x3[5]
x7[6] => nbitmux41:mux2.x3[6]
x7[7] => nbitmux41:mux2.x3[7]
x7[8] => nbitmux41:mux2.x3[8]
x7[9] => nbitmux41:mux2.x3[9]
x7[10] => nbitmux41:mux2.x3[10]
x7[11] => nbitmux41:mux2.x3[11]
x7[12] => nbitmux41:mux2.x3[12]
x7[13] => nbitmux41:mux2.x3[13]
x7[14] => nbitmux41:mux2.x3[14]
x7[15] => nbitmux41:mux2.x3[15]
x7[16] => nbitmux41:mux2.x3[16]
x7[17] => nbitmux41:mux2.x3[17]
x7[18] => nbitmux41:mux2.x3[18]
x7[19] => nbitmux41:mux2.x3[19]
x7[20] => nbitmux41:mux2.x3[20]
x7[21] => nbitmux41:mux2.x3[21]
x7[22] => nbitmux41:mux2.x3[22]
x7[23] => nbitmux41:mux2.x3[23]
x7[24] => nbitmux41:mux2.x3[24]
x7[25] => nbitmux41:mux2.x3[25]
x7[26] => nbitmux41:mux2.x3[26]
x7[27] => nbitmux41:mux2.x3[27]
x7[28] => nbitmux41:mux2.x3[28]
x7[29] => nbitmux41:mux2.x3[29]
x7[30] => nbitmux41:mux2.x3[30]
x7[31] => nbitmux41:mux2.x3[31]
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1
s0 => mux41:muxloop:0:mux_n.s0
s0 => mux41:muxloop:1:mux_n.s0
s0 => mux41:muxloop:2:mux_n.s0
s0 => mux41:muxloop:3:mux_n.s0
s0 => mux41:muxloop:4:mux_n.s0
s0 => mux41:muxloop:5:mux_n.s0
s0 => mux41:muxloop:6:mux_n.s0
s0 => mux41:muxloop:7:mux_n.s0
s0 => mux41:muxloop:8:mux_n.s0
s0 => mux41:muxloop:9:mux_n.s0
s0 => mux41:muxloop:10:mux_n.s0
s0 => mux41:muxloop:11:mux_n.s0
s0 => mux41:muxloop:12:mux_n.s0
s0 => mux41:muxloop:13:mux_n.s0
s0 => mux41:muxloop:14:mux_n.s0
s0 => mux41:muxloop:15:mux_n.s0
s0 => mux41:muxloop:16:mux_n.s0
s0 => mux41:muxloop:17:mux_n.s0
s0 => mux41:muxloop:18:mux_n.s0
s0 => mux41:muxloop:19:mux_n.s0
s0 => mux41:muxloop:20:mux_n.s0
s0 => mux41:muxloop:21:mux_n.s0
s0 => mux41:muxloop:22:mux_n.s0
s0 => mux41:muxloop:23:mux_n.s0
s0 => mux41:muxloop:24:mux_n.s0
s0 => mux41:muxloop:25:mux_n.s0
s0 => mux41:muxloop:26:mux_n.s0
s0 => mux41:muxloop:27:mux_n.s0
s0 => mux41:muxloop:28:mux_n.s0
s0 => mux41:muxloop:29:mux_n.s0
s0 => mux41:muxloop:30:mux_n.s0
s0 => mux41:muxloop:31:mux_n.s0
s1 => mux41:muxloop:0:mux_n.s1
s1 => mux41:muxloop:1:mux_n.s1
s1 => mux41:muxloop:2:mux_n.s1
s1 => mux41:muxloop:3:mux_n.s1
s1 => mux41:muxloop:4:mux_n.s1
s1 => mux41:muxloop:5:mux_n.s1
s1 => mux41:muxloop:6:mux_n.s1
s1 => mux41:muxloop:7:mux_n.s1
s1 => mux41:muxloop:8:mux_n.s1
s1 => mux41:muxloop:9:mux_n.s1
s1 => mux41:muxloop:10:mux_n.s1
s1 => mux41:muxloop:11:mux_n.s1
s1 => mux41:muxloop:12:mux_n.s1
s1 => mux41:muxloop:13:mux_n.s1
s1 => mux41:muxloop:14:mux_n.s1
s1 => mux41:muxloop:15:mux_n.s1
s1 => mux41:muxloop:16:mux_n.s1
s1 => mux41:muxloop:17:mux_n.s1
s1 => mux41:muxloop:18:mux_n.s1
s1 => mux41:muxloop:19:mux_n.s1
s1 => mux41:muxloop:20:mux_n.s1
s1 => mux41:muxloop:21:mux_n.s1
s1 => mux41:muxloop:22:mux_n.s1
s1 => mux41:muxloop:23:mux_n.s1
s1 => mux41:muxloop:24:mux_n.s1
s1 => mux41:muxloop:25:mux_n.s1
s1 => mux41:muxloop:26:mux_n.s1
s1 => mux41:muxloop:27:mux_n.s1
s1 => mux41:muxloop:28:mux_n.s1
s1 => mux41:muxloop:29:mux_n.s1
s1 => mux41:muxloop:30:mux_n.s1
s1 => mux41:muxloop:31:mux_n.s1
x0[0] => mux41:muxloop:0:mux_n.x0
x0[1] => mux41:muxloop:1:mux_n.x0
x0[2] => mux41:muxloop:2:mux_n.x0
x0[3] => mux41:muxloop:3:mux_n.x0
x0[4] => mux41:muxloop:4:mux_n.x0
x0[5] => mux41:muxloop:5:mux_n.x0
x0[6] => mux41:muxloop:6:mux_n.x0
x0[7] => mux41:muxloop:7:mux_n.x0
x0[8] => mux41:muxloop:8:mux_n.x0
x0[9] => mux41:muxloop:9:mux_n.x0
x0[10] => mux41:muxloop:10:mux_n.x0
x0[11] => mux41:muxloop:11:mux_n.x0
x0[12] => mux41:muxloop:12:mux_n.x0
x0[13] => mux41:muxloop:13:mux_n.x0
x0[14] => mux41:muxloop:14:mux_n.x0
x0[15] => mux41:muxloop:15:mux_n.x0
x0[16] => mux41:muxloop:16:mux_n.x0
x0[17] => mux41:muxloop:17:mux_n.x0
x0[18] => mux41:muxloop:18:mux_n.x0
x0[19] => mux41:muxloop:19:mux_n.x0
x0[20] => mux41:muxloop:20:mux_n.x0
x0[21] => mux41:muxloop:21:mux_n.x0
x0[22] => mux41:muxloop:22:mux_n.x0
x0[23] => mux41:muxloop:23:mux_n.x0
x0[24] => mux41:muxloop:24:mux_n.x0
x0[25] => mux41:muxloop:25:mux_n.x0
x0[26] => mux41:muxloop:26:mux_n.x0
x0[27] => mux41:muxloop:27:mux_n.x0
x0[28] => mux41:muxloop:28:mux_n.x0
x0[29] => mux41:muxloop:29:mux_n.x0
x0[30] => mux41:muxloop:30:mux_n.x0
x0[31] => mux41:muxloop:31:mux_n.x0
x1[0] => mux41:muxloop:0:mux_n.x1
x1[1] => mux41:muxloop:1:mux_n.x1
x1[2] => mux41:muxloop:2:mux_n.x1
x1[3] => mux41:muxloop:3:mux_n.x1
x1[4] => mux41:muxloop:4:mux_n.x1
x1[5] => mux41:muxloop:5:mux_n.x1
x1[6] => mux41:muxloop:6:mux_n.x1
x1[7] => mux41:muxloop:7:mux_n.x1
x1[8] => mux41:muxloop:8:mux_n.x1
x1[9] => mux41:muxloop:9:mux_n.x1
x1[10] => mux41:muxloop:10:mux_n.x1
x1[11] => mux41:muxloop:11:mux_n.x1
x1[12] => mux41:muxloop:12:mux_n.x1
x1[13] => mux41:muxloop:13:mux_n.x1
x1[14] => mux41:muxloop:14:mux_n.x1
x1[15] => mux41:muxloop:15:mux_n.x1
x1[16] => mux41:muxloop:16:mux_n.x1
x1[17] => mux41:muxloop:17:mux_n.x1
x1[18] => mux41:muxloop:18:mux_n.x1
x1[19] => mux41:muxloop:19:mux_n.x1
x1[20] => mux41:muxloop:20:mux_n.x1
x1[21] => mux41:muxloop:21:mux_n.x1
x1[22] => mux41:muxloop:22:mux_n.x1
x1[23] => mux41:muxloop:23:mux_n.x1
x1[24] => mux41:muxloop:24:mux_n.x1
x1[25] => mux41:muxloop:25:mux_n.x1
x1[26] => mux41:muxloop:26:mux_n.x1
x1[27] => mux41:muxloop:27:mux_n.x1
x1[28] => mux41:muxloop:28:mux_n.x1
x1[29] => mux41:muxloop:29:mux_n.x1
x1[30] => mux41:muxloop:30:mux_n.x1
x1[31] => mux41:muxloop:31:mux_n.x1
x2[0] => mux41:muxloop:0:mux_n.x2
x2[1] => mux41:muxloop:1:mux_n.x2
x2[2] => mux41:muxloop:2:mux_n.x2
x2[3] => mux41:muxloop:3:mux_n.x2
x2[4] => mux41:muxloop:4:mux_n.x2
x2[5] => mux41:muxloop:5:mux_n.x2
x2[6] => mux41:muxloop:6:mux_n.x2
x2[7] => mux41:muxloop:7:mux_n.x2
x2[8] => mux41:muxloop:8:mux_n.x2
x2[9] => mux41:muxloop:9:mux_n.x2
x2[10] => mux41:muxloop:10:mux_n.x2
x2[11] => mux41:muxloop:11:mux_n.x2
x2[12] => mux41:muxloop:12:mux_n.x2
x2[13] => mux41:muxloop:13:mux_n.x2
x2[14] => mux41:muxloop:14:mux_n.x2
x2[15] => mux41:muxloop:15:mux_n.x2
x2[16] => mux41:muxloop:16:mux_n.x2
x2[17] => mux41:muxloop:17:mux_n.x2
x2[18] => mux41:muxloop:18:mux_n.x2
x2[19] => mux41:muxloop:19:mux_n.x2
x2[20] => mux41:muxloop:20:mux_n.x2
x2[21] => mux41:muxloop:21:mux_n.x2
x2[22] => mux41:muxloop:22:mux_n.x2
x2[23] => mux41:muxloop:23:mux_n.x2
x2[24] => mux41:muxloop:24:mux_n.x2
x2[25] => mux41:muxloop:25:mux_n.x2
x2[26] => mux41:muxloop:26:mux_n.x2
x2[27] => mux41:muxloop:27:mux_n.x2
x2[28] => mux41:muxloop:28:mux_n.x2
x2[29] => mux41:muxloop:29:mux_n.x2
x2[30] => mux41:muxloop:30:mux_n.x2
x2[31] => mux41:muxloop:31:mux_n.x2
x3[0] => mux41:muxloop:0:mux_n.x3
x3[1] => mux41:muxloop:1:mux_n.x3
x3[2] => mux41:muxloop:2:mux_n.x3
x3[3] => mux41:muxloop:3:mux_n.x3
x3[4] => mux41:muxloop:4:mux_n.x3
x3[5] => mux41:muxloop:5:mux_n.x3
x3[6] => mux41:muxloop:6:mux_n.x3
x3[7] => mux41:muxloop:7:mux_n.x3
x3[8] => mux41:muxloop:8:mux_n.x3
x3[9] => mux41:muxloop:9:mux_n.x3
x3[10] => mux41:muxloop:10:mux_n.x3
x3[11] => mux41:muxloop:11:mux_n.x3
x3[12] => mux41:muxloop:12:mux_n.x3
x3[13] => mux41:muxloop:13:mux_n.x3
x3[14] => mux41:muxloop:14:mux_n.x3
x3[15] => mux41:muxloop:15:mux_n.x3
x3[16] => mux41:muxloop:16:mux_n.x3
x3[17] => mux41:muxloop:17:mux_n.x3
x3[18] => mux41:muxloop:18:mux_n.x3
x3[19] => mux41:muxloop:19:mux_n.x3
x3[20] => mux41:muxloop:20:mux_n.x3
x3[21] => mux41:muxloop:21:mux_n.x3
x3[22] => mux41:muxloop:22:mux_n.x3
x3[23] => mux41:muxloop:23:mux_n.x3
x3[24] => mux41:muxloop:24:mux_n.x3
x3[25] => mux41:muxloop:25:mux_n.x3
x3[26] => mux41:muxloop:26:mux_n.x3
x3[27] => mux41:muxloop:27:mux_n.x3
x3[28] => mux41:muxloop:28:mux_n.x3
x3[29] => mux41:muxloop:29:mux_n.x3
x3[30] => mux41:muxloop:30:mux_n.x3
x3[31] => mux41:muxloop:31:mux_n.x3
y[0] <= mux41:muxloop:0:mux_n.y
y[1] <= mux41:muxloop:1:mux_n.y
y[2] <= mux41:muxloop:2:mux_n.y
y[3] <= mux41:muxloop:3:mux_n.y
y[4] <= mux41:muxloop:4:mux_n.y
y[5] <= mux41:muxloop:5:mux_n.y
y[6] <= mux41:muxloop:6:mux_n.y
y[7] <= mux41:muxloop:7:mux_n.y
y[8] <= mux41:muxloop:8:mux_n.y
y[9] <= mux41:muxloop:9:mux_n.y
y[10] <= mux41:muxloop:10:mux_n.y
y[11] <= mux41:muxloop:11:mux_n.y
y[12] <= mux41:muxloop:12:mux_n.y
y[13] <= mux41:muxloop:13:mux_n.y
y[14] <= mux41:muxloop:14:mux_n.y
y[15] <= mux41:muxloop:15:mux_n.y
y[16] <= mux41:muxloop:16:mux_n.y
y[17] <= mux41:muxloop:17:mux_n.y
y[18] <= mux41:muxloop:18:mux_n.y
y[19] <= mux41:muxloop:19:mux_n.y
y[20] <= mux41:muxloop:20:mux_n.y
y[21] <= mux41:muxloop:21:mux_n.y
y[22] <= mux41:muxloop:22:mux_n.y
y[23] <= mux41:muxloop:23:mux_n.y
y[24] <= mux41:muxloop:24:mux_n.y
y[25] <= mux41:muxloop:25:mux_n.y
y[26] <= mux41:muxloop:26:mux_n.y
y[27] <= mux41:muxloop:27:mux_n.y
y[28] <= mux41:muxloop:28:mux_n.y
y[29] <= mux41:muxloop:29:mux_n.y
y[30] <= mux41:muxloop:30:mux_n.y
y[31] <= mux41:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2
s0 => mux41:muxloop:0:mux_n.s0
s0 => mux41:muxloop:1:mux_n.s0
s0 => mux41:muxloop:2:mux_n.s0
s0 => mux41:muxloop:3:mux_n.s0
s0 => mux41:muxloop:4:mux_n.s0
s0 => mux41:muxloop:5:mux_n.s0
s0 => mux41:muxloop:6:mux_n.s0
s0 => mux41:muxloop:7:mux_n.s0
s0 => mux41:muxloop:8:mux_n.s0
s0 => mux41:muxloop:9:mux_n.s0
s0 => mux41:muxloop:10:mux_n.s0
s0 => mux41:muxloop:11:mux_n.s0
s0 => mux41:muxloop:12:mux_n.s0
s0 => mux41:muxloop:13:mux_n.s0
s0 => mux41:muxloop:14:mux_n.s0
s0 => mux41:muxloop:15:mux_n.s0
s0 => mux41:muxloop:16:mux_n.s0
s0 => mux41:muxloop:17:mux_n.s0
s0 => mux41:muxloop:18:mux_n.s0
s0 => mux41:muxloop:19:mux_n.s0
s0 => mux41:muxloop:20:mux_n.s0
s0 => mux41:muxloop:21:mux_n.s0
s0 => mux41:muxloop:22:mux_n.s0
s0 => mux41:muxloop:23:mux_n.s0
s0 => mux41:muxloop:24:mux_n.s0
s0 => mux41:muxloop:25:mux_n.s0
s0 => mux41:muxloop:26:mux_n.s0
s0 => mux41:muxloop:27:mux_n.s0
s0 => mux41:muxloop:28:mux_n.s0
s0 => mux41:muxloop:29:mux_n.s0
s0 => mux41:muxloop:30:mux_n.s0
s0 => mux41:muxloop:31:mux_n.s0
s1 => mux41:muxloop:0:mux_n.s1
s1 => mux41:muxloop:1:mux_n.s1
s1 => mux41:muxloop:2:mux_n.s1
s1 => mux41:muxloop:3:mux_n.s1
s1 => mux41:muxloop:4:mux_n.s1
s1 => mux41:muxloop:5:mux_n.s1
s1 => mux41:muxloop:6:mux_n.s1
s1 => mux41:muxloop:7:mux_n.s1
s1 => mux41:muxloop:8:mux_n.s1
s1 => mux41:muxloop:9:mux_n.s1
s1 => mux41:muxloop:10:mux_n.s1
s1 => mux41:muxloop:11:mux_n.s1
s1 => mux41:muxloop:12:mux_n.s1
s1 => mux41:muxloop:13:mux_n.s1
s1 => mux41:muxloop:14:mux_n.s1
s1 => mux41:muxloop:15:mux_n.s1
s1 => mux41:muxloop:16:mux_n.s1
s1 => mux41:muxloop:17:mux_n.s1
s1 => mux41:muxloop:18:mux_n.s1
s1 => mux41:muxloop:19:mux_n.s1
s1 => mux41:muxloop:20:mux_n.s1
s1 => mux41:muxloop:21:mux_n.s1
s1 => mux41:muxloop:22:mux_n.s1
s1 => mux41:muxloop:23:mux_n.s1
s1 => mux41:muxloop:24:mux_n.s1
s1 => mux41:muxloop:25:mux_n.s1
s1 => mux41:muxloop:26:mux_n.s1
s1 => mux41:muxloop:27:mux_n.s1
s1 => mux41:muxloop:28:mux_n.s1
s1 => mux41:muxloop:29:mux_n.s1
s1 => mux41:muxloop:30:mux_n.s1
s1 => mux41:muxloop:31:mux_n.s1
x0[0] => mux41:muxloop:0:mux_n.x0
x0[1] => mux41:muxloop:1:mux_n.x0
x0[2] => mux41:muxloop:2:mux_n.x0
x0[3] => mux41:muxloop:3:mux_n.x0
x0[4] => mux41:muxloop:4:mux_n.x0
x0[5] => mux41:muxloop:5:mux_n.x0
x0[6] => mux41:muxloop:6:mux_n.x0
x0[7] => mux41:muxloop:7:mux_n.x0
x0[8] => mux41:muxloop:8:mux_n.x0
x0[9] => mux41:muxloop:9:mux_n.x0
x0[10] => mux41:muxloop:10:mux_n.x0
x0[11] => mux41:muxloop:11:mux_n.x0
x0[12] => mux41:muxloop:12:mux_n.x0
x0[13] => mux41:muxloop:13:mux_n.x0
x0[14] => mux41:muxloop:14:mux_n.x0
x0[15] => mux41:muxloop:15:mux_n.x0
x0[16] => mux41:muxloop:16:mux_n.x0
x0[17] => mux41:muxloop:17:mux_n.x0
x0[18] => mux41:muxloop:18:mux_n.x0
x0[19] => mux41:muxloop:19:mux_n.x0
x0[20] => mux41:muxloop:20:mux_n.x0
x0[21] => mux41:muxloop:21:mux_n.x0
x0[22] => mux41:muxloop:22:mux_n.x0
x0[23] => mux41:muxloop:23:mux_n.x0
x0[24] => mux41:muxloop:24:mux_n.x0
x0[25] => mux41:muxloop:25:mux_n.x0
x0[26] => mux41:muxloop:26:mux_n.x0
x0[27] => mux41:muxloop:27:mux_n.x0
x0[28] => mux41:muxloop:28:mux_n.x0
x0[29] => mux41:muxloop:29:mux_n.x0
x0[30] => mux41:muxloop:30:mux_n.x0
x0[31] => mux41:muxloop:31:mux_n.x0
x1[0] => mux41:muxloop:0:mux_n.x1
x1[1] => mux41:muxloop:1:mux_n.x1
x1[2] => mux41:muxloop:2:mux_n.x1
x1[3] => mux41:muxloop:3:mux_n.x1
x1[4] => mux41:muxloop:4:mux_n.x1
x1[5] => mux41:muxloop:5:mux_n.x1
x1[6] => mux41:muxloop:6:mux_n.x1
x1[7] => mux41:muxloop:7:mux_n.x1
x1[8] => mux41:muxloop:8:mux_n.x1
x1[9] => mux41:muxloop:9:mux_n.x1
x1[10] => mux41:muxloop:10:mux_n.x1
x1[11] => mux41:muxloop:11:mux_n.x1
x1[12] => mux41:muxloop:12:mux_n.x1
x1[13] => mux41:muxloop:13:mux_n.x1
x1[14] => mux41:muxloop:14:mux_n.x1
x1[15] => mux41:muxloop:15:mux_n.x1
x1[16] => mux41:muxloop:16:mux_n.x1
x1[17] => mux41:muxloop:17:mux_n.x1
x1[18] => mux41:muxloop:18:mux_n.x1
x1[19] => mux41:muxloop:19:mux_n.x1
x1[20] => mux41:muxloop:20:mux_n.x1
x1[21] => mux41:muxloop:21:mux_n.x1
x1[22] => mux41:muxloop:22:mux_n.x1
x1[23] => mux41:muxloop:23:mux_n.x1
x1[24] => mux41:muxloop:24:mux_n.x1
x1[25] => mux41:muxloop:25:mux_n.x1
x1[26] => mux41:muxloop:26:mux_n.x1
x1[27] => mux41:muxloop:27:mux_n.x1
x1[28] => mux41:muxloop:28:mux_n.x1
x1[29] => mux41:muxloop:29:mux_n.x1
x1[30] => mux41:muxloop:30:mux_n.x1
x1[31] => mux41:muxloop:31:mux_n.x1
x2[0] => mux41:muxloop:0:mux_n.x2
x2[1] => mux41:muxloop:1:mux_n.x2
x2[2] => mux41:muxloop:2:mux_n.x2
x2[3] => mux41:muxloop:3:mux_n.x2
x2[4] => mux41:muxloop:4:mux_n.x2
x2[5] => mux41:muxloop:5:mux_n.x2
x2[6] => mux41:muxloop:6:mux_n.x2
x2[7] => mux41:muxloop:7:mux_n.x2
x2[8] => mux41:muxloop:8:mux_n.x2
x2[9] => mux41:muxloop:9:mux_n.x2
x2[10] => mux41:muxloop:10:mux_n.x2
x2[11] => mux41:muxloop:11:mux_n.x2
x2[12] => mux41:muxloop:12:mux_n.x2
x2[13] => mux41:muxloop:13:mux_n.x2
x2[14] => mux41:muxloop:14:mux_n.x2
x2[15] => mux41:muxloop:15:mux_n.x2
x2[16] => mux41:muxloop:16:mux_n.x2
x2[17] => mux41:muxloop:17:mux_n.x2
x2[18] => mux41:muxloop:18:mux_n.x2
x2[19] => mux41:muxloop:19:mux_n.x2
x2[20] => mux41:muxloop:20:mux_n.x2
x2[21] => mux41:muxloop:21:mux_n.x2
x2[22] => mux41:muxloop:22:mux_n.x2
x2[23] => mux41:muxloop:23:mux_n.x2
x2[24] => mux41:muxloop:24:mux_n.x2
x2[25] => mux41:muxloop:25:mux_n.x2
x2[26] => mux41:muxloop:26:mux_n.x2
x2[27] => mux41:muxloop:27:mux_n.x2
x2[28] => mux41:muxloop:28:mux_n.x2
x2[29] => mux41:muxloop:29:mux_n.x2
x2[30] => mux41:muxloop:30:mux_n.x2
x2[31] => mux41:muxloop:31:mux_n.x2
x3[0] => mux41:muxloop:0:mux_n.x3
x3[1] => mux41:muxloop:1:mux_n.x3
x3[2] => mux41:muxloop:2:mux_n.x3
x3[3] => mux41:muxloop:3:mux_n.x3
x3[4] => mux41:muxloop:4:mux_n.x3
x3[5] => mux41:muxloop:5:mux_n.x3
x3[6] => mux41:muxloop:6:mux_n.x3
x3[7] => mux41:muxloop:7:mux_n.x3
x3[8] => mux41:muxloop:8:mux_n.x3
x3[9] => mux41:muxloop:9:mux_n.x3
x3[10] => mux41:muxloop:10:mux_n.x3
x3[11] => mux41:muxloop:11:mux_n.x3
x3[12] => mux41:muxloop:12:mux_n.x3
x3[13] => mux41:muxloop:13:mux_n.x3
x3[14] => mux41:muxloop:14:mux_n.x3
x3[15] => mux41:muxloop:15:mux_n.x3
x3[16] => mux41:muxloop:16:mux_n.x3
x3[17] => mux41:muxloop:17:mux_n.x3
x3[18] => mux41:muxloop:18:mux_n.x3
x3[19] => mux41:muxloop:19:mux_n.x3
x3[20] => mux41:muxloop:20:mux_n.x3
x3[21] => mux41:muxloop:21:mux_n.x3
x3[22] => mux41:muxloop:22:mux_n.x3
x3[23] => mux41:muxloop:23:mux_n.x3
x3[24] => mux41:muxloop:24:mux_n.x3
x3[25] => mux41:muxloop:25:mux_n.x3
x3[26] => mux41:muxloop:26:mux_n.x3
x3[27] => mux41:muxloop:27:mux_n.x3
x3[28] => mux41:muxloop:28:mux_n.x3
x3[29] => mux41:muxloop:29:mux_n.x3
x3[30] => mux41:muxloop:30:mux_n.x3
x3[31] => mux41:muxloop:31:mux_n.x3
y[0] <= mux41:muxloop:0:mux_n.y
y[1] <= mux41:muxloop:1:mux_n.y
y[2] <= mux41:muxloop:2:mux_n.y
y[3] <= mux41:muxloop:3:mux_n.y
y[4] <= mux41:muxloop:4:mux_n.y
y[5] <= mux41:muxloop:5:mux_n.y
y[6] <= mux41:muxloop:6:mux_n.y
y[7] <= mux41:muxloop:7:mux_n.y
y[8] <= mux41:muxloop:8:mux_n.y
y[9] <= mux41:muxloop:9:mux_n.y
y[10] <= mux41:muxloop:10:mux_n.y
y[11] <= mux41:muxloop:11:mux_n.y
y[12] <= mux41:muxloop:12:mux_n.y
y[13] <= mux41:muxloop:13:mux_n.y
y[14] <= mux41:muxloop:14:mux_n.y
y[15] <= mux41:muxloop:15:mux_n.y
y[16] <= mux41:muxloop:16:mux_n.y
y[17] <= mux41:muxloop:17:mux_n.y
y[18] <= mux41:muxloop:18:mux_n.y
y[19] <= mux41:muxloop:19:mux_n.y
y[20] <= mux41:muxloop:20:mux_n.y
y[21] <= mux41:muxloop:21:mux_n.y
y[22] <= mux41:muxloop:22:mux_n.y
y[23] <= mux41:muxloop:23:mux_n.y
y[24] <= mux41:muxloop:24:mux_n.y
y[25] <= mux41:muxloop:25:mux_n.y
y[26] <= mux41:muxloop:26:mux_n.y
y[27] <= mux41:muxloop:27:mux_n.y
y[28] <= mux41:muxloop:28:mux_n.y
y[29] <= mux41:muxloop:29:mux_n.y
y[30] <= mux41:muxloop:30:mux_n.y
y[31] <= mux41:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:0:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:1:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:2:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:3:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:4:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:5:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:6:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:7:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:8:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:9:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:10:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:11:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:12:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:13:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:14:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:15:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:16:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:17:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:18:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:19:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:20:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:21:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:22:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:23:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:24:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:25:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:26:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:27:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:28:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:29:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:30:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:31:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux1|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2
s0 => nbitmux41:mux1.s0
s0 => nbitmux41:mux2.s0
s1 => nbitmux41:mux1.s1
s1 => nbitmux41:mux2.s1
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
x0[0] => nbitmux41:mux1.x0[0]
x0[1] => nbitmux41:mux1.x0[1]
x0[2] => nbitmux41:mux1.x0[2]
x0[3] => nbitmux41:mux1.x0[3]
x0[4] => nbitmux41:mux1.x0[4]
x0[5] => nbitmux41:mux1.x0[5]
x0[6] => nbitmux41:mux1.x0[6]
x0[7] => nbitmux41:mux1.x0[7]
x0[8] => nbitmux41:mux1.x0[8]
x0[9] => nbitmux41:mux1.x0[9]
x0[10] => nbitmux41:mux1.x0[10]
x0[11] => nbitmux41:mux1.x0[11]
x0[12] => nbitmux41:mux1.x0[12]
x0[13] => nbitmux41:mux1.x0[13]
x0[14] => nbitmux41:mux1.x0[14]
x0[15] => nbitmux41:mux1.x0[15]
x0[16] => nbitmux41:mux1.x0[16]
x0[17] => nbitmux41:mux1.x0[17]
x0[18] => nbitmux41:mux1.x0[18]
x0[19] => nbitmux41:mux1.x0[19]
x0[20] => nbitmux41:mux1.x0[20]
x0[21] => nbitmux41:mux1.x0[21]
x0[22] => nbitmux41:mux1.x0[22]
x0[23] => nbitmux41:mux1.x0[23]
x0[24] => nbitmux41:mux1.x0[24]
x0[25] => nbitmux41:mux1.x0[25]
x0[26] => nbitmux41:mux1.x0[26]
x0[27] => nbitmux41:mux1.x0[27]
x0[28] => nbitmux41:mux1.x0[28]
x0[29] => nbitmux41:mux1.x0[29]
x0[30] => nbitmux41:mux1.x0[30]
x0[31] => nbitmux41:mux1.x0[31]
x1[0] => nbitmux41:mux1.x1[0]
x1[1] => nbitmux41:mux1.x1[1]
x1[2] => nbitmux41:mux1.x1[2]
x1[3] => nbitmux41:mux1.x1[3]
x1[4] => nbitmux41:mux1.x1[4]
x1[5] => nbitmux41:mux1.x1[5]
x1[6] => nbitmux41:mux1.x1[6]
x1[7] => nbitmux41:mux1.x1[7]
x1[8] => nbitmux41:mux1.x1[8]
x1[9] => nbitmux41:mux1.x1[9]
x1[10] => nbitmux41:mux1.x1[10]
x1[11] => nbitmux41:mux1.x1[11]
x1[12] => nbitmux41:mux1.x1[12]
x1[13] => nbitmux41:mux1.x1[13]
x1[14] => nbitmux41:mux1.x1[14]
x1[15] => nbitmux41:mux1.x1[15]
x1[16] => nbitmux41:mux1.x1[16]
x1[17] => nbitmux41:mux1.x1[17]
x1[18] => nbitmux41:mux1.x1[18]
x1[19] => nbitmux41:mux1.x1[19]
x1[20] => nbitmux41:mux1.x1[20]
x1[21] => nbitmux41:mux1.x1[21]
x1[22] => nbitmux41:mux1.x1[22]
x1[23] => nbitmux41:mux1.x1[23]
x1[24] => nbitmux41:mux1.x1[24]
x1[25] => nbitmux41:mux1.x1[25]
x1[26] => nbitmux41:mux1.x1[26]
x1[27] => nbitmux41:mux1.x1[27]
x1[28] => nbitmux41:mux1.x1[28]
x1[29] => nbitmux41:mux1.x1[29]
x1[30] => nbitmux41:mux1.x1[30]
x1[31] => nbitmux41:mux1.x1[31]
x2[0] => nbitmux41:mux1.x2[0]
x2[1] => nbitmux41:mux1.x2[1]
x2[2] => nbitmux41:mux1.x2[2]
x2[3] => nbitmux41:mux1.x2[3]
x2[4] => nbitmux41:mux1.x2[4]
x2[5] => nbitmux41:mux1.x2[5]
x2[6] => nbitmux41:mux1.x2[6]
x2[7] => nbitmux41:mux1.x2[7]
x2[8] => nbitmux41:mux1.x2[8]
x2[9] => nbitmux41:mux1.x2[9]
x2[10] => nbitmux41:mux1.x2[10]
x2[11] => nbitmux41:mux1.x2[11]
x2[12] => nbitmux41:mux1.x2[12]
x2[13] => nbitmux41:mux1.x2[13]
x2[14] => nbitmux41:mux1.x2[14]
x2[15] => nbitmux41:mux1.x2[15]
x2[16] => nbitmux41:mux1.x2[16]
x2[17] => nbitmux41:mux1.x2[17]
x2[18] => nbitmux41:mux1.x2[18]
x2[19] => nbitmux41:mux1.x2[19]
x2[20] => nbitmux41:mux1.x2[20]
x2[21] => nbitmux41:mux1.x2[21]
x2[22] => nbitmux41:mux1.x2[22]
x2[23] => nbitmux41:mux1.x2[23]
x2[24] => nbitmux41:mux1.x2[24]
x2[25] => nbitmux41:mux1.x2[25]
x2[26] => nbitmux41:mux1.x2[26]
x2[27] => nbitmux41:mux1.x2[27]
x2[28] => nbitmux41:mux1.x2[28]
x2[29] => nbitmux41:mux1.x2[29]
x2[30] => nbitmux41:mux1.x2[30]
x2[31] => nbitmux41:mux1.x2[31]
x3[0] => nbitmux41:mux1.x3[0]
x3[1] => nbitmux41:mux1.x3[1]
x3[2] => nbitmux41:mux1.x3[2]
x3[3] => nbitmux41:mux1.x3[3]
x3[4] => nbitmux41:mux1.x3[4]
x3[5] => nbitmux41:mux1.x3[5]
x3[6] => nbitmux41:mux1.x3[6]
x3[7] => nbitmux41:mux1.x3[7]
x3[8] => nbitmux41:mux1.x3[8]
x3[9] => nbitmux41:mux1.x3[9]
x3[10] => nbitmux41:mux1.x3[10]
x3[11] => nbitmux41:mux1.x3[11]
x3[12] => nbitmux41:mux1.x3[12]
x3[13] => nbitmux41:mux1.x3[13]
x3[14] => nbitmux41:mux1.x3[14]
x3[15] => nbitmux41:mux1.x3[15]
x3[16] => nbitmux41:mux1.x3[16]
x3[17] => nbitmux41:mux1.x3[17]
x3[18] => nbitmux41:mux1.x3[18]
x3[19] => nbitmux41:mux1.x3[19]
x3[20] => nbitmux41:mux1.x3[20]
x3[21] => nbitmux41:mux1.x3[21]
x3[22] => nbitmux41:mux1.x3[22]
x3[23] => nbitmux41:mux1.x3[23]
x3[24] => nbitmux41:mux1.x3[24]
x3[25] => nbitmux41:mux1.x3[25]
x3[26] => nbitmux41:mux1.x3[26]
x3[27] => nbitmux41:mux1.x3[27]
x3[28] => nbitmux41:mux1.x3[28]
x3[29] => nbitmux41:mux1.x3[29]
x3[30] => nbitmux41:mux1.x3[30]
x3[31] => nbitmux41:mux1.x3[31]
x4[0] => nbitmux41:mux2.x0[0]
x4[1] => nbitmux41:mux2.x0[1]
x4[2] => nbitmux41:mux2.x0[2]
x4[3] => nbitmux41:mux2.x0[3]
x4[4] => nbitmux41:mux2.x0[4]
x4[5] => nbitmux41:mux2.x0[5]
x4[6] => nbitmux41:mux2.x0[6]
x4[7] => nbitmux41:mux2.x0[7]
x4[8] => nbitmux41:mux2.x0[8]
x4[9] => nbitmux41:mux2.x0[9]
x4[10] => nbitmux41:mux2.x0[10]
x4[11] => nbitmux41:mux2.x0[11]
x4[12] => nbitmux41:mux2.x0[12]
x4[13] => nbitmux41:mux2.x0[13]
x4[14] => nbitmux41:mux2.x0[14]
x4[15] => nbitmux41:mux2.x0[15]
x4[16] => nbitmux41:mux2.x0[16]
x4[17] => nbitmux41:mux2.x0[17]
x4[18] => nbitmux41:mux2.x0[18]
x4[19] => nbitmux41:mux2.x0[19]
x4[20] => nbitmux41:mux2.x0[20]
x4[21] => nbitmux41:mux2.x0[21]
x4[22] => nbitmux41:mux2.x0[22]
x4[23] => nbitmux41:mux2.x0[23]
x4[24] => nbitmux41:mux2.x0[24]
x4[25] => nbitmux41:mux2.x0[25]
x4[26] => nbitmux41:mux2.x0[26]
x4[27] => nbitmux41:mux2.x0[27]
x4[28] => nbitmux41:mux2.x0[28]
x4[29] => nbitmux41:mux2.x0[29]
x4[30] => nbitmux41:mux2.x0[30]
x4[31] => nbitmux41:mux2.x0[31]
x5[0] => nbitmux41:mux2.x1[0]
x5[1] => nbitmux41:mux2.x1[1]
x5[2] => nbitmux41:mux2.x1[2]
x5[3] => nbitmux41:mux2.x1[3]
x5[4] => nbitmux41:mux2.x1[4]
x5[5] => nbitmux41:mux2.x1[5]
x5[6] => nbitmux41:mux2.x1[6]
x5[7] => nbitmux41:mux2.x1[7]
x5[8] => nbitmux41:mux2.x1[8]
x5[9] => nbitmux41:mux2.x1[9]
x5[10] => nbitmux41:mux2.x1[10]
x5[11] => nbitmux41:mux2.x1[11]
x5[12] => nbitmux41:mux2.x1[12]
x5[13] => nbitmux41:mux2.x1[13]
x5[14] => nbitmux41:mux2.x1[14]
x5[15] => nbitmux41:mux2.x1[15]
x5[16] => nbitmux41:mux2.x1[16]
x5[17] => nbitmux41:mux2.x1[17]
x5[18] => nbitmux41:mux2.x1[18]
x5[19] => nbitmux41:mux2.x1[19]
x5[20] => nbitmux41:mux2.x1[20]
x5[21] => nbitmux41:mux2.x1[21]
x5[22] => nbitmux41:mux2.x1[22]
x5[23] => nbitmux41:mux2.x1[23]
x5[24] => nbitmux41:mux2.x1[24]
x5[25] => nbitmux41:mux2.x1[25]
x5[26] => nbitmux41:mux2.x1[26]
x5[27] => nbitmux41:mux2.x1[27]
x5[28] => nbitmux41:mux2.x1[28]
x5[29] => nbitmux41:mux2.x1[29]
x5[30] => nbitmux41:mux2.x1[30]
x5[31] => nbitmux41:mux2.x1[31]
x6[0] => nbitmux41:mux2.x2[0]
x6[1] => nbitmux41:mux2.x2[1]
x6[2] => nbitmux41:mux2.x2[2]
x6[3] => nbitmux41:mux2.x2[3]
x6[4] => nbitmux41:mux2.x2[4]
x6[5] => nbitmux41:mux2.x2[5]
x6[6] => nbitmux41:mux2.x2[6]
x6[7] => nbitmux41:mux2.x2[7]
x6[8] => nbitmux41:mux2.x2[8]
x6[9] => nbitmux41:mux2.x2[9]
x6[10] => nbitmux41:mux2.x2[10]
x6[11] => nbitmux41:mux2.x2[11]
x6[12] => nbitmux41:mux2.x2[12]
x6[13] => nbitmux41:mux2.x2[13]
x6[14] => nbitmux41:mux2.x2[14]
x6[15] => nbitmux41:mux2.x2[15]
x6[16] => nbitmux41:mux2.x2[16]
x6[17] => nbitmux41:mux2.x2[17]
x6[18] => nbitmux41:mux2.x2[18]
x6[19] => nbitmux41:mux2.x2[19]
x6[20] => nbitmux41:mux2.x2[20]
x6[21] => nbitmux41:mux2.x2[21]
x6[22] => nbitmux41:mux2.x2[22]
x6[23] => nbitmux41:mux2.x2[23]
x6[24] => nbitmux41:mux2.x2[24]
x6[25] => nbitmux41:mux2.x2[25]
x6[26] => nbitmux41:mux2.x2[26]
x6[27] => nbitmux41:mux2.x2[27]
x6[28] => nbitmux41:mux2.x2[28]
x6[29] => nbitmux41:mux2.x2[29]
x6[30] => nbitmux41:mux2.x2[30]
x6[31] => nbitmux41:mux2.x2[31]
x7[0] => nbitmux41:mux2.x3[0]
x7[1] => nbitmux41:mux2.x3[1]
x7[2] => nbitmux41:mux2.x3[2]
x7[3] => nbitmux41:mux2.x3[3]
x7[4] => nbitmux41:mux2.x3[4]
x7[5] => nbitmux41:mux2.x3[5]
x7[6] => nbitmux41:mux2.x3[6]
x7[7] => nbitmux41:mux2.x3[7]
x7[8] => nbitmux41:mux2.x3[8]
x7[9] => nbitmux41:mux2.x3[9]
x7[10] => nbitmux41:mux2.x3[10]
x7[11] => nbitmux41:mux2.x3[11]
x7[12] => nbitmux41:mux2.x3[12]
x7[13] => nbitmux41:mux2.x3[13]
x7[14] => nbitmux41:mux2.x3[14]
x7[15] => nbitmux41:mux2.x3[15]
x7[16] => nbitmux41:mux2.x3[16]
x7[17] => nbitmux41:mux2.x3[17]
x7[18] => nbitmux41:mux2.x3[18]
x7[19] => nbitmux41:mux2.x3[19]
x7[20] => nbitmux41:mux2.x3[20]
x7[21] => nbitmux41:mux2.x3[21]
x7[22] => nbitmux41:mux2.x3[22]
x7[23] => nbitmux41:mux2.x3[23]
x7[24] => nbitmux41:mux2.x3[24]
x7[25] => nbitmux41:mux2.x3[25]
x7[26] => nbitmux41:mux2.x3[26]
x7[27] => nbitmux41:mux2.x3[27]
x7[28] => nbitmux41:mux2.x3[28]
x7[29] => nbitmux41:mux2.x3[29]
x7[30] => nbitmux41:mux2.x3[30]
x7[31] => nbitmux41:mux2.x3[31]
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1
s0 => mux41:muxloop:0:mux_n.s0
s0 => mux41:muxloop:1:mux_n.s0
s0 => mux41:muxloop:2:mux_n.s0
s0 => mux41:muxloop:3:mux_n.s0
s0 => mux41:muxloop:4:mux_n.s0
s0 => mux41:muxloop:5:mux_n.s0
s0 => mux41:muxloop:6:mux_n.s0
s0 => mux41:muxloop:7:mux_n.s0
s0 => mux41:muxloop:8:mux_n.s0
s0 => mux41:muxloop:9:mux_n.s0
s0 => mux41:muxloop:10:mux_n.s0
s0 => mux41:muxloop:11:mux_n.s0
s0 => mux41:muxloop:12:mux_n.s0
s0 => mux41:muxloop:13:mux_n.s0
s0 => mux41:muxloop:14:mux_n.s0
s0 => mux41:muxloop:15:mux_n.s0
s0 => mux41:muxloop:16:mux_n.s0
s0 => mux41:muxloop:17:mux_n.s0
s0 => mux41:muxloop:18:mux_n.s0
s0 => mux41:muxloop:19:mux_n.s0
s0 => mux41:muxloop:20:mux_n.s0
s0 => mux41:muxloop:21:mux_n.s0
s0 => mux41:muxloop:22:mux_n.s0
s0 => mux41:muxloop:23:mux_n.s0
s0 => mux41:muxloop:24:mux_n.s0
s0 => mux41:muxloop:25:mux_n.s0
s0 => mux41:muxloop:26:mux_n.s0
s0 => mux41:muxloop:27:mux_n.s0
s0 => mux41:muxloop:28:mux_n.s0
s0 => mux41:muxloop:29:mux_n.s0
s0 => mux41:muxloop:30:mux_n.s0
s0 => mux41:muxloop:31:mux_n.s0
s1 => mux41:muxloop:0:mux_n.s1
s1 => mux41:muxloop:1:mux_n.s1
s1 => mux41:muxloop:2:mux_n.s1
s1 => mux41:muxloop:3:mux_n.s1
s1 => mux41:muxloop:4:mux_n.s1
s1 => mux41:muxloop:5:mux_n.s1
s1 => mux41:muxloop:6:mux_n.s1
s1 => mux41:muxloop:7:mux_n.s1
s1 => mux41:muxloop:8:mux_n.s1
s1 => mux41:muxloop:9:mux_n.s1
s1 => mux41:muxloop:10:mux_n.s1
s1 => mux41:muxloop:11:mux_n.s1
s1 => mux41:muxloop:12:mux_n.s1
s1 => mux41:muxloop:13:mux_n.s1
s1 => mux41:muxloop:14:mux_n.s1
s1 => mux41:muxloop:15:mux_n.s1
s1 => mux41:muxloop:16:mux_n.s1
s1 => mux41:muxloop:17:mux_n.s1
s1 => mux41:muxloop:18:mux_n.s1
s1 => mux41:muxloop:19:mux_n.s1
s1 => mux41:muxloop:20:mux_n.s1
s1 => mux41:muxloop:21:mux_n.s1
s1 => mux41:muxloop:22:mux_n.s1
s1 => mux41:muxloop:23:mux_n.s1
s1 => mux41:muxloop:24:mux_n.s1
s1 => mux41:muxloop:25:mux_n.s1
s1 => mux41:muxloop:26:mux_n.s1
s1 => mux41:muxloop:27:mux_n.s1
s1 => mux41:muxloop:28:mux_n.s1
s1 => mux41:muxloop:29:mux_n.s1
s1 => mux41:muxloop:30:mux_n.s1
s1 => mux41:muxloop:31:mux_n.s1
x0[0] => mux41:muxloop:0:mux_n.x0
x0[1] => mux41:muxloop:1:mux_n.x0
x0[2] => mux41:muxloop:2:mux_n.x0
x0[3] => mux41:muxloop:3:mux_n.x0
x0[4] => mux41:muxloop:4:mux_n.x0
x0[5] => mux41:muxloop:5:mux_n.x0
x0[6] => mux41:muxloop:6:mux_n.x0
x0[7] => mux41:muxloop:7:mux_n.x0
x0[8] => mux41:muxloop:8:mux_n.x0
x0[9] => mux41:muxloop:9:mux_n.x0
x0[10] => mux41:muxloop:10:mux_n.x0
x0[11] => mux41:muxloop:11:mux_n.x0
x0[12] => mux41:muxloop:12:mux_n.x0
x0[13] => mux41:muxloop:13:mux_n.x0
x0[14] => mux41:muxloop:14:mux_n.x0
x0[15] => mux41:muxloop:15:mux_n.x0
x0[16] => mux41:muxloop:16:mux_n.x0
x0[17] => mux41:muxloop:17:mux_n.x0
x0[18] => mux41:muxloop:18:mux_n.x0
x0[19] => mux41:muxloop:19:mux_n.x0
x0[20] => mux41:muxloop:20:mux_n.x0
x0[21] => mux41:muxloop:21:mux_n.x0
x0[22] => mux41:muxloop:22:mux_n.x0
x0[23] => mux41:muxloop:23:mux_n.x0
x0[24] => mux41:muxloop:24:mux_n.x0
x0[25] => mux41:muxloop:25:mux_n.x0
x0[26] => mux41:muxloop:26:mux_n.x0
x0[27] => mux41:muxloop:27:mux_n.x0
x0[28] => mux41:muxloop:28:mux_n.x0
x0[29] => mux41:muxloop:29:mux_n.x0
x0[30] => mux41:muxloop:30:mux_n.x0
x0[31] => mux41:muxloop:31:mux_n.x0
x1[0] => mux41:muxloop:0:mux_n.x1
x1[1] => mux41:muxloop:1:mux_n.x1
x1[2] => mux41:muxloop:2:mux_n.x1
x1[3] => mux41:muxloop:3:mux_n.x1
x1[4] => mux41:muxloop:4:mux_n.x1
x1[5] => mux41:muxloop:5:mux_n.x1
x1[6] => mux41:muxloop:6:mux_n.x1
x1[7] => mux41:muxloop:7:mux_n.x1
x1[8] => mux41:muxloop:8:mux_n.x1
x1[9] => mux41:muxloop:9:mux_n.x1
x1[10] => mux41:muxloop:10:mux_n.x1
x1[11] => mux41:muxloop:11:mux_n.x1
x1[12] => mux41:muxloop:12:mux_n.x1
x1[13] => mux41:muxloop:13:mux_n.x1
x1[14] => mux41:muxloop:14:mux_n.x1
x1[15] => mux41:muxloop:15:mux_n.x1
x1[16] => mux41:muxloop:16:mux_n.x1
x1[17] => mux41:muxloop:17:mux_n.x1
x1[18] => mux41:muxloop:18:mux_n.x1
x1[19] => mux41:muxloop:19:mux_n.x1
x1[20] => mux41:muxloop:20:mux_n.x1
x1[21] => mux41:muxloop:21:mux_n.x1
x1[22] => mux41:muxloop:22:mux_n.x1
x1[23] => mux41:muxloop:23:mux_n.x1
x1[24] => mux41:muxloop:24:mux_n.x1
x1[25] => mux41:muxloop:25:mux_n.x1
x1[26] => mux41:muxloop:26:mux_n.x1
x1[27] => mux41:muxloop:27:mux_n.x1
x1[28] => mux41:muxloop:28:mux_n.x1
x1[29] => mux41:muxloop:29:mux_n.x1
x1[30] => mux41:muxloop:30:mux_n.x1
x1[31] => mux41:muxloop:31:mux_n.x1
x2[0] => mux41:muxloop:0:mux_n.x2
x2[1] => mux41:muxloop:1:mux_n.x2
x2[2] => mux41:muxloop:2:mux_n.x2
x2[3] => mux41:muxloop:3:mux_n.x2
x2[4] => mux41:muxloop:4:mux_n.x2
x2[5] => mux41:muxloop:5:mux_n.x2
x2[6] => mux41:muxloop:6:mux_n.x2
x2[7] => mux41:muxloop:7:mux_n.x2
x2[8] => mux41:muxloop:8:mux_n.x2
x2[9] => mux41:muxloop:9:mux_n.x2
x2[10] => mux41:muxloop:10:mux_n.x2
x2[11] => mux41:muxloop:11:mux_n.x2
x2[12] => mux41:muxloop:12:mux_n.x2
x2[13] => mux41:muxloop:13:mux_n.x2
x2[14] => mux41:muxloop:14:mux_n.x2
x2[15] => mux41:muxloop:15:mux_n.x2
x2[16] => mux41:muxloop:16:mux_n.x2
x2[17] => mux41:muxloop:17:mux_n.x2
x2[18] => mux41:muxloop:18:mux_n.x2
x2[19] => mux41:muxloop:19:mux_n.x2
x2[20] => mux41:muxloop:20:mux_n.x2
x2[21] => mux41:muxloop:21:mux_n.x2
x2[22] => mux41:muxloop:22:mux_n.x2
x2[23] => mux41:muxloop:23:mux_n.x2
x2[24] => mux41:muxloop:24:mux_n.x2
x2[25] => mux41:muxloop:25:mux_n.x2
x2[26] => mux41:muxloop:26:mux_n.x2
x2[27] => mux41:muxloop:27:mux_n.x2
x2[28] => mux41:muxloop:28:mux_n.x2
x2[29] => mux41:muxloop:29:mux_n.x2
x2[30] => mux41:muxloop:30:mux_n.x2
x2[31] => mux41:muxloop:31:mux_n.x2
x3[0] => mux41:muxloop:0:mux_n.x3
x3[1] => mux41:muxloop:1:mux_n.x3
x3[2] => mux41:muxloop:2:mux_n.x3
x3[3] => mux41:muxloop:3:mux_n.x3
x3[4] => mux41:muxloop:4:mux_n.x3
x3[5] => mux41:muxloop:5:mux_n.x3
x3[6] => mux41:muxloop:6:mux_n.x3
x3[7] => mux41:muxloop:7:mux_n.x3
x3[8] => mux41:muxloop:8:mux_n.x3
x3[9] => mux41:muxloop:9:mux_n.x3
x3[10] => mux41:muxloop:10:mux_n.x3
x3[11] => mux41:muxloop:11:mux_n.x3
x3[12] => mux41:muxloop:12:mux_n.x3
x3[13] => mux41:muxloop:13:mux_n.x3
x3[14] => mux41:muxloop:14:mux_n.x3
x3[15] => mux41:muxloop:15:mux_n.x3
x3[16] => mux41:muxloop:16:mux_n.x3
x3[17] => mux41:muxloop:17:mux_n.x3
x3[18] => mux41:muxloop:18:mux_n.x3
x3[19] => mux41:muxloop:19:mux_n.x3
x3[20] => mux41:muxloop:20:mux_n.x3
x3[21] => mux41:muxloop:21:mux_n.x3
x3[22] => mux41:muxloop:22:mux_n.x3
x3[23] => mux41:muxloop:23:mux_n.x3
x3[24] => mux41:muxloop:24:mux_n.x3
x3[25] => mux41:muxloop:25:mux_n.x3
x3[26] => mux41:muxloop:26:mux_n.x3
x3[27] => mux41:muxloop:27:mux_n.x3
x3[28] => mux41:muxloop:28:mux_n.x3
x3[29] => mux41:muxloop:29:mux_n.x3
x3[30] => mux41:muxloop:30:mux_n.x3
x3[31] => mux41:muxloop:31:mux_n.x3
y[0] <= mux41:muxloop:0:mux_n.y
y[1] <= mux41:muxloop:1:mux_n.y
y[2] <= mux41:muxloop:2:mux_n.y
y[3] <= mux41:muxloop:3:mux_n.y
y[4] <= mux41:muxloop:4:mux_n.y
y[5] <= mux41:muxloop:5:mux_n.y
y[6] <= mux41:muxloop:6:mux_n.y
y[7] <= mux41:muxloop:7:mux_n.y
y[8] <= mux41:muxloop:8:mux_n.y
y[9] <= mux41:muxloop:9:mux_n.y
y[10] <= mux41:muxloop:10:mux_n.y
y[11] <= mux41:muxloop:11:mux_n.y
y[12] <= mux41:muxloop:12:mux_n.y
y[13] <= mux41:muxloop:13:mux_n.y
y[14] <= mux41:muxloop:14:mux_n.y
y[15] <= mux41:muxloop:15:mux_n.y
y[16] <= mux41:muxloop:16:mux_n.y
y[17] <= mux41:muxloop:17:mux_n.y
y[18] <= mux41:muxloop:18:mux_n.y
y[19] <= mux41:muxloop:19:mux_n.y
y[20] <= mux41:muxloop:20:mux_n.y
y[21] <= mux41:muxloop:21:mux_n.y
y[22] <= mux41:muxloop:22:mux_n.y
y[23] <= mux41:muxloop:23:mux_n.y
y[24] <= mux41:muxloop:24:mux_n.y
y[25] <= mux41:muxloop:25:mux_n.y
y[26] <= mux41:muxloop:26:mux_n.y
y[27] <= mux41:muxloop:27:mux_n.y
y[28] <= mux41:muxloop:28:mux_n.y
y[29] <= mux41:muxloop:29:mux_n.y
y[30] <= mux41:muxloop:30:mux_n.y
y[31] <= mux41:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2
s0 => mux41:muxloop:0:mux_n.s0
s0 => mux41:muxloop:1:mux_n.s0
s0 => mux41:muxloop:2:mux_n.s0
s0 => mux41:muxloop:3:mux_n.s0
s0 => mux41:muxloop:4:mux_n.s0
s0 => mux41:muxloop:5:mux_n.s0
s0 => mux41:muxloop:6:mux_n.s0
s0 => mux41:muxloop:7:mux_n.s0
s0 => mux41:muxloop:8:mux_n.s0
s0 => mux41:muxloop:9:mux_n.s0
s0 => mux41:muxloop:10:mux_n.s0
s0 => mux41:muxloop:11:mux_n.s0
s0 => mux41:muxloop:12:mux_n.s0
s0 => mux41:muxloop:13:mux_n.s0
s0 => mux41:muxloop:14:mux_n.s0
s0 => mux41:muxloop:15:mux_n.s0
s0 => mux41:muxloop:16:mux_n.s0
s0 => mux41:muxloop:17:mux_n.s0
s0 => mux41:muxloop:18:mux_n.s0
s0 => mux41:muxloop:19:mux_n.s0
s0 => mux41:muxloop:20:mux_n.s0
s0 => mux41:muxloop:21:mux_n.s0
s0 => mux41:muxloop:22:mux_n.s0
s0 => mux41:muxloop:23:mux_n.s0
s0 => mux41:muxloop:24:mux_n.s0
s0 => mux41:muxloop:25:mux_n.s0
s0 => mux41:muxloop:26:mux_n.s0
s0 => mux41:muxloop:27:mux_n.s0
s0 => mux41:muxloop:28:mux_n.s0
s0 => mux41:muxloop:29:mux_n.s0
s0 => mux41:muxloop:30:mux_n.s0
s0 => mux41:muxloop:31:mux_n.s0
s1 => mux41:muxloop:0:mux_n.s1
s1 => mux41:muxloop:1:mux_n.s1
s1 => mux41:muxloop:2:mux_n.s1
s1 => mux41:muxloop:3:mux_n.s1
s1 => mux41:muxloop:4:mux_n.s1
s1 => mux41:muxloop:5:mux_n.s1
s1 => mux41:muxloop:6:mux_n.s1
s1 => mux41:muxloop:7:mux_n.s1
s1 => mux41:muxloop:8:mux_n.s1
s1 => mux41:muxloop:9:mux_n.s1
s1 => mux41:muxloop:10:mux_n.s1
s1 => mux41:muxloop:11:mux_n.s1
s1 => mux41:muxloop:12:mux_n.s1
s1 => mux41:muxloop:13:mux_n.s1
s1 => mux41:muxloop:14:mux_n.s1
s1 => mux41:muxloop:15:mux_n.s1
s1 => mux41:muxloop:16:mux_n.s1
s1 => mux41:muxloop:17:mux_n.s1
s1 => mux41:muxloop:18:mux_n.s1
s1 => mux41:muxloop:19:mux_n.s1
s1 => mux41:muxloop:20:mux_n.s1
s1 => mux41:muxloop:21:mux_n.s1
s1 => mux41:muxloop:22:mux_n.s1
s1 => mux41:muxloop:23:mux_n.s1
s1 => mux41:muxloop:24:mux_n.s1
s1 => mux41:muxloop:25:mux_n.s1
s1 => mux41:muxloop:26:mux_n.s1
s1 => mux41:muxloop:27:mux_n.s1
s1 => mux41:muxloop:28:mux_n.s1
s1 => mux41:muxloop:29:mux_n.s1
s1 => mux41:muxloop:30:mux_n.s1
s1 => mux41:muxloop:31:mux_n.s1
x0[0] => mux41:muxloop:0:mux_n.x0
x0[1] => mux41:muxloop:1:mux_n.x0
x0[2] => mux41:muxloop:2:mux_n.x0
x0[3] => mux41:muxloop:3:mux_n.x0
x0[4] => mux41:muxloop:4:mux_n.x0
x0[5] => mux41:muxloop:5:mux_n.x0
x0[6] => mux41:muxloop:6:mux_n.x0
x0[7] => mux41:muxloop:7:mux_n.x0
x0[8] => mux41:muxloop:8:mux_n.x0
x0[9] => mux41:muxloop:9:mux_n.x0
x0[10] => mux41:muxloop:10:mux_n.x0
x0[11] => mux41:muxloop:11:mux_n.x0
x0[12] => mux41:muxloop:12:mux_n.x0
x0[13] => mux41:muxloop:13:mux_n.x0
x0[14] => mux41:muxloop:14:mux_n.x0
x0[15] => mux41:muxloop:15:mux_n.x0
x0[16] => mux41:muxloop:16:mux_n.x0
x0[17] => mux41:muxloop:17:mux_n.x0
x0[18] => mux41:muxloop:18:mux_n.x0
x0[19] => mux41:muxloop:19:mux_n.x0
x0[20] => mux41:muxloop:20:mux_n.x0
x0[21] => mux41:muxloop:21:mux_n.x0
x0[22] => mux41:muxloop:22:mux_n.x0
x0[23] => mux41:muxloop:23:mux_n.x0
x0[24] => mux41:muxloop:24:mux_n.x0
x0[25] => mux41:muxloop:25:mux_n.x0
x0[26] => mux41:muxloop:26:mux_n.x0
x0[27] => mux41:muxloop:27:mux_n.x0
x0[28] => mux41:muxloop:28:mux_n.x0
x0[29] => mux41:muxloop:29:mux_n.x0
x0[30] => mux41:muxloop:30:mux_n.x0
x0[31] => mux41:muxloop:31:mux_n.x0
x1[0] => mux41:muxloop:0:mux_n.x1
x1[1] => mux41:muxloop:1:mux_n.x1
x1[2] => mux41:muxloop:2:mux_n.x1
x1[3] => mux41:muxloop:3:mux_n.x1
x1[4] => mux41:muxloop:4:mux_n.x1
x1[5] => mux41:muxloop:5:mux_n.x1
x1[6] => mux41:muxloop:6:mux_n.x1
x1[7] => mux41:muxloop:7:mux_n.x1
x1[8] => mux41:muxloop:8:mux_n.x1
x1[9] => mux41:muxloop:9:mux_n.x1
x1[10] => mux41:muxloop:10:mux_n.x1
x1[11] => mux41:muxloop:11:mux_n.x1
x1[12] => mux41:muxloop:12:mux_n.x1
x1[13] => mux41:muxloop:13:mux_n.x1
x1[14] => mux41:muxloop:14:mux_n.x1
x1[15] => mux41:muxloop:15:mux_n.x1
x1[16] => mux41:muxloop:16:mux_n.x1
x1[17] => mux41:muxloop:17:mux_n.x1
x1[18] => mux41:muxloop:18:mux_n.x1
x1[19] => mux41:muxloop:19:mux_n.x1
x1[20] => mux41:muxloop:20:mux_n.x1
x1[21] => mux41:muxloop:21:mux_n.x1
x1[22] => mux41:muxloop:22:mux_n.x1
x1[23] => mux41:muxloop:23:mux_n.x1
x1[24] => mux41:muxloop:24:mux_n.x1
x1[25] => mux41:muxloop:25:mux_n.x1
x1[26] => mux41:muxloop:26:mux_n.x1
x1[27] => mux41:muxloop:27:mux_n.x1
x1[28] => mux41:muxloop:28:mux_n.x1
x1[29] => mux41:muxloop:29:mux_n.x1
x1[30] => mux41:muxloop:30:mux_n.x1
x1[31] => mux41:muxloop:31:mux_n.x1
x2[0] => mux41:muxloop:0:mux_n.x2
x2[1] => mux41:muxloop:1:mux_n.x2
x2[2] => mux41:muxloop:2:mux_n.x2
x2[3] => mux41:muxloop:3:mux_n.x2
x2[4] => mux41:muxloop:4:mux_n.x2
x2[5] => mux41:muxloop:5:mux_n.x2
x2[6] => mux41:muxloop:6:mux_n.x2
x2[7] => mux41:muxloop:7:mux_n.x2
x2[8] => mux41:muxloop:8:mux_n.x2
x2[9] => mux41:muxloop:9:mux_n.x2
x2[10] => mux41:muxloop:10:mux_n.x2
x2[11] => mux41:muxloop:11:mux_n.x2
x2[12] => mux41:muxloop:12:mux_n.x2
x2[13] => mux41:muxloop:13:mux_n.x2
x2[14] => mux41:muxloop:14:mux_n.x2
x2[15] => mux41:muxloop:15:mux_n.x2
x2[16] => mux41:muxloop:16:mux_n.x2
x2[17] => mux41:muxloop:17:mux_n.x2
x2[18] => mux41:muxloop:18:mux_n.x2
x2[19] => mux41:muxloop:19:mux_n.x2
x2[20] => mux41:muxloop:20:mux_n.x2
x2[21] => mux41:muxloop:21:mux_n.x2
x2[22] => mux41:muxloop:22:mux_n.x2
x2[23] => mux41:muxloop:23:mux_n.x2
x2[24] => mux41:muxloop:24:mux_n.x2
x2[25] => mux41:muxloop:25:mux_n.x2
x2[26] => mux41:muxloop:26:mux_n.x2
x2[27] => mux41:muxloop:27:mux_n.x2
x2[28] => mux41:muxloop:28:mux_n.x2
x2[29] => mux41:muxloop:29:mux_n.x2
x2[30] => mux41:muxloop:30:mux_n.x2
x2[31] => mux41:muxloop:31:mux_n.x2
x3[0] => mux41:muxloop:0:mux_n.x3
x3[1] => mux41:muxloop:1:mux_n.x3
x3[2] => mux41:muxloop:2:mux_n.x3
x3[3] => mux41:muxloop:3:mux_n.x3
x3[4] => mux41:muxloop:4:mux_n.x3
x3[5] => mux41:muxloop:5:mux_n.x3
x3[6] => mux41:muxloop:6:mux_n.x3
x3[7] => mux41:muxloop:7:mux_n.x3
x3[8] => mux41:muxloop:8:mux_n.x3
x3[9] => mux41:muxloop:9:mux_n.x3
x3[10] => mux41:muxloop:10:mux_n.x3
x3[11] => mux41:muxloop:11:mux_n.x3
x3[12] => mux41:muxloop:12:mux_n.x3
x3[13] => mux41:muxloop:13:mux_n.x3
x3[14] => mux41:muxloop:14:mux_n.x3
x3[15] => mux41:muxloop:15:mux_n.x3
x3[16] => mux41:muxloop:16:mux_n.x3
x3[17] => mux41:muxloop:17:mux_n.x3
x3[18] => mux41:muxloop:18:mux_n.x3
x3[19] => mux41:muxloop:19:mux_n.x3
x3[20] => mux41:muxloop:20:mux_n.x3
x3[21] => mux41:muxloop:21:mux_n.x3
x3[22] => mux41:muxloop:22:mux_n.x3
x3[23] => mux41:muxloop:23:mux_n.x3
x3[24] => mux41:muxloop:24:mux_n.x3
x3[25] => mux41:muxloop:25:mux_n.x3
x3[26] => mux41:muxloop:26:mux_n.x3
x3[27] => mux41:muxloop:27:mux_n.x3
x3[28] => mux41:muxloop:28:mux_n.x3
x3[29] => mux41:muxloop:29:mux_n.x3
x3[30] => mux41:muxloop:30:mux_n.x3
x3[31] => mux41:muxloop:31:mux_n.x3
y[0] <= mux41:muxloop:0:mux_n.y
y[1] <= mux41:muxloop:1:mux_n.y
y[2] <= mux41:muxloop:2:mux_n.y
y[3] <= mux41:muxloop:3:mux_n.y
y[4] <= mux41:muxloop:4:mux_n.y
y[5] <= mux41:muxloop:5:mux_n.y
y[6] <= mux41:muxloop:6:mux_n.y
y[7] <= mux41:muxloop:7:mux_n.y
y[8] <= mux41:muxloop:8:mux_n.y
y[9] <= mux41:muxloop:9:mux_n.y
y[10] <= mux41:muxloop:10:mux_n.y
y[11] <= mux41:muxloop:11:mux_n.y
y[12] <= mux41:muxloop:12:mux_n.y
y[13] <= mux41:muxloop:13:mux_n.y
y[14] <= mux41:muxloop:14:mux_n.y
y[15] <= mux41:muxloop:15:mux_n.y
y[16] <= mux41:muxloop:16:mux_n.y
y[17] <= mux41:muxloop:17:mux_n.y
y[18] <= mux41:muxloop:18:mux_n.y
y[19] <= mux41:muxloop:19:mux_n.y
y[20] <= mux41:muxloop:20:mux_n.y
y[21] <= mux41:muxloop:21:mux_n.y
y[22] <= mux41:muxloop:22:mux_n.y
y[23] <= mux41:muxloop:23:mux_n.y
y[24] <= mux41:muxloop:24:mux_n.y
y[25] <= mux41:muxloop:25:mux_n.y
y[26] <= mux41:muxloop:26:mux_n.y
y[27] <= mux41:muxloop:27:mux_n.y
y[28] <= mux41:muxloop:28:mux_n.y
y[29] <= mux41:muxloop:29:mux_n.y
y[30] <= mux41:muxloop:30:mux_n.y
y[31] <= mux41:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:0:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:1:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:2:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:3:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:4:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:5:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:6:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:7:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:8:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:9:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:10:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:11:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:12:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:13:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:14:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:15:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:16:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:17:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:18:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:19:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:20:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:21:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:22:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:23:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:24:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:25:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:26:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:27:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:28:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:29:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:30:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:31:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|RegFile:reg_file|nbitmux81:read_mux2|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux
s0 => nbitmux41:mux1.s0
s0 => nbitmux41:mux2.s0
s1 => nbitmux41:mux1.s1
s1 => nbitmux41:mux2.s1
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
s2 => y.OUTPUTSELECT
x0[0] => nbitmux41:mux1.x0[0]
x0[1] => nbitmux41:mux1.x0[1]
x0[2] => nbitmux41:mux1.x0[2]
x0[3] => nbitmux41:mux1.x0[3]
x0[4] => nbitmux41:mux1.x0[4]
x0[5] => nbitmux41:mux1.x0[5]
x0[6] => nbitmux41:mux1.x0[6]
x0[7] => nbitmux41:mux1.x0[7]
x0[8] => nbitmux41:mux1.x0[8]
x0[9] => nbitmux41:mux1.x0[9]
x0[10] => nbitmux41:mux1.x0[10]
x0[11] => nbitmux41:mux1.x0[11]
x0[12] => nbitmux41:mux1.x0[12]
x0[13] => nbitmux41:mux1.x0[13]
x0[14] => nbitmux41:mux1.x0[14]
x0[15] => nbitmux41:mux1.x0[15]
x0[16] => nbitmux41:mux1.x0[16]
x0[17] => nbitmux41:mux1.x0[17]
x0[18] => nbitmux41:mux1.x0[18]
x0[19] => nbitmux41:mux1.x0[19]
x0[20] => nbitmux41:mux1.x0[20]
x0[21] => nbitmux41:mux1.x0[21]
x0[22] => nbitmux41:mux1.x0[22]
x0[23] => nbitmux41:mux1.x0[23]
x0[24] => nbitmux41:mux1.x0[24]
x0[25] => nbitmux41:mux1.x0[25]
x0[26] => nbitmux41:mux1.x0[26]
x0[27] => nbitmux41:mux1.x0[27]
x0[28] => nbitmux41:mux1.x0[28]
x0[29] => nbitmux41:mux1.x0[29]
x0[30] => nbitmux41:mux1.x0[30]
x0[31] => nbitmux41:mux1.x0[31]
x1[0] => nbitmux41:mux1.x1[0]
x1[1] => nbitmux41:mux1.x1[1]
x1[2] => nbitmux41:mux1.x1[2]
x1[3] => nbitmux41:mux1.x1[3]
x1[4] => nbitmux41:mux1.x1[4]
x1[5] => nbitmux41:mux1.x1[5]
x1[6] => nbitmux41:mux1.x1[6]
x1[7] => nbitmux41:mux1.x1[7]
x1[8] => nbitmux41:mux1.x1[8]
x1[9] => nbitmux41:mux1.x1[9]
x1[10] => nbitmux41:mux1.x1[10]
x1[11] => nbitmux41:mux1.x1[11]
x1[12] => nbitmux41:mux1.x1[12]
x1[13] => nbitmux41:mux1.x1[13]
x1[14] => nbitmux41:mux1.x1[14]
x1[15] => nbitmux41:mux1.x1[15]
x1[16] => nbitmux41:mux1.x1[16]
x1[17] => nbitmux41:mux1.x1[17]
x1[18] => nbitmux41:mux1.x1[18]
x1[19] => nbitmux41:mux1.x1[19]
x1[20] => nbitmux41:mux1.x1[20]
x1[21] => nbitmux41:mux1.x1[21]
x1[22] => nbitmux41:mux1.x1[22]
x1[23] => nbitmux41:mux1.x1[23]
x1[24] => nbitmux41:mux1.x1[24]
x1[25] => nbitmux41:mux1.x1[25]
x1[26] => nbitmux41:mux1.x1[26]
x1[27] => nbitmux41:mux1.x1[27]
x1[28] => nbitmux41:mux1.x1[28]
x1[29] => nbitmux41:mux1.x1[29]
x1[30] => nbitmux41:mux1.x1[30]
x1[31] => nbitmux41:mux1.x1[31]
x2[0] => nbitmux41:mux1.x2[0]
x2[1] => nbitmux41:mux1.x2[1]
x2[2] => nbitmux41:mux1.x2[2]
x2[3] => nbitmux41:mux1.x2[3]
x2[4] => nbitmux41:mux1.x2[4]
x2[5] => nbitmux41:mux1.x2[5]
x2[6] => nbitmux41:mux1.x2[6]
x2[7] => nbitmux41:mux1.x2[7]
x2[8] => nbitmux41:mux1.x2[8]
x2[9] => nbitmux41:mux1.x2[9]
x2[10] => nbitmux41:mux1.x2[10]
x2[11] => nbitmux41:mux1.x2[11]
x2[12] => nbitmux41:mux1.x2[12]
x2[13] => nbitmux41:mux1.x2[13]
x2[14] => nbitmux41:mux1.x2[14]
x2[15] => nbitmux41:mux1.x2[15]
x2[16] => nbitmux41:mux1.x2[16]
x2[17] => nbitmux41:mux1.x2[17]
x2[18] => nbitmux41:mux1.x2[18]
x2[19] => nbitmux41:mux1.x2[19]
x2[20] => nbitmux41:mux1.x2[20]
x2[21] => nbitmux41:mux1.x2[21]
x2[22] => nbitmux41:mux1.x2[22]
x2[23] => nbitmux41:mux1.x2[23]
x2[24] => nbitmux41:mux1.x2[24]
x2[25] => nbitmux41:mux1.x2[25]
x2[26] => nbitmux41:mux1.x2[26]
x2[27] => nbitmux41:mux1.x2[27]
x2[28] => nbitmux41:mux1.x2[28]
x2[29] => nbitmux41:mux1.x2[29]
x2[30] => nbitmux41:mux1.x2[30]
x2[31] => nbitmux41:mux1.x2[31]
x3[0] => nbitmux41:mux1.x3[0]
x3[1] => nbitmux41:mux1.x3[1]
x3[2] => nbitmux41:mux1.x3[2]
x3[3] => nbitmux41:mux1.x3[3]
x3[4] => nbitmux41:mux1.x3[4]
x3[5] => nbitmux41:mux1.x3[5]
x3[6] => nbitmux41:mux1.x3[6]
x3[7] => nbitmux41:mux1.x3[7]
x3[8] => nbitmux41:mux1.x3[8]
x3[9] => nbitmux41:mux1.x3[9]
x3[10] => nbitmux41:mux1.x3[10]
x3[11] => nbitmux41:mux1.x3[11]
x3[12] => nbitmux41:mux1.x3[12]
x3[13] => nbitmux41:mux1.x3[13]
x3[14] => nbitmux41:mux1.x3[14]
x3[15] => nbitmux41:mux1.x3[15]
x3[16] => nbitmux41:mux1.x3[16]
x3[17] => nbitmux41:mux1.x3[17]
x3[18] => nbitmux41:mux1.x3[18]
x3[19] => nbitmux41:mux1.x3[19]
x3[20] => nbitmux41:mux1.x3[20]
x3[21] => nbitmux41:mux1.x3[21]
x3[22] => nbitmux41:mux1.x3[22]
x3[23] => nbitmux41:mux1.x3[23]
x3[24] => nbitmux41:mux1.x3[24]
x3[25] => nbitmux41:mux1.x3[25]
x3[26] => nbitmux41:mux1.x3[26]
x3[27] => nbitmux41:mux1.x3[27]
x3[28] => nbitmux41:mux1.x3[28]
x3[29] => nbitmux41:mux1.x3[29]
x3[30] => nbitmux41:mux1.x3[30]
x3[31] => nbitmux41:mux1.x3[31]
x4[0] => nbitmux41:mux2.x0[0]
x4[1] => nbitmux41:mux2.x0[1]
x4[2] => nbitmux41:mux2.x0[2]
x4[3] => nbitmux41:mux2.x0[3]
x4[4] => nbitmux41:mux2.x0[4]
x4[5] => nbitmux41:mux2.x0[5]
x4[6] => nbitmux41:mux2.x0[6]
x4[7] => nbitmux41:mux2.x0[7]
x4[8] => nbitmux41:mux2.x0[8]
x4[9] => nbitmux41:mux2.x0[9]
x4[10] => nbitmux41:mux2.x0[10]
x4[11] => nbitmux41:mux2.x0[11]
x4[12] => nbitmux41:mux2.x0[12]
x4[13] => nbitmux41:mux2.x0[13]
x4[14] => nbitmux41:mux2.x0[14]
x4[15] => nbitmux41:mux2.x0[15]
x4[16] => nbitmux41:mux2.x0[16]
x4[17] => nbitmux41:mux2.x0[17]
x4[18] => nbitmux41:mux2.x0[18]
x4[19] => nbitmux41:mux2.x0[19]
x4[20] => nbitmux41:mux2.x0[20]
x4[21] => nbitmux41:mux2.x0[21]
x4[22] => nbitmux41:mux2.x0[22]
x4[23] => nbitmux41:mux2.x0[23]
x4[24] => nbitmux41:mux2.x0[24]
x4[25] => nbitmux41:mux2.x0[25]
x4[26] => nbitmux41:mux2.x0[26]
x4[27] => nbitmux41:mux2.x0[27]
x4[28] => nbitmux41:mux2.x0[28]
x4[29] => nbitmux41:mux2.x0[29]
x4[30] => nbitmux41:mux2.x0[30]
x4[31] => nbitmux41:mux2.x0[31]
x5[0] => nbitmux41:mux2.x1[0]
x5[1] => nbitmux41:mux2.x1[1]
x5[2] => nbitmux41:mux2.x1[2]
x5[3] => nbitmux41:mux2.x1[3]
x5[4] => nbitmux41:mux2.x1[4]
x5[5] => nbitmux41:mux2.x1[5]
x5[6] => nbitmux41:mux2.x1[6]
x5[7] => nbitmux41:mux2.x1[7]
x5[8] => nbitmux41:mux2.x1[8]
x5[9] => nbitmux41:mux2.x1[9]
x5[10] => nbitmux41:mux2.x1[10]
x5[11] => nbitmux41:mux2.x1[11]
x5[12] => nbitmux41:mux2.x1[12]
x5[13] => nbitmux41:mux2.x1[13]
x5[14] => nbitmux41:mux2.x1[14]
x5[15] => nbitmux41:mux2.x1[15]
x5[16] => nbitmux41:mux2.x1[16]
x5[17] => nbitmux41:mux2.x1[17]
x5[18] => nbitmux41:mux2.x1[18]
x5[19] => nbitmux41:mux2.x1[19]
x5[20] => nbitmux41:mux2.x1[20]
x5[21] => nbitmux41:mux2.x1[21]
x5[22] => nbitmux41:mux2.x1[22]
x5[23] => nbitmux41:mux2.x1[23]
x5[24] => nbitmux41:mux2.x1[24]
x5[25] => nbitmux41:mux2.x1[25]
x5[26] => nbitmux41:mux2.x1[26]
x5[27] => nbitmux41:mux2.x1[27]
x5[28] => nbitmux41:mux2.x1[28]
x5[29] => nbitmux41:mux2.x1[29]
x5[30] => nbitmux41:mux2.x1[30]
x5[31] => nbitmux41:mux2.x1[31]
x6[0] => nbitmux41:mux2.x2[0]
x6[1] => nbitmux41:mux2.x2[1]
x6[2] => nbitmux41:mux2.x2[2]
x6[3] => nbitmux41:mux2.x2[3]
x6[4] => nbitmux41:mux2.x2[4]
x6[5] => nbitmux41:mux2.x2[5]
x6[6] => nbitmux41:mux2.x2[6]
x6[7] => nbitmux41:mux2.x2[7]
x6[8] => nbitmux41:mux2.x2[8]
x6[9] => nbitmux41:mux2.x2[9]
x6[10] => nbitmux41:mux2.x2[10]
x6[11] => nbitmux41:mux2.x2[11]
x6[12] => nbitmux41:mux2.x2[12]
x6[13] => nbitmux41:mux2.x2[13]
x6[14] => nbitmux41:mux2.x2[14]
x6[15] => nbitmux41:mux2.x2[15]
x6[16] => nbitmux41:mux2.x2[16]
x6[17] => nbitmux41:mux2.x2[17]
x6[18] => nbitmux41:mux2.x2[18]
x6[19] => nbitmux41:mux2.x2[19]
x6[20] => nbitmux41:mux2.x2[20]
x6[21] => nbitmux41:mux2.x2[21]
x6[22] => nbitmux41:mux2.x2[22]
x6[23] => nbitmux41:mux2.x2[23]
x6[24] => nbitmux41:mux2.x2[24]
x6[25] => nbitmux41:mux2.x2[25]
x6[26] => nbitmux41:mux2.x2[26]
x6[27] => nbitmux41:mux2.x2[27]
x6[28] => nbitmux41:mux2.x2[28]
x6[29] => nbitmux41:mux2.x2[29]
x6[30] => nbitmux41:mux2.x2[30]
x6[31] => nbitmux41:mux2.x2[31]
x7[0] => nbitmux41:mux2.x3[0]
x7[1] => nbitmux41:mux2.x3[1]
x7[2] => nbitmux41:mux2.x3[2]
x7[3] => nbitmux41:mux2.x3[3]
x7[4] => nbitmux41:mux2.x3[4]
x7[5] => nbitmux41:mux2.x3[5]
x7[6] => nbitmux41:mux2.x3[6]
x7[7] => nbitmux41:mux2.x3[7]
x7[8] => nbitmux41:mux2.x3[8]
x7[9] => nbitmux41:mux2.x3[9]
x7[10] => nbitmux41:mux2.x3[10]
x7[11] => nbitmux41:mux2.x3[11]
x7[12] => nbitmux41:mux2.x3[12]
x7[13] => nbitmux41:mux2.x3[13]
x7[14] => nbitmux41:mux2.x3[14]
x7[15] => nbitmux41:mux2.x3[15]
x7[16] => nbitmux41:mux2.x3[16]
x7[17] => nbitmux41:mux2.x3[17]
x7[18] => nbitmux41:mux2.x3[18]
x7[19] => nbitmux41:mux2.x3[19]
x7[20] => nbitmux41:mux2.x3[20]
x7[21] => nbitmux41:mux2.x3[21]
x7[22] => nbitmux41:mux2.x3[22]
x7[23] => nbitmux41:mux2.x3[23]
x7[24] => nbitmux41:mux2.x3[24]
x7[25] => nbitmux41:mux2.x3[25]
x7[26] => nbitmux41:mux2.x3[26]
x7[27] => nbitmux41:mux2.x3[27]
x7[28] => nbitmux41:mux2.x3[28]
x7[29] => nbitmux41:mux2.x3[29]
x7[30] => nbitmux41:mux2.x3[30]
x7[31] => nbitmux41:mux2.x3[31]
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1
s0 => mux41:muxloop:0:mux_n.s0
s0 => mux41:muxloop:1:mux_n.s0
s0 => mux41:muxloop:2:mux_n.s0
s0 => mux41:muxloop:3:mux_n.s0
s0 => mux41:muxloop:4:mux_n.s0
s0 => mux41:muxloop:5:mux_n.s0
s0 => mux41:muxloop:6:mux_n.s0
s0 => mux41:muxloop:7:mux_n.s0
s0 => mux41:muxloop:8:mux_n.s0
s0 => mux41:muxloop:9:mux_n.s0
s0 => mux41:muxloop:10:mux_n.s0
s0 => mux41:muxloop:11:mux_n.s0
s0 => mux41:muxloop:12:mux_n.s0
s0 => mux41:muxloop:13:mux_n.s0
s0 => mux41:muxloop:14:mux_n.s0
s0 => mux41:muxloop:15:mux_n.s0
s0 => mux41:muxloop:16:mux_n.s0
s0 => mux41:muxloop:17:mux_n.s0
s0 => mux41:muxloop:18:mux_n.s0
s0 => mux41:muxloop:19:mux_n.s0
s0 => mux41:muxloop:20:mux_n.s0
s0 => mux41:muxloop:21:mux_n.s0
s0 => mux41:muxloop:22:mux_n.s0
s0 => mux41:muxloop:23:mux_n.s0
s0 => mux41:muxloop:24:mux_n.s0
s0 => mux41:muxloop:25:mux_n.s0
s0 => mux41:muxloop:26:mux_n.s0
s0 => mux41:muxloop:27:mux_n.s0
s0 => mux41:muxloop:28:mux_n.s0
s0 => mux41:muxloop:29:mux_n.s0
s0 => mux41:muxloop:30:mux_n.s0
s0 => mux41:muxloop:31:mux_n.s0
s1 => mux41:muxloop:0:mux_n.s1
s1 => mux41:muxloop:1:mux_n.s1
s1 => mux41:muxloop:2:mux_n.s1
s1 => mux41:muxloop:3:mux_n.s1
s1 => mux41:muxloop:4:mux_n.s1
s1 => mux41:muxloop:5:mux_n.s1
s1 => mux41:muxloop:6:mux_n.s1
s1 => mux41:muxloop:7:mux_n.s1
s1 => mux41:muxloop:8:mux_n.s1
s1 => mux41:muxloop:9:mux_n.s1
s1 => mux41:muxloop:10:mux_n.s1
s1 => mux41:muxloop:11:mux_n.s1
s1 => mux41:muxloop:12:mux_n.s1
s1 => mux41:muxloop:13:mux_n.s1
s1 => mux41:muxloop:14:mux_n.s1
s1 => mux41:muxloop:15:mux_n.s1
s1 => mux41:muxloop:16:mux_n.s1
s1 => mux41:muxloop:17:mux_n.s1
s1 => mux41:muxloop:18:mux_n.s1
s1 => mux41:muxloop:19:mux_n.s1
s1 => mux41:muxloop:20:mux_n.s1
s1 => mux41:muxloop:21:mux_n.s1
s1 => mux41:muxloop:22:mux_n.s1
s1 => mux41:muxloop:23:mux_n.s1
s1 => mux41:muxloop:24:mux_n.s1
s1 => mux41:muxloop:25:mux_n.s1
s1 => mux41:muxloop:26:mux_n.s1
s1 => mux41:muxloop:27:mux_n.s1
s1 => mux41:muxloop:28:mux_n.s1
s1 => mux41:muxloop:29:mux_n.s1
s1 => mux41:muxloop:30:mux_n.s1
s1 => mux41:muxloop:31:mux_n.s1
x0[0] => mux41:muxloop:0:mux_n.x0
x0[1] => mux41:muxloop:1:mux_n.x0
x0[2] => mux41:muxloop:2:mux_n.x0
x0[3] => mux41:muxloop:3:mux_n.x0
x0[4] => mux41:muxloop:4:mux_n.x0
x0[5] => mux41:muxloop:5:mux_n.x0
x0[6] => mux41:muxloop:6:mux_n.x0
x0[7] => mux41:muxloop:7:mux_n.x0
x0[8] => mux41:muxloop:8:mux_n.x0
x0[9] => mux41:muxloop:9:mux_n.x0
x0[10] => mux41:muxloop:10:mux_n.x0
x0[11] => mux41:muxloop:11:mux_n.x0
x0[12] => mux41:muxloop:12:mux_n.x0
x0[13] => mux41:muxloop:13:mux_n.x0
x0[14] => mux41:muxloop:14:mux_n.x0
x0[15] => mux41:muxloop:15:mux_n.x0
x0[16] => mux41:muxloop:16:mux_n.x0
x0[17] => mux41:muxloop:17:mux_n.x0
x0[18] => mux41:muxloop:18:mux_n.x0
x0[19] => mux41:muxloop:19:mux_n.x0
x0[20] => mux41:muxloop:20:mux_n.x0
x0[21] => mux41:muxloop:21:mux_n.x0
x0[22] => mux41:muxloop:22:mux_n.x0
x0[23] => mux41:muxloop:23:mux_n.x0
x0[24] => mux41:muxloop:24:mux_n.x0
x0[25] => mux41:muxloop:25:mux_n.x0
x0[26] => mux41:muxloop:26:mux_n.x0
x0[27] => mux41:muxloop:27:mux_n.x0
x0[28] => mux41:muxloop:28:mux_n.x0
x0[29] => mux41:muxloop:29:mux_n.x0
x0[30] => mux41:muxloop:30:mux_n.x0
x0[31] => mux41:muxloop:31:mux_n.x0
x1[0] => mux41:muxloop:0:mux_n.x1
x1[1] => mux41:muxloop:1:mux_n.x1
x1[2] => mux41:muxloop:2:mux_n.x1
x1[3] => mux41:muxloop:3:mux_n.x1
x1[4] => mux41:muxloop:4:mux_n.x1
x1[5] => mux41:muxloop:5:mux_n.x1
x1[6] => mux41:muxloop:6:mux_n.x1
x1[7] => mux41:muxloop:7:mux_n.x1
x1[8] => mux41:muxloop:8:mux_n.x1
x1[9] => mux41:muxloop:9:mux_n.x1
x1[10] => mux41:muxloop:10:mux_n.x1
x1[11] => mux41:muxloop:11:mux_n.x1
x1[12] => mux41:muxloop:12:mux_n.x1
x1[13] => mux41:muxloop:13:mux_n.x1
x1[14] => mux41:muxloop:14:mux_n.x1
x1[15] => mux41:muxloop:15:mux_n.x1
x1[16] => mux41:muxloop:16:mux_n.x1
x1[17] => mux41:muxloop:17:mux_n.x1
x1[18] => mux41:muxloop:18:mux_n.x1
x1[19] => mux41:muxloop:19:mux_n.x1
x1[20] => mux41:muxloop:20:mux_n.x1
x1[21] => mux41:muxloop:21:mux_n.x1
x1[22] => mux41:muxloop:22:mux_n.x1
x1[23] => mux41:muxloop:23:mux_n.x1
x1[24] => mux41:muxloop:24:mux_n.x1
x1[25] => mux41:muxloop:25:mux_n.x1
x1[26] => mux41:muxloop:26:mux_n.x1
x1[27] => mux41:muxloop:27:mux_n.x1
x1[28] => mux41:muxloop:28:mux_n.x1
x1[29] => mux41:muxloop:29:mux_n.x1
x1[30] => mux41:muxloop:30:mux_n.x1
x1[31] => mux41:muxloop:31:mux_n.x1
x2[0] => mux41:muxloop:0:mux_n.x2
x2[1] => mux41:muxloop:1:mux_n.x2
x2[2] => mux41:muxloop:2:mux_n.x2
x2[3] => mux41:muxloop:3:mux_n.x2
x2[4] => mux41:muxloop:4:mux_n.x2
x2[5] => mux41:muxloop:5:mux_n.x2
x2[6] => mux41:muxloop:6:mux_n.x2
x2[7] => mux41:muxloop:7:mux_n.x2
x2[8] => mux41:muxloop:8:mux_n.x2
x2[9] => mux41:muxloop:9:mux_n.x2
x2[10] => mux41:muxloop:10:mux_n.x2
x2[11] => mux41:muxloop:11:mux_n.x2
x2[12] => mux41:muxloop:12:mux_n.x2
x2[13] => mux41:muxloop:13:mux_n.x2
x2[14] => mux41:muxloop:14:mux_n.x2
x2[15] => mux41:muxloop:15:mux_n.x2
x2[16] => mux41:muxloop:16:mux_n.x2
x2[17] => mux41:muxloop:17:mux_n.x2
x2[18] => mux41:muxloop:18:mux_n.x2
x2[19] => mux41:muxloop:19:mux_n.x2
x2[20] => mux41:muxloop:20:mux_n.x2
x2[21] => mux41:muxloop:21:mux_n.x2
x2[22] => mux41:muxloop:22:mux_n.x2
x2[23] => mux41:muxloop:23:mux_n.x2
x2[24] => mux41:muxloop:24:mux_n.x2
x2[25] => mux41:muxloop:25:mux_n.x2
x2[26] => mux41:muxloop:26:mux_n.x2
x2[27] => mux41:muxloop:27:mux_n.x2
x2[28] => mux41:muxloop:28:mux_n.x2
x2[29] => mux41:muxloop:29:mux_n.x2
x2[30] => mux41:muxloop:30:mux_n.x2
x2[31] => mux41:muxloop:31:mux_n.x2
x3[0] => mux41:muxloop:0:mux_n.x3
x3[1] => mux41:muxloop:1:mux_n.x3
x3[2] => mux41:muxloop:2:mux_n.x3
x3[3] => mux41:muxloop:3:mux_n.x3
x3[4] => mux41:muxloop:4:mux_n.x3
x3[5] => mux41:muxloop:5:mux_n.x3
x3[6] => mux41:muxloop:6:mux_n.x3
x3[7] => mux41:muxloop:7:mux_n.x3
x3[8] => mux41:muxloop:8:mux_n.x3
x3[9] => mux41:muxloop:9:mux_n.x3
x3[10] => mux41:muxloop:10:mux_n.x3
x3[11] => mux41:muxloop:11:mux_n.x3
x3[12] => mux41:muxloop:12:mux_n.x3
x3[13] => mux41:muxloop:13:mux_n.x3
x3[14] => mux41:muxloop:14:mux_n.x3
x3[15] => mux41:muxloop:15:mux_n.x3
x3[16] => mux41:muxloop:16:mux_n.x3
x3[17] => mux41:muxloop:17:mux_n.x3
x3[18] => mux41:muxloop:18:mux_n.x3
x3[19] => mux41:muxloop:19:mux_n.x3
x3[20] => mux41:muxloop:20:mux_n.x3
x3[21] => mux41:muxloop:21:mux_n.x3
x3[22] => mux41:muxloop:22:mux_n.x3
x3[23] => mux41:muxloop:23:mux_n.x3
x3[24] => mux41:muxloop:24:mux_n.x3
x3[25] => mux41:muxloop:25:mux_n.x3
x3[26] => mux41:muxloop:26:mux_n.x3
x3[27] => mux41:muxloop:27:mux_n.x3
x3[28] => mux41:muxloop:28:mux_n.x3
x3[29] => mux41:muxloop:29:mux_n.x3
x3[30] => mux41:muxloop:30:mux_n.x3
x3[31] => mux41:muxloop:31:mux_n.x3
y[0] <= mux41:muxloop:0:mux_n.y
y[1] <= mux41:muxloop:1:mux_n.y
y[2] <= mux41:muxloop:2:mux_n.y
y[3] <= mux41:muxloop:3:mux_n.y
y[4] <= mux41:muxloop:4:mux_n.y
y[5] <= mux41:muxloop:5:mux_n.y
y[6] <= mux41:muxloop:6:mux_n.y
y[7] <= mux41:muxloop:7:mux_n.y
y[8] <= mux41:muxloop:8:mux_n.y
y[9] <= mux41:muxloop:9:mux_n.y
y[10] <= mux41:muxloop:10:mux_n.y
y[11] <= mux41:muxloop:11:mux_n.y
y[12] <= mux41:muxloop:12:mux_n.y
y[13] <= mux41:muxloop:13:mux_n.y
y[14] <= mux41:muxloop:14:mux_n.y
y[15] <= mux41:muxloop:15:mux_n.y
y[16] <= mux41:muxloop:16:mux_n.y
y[17] <= mux41:muxloop:17:mux_n.y
y[18] <= mux41:muxloop:18:mux_n.y
y[19] <= mux41:muxloop:19:mux_n.y
y[20] <= mux41:muxloop:20:mux_n.y
y[21] <= mux41:muxloop:21:mux_n.y
y[22] <= mux41:muxloop:22:mux_n.y
y[23] <= mux41:muxloop:23:mux_n.y
y[24] <= mux41:muxloop:24:mux_n.y
y[25] <= mux41:muxloop:25:mux_n.y
y[26] <= mux41:muxloop:26:mux_n.y
y[27] <= mux41:muxloop:27:mux_n.y
y[28] <= mux41:muxloop:28:mux_n.y
y[29] <= mux41:muxloop:29:mux_n.y
y[30] <= mux41:muxloop:30:mux_n.y
y[31] <= mux41:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:0:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:0:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:1:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:1:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:2:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:2:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:3:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:3:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:4:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:4:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:5:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:5:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:6:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:6:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:7:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:7:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:8:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:8:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:9:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:9:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:10:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:10:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:11:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:11:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:12:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:12:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:13:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:13:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:14:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:14:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:15:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:15:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:16:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:16:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:17:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:17:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:18:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:18:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:19:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:19:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:20:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:20:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:21:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:21:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:22:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:22:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:23:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:23:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:24:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:24:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:25:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:25:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:26:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:26:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:27:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:27:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:28:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:28:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:29:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:29:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:30:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:30:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:31:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux1|mux41:\muxloop:31:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2
s0 => mux41:muxloop:0:mux_n.s0
s0 => mux41:muxloop:1:mux_n.s0
s0 => mux41:muxloop:2:mux_n.s0
s0 => mux41:muxloop:3:mux_n.s0
s0 => mux41:muxloop:4:mux_n.s0
s0 => mux41:muxloop:5:mux_n.s0
s0 => mux41:muxloop:6:mux_n.s0
s0 => mux41:muxloop:7:mux_n.s0
s0 => mux41:muxloop:8:mux_n.s0
s0 => mux41:muxloop:9:mux_n.s0
s0 => mux41:muxloop:10:mux_n.s0
s0 => mux41:muxloop:11:mux_n.s0
s0 => mux41:muxloop:12:mux_n.s0
s0 => mux41:muxloop:13:mux_n.s0
s0 => mux41:muxloop:14:mux_n.s0
s0 => mux41:muxloop:15:mux_n.s0
s0 => mux41:muxloop:16:mux_n.s0
s0 => mux41:muxloop:17:mux_n.s0
s0 => mux41:muxloop:18:mux_n.s0
s0 => mux41:muxloop:19:mux_n.s0
s0 => mux41:muxloop:20:mux_n.s0
s0 => mux41:muxloop:21:mux_n.s0
s0 => mux41:muxloop:22:mux_n.s0
s0 => mux41:muxloop:23:mux_n.s0
s0 => mux41:muxloop:24:mux_n.s0
s0 => mux41:muxloop:25:mux_n.s0
s0 => mux41:muxloop:26:mux_n.s0
s0 => mux41:muxloop:27:mux_n.s0
s0 => mux41:muxloop:28:mux_n.s0
s0 => mux41:muxloop:29:mux_n.s0
s0 => mux41:muxloop:30:mux_n.s0
s0 => mux41:muxloop:31:mux_n.s0
s1 => mux41:muxloop:0:mux_n.s1
s1 => mux41:muxloop:1:mux_n.s1
s1 => mux41:muxloop:2:mux_n.s1
s1 => mux41:muxloop:3:mux_n.s1
s1 => mux41:muxloop:4:mux_n.s1
s1 => mux41:muxloop:5:mux_n.s1
s1 => mux41:muxloop:6:mux_n.s1
s1 => mux41:muxloop:7:mux_n.s1
s1 => mux41:muxloop:8:mux_n.s1
s1 => mux41:muxloop:9:mux_n.s1
s1 => mux41:muxloop:10:mux_n.s1
s1 => mux41:muxloop:11:mux_n.s1
s1 => mux41:muxloop:12:mux_n.s1
s1 => mux41:muxloop:13:mux_n.s1
s1 => mux41:muxloop:14:mux_n.s1
s1 => mux41:muxloop:15:mux_n.s1
s1 => mux41:muxloop:16:mux_n.s1
s1 => mux41:muxloop:17:mux_n.s1
s1 => mux41:muxloop:18:mux_n.s1
s1 => mux41:muxloop:19:mux_n.s1
s1 => mux41:muxloop:20:mux_n.s1
s1 => mux41:muxloop:21:mux_n.s1
s1 => mux41:muxloop:22:mux_n.s1
s1 => mux41:muxloop:23:mux_n.s1
s1 => mux41:muxloop:24:mux_n.s1
s1 => mux41:muxloop:25:mux_n.s1
s1 => mux41:muxloop:26:mux_n.s1
s1 => mux41:muxloop:27:mux_n.s1
s1 => mux41:muxloop:28:mux_n.s1
s1 => mux41:muxloop:29:mux_n.s1
s1 => mux41:muxloop:30:mux_n.s1
s1 => mux41:muxloop:31:mux_n.s1
x0[0] => mux41:muxloop:0:mux_n.x0
x0[1] => mux41:muxloop:1:mux_n.x0
x0[2] => mux41:muxloop:2:mux_n.x0
x0[3] => mux41:muxloop:3:mux_n.x0
x0[4] => mux41:muxloop:4:mux_n.x0
x0[5] => mux41:muxloop:5:mux_n.x0
x0[6] => mux41:muxloop:6:mux_n.x0
x0[7] => mux41:muxloop:7:mux_n.x0
x0[8] => mux41:muxloop:8:mux_n.x0
x0[9] => mux41:muxloop:9:mux_n.x0
x0[10] => mux41:muxloop:10:mux_n.x0
x0[11] => mux41:muxloop:11:mux_n.x0
x0[12] => mux41:muxloop:12:mux_n.x0
x0[13] => mux41:muxloop:13:mux_n.x0
x0[14] => mux41:muxloop:14:mux_n.x0
x0[15] => mux41:muxloop:15:mux_n.x0
x0[16] => mux41:muxloop:16:mux_n.x0
x0[17] => mux41:muxloop:17:mux_n.x0
x0[18] => mux41:muxloop:18:mux_n.x0
x0[19] => mux41:muxloop:19:mux_n.x0
x0[20] => mux41:muxloop:20:mux_n.x0
x0[21] => mux41:muxloop:21:mux_n.x0
x0[22] => mux41:muxloop:22:mux_n.x0
x0[23] => mux41:muxloop:23:mux_n.x0
x0[24] => mux41:muxloop:24:mux_n.x0
x0[25] => mux41:muxloop:25:mux_n.x0
x0[26] => mux41:muxloop:26:mux_n.x0
x0[27] => mux41:muxloop:27:mux_n.x0
x0[28] => mux41:muxloop:28:mux_n.x0
x0[29] => mux41:muxloop:29:mux_n.x0
x0[30] => mux41:muxloop:30:mux_n.x0
x0[31] => mux41:muxloop:31:mux_n.x0
x1[0] => mux41:muxloop:0:mux_n.x1
x1[1] => mux41:muxloop:1:mux_n.x1
x1[2] => mux41:muxloop:2:mux_n.x1
x1[3] => mux41:muxloop:3:mux_n.x1
x1[4] => mux41:muxloop:4:mux_n.x1
x1[5] => mux41:muxloop:5:mux_n.x1
x1[6] => mux41:muxloop:6:mux_n.x1
x1[7] => mux41:muxloop:7:mux_n.x1
x1[8] => mux41:muxloop:8:mux_n.x1
x1[9] => mux41:muxloop:9:mux_n.x1
x1[10] => mux41:muxloop:10:mux_n.x1
x1[11] => mux41:muxloop:11:mux_n.x1
x1[12] => mux41:muxloop:12:mux_n.x1
x1[13] => mux41:muxloop:13:mux_n.x1
x1[14] => mux41:muxloop:14:mux_n.x1
x1[15] => mux41:muxloop:15:mux_n.x1
x1[16] => mux41:muxloop:16:mux_n.x1
x1[17] => mux41:muxloop:17:mux_n.x1
x1[18] => mux41:muxloop:18:mux_n.x1
x1[19] => mux41:muxloop:19:mux_n.x1
x1[20] => mux41:muxloop:20:mux_n.x1
x1[21] => mux41:muxloop:21:mux_n.x1
x1[22] => mux41:muxloop:22:mux_n.x1
x1[23] => mux41:muxloop:23:mux_n.x1
x1[24] => mux41:muxloop:24:mux_n.x1
x1[25] => mux41:muxloop:25:mux_n.x1
x1[26] => mux41:muxloop:26:mux_n.x1
x1[27] => mux41:muxloop:27:mux_n.x1
x1[28] => mux41:muxloop:28:mux_n.x1
x1[29] => mux41:muxloop:29:mux_n.x1
x1[30] => mux41:muxloop:30:mux_n.x1
x1[31] => mux41:muxloop:31:mux_n.x1
x2[0] => mux41:muxloop:0:mux_n.x2
x2[1] => mux41:muxloop:1:mux_n.x2
x2[2] => mux41:muxloop:2:mux_n.x2
x2[3] => mux41:muxloop:3:mux_n.x2
x2[4] => mux41:muxloop:4:mux_n.x2
x2[5] => mux41:muxloop:5:mux_n.x2
x2[6] => mux41:muxloop:6:mux_n.x2
x2[7] => mux41:muxloop:7:mux_n.x2
x2[8] => mux41:muxloop:8:mux_n.x2
x2[9] => mux41:muxloop:9:mux_n.x2
x2[10] => mux41:muxloop:10:mux_n.x2
x2[11] => mux41:muxloop:11:mux_n.x2
x2[12] => mux41:muxloop:12:mux_n.x2
x2[13] => mux41:muxloop:13:mux_n.x2
x2[14] => mux41:muxloop:14:mux_n.x2
x2[15] => mux41:muxloop:15:mux_n.x2
x2[16] => mux41:muxloop:16:mux_n.x2
x2[17] => mux41:muxloop:17:mux_n.x2
x2[18] => mux41:muxloop:18:mux_n.x2
x2[19] => mux41:muxloop:19:mux_n.x2
x2[20] => mux41:muxloop:20:mux_n.x2
x2[21] => mux41:muxloop:21:mux_n.x2
x2[22] => mux41:muxloop:22:mux_n.x2
x2[23] => mux41:muxloop:23:mux_n.x2
x2[24] => mux41:muxloop:24:mux_n.x2
x2[25] => mux41:muxloop:25:mux_n.x2
x2[26] => mux41:muxloop:26:mux_n.x2
x2[27] => mux41:muxloop:27:mux_n.x2
x2[28] => mux41:muxloop:28:mux_n.x2
x2[29] => mux41:muxloop:29:mux_n.x2
x2[30] => mux41:muxloop:30:mux_n.x2
x2[31] => mux41:muxloop:31:mux_n.x2
x3[0] => mux41:muxloop:0:mux_n.x3
x3[1] => mux41:muxloop:1:mux_n.x3
x3[2] => mux41:muxloop:2:mux_n.x3
x3[3] => mux41:muxloop:3:mux_n.x3
x3[4] => mux41:muxloop:4:mux_n.x3
x3[5] => mux41:muxloop:5:mux_n.x3
x3[6] => mux41:muxloop:6:mux_n.x3
x3[7] => mux41:muxloop:7:mux_n.x3
x3[8] => mux41:muxloop:8:mux_n.x3
x3[9] => mux41:muxloop:9:mux_n.x3
x3[10] => mux41:muxloop:10:mux_n.x3
x3[11] => mux41:muxloop:11:mux_n.x3
x3[12] => mux41:muxloop:12:mux_n.x3
x3[13] => mux41:muxloop:13:mux_n.x3
x3[14] => mux41:muxloop:14:mux_n.x3
x3[15] => mux41:muxloop:15:mux_n.x3
x3[16] => mux41:muxloop:16:mux_n.x3
x3[17] => mux41:muxloop:17:mux_n.x3
x3[18] => mux41:muxloop:18:mux_n.x3
x3[19] => mux41:muxloop:19:mux_n.x3
x3[20] => mux41:muxloop:20:mux_n.x3
x3[21] => mux41:muxloop:21:mux_n.x3
x3[22] => mux41:muxloop:22:mux_n.x3
x3[23] => mux41:muxloop:23:mux_n.x3
x3[24] => mux41:muxloop:24:mux_n.x3
x3[25] => mux41:muxloop:25:mux_n.x3
x3[26] => mux41:muxloop:26:mux_n.x3
x3[27] => mux41:muxloop:27:mux_n.x3
x3[28] => mux41:muxloop:28:mux_n.x3
x3[29] => mux41:muxloop:29:mux_n.x3
x3[30] => mux41:muxloop:30:mux_n.x3
x3[31] => mux41:muxloop:31:mux_n.x3
y[0] <= mux41:muxloop:0:mux_n.y
y[1] <= mux41:muxloop:1:mux_n.y
y[2] <= mux41:muxloop:2:mux_n.y
y[3] <= mux41:muxloop:3:mux_n.y
y[4] <= mux41:muxloop:4:mux_n.y
y[5] <= mux41:muxloop:5:mux_n.y
y[6] <= mux41:muxloop:6:mux_n.y
y[7] <= mux41:muxloop:7:mux_n.y
y[8] <= mux41:muxloop:8:mux_n.y
y[9] <= mux41:muxloop:9:mux_n.y
y[10] <= mux41:muxloop:10:mux_n.y
y[11] <= mux41:muxloop:11:mux_n.y
y[12] <= mux41:muxloop:12:mux_n.y
y[13] <= mux41:muxloop:13:mux_n.y
y[14] <= mux41:muxloop:14:mux_n.y
y[15] <= mux41:muxloop:15:mux_n.y
y[16] <= mux41:muxloop:16:mux_n.y
y[17] <= mux41:muxloop:17:mux_n.y
y[18] <= mux41:muxloop:18:mux_n.y
y[19] <= mux41:muxloop:19:mux_n.y
y[20] <= mux41:muxloop:20:mux_n.y
y[21] <= mux41:muxloop:21:mux_n.y
y[22] <= mux41:muxloop:22:mux_n.y
y[23] <= mux41:muxloop:23:mux_n.y
y[24] <= mux41:muxloop:24:mux_n.y
y[25] <= mux41:muxloop:25:mux_n.y
y[26] <= mux41:muxloop:26:mux_n.y
y[27] <= mux41:muxloop:27:mux_n.y
y[28] <= mux41:muxloop:28:mux_n.y
y[29] <= mux41:muxloop:29:mux_n.y
y[30] <= mux41:muxloop:30:mux_n.y
y[31] <= mux41:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:0:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:0:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:1:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:1:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:2:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:2:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:3:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:3:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:4:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:4:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:5:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:5:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:6:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:6:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:7:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:7:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:8:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:8:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:9:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:9:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:10:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:10:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:11:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:11:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:12:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:12:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:13:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:13:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:14:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:14:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:15:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:15:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:16:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:16:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:17:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:17:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:18:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:18:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:19:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:19:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:20:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:20:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:21:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:21:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:22:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:22:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:23:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:23:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:24:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:24:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:25:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:25:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:26:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:26:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:27:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:27:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:28:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:28:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:29:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:29:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:30:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:30:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:31:mux_n
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux81:out_mux|nbitmux41:mux2|mux41:\muxloop:31:mux_n|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux
s => mux21:muxloop:0:mux_n.s
s => mux21:muxloop:1:mux_n.s
s => mux21:muxloop:2:mux_n.s
s => mux21:muxloop:3:mux_n.s
s => mux21:muxloop:4:mux_n.s
s => mux21:muxloop:5:mux_n.s
s => mux21:muxloop:6:mux_n.s
s => mux21:muxloop:7:mux_n.s
s => mux21:muxloop:8:mux_n.s
s => mux21:muxloop:9:mux_n.s
s => mux21:muxloop:10:mux_n.s
s => mux21:muxloop:11:mux_n.s
s => mux21:muxloop:12:mux_n.s
s => mux21:muxloop:13:mux_n.s
s => mux21:muxloop:14:mux_n.s
s => mux21:muxloop:15:mux_n.s
s => mux21:muxloop:16:mux_n.s
s => mux21:muxloop:17:mux_n.s
s => mux21:muxloop:18:mux_n.s
s => mux21:muxloop:19:mux_n.s
s => mux21:muxloop:20:mux_n.s
s => mux21:muxloop:21:mux_n.s
s => mux21:muxloop:22:mux_n.s
s => mux21:muxloop:23:mux_n.s
s => mux21:muxloop:24:mux_n.s
s => mux21:muxloop:25:mux_n.s
s => mux21:muxloop:26:mux_n.s
s => mux21:muxloop:27:mux_n.s
s => mux21:muxloop:28:mux_n.s
s => mux21:muxloop:29:mux_n.s
s => mux21:muxloop:30:mux_n.s
s => mux21:muxloop:31:mux_n.s
x0[0] => mux21:muxloop:0:mux_n.x0
x0[1] => mux21:muxloop:1:mux_n.x0
x0[2] => mux21:muxloop:2:mux_n.x0
x0[3] => mux21:muxloop:3:mux_n.x0
x0[4] => mux21:muxloop:4:mux_n.x0
x0[5] => mux21:muxloop:5:mux_n.x0
x0[6] => mux21:muxloop:6:mux_n.x0
x0[7] => mux21:muxloop:7:mux_n.x0
x0[8] => mux21:muxloop:8:mux_n.x0
x0[9] => mux21:muxloop:9:mux_n.x0
x0[10] => mux21:muxloop:10:mux_n.x0
x0[11] => mux21:muxloop:11:mux_n.x0
x0[12] => mux21:muxloop:12:mux_n.x0
x0[13] => mux21:muxloop:13:mux_n.x0
x0[14] => mux21:muxloop:14:mux_n.x0
x0[15] => mux21:muxloop:15:mux_n.x0
x0[16] => mux21:muxloop:16:mux_n.x0
x0[17] => mux21:muxloop:17:mux_n.x0
x0[18] => mux21:muxloop:18:mux_n.x0
x0[19] => mux21:muxloop:19:mux_n.x0
x0[20] => mux21:muxloop:20:mux_n.x0
x0[21] => mux21:muxloop:21:mux_n.x0
x0[22] => mux21:muxloop:22:mux_n.x0
x0[23] => mux21:muxloop:23:mux_n.x0
x0[24] => mux21:muxloop:24:mux_n.x0
x0[25] => mux21:muxloop:25:mux_n.x0
x0[26] => mux21:muxloop:26:mux_n.x0
x0[27] => mux21:muxloop:27:mux_n.x0
x0[28] => mux21:muxloop:28:mux_n.x0
x0[29] => mux21:muxloop:29:mux_n.x0
x0[30] => mux21:muxloop:30:mux_n.x0
x0[31] => mux21:muxloop:31:mux_n.x0
x1[0] => mux21:muxloop:0:mux_n.x1
x1[1] => mux21:muxloop:1:mux_n.x1
x1[2] => mux21:muxloop:2:mux_n.x1
x1[3] => mux21:muxloop:3:mux_n.x1
x1[4] => mux21:muxloop:4:mux_n.x1
x1[5] => mux21:muxloop:5:mux_n.x1
x1[6] => mux21:muxloop:6:mux_n.x1
x1[7] => mux21:muxloop:7:mux_n.x1
x1[8] => mux21:muxloop:8:mux_n.x1
x1[9] => mux21:muxloop:9:mux_n.x1
x1[10] => mux21:muxloop:10:mux_n.x1
x1[11] => mux21:muxloop:11:mux_n.x1
x1[12] => mux21:muxloop:12:mux_n.x1
x1[13] => mux21:muxloop:13:mux_n.x1
x1[14] => mux21:muxloop:14:mux_n.x1
x1[15] => mux21:muxloop:15:mux_n.x1
x1[16] => mux21:muxloop:16:mux_n.x1
x1[17] => mux21:muxloop:17:mux_n.x1
x1[18] => mux21:muxloop:18:mux_n.x1
x1[19] => mux21:muxloop:19:mux_n.x1
x1[20] => mux21:muxloop:20:mux_n.x1
x1[21] => mux21:muxloop:21:mux_n.x1
x1[22] => mux21:muxloop:22:mux_n.x1
x1[23] => mux21:muxloop:23:mux_n.x1
x1[24] => mux21:muxloop:24:mux_n.x1
x1[25] => mux21:muxloop:25:mux_n.x1
x1[26] => mux21:muxloop:26:mux_n.x1
x1[27] => mux21:muxloop:27:mux_n.x1
x1[28] => mux21:muxloop:28:mux_n.x1
x1[29] => mux21:muxloop:29:mux_n.x1
x1[30] => mux21:muxloop:30:mux_n.x1
x1[31] => mux21:muxloop:31:mux_n.x1
y[0] <= mux21:muxloop:0:mux_n.y
y[1] <= mux21:muxloop:1:mux_n.y
y[2] <= mux21:muxloop:2:mux_n.y
y[3] <= mux21:muxloop:3:mux_n.y
y[4] <= mux21:muxloop:4:mux_n.y
y[5] <= mux21:muxloop:5:mux_n.y
y[6] <= mux21:muxloop:6:mux_n.y
y[7] <= mux21:muxloop:7:mux_n.y
y[8] <= mux21:muxloop:8:mux_n.y
y[9] <= mux21:muxloop:9:mux_n.y
y[10] <= mux21:muxloop:10:mux_n.y
y[11] <= mux21:muxloop:11:mux_n.y
y[12] <= mux21:muxloop:12:mux_n.y
y[13] <= mux21:muxloop:13:mux_n.y
y[14] <= mux21:muxloop:14:mux_n.y
y[15] <= mux21:muxloop:15:mux_n.y
y[16] <= mux21:muxloop:16:mux_n.y
y[17] <= mux21:muxloop:17:mux_n.y
y[18] <= mux21:muxloop:18:mux_n.y
y[19] <= mux21:muxloop:19:mux_n.y
y[20] <= mux21:muxloop:20:mux_n.y
y[21] <= mux21:muxloop:21:mux_n.y
y[22] <= mux21:muxloop:22:mux_n.y
y[23] <= mux21:muxloop:23:mux_n.y
y[24] <= mux21:muxloop:24:mux_n.y
y[25] <= mux21:muxloop:25:mux_n.y
y[26] <= mux21:muxloop:26:mux_n.y
y[27] <= mux21:muxloop:27:mux_n.y
y[28] <= mux21:muxloop:28:mux_n.y
y[29] <= mux21:muxloop:29:mux_n.y
y[30] <= mux21:muxloop:30:mux_n.y
y[31] <= mux21:muxloop:31:mux_n.y


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:0:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:1:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:2:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:3:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:4:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:5:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:6:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:7:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:8:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:9:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:10:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:11:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:12:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:13:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:14:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:15:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:16:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:17:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:18:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:19:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:20:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:21:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:22:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:23:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:24:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:25:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:26:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:27:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:28:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:29:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:30:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|nbitmux21:alu_inB_mux|mux21:\muxloop:31:mux_n
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu
a[0] => oneBitALU:ALU_LSB.a
a[1] => oneBitALU:ALU_Loop:1:ALU_Bit.a
a[2] => oneBitALU:ALU_Loop:2:ALU_Bit.a
a[3] => oneBitALU:ALU_Loop:3:ALU_Bit.a
a[4] => oneBitALU:ALU_Loop:4:ALU_Bit.a
a[5] => oneBitALU:ALU_Loop:5:ALU_Bit.a
a[6] => oneBitALU:ALU_Loop:6:ALU_Bit.a
a[7] => oneBitALU:ALU_Loop:7:ALU_Bit.a
a[8] => oneBitALU:ALU_Loop:8:ALU_Bit.a
a[9] => oneBitALU:ALU_Loop:9:ALU_Bit.a
a[10] => oneBitALU:ALU_Loop:10:ALU_Bit.a
a[11] => oneBitALU:ALU_Loop:11:ALU_Bit.a
a[12] => oneBitALU:ALU_Loop:12:ALU_Bit.a
a[13] => oneBitALU:ALU_Loop:13:ALU_Bit.a
a[14] => oneBitALU:ALU_Loop:14:ALU_Bit.a
a[15] => oneBitALU:ALU_Loop:15:ALU_Bit.a
a[16] => oneBitALU:ALU_Loop:16:ALU_Bit.a
a[17] => oneBitALU:ALU_Loop:17:ALU_Bit.a
a[18] => oneBitALU:ALU_Loop:18:ALU_Bit.a
a[19] => oneBitALU:ALU_Loop:19:ALU_Bit.a
a[20] => oneBitALU:ALU_Loop:20:ALU_Bit.a
a[21] => oneBitALU:ALU_Loop:21:ALU_Bit.a
a[22] => oneBitALU:ALU_Loop:22:ALU_Bit.a
a[23] => oneBitALU:ALU_Loop:23:ALU_Bit.a
a[24] => oneBitALU:ALU_Loop:24:ALU_Bit.a
a[25] => oneBitALU:ALU_Loop:25:ALU_Bit.a
a[26] => oneBitALU:ALU_Loop:26:ALU_Bit.a
a[27] => oneBitALU:ALU_Loop:27:ALU_Bit.a
a[28] => oneBitALU:ALU_Loop:28:ALU_Bit.a
a[29] => oneBitALU:ALU_Loop:29:ALU_Bit.a
a[30] => oneBitALU:ALU_Loop:30:ALU_Bit.a
a[31] => oneBitALU:ALU_MSB.a
b[0] => oneBitALU:ALU_LSB.b
b[1] => oneBitALU:ALU_Loop:1:ALU_Bit.b
b[2] => oneBitALU:ALU_Loop:2:ALU_Bit.b
b[3] => oneBitALU:ALU_Loop:3:ALU_Bit.b
b[4] => oneBitALU:ALU_Loop:4:ALU_Bit.b
b[5] => oneBitALU:ALU_Loop:5:ALU_Bit.b
b[6] => oneBitALU:ALU_Loop:6:ALU_Bit.b
b[7] => oneBitALU:ALU_Loop:7:ALU_Bit.b
b[8] => oneBitALU:ALU_Loop:8:ALU_Bit.b
b[9] => oneBitALU:ALU_Loop:9:ALU_Bit.b
b[10] => oneBitALU:ALU_Loop:10:ALU_Bit.b
b[11] => oneBitALU:ALU_Loop:11:ALU_Bit.b
b[12] => oneBitALU:ALU_Loop:12:ALU_Bit.b
b[13] => oneBitALU:ALU_Loop:13:ALU_Bit.b
b[14] => oneBitALU:ALU_Loop:14:ALU_Bit.b
b[15] => oneBitALU:ALU_Loop:15:ALU_Bit.b
b[16] => oneBitALU:ALU_Loop:16:ALU_Bit.b
b[17] => oneBitALU:ALU_Loop:17:ALU_Bit.b
b[18] => oneBitALU:ALU_Loop:18:ALU_Bit.b
b[19] => oneBitALU:ALU_Loop:19:ALU_Bit.b
b[20] => oneBitALU:ALU_Loop:20:ALU_Bit.b
b[21] => oneBitALU:ALU_Loop:21:ALU_Bit.b
b[22] => oneBitALU:ALU_Loop:22:ALU_Bit.b
b[23] => oneBitALU:ALU_Loop:23:ALU_Bit.b
b[24] => oneBitALU:ALU_Loop:24:ALU_Bit.b
b[25] => oneBitALU:ALU_Loop:25:ALU_Bit.b
b[26] => oneBitALU:ALU_Loop:26:ALU_Bit.b
b[27] => oneBitALU:ALU_Loop:27:ALU_Bit.b
b[28] => oneBitALU:ALU_Loop:28:ALU_Bit.b
b[29] => oneBitALU:ALU_Loop:29:ALU_Bit.b
b[30] => oneBitALU:ALU_Loop:30:ALU_Bit.b
b[31] => oneBitALU:ALU_MSB.b
ALUOp[0] => oneBitALU:ALU_LSB.Operation[0]
ALUOp[0] => oneBitALU:ALU_MSB.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:1:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:2:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:3:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:4:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:5:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:6:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:7:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:8:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:9:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:10:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:11:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:12:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:13:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:14:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:15:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:16:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:17:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:18:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:19:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:20:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:21:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:22:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:23:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:24:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:25:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:26:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:27:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:28:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:29:ALU_Bit.Operation[0]
ALUOp[0] => oneBitALU:ALU_Loop:30:ALU_Bit.Operation[0]
ALUOp[1] => oneBitALU:ALU_LSB.Operation[1]
ALUOp[1] => oneBitALU:ALU_MSB.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:1:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:2:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:3:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:4:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:5:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:6:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:7:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:8:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:9:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:10:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:11:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:12:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:13:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:14:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:15:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:16:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:17:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:18:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:19:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:20:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:21:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:22:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:23:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:24:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:25:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:26:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:27:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:28:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:29:ALU_Bit.Operation[1]
ALUOp[1] => oneBitALU:ALU_Loop:30:ALU_Bit.Operation[1]
ALUOp[2] => oneBitALU:ALU_LSB.Binvert
ALUOp[2] => oneBitALU:ALU_LSB.CarryIn
ALUOp[2] => oneBitALU:ALU_MSB.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:1:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:2:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:3:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:4:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:5:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:6:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:7:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:8:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:9:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:10:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:11:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:12:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:13:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:14:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:15:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:16:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:17:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:18:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:19:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:20:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:21:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:22:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:23:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:24:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:25:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:26:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:27:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:28:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:29:ALU_Bit.Binvert
ALUOp[2] => oneBitALU:ALU_Loop:30:ALU_Bit.Binvert
ALUOp[3] => oneBitALU:ALU_LSB.Ainvert
ALUOp[3] => oneBitALU:ALU_MSB.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:1:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:2:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:3:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:4:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:5:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:6:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:7:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:8:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:9:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:10:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:11:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:12:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:13:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:14:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:15:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:16:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:17:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:18:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:19:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:20:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:21:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:22:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:23:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:24:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:25:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:26:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:27:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:28:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:29:ALU_Bit.Ainvert
ALUOp[3] => oneBitALU:ALU_Loop:30:ALU_Bit.Ainvert
Result[0] <= oneBitALU:ALU_LSB.Result
Result[1] <= oneBitALU:ALU_Loop:1:ALU_Bit.Result
Result[2] <= oneBitALU:ALU_Loop:2:ALU_Bit.Result
Result[3] <= oneBitALU:ALU_Loop:3:ALU_Bit.Result
Result[4] <= oneBitALU:ALU_Loop:4:ALU_Bit.Result
Result[5] <= oneBitALU:ALU_Loop:5:ALU_Bit.Result
Result[6] <= oneBitALU:ALU_Loop:6:ALU_Bit.Result
Result[7] <= oneBitALU:ALU_Loop:7:ALU_Bit.Result
Result[8] <= oneBitALU:ALU_Loop:8:ALU_Bit.Result
Result[9] <= oneBitALU:ALU_Loop:9:ALU_Bit.Result
Result[10] <= oneBitALU:ALU_Loop:10:ALU_Bit.Result
Result[11] <= oneBitALU:ALU_Loop:11:ALU_Bit.Result
Result[12] <= oneBitALU:ALU_Loop:12:ALU_Bit.Result
Result[13] <= oneBitALU:ALU_Loop:13:ALU_Bit.Result
Result[14] <= oneBitALU:ALU_Loop:14:ALU_Bit.Result
Result[15] <= oneBitALU:ALU_Loop:15:ALU_Bit.Result
Result[16] <= oneBitALU:ALU_Loop:16:ALU_Bit.Result
Result[17] <= oneBitALU:ALU_Loop:17:ALU_Bit.Result
Result[18] <= oneBitALU:ALU_Loop:18:ALU_Bit.Result
Result[19] <= oneBitALU:ALU_Loop:19:ALU_Bit.Result
Result[20] <= oneBitALU:ALU_Loop:20:ALU_Bit.Result
Result[21] <= oneBitALU:ALU_Loop:21:ALU_Bit.Result
Result[22] <= oneBitALU:ALU_Loop:22:ALU_Bit.Result
Result[23] <= oneBitALU:ALU_Loop:23:ALU_Bit.Result
Result[24] <= oneBitALU:ALU_Loop:24:ALU_Bit.Result
Result[25] <= oneBitALU:ALU_Loop:25:ALU_Bit.Result
Result[26] <= oneBitALU:ALU_Loop:26:ALU_Bit.Result
Result[27] <= oneBitALU:ALU_Loop:27:ALU_Bit.Result
Result[28] <= oneBitALU:ALU_Loop:28:ALU_Bit.Result
Result[29] <= oneBitALU:ALU_Loop:29:ALU_Bit.Result
Result[30] <= oneBitALU:ALU_Loop:30:ALU_Bit.Result
Result[31] <= oneBitALU:ALU_MSB.Result
Zero <= Zero.DB_MAX_OUTPUT_PORT_TYPE
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= oneBitALU:ALU_MSB.CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_LSB|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:ALU_MSB|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:1:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:2:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:3:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:4:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:5:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:6:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:7:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:8:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:9:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:10:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:11:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:12:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:13:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:14:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:15:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:16:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:17:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:18:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:19:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:20:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:21:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:22:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:23:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:24:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:25:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:26:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:27:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:28:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:29:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit
a => invertedA.IN0
b => invertedB.IN0
less => mux41:output_mux.x3
Ainvert => invertedA.IN1
Binvert => invertedB.IN1
CarryIn => oneBitAdderSubtractor:adder.i_CarryIn
Operation[0] => mux41:output_mux.s0
Operation[1] => mux41:output_mux.s1
Result <= mux41:output_mux.y
Set <= oneBitAdderSubtractor:adder.o_Sum
CarryOut <= oneBitAdderSubtractor:adder.o_CarryOut


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|oneBitAdderSubtractor:adder
i_CarryIn => carryFromBoth.IN0
i_CarryIn => carryFromAi.IN0
operationFlag => xor_Bi.IN0
i_Ai => carryFromBoth.IN1
i_Ai => carryFromAi.IN1
i_Bi => xor_Bi.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux
s0 => mux21:mux1.s
s0 => mux21:mux2.s
s1 => mux21:muxfinal.s
x0 => mux21:mux1.x0
x1 => mux21:mux1.x1
x2 => mux21:mux2.x0
x3 => mux21:mux2.x1
y <= mux21:muxfinal.y


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux|mux21:mux1
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux|mux21:mux2
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|ALU:mips_alu|oneBitALU:\ALU_Loop:30:ALU_Bit|mux41:output_mux|mux21:muxfinal
s => selX1.IN0
s => selX0.IN0
x0 => selX0.IN1
x1 => selX1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|datapath:datapath_unit|dataMem:data_mem
clk => mem~40.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => mem~36.CLK
clk => mem~37.CLK
clk => mem~38.CLK
clk => mem~39.CLK
clk => mem.CLK0
write_en => mem~40.DATAIN
write_en => mem.WE
address[0] => mem~7.DATAIN
address[0] => mem.WADDR
address[0] => mem.RADDR
address[1] => mem~6.DATAIN
address[1] => mem.WADDR1
address[1] => mem.RADDR1
address[2] => mem~5.DATAIN
address[2] => mem.WADDR2
address[2] => mem.RADDR2
address[3] => mem~4.DATAIN
address[3] => mem.WADDR3
address[3] => mem.RADDR3
address[4] => mem~3.DATAIN
address[4] => mem.WADDR4
address[4] => mem.RADDR4
address[5] => mem~2.DATAIN
address[5] => mem.WADDR5
address[5] => mem.RADDR5
address[6] => mem~1.DATAIN
address[6] => mem.WADDR6
address[6] => mem.RADDR6
address[7] => mem~0.DATAIN
address[7] => mem.WADDR7
address[7] => mem.RADDR7
write_data[0] => mem~39.DATAIN
write_data[0] => mem.DATAIN
write_data[1] => mem~38.DATAIN
write_data[1] => mem.DATAIN1
write_data[2] => mem~37.DATAIN
write_data[2] => mem.DATAIN2
write_data[3] => mem~36.DATAIN
write_data[3] => mem.DATAIN3
write_data[4] => mem~35.DATAIN
write_data[4] => mem.DATAIN4
write_data[5] => mem~34.DATAIN
write_data[5] => mem.DATAIN5
write_data[6] => mem~33.DATAIN
write_data[6] => mem.DATAIN6
write_data[7] => mem~32.DATAIN
write_data[7] => mem.DATAIN7
write_data[8] => mem~31.DATAIN
write_data[8] => mem.DATAIN8
write_data[9] => mem~30.DATAIN
write_data[9] => mem.DATAIN9
write_data[10] => mem~29.DATAIN
write_data[10] => mem.DATAIN10
write_data[11] => mem~28.DATAIN
write_data[11] => mem.DATAIN11
write_data[12] => mem~27.DATAIN
write_data[12] => mem.DATAIN12
write_data[13] => mem~26.DATAIN
write_data[13] => mem.DATAIN13
write_data[14] => mem~25.DATAIN
write_data[14] => mem.DATAIN14
write_data[15] => mem~24.DATAIN
write_data[15] => mem.DATAIN15
write_data[16] => mem~23.DATAIN
write_data[16] => mem.DATAIN16
write_data[17] => mem~22.DATAIN
write_data[17] => mem.DATAIN17
write_data[18] => mem~21.DATAIN
write_data[18] => mem.DATAIN18
write_data[19] => mem~20.DATAIN
write_data[19] => mem.DATAIN19
write_data[20] => mem~19.DATAIN
write_data[20] => mem.DATAIN20
write_data[21] => mem~18.DATAIN
write_data[21] => mem.DATAIN21
write_data[22] => mem~17.DATAIN
write_data[22] => mem.DATAIN22
write_data[23] => mem~16.DATAIN
write_data[23] => mem.DATAIN23
write_data[24] => mem~15.DATAIN
write_data[24] => mem.DATAIN24
write_data[25] => mem~14.DATAIN
write_data[25] => mem.DATAIN25
write_data[26] => mem~13.DATAIN
write_data[26] => mem.DATAIN26
write_data[27] => mem~12.DATAIN
write_data[27] => mem.DATAIN27
write_data[28] => mem~11.DATAIN
write_data[28] => mem.DATAIN28
write_data[29] => mem~10.DATAIN
write_data[29] => mem.DATAIN29
write_data[30] => mem~9.DATAIN
write_data[30] => mem.DATAIN30
write_data[31] => mem~8.DATAIN
write_data[31] => mem.DATAIN31
read_data[0] <= mem.DATAOUT
read_data[1] <= mem.DATAOUT1
read_data[2] <= mem.DATAOUT2
read_data[3] <= mem.DATAOUT3
read_data[4] <= mem.DATAOUT4
read_data[5] <= mem.DATAOUT5
read_data[6] <= mem.DATAOUT6
read_data[7] <= mem.DATAOUT7
read_data[8] <= mem.DATAOUT8
read_data[9] <= mem.DATAOUT9
read_data[10] <= mem.DATAOUT10
read_data[11] <= mem.DATAOUT11
read_data[12] <= mem.DATAOUT12
read_data[13] <= mem.DATAOUT13
read_data[14] <= mem.DATAOUT14
read_data[15] <= mem.DATAOUT15
read_data[16] <= mem.DATAOUT16
read_data[17] <= mem.DATAOUT17
read_data[18] <= mem.DATAOUT18
read_data[19] <= mem.DATAOUT19
read_data[20] <= mem.DATAOUT20
read_data[21] <= mem.DATAOUT21
read_data[22] <= mem.DATAOUT22
read_data[23] <= mem.DATAOUT23
read_data[24] <= mem.DATAOUT24
read_data[25] <= mem.DATAOUT25
read_data[26] <= mem.DATAOUT26
read_data[27] <= mem.DATAOUT27
read_data[28] <= mem.DATAOUT28
read_data[29] <= mem.DATAOUT29
read_data[30] <= mem.DATAOUT30
read_data[31] <= mem.DATAOUT31


|toplvl|control:control_unit
OpCode[0] => controlLogicUnit:control_unit.opcode[0]
OpCode[1] => controlLogicUnit:control_unit.opcode[1]
OpCode[2] => controlLogicUnit:control_unit.opcode[2]
OpCode[3] => controlLogicUnit:control_unit.opcode[3]
OpCode[4] => controlLogicUnit:control_unit.opcode[4]
OpCode[5] => controlLogicUnit:control_unit.opcode[5]
FuncCode[0] => ALU_control:alu_control_path.funcCode[0]
FuncCode[1] => ALU_control:alu_control_path.funcCode[1]
FuncCode[2] => ALU_control:alu_control_path.funcCode[2]
FuncCode[3] => ALU_control:alu_control_path.funcCode[3]
FuncCode[4] => ALU_control:alu_control_path.funcCode[4]
FuncCode[5] => ALU_control:alu_control_path.funcCode[5]
RegDst <= controlLogicUnit:control_unit.regDst
Jump <= controlLogicUnit:control_unit.jump
Branch <= controlLogicUnit:control_unit.branch
BranchNotEq <= controlLogicUnit:control_unit.branchNotEq
MemToReg <= controlLogicUnit:control_unit.memToReg
MemRead <= controlLogicUnit:control_unit.memRead
ALUControl[0] <= ALU_control:alu_control_path.operation[0]
ALUControl[1] <= ALU_control:alu_control_path.operation[1]
ALUControl[2] <= ALU_control:alu_control_path.operation[2]
ALUControl[3] <= <GND>
MemWrite <= controlLogicUnit:control_unit.memWrite
ALUSrc <= controlLogicUnit:control_unit.aluSrc
RegWrite <= controlLogicUnit:control_unit.regWrite


|toplvl|control:control_unit|controlLogicUnit:control_unit
opcode[0] => lw.IN1
opcode[0] => sw.IN1
opcode[0] => bne.IN1
opcode[0] => r_type.IN1
opcode[0] => jmp.IN1
opcode[0] => beq.IN1
opcode[1] => lw.IN1
opcode[1] => sw.IN1
opcode[1] => jmp.IN1
opcode[1] => r_type.IN1
opcode[1] => beq.IN1
opcode[2] => beq.IN1
opcode[2] => r_type.IN1
opcode[2] => lw.IN1
opcode[2] => sw.IN1
opcode[3] => sw.IN1
opcode[3] => r_type.IN1
opcode[3] => lw.IN1
opcode[4] => r_type.IN0
opcode[4] => lw.IN0
opcode[5] => lw.IN1
opcode[5] => r_type.IN1
regDst <= r_type.DB_MAX_OUTPUT_PORT_TYPE
jump <= jmp.DB_MAX_OUTPUT_PORT_TYPE
branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
memRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
aluOp[0] <= aluOp.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= r_type.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
aluSrc <= aluSrc.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= regWrite.DB_MAX_OUTPUT_PORT_TYPE
branchNotEq <= bne.DB_MAX_OUTPUT_PORT_TYPE


|toplvl|control:control_unit|ALU_control:alu_control_path
aluOP[0] => operation.IN1
aluOP[1] => operation.IN0
aluOP[1] => operation.IN1
aluOP[1] => operation.IN0
funcCode[0] => operation.IN0
funcCode[1] => operation.IN1
funcCode[2] => operation.IN1
funcCode[3] => operation.IN1
funcCode[4] => ~NO_FANOUT~
funcCode[5] => ~NO_FANOUT~
operation[0] <= operation.DB_MAX_OUTPUT_PORT_TYPE
operation[1] <= operation.DB_MAX_OUTPUT_PORT_TYPE
operation[2] <= operation.DB_MAX_OUTPUT_PORT_TYPE


