# Reading D:/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do CLA_adder16_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_project/Digital_IC_assignment/CLA_adder {D:/quartus_project/Digital_IC_assignment/CLA_adder/CLA_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CLA_adder
# 
# Top level modules:
# 	CLA_adder
# vlog -vlog01compat -work work +incdir+D:/quartus_project/Digital_IC_assignment/CLA_adder16 {D:/quartus_project/Digital_IC_assignment/CLA_adder16/CLA_adder16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CLA_adder16
# 
# Top level modules:
# 	CLA_adder16
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_project/Digital_IC_assignment/CLA_adder16/simulation/modelsim {D:/quartus_project/Digital_IC_assignment/CLA_adder16/simulation/modelsim/CLA_adder16.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CLA_adder16_tb
# ** Warning: D:/quartus_project/Digital_IC_assignment/CLA_adder16/simulation/modelsim/CLA_adder16.vt(4): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/quartus_project/Digital_IC_assignment/CLA_adder16/simulation/modelsim/CLA_adder16.vt(5): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/quartus_project/Digital_IC_assignment/CLA_adder16/simulation/modelsim/CLA_adder16.vt(9): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# 
# Top level modules:
# 	CLA_adder16_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  CLA_adder16_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps CLA_adder16_tb 
# Loading work.CLA_adder16_tb
# Loading work.CLA_adder16
# Loading work.CLA_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
