
F070RB_Firmware_anywhere.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  20000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .got          0000001c  200000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .got.plt      0000000c  200000dc  080000dc  000100dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00001380  080000e8  080000e8  000100e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000030  08001468  08001468  00011468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08001498  08001498  000200f4  2**0
                  CONTENTS
  6 .ARM          00000000  08001498  08001498  000200f4  2**0
                  CONTENTS
  7 .preinit_array 00000000  08001498  08001498  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08001498  08001498  00011498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0800149c  0800149c  0001149c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         0000000c  200000e8  080014a0  000200e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000028  200000f4  080014ac  000200f4  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000011c  080014ac  0002011c  2**0
                  ALLOC
 13 .ARM.attributes 00000028  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00002bb8  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000e2d  00000000  00000000  00022cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000350  00000000  00000000  00023b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000002c8  00000000  00000000  00023e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000e946  00000000  00000000  00024120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000046aa  00000000  00000000  00032a66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00057c53  00000000  00000000  00037110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0008ed63  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000009dc  00000000  00000000  0008edb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000e8 <__do_global_dtors_aux>:
 80000e8:	b510      	push	{r4, lr}
 80000ea:	4c06      	ldr	r4, [pc, #24]	; (8000104 <__do_global_dtors_aux+0x1c>)
 80000ec:	7823      	ldrb	r3, [r4, #0]
 80000ee:	2b00      	cmp	r3, #0
 80000f0:	d107      	bne.n	8000102 <__do_global_dtors_aux+0x1a>
 80000f2:	4b05      	ldr	r3, [pc, #20]	; (8000108 <__do_global_dtors_aux+0x20>)
 80000f4:	2b00      	cmp	r3, #0
 80000f6:	d002      	beq.n	80000fe <__do_global_dtors_aux+0x16>
 80000f8:	4804      	ldr	r0, [pc, #16]	; (800010c <__do_global_dtors_aux+0x24>)
 80000fa:	e000      	b.n	80000fe <__do_global_dtors_aux+0x16>
 80000fc:	bf00      	nop
 80000fe:	2301      	movs	r3, #1
 8000100:	7023      	strb	r3, [r4, #0]
 8000102:	bd10      	pop	{r4, pc}
 8000104:	200000f4 	.word	0x200000f4
 8000108:	00000000 	.word	0x00000000
 800010c:	08001450 	.word	0x08001450

08000110 <frame_dummy>:
 8000110:	4b04      	ldr	r3, [pc, #16]	; (8000124 <frame_dummy+0x14>)
 8000112:	b510      	push	{r4, lr}
 8000114:	2b00      	cmp	r3, #0
 8000116:	d003      	beq.n	8000120 <frame_dummy+0x10>
 8000118:	4903      	ldr	r1, [pc, #12]	; (8000128 <frame_dummy+0x18>)
 800011a:	4804      	ldr	r0, [pc, #16]	; (800012c <frame_dummy+0x1c>)
 800011c:	e000      	b.n	8000120 <frame_dummy+0x10>
 800011e:	bf00      	nop
 8000120:	bd10      	pop	{r4, pc}
 8000122:	46c0      	nop			; (mov r8, r8)
 8000124:	00000000 	.word	0x00000000
 8000128:	200000f8 	.word	0x200000f8
 800012c:	08001450 	.word	0x08001450

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
  uint32_t u32LedCounter = 0;
 800024e:	2300      	movs	r3, #0
 8000250:	607b      	str	r3, [r7, #4]
  HAL_Init();
 8000252:	f000 f9d1 	bl	80005f8 <HAL_Init>
  SystemClock_Config();
 8000256:	f000 f818 	bl	800028a <SystemClock_Config>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800025a:	b662      	cpsie	i
}
 800025c:	46c0      	nop			; (mov r8, r8)
  __enable_irq();
  MX_GPIO_Init();
 800025e:	f000 f85f 	bl	8000320 <MX_GPIO_Init>

  while (1)
  {
    u32LedCounter++;
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	3301      	adds	r3, #1
 8000266:	607b      	str	r3, [r7, #4]

    if ((u32LedCounter % 0xA0000) == 0)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	22a0      	movs	r2, #160	; 0xa0
 800026c:	0311      	lsls	r1, r2, #12
 800026e:	0018      	movs	r0, r3
 8000270:	f7ff ffe4 	bl	800023c <__aeabi_uidivmod>
 8000274:	1e0b      	subs	r3, r1, #0
 8000276:	d1f4      	bne.n	8000262 <main+0x1a>
    {
      u32LedCounter = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	607b      	str	r3, [r7, #4]
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800027c:	2390      	movs	r3, #144	; 0x90
 800027e:	05db      	lsls	r3, r3, #23
 8000280:	2120      	movs	r1, #32
 8000282:	0018      	movs	r0, r3
 8000284:	f000 fc67 	bl	8000b56 <HAL_GPIO_TogglePin>
    u32LedCounter++;
 8000288:	e7eb      	b.n	8000262 <main+0x1a>

0800028a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800028a:	b590      	push	{r4, r7, lr}
 800028c:	b091      	sub	sp, #68	; 0x44
 800028e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000290:	2410      	movs	r4, #16
 8000292:	193b      	adds	r3, r7, r4
 8000294:	0018      	movs	r0, r3
 8000296:	2330      	movs	r3, #48	; 0x30
 8000298:	001a      	movs	r2, r3
 800029a:	2100      	movs	r1, #0
 800029c:	f001 f8d0 	bl	8001440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a0:	003b      	movs	r3, r7
 80002a2:	0018      	movs	r0, r3
 80002a4:	2310      	movs	r3, #16
 80002a6:	001a      	movs	r2, r3
 80002a8:	2100      	movs	r1, #0
 80002aa:	f001 f8c9 	bl	8001440 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ae:	0021      	movs	r1, r4
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2202      	movs	r2, #2
 80002b4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2201      	movs	r2, #1
 80002ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2210      	movs	r2, #16
 80002c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2202      	movs	r2, #2
 80002c6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2280      	movs	r2, #128	; 0x80
 80002cc:	0212      	lsls	r2, r2, #8
 80002ce:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	2280      	movs	r2, #128	; 0x80
 80002d4:	0352      	lsls	r2, r2, #13
 80002d6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2200      	movs	r2, #0
 80002dc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	0018      	movs	r0, r3
 80002e2:	f000 fc53 	bl	8000b8c <HAL_RCC_OscConfig>
 80002e6:	1e03      	subs	r3, r0, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x64>
  {
    Error_Handler();
 80002ea:	f000 f883 	bl	80003f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	003b      	movs	r3, r7
 80002f0:	2207      	movs	r2, #7
 80002f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f4:	003b      	movs	r3, r7
 80002f6:	2202      	movs	r2, #2
 80002f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fa:	003b      	movs	r3, r7
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000300:	003b      	movs	r3, r7
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000306:	003b      	movs	r3, r7
 8000308:	2101      	movs	r1, #1
 800030a:	0018      	movs	r0, r3
 800030c:	f000 ff5c 	bl	80011c8 <HAL_RCC_ClockConfig>
 8000310:	1e03      	subs	r3, r0, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000314:	f000 f86e 	bl	80003f4 <Error_Handler>
  }
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b011      	add	sp, #68	; 0x44
 800031e:	bd90      	pop	{r4, r7, pc}

08000320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000320:	b590      	push	{r4, r7, lr}
 8000322:	b089      	sub	sp, #36	; 0x24
 8000324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000326:	240c      	movs	r4, #12
 8000328:	193b      	adds	r3, r7, r4
 800032a:	0018      	movs	r0, r3
 800032c:	2314      	movs	r3, #20
 800032e:	001a      	movs	r2, r3
 8000330:	2100      	movs	r1, #0
 8000332:	f001 f885 	bl	8001440 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000336:	4b2c      	ldr	r3, [pc, #176]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000338:	695a      	ldr	r2, [r3, #20]
 800033a:	4b2b      	ldr	r3, [pc, #172]	; (80003e8 <MX_GPIO_Init+0xc8>)
 800033c:	2180      	movs	r1, #128	; 0x80
 800033e:	0309      	lsls	r1, r1, #12
 8000340:	430a      	orrs	r2, r1
 8000342:	615a      	str	r2, [r3, #20]
 8000344:	4b28      	ldr	r3, [pc, #160]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000346:	695a      	ldr	r2, [r3, #20]
 8000348:	2380      	movs	r3, #128	; 0x80
 800034a:	031b      	lsls	r3, r3, #12
 800034c:	4013      	ands	r3, r2
 800034e:	60bb      	str	r3, [r7, #8]
 8000350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000352:	4b25      	ldr	r3, [pc, #148]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000354:	695a      	ldr	r2, [r3, #20]
 8000356:	4b24      	ldr	r3, [pc, #144]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000358:	2180      	movs	r1, #128	; 0x80
 800035a:	03c9      	lsls	r1, r1, #15
 800035c:	430a      	orrs	r2, r1
 800035e:	615a      	str	r2, [r3, #20]
 8000360:	4b21      	ldr	r3, [pc, #132]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000362:	695a      	ldr	r2, [r3, #20]
 8000364:	2380      	movs	r3, #128	; 0x80
 8000366:	03db      	lsls	r3, r3, #15
 8000368:	4013      	ands	r3, r2
 800036a:	607b      	str	r3, [r7, #4]
 800036c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800036e:	4b1e      	ldr	r3, [pc, #120]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000370:	695a      	ldr	r2, [r3, #20]
 8000372:	4b1d      	ldr	r3, [pc, #116]	; (80003e8 <MX_GPIO_Init+0xc8>)
 8000374:	2180      	movs	r1, #128	; 0x80
 8000376:	0289      	lsls	r1, r1, #10
 8000378:	430a      	orrs	r2, r1
 800037a:	615a      	str	r2, [r3, #20]
 800037c:	4b1a      	ldr	r3, [pc, #104]	; (80003e8 <MX_GPIO_Init+0xc8>)
 800037e:	695a      	ldr	r2, [r3, #20]
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	029b      	lsls	r3, r3, #10
 8000384:	4013      	ands	r3, r2
 8000386:	603b      	str	r3, [r7, #0]
 8000388:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800038a:	2390      	movs	r3, #144	; 0x90
 800038c:	05db      	lsls	r3, r3, #23
 800038e:	2200      	movs	r2, #0
 8000390:	2120      	movs	r1, #32
 8000392:	0018      	movs	r0, r3
 8000394:	f000 fbc2 	bl	8000b1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000398:	193b      	adds	r3, r7, r4
 800039a:	2280      	movs	r2, #128	; 0x80
 800039c:	0192      	lsls	r2, r2, #6
 800039e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003a0:	193b      	adds	r3, r7, r4
 80003a2:	4a12      	ldr	r2, [pc, #72]	; (80003ec <MX_GPIO_Init+0xcc>)
 80003a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a6:	193b      	adds	r3, r7, r4
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003ac:	193b      	adds	r3, r7, r4
 80003ae:	4a10      	ldr	r2, [pc, #64]	; (80003f0 <MX_GPIO_Init+0xd0>)
 80003b0:	0019      	movs	r1, r3
 80003b2:	0010      	movs	r0, r2
 80003b4:	f000 fa42 	bl	800083c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003b8:	0021      	movs	r1, r4
 80003ba:	187b      	adds	r3, r7, r1
 80003bc:	2220      	movs	r2, #32
 80003be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003c0:	187b      	adds	r3, r7, r1
 80003c2:	2201      	movs	r2, #1
 80003c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c6:	187b      	adds	r3, r7, r1
 80003c8:	2200      	movs	r2, #0
 80003ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	2200      	movs	r2, #0
 80003d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003d2:	187a      	adds	r2, r7, r1
 80003d4:	2390      	movs	r3, #144	; 0x90
 80003d6:	05db      	lsls	r3, r3, #23
 80003d8:	0011      	movs	r1, r2
 80003da:	0018      	movs	r0, r3
 80003dc:	f000 fa2e 	bl	800083c <HAL_GPIO_Init>

}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b009      	add	sp, #36	; 0x24
 80003e6:	bd90      	pop	{r4, r7, pc}
 80003e8:	40021000 	.word	0x40021000
 80003ec:	10210000 	.word	0x10210000
 80003f0:	48000800 	.word	0x48000800

080003f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003f8:	b672      	cpsid	i
}
 80003fa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fc:	e7fe      	b.n	80003fc <Error_Handler+0x8>
	...

08000400 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000406:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <HAL_MspInit+0x44>)
 8000408:	699a      	ldr	r2, [r3, #24]
 800040a:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <HAL_MspInit+0x44>)
 800040c:	2101      	movs	r1, #1
 800040e:	430a      	orrs	r2, r1
 8000410:	619a      	str	r2, [r3, #24]
 8000412:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <HAL_MspInit+0x44>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	2201      	movs	r2, #1
 8000418:	4013      	ands	r3, r2
 800041a:	607b      	str	r3, [r7, #4]
 800041c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800041e:	4b09      	ldr	r3, [pc, #36]	; (8000444 <HAL_MspInit+0x44>)
 8000420:	69da      	ldr	r2, [r3, #28]
 8000422:	4b08      	ldr	r3, [pc, #32]	; (8000444 <HAL_MspInit+0x44>)
 8000424:	2180      	movs	r1, #128	; 0x80
 8000426:	0549      	lsls	r1, r1, #21
 8000428:	430a      	orrs	r2, r1
 800042a:	61da      	str	r2, [r3, #28]
 800042c:	4b05      	ldr	r3, [pc, #20]	; (8000444 <HAL_MspInit+0x44>)
 800042e:	69da      	ldr	r2, [r3, #28]
 8000430:	2380      	movs	r3, #128	; 0x80
 8000432:	055b      	lsls	r3, r3, #21
 8000434:	4013      	ands	r3, r2
 8000436:	603b      	str	r3, [r7, #0]
 8000438:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	b002      	add	sp, #8
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	40021000 	.word	0x40021000

08000448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800044c:	e7fe      	b.n	800044c <NMI_Handler+0x4>

0800044e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000452:	e7fe      	b.n	8000452 <HardFault_Handler+0x4>

08000454 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800046c:	f000 f910 	bl	8000690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000470:	46c0      	nop			; (mov r8, r8)
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
	...

08000478 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  __HAL_SYSCFG_REMAPMEMORY_SRAM();
 800047c:	4b08      	ldr	r3, [pc, #32]	; (80004a0 <SystemInit+0x28>)
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	4b07      	ldr	r3, [pc, #28]	; (80004a0 <SystemInit+0x28>)
 8000482:	2103      	movs	r1, #3
 8000484:	438a      	bics	r2, r1
 8000486:	601a      	str	r2, [r3, #0]
 8000488:	4b05      	ldr	r3, [pc, #20]	; (80004a0 <SystemInit+0x28>)
 800048a:	681a      	ldr	r2, [r3, #0]
 800048c:	4b04      	ldr	r3, [pc, #16]	; (80004a0 <SystemInit+0x28>)
 800048e:	2103      	movs	r1, #3
 8000490:	430a      	orrs	r2, r1
 8000492:	601a      	str	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000494:	f3bf 8f5f 	dmb	sy
}
 8000498:	46c0      	nop			; (mov r8, r8)
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	40010000 	.word	0x40010000

080004a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004a4:	4841      	ldr	r0, [pc, #260]	; (80005ac <LoopForever+0x4>)
  msr   msp, r0          /* set stack pointer */
 80004a6:	f380 8808 	msr	MSP, r0
  msr   psp, r0          /* set stack pointer */
 80004aa:	f380 8809 	msr	PSP, r0

	// Store r6 passed by bootloader as gu32FirmwareOffset (earlier: r12)
	ldr r2, =gu32FirmwareOffset
 80004ae:	4a40      	ldr	r2, [pc, #256]	; (80005b0 <LoopForever+0x8>)
	str r6, [r2]
 80004b0:	6016      	str	r6, [r2, #0]
	// Store r5 passed by bootloader as gu32FirmwareAbsPosition (earlier r11)
	ldr r2, =gu32FirmwareAbsPosition
 80004b2:	4a40      	ldr	r2, [pc, #256]	; (80005b4 <LoopForever+0xc>)
	str r5, [r2]
 80004b4:	6015      	str	r5, [r2, #0]
	movs r2, #0 // Cleanup
 80004b6:	2200      	movs	r2, #0
	movs r5, #0
 80004b8:	2500      	movs	r5, #0
	movs r6, #0
 80004ba:	2600      	movs	r6, #0

080004bc <GotPatchLoopInit>:




GotPatchLoopInit:
	ldr r6, =gu32FirmwareOffset // Get firmware offset variable address
 80004bc:	4e3c      	ldr	r6, [pc, #240]	; (80005b0 <LoopForever+0x8>)
	ldr r6, [r6]
 80004be:	6836      	ldr	r6, [r6, #0]
	movs r0, #0 // Loop variable
 80004c0:	2000      	movs	r0, #0

080004c2 <GotPatchLoopCond>:
GotPatchLoopCond:
	ldr r1, = _got_start_ram
 80004c2:	493d      	ldr	r1, [pc, #244]	; (80005b8 <LoopForever+0x10>)
	ldr r2, = _got_end_ram
 80004c4:	4a3d      	ldr	r2, [pc, #244]	; (80005bc <LoopForever+0x14>)
	subs r2, r2, r1 // How many bytes is the lenght
 80004c6:	1a52      	subs	r2, r2, r1
	cmp r0, r2 // Check if loop is at end
 80004c8:	4290      	cmp	r0, r2
	beq GotPatchEnd // Jump to end if compare equal
 80004ca:	d018      	beq.n	80004fe <GotPatchEnd>

080004cc <GotPatchLoopBody>:
GotPatchLoopBody:
	movs r1, r0 // Copy original loop counter value to r1
 80004cc:	0001      	movs	r1, r0
	adds r0, r0, #4 // Increase original loop counter r0
 80004ce:	3004      	adds	r0, #4
	ldr r2, = _got_start_ram // Load got ram start
 80004d0:	4a39      	ldr	r2, [pc, #228]	; (80005b8 <LoopForever+0x10>)
	ldr r3, = _ram_start // Load actual ram start
 80004d2:	4b3b      	ldr	r3, [pc, #236]	; (80005c0 <LoopForever+0x18>)
	subs r2, r2, r3 // r2 now has plain got offset from where ever
 80004d4:	1ad2      	subs	r2, r2, r3
	ldr r3, = _flash_start // Start to assemble flash position
 80004d6:	4b3b      	ldr	r3, [pc, #236]	; (80005c4 <LoopForever+0x1c>)
	adds r3, r3, r6 // Add firmware offset, which is still at r6
 80004d8:	199b      	adds	r3, r3, r6
	adds r3, r3, r2 // Add plain offset
 80004da:	189b      	adds	r3, r3, r2
	adds r3, r3, r1 // Add loop offset to reading from flash
 80004dc:	185b      	adds	r3, r3, r1
	ldr r3, [r3] // Load actual table data from flash
 80004de:	681b      	ldr	r3, [r3, #0]
	ldr r4, =_ram_start // Assemble limit to check if over start of ram, in which case don't modify (it is ram or a peripheral)
 80004e0:	4c37      	ldr	r4, [pc, #220]	; (80005c0 <LoopForever+0x18>)
	cmp r3, r4 // Compare address from got and start of ram
 80004e2:	42a3      	cmp	r3, r4
	bhs GotStoreTableAddressToRam // If address higher or same (hs) than start of ram, branch to copy got address as is
 80004e4:	d206      	bcs.n	80004f4 <GotStoreTableAddressToRam>
	ldr r4, =_flash_end // Assemble limit to check if over end of flash, in which case something is just wrong, so branch to store and hope for the best
 80004e6:	4c38      	ldr	r4, [pc, #224]	; (80005c8 <LoopForever+0x20>)
	cmp r3, r4 // Compare address from got and end of flash
 80004e8:	42a3      	cmp	r3, r4
	bhs GotStoreTableAddressToRam // If address address higher or same (hs) than end of flash, branch to store got table address data and hope for the best
 80004ea:	d203      	bcs.n	80004f4 <GotStoreTableAddressToRam>
	ldr r4, =_flash_start // Assemble limit to check if under start of flash, in which case something is just wrong, so branch to store and hope for the best
 80004ec:	4c35      	ldr	r4, [pc, #212]	; (80005c4 <LoopForever+0x1c>)
	cmp r3, r4 // Compare address from got and start of flash
 80004ee:	42a3      	cmp	r3, r4
	blo GotStoreTableAddressToRam // If address address lower (lo) than start of flash, branch to store got table address data and hope for the best
 80004f0:	d300      	bcc.n	80004f4 <GotStoreTableAddressToRam>
	adds r3, r3, r6 // Finally a position in flash. Add the offset.
 80004f2:	199b      	adds	r3, r3, r6

080004f4 <GotStoreTableAddressToRam>:
GotStoreTableAddressToRam:
	ldr r4, =_ram_start// Start getting address in ram where to put the table address value
 80004f4:	4c32      	ldr	r4, [pc, #200]	; (80005c0 <LoopForever+0x18>)
	adds r4, r4, r2 // Add plain offset of got
 80004f6:	18a4      	adds	r4, r4, r2
	adds r4, r4, r1 // Add the original loop counter (is: 0, 4, 8, 12, ...)
 80004f8:	1864      	adds	r4, r4, r1
	str r3, [r4] // Add the table address to ram
 80004fa:	6023      	str	r3, [r4, #0]
	b GotPatchLoopCond // And go to check the loop
 80004fc:	e7e1      	b.n	80004c2 <GotPatchLoopCond>

080004fe <GotPatchEnd>:
GotPatchEnd:
	ldr r0, =_got_start_ram
 80004fe:	482e      	ldr	r0, [pc, #184]	; (80005b8 <LoopForever+0x10>)
	mov r9, r0 // Stupid trick to put global offset table location to r9
 8000500:	4681      	mov	r9, r0
	movs r0, 0 // Cleaning up the rest, just in case
 8000502:	2000      	movs	r0, #0
	movs r1, 0
 8000504:	2100      	movs	r1, #0
	movs r2, 0
 8000506:	2200      	movs	r2, #0
	movs r3, 0
 8000508:	2300      	movs	r3, #0
	movs r4, 0
 800050a:	2400      	movs	r4, #0
	movs r5, 0
 800050c:	2500      	movs	r5, #0
	movs r6, 0
 800050e:	2600      	movs	r6, #0
	movs r7, 0
 8000510:	2700      	movs	r7, #0




/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000512:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000514:	e006      	b.n	8000524 <LoopCopyDataInit>

08000516 <CopyDataInit>:

CopyDataInit:
	ldr r7, =gu32FirmwareOffset
 8000516:	4f26      	ldr	r7, [pc, #152]	; (80005b0 <LoopForever+0x8>)
	ldr r7, [r7]
 8000518:	683f      	ldr	r7, [r7, #0]
	ldr	r3, =_sidata
 800051a:	4b2c      	ldr	r3, [pc, #176]	; (80005cc <LoopForever+0x24>)
	adds r3, r3, r7
 800051c:	19db      	adds	r3, r3, r7
	ldr	r3, [r3, r1]
 800051e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000520:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000522:	3104      	adds	r1, #4

08000524 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000524:	482a      	ldr	r0, [pc, #168]	; (80005d0 <LoopForever+0x28>)
	ldr	r3, =_edata
 8000526:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <LoopForever+0x2c>)
	adds	r2, r0, r1
 8000528:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800052a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800052c:	d3f3      	bcc.n	8000516 <CopyDataInit>
	ldr	r2, =_sbss
 800052e:	4a2a      	ldr	r2, [pc, #168]	; (80005d8 <LoopForever+0x30>)
	adds r2, r2, r7
 8000530:	19d2      	adds	r2, r2, r7
	b	LoopFillZerobss
 8000532:	e00a      	b.n	800054a <LoopFillZerobss>

08000534 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000534:	2300      	movs	r3, #0
	adds r2, r2, #4 // Increment the loop counter already so ww avoid non-ending loops
 8000536:	3204      	adds	r2, #4
	ldr r4, =gu32FirmwareOffset // Get firmware offset variable address
 8000538:	4c1d      	ldr	r4, [pc, #116]	; (80005b0 <LoopForever+0x8>)
	cmp r2, r4 // Compare address to the address we are going to zero
 800053a:	42a2      	cmp	r2, r4
	beq LoopFillZerobss // Jump away if would otherwise zero it
 800053c:	d005      	beq.n	800054a <LoopFillZerobss>
	ldr r4, =gu32FirmwareAbsPosition // Get firmware abs position variable address
 800053e:	4c1d      	ldr	r4, [pc, #116]	; (80005b4 <LoopForever+0xc>)
	cmp r2, r4 // Compare address to the address we are going to zero
 8000540:	42a2      	cmp	r2, r4
	beq LoopFillZerobss // Jump away if would otherwise zero it
 8000542:	d002      	beq.n	800054a <LoopFillZerobss>
	subs r2, r2, #4 // Remove our own increment which was needed for special cases
 8000544:	3a04      	subs	r2, #4
	str	r3, [r2]
 8000546:	6013      	str	r3, [r2, #0]
	adds r2, #4
 8000548:	3204      	adds	r2, #4

0800054a <LoopFillZerobss>:

LoopFillZerobss:
	ldr r7, =gu32FirmwareOffset
 800054a:	4f19      	ldr	r7, [pc, #100]	; (80005b0 <LoopForever+0x8>)
	ldr r7, [r7]
 800054c:	683f      	ldr	r7, [r7, #0]
	ldr	r3, =_ebss
 800054e:	4b23      	ldr	r3, [pc, #140]	; (80005dc <LoopForever+0x34>)
	cmp	r2, r3
 8000550:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000552:	d3ef      	bcc.n	8000534 <FillZerobss>




/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000554:	f7ff ff90 	bl	8000478 <SystemInit>

08000558 <CallPreinitsInit>:



// Make our own __libc_init_array
CallPreinitsInit:
	ldr r7, =gu32FirmwareOffset
 8000558:	4f15      	ldr	r7, [pc, #84]	; (80005b0 <LoopForever+0x8>)
	ldr r7, [r7]
 800055a:	683f      	ldr	r7, [r7, #0]
	ldr r0, =__preinit_array_start
 800055c:	4820      	ldr	r0, [pc, #128]	; (80005e0 <LoopForever+0x38>)
	adds r0, r7
 800055e:	19c0      	adds	r0, r0, r7
	ldr r1, =__preinit_array_end
 8000560:	4920      	ldr	r1, [pc, #128]	; (80005e4 <LoopForever+0x3c>)
	adds r1, r7
 8000562:	19c9      	adds	r1, r1, r7

08000564 <CallPreinitsLoopCond>:
CallPreinitsLoopCond:
	cmp r0, r1
 8000564:	4288      	cmp	r0, r1
	beq CallPreinitsEnd// If same, it is at end, go away
 8000566:	d005      	beq.n	8000574 <CallPreinitsEnd>

08000568 <CallPreinitsLoop>:
CallPreinitsLoop:
	ldr r5, =__init_array_start
 8000568:	4d1f      	ldr	r5, [pc, #124]	; (80005e8 <LoopForever+0x40>)
	ldr r4, =__init_array_end // Yes, order is funny to say the least
 800056a:	4c20      	ldr	r4, [pc, #128]	; (80005ec <LoopForever+0x44>)
	ldr r3, [r0]
 800056c:	6803      	ldr	r3, [r0, #0]
	blx r3
 800056e:	4798      	blx	r3
	adds r0, r0, #4
 8000570:	3004      	adds	r0, #4
	b CallPreinitsLoopCond
 8000572:	e7f7      	b.n	8000564 <CallPreinitsLoopCond>

08000574 <CallPreinitsEnd>:
CallPreinitsEnd:
	ldr r3, =_init
 8000574:	4b1e      	ldr	r3, [pc, #120]	; (80005f0 <LoopForever+0x48>)
	adds r3, r7
 8000576:	19db      	adds	r3, r3, r7
	ldr r5, =__init_array_start
 8000578:	4d1b      	ldr	r5, [pc, #108]	; (80005e8 <LoopForever+0x40>)
	adds r5, r7
 800057a:	19ed      	adds	r5, r5, r7
	ldr r4, =__init_array_end
 800057c:	4c1b      	ldr	r4, [pc, #108]	; (80005ec <LoopForever+0x44>)
	adds r4, r7
 800057e:	19e4      	adds	r4, r4, r7
	blx r3
 8000580:	4798      	blx	r3

08000582 <CallInitsInit>:

	// r4, r5 untouched or good, hopefully
CallInitsInit:
	ldr r7, =gu32FirmwareOffset
 8000582:	4f0b      	ldr	r7, [pc, #44]	; (80005b0 <LoopForever+0x8>)
	ldr r7, [r7]
 8000584:	683f      	ldr	r7, [r7, #0]

08000586 <CallInitsLoopCond>:
CallInitsLoopCond:
	cmp r5, r4
 8000586:	42a5      	cmp	r5, r4
	beq CallInitsEnd
 8000588:	d004      	beq.n	8000594 <CallInitsEnd>

0800058a <CallInitsLoop>:
CallInitsLoop:
	ldr r3, [r5]
 800058a:	682b      	ldr	r3, [r5, #0]
	add r3, r3, r7
 800058c:	443b      	add	r3, r7
	blx r3
 800058e:	4798      	blx	r3
	adds r5, r5, #4
 8000590:	3504      	adds	r5, #4
	b CallInitsLoopCond
 8000592:	e7f8      	b.n	8000586 <CallInitsLoopCond>

08000594 <CallInitsEnd>:
CallInitsEnd:
	movs r0, #0
 8000594:	2000      	movs	r0, #0
	movs r1, #0
 8000596:	2100      	movs	r1, #0
	movs r2, #0
 8000598:	2200      	movs	r2, #0
	movs r3, #0
 800059a:	2300      	movs	r3, #0
	movs r4, #0
 800059c:	2400      	movs	r4, #0
	movs r5, #0
 800059e:	2500      	movs	r5, #0
	movs r6, #0
 80005a0:	2600      	movs	r6, #0
	movs r7, #0
 80005a2:	2700      	movs	r7, #0




/* Call the application's entry point.*/
  bl main
 80005a4:	f7ff fe50 	bl	8000248 <main>

080005a8 <LoopForever>:

LoopForever:
    b LoopForever
 80005a8:	e7fe      	b.n	80005a8 <LoopForever>
 80005aa:	0000      	.short	0x0000
  ldr   r0, =_estack
 80005ac:	20004000 	.word	0x20004000
	ldr r2, =gu32FirmwareOffset
 80005b0:	20000114 	.word	0x20000114
	ldr r2, =gu32FirmwareAbsPosition
 80005b4:	20000110 	.word	0x20000110
	ldr r1, = _got_start_ram
 80005b8:	200000c0 	.word	0x200000c0
	ldr r2, = _got_end_ram
 80005bc:	200000dc 	.word	0x200000dc
	ldr r3, = _ram_start // Load actual ram start
 80005c0:	20000000 	.word	0x20000000
	ldr r3, = _flash_start // Start to assemble flash position
 80005c4:	08000000 	.word	0x08000000
	ldr r4, =_flash_end // Assemble limit to check if over end of flash, in which case something is just wrong, so branch to store and hope for the best
 80005c8:	08020000 	.word	0x08020000
	ldr	r3, =_sidata
 80005cc:	080014a0 	.word	0x080014a0
	ldr	r0, =_sdata
 80005d0:	200000e8 	.word	0x200000e8
	ldr	r3, =_edata
 80005d4:	200000f4 	.word	0x200000f4
	ldr	r2, =_sbss
 80005d8:	200000f4 	.word	0x200000f4
	ldr	r3, =_ebss
 80005dc:	2000011c 	.word	0x2000011c
	ldr r0, =__preinit_array_start
 80005e0:	08001498 	.word	0x08001498
	ldr r1, =__preinit_array_end
 80005e4:	08001498 	.word	0x08001498
	ldr r5, =__init_array_start
 80005e8:	08001498 	.word	0x08001498
	ldr r4, =__init_array_end // Yes, order is funny to say the least
 80005ec:	0800149c 	.word	0x0800149c
	ldr r3, =_init
 80005f0:	08001451 	.word	0x08001451

080005f4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC1_IRQHandler>
	...

080005f8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	4b07      	ldr	r3, [pc, #28]	; (800061c <HAL_Init+0x24>)
 80005fe:	681a      	ldr	r2, [r3, #0]
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <HAL_Init+0x24>)
 8000602:	2110      	movs	r1, #16
 8000604:	430a      	orrs	r2, r1
 8000606:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000608:	2000      	movs	r0, #0
 800060a:	f000 f809 	bl	8000620 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800060e:	f7ff fef7 	bl	8000400 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000612:	2300      	movs	r3, #0
}
 8000614:	0018      	movs	r0, r3
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	40022000 	.word	0x40022000

08000620 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	464c      	mov	r4, r9
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800062a:	4b16      	ldr	r3, [pc, #88]	; (8000684 <HAL_InitTick+0x64>)
 800062c:	58e3      	ldr	r3, [r4, r3]
 800062e:	681d      	ldr	r5, [r3, #0]
 8000630:	4b15      	ldr	r3, [pc, #84]	; (8000688 <HAL_InitTick+0x68>)
 8000632:	58e3      	ldr	r3, [r4, r3]
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	0019      	movs	r1, r3
 8000638:	23fa      	movs	r3, #250	; 0xfa
 800063a:	0098      	lsls	r0, r3, #2
 800063c:	f7ff fd78 	bl	8000130 <__udivsi3>
 8000640:	0003      	movs	r3, r0
 8000642:	0019      	movs	r1, r3
 8000644:	0028      	movs	r0, r5
 8000646:	f7ff fd73 	bl	8000130 <__udivsi3>
 800064a:	0003      	movs	r3, r0
 800064c:	0018      	movs	r0, r3
 800064e:	f000 f8e8 	bl	8000822 <HAL_SYSTICK_Config>
 8000652:	1e03      	subs	r3, r0, #0
 8000654:	d001      	beq.n	800065a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8000656:	2301      	movs	r3, #1
 8000658:	e010      	b.n	800067c <HAL_InitTick+0x5c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b03      	cmp	r3, #3
 800065e:	d80c      	bhi.n	800067a <HAL_InitTick+0x5a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000660:	6879      	ldr	r1, [r7, #4]
 8000662:	2301      	movs	r3, #1
 8000664:	425b      	negs	r3, r3
 8000666:	2200      	movs	r2, #0
 8000668:	0018      	movs	r0, r3
 800066a:	f000 f8c5 	bl	80007f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800066e:	4b07      	ldr	r3, [pc, #28]	; (800068c <HAL_InitTick+0x6c>)
 8000670:	58e3      	ldr	r3, [r4, r3]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000676:	2300      	movs	r3, #0
 8000678:	e000      	b.n	800067c <HAL_InitTick+0x5c>
    return HAL_ERROR;
 800067a:	2301      	movs	r3, #1
}
 800067c:	0018      	movs	r0, r3
 800067e:	46bd      	mov	sp, r7
 8000680:	b002      	add	sp, #8
 8000682:	bdb0      	pop	{r4, r5, r7, pc}
 8000684:	00000008 	.word	0x00000008
 8000688:	0000000c 	.word	0x0000000c
 800068c:	00000014 	.word	0x00000014

08000690 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
 8000694:	464b      	mov	r3, r9
  uwTick += uwTickFreq;
 8000696:	4a07      	ldr	r2, [pc, #28]	; (80006b4 <HAL_IncTick+0x24>)
 8000698:	589a      	ldr	r2, [r3, r2]
 800069a:	7812      	ldrb	r2, [r2, #0]
 800069c:	0011      	movs	r1, r2
 800069e:	4a06      	ldr	r2, [pc, #24]	; (80006b8 <HAL_IncTick+0x28>)
 80006a0:	589a      	ldr	r2, [r3, r2]
 80006a2:	6812      	ldr	r2, [r2, #0]
 80006a4:	188a      	adds	r2, r1, r2
 80006a6:	4904      	ldr	r1, [pc, #16]	; (80006b8 <HAL_IncTick+0x28>)
 80006a8:	585b      	ldr	r3, [r3, r1]
 80006aa:	601a      	str	r2, [r3, #0]
}
 80006ac:	46c0      	nop			; (mov r8, r8)
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	0000000c 	.word	0x0000000c
 80006b8:	00000010 	.word	0x00000010

080006bc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
 80006c0:	464b      	mov	r3, r9
  return uwTick;
 80006c2:	4a03      	ldr	r2, [pc, #12]	; (80006d0 <HAL_GetTick+0x14>)
 80006c4:	589b      	ldr	r3, [r3, r2]
 80006c6:	681b      	ldr	r3, [r3, #0]
}
 80006c8:	0018      	movs	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	00000010 	.word	0x00000010

080006d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d4:	b590      	push	{r4, r7, lr}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	0002      	movs	r2, r0
 80006dc:	6039      	str	r1, [r7, #0]
 80006de:	1dfb      	adds	r3, r7, #7
 80006e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006e2:	1dfb      	adds	r3, r7, #7
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b7f      	cmp	r3, #127	; 0x7f
 80006e8:	d828      	bhi.n	800073c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006ea:	4a2f      	ldr	r2, [pc, #188]	; (80007a8 <__NVIC_SetPriority+0xd4>)
 80006ec:	1dfb      	adds	r3, r7, #7
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	b25b      	sxtb	r3, r3
 80006f2:	089b      	lsrs	r3, r3, #2
 80006f4:	33c0      	adds	r3, #192	; 0xc0
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	589b      	ldr	r3, [r3, r2]
 80006fa:	1dfa      	adds	r2, r7, #7
 80006fc:	7812      	ldrb	r2, [r2, #0]
 80006fe:	0011      	movs	r1, r2
 8000700:	2203      	movs	r2, #3
 8000702:	400a      	ands	r2, r1
 8000704:	00d2      	lsls	r2, r2, #3
 8000706:	21ff      	movs	r1, #255	; 0xff
 8000708:	4091      	lsls	r1, r2
 800070a:	000a      	movs	r2, r1
 800070c:	43d2      	mvns	r2, r2
 800070e:	401a      	ands	r2, r3
 8000710:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	019b      	lsls	r3, r3, #6
 8000716:	22ff      	movs	r2, #255	; 0xff
 8000718:	401a      	ands	r2, r3
 800071a:	1dfb      	adds	r3, r7, #7
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	0018      	movs	r0, r3
 8000720:	2303      	movs	r3, #3
 8000722:	4003      	ands	r3, r0
 8000724:	00db      	lsls	r3, r3, #3
 8000726:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000728:	481f      	ldr	r0, [pc, #124]	; (80007a8 <__NVIC_SetPriority+0xd4>)
 800072a:	1dfb      	adds	r3, r7, #7
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	089b      	lsrs	r3, r3, #2
 8000732:	430a      	orrs	r2, r1
 8000734:	33c0      	adds	r3, #192	; 0xc0
 8000736:	009b      	lsls	r3, r3, #2
 8000738:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800073a:	e031      	b.n	80007a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800073c:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <__NVIC_SetPriority+0xd8>)
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	0019      	movs	r1, r3
 8000744:	230f      	movs	r3, #15
 8000746:	400b      	ands	r3, r1
 8000748:	3b08      	subs	r3, #8
 800074a:	089b      	lsrs	r3, r3, #2
 800074c:	3306      	adds	r3, #6
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	18d3      	adds	r3, r2, r3
 8000752:	3304      	adds	r3, #4
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	1dfa      	adds	r2, r7, #7
 8000758:	7812      	ldrb	r2, [r2, #0]
 800075a:	0011      	movs	r1, r2
 800075c:	2203      	movs	r2, #3
 800075e:	400a      	ands	r2, r1
 8000760:	00d2      	lsls	r2, r2, #3
 8000762:	21ff      	movs	r1, #255	; 0xff
 8000764:	4091      	lsls	r1, r2
 8000766:	000a      	movs	r2, r1
 8000768:	43d2      	mvns	r2, r2
 800076a:	401a      	ands	r2, r3
 800076c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	019b      	lsls	r3, r3, #6
 8000772:	22ff      	movs	r2, #255	; 0xff
 8000774:	401a      	ands	r2, r3
 8000776:	1dfb      	adds	r3, r7, #7
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	0018      	movs	r0, r3
 800077c:	2303      	movs	r3, #3
 800077e:	4003      	ands	r3, r0
 8000780:	00db      	lsls	r3, r3, #3
 8000782:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000784:	4809      	ldr	r0, [pc, #36]	; (80007ac <__NVIC_SetPriority+0xd8>)
 8000786:	1dfb      	adds	r3, r7, #7
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	001c      	movs	r4, r3
 800078c:	230f      	movs	r3, #15
 800078e:	4023      	ands	r3, r4
 8000790:	3b08      	subs	r3, #8
 8000792:	089b      	lsrs	r3, r3, #2
 8000794:	430a      	orrs	r2, r1
 8000796:	3306      	adds	r3, #6
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	18c3      	adds	r3, r0, r3
 800079c:	3304      	adds	r3, #4
 800079e:	601a      	str	r2, [r3, #0]
}
 80007a0:	46c0      	nop			; (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b003      	add	sp, #12
 80007a6:	bd90      	pop	{r4, r7, pc}
 80007a8:	e000e100 	.word	0xe000e100
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	1e5a      	subs	r2, r3, #1
 80007bc:	2380      	movs	r3, #128	; 0x80
 80007be:	045b      	lsls	r3, r3, #17
 80007c0:	429a      	cmp	r2, r3
 80007c2:	d301      	bcc.n	80007c8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007c4:	2301      	movs	r3, #1
 80007c6:	e010      	b.n	80007ea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <SysTick_Config+0x44>)
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	3a01      	subs	r2, #1
 80007ce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007d0:	2301      	movs	r3, #1
 80007d2:	425b      	negs	r3, r3
 80007d4:	2103      	movs	r1, #3
 80007d6:	0018      	movs	r0, r3
 80007d8:	f7ff ff7c 	bl	80006d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <SysTick_Config+0x44>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e2:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <SysTick_Config+0x44>)
 80007e4:	2207      	movs	r2, #7
 80007e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	0018      	movs	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b002      	add	sp, #8
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	e000e010 	.word	0xe000e010

080007f8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	210f      	movs	r1, #15
 8000804:	187b      	adds	r3, r7, r1
 8000806:	1c02      	adds	r2, r0, #0
 8000808:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800080a:	68ba      	ldr	r2, [r7, #8]
 800080c:	187b      	adds	r3, r7, r1
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b25b      	sxtb	r3, r3
 8000812:	0011      	movs	r1, r2
 8000814:	0018      	movs	r0, r3
 8000816:	f7ff ff5d 	bl	80006d4 <__NVIC_SetPriority>
}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	b004      	add	sp, #16
 8000820:	bd80      	pop	{r7, pc}

08000822 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	0018      	movs	r0, r3
 800082e:	f7ff ffbf 	bl	80007b0 <SysTick_Config>
 8000832:	0003      	movs	r3, r0
}
 8000834:	0018      	movs	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	b002      	add	sp, #8
 800083a:	bd80      	pop	{r7, pc}

0800083c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000846:	2300      	movs	r3, #0
 8000848:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800084a:	e14f      	b.n	8000aec <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2101      	movs	r1, #1
 8000852:	697a      	ldr	r2, [r7, #20]
 8000854:	4091      	lsls	r1, r2
 8000856:	000a      	movs	r2, r1
 8000858:	4013      	ands	r3, r2
 800085a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d100      	bne.n	8000864 <HAL_GPIO_Init+0x28>
 8000862:	e140      	b.n	8000ae6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	2b01      	cmp	r3, #1
 800086a:	d00b      	beq.n	8000884 <HAL_GPIO_Init+0x48>
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	2b02      	cmp	r3, #2
 8000872:	d007      	beq.n	8000884 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000878:	2b11      	cmp	r3, #17
 800087a:	d003      	beq.n	8000884 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	2b12      	cmp	r3, #18
 8000882:	d130      	bne.n	80008e6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	689b      	ldr	r3, [r3, #8]
 8000888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	2203      	movs	r2, #3
 8000890:	409a      	lsls	r2, r3
 8000892:	0013      	movs	r3, r2
 8000894:	43da      	mvns	r2, r3
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	4013      	ands	r3, r2
 800089a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	68da      	ldr	r2, [r3, #12]
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	409a      	lsls	r2, r3
 80008a6:	0013      	movs	r3, r2
 80008a8:	693a      	ldr	r2, [r7, #16]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008ba:	2201      	movs	r2, #1
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	409a      	lsls	r2, r3
 80008c0:	0013      	movs	r3, r2
 80008c2:	43da      	mvns	r2, r3
 80008c4:	693b      	ldr	r3, [r7, #16]
 80008c6:	4013      	ands	r3, r2
 80008c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	091b      	lsrs	r3, r3, #4
 80008d0:	2201      	movs	r2, #1
 80008d2:	401a      	ands	r2, r3
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	409a      	lsls	r2, r3
 80008d8:	0013      	movs	r3, r2
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	4313      	orrs	r3, r2
 80008de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	693a      	ldr	r2, [r7, #16]
 80008e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	005b      	lsls	r3, r3, #1
 80008f0:	2203      	movs	r2, #3
 80008f2:	409a      	lsls	r2, r3
 80008f4:	0013      	movs	r3, r2
 80008f6:	43da      	mvns	r2, r3
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	4013      	ands	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	689a      	ldr	r2, [r3, #8]
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	409a      	lsls	r2, r3
 8000908:	0013      	movs	r3, r2
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	4313      	orrs	r3, r2
 800090e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	2b02      	cmp	r3, #2
 800091c:	d003      	beq.n	8000926 <HAL_GPIO_Init+0xea>
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	2b12      	cmp	r3, #18
 8000924:	d123      	bne.n	800096e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	08da      	lsrs	r2, r3, #3
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3208      	adds	r2, #8
 800092e:	0092      	lsls	r2, r2, #2
 8000930:	58d3      	ldr	r3, [r2, r3]
 8000932:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	2207      	movs	r2, #7
 8000938:	4013      	ands	r3, r2
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	220f      	movs	r2, #15
 800093e:	409a      	lsls	r2, r3
 8000940:	0013      	movs	r3, r2
 8000942:	43da      	mvns	r2, r3
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	4013      	ands	r3, r2
 8000948:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	691a      	ldr	r2, [r3, #16]
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	2107      	movs	r1, #7
 8000952:	400b      	ands	r3, r1
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	409a      	lsls	r2, r3
 8000958:	0013      	movs	r3, r2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	4313      	orrs	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	08da      	lsrs	r2, r3, #3
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3208      	adds	r2, #8
 8000968:	0092      	lsls	r2, r2, #2
 800096a:	6939      	ldr	r1, [r7, #16]
 800096c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	2203      	movs	r2, #3
 800097a:	409a      	lsls	r2, r3
 800097c:	0013      	movs	r3, r2
 800097e:	43da      	mvns	r2, r3
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	4013      	ands	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	2203      	movs	r2, #3
 800098c:	401a      	ands	r2, r3
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	409a      	lsls	r2, r3
 8000994:	0013      	movs	r3, r2
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4313      	orrs	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	685a      	ldr	r2, [r3, #4]
 80009a6:	2380      	movs	r3, #128	; 0x80
 80009a8:	055b      	lsls	r3, r3, #21
 80009aa:	4013      	ands	r3, r2
 80009ac:	d100      	bne.n	80009b0 <HAL_GPIO_Init+0x174>
 80009ae:	e09a      	b.n	8000ae6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b0:	4b54      	ldr	r3, [pc, #336]	; (8000b04 <HAL_GPIO_Init+0x2c8>)
 80009b2:	699a      	ldr	r2, [r3, #24]
 80009b4:	4b53      	ldr	r3, [pc, #332]	; (8000b04 <HAL_GPIO_Init+0x2c8>)
 80009b6:	2101      	movs	r1, #1
 80009b8:	430a      	orrs	r2, r1
 80009ba:	619a      	str	r2, [r3, #24]
 80009bc:	4b51      	ldr	r3, [pc, #324]	; (8000b04 <HAL_GPIO_Init+0x2c8>)
 80009be:	699b      	ldr	r3, [r3, #24]
 80009c0:	2201      	movs	r2, #1
 80009c2:	4013      	ands	r3, r2
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009c8:	4a4f      	ldr	r2, [pc, #316]	; (8000b08 <HAL_GPIO_Init+0x2cc>)
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	089b      	lsrs	r3, r3, #2
 80009ce:	3302      	adds	r3, #2
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	589b      	ldr	r3, [r3, r2]
 80009d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	2203      	movs	r2, #3
 80009da:	4013      	ands	r3, r2
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	220f      	movs	r2, #15
 80009e0:	409a      	lsls	r2, r3
 80009e2:	0013      	movs	r3, r2
 80009e4:	43da      	mvns	r2, r3
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	4013      	ands	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	2390      	movs	r3, #144	; 0x90
 80009f0:	05db      	lsls	r3, r3, #23
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d013      	beq.n	8000a1e <HAL_GPIO_Init+0x1e2>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a44      	ldr	r2, [pc, #272]	; (8000b0c <HAL_GPIO_Init+0x2d0>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d00d      	beq.n	8000a1a <HAL_GPIO_Init+0x1de>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a43      	ldr	r2, [pc, #268]	; (8000b10 <HAL_GPIO_Init+0x2d4>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d007      	beq.n	8000a16 <HAL_GPIO_Init+0x1da>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a42      	ldr	r2, [pc, #264]	; (8000b14 <HAL_GPIO_Init+0x2d8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d101      	bne.n	8000a12 <HAL_GPIO_Init+0x1d6>
 8000a0e:	2303      	movs	r3, #3
 8000a10:	e006      	b.n	8000a20 <HAL_GPIO_Init+0x1e4>
 8000a12:	2305      	movs	r3, #5
 8000a14:	e004      	b.n	8000a20 <HAL_GPIO_Init+0x1e4>
 8000a16:	2302      	movs	r3, #2
 8000a18:	e002      	b.n	8000a20 <HAL_GPIO_Init+0x1e4>
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e000      	b.n	8000a20 <HAL_GPIO_Init+0x1e4>
 8000a1e:	2300      	movs	r3, #0
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	2103      	movs	r1, #3
 8000a24:	400a      	ands	r2, r1
 8000a26:	0092      	lsls	r2, r2, #2
 8000a28:	4093      	lsls	r3, r2
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a30:	4935      	ldr	r1, [pc, #212]	; (8000b08 <HAL_GPIO_Init+0x2cc>)
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	089b      	lsrs	r3, r3, #2
 8000a36:	3302      	adds	r3, #2
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a3e:	4b36      	ldr	r3, [pc, #216]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	43da      	mvns	r2, r3
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685a      	ldr	r2, [r3, #4]
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	025b      	lsls	r3, r3, #9
 8000a56:	4013      	ands	r3, r2
 8000a58:	d003      	beq.n	8000a62 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a62:	4b2d      	ldr	r3, [pc, #180]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000a68:	4b2b      	ldr	r3, [pc, #172]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	43da      	mvns	r2, r3
 8000a72:	693b      	ldr	r3, [r7, #16]
 8000a74:	4013      	ands	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685a      	ldr	r2, [r3, #4]
 8000a7c:	2380      	movs	r3, #128	; 0x80
 8000a7e:	029b      	lsls	r3, r3, #10
 8000a80:	4013      	ands	r3, r2
 8000a82:	d003      	beq.n	8000a8c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a8c:	4b22      	ldr	r3, [pc, #136]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a92:	4b21      	ldr	r3, [pc, #132]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	43da      	mvns	r2, r3
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685a      	ldr	r2, [r3, #4]
 8000aa6:	2380      	movs	r3, #128	; 0x80
 8000aa8:	035b      	lsls	r3, r3, #13
 8000aaa:	4013      	ands	r3, r2
 8000aac:	d003      	beq.n	8000ab6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ab6:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000abc:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000abe:	68db      	ldr	r3, [r3, #12]
 8000ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	43da      	mvns	r2, r3
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	4013      	ands	r3, r2
 8000aca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685a      	ldr	r2, [r3, #4]
 8000ad0:	2380      	movs	r3, #128	; 0x80
 8000ad2:	039b      	lsls	r3, r3, #14
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	d003      	beq.n	8000ae0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000ad8:	693a      	ldr	r2, [r7, #16]
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ae0:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <HAL_GPIO_Init+0x2dc>)
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	40da      	lsrs	r2, r3
 8000af4:	1e13      	subs	r3, r2, #0
 8000af6:	d000      	beq.n	8000afa <HAL_GPIO_Init+0x2be>
 8000af8:	e6a8      	b.n	800084c <HAL_GPIO_Init+0x10>
  } 
}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	46c0      	nop			; (mov r8, r8)
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b006      	add	sp, #24
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40010000 	.word	0x40010000
 8000b0c:	48000400 	.word	0x48000400
 8000b10:	48000800 	.word	0x48000800
 8000b14:	48000c00 	.word	0x48000c00
 8000b18:	40010400 	.word	0x40010400

08000b1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	0008      	movs	r0, r1
 8000b26:	0011      	movs	r1, r2
 8000b28:	1cbb      	adds	r3, r7, #2
 8000b2a:	1c02      	adds	r2, r0, #0
 8000b2c:	801a      	strh	r2, [r3, #0]
 8000b2e:	1c7b      	adds	r3, r7, #1
 8000b30:	1c0a      	adds	r2, r1, #0
 8000b32:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b34:	1c7b      	adds	r3, r7, #1
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d004      	beq.n	8000b46 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b3c:	1cbb      	adds	r3, r7, #2
 8000b3e:	881a      	ldrh	r2, [r3, #0]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b44:	e003      	b.n	8000b4e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b46:	1cbb      	adds	r3, r7, #2
 8000b48:	881a      	ldrh	r2, [r3, #0]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b002      	add	sp, #8
 8000b54:	bd80      	pop	{r7, pc}

08000b56 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b084      	sub	sp, #16
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
 8000b5e:	000a      	movs	r2, r1
 8000b60:	1cbb      	adds	r3, r7, #2
 8000b62:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	695b      	ldr	r3, [r3, #20]
 8000b68:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b6a:	1cbb      	adds	r3, r7, #2
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	68fa      	ldr	r2, [r7, #12]
 8000b70:	4013      	ands	r3, r2
 8000b72:	041a      	lsls	r2, r3, #16
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	43db      	mvns	r3, r3
 8000b78:	1cb9      	adds	r1, r7, #2
 8000b7a:	8809      	ldrh	r1, [r1, #0]
 8000b7c:	400b      	ands	r3, r1
 8000b7e:	431a      	orrs	r2, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	619a      	str	r2, [r3, #24]
}
 8000b84:	46c0      	nop			; (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b004      	add	sp, #16
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d101      	bne.n	8000b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e305      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	d100      	bne.n	8000baa <HAL_RCC_OscConfig+0x1e>
 8000ba8:	e08d      	b.n	8000cc6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000baa:	4bc5      	ldr	r3, [pc, #788]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	220c      	movs	r2, #12
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d00e      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bb6:	4bc2      	ldr	r3, [pc, #776]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	220c      	movs	r2, #12
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	2b08      	cmp	r3, #8
 8000bc0:	d116      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x64>
 8000bc2:	4bbf      	ldr	r3, [pc, #764]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000bc4:	685a      	ldr	r2, [r3, #4]
 8000bc6:	23c0      	movs	r3, #192	; 0xc0
 8000bc8:	025b      	lsls	r3, r3, #9
 8000bca:	401a      	ands	r2, r3
 8000bcc:	2380      	movs	r3, #128	; 0x80
 8000bce:	025b      	lsls	r3, r3, #9
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d10d      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd4:	4bba      	ldr	r3, [pc, #744]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	029b      	lsls	r3, r3, #10
 8000bdc:	4013      	ands	r3, r2
 8000bde:	d100      	bne.n	8000be2 <HAL_RCC_OscConfig+0x56>
 8000be0:	e070      	b.n	8000cc4 <HAL_RCC_OscConfig+0x138>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d000      	beq.n	8000bec <HAL_RCC_OscConfig+0x60>
 8000bea:	e06b      	b.n	8000cc4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000bec:	2301      	movs	r3, #1
 8000bee:	e2dc      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d107      	bne.n	8000c08 <HAL_RCC_OscConfig+0x7c>
 8000bf8:	4bb1      	ldr	r3, [pc, #708]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	4bb0      	ldr	r3, [pc, #704]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000bfe:	2180      	movs	r1, #128	; 0x80
 8000c00:	0249      	lsls	r1, r1, #9
 8000c02:	430a      	orrs	r2, r1
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	e02f      	b.n	8000c68 <HAL_RCC_OscConfig+0xdc>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d10c      	bne.n	8000c2a <HAL_RCC_OscConfig+0x9e>
 8000c10:	4bab      	ldr	r3, [pc, #684]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	4baa      	ldr	r3, [pc, #680]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c16:	49ab      	ldr	r1, [pc, #684]	; (8000ec4 <HAL_RCC_OscConfig+0x338>)
 8000c18:	400a      	ands	r2, r1
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	4ba8      	ldr	r3, [pc, #672]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4ba7      	ldr	r3, [pc, #668]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c22:	49a9      	ldr	r1, [pc, #676]	; (8000ec8 <HAL_RCC_OscConfig+0x33c>)
 8000c24:	400a      	ands	r2, r1
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	e01e      	b.n	8000c68 <HAL_RCC_OscConfig+0xdc>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2b05      	cmp	r3, #5
 8000c30:	d10e      	bne.n	8000c50 <HAL_RCC_OscConfig+0xc4>
 8000c32:	4ba3      	ldr	r3, [pc, #652]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	4ba2      	ldr	r3, [pc, #648]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c38:	2180      	movs	r1, #128	; 0x80
 8000c3a:	02c9      	lsls	r1, r1, #11
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	4b9f      	ldr	r3, [pc, #636]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	4b9e      	ldr	r3, [pc, #632]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c46:	2180      	movs	r1, #128	; 0x80
 8000c48:	0249      	lsls	r1, r1, #9
 8000c4a:	430a      	orrs	r2, r1
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	e00b      	b.n	8000c68 <HAL_RCC_OscConfig+0xdc>
 8000c50:	4b9b      	ldr	r3, [pc, #620]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	4b9a      	ldr	r3, [pc, #616]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c56:	499b      	ldr	r1, [pc, #620]	; (8000ec4 <HAL_RCC_OscConfig+0x338>)
 8000c58:	400a      	ands	r2, r1
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	4b98      	ldr	r3, [pc, #608]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	4b97      	ldr	r3, [pc, #604]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c62:	4999      	ldr	r1, [pc, #612]	; (8000ec8 <HAL_RCC_OscConfig+0x33c>)
 8000c64:	400a      	ands	r2, r1
 8000c66:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d014      	beq.n	8000c9a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c70:	f7ff fd24 	bl	80006bc <HAL_GetTick>
 8000c74:	0003      	movs	r3, r0
 8000c76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c78:	e008      	b.n	8000c8c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c7a:	f7ff fd1f 	bl	80006bc <HAL_GetTick>
 8000c7e:	0002      	movs	r2, r0
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	2b64      	cmp	r3, #100	; 0x64
 8000c86:	d901      	bls.n	8000c8c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000c88:	2303      	movs	r3, #3
 8000c8a:	e28e      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8c:	4b8c      	ldr	r3, [pc, #560]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	2380      	movs	r3, #128	; 0x80
 8000c92:	029b      	lsls	r3, r3, #10
 8000c94:	4013      	ands	r3, r2
 8000c96:	d0f0      	beq.n	8000c7a <HAL_RCC_OscConfig+0xee>
 8000c98:	e015      	b.n	8000cc6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c9a:	f7ff fd0f 	bl	80006bc <HAL_GetTick>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ca2:	e008      	b.n	8000cb6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ca4:	f7ff fd0a 	bl	80006bc <HAL_GetTick>
 8000ca8:	0002      	movs	r2, r0
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b64      	cmp	r3, #100	; 0x64
 8000cb0:	d901      	bls.n	8000cb6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e279      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cb6:	4b82      	ldr	r3, [pc, #520]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	029b      	lsls	r3, r3, #10
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	d1f0      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x118>
 8000cc2:	e000      	b.n	8000cc6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2202      	movs	r2, #2
 8000ccc:	4013      	ands	r3, r2
 8000cce:	d100      	bne.n	8000cd2 <HAL_RCC_OscConfig+0x146>
 8000cd0:	e06c      	b.n	8000dac <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cd2:	4b7b      	ldr	r3, [pc, #492]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	4013      	ands	r3, r2
 8000cda:	d00e      	beq.n	8000cfa <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cdc:	4b78      	ldr	r3, [pc, #480]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	220c      	movs	r2, #12
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	2b08      	cmp	r3, #8
 8000ce6:	d11f      	bne.n	8000d28 <HAL_RCC_OscConfig+0x19c>
 8000ce8:	4b75      	ldr	r3, [pc, #468]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000cea:	685a      	ldr	r2, [r3, #4]
 8000cec:	23c0      	movs	r3, #192	; 0xc0
 8000cee:	025b      	lsls	r3, r3, #9
 8000cf0:	401a      	ands	r2, r3
 8000cf2:	2380      	movs	r3, #128	; 0x80
 8000cf4:	021b      	lsls	r3, r3, #8
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d116      	bne.n	8000d28 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cfa:	4b71      	ldr	r3, [pc, #452]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2202      	movs	r2, #2
 8000d00:	4013      	ands	r3, r2
 8000d02:	d005      	beq.n	8000d10 <HAL_RCC_OscConfig+0x184>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d001      	beq.n	8000d10 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	e24c      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d10:	4b6b      	ldr	r3, [pc, #428]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	22f8      	movs	r2, #248	; 0xf8
 8000d16:	4393      	bics	r3, r2
 8000d18:	0019      	movs	r1, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	691b      	ldr	r3, [r3, #16]
 8000d1e:	00da      	lsls	r2, r3, #3
 8000d20:	4b67      	ldr	r3, [pc, #412]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d22:	430a      	orrs	r2, r1
 8000d24:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d26:	e041      	b.n	8000dac <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d024      	beq.n	8000d7a <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d30:	4b63      	ldr	r3, [pc, #396]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	4b62      	ldr	r3, [pc, #392]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d36:	2101      	movs	r1, #1
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d3c:	f7ff fcbe 	bl	80006bc <HAL_GetTick>
 8000d40:	0003      	movs	r3, r0
 8000d42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d44:	e008      	b.n	8000d58 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d46:	f7ff fcb9 	bl	80006bc <HAL_GetTick>
 8000d4a:	0002      	movs	r2, r0
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d901      	bls.n	8000d58 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000d54:	2303      	movs	r3, #3
 8000d56:	e228      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d58:	4b59      	ldr	r3, [pc, #356]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	4013      	ands	r3, r2
 8000d60:	d0f1      	beq.n	8000d46 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d62:	4b57      	ldr	r3, [pc, #348]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	22f8      	movs	r2, #248	; 0xf8
 8000d68:	4393      	bics	r3, r2
 8000d6a:	0019      	movs	r1, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	00da      	lsls	r2, r3, #3
 8000d72:	4b53      	ldr	r3, [pc, #332]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d74:	430a      	orrs	r2, r1
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	e018      	b.n	8000dac <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d7a:	4b51      	ldr	r3, [pc, #324]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4b50      	ldr	r3, [pc, #320]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000d80:	2101      	movs	r1, #1
 8000d82:	438a      	bics	r2, r1
 8000d84:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d86:	f7ff fc99 	bl	80006bc <HAL_GetTick>
 8000d8a:	0003      	movs	r3, r0
 8000d8c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8e:	e008      	b.n	8000da2 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d90:	f7ff fc94 	bl	80006bc <HAL_GetTick>
 8000d94:	0002      	movs	r2, r0
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e203      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000da2:	4b47      	ldr	r3, [pc, #284]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2202      	movs	r2, #2
 8000da8:	4013      	ands	r3, r2
 8000daa:	d1f1      	bne.n	8000d90 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2208      	movs	r2, #8
 8000db2:	4013      	ands	r3, r2
 8000db4:	d036      	beq.n	8000e24 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d019      	beq.n	8000df2 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dbe:	4b40      	ldr	r3, [pc, #256]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000dc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dc2:	4b3f      	ldr	r3, [pc, #252]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dca:	f7ff fc77 	bl	80006bc <HAL_GetTick>
 8000dce:	0003      	movs	r3, r0
 8000dd0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dd2:	e008      	b.n	8000de6 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dd4:	f7ff fc72 	bl	80006bc <HAL_GetTick>
 8000dd8:	0002      	movs	r2, r0
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e1e1      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000de6:	4b36      	ldr	r3, [pc, #216]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dea:	2202      	movs	r2, #2
 8000dec:	4013      	ands	r3, r2
 8000dee:	d0f1      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x248>
 8000df0:	e018      	b.n	8000e24 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000df2:	4b33      	ldr	r3, [pc, #204]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000df4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000df6:	4b32      	ldr	r3, [pc, #200]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000df8:	2101      	movs	r1, #1
 8000dfa:	438a      	bics	r2, r1
 8000dfc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dfe:	f7ff fc5d 	bl	80006bc <HAL_GetTick>
 8000e02:	0003      	movs	r3, r0
 8000e04:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e06:	e008      	b.n	8000e1a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e08:	f7ff fc58 	bl	80006bc <HAL_GetTick>
 8000e0c:	0002      	movs	r2, r0
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d901      	bls.n	8000e1a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8000e16:	2303      	movs	r3, #3
 8000e18:	e1c7      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e1a:	4b29      	ldr	r3, [pc, #164]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e1e:	2202      	movs	r2, #2
 8000e20:	4013      	ands	r3, r2
 8000e22:	d1f1      	bne.n	8000e08 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2204      	movs	r2, #4
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d100      	bne.n	8000e30 <HAL_RCC_OscConfig+0x2a4>
 8000e2e:	e0b5      	b.n	8000f9c <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e30:	201f      	movs	r0, #31
 8000e32:	183b      	adds	r3, r7, r0
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e38:	4b21      	ldr	r3, [pc, #132]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000e3a:	69da      	ldr	r2, [r3, #28]
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	055b      	lsls	r3, r3, #21
 8000e40:	4013      	ands	r3, r2
 8000e42:	d110      	bne.n	8000e66 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e44:	4b1e      	ldr	r3, [pc, #120]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000e46:	69da      	ldr	r2, [r3, #28]
 8000e48:	4b1d      	ldr	r3, [pc, #116]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000e4a:	2180      	movs	r1, #128	; 0x80
 8000e4c:	0549      	lsls	r1, r1, #21
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	61da      	str	r2, [r3, #28]
 8000e52:	4b1b      	ldr	r3, [pc, #108]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000e54:	69da      	ldr	r2, [r3, #28]
 8000e56:	2380      	movs	r3, #128	; 0x80
 8000e58:	055b      	lsls	r3, r3, #21
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e60:	183b      	adds	r3, r7, r0
 8000e62:	2201      	movs	r2, #1
 8000e64:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e66:	4b19      	ldr	r3, [pc, #100]	; (8000ecc <HAL_RCC_OscConfig+0x340>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d11a      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <HAL_RCC_OscConfig+0x340>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b15      	ldr	r3, [pc, #84]	; (8000ecc <HAL_RCC_OscConfig+0x340>)
 8000e78:	2180      	movs	r1, #128	; 0x80
 8000e7a:	0049      	lsls	r1, r1, #1
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e80:	f7ff fc1c 	bl	80006bc <HAL_GetTick>
 8000e84:	0003      	movs	r3, r0
 8000e86:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e88:	e008      	b.n	8000e9c <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e8a:	f7ff fc17 	bl	80006bc <HAL_GetTick>
 8000e8e:	0002      	movs	r2, r0
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	2b64      	cmp	r3, #100	; 0x64
 8000e96:	d901      	bls.n	8000e9c <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e186      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ecc <HAL_RCC_OscConfig+0x340>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d0f0      	beq.n	8000e8a <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d10f      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x344>
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000eb2:	6a1a      	ldr	r2, [r3, #32]
 8000eb4:	4b02      	ldr	r3, [pc, #8]	; (8000ec0 <HAL_RCC_OscConfig+0x334>)
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	621a      	str	r2, [r3, #32]
 8000ebc:	e036      	b.n	8000f2c <HAL_RCC_OscConfig+0x3a0>
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	fffeffff 	.word	0xfffeffff
 8000ec8:	fffbffff 	.word	0xfffbffff
 8000ecc:	40007000 	.word	0x40007000
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10c      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x366>
 8000ed8:	4bb6      	ldr	r3, [pc, #728]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000eda:	6a1a      	ldr	r2, [r3, #32]
 8000edc:	4bb5      	ldr	r3, [pc, #724]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000ede:	2101      	movs	r1, #1
 8000ee0:	438a      	bics	r2, r1
 8000ee2:	621a      	str	r2, [r3, #32]
 8000ee4:	4bb3      	ldr	r3, [pc, #716]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000ee6:	6a1a      	ldr	r2, [r3, #32]
 8000ee8:	4bb2      	ldr	r3, [pc, #712]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000eea:	2104      	movs	r1, #4
 8000eec:	438a      	bics	r2, r1
 8000eee:	621a      	str	r2, [r3, #32]
 8000ef0:	e01c      	b.n	8000f2c <HAL_RCC_OscConfig+0x3a0>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	689b      	ldr	r3, [r3, #8]
 8000ef6:	2b05      	cmp	r3, #5
 8000ef8:	d10c      	bne.n	8000f14 <HAL_RCC_OscConfig+0x388>
 8000efa:	4bae      	ldr	r3, [pc, #696]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000efc:	6a1a      	ldr	r2, [r3, #32]
 8000efe:	4bad      	ldr	r3, [pc, #692]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f00:	2104      	movs	r1, #4
 8000f02:	430a      	orrs	r2, r1
 8000f04:	621a      	str	r2, [r3, #32]
 8000f06:	4bab      	ldr	r3, [pc, #684]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f08:	6a1a      	ldr	r2, [r3, #32]
 8000f0a:	4baa      	ldr	r3, [pc, #680]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	621a      	str	r2, [r3, #32]
 8000f12:	e00b      	b.n	8000f2c <HAL_RCC_OscConfig+0x3a0>
 8000f14:	4ba7      	ldr	r3, [pc, #668]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f16:	6a1a      	ldr	r2, [r3, #32]
 8000f18:	4ba6      	ldr	r3, [pc, #664]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	438a      	bics	r2, r1
 8000f1e:	621a      	str	r2, [r3, #32]
 8000f20:	4ba4      	ldr	r3, [pc, #656]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f22:	6a1a      	ldr	r2, [r3, #32]
 8000f24:	4ba3      	ldr	r3, [pc, #652]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f26:	2104      	movs	r1, #4
 8000f28:	438a      	bics	r2, r1
 8000f2a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d014      	beq.n	8000f5e <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f34:	f7ff fbc2 	bl	80006bc <HAL_GetTick>
 8000f38:	0003      	movs	r3, r0
 8000f3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f3c:	e009      	b.n	8000f52 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f3e:	f7ff fbbd 	bl	80006bc <HAL_GetTick>
 8000f42:	0002      	movs	r2, r0
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	4a9b      	ldr	r2, [pc, #620]	; (80011b8 <HAL_RCC_OscConfig+0x62c>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d901      	bls.n	8000f52 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e12b      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f52:	4b98      	ldr	r3, [pc, #608]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f54:	6a1b      	ldr	r3, [r3, #32]
 8000f56:	2202      	movs	r2, #2
 8000f58:	4013      	ands	r3, r2
 8000f5a:	d0f0      	beq.n	8000f3e <HAL_RCC_OscConfig+0x3b2>
 8000f5c:	e013      	b.n	8000f86 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f5e:	f7ff fbad 	bl	80006bc <HAL_GetTick>
 8000f62:	0003      	movs	r3, r0
 8000f64:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f66:	e009      	b.n	8000f7c <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f68:	f7ff fba8 	bl	80006bc <HAL_GetTick>
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	4a91      	ldr	r2, [pc, #580]	; (80011b8 <HAL_RCC_OscConfig+0x62c>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d901      	bls.n	8000f7c <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e116      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f7c:	4b8d      	ldr	r3, [pc, #564]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	2202      	movs	r2, #2
 8000f82:	4013      	ands	r3, r2
 8000f84:	d1f0      	bne.n	8000f68 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f86:	231f      	movs	r3, #31
 8000f88:	18fb      	adds	r3, r7, r3
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d105      	bne.n	8000f9c <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f90:	4b88      	ldr	r3, [pc, #544]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f92:	69da      	ldr	r2, [r3, #28]
 8000f94:	4b87      	ldr	r3, [pc, #540]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000f96:	4989      	ldr	r1, [pc, #548]	; (80011bc <HAL_RCC_OscConfig+0x630>)
 8000f98:	400a      	ands	r2, r1
 8000f9a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2210      	movs	r2, #16
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d063      	beq.n	800106e <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d12a      	bne.n	8001004 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000fae:	4b81      	ldr	r3, [pc, #516]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000fb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fb2:	4b80      	ldr	r3, [pc, #512]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000fba:	4b7e      	ldr	r3, [pc, #504]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000fbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fbe:	4b7d      	ldr	r3, [pc, #500]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc6:	f7ff fb79 	bl	80006bc <HAL_GetTick>
 8000fca:	0003      	movs	r3, r0
 8000fcc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000fce:	e008      	b.n	8000fe2 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000fd0:	f7ff fb74 	bl	80006bc <HAL_GetTick>
 8000fd4:	0002      	movs	r2, r0
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d901      	bls.n	8000fe2 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e0e3      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000fe2:	4b74      	ldr	r3, [pc, #464]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	4013      	ands	r3, r2
 8000fea:	d0f1      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000fec:	4b71      	ldr	r3, [pc, #452]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff0:	22f8      	movs	r2, #248	; 0xf8
 8000ff2:	4393      	bics	r3, r2
 8000ff4:	0019      	movs	r1, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	00da      	lsls	r2, r3, #3
 8000ffc:	4b6d      	ldr	r3, [pc, #436]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8000ffe:	430a      	orrs	r2, r1
 8001000:	635a      	str	r2, [r3, #52]	; 0x34
 8001002:	e034      	b.n	800106e <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	3305      	adds	r3, #5
 800100a:	d111      	bne.n	8001030 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800100c:	4b69      	ldr	r3, [pc, #420]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800100e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001010:	4b68      	ldr	r3, [pc, #416]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001012:	2104      	movs	r1, #4
 8001014:	438a      	bics	r2, r1
 8001016:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001018:	4b66      	ldr	r3, [pc, #408]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800101a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800101c:	22f8      	movs	r2, #248	; 0xf8
 800101e:	4393      	bics	r3, r2
 8001020:	0019      	movs	r1, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	00da      	lsls	r2, r3, #3
 8001028:	4b62      	ldr	r3, [pc, #392]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800102a:	430a      	orrs	r2, r1
 800102c:	635a      	str	r2, [r3, #52]	; 0x34
 800102e:	e01e      	b.n	800106e <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001030:	4b60      	ldr	r3, [pc, #384]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001032:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001034:	4b5f      	ldr	r3, [pc, #380]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001036:	2104      	movs	r1, #4
 8001038:	430a      	orrs	r2, r1
 800103a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800103c:	4b5d      	ldr	r3, [pc, #372]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800103e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001040:	4b5c      	ldr	r3, [pc, #368]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001042:	2101      	movs	r1, #1
 8001044:	438a      	bics	r2, r1
 8001046:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001048:	f7ff fb38 	bl	80006bc <HAL_GetTick>
 800104c:	0003      	movs	r3, r0
 800104e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001050:	e008      	b.n	8001064 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001052:	f7ff fb33 	bl	80006bc <HAL_GetTick>
 8001056:	0002      	movs	r2, r0
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	1ad3      	subs	r3, r2, r3
 800105c:	2b02      	cmp	r3, #2
 800105e:	d901      	bls.n	8001064 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001060:	2303      	movs	r3, #3
 8001062:	e0a2      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001064:	4b53      	ldr	r3, [pc, #332]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001068:	2202      	movs	r2, #2
 800106a:	4013      	ands	r3, r2
 800106c:	d1f1      	bne.n	8001052 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d100      	bne.n	8001078 <HAL_RCC_OscConfig+0x4ec>
 8001076:	e097      	b.n	80011a8 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001078:	4b4e      	ldr	r3, [pc, #312]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	220c      	movs	r2, #12
 800107e:	4013      	ands	r3, r2
 8001080:	2b08      	cmp	r3, #8
 8001082:	d100      	bne.n	8001086 <HAL_RCC_OscConfig+0x4fa>
 8001084:	e06b      	b.n	800115e <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a1b      	ldr	r3, [r3, #32]
 800108a:	2b02      	cmp	r3, #2
 800108c:	d14c      	bne.n	8001128 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800108e:	4b49      	ldr	r3, [pc, #292]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	4b48      	ldr	r3, [pc, #288]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001094:	494a      	ldr	r1, [pc, #296]	; (80011c0 <HAL_RCC_OscConfig+0x634>)
 8001096:	400a      	ands	r2, r1
 8001098:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109a:	f7ff fb0f 	bl	80006bc <HAL_GetTick>
 800109e:	0003      	movs	r3, r0
 80010a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010a4:	f7ff fb0a 	bl	80006bc <HAL_GetTick>
 80010a8:	0002      	movs	r2, r0
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e079      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010b6:	4b3f      	ldr	r3, [pc, #252]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	049b      	lsls	r3, r3, #18
 80010be:	4013      	ands	r3, r2
 80010c0:	d1f0      	bne.n	80010a4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010c2:	4b3c      	ldr	r3, [pc, #240]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c6:	220f      	movs	r2, #15
 80010c8:	4393      	bics	r3, r2
 80010ca:	0019      	movs	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010d0:	4b38      	ldr	r3, [pc, #224]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010d2:	430a      	orrs	r2, r1
 80010d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010d6:	4b37      	ldr	r3, [pc, #220]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	4a3a      	ldr	r2, [pc, #232]	; (80011c4 <HAL_RCC_OscConfig+0x638>)
 80010dc:	4013      	ands	r3, r2
 80010de:	0019      	movs	r1, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	431a      	orrs	r2, r3
 80010ea:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010ec:	430a      	orrs	r2, r1
 80010ee:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010f0:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b2f      	ldr	r3, [pc, #188]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 80010f6:	2180      	movs	r1, #128	; 0x80
 80010f8:	0449      	lsls	r1, r1, #17
 80010fa:	430a      	orrs	r2, r1
 80010fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fe:	f7ff fadd 	bl	80006bc <HAL_GetTick>
 8001102:	0003      	movs	r3, r0
 8001104:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001106:	e008      	b.n	800111a <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001108:	f7ff fad8 	bl	80006bc <HAL_GetTick>
 800110c:	0002      	movs	r2, r0
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	2b02      	cmp	r3, #2
 8001114:	d901      	bls.n	800111a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8001116:	2303      	movs	r3, #3
 8001118:	e047      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800111a:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	049b      	lsls	r3, r3, #18
 8001122:	4013      	ands	r3, r2
 8001124:	d0f0      	beq.n	8001108 <HAL_RCC_OscConfig+0x57c>
 8001126:	e03f      	b.n	80011a8 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001128:	4b22      	ldr	r3, [pc, #136]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800112e:	4924      	ldr	r1, [pc, #144]	; (80011c0 <HAL_RCC_OscConfig+0x634>)
 8001130:	400a      	ands	r2, r1
 8001132:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001134:	f7ff fac2 	bl	80006bc <HAL_GetTick>
 8001138:	0003      	movs	r3, r0
 800113a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800113e:	f7ff fabd 	bl	80006bc <HAL_GetTick>
 8001142:	0002      	movs	r2, r0
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e02c      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	049b      	lsls	r3, r3, #18
 8001158:	4013      	ands	r3, r2
 800115a:	d1f0      	bne.n	800113e <HAL_RCC_OscConfig+0x5b2>
 800115c:	e024      	b.n	80011a8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6a1b      	ldr	r3, [r3, #32]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d101      	bne.n	800116a <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e01f      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001170:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <HAL_RCC_OscConfig+0x628>)
 8001172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001174:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	23c0      	movs	r3, #192	; 0xc0
 800117a:	025b      	lsls	r3, r3, #9
 800117c:	401a      	ands	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001182:	429a      	cmp	r2, r3
 8001184:	d10e      	bne.n	80011a4 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	220f      	movs	r2, #15
 800118a:	401a      	ands	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001190:	429a      	cmp	r2, r3
 8001192:	d107      	bne.n	80011a4 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001194:	697a      	ldr	r2, [r7, #20]
 8001196:	23f0      	movs	r3, #240	; 0xf0
 8001198:	039b      	lsls	r3, r3, #14
 800119a:	401a      	ands	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d001      	beq.n	80011a8 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e000      	b.n	80011aa <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	0018      	movs	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b008      	add	sp, #32
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	40021000 	.word	0x40021000
 80011b8:	00001388 	.word	0x00001388
 80011bc:	efffffff 	.word	0xefffffff
 80011c0:	feffffff 	.word	0xfeffffff
 80011c4:	ffc27fff 	.word	0xffc27fff

080011c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011c8:	b590      	push	{r4, r7, lr}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	464c      	mov	r4, r9
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e0b5      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011de:	4b5d      	ldr	r3, [pc, #372]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2201      	movs	r2, #1
 80011e4:	4013      	ands	r3, r2
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d911      	bls.n	8001210 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ec:	4b59      	ldr	r3, [pc, #356]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2201      	movs	r2, #1
 80011f2:	4393      	bics	r3, r2
 80011f4:	0019      	movs	r1, r3
 80011f6:	4b57      	ldr	r3, [pc, #348]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011fe:	4b55      	ldr	r3, [pc, #340]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2201      	movs	r2, #1
 8001204:	4013      	ands	r3, r2
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	429a      	cmp	r2, r3
 800120a:	d001      	beq.n	8001210 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e09c      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2202      	movs	r2, #2
 8001216:	4013      	ands	r3, r2
 8001218:	d015      	beq.n	8001246 <HAL_RCC_ClockConfig+0x7e>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2204      	movs	r2, #4
 8001220:	4013      	ands	r3, r2
 8001222:	d006      	beq.n	8001232 <HAL_RCC_ClockConfig+0x6a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001224:	4b4c      	ldr	r3, [pc, #304]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	4b4b      	ldr	r3, [pc, #300]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 800122a:	21e0      	movs	r1, #224	; 0xe0
 800122c:	00c9      	lsls	r1, r1, #3
 800122e:	430a      	orrs	r2, r1
 8001230:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001232:	4b49      	ldr	r3, [pc, #292]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	22f0      	movs	r2, #240	; 0xf0
 8001238:	4393      	bics	r3, r2
 800123a:	0019      	movs	r1, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689a      	ldr	r2, [r3, #8]
 8001240:	4b45      	ldr	r3, [pc, #276]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001242:	430a      	orrs	r2, r1
 8001244:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2201      	movs	r2, #1
 800124c:	4013      	ands	r3, r2
 800124e:	d040      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x10a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d107      	bne.n	8001268 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001258:	4b3f      	ldr	r3, [pc, #252]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	2380      	movs	r3, #128	; 0x80
 800125e:	029b      	lsls	r3, r3, #10
 8001260:	4013      	ands	r3, r2
 8001262:	d114      	bne.n	800128e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e070      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b02      	cmp	r3, #2
 800126e:	d107      	bne.n	8001280 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001270:	4b39      	ldr	r3, [pc, #228]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	2380      	movs	r3, #128	; 0x80
 8001276:	049b      	lsls	r3, r3, #18
 8001278:	4013      	ands	r3, r2
 800127a:	d108      	bne.n	800128e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e064      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001280:	4b35      	ldr	r3, [pc, #212]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2202      	movs	r2, #2
 8001286:	4013      	ands	r3, r2
 8001288:	d101      	bne.n	800128e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e05d      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800128e:	4b32      	ldr	r3, [pc, #200]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	2203      	movs	r2, #3
 8001294:	4393      	bics	r3, r2
 8001296:	0019      	movs	r1, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	4b2e      	ldr	r3, [pc, #184]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 800129e:	430a      	orrs	r2, r1
 80012a0:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012a2:	f7ff fa0b 	bl	80006bc <HAL_GetTick>
 80012a6:	0003      	movs	r3, r0
 80012a8:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012aa:	e009      	b.n	80012c0 <HAL_RCC_ClockConfig+0xf8>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ac:	f7ff fa06 	bl	80006bc <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	4a29      	ldr	r2, [pc, #164]	; (800135c <HAL_RCC_ClockConfig+0x194>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e044      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012c0:	4b25      	ldr	r3, [pc, #148]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	220c      	movs	r2, #12
 80012c6:	401a      	ands	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d1ec      	bne.n	80012ac <HAL_RCC_ClockConfig+0xe4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012d2:	4b20      	ldr	r3, [pc, #128]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2201      	movs	r2, #1
 80012d8:	4013      	ands	r3, r2
 80012da:	683a      	ldr	r2, [r7, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d211      	bcs.n	8001304 <HAL_RCC_ClockConfig+0x13c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e0:	4b1c      	ldr	r3, [pc, #112]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2201      	movs	r2, #1
 80012e6:	4393      	bics	r3, r2
 80012e8:	0019      	movs	r1, r3
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	430a      	orrs	r2, r1
 80012f0:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f2:	4b18      	ldr	r3, [pc, #96]	; (8001354 <HAL_RCC_ClockConfig+0x18c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2201      	movs	r2, #1
 80012f8:	4013      	ands	r3, r2
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d001      	beq.n	8001304 <HAL_RCC_ClockConfig+0x13c>
    {
      return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e022      	b.n	800134a <HAL_RCC_ClockConfig+0x182>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2204      	movs	r2, #4
 800130a:	4013      	ands	r3, r2
 800130c:	d009      	beq.n	8001322 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4a13      	ldr	r2, [pc, #76]	; (8001360 <HAL_RCC_ClockConfig+0x198>)
 8001314:	4013      	ands	r3, r2
 8001316:	0019      	movs	r1, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 800131e:	430a      	orrs	r2, r1
 8001320:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001322:	f000 f823 	bl	800136c <HAL_RCC_GetSysClockFreq>
 8001326:	0001      	movs	r1, r0
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_RCC_ClockConfig+0x190>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	091b      	lsrs	r3, r3, #4
 800132e:	220f      	movs	r2, #15
 8001330:	4013      	ands	r3, r2
 8001332:	4a0c      	ldr	r2, [pc, #48]	; (8001364 <HAL_RCC_ClockConfig+0x19c>)
 8001334:	58a2      	ldr	r2, [r4, r2]
 8001336:	5cd3      	ldrb	r3, [r2, r3]
 8001338:	000a      	movs	r2, r1
 800133a:	40da      	lsrs	r2, r3
 800133c:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <HAL_RCC_ClockConfig+0x1a0>)
 800133e:	58e3      	ldr	r3, [r4, r3]
 8001340:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001342:	2000      	movs	r0, #0
 8001344:	f7ff f96c 	bl	8000620 <HAL_InitTick>
  
  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	0018      	movs	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	b005      	add	sp, #20
 8001350:	bd90      	pop	{r4, r7, pc}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	40022000 	.word	0x40022000
 8001358:	40021000 	.word	0x40021000
 800135c:	00001388 	.word	0x00001388
 8001360:	fffff8ff 	.word	0xfffff8ff
 8001364:	00000018 	.word	0x00000018
 8001368:	00000008 	.word	0x00000008

0800136c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800136c:	b5b0      	push	{r4, r5, r7, lr}
 800136e:	b08e      	sub	sp, #56	; 0x38
 8001370:	af00      	add	r7, sp, #0
 8001372:	4649      	mov	r1, r9
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001374:	2314      	movs	r3, #20
 8001376:	18f8      	adds	r0, r7, r3
 8001378:	4b2d      	ldr	r3, [pc, #180]	; (8001430 <HAL_RCC_GetSysClockFreq+0xc4>)
 800137a:	58ca      	ldr	r2, [r1, r3]
 800137c:	0003      	movs	r3, r0
 800137e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001380:	c331      	stmia	r3!, {r0, r4, r5}
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001386:	1d38      	adds	r0, r7, #4
 8001388:	4b2a      	ldr	r3, [pc, #168]	; (8001434 <HAL_RCC_GetSysClockFreq+0xc8>)
 800138a:	58ca      	ldr	r2, [r1, r3]
 800138c:	0003      	movs	r3, r0
 800138e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001390:	c313      	stmia	r3!, {r0, r1, r4}
 8001392:	6812      	ldr	r2, [r2, #0]
 8001394:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001396:	2300      	movs	r3, #0
 8001398:	62fb      	str	r3, [r7, #44]	; 0x2c
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
 800139e:	2300      	movs	r3, #0
 80013a0:	637b      	str	r3, [r7, #52]	; 0x34
 80013a2:	2300      	movs	r3, #0
 80013a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80013aa:	4b23      	ldr	r3, [pc, #140]	; (8001438 <HAL_RCC_GetSysClockFreq+0xcc>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b2:	220c      	movs	r2, #12
 80013b4:	4013      	ands	r3, r2
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	d002      	beq.n	80013c0 <HAL_RCC_GetSysClockFreq+0x54>
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d003      	beq.n	80013c6 <HAL_RCC_GetSysClockFreq+0x5a>
 80013be:	e02f      	b.n	8001420 <HAL_RCC_GetSysClockFreq+0xb4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013c0:	4b1e      	ldr	r3, [pc, #120]	; (800143c <HAL_RCC_GetSysClockFreq+0xd0>)
 80013c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80013c4:	e02f      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80013c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c8:	0c9b      	lsrs	r3, r3, #18
 80013ca:	220f      	movs	r2, #15
 80013cc:	4013      	ands	r3, r2
 80013ce:	2214      	movs	r2, #20
 80013d0:	18ba      	adds	r2, r7, r2
 80013d2:	5cd3      	ldrb	r3, [r2, r3]
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80013d6:	4b18      	ldr	r3, [pc, #96]	; (8001438 <HAL_RCC_GetSysClockFreq+0xcc>)
 80013d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013da:	220f      	movs	r2, #15
 80013dc:	4013      	ands	r3, r2
 80013de:	1d3a      	adds	r2, r7, #4
 80013e0:	5cd3      	ldrb	r3, [r2, r3]
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80013e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013e6:	23c0      	movs	r3, #192	; 0xc0
 80013e8:	025b      	lsls	r3, r3, #9
 80013ea:	401a      	ands	r2, r3
 80013ec:	2380      	movs	r3, #128	; 0x80
 80013ee:	025b      	lsls	r3, r3, #9
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d109      	bne.n	8001408 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80013f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013f6:	4811      	ldr	r0, [pc, #68]	; (800143c <HAL_RCC_GetSysClockFreq+0xd0>)
 80013f8:	f7fe fe9a 	bl	8000130 <__udivsi3>
 80013fc:	0003      	movs	r3, r0
 80013fe:	001a      	movs	r2, r3
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	4353      	muls	r3, r2
 8001404:	637b      	str	r3, [r7, #52]	; 0x34
 8001406:	e008      	b.n	800141a <HAL_RCC_GetSysClockFreq+0xae>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001408:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800140a:	480c      	ldr	r0, [pc, #48]	; (800143c <HAL_RCC_GetSysClockFreq+0xd0>)
 800140c:	f7fe fe90 	bl	8000130 <__udivsi3>
 8001410:	0003      	movs	r3, r0
 8001412:	001a      	movs	r2, r3
 8001414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001416:	4353      	muls	r3, r2
 8001418:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800141a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800141c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800141e:	e002      	b.n	8001426 <HAL_RCC_GetSysClockFreq+0xba>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001422:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001424:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001428:	0018      	movs	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	b00e      	add	sp, #56	; 0x38
 800142e:	bdb0      	pop	{r4, r5, r7, pc}
 8001430:	00000000 	.word	0x00000000
 8001434:	00000004 	.word	0x00000004
 8001438:	40021000 	.word	0x40021000
 800143c:	007a1200 	.word	0x007a1200

08001440 <memset>:
 8001440:	0003      	movs	r3, r0
 8001442:	1882      	adds	r2, r0, r2
 8001444:	4293      	cmp	r3, r2
 8001446:	d100      	bne.n	800144a <memset+0xa>
 8001448:	4770      	bx	lr
 800144a:	7019      	strb	r1, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	e7f9      	b.n	8001444 <memset+0x4>

08001450 <_init>:
 8001450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001456:	bc08      	pop	{r3}
 8001458:	469e      	mov	lr, r3
 800145a:	4770      	bx	lr

0800145c <_fini>:
 800145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800145e:	46c0      	nop			; (mov r8, r8)
 8001460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001462:	bc08      	pop	{r3}
 8001464:	469e      	mov	lr, r3
 8001466:	4770      	bx	lr
